Fitter report for HINS_PRJ_V1
Tue Dec 02 16:52:37 2025
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. Input Pins
 13. Output Pins
 14. Bidir Pins
 15. Dual Purpose and Dedicated Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. PLL Summary
 19. PLL Usage
 20. I/O Assignment Warnings
 21. Fitter Resource Utilization by Entity
 22. Delay Chain Summary
 23. Pad To Core Delay Chain Fanout
 24. Control Signals
 25. Global & Other Fast Signals
 26. Fitter RAM Summary
 27. Routing Usage Summary
 28. LAB Logic Elements
 29. LAB-wide Signals
 30. LAB Signals Sourced
 31. LAB Signals Sourced Out
 32. LAB Distinct Inputs
 33. I/O Rules Summary
 34. I/O Rules Details
 35. I/O Rules Matrix
 36. Fitter Device Options
 37. Operating Settings and Conditions
 38. Fitter Messages
 39. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Fitter Summary                                                                   ;
+------------------------------------+---------------------------------------------+
; Fitter Status                      ; Successful - Tue Dec 02 16:52:37 2025       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; HINS_PRJ_V1                                 ;
; Top-level Entity Name              ; HINS_TOP_V1                                 ;
; Family                             ; Cyclone IV E                                ;
; Device                             ; EP4CE15F17I7                                ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 888 / 15,408 ( 6 % )                        ;
;     Total combinational functions  ; 759 / 15,408 ( 5 % )                        ;
;     Dedicated logic registers      ; 641 / 15,408 ( 4 % )                        ;
; Total registers                    ; 641                                         ;
; Total pins                         ; 98 / 166 ( 59 % )                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 3,600 / 516,096 ( < 1 % )                   ;
; Embedded Multiplier 9-bit elements ; 0 / 112 ( 0 % )                             ;
; Total PLLs                         ; 1 / 4 ( 25 % )                              ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; EP4CE15F17I7                          ;                                       ;
; Fit Attempts to Skip                                               ; 0                                     ; 0.0                                   ;
; Use smart compilation                                              ; Off                                   ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                    ; On                                    ; On                                    ;
; Router Timing Optimization Level                                   ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                        ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                           ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                       ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; PCI I/O                                                            ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input              ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                        ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Fitter Effort                                                      ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.14        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   1.1%      ;
;     Processor 3            ;   1.0%      ;
;     Processor 4            ;   1.0%      ;
;     Processor 5            ;   1.0%      ;
;     Processor 6            ;   1.0%      ;
;     Processor 7            ;   1.0%      ;
;     Processor 8            ;   1.0%      ;
;     Processors 9-16        ;   0.9%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                      ; Action          ; Operation        ; Reason              ; Node Port ; Node Port Name ; Destination Node                                                                                                                                                             ; Destination Port ; Destination Port Name ;
+-------------------------------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; CPU:u0|CPU_jtag_uart:jtag_uart|alt_jtag_atlantic:CPU_jtag_uart_alt_jtag_atlantic|rdata[0] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; CPU:u0|CPU_jtag_uart:jtag_uart|CPU_jtag_uart_scfifo_w:the_CPU_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[0] ; PORTBDATAOUT     ;                       ;
; CPU:u0|CPU_jtag_uart:jtag_uart|alt_jtag_atlantic:CPU_jtag_uart_alt_jtag_atlantic|rdata[1] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; CPU:u0|CPU_jtag_uart:jtag_uart|CPU_jtag_uart_scfifo_w:the_CPU_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[1] ; PORTBDATAOUT     ;                       ;
; CPU:u0|CPU_jtag_uart:jtag_uart|alt_jtag_atlantic:CPU_jtag_uart_alt_jtag_atlantic|rdata[2] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; CPU:u0|CPU_jtag_uart:jtag_uart|CPU_jtag_uart_scfifo_w:the_CPU_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[2] ; PORTBDATAOUT     ;                       ;
; CPU:u0|CPU_jtag_uart:jtag_uart|alt_jtag_atlantic:CPU_jtag_uart_alt_jtag_atlantic|rdata[3] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; CPU:u0|CPU_jtag_uart:jtag_uart|CPU_jtag_uart_scfifo_w:the_CPU_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[3] ; PORTBDATAOUT     ;                       ;
; CPU:u0|CPU_jtag_uart:jtag_uart|alt_jtag_atlantic:CPU_jtag_uart_alt_jtag_atlantic|rdata[4] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; CPU:u0|CPU_jtag_uart:jtag_uart|CPU_jtag_uart_scfifo_w:the_CPU_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[4] ; PORTBDATAOUT     ;                       ;
; CPU:u0|CPU_jtag_uart:jtag_uart|alt_jtag_atlantic:CPU_jtag_uart_alt_jtag_atlantic|rdata[5] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; CPU:u0|CPU_jtag_uart:jtag_uart|CPU_jtag_uart_scfifo_w:the_CPU_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[5] ; PORTBDATAOUT     ;                       ;
; CPU:u0|CPU_jtag_uart:jtag_uart|alt_jtag_atlantic:CPU_jtag_uart_alt_jtag_atlantic|rdata[6] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; CPU:u0|CPU_jtag_uart:jtag_uart|CPU_jtag_uart_scfifo_w:the_CPU_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[6] ; PORTBDATAOUT     ;                       ;
; CPU:u0|CPU_jtag_uart:jtag_uart|alt_jtag_atlantic:CPU_jtag_uart_alt_jtag_atlantic|rdata[7] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; CPU:u0|CPU_jtag_uart:jtag_uart|CPU_jtag_uart_scfifo_w:the_CPU_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[7] ; PORTBDATAOUT     ;                       ;
+-------------------------------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 1662 ) ; 0.00 % ( 0 / 1662 )        ; 0.00 % ( 0 / 1662 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 1662 ) ; 0.00 % ( 0 / 1662 )        ; 0.00 % ( 0 / 1662 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 1422 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub               ; 0.00 % ( 0 / 233 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 7 )      ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/HINS_PRJ_V1.pin.


+-------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                           ;
+---------------------------------------------+---------------------------+
; Resource                                    ; Usage                     ;
+---------------------------------------------+---------------------------+
; Total logic elements                        ; 888 / 15,408 ( 6 % )      ;
;     -- Combinational with no register       ; 247                       ;
;     -- Register only                        ; 129                       ;
;     -- Combinational with a register        ; 512                       ;
;                                             ;                           ;
; Logic element usage by number of LUT inputs ;                           ;
;     -- 4 input functions                    ; 236                       ;
;     -- 3 input functions                    ; 231                       ;
;     -- <=2 input functions                  ; 292                       ;
;     -- Register only                        ; 129                       ;
;                                             ;                           ;
; Logic elements by mode                      ;                           ;
;     -- normal mode                          ; 531                       ;
;     -- arithmetic mode                      ; 228                       ;
;                                             ;                           ;
; Total registers*                            ; 641 / 16,166 ( 4 % )      ;
;     -- Dedicated logic registers            ; 641 / 15,408 ( 4 % )      ;
;     -- I/O registers                        ; 0 / 758 ( 0 % )           ;
;                                             ;                           ;
; Total LABs:  partially or completely used   ; 77 / 963 ( 8 % )          ;
; Virtual pins                                ; 0                         ;
; I/O pins                                    ; 98 / 166 ( 59 % )         ;
;     -- Clock pins                           ; 1 / 7 ( 14 % )            ;
;     -- Dedicated input pins                 ; 3 / 9 ( 33 % )            ;
;                                             ;                           ;
; M9Ks                                        ; 2 / 56 ( 4 % )            ;
; Total block memory bits                     ; 3,600 / 516,096 ( < 1 % ) ;
; Total block memory implementation bits      ; 18,432 / 516,096 ( 4 % )  ;
; Embedded Multiplier 9-bit elements          ; 0 / 112 ( 0 % )           ;
; PLLs                                        ; 1 / 4 ( 25 % )            ;
; Global signals                              ; 8                         ;
;     -- Global clocks                        ; 8 / 20 ( 40 % )           ;
; JTAGs                                       ; 1 / 1 ( 100 % )           ;
; CRC blocks                                  ; 0 / 1 ( 0 % )             ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )             ;
; Oscillator blocks                           ; 0 / 1 ( 0 % )             ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )             ;
; Average interconnect usage (total/H/V)      ; 1.1% / 1.1% / 1.2%        ;
; Peak interconnect usage (total/H/V)         ; 4.7% / 4.5% / 4.8%        ;
; Maximum fan-out                             ; 432                       ;
; Highest non-global fan-out                  ; 156                       ;
; Total fan-out                               ; 5069                      ;
; Average fan-out                             ; 2.93                      ;
+---------------------------------------------+---------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+---------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                               ;
+---------------------------------------------+---------------------+----------------------+--------------------------------+
; Statistic                                   ; Top                 ; sld_hub:auto_hub     ; hard_block:auto_generated_inst ;
+---------------------------------------------+---------------------+----------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                 ; Low                  ; Low                            ;
;                                             ;                     ;                      ;                                ;
; Total logic elements                        ; 723 / 15408 ( 5 % ) ; 165 / 15408 ( 1 % )  ; 0 / 15408 ( 0 % )              ;
;     -- Combinational with no register       ; 167                 ; 80                   ; 0                              ;
;     -- Register only                        ; 112                 ; 17                   ; 0                              ;
;     -- Combinational with a register        ; 444                 ; 68                   ; 0                              ;
;                                             ;                     ;                      ;                                ;
; Logic element usage by number of LUT inputs ;                     ;                      ;                                ;
;     -- 4 input functions                    ; 163                 ; 73                   ; 0                              ;
;     -- 3 input functions                    ; 198                 ; 33                   ; 0                              ;
;     -- <=2 input functions                  ; 250                 ; 42                   ; 0                              ;
;     -- Register only                        ; 112                 ; 17                   ; 0                              ;
;                                             ;                     ;                      ;                                ;
; Logic elements by mode                      ;                     ;                      ;                                ;
;     -- normal mode                          ; 391                 ; 140                  ; 0                              ;
;     -- arithmetic mode                      ; 220                 ; 8                    ; 0                              ;
;                                             ;                     ;                      ;                                ;
; Total registers                             ; 556                 ; 85                   ; 0                              ;
;     -- Dedicated logic registers            ; 556 / 15408 ( 4 % ) ; 85 / 15408 ( < 1 % ) ; 0 / 15408 ( 0 % )              ;
;     -- I/O registers                        ; 0                   ; 0                    ; 0                              ;
;                                             ;                     ;                      ;                                ;
; Total LABs:  partially or completely used   ; 65 / 963 ( 7 % )    ; 13 / 963 ( 1 % )     ; 0 / 963 ( 0 % )                ;
;                                             ;                     ;                      ;                                ;
; Virtual pins                                ; 0                   ; 0                    ; 0                              ;
; I/O pins                                    ; 98                  ; 0                    ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 112 ( 0 % )     ; 0 / 112 ( 0 % )      ; 0 / 112 ( 0 % )                ;
; Total memory bits                           ; 3600                ; 0                    ; 0                              ;
; Total RAM block bits                        ; 18432               ; 0                    ; 0                              ;
; JTAG                                        ; 1 / 1 ( 100 % )     ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )                  ;
; PLL                                         ; 0 / 4 ( 0 % )       ; 0 / 4 ( 0 % )        ; 1 / 4 ( 25 % )                 ;
; M9K                                         ; 2 / 56 ( 3 % )      ; 0 / 56 ( 0 % )       ; 0 / 56 ( 0 % )                 ;
; Clock control block                         ; 4 / 24 ( 16 % )     ; 0 / 24 ( 0 % )       ; 4 / 24 ( 16 % )                ;
;                                             ;                     ;                      ;                                ;
; Connections                                 ;                     ;                      ;                                ;
;     -- Input Connections                    ; 783                 ; 125                  ; 1                              ;
;     -- Registered Input Connections         ; 586                 ; 94                   ; 0                              ;
;     -- Output Connections                   ; 229                 ; 192                  ; 488                            ;
;     -- Registered Output Connections        ; 6                   ; 192                  ; 0                              ;
;                                             ;                     ;                      ;                                ;
; Internal Connections                        ;                     ;                      ;                                ;
;     -- Total Connections                    ; 4433                ; 957                  ; 495                            ;
;     -- Registered Connections               ; 1963                ; 678                  ; 0                              ;
;                                             ;                     ;                      ;                                ;
; External Connections                        ;                     ;                      ;                                ;
;     -- Top                                  ; 208                 ; 315                  ; 489                            ;
;     -- sld_hub:auto_hub                     ; 315                 ; 2                    ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 489                 ; 0                    ; 0                              ;
;                                             ;                     ;                      ;                                ;
; Partition Interface                         ;                     ;                      ;                                ;
;     -- Input Ports                          ; 60                  ; 62                   ; 1                              ;
;     -- Output Ports                         ; 59                  ; 79                   ; 5                              ;
;     -- Bidir Ports                          ; 22                  ; 0                    ; 0                              ;
;                                             ;                     ;                      ;                                ;
; Registered Ports                            ;                     ;                      ;                                ;
;     -- Registered Input Ports               ; 0                   ; 3                    ; 0                              ;
;     -- Registered Output Ports              ; 0                   ; 40                   ; 0                              ;
;                                             ;                     ;                      ;                                ;
; Port Connectivity                           ;                     ;                      ;                                ;
;     -- Input Ports driven by GND            ; 0                   ; 2                    ; 0                              ;
;     -- Output Ports driven by GND           ; 0                   ; 29                   ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                   ; 0                    ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                   ; 0                    ; 0                              ;
;     -- Input Ports with no Source           ; 0                   ; 47                   ; 0                              ;
;     -- Output Ports with no Source          ; 0                   ; 0                    ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                   ; 52                   ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                   ; 61                   ; 0                              ;
+---------------------------------------------+---------------------+----------------------+--------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                       ;
+-----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; Name            ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ; Slew Rate ;
+-----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; ADC_DATA_IN[0]  ; T10   ; 4        ; 26           ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 1.8 V        ; --                        ; User                 ; no        ;
; ADC_DATA_IN[10] ; R3    ; 3        ; 3            ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 1.8 V        ; --                        ; User                 ; no        ;
; ADC_DATA_IN[11] ; T3    ; 3        ; 3            ; 0            ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 1.8 V        ; --                        ; User                 ; no        ;
; ADC_DATA_IN[12] ; P3    ; 3        ; 3            ; 0            ; 28           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 1.8 V        ; --                        ; User                 ; no        ;
; ADC_DATA_IN[13] ; T2    ; 3        ; 5            ; 0            ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 1.8 V        ; --                        ; User                 ; no        ;
; ADC_DATA_IN[1]  ; P9    ; 4        ; 30           ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 1.8 V        ; --                        ; User                 ; no        ;
; ADC_DATA_IN[2]  ; P8    ; 3        ; 21           ; 0            ; 28           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 1.8 V        ; --                        ; User                 ; no        ;
; ADC_DATA_IN[3]  ; R7    ; 3        ; 16           ; 0            ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 1.8 V        ; --                        ; User                 ; no        ;
; ADC_DATA_IN[4]  ; T7    ; 3        ; 16           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 1.8 V        ; --                        ; User                 ; no        ;
; ADC_DATA_IN[5]  ; P6    ; 3        ; 14           ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 1.8 V        ; --                        ; User                 ; no        ;
; ADC_DATA_IN[6]  ; T6    ; 3        ; 16           ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 1.8 V        ; --                        ; User                 ; no        ;
; ADC_DATA_IN[7]  ; R6    ; 3        ; 16           ; 0            ; 28           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 1.8 V        ; --                        ; User                 ; no        ;
; ADC_DATA_IN[8]  ; T5    ; 3        ; 14           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 1.8 V        ; --                        ; User                 ; no        ;
; ADC_DATA_IN[9]  ; R5    ; 3        ; 14           ; 0            ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 1.8 V        ; --                        ; User                 ; no        ;
; ADC_MISO        ; N3    ; 3        ; 1            ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 1.8 V        ; --                        ; User                 ; no        ;
; CLOCK_100M      ; M1    ; 2        ; 0            ; 14           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; no        ;
; DAC_MISO        ; L14   ; 5        ; 41           ; 6            ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; no        ;
; DBG_RX          ; R1    ; 2        ; 0            ; 4            ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; no        ;
; DRDY_ADC        ; J1    ; 2        ; 0            ; 13           ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; no        ;
; DRDY_IMU        ; L1    ; 2        ; 0            ; 9            ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; no        ;
; EPCS_DATA0      ; C1    ; 1        ; 0            ; 25           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; On           ; 3.3-V LVCMOS ; --                        ; User                 ; no        ;
; FPGA_RX         ; N2    ; 2        ; 0            ; 5            ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; no        ;
; SYNC_IN         ; P1    ; 2        ; 0            ; 3            ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; no        ;
+-----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name             ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; ADC_CS           ; T14   ; 4        ; 35           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 1.8 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ADC_MOSI         ; T12   ; 4        ; 28           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 1.8 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ADC_SCLK         ; T13   ; 4        ; 30           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 1.8 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; CLOCK_ADC        ; R14   ; 4        ; 37           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 1.8 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; CLOCK_DAC        ; B14   ; 7        ; 35           ; 29           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; CLOCK_SDRAM      ; A14   ; 7        ; 35           ; 29           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DAC_CS           ; J13   ; 5        ; 41           ; 14           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DAC_DATA_OUT[0]  ; R16   ; 5        ; 41           ; 3            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DAC_DATA_OUT[10] ; J15   ; 5        ; 41           ; 13           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DAC_DATA_OUT[11] ; J16   ; 5        ; 41           ; 13           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DAC_DATA_OUT[12] ; J14   ; 5        ; 41           ; 14           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DAC_DATA_OUT[13] ; G15   ; 6        ; 41           ; 18           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DAC_DATA_OUT[14] ; G16   ; 6        ; 41           ; 18           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DAC_DATA_OUT[15] ; F15   ; 6        ; 41           ; 19           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DAC_DATA_OUT[1]  ; P15   ; 5        ; 41           ; 3            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DAC_DATA_OUT[2]  ; P16   ; 5        ; 41           ; 3            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DAC_DATA_OUT[3]  ; N14   ; 5        ; 41           ; 2            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DAC_DATA_OUT[4]  ; N16   ; 5        ; 41           ; 5            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DAC_DATA_OUT[5]  ; N15   ; 5        ; 41           ; 5            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DAC_DATA_OUT[6]  ; L15   ; 5        ; 41           ; 10           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DAC_DATA_OUT[7]  ; L16   ; 5        ; 41           ; 9            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DAC_DATA_OUT[8]  ; K15   ; 5        ; 41           ; 13           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DAC_DATA_OUT[9]  ; K16   ; 5        ; 41           ; 12           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DAC_MOSI         ; L13   ; 5        ; 41           ; 9            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DAC_RST          ; T15   ; 4        ; 35           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 1.8 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DAC_SCLK         ; K12   ; 5        ; 41           ; 2            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DBG_TX           ; P2    ; 2        ; 0            ; 3            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; EPCS_ASDO        ; H2    ; 1        ; 0            ; 20           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; On           ; 3.3-V LVCMOS ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; EPCS_DCLK        ; H1    ; 1        ; 0            ; 20           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; On           ; 3.3-V LVCMOS ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; EPCS_NCSO        ; D2    ; 1        ; 0            ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; On           ; 3.3-V LVCMOS ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; FPGA_TX          ; N1    ; 2        ; 0            ; 5            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_ADDR[0]    ; F8    ; 8        ; 14           ; 29           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_ADDR[10]   ; E9    ; 7        ; 21           ; 29           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_ADDR[11]   ; E6    ; 8        ; 7            ; 29           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_ADDR[12]   ; D5    ; 8        ; 3            ; 29           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_ADDR[1]    ; D9    ; 7        ; 23           ; 29           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_ADDR[2]    ; C9    ; 7        ; 23           ; 29           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_ADDR[3]    ; E8    ; 8        ; 14           ; 29           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_ADDR[4]    ; B7    ; 8        ; 11           ; 29           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_ADDR[5]    ; E7    ; 8        ; 7            ; 29           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_ADDR[6]    ; A7    ; 8        ; 11           ; 29           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_ADDR[7]    ; D6    ; 8        ; 5            ; 29           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_ADDR[8]    ; C6    ; 8        ; 11           ; 29           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_ADDR[9]    ; D8    ; 8        ; 14           ; 29           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_BA[0]      ; A10   ; 7        ; 26           ; 29           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_BA[1]      ; E10   ; 7        ; 32           ; 29           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_CAS_N      ; B10   ; 7        ; 26           ; 29           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_CKE        ; C8    ; 8        ; 14           ; 29           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_CS_N       ; E11   ; 7        ; 32           ; 29           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_DQM[0]     ; D14   ; 7        ; 39           ; 29           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_DQM[1]     ; A6    ; 8        ; 9            ; 29           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_RAS_N      ; D11   ; 7        ; 39           ; 29           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_WE_N       ; C11   ; 7        ; 37           ; 29           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------------+----------------------+----------------------+---------------------+
; Name         ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Output Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------------+----------------------+----------------------+---------------------+
; SCL_ADC      ; L4    ; 2        ; 0            ; 4            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; SCL_EEPROM   ; K2    ; 2        ; 0            ; 6            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; SCL_IMU      ; L2    ; 2        ; 0            ; 10           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; SDA_ADC      ; J2    ; 2        ; 0            ; 13           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; SDA_EEPROM   ; K1    ; 2        ; 0            ; 10           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; SDA_IMU      ; L3    ; 2        ; 0            ; 11           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; SDRAM_DQ[0]  ; C14   ; 7        ; 39           ; 29           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; SDRAM_DQ[10] ; A5    ; 8        ; 5            ; 29           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; SDRAM_DQ[11] ; B4    ; 8        ; 3            ; 29           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; SDRAM_DQ[12] ; A4    ; 8        ; 3            ; 29           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; SDRAM_DQ[13] ; B3    ; 8        ; 1            ; 29           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; SDRAM_DQ[14] ; A3    ; 8        ; 3            ; 29           ; 28           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; SDRAM_DQ[15] ; A2    ; 8        ; 3            ; 29           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; SDRAM_DQ[1]  ; B13   ; 7        ; 37           ; 29           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; SDRAM_DQ[2]  ; A13   ; 7        ; 28           ; 29           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; SDRAM_DQ[3]  ; B12   ; 7        ; 32           ; 29           ; 28           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; SDRAM_DQ[4]  ; A12   ; 7        ; 32           ; 29           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; SDRAM_DQ[5]  ; B11   ; 7        ; 30           ; 29           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; SDRAM_DQ[6]  ; A11   ; 7        ; 30           ; 29           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; SDRAM_DQ[7]  ; D12   ; 7        ; 37           ; 29           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; SDRAM_DQ[8]  ; B6    ; 8        ; 9            ; 29           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; SDRAM_DQ[9]  ; B5    ; 8        ; 5            ; 29           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------------+----------------------+----------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                                ;
+----------+------------------------------------------+------------------------+---------------------+---------------------------+
; Location ; Pin Name                                 ; Reserved As            ; User Signal Name    ; Pin Type                  ;
+----------+------------------------------------------+------------------------+---------------------+---------------------------+
; C1       ; DIFFIO_L4n, DATA1, ASDO                  ; Use as regular IO      ; EPCS_DATA0          ; Dual Purpose Pin          ;
; D2       ; DIFFIO_L6p, FLASH_nCE, nCSO              ; Use as regular IO      ; EPCS_NCSO           ; Dual Purpose Pin          ;
; F4       ; nSTATUS                                  ; -                      ; -                   ; Dedicated Programming Pin ;
; H1       ; DCLK                                     ; Use as regular IO      ; EPCS_DCLK           ; Dual Purpose Pin          ;
; H2       ; DATA0                                    ; Use as regular IO      ; EPCS_ASDO           ; Dual Purpose Pin          ;
; H5       ; nCONFIG                                  ; -                      ; -                   ; Dedicated Programming Pin ;
; H4       ; TDI                                      ; -                      ; altera_reserved_tdi ; JTAG Pin                  ;
; H3       ; TCK                                      ; -                      ; altera_reserved_tck ; JTAG Pin                  ;
; J5       ; TMS                                      ; -                      ; altera_reserved_tms ; JTAG Pin                  ;
; J4       ; TDO                                      ; -                      ; altera_reserved_tdo ; JTAG Pin                  ;
; J3       ; nCE                                      ; -                      ; -                   ; Dedicated Programming Pin ;
; J16      ; DIFFIO_R21n, DEV_OE                      ; Use as regular IO      ; DAC_DATA_OUT[11]    ; Dual Purpose Pin          ;
; J15      ; DIFFIO_R21p, DEV_CLRn                    ; Use as regular IO      ; DAC_DATA_OUT[10]    ; Dual Purpose Pin          ;
; H14      ; CONF_DONE                                ; -                      ; -                   ; Dedicated Programming Pin ;
; H13      ; MSEL0                                    ; -                      ; -                   ; Dedicated Programming Pin ;
; H12      ; MSEL1                                    ; -                      ; -                   ; Dedicated Programming Pin ;
; G12      ; MSEL2                                    ; -                      ; -                   ; Dedicated Programming Pin ;
; G12      ; MSEL3                                    ; -                      ; -                   ; Dedicated Programming Pin ;
; G16      ; DIFFIO_R17n, INIT_DONE                   ; Use as regular IO      ; DAC_DATA_OUT[14]    ; Dual Purpose Pin          ;
; G15      ; DIFFIO_R17p, CRC_ERROR                   ; Use as regular IO      ; DAC_DATA_OUT[13]    ; Dual Purpose Pin          ;
; F16      ; DIFFIO_R16n, nCEO                        ; Use as programming pin ; ~ALTERA_nCEO~       ; Dual Purpose Pin          ;
; F15      ; DIFFIO_R16p, CLKUSR                      ; Use as regular IO      ; DAC_DATA_OUT[15]    ; Dual Purpose Pin          ;
; A12      ; DIFFIO_T27p, PADD0                       ; Use as regular IO      ; SDRAM_DQ[4]         ; Dual Purpose Pin          ;
; A11      ; DIFFIO_T25n, PADD1                       ; Use as regular IO      ; SDRAM_DQ[6]         ; Dual Purpose Pin          ;
; B11      ; DIFFIO_T25p, PADD2                       ; Use as regular IO      ; SDRAM_DQ[5]         ; Dual Purpose Pin          ;
; A10      ; DIFFIO_T20n, PADD5                       ; Use as regular IO      ; SDRAM_BA[0]         ; Dual Purpose Pin          ;
; B10      ; DIFFIO_T20p, PADD6                       ; Use as regular IO      ; SDRAM_CAS_N         ; Dual Purpose Pin          ;
; C9       ; DIFFIO_T19n, PADD7                       ; Use as regular IO      ; SDRAM_ADDR[2]       ; Dual Purpose Pin          ;
; D9       ; DIFFIO_T19p, PADD8                       ; Use as regular IO      ; SDRAM_ADDR[1]       ; Dual Purpose Pin          ;
; E9       ; DIFFIO_T17p, PADD12, DQS4T/CQ5T,DPCLK9   ; Use as regular IO      ; SDRAM_ADDR[10]      ; Dual Purpose Pin          ;
; C8       ; DIFFIO_T13p, PADD17, DQS5T/CQ5T#,DPCLK10 ; Use as regular IO      ; SDRAM_CKE           ; Dual Purpose Pin          ;
; E8       ; DIFFIO_T12n, DATA2                       ; Use as regular IO      ; SDRAM_ADDR[3]       ; Dual Purpose Pin          ;
; F8       ; DIFFIO_T12p, DATA3                       ; Use as regular IO      ; SDRAM_ADDR[0]       ; Dual Purpose Pin          ;
; A7       ; DIFFIO_T11n, PADD18                      ; Use as regular IO      ; SDRAM_ADDR[6]       ; Dual Purpose Pin          ;
; B7       ; DIFFIO_T11p, DATA4                       ; Use as regular IO      ; SDRAM_ADDR[4]       ; Dual Purpose Pin          ;
; A6       ; DIFFIO_T9n, DATA14, DQS3T/CQ3T#,DPCLK11  ; Use as regular IO      ; SDRAM_DQM[1]        ; Dual Purpose Pin          ;
; B6       ; DIFFIO_T9p, DATA13                       ; Use as regular IO      ; SDRAM_DQ[8]         ; Dual Purpose Pin          ;
; E7       ; DATA5                                    ; Use as regular IO      ; SDRAM_ADDR[5]       ; Dual Purpose Pin          ;
; E6       ; DIFFIO_T6p, DATA6                        ; Use as regular IO      ; SDRAM_ADDR[11]      ; Dual Purpose Pin          ;
; A5       ; DATA7                                    ; Use as regular IO      ; SDRAM_DQ[10]        ; Dual Purpose Pin          ;
; B5       ; DIFFIO_T5p, DATA8                        ; Use as regular IO      ; SDRAM_DQ[9]         ; Dual Purpose Pin          ;
; D6       ; DIFFIO_T4n, DATA9                        ; Use as regular IO      ; SDRAM_ADDR[7]       ; Dual Purpose Pin          ;
; A4       ; DIFFIO_T3n, DATA10                       ; Use as regular IO      ; SDRAM_DQ[12]        ; Dual Purpose Pin          ;
; B4       ; DIFFIO_T3p, DATA11                       ; Use as regular IO      ; SDRAM_DQ[11]        ; Dual Purpose Pin          ;
; B3       ; DIFFIO_T2p, DATA12, DQS1T/CQ1T#,CDPCLK7  ; Use as regular IO      ; SDRAM_DQ[13]        ; Dual Purpose Pin          ;
+----------+------------------------------------------+------------------------+---------------------+---------------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 4 / 14 ( 29 % )  ; 3.3V          ; --           ;
; 2        ; 14 / 18 ( 78 % ) ; 3.3V          ; --           ;
; 3        ; 13 / 25 ( 52 % ) ; 1.8V          ; --           ;
; 4        ; 7 / 27 ( 26 % )  ; 1.8V          ; --           ;
; 5        ; 17 / 20 ( 85 % ) ; 3.3V          ; --           ;
; 6        ; 4 / 14 ( 29 % )  ; 3.3V          ; --           ;
; 7        ; 20 / 24 ( 83 % ) ; 3.3V          ; --           ;
; 8        ; 20 / 24 ( 83 % ) ; 3.3V          ; --           ;
+----------+------------------+---------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                         ;
+----------+------------+----------+--------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                             ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+--------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ; 8        ; VCCIO8                                     ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A2       ; 356        ; 8        ; SDRAM_DQ[15]                               ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; A3       ; 358        ; 8        ; SDRAM_DQ[14]                               ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; A4       ; 354        ; 8        ; SDRAM_DQ[12]                               ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; A5       ; 349        ; 8        ; SDRAM_DQ[10]                               ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; A6       ; 339        ; 8        ; SDRAM_DQM[1]                               ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; A7       ; 334        ; 8        ; SDRAM_ADDR[6]                              ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; A8       ; 321        ; 8        ; GND+                                       ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A9       ; 319        ; 7        ; GND+                                       ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A10      ; 307        ; 7        ; SDRAM_BA[0]                                ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; A11      ; 296        ; 7        ; SDRAM_DQ[6]                                ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; A12      ; 292        ; 7        ; SDRAM_DQ[4]                                ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; A13      ; 300        ; 7        ; SDRAM_DQ[2]                                ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; A14      ; 284        ; 7        ; CLOCK_SDRAM                                ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; A15      ; 301        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A16      ;            ; 7        ; VCCIO7                                     ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; B1       ; 6          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; B2       ;            ;          ; GND                                        ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 359        ; 8        ; SDRAM_DQ[13]                               ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; B4       ; 355        ; 8        ; SDRAM_DQ[11]                               ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; B5       ; 351        ; 8        ; SDRAM_DQ[9]                                ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; B6       ; 340        ; 8        ; SDRAM_DQ[8]                                ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; B7       ; 335        ; 8        ; SDRAM_ADDR[4]                              ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; B8       ; 322        ; 8        ; GND+                                       ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B9       ; 320        ; 7        ; GND+                                       ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B10      ; 308        ; 7        ; SDRAM_CAS_N                                ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; B11      ; 297        ; 7        ; SDRAM_DQ[5]                                ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; B12      ; 293        ; 7        ; SDRAM_DQ[3]                                ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; B13      ; 282        ; 7        ; SDRAM_DQ[1]                                ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; B14      ; 285        ; 7        ; CLOCK_DAC                                  ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; B15      ;            ;          ; GND                                        ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B16      ; 241        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C1       ; 9          ; 1        ; EPCS_DATA0                                 ; input  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; On           ;
; C2       ; 8          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C3       ; 362        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C4       ;            ; 8        ; VCCIO8                                     ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C5       ;            ;          ; GND                                        ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C6       ; 338        ; 8        ; SDRAM_ADDR[8]                              ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; C7       ;            ; 8        ; VCCIO8                                     ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C8       ; 329        ; 8        ; SDRAM_CKE                                  ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; C9       ; 309        ; 7        ; SDRAM_ADDR[2]                              ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; C10      ;            ; 7        ; VCCIO7                                     ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C11      ; 281        ; 7        ; SDRAM_WE_N                                 ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; C12      ;            ;          ; GND                                        ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C13      ;            ; 7        ; VCCIO7                                     ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C14      ; 274        ; 7        ; SDRAM_DQ[0]                                ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; C15      ; 271        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C16      ; 270        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D1       ; 14         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D2       ; 13         ; 1        ; EPCS_NCSO                                  ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; On           ;
; D3       ; 363        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D4       ;            ;          ; VCCD_PLL3                                  ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D5       ; 357        ; 8        ; SDRAM_ADDR[12]                             ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; D6       ; 352        ; 8        ; SDRAM_ADDR[7]                              ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; D7       ;            ;          ; GND                                        ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D8       ; 330        ; 8        ; SDRAM_ADDR[9]                              ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; D9       ; 310        ; 7        ; SDRAM_ADDR[1]                              ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; D10      ;            ;          ; GND                                        ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D11      ; 278        ; 7        ; SDRAM_RAS_N                                ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; D12      ; 279        ; 7        ; SDRAM_DQ[7]                                ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; D13      ;            ;          ; VCCD_PLL2                                  ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D14      ; 275        ; 7        ; SDRAM_DQM[0]                               ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; D15      ; 261        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D16      ; 260        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E1       ; 39         ; 1        ; GND+                                       ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; E2       ;            ;          ; GND                                        ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E3       ;            ; 1        ; VCCIO1                                     ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E4       ;            ;          ; GND                                        ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E5       ;            ;          ; GNDA3                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E6       ; 348        ; 8        ; SDRAM_ADDR[11]                             ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; E7       ; 345        ; 8        ; SDRAM_ADDR[5]                              ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; E8       ; 332        ; 8        ; SDRAM_ADDR[3]                              ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; E9       ; 315        ; 7        ; SDRAM_ADDR[10]                             ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; E10      ; 290        ; 7        ; SDRAM_BA[1]                                ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; E11      ; 289        ; 7        ; SDRAM_CS_N                                 ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; E12      ;            ;          ; GNDA2                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E13      ;            ;          ; GND                                        ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E14      ;            ; 6        ; VCCIO6                                     ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E15      ; 226        ; 6        ; GND+                                       ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; E16      ; 225        ; 6        ; GND+                                       ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F1       ; 23         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F2       ; 22         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F3       ; 10         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F4       ; 19         ; 1        ; ^nSTATUS                                   ;        ;              ;         ; --         ;                 ; --       ; --           ;
; F5       ;            ; --       ; VCCA3                                      ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F6       ;            ;          ; GND                                        ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F7       ;            ;          ; VCCINT                                     ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F8       ; 333        ; 8        ; SDRAM_ADDR[0]                              ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; F9       ; 306        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F10      ;            ;          ; GND                                        ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F11      ;            ;          ; VCCINT                                     ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F12      ;            ; --       ; VCCA2                                      ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F13      ; 237        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F14      ; 257        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F15      ; 240        ; 6        ; DAC_DATA_OUT[15]                           ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F16      ; 239        ; 6        ; ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; G1       ; 27         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; G2       ; 24         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G3       ;            ; 1        ; VCCIO1                                     ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; G4       ;            ;          ; GND                                        ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G5       ; 21         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G6       ;            ;          ; VCCINT                                     ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; VCCINT                                     ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; VCCINT                                     ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G9       ;            ;          ; VCCINT                                     ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G10      ;            ;          ; VCCINT                                     ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G11      ; 269        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G12      ; 230        ; 6        ; ^MSEL2                                     ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 231        ; 6        ; ^MSEL3                                     ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G13      ;            ;          ; GND                                        ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G14      ;            ; 6        ; VCCIO6                                     ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; G15      ; 235        ; 6        ; DAC_DATA_OUT[13]                           ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G16      ; 234        ; 6        ; DAC_DATA_OUT[14]                           ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H1       ; 30         ; 1        ; EPCS_DCLK                                  ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; On           ;
; H2       ; 31         ; 1        ; EPCS_ASDO                                  ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; On           ;
; H3       ; 34         ; 1        ; altera_reserved_tck                        ; input  ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; H4       ; 33         ; 1        ; altera_reserved_tdi                        ; input  ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; H5       ; 32         ; 1        ; ^nCONFIG                                   ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; VCCINT                                     ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H7       ;            ;          ; GND                                        ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H8       ;            ;          ; GND                                        ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ;            ;          ; GND                                        ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H10      ;            ;          ; GND                                        ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H11      ;            ;          ; VCCINT                                     ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H12      ; 229        ; 6        ; ^MSEL1                                     ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H13      ; 228        ; 6        ; ^MSEL0                                     ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H14      ; 227        ; 6        ; ^CONF_DONE                                 ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H15      ;            ;          ; GND                                        ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H16      ;            ;          ; GND                                        ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J1       ; 45         ; 2        ; DRDY_ADC                                   ; input  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J2       ; 44         ; 2        ; SDA_ADC                                    ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J3       ; 37         ; 1        ; ^nCE                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J4       ; 36         ; 1        ; altera_reserved_tdo                        ; output ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; J5       ; 35         ; 1        ; altera_reserved_tms                        ; input  ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; J6       ;            ;          ; VCCINT                                     ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J7       ;            ;          ; GND                                        ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J8       ;            ;          ; GND                                        ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                                        ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; GND                                        ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J11      ;            ;          ; GND                                        ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J12      ; 221        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J13      ; 222        ; 5        ; DAC_CS                                     ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J14      ; 220        ; 5        ; DAC_DATA_OUT[12]                           ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J15      ; 217        ; 5        ; DAC_DATA_OUT[10]                           ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J16      ; 216        ; 5        ; DAC_DATA_OUT[11]                           ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K1       ; 55         ; 2        ; SDA_EEPROM                                 ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K2       ; 72         ; 2        ; SCL_EEPROM                                 ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K3       ;            ; 2        ; VCCIO2                                     ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; K4       ;            ;          ; GND                                        ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K5       ; 77         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K6       ; 48         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K7       ;            ;          ; VCCINT                                     ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K8       ;            ;          ; GND                                        ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K9       ; 138        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; K10      ; 150        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; K11      ;            ;          ; VCCINT                                     ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K12      ; 179        ; 5        ; DAC_SCLK                                   ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K13      ;            ;          ; GND                                        ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ; 5        ; VCCIO5                                     ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; K15      ; 215        ; 5        ; DAC_DATA_OUT[8]                            ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K16      ; 214        ; 5        ; DAC_DATA_OUT[9]                            ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L1       ; 58         ; 2        ; DRDY_IMU                                   ; input  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L2       ; 57         ; 2        ; SCL_IMU                                    ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L3       ; 51         ; 2        ; SDA_IMU                                    ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L4       ; 78         ; 2        ; SCL_ADC                                    ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L5       ;            ; --       ; VCCA1                                      ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L6       ; 49         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L7       ; 125        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L8       ; 128        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L9       ; 139        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L10      ; 153        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L11      ; 173        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L12      ;            ; --       ; VCCA4                                      ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L13      ; 203        ; 5        ; DAC_MOSI                                   ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L14      ; 194        ; 5        ; DAC_MISO                                   ; input  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L15      ; 208        ; 5        ; DAC_DATA_OUT[6]                            ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L16      ; 204        ; 5        ; DAC_DATA_OUT[7]                            ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M1       ; 41         ; 2        ; CLOCK_100M                                 ; input  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M2       ; 40         ; 2        ; GND+                                       ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M3       ;            ; 2        ; VCCIO2                                     ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M4       ;            ;          ; GND                                        ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M5       ;            ;          ; GNDA1                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M6       ; 106        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M7       ; 120        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M8       ; 131        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M9       ; 140        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M10      ; 164        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M11      ; 174        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M12      ;            ;          ; GNDA4                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M13      ;            ;          ; GND                                        ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ; 5        ; VCCIO5                                     ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M15      ; 224        ; 5        ; GND+                                       ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M16      ; 223        ; 5        ; GND+                                       ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N1       ; 76         ; 2        ; FPGA_TX                                    ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N2       ; 75         ; 2        ; FPGA_RX                                    ; input  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N3       ; 92         ; 3        ; ADC_MISO                                   ; input  ; 1.8 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; N4       ;            ;          ; VCCD_PLL1                                  ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N5       ; 104        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N6       ; 105        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N7       ;            ;          ; GND                                        ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N8       ; 132        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N9       ; 141        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N10      ;            ;          ; GND                                        ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ; 165        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N12      ; 155        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; N13      ;            ;          ; VCCD_PLL4                                  ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N14      ; 181        ; 5        ; DAC_DATA_OUT[3]                            ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N15      ; 191        ; 5        ; DAC_DATA_OUT[5]                            ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N16      ; 190        ; 5        ; DAC_DATA_OUT[4]                            ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P1       ; 83         ; 2        ; SYNC_IN                                    ; input  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P2       ; 82         ; 2        ; DBG_TX                                     ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P3       ; 93         ; 3        ; ADC_DATA_IN[12]                            ; input  ; 1.8 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; P4       ;            ; 3        ; VCCIO3                                     ; power  ;              ; 1.8V    ; --         ;                 ; --       ; --           ;
; P5       ;            ;          ; GND                                        ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P6       ; 119        ; 3        ; ADC_DATA_IN[5]                             ; input  ; 1.8 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; P7       ;            ; 3        ; VCCIO3                                     ; power  ;              ; 1.8V    ; --         ;                 ; --       ; --           ;
; P8       ; 133        ; 3        ; ADC_DATA_IN[2]                             ; input  ; 1.8 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; P9       ; 154        ; 4        ; ADC_DATA_IN[1]                             ; input  ; 1.8 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; P10      ;            ; 4        ; VCCIO4                                     ; power  ;              ; 1.8V    ; --         ;                 ; --       ; --           ;
; P11      ; 168        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; P12      ;            ;          ; GND                                        ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P13      ;            ; 4        ; VCCIO4                                     ; power  ;              ; 1.8V    ; --         ;                 ; --       ; --           ;
; P14      ; 171        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P15      ; 182        ; 5        ; DAC_DATA_OUT[1]                            ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P16      ; 183        ; 5        ; DAC_DATA_OUT[2]                            ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R1       ; 81         ; 2        ; DBG_RX                                     ; input  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R2       ;            ;          ; GND                                        ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R3       ; 95         ; 3        ; ADC_DATA_IN[10]                            ; input  ; 1.8 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R4       ; 102        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R5       ; 121        ; 3        ; ADC_DATA_IN[9]                             ; input  ; 1.8 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R6       ; 123        ; 3        ; ADC_DATA_IN[7]                             ; input  ; 1.8 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R7       ; 126        ; 3        ; ADC_DATA_IN[3]                             ; input  ; 1.8 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R8       ; 134        ; 3        ; GND+                                       ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; R9       ; 136        ; 4        ; GND+                                       ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; R10      ; 143        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R11      ; 145        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R12      ; 147        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R13      ; 156        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R14      ; 172        ; 4        ; CLOCK_ADC                                  ; output ; 1.8 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R15      ;            ;          ; GND                                        ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R16      ; 184        ; 5        ; DAC_DATA_OUT[0]                            ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T1       ;            ; 3        ; VCCIO3                                     ; power  ;              ; 1.8V    ; --         ;                 ; --       ; --           ;
; T2       ; 101        ; 3        ; ADC_DATA_IN[13]                            ; input  ; 1.8 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T3       ; 96         ; 3        ; ADC_DATA_IN[11]                            ; input  ; 1.8 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T4       ; 103        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T5       ; 122        ; 3        ; ADC_DATA_IN[8]                             ; input  ; 1.8 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T6       ; 124        ; 3        ; ADC_DATA_IN[6]                             ; input  ; 1.8 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T7       ; 127        ; 3        ; ADC_DATA_IN[4]                             ; input  ; 1.8 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T8       ; 135        ; 3        ; GND+                                       ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; T9       ; 137        ; 4        ; GND+                                       ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; T10      ; 144        ; 4        ; ADC_DATA_IN[0]                             ; input  ; 1.8 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T11      ; 146        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T12      ; 149        ; 4        ; ADC_MOSI                                   ; output ; 1.8 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T13      ; 157        ; 4        ; ADC_SCLK                                   ; output ; 1.8 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T14      ; 166        ; 4        ; ADC_CS                                     ; output ; 1.8 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T15      ; 167        ; 4        ; DAC_RST                                    ; output ; 1.8 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T16      ;            ; 4        ; VCCIO4                                     ; power  ;              ; 1.8V    ; --         ;                 ; --       ; --           ;
+----------+------------+----------+--------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-----------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                         ;
+-------------------------------+---------------------------------------------------------------------+
; Name                          ; pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|pll1 ;
+-------------------------------+---------------------------------------------------------------------+
; SDC pin name                  ; pll_inst|altpll_component|auto_generated|pll1                       ;
; PLL mode                      ; Normal                                                              ;
; Compensate clock              ; clock0                                                              ;
; Compensated input/output pins ; --                                                                  ;
; Switchover type               ; --                                                                  ;
; Input frequency 0             ; 100.0 MHz                                                           ;
; Input frequency 1             ; --                                                                  ;
; Nominal PFD frequency         ; 100.0 MHz                                                           ;
; Nominal VCO frequency         ; 600.0 MHz                                                           ;
; VCO post scale K counter      ; 2                                                                   ;
; VCO frequency control         ; Auto                                                                ;
; VCO phase shift step          ; 208 ps                                                              ;
; VCO multiply                  ; --                                                                  ;
; VCO divide                    ; --                                                                  ;
; Freq min lock                 ; 50.01 MHz                                                           ;
; Freq max lock                 ; 108.37 MHz                                                          ;
; M VCO Tap                     ; 6                                                                   ;
; M Initial                     ; 1                                                                   ;
; M value                       ; 6                                                                   ;
; N value                       ; 1                                                                   ;
; Charge pump current           ; setting 1                                                           ;
; Loop filter resistance        ; setting 27                                                          ;
; Loop filter capacitance       ; setting 0                                                           ;
; Bandwidth                     ; 1.03 MHz to 1.97 MHz                                                ;
; Bandwidth type                ; Medium                                                              ;
; Real time reconfigurable      ; Off                                                                 ;
; Scan chain MIF file           ; --                                                                  ;
; Preserve PLL counter order    ; Off                                                                 ;
; PLL location                  ; PLL_1                                                               ;
; Inclk0 signal                 ; CLOCK_100M                                                          ;
; Inclk1 signal                 ; --                                                                  ;
; Inclk0 signal type            ; Dedicated Pin                                                       ;
; Inclk1 signal type            ; --                                                                  ;
+-------------------------------+---------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                         ;
+---------------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+------------------------------------------------------+
; Name                                                                            ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift    ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                                         ;
+---------------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+------------------------------------------------------+
; pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; clock0       ; 1    ; 1   ; 100.0 MHz        ; 0 (0 ps)       ; 7.50 (208 ps)    ; 50/50      ; C0      ; 6             ; 3/3 Even   ; --            ; 1       ; 6       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; clock1       ; 1    ; 1   ; 100.0 MHz        ; 0 (0 ps)       ; 7.50 (208 ps)    ; 50/50      ; C2      ; 6             ; 3/3 Even   ; --            ; 1       ; 6       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; clock2       ; 1    ; 1   ; 100.0 MHz        ; -45 (-1250 ps) ; 7.50 (208 ps)    ; 50/50      ; C3      ; 6             ; 3/3 Even   ; --            ; 1       ; 0       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[3] ; clock3       ; 1    ; 1   ; 100.0 MHz        ; 0 (0 ps)       ; 7.50 (208 ps)    ; 50/50      ; C1      ; 6             ; 3/3 Even   ; --            ; 1       ; 6       ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ;
+---------------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+------------------------------------------------------+


+---------------------------------------------------------+
; I/O Assignment Warnings                                 ;
+------------------+--------------------------------------+
; Pin Name         ; Reason                               ;
+------------------+--------------------------------------+
; FPGA_TX          ; Missing drive strength               ;
; DBG_TX           ; Missing drive strength               ;
; DAC_DATA_OUT[0]  ; Missing drive strength               ;
; DAC_DATA_OUT[1]  ; Missing drive strength               ;
; DAC_DATA_OUT[2]  ; Missing drive strength               ;
; DAC_DATA_OUT[3]  ; Missing drive strength               ;
; DAC_DATA_OUT[4]  ; Missing drive strength               ;
; DAC_DATA_OUT[5]  ; Missing drive strength               ;
; DAC_DATA_OUT[6]  ; Missing drive strength               ;
; DAC_DATA_OUT[7]  ; Missing drive strength               ;
; DAC_DATA_OUT[8]  ; Missing drive strength               ;
; DAC_DATA_OUT[9]  ; Missing drive strength               ;
; DAC_DATA_OUT[10] ; Missing drive strength               ;
; DAC_DATA_OUT[11] ; Missing drive strength               ;
; DAC_DATA_OUT[12] ; Missing drive strength               ;
; DAC_DATA_OUT[13] ; Missing drive strength               ;
; DAC_DATA_OUT[14] ; Missing drive strength               ;
; DAC_DATA_OUT[15] ; Missing drive strength               ;
; CLOCK_DAC        ; Missing drive strength               ;
; DAC_RST          ; Missing drive strength and slew rate ;
; DAC_MOSI         ; Missing drive strength               ;
; DAC_SCLK         ; Missing drive strength               ;
; DAC_CS           ; Missing drive strength               ;
; CLOCK_ADC        ; Missing drive strength and slew rate ;
; ADC_MOSI         ; Missing drive strength and slew rate ;
; ADC_SCLK         ; Missing drive strength and slew rate ;
; ADC_CS           ; Missing drive strength and slew rate ;
; SDRAM_ADDR[0]    ; Missing drive strength               ;
; SDRAM_ADDR[1]    ; Missing drive strength               ;
; SDRAM_ADDR[2]    ; Missing drive strength               ;
; SDRAM_ADDR[3]    ; Missing drive strength               ;
; SDRAM_ADDR[4]    ; Missing drive strength               ;
; SDRAM_ADDR[5]    ; Missing drive strength               ;
; SDRAM_ADDR[6]    ; Missing drive strength               ;
; SDRAM_ADDR[7]    ; Missing drive strength               ;
; SDRAM_ADDR[8]    ; Missing drive strength               ;
; SDRAM_ADDR[9]    ; Missing drive strength               ;
; SDRAM_ADDR[10]   ; Missing drive strength               ;
; SDRAM_ADDR[11]   ; Missing drive strength               ;
; SDRAM_ADDR[12]   ; Missing drive strength               ;
; SDRAM_BA[0]      ; Missing drive strength               ;
; SDRAM_BA[1]      ; Missing drive strength               ;
; SDRAM_CAS_N      ; Missing drive strength               ;
; SDRAM_CKE        ; Missing drive strength               ;
; CLOCK_SDRAM      ; Missing drive strength               ;
; SDRAM_CS_N       ; Missing drive strength               ;
; SDRAM_DQM[0]     ; Missing drive strength               ;
; SDRAM_DQM[1]     ; Missing drive strength               ;
; SDRAM_RAS_N      ; Missing drive strength               ;
; SDRAM_WE_N       ; Missing drive strength               ;
; EPCS_ASDO        ; Missing drive strength               ;
; EPCS_DCLK        ; Missing drive strength               ;
; EPCS_NCSO        ; Missing drive strength               ;
; SDA_ADC          ; Missing drive strength               ;
; SCL_ADC          ; Missing drive strength               ;
; SDA_EEPROM       ; Missing drive strength               ;
; SCL_EEPROM       ; Missing drive strength               ;
; SDRAM_DQ[0]      ; Missing drive strength               ;
; SDRAM_DQ[1]      ; Missing drive strength               ;
; SDRAM_DQ[2]      ; Missing drive strength               ;
; SDRAM_DQ[3]      ; Missing drive strength               ;
; SDRAM_DQ[4]      ; Missing drive strength               ;
; SDRAM_DQ[5]      ; Missing drive strength               ;
; SDRAM_DQ[6]      ; Missing drive strength               ;
; SDRAM_DQ[7]      ; Missing drive strength               ;
; SDRAM_DQ[8]      ; Missing drive strength               ;
; SDRAM_DQ[9]      ; Missing drive strength               ;
; SDRAM_DQ[10]     ; Missing drive strength               ;
; SDRAM_DQ[11]     ; Missing drive strength               ;
; SDRAM_DQ[12]     ; Missing drive strength               ;
; SDRAM_DQ[13]     ; Missing drive strength               ;
; SDRAM_DQ[14]     ; Missing drive strength               ;
; SDRAM_DQ[15]     ; Missing drive strength               ;
; SDA_IMU          ; Missing drive strength               ;
; SCL_IMU          ; Missing drive strength               ;
+------------------+--------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                     ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |HINS_TOP_V1                                                                                                                            ; 888 (3)     ; 641 (2)                   ; 0 (0)         ; 3600        ; 2    ; 0            ; 0       ; 0         ; 98   ; 0            ; 247 (1)      ; 129 (2)           ; 512 (0)          ; |HINS_TOP_V1                                                                                                                                                                                                                                                                                                                                            ; HINS_TOP_V1                       ; work         ;
;    |CPU:u0|                                                                                                                             ; 98 (0)      ; 74 (0)                    ; 0 (0)         ; 16          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 24 (0)       ; 3 (0)             ; 71 (0)           ; |HINS_TOP_V1|CPU:u0                                                                                                                                                                                                                                                                                                                                     ; CPU                               ; CPU          ;
;       |CPU_jtag_uart:jtag_uart|                                                                                                         ; 42 (0)      ; 27 (0)                    ; 0 (0)         ; 16          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (0)       ; 1 (0)             ; 26 (0)           ; |HINS_TOP_V1|CPU:u0|CPU_jtag_uart:jtag_uart                                                                                                                                                                                                                                                                                                             ; CPU_jtag_uart                     ; CPU          ;
;          |CPU_jtag_uart_scfifo_w:the_CPU_jtag_uart_scfifo_w|                                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |HINS_TOP_V1|CPU:u0|CPU_jtag_uart:jtag_uart|CPU_jtag_uart_scfifo_w:the_CPU_jtag_uart_scfifo_w                                                                                                                                                                                                                                                           ; CPU_jtag_uart_scfifo_w            ; CPU          ;
;             |scfifo:wfifo|                                                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |HINS_TOP_V1|CPU:u0|CPU_jtag_uart:jtag_uart|CPU_jtag_uart_scfifo_w:the_CPU_jtag_uart_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                              ; scfifo                            ; work         ;
;                |scfifo_jr21:auto_generated|                                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |HINS_TOP_V1|CPU:u0|CPU_jtag_uart:jtag_uart|CPU_jtag_uart_scfifo_w:the_CPU_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated                                                                                                                                                                                                                   ; scfifo_jr21                       ; work         ;
;                   |a_dpfifo_l011:dpfifo|                                                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |HINS_TOP_V1|CPU:u0|CPU_jtag_uart:jtag_uart|CPU_jtag_uart_scfifo_w:the_CPU_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo                                                                                                                                                                                              ; a_dpfifo_l011                     ; work         ;
;                      |altsyncram_nio1:FIFOram|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |HINS_TOP_V1|CPU:u0|CPU_jtag_uart:jtag_uart|CPU_jtag_uart_scfifo_w:the_CPU_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram                                                                                                                                                                      ; altsyncram_nio1                   ; work         ;
;          |alt_jtag_atlantic:CPU_jtag_uart_alt_jtag_atlantic|                                                                            ; 42 (42)     ; 27 (27)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (15)      ; 1 (1)             ; 26 (26)          ; |HINS_TOP_V1|CPU:u0|CPU_jtag_uart:jtag_uart|alt_jtag_atlantic:CPU_jtag_uart_alt_jtag_atlantic                                                                                                                                                                                                                                                           ; alt_jtag_atlantic                 ; work         ;
;       |CPU_nios2:nios2|                                                                                                                 ; 56 (0)      ; 47 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (0)        ; 2 (0)             ; 45 (0)           ; |HINS_TOP_V1|CPU:u0|CPU_nios2:nios2                                                                                                                                                                                                                                                                                                                     ; CPU_nios2                         ; CPU          ;
;          |CPU_nios2_cpu:cpu|                                                                                                            ; 56 (0)      ; 47 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (0)        ; 2 (0)             ; 45 (0)           ; |HINS_TOP_V1|CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu                                                                                                                                                                                                                                                                                                   ; CPU_nios2_cpu                     ; CPU          ;
;             |CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|                                                                       ; 56 (0)      ; 47 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (0)        ; 2 (0)             ; 45 (0)           ; |HINS_TOP_V1|CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci                                                                                                                                                                                                                                               ; CPU_nios2_cpu_nios2_oci           ; CPU          ;
;                |CPU_nios2_cpu_debug_slave_wrapper:the_CPU_nios2_cpu_debug_slave_wrapper|                                                ; 56 (0)      ; 47 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (0)        ; 2 (0)             ; 45 (0)           ; |HINS_TOP_V1|CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_debug_slave_wrapper:the_CPU_nios2_cpu_debug_slave_wrapper                                                                                                                                                                       ; CPU_nios2_cpu_debug_slave_wrapper ; CPU          ;
;                   |CPU_nios2_cpu_debug_slave_tck:the_CPU_nios2_cpu_debug_slave_tck|                                                     ; 53 (49)     ; 47 (43)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 2 (0)             ; 45 (43)          ; |HINS_TOP_V1|CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_debug_slave_wrapper:the_CPU_nios2_cpu_debug_slave_wrapper|CPU_nios2_cpu_debug_slave_tck:the_CPU_nios2_cpu_debug_slave_tck                                                                                                       ; CPU_nios2_cpu_debug_slave_tck     ; CPU          ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer1|                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |HINS_TOP_V1|CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_debug_slave_wrapper:the_CPU_nios2_cpu_debug_slave_wrapper|CPU_nios2_cpu_debug_slave_tck:the_CPU_nios2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1                                                  ; altera_std_synchronizer           ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |HINS_TOP_V1|CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_debug_slave_wrapper:the_CPU_nios2_cpu_debug_slave_wrapper|CPU_nios2_cpu_debug_slave_tck:the_CPU_nios2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2                                                  ; altera_std_synchronizer           ; work         ;
;                   |sld_virtual_jtag_basic:CPU_nios2_cpu_debug_slave_phy|                                                                ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |HINS_TOP_V1|CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_debug_slave_wrapper:the_CPU_nios2_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:CPU_nios2_cpu_debug_slave_phy                                                                                                                  ; sld_virtual_jtag_basic            ; work         ;
;    |HINS_fog_v1:u_hins_fog_v1|                                                                                                          ; 622 (0)     ; 480 (0)                   ; 0 (0)         ; 3584        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 142 (0)      ; 107 (0)           ; 373 (0)          ; |HINS_TOP_V1|HINS_fog_v1:u_hins_fog_v1                                                                                                                                                                                                                                                                                                                  ; HINS_fog_v1                       ; work         ;
;       |adc_sync_buffer:u_adc_sync_fifo|                                                                                                 ; 105 (0)     ; 93 (0)                    ; 0 (0)         ; 3584        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (0)       ; 54 (0)            ; 39 (0)           ; |HINS_TOP_V1|HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo                                                                                                                                                                                                                                                                                  ; adc_sync_buffer                   ; work         ;
;          |fifo:fifo_inst|                                                                                                               ; 105 (0)     ; 93 (0)                    ; 0 (0)         ; 3584        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (0)       ; 54 (0)            ; 39 (0)           ; |HINS_TOP_V1|HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst                                                                                                                                                                                                                                                                   ; fifo                              ; work         ;
;             |dcfifo:dcfifo_component|                                                                                                   ; 105 (0)     ; 93 (0)                    ; 0 (0)         ; 3584        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (0)       ; 54 (0)            ; 39 (0)           ; |HINS_TOP_V1|HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component                                                                                                                                                                                                                                           ; dcfifo                            ; work         ;
;                |dcfifo_r1k1:auto_generated|                                                                                             ; 105 (28)    ; 93 (27)                   ; 0 (0)         ; 3584        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (1)       ; 54 (24)           ; 39 (5)           ; |HINS_TOP_V1|HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated                                                                                                                                                                                                                ; dcfifo_r1k1                       ; work         ;
;                   |a_graycounter_pjc:wrptr_g1p|                                                                                         ; 17 (17)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 1 (1)             ; 12 (12)          ; |HINS_TOP_V1|HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|a_graycounter_pjc:wrptr_g1p                                                                                                                                                                                    ; a_graycounter_pjc                 ; work         ;
;                   |a_graycounter_t57:rdptr_g1p|                                                                                         ; 18 (18)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 1 (1)             ; 12 (12)          ; |HINS_TOP_V1|HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|a_graycounter_t57:rdptr_g1p                                                                                                                                                                                    ; a_graycounter_t57                 ; work         ;
;                   |alt_synch_pipe_0ol:rs_dgwp|                                                                                          ; 18 (0)      ; 18 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 13 (0)            ; 5 (0)            ; |HINS_TOP_V1|HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|alt_synch_pipe_0ol:rs_dgwp                                                                                                                                                                                     ; alt_synch_pipe_0ol                ; work         ;
;                      |dffpipe_hd9:dffpipe14|                                                                                            ; 18 (18)     ; 18 (18)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 13 (13)           ; 5 (5)            ; |HINS_TOP_V1|HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14                                                                                                                                                               ; dffpipe_hd9                       ; work         ;
;                   |alt_synch_pipe_1ol:ws_dgrp|                                                                                          ; 18 (0)      ; 18 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 13 (0)            ; 5 (0)            ; |HINS_TOP_V1|HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|alt_synch_pipe_1ol:ws_dgrp                                                                                                                                                                                     ; alt_synch_pipe_1ol                ; work         ;
;                      |dffpipe_id9:dffpipe17|                                                                                            ; 18 (18)     ; 18 (18)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 13 (13)           ; 5 (5)            ; |HINS_TOP_V1|HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe17                                                                                                                                                               ; dffpipe_id9                       ; work         ;
;                   |altsyncram_iv61:fifo_ram|                                                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 3584        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |HINS_TOP_V1|HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|altsyncram_iv61:fifo_ram                                                                                                                                                                                       ; altsyncram_iv61                   ; work         ;
;                   |cmpr_f66:rdempty_eq_comp|                                                                                            ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 4 (4)            ; |HINS_TOP_V1|HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|cmpr_f66:rdempty_eq_comp                                                                                                                                                                                       ; cmpr_f66                          ; work         ;
;                   |cmpr_f66:wrfull_eq_comp|                                                                                             ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 4 (4)            ; |HINS_TOP_V1|HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|cmpr_f66:wrfull_eq_comp                                                                                                                                                                                        ; cmpr_f66                          ; work         ;
;                   |dffpipe_3dc:rdaclr|                                                                                                  ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |HINS_TOP_V1|HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|dffpipe_3dc:rdaclr                                                                                                                                                                                             ; dffpipe_3dc                       ; work         ;
;                   |dffpipe_3dc:wraclr|                                                                                                  ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |HINS_TOP_V1|HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|dffpipe_3dc:wraclr                                                                                                                                                                                             ; dffpipe_3dc                       ; work         ;
;       |feedback_step_gen_v1:u_fb_step_gen|                                                                                              ; 88 (88)     ; 85 (85)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 22 (22)           ; 64 (64)          ; |HINS_TOP_V1|HINS_fog_v1:u_hins_fog_v1|feedback_step_gen_v1:u_fb_step_gen                                                                                                                                                                                                                                                                               ; feedback_step_gen_v1              ; work         ;
;       |my_err_signal_gen_v1:u_err_gen|                                                                                                  ; 246 (246)   ; 175 (175)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 69 (69)      ; 2 (2)             ; 175 (175)        ; |HINS_TOP_V1|HINS_fog_v1:u_hins_fog_v1|my_err_signal_gen_v1:u_err_gen                                                                                                                                                                                                                                                                                   ; my_err_signal_gen_v1              ; work         ;
;       |my_modulation_gen_v1:u_mod_gen|                                                                                                  ; 45 (45)     ; 35 (35)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 2 (2)             ; 33 (33)          ; |HINS_TOP_V1|HINS_fog_v1:u_hins_fog_v1|my_modulation_gen_v1:u_mod_gen                                                                                                                                                                                                                                                                                   ; my_modulation_gen_v1              ; work         ;
;       |phase_ramp_gen_v1:u_ramp_gen|                                                                                                    ; 141 (141)   ; 92 (92)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 49 (49)      ; 27 (27)           ; 65 (65)          ; |HINS_TOP_V1|HINS_fog_v1:u_hins_fog_v1|phase_ramp_gen_v1:u_ramp_gen                                                                                                                                                                                                                                                                                     ; phase_ramp_gen_v1                 ; work         ;
;    |pll:pll_inst|                                                                                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |HINS_TOP_V1|pll:pll_inst                                                                                                                                                                                                                                                                                                                               ; pll                               ; work         ;
;       |altpll:altpll_component|                                                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |HINS_TOP_V1|pll:pll_inst|altpll:altpll_component                                                                                                                                                                                                                                                                                                       ; altpll                            ; work         ;
;          |pll_altpll:auto_generated|                                                                                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |HINS_TOP_V1|pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated                                                                                                                                                                                                                                                                             ; pll_altpll                        ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 165 (1)     ; 85 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 80 (1)       ; 17 (0)            ; 68 (0)           ; |HINS_TOP_V1|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 164 (0)     ; 85 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 79 (0)       ; 17 (0)            ; 68 (0)           ; |HINS_TOP_V1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 164 (0)     ; 85 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 79 (0)       ; 17 (0)            ; 68 (0)           ; |HINS_TOP_V1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 164 (7)     ; 85 (6)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 79 (1)       ; 17 (4)            ; 68 (0)           ; |HINS_TOP_V1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 159 (0)     ; 79 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 78 (0)       ; 13 (0)            ; 68 (0)           ; |HINS_TOP_V1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 159 (114)   ; 79 (51)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 78 (61)      ; 13 (11)           ; 68 (43)          ; |HINS_TOP_V1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 24 (24)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (15)      ; 0 (0)             ; 9 (9)            ; |HINS_TOP_V1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 21 (21)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 2 (2)             ; 17 (17)          ; |HINS_TOP_V1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                              ;
+------------------+----------+---------------+---------------+-----------------------+-----+------+
; Name             ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+------------------+----------+---------------+---------------+-----------------------+-----+------+
; FPGA_RX          ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; FPGA_TX          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DBG_RX           ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; DBG_TX           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SYNC_IN          ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; DAC_DATA_OUT[0]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DAC_DATA_OUT[1]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DAC_DATA_OUT[2]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DAC_DATA_OUT[3]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DAC_DATA_OUT[4]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DAC_DATA_OUT[5]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DAC_DATA_OUT[6]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DAC_DATA_OUT[7]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DAC_DATA_OUT[8]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DAC_DATA_OUT[9]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DAC_DATA_OUT[10] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DAC_DATA_OUT[11] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DAC_DATA_OUT[12] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DAC_DATA_OUT[13] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DAC_DATA_OUT[14] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DAC_DATA_OUT[15] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; CLOCK_DAC        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DAC_RST          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DAC_MISO         ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; DAC_MOSI         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DAC_SCLK         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DAC_CS           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; CLOCK_ADC        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ADC_MISO         ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; ADC_MOSI         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ADC_SCLK         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ADC_CS           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRDY_ADC         ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; SDRAM_ADDR[0]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SDRAM_ADDR[1]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SDRAM_ADDR[2]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SDRAM_ADDR[3]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SDRAM_ADDR[4]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SDRAM_ADDR[5]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SDRAM_ADDR[6]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SDRAM_ADDR[7]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SDRAM_ADDR[8]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SDRAM_ADDR[9]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SDRAM_ADDR[10]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SDRAM_ADDR[11]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SDRAM_ADDR[12]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SDRAM_BA[0]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SDRAM_BA[1]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SDRAM_CAS_N      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SDRAM_CKE        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; CLOCK_SDRAM      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SDRAM_CS_N       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SDRAM_DQM[0]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SDRAM_DQM[1]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SDRAM_RAS_N      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SDRAM_WE_N       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRDY_IMU         ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; EPCS_ASDO        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; EPCS_DATA0       ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; EPCS_DCLK        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; EPCS_NCSO        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SDA_ADC          ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; SCL_ADC          ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; SDA_EEPROM       ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; SCL_EEPROM       ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; SDRAM_DQ[0]      ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; SDRAM_DQ[1]      ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; SDRAM_DQ[2]      ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; SDRAM_DQ[3]      ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; SDRAM_DQ[4]      ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; SDRAM_DQ[5]      ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; SDRAM_DQ[6]      ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; SDRAM_DQ[7]      ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; SDRAM_DQ[8]      ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; SDRAM_DQ[9]      ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; SDRAM_DQ[10]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; SDRAM_DQ[11]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; SDRAM_DQ[12]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; SDRAM_DQ[13]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; SDRAM_DQ[14]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; SDRAM_DQ[15]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; SDA_IMU          ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; SCL_IMU          ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; CLOCK_100M       ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; ADC_DATA_IN[13]  ; Input    ; --            ; (6) 1211 ps   ; --                    ; --  ; --   ;
; ADC_DATA_IN[12]  ; Input    ; (6) 1211 ps   ; --            ; --                    ; --  ; --   ;
; ADC_DATA_IN[11]  ; Input    ; (6) 1211 ps   ; --            ; --                    ; --  ; --   ;
; ADC_DATA_IN[10]  ; Input    ; --            ; (6) 1211 ps   ; --                    ; --  ; --   ;
; ADC_DATA_IN[9]   ; Input    ; --            ; (6) 1211 ps   ; --                    ; --  ; --   ;
; ADC_DATA_IN[8]   ; Input    ; (6) 1211 ps   ; --            ; --                    ; --  ; --   ;
; ADC_DATA_IN[7]   ; Input    ; (6) 1211 ps   ; --            ; --                    ; --  ; --   ;
; ADC_DATA_IN[6]   ; Input    ; (6) 1211 ps   ; --            ; --                    ; --  ; --   ;
; ADC_DATA_IN[5]   ; Input    ; (6) 1211 ps   ; --            ; --                    ; --  ; --   ;
; ADC_DATA_IN[4]   ; Input    ; --            ; (6) 1211 ps   ; --                    ; --  ; --   ;
; ADC_DATA_IN[3]   ; Input    ; --            ; (6) 1211 ps   ; --                    ; --  ; --   ;
; ADC_DATA_IN[2]   ; Input    ; (6) 1211 ps   ; --            ; --                    ; --  ; --   ;
; ADC_DATA_IN[1]   ; Input    ; --            ; (6) 1211 ps   ; --                    ; --  ; --   ;
; ADC_DATA_IN[0]   ; Input    ; (6) 1211 ps   ; --            ; --                    ; --  ; --   ;
+------------------+----------+---------------+---------------+-----------------------+-----+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                                       ; Pad To Core Index ; Setting ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; FPGA_RX                                                                                                                                                                   ;                   ;         ;
; DBG_RX                                                                                                                                                                    ;                   ;         ;
; SYNC_IN                                                                                                                                                                   ;                   ;         ;
; DAC_MISO                                                                                                                                                                  ;                   ;         ;
; ADC_MISO                                                                                                                                                                  ;                   ;         ;
; DRDY_ADC                                                                                                                                                                  ;                   ;         ;
; DRDY_IMU                                                                                                                                                                  ;                   ;         ;
; EPCS_DATA0                                                                                                                                                                ;                   ;         ;
; SDA_ADC                                                                                                                                                                   ;                   ;         ;
; SCL_ADC                                                                                                                                                                   ;                   ;         ;
; SDA_EEPROM                                                                                                                                                                ;                   ;         ;
; SCL_EEPROM                                                                                                                                                                ;                   ;         ;
; SDRAM_DQ[0]                                                                                                                                                               ;                   ;         ;
; SDRAM_DQ[1]                                                                                                                                                               ;                   ;         ;
; SDRAM_DQ[2]                                                                                                                                                               ;                   ;         ;
; SDRAM_DQ[3]                                                                                                                                                               ;                   ;         ;
; SDRAM_DQ[4]                                                                                                                                                               ;                   ;         ;
; SDRAM_DQ[5]                                                                                                                                                               ;                   ;         ;
; SDRAM_DQ[6]                                                                                                                                                               ;                   ;         ;
; SDRAM_DQ[7]                                                                                                                                                               ;                   ;         ;
; SDRAM_DQ[8]                                                                                                                                                               ;                   ;         ;
; SDRAM_DQ[9]                                                                                                                                                               ;                   ;         ;
; SDRAM_DQ[10]                                                                                                                                                              ;                   ;         ;
; SDRAM_DQ[11]                                                                                                                                                              ;                   ;         ;
; SDRAM_DQ[12]                                                                                                                                                              ;                   ;         ;
; SDRAM_DQ[13]                                                                                                                                                              ;                   ;         ;
; SDRAM_DQ[14]                                                                                                                                                              ;                   ;         ;
; SDRAM_DQ[15]                                                                                                                                                              ;                   ;         ;
; SDA_IMU                                                                                                                                                                   ;                   ;         ;
; SCL_IMU                                                                                                                                                                   ;                   ;         ;
; CLOCK_100M                                                                                                                                                                ;                   ;         ;
; ADC_DATA_IN[13]                                                                                                                                                           ;                   ;         ;
;      - HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|altsyncram_iv61:fifo_ram|ram_block11a0 ; 1                 ; 6       ;
; ADC_DATA_IN[12]                                                                                                                                                           ;                   ;         ;
;      - HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|altsyncram_iv61:fifo_ram|ram_block11a0 ; 0                 ; 6       ;
; ADC_DATA_IN[11]                                                                                                                                                           ;                   ;         ;
;      - HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|altsyncram_iv61:fifo_ram|ram_block11a0 ; 0                 ; 6       ;
; ADC_DATA_IN[10]                                                                                                                                                           ;                   ;         ;
;      - HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|altsyncram_iv61:fifo_ram|ram_block11a0 ; 1                 ; 6       ;
; ADC_DATA_IN[9]                                                                                                                                                            ;                   ;         ;
;      - HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|altsyncram_iv61:fifo_ram|ram_block11a0 ; 1                 ; 6       ;
; ADC_DATA_IN[8]                                                                                                                                                            ;                   ;         ;
;      - HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|altsyncram_iv61:fifo_ram|ram_block11a0 ; 0                 ; 6       ;
; ADC_DATA_IN[7]                                                                                                                                                            ;                   ;         ;
;      - HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|altsyncram_iv61:fifo_ram|ram_block11a0 ; 0                 ; 6       ;
; ADC_DATA_IN[6]                                                                                                                                                            ;                   ;         ;
;      - HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|altsyncram_iv61:fifo_ram|ram_block11a0 ; 0                 ; 6       ;
; ADC_DATA_IN[5]                                                                                                                                                            ;                   ;         ;
;      - HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|altsyncram_iv61:fifo_ram|ram_block11a0 ; 0                 ; 6       ;
; ADC_DATA_IN[4]                                                                                                                                                            ;                   ;         ;
;      - HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|altsyncram_iv61:fifo_ram|ram_block11a0 ; 1                 ; 6       ;
; ADC_DATA_IN[3]                                                                                                                                                            ;                   ;         ;
;      - HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|altsyncram_iv61:fifo_ram|ram_block11a0 ; 1                 ; 6       ;
; ADC_DATA_IN[2]                                                                                                                                                            ;                   ;         ;
;      - HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|altsyncram_iv61:fifo_ram|ram_block11a0 ; 0                 ; 6       ;
; ADC_DATA_IN[1]                                                                                                                                                            ;                   ;         ;
;      - HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|altsyncram_iv61:fifo_ram|ram_block11a0 ; 1                 ; 6       ;
; ADC_DATA_IN[0]                                                                                                                                                            ;                   ;         ;
;      - HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|altsyncram_iv61:fifo_ram|ram_block11a0 ; 0                 ; 6       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                        ; Location           ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; CLOCK_100M                                                                                                                                                                                                                                                                                                                                                  ; PIN_M1             ; 1       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; CPU:u0|CPU_jtag_uart:jtag_uart|alt_jtag_atlantic:CPU_jtag_uart_alt_jtag_atlantic|td_shift[0]~4                                                                                                                                                                                                                                                              ; LCCOMB_X11_Y19_N0  ; 21      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_debug_slave_wrapper:the_CPU_nios2_cpu_debug_slave_wrapper|CPU_nios2_cpu_debug_slave_tck:the_CPU_nios2_cpu_debug_slave_tck|sr[1]~9                                                                                                                ; LCCOMB_X12_Y16_N18 ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_debug_slave_wrapper:the_CPU_nios2_cpu_debug_slave_wrapper|CPU_nios2_cpu_debug_slave_tck:the_CPU_nios2_cpu_debug_slave_tck|sr[24]~25                                                                                                              ; LCCOMB_X14_Y15_N2  ; 19      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_debug_slave_wrapper:the_CPU_nios2_cpu_debug_slave_wrapper|CPU_nios2_cpu_debug_slave_tck:the_CPU_nios2_cpu_debug_slave_tck|sr[36]~49                                                                                                              ; LCCOMB_X14_Y15_N6  ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_debug_slave_wrapper:the_CPU_nios2_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:CPU_nios2_cpu_debug_slave_phy|virtual_state_uir~0                                                                                                               ; LCCOMB_X12_Y16_N30 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                                                                                                                                                                                                   ; FF_X19_Y17_N7      ; 41      ; Async. clear               ; yes    ; Global Clock         ; GCLK11           ; --                        ;
; HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]                                                                                                                                                                                                   ; FF_X17_Y17_N17     ; 49      ; Async. clear               ; yes    ; Global Clock         ; GCLK10           ; --                        ;
; HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|valid_rdreq~0                                                                                                                                                                                                                   ; LCCOMB_X19_Y17_N4  ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|valid_wrreq                                                                                                                                                                                                                     ; LCCOMB_X17_Y17_N30 ; 18      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; HINS_fog_v1:u_hins_fog_v1|feedback_step_gen_v1:u_fb_step_gen|Mux0~0                                                                                                                                                                                                                                                                                         ; LCCOMB_X29_Y18_N30 ; 28      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; HINS_fog_v1:u_hins_fog_v1|feedback_step_gen_v1:u_fb_step_gen|Mux64~0                                                                                                                                                                                                                                                                                        ; LCCOMB_X29_Y19_N18 ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; HINS_fog_v1:u_hins_fog_v1|feedback_step_gen_v1:u_fb_step_gen|reg_fb_ON[0]                                                                                                                                                                                                                                                                                   ; FF_X31_Y16_N17     ; 156     ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; HINS_fog_v1:u_hins_fog_v1|my_err_signal_gen_v1:u_err_gen|Selector108~0                                                                                                                                                                                                                                                                                      ; LCCOMB_X22_Y19_N30 ; 22      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; HINS_fog_v1:u_hins_fog_v1|my_err_signal_gen_v1:u_err_gen|Selector140~0                                                                                                                                                                                                                                                                                      ; LCCOMB_X22_Y19_N20 ; 22      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; HINS_fog_v1:u_hins_fog_v1|my_err_signal_gen_v1:u_err_gen|WideOr13~1                                                                                                                                                                                                                                                                                         ; LCCOMB_X21_Y22_N10 ; 34      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; HINS_fog_v1:u_hins_fog_v1|my_err_signal_gen_v1:u_err_gen|WideOr14~0                                                                                                                                                                                                                                                                                         ; LCCOMB_X22_Y19_N14 ; 64      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; HINS_fog_v1:u_hins_fog_v1|my_err_signal_gen_v1:u_err_gen|cstate.ERR_GEN                                                                                                                                                                                                                                                                                     ; FF_X21_Y22_N9      ; 25      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; HINS_fog_v1:u_hins_fog_v1|my_err_signal_gen_v1:u_err_gen|sample_count[5]~56                                                                                                                                                                                                                                                                                 ; LCCOMB_X17_Y19_N30 ; 64      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; HINS_fog_v1:u_hins_fog_v1|my_err_signal_gen_v1:u_err_gen|wait_counter[10]~36                                                                                                                                                                                                                                                                                ; LCCOMB_X23_Y19_N4  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; HINS_fog_v1:u_hins_fog_v1|my_modulation_gen_v1:u_mod_gen|LessThan0~9                                                                                                                                                                                                                                                                                        ; LCCOMB_X29_Y21_N2  ; 34      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; HINS_fog_v1:u_hins_fog_v1|my_modulation_gen_v1:u_mod_gen|o_stepTrig                                                                                                                                                                                                                                                                                         ; FF_X29_Y21_N9      ; 64      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                                ; JTAG_X1_Y15_N0     ; 158     ; Clock                      ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                                ; JTAG_X1_Y15_N0     ; 22      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0]                                                                                                                                                                                                                                                                             ; PLL_1              ; 53      ; Clock                      ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[3]                                                                                                                                                                                                                                                                             ; PLL_1              ; 432     ; Clock                      ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; r_locked_sync2                                                                                                                                                                                                                                                                                                                                              ; FF_X21_Y1_N25      ; 391     ; Async. clear               ; yes    ; Global Clock         ; GCLK19           ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                    ; FF_X11_Y18_N7      ; 46      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0                         ; LCCOMB_X12_Y16_N12 ; 4       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena                           ; LCCOMB_X12_Y16_N2  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0                         ; LCCOMB_X12_Y17_N16 ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1            ; LCCOMB_X10_Y15_N12 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~9                            ; LCCOMB_X12_Y18_N22 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~16                             ; LCCOMB_X12_Y15_N12 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~14              ; LCCOMB_X10_Y15_N22 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~19              ; LCCOMB_X10_Y15_N14 ; 5       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~4                                 ; LCCOMB_X10_Y15_N26 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0                       ; LCCOMB_X11_Y15_N28 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~7                     ; LCCOMB_X12_Y18_N14 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]~20      ; LCCOMB_X12_Y16_N28 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]~22 ; LCCOMB_X14_Y16_N30 ; 5       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]~23 ; LCCOMB_X12_Y16_N8  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]         ; FF_X11_Y18_N25     ; 15      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]        ; FF_X11_Y18_N3      ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]         ; FF_X11_Y15_N23     ; 33      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]         ; FF_X11_Y15_N1      ; 76      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0                  ; LCCOMB_X11_Y18_N18 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                        ; FF_X12_Y19_N9      ; 61      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0                                                                                                      ; LCCOMB_X10_Y15_N10 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                      ; Location       ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; FF_X19_Y17_N7  ; 41      ; 0                                    ; Global Clock         ; GCLK11           ; --                        ;
; HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; FF_X17_Y17_N17 ; 49      ; 0                                    ; Global Clock         ; GCLK10           ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                              ; JTAG_X1_Y15_N0 ; 158     ; 0                                    ; Global Clock         ; GCLK0            ; --                        ;
; pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0]                                                                           ; PLL_1          ; 53      ; 0                                    ; Global Clock         ; GCLK3            ; --                        ;
; pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1]                                                                           ; PLL_1          ; 1       ; 0                                    ; Global Clock         ; GCLK2            ; --                        ;
; pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2]                                                                           ; PLL_1          ; 1       ; 0                                    ; Global Clock         ; GCLK1            ; --                        ;
; pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[3]                                                                           ; PLL_1          ; 432     ; 0                                    ; Global Clock         ; GCLK4            ; --                        ;
; r_locked_sync2                                                                                                                                            ; FF_X21_Y1_N25  ; 391     ; 0                                    ; Global Clock         ; GCLK19           ; --                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+----------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; Name                                                                                                                                                                             ; Type ; Mode             ; Clock Mode  ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF  ; Location       ; Mixed Width RDW Mode ; Port A RDW Mode        ; Port B RDW Mode        ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+----------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; CPU:u0|CPU_jtag_uart:jtag_uart|CPU_jtag_uart_scfifo_w:the_CPU_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; No clocks.  ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512  ; 2                           ; 8                           ; 2                           ; 8                           ; 16                  ; 1    ; None ; M9K_X13_Y22_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|altsyncram_iv61:fifo_ram|ALTSYNCRAM                  ; AUTO ; Simple Dual Port ; Dual Clocks ; 256          ; 14           ; 256          ; 14           ; yes                    ; no                      ; yes                    ; yes                     ; 3584 ; 256                         ; 14                          ; 256                         ; 14                          ; 3584                ; 1    ; None ; M9K_X13_Y16_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+----------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+------------------------------------------------+
; Routing Usage Summary                          ;
+-----------------------+------------------------+
; Routing Resource Type ; Usage                  ;
+-----------------------+------------------------+
; Block interconnects   ; 927 / 47,787 ( 2 % )   ;
; C16 interconnects     ; 28 / 1,804 ( 2 % )     ;
; C4 interconnects      ; 307 / 31,272 ( < 1 % ) ;
; Direct links          ; 294 / 47,787 ( < 1 % ) ;
; Global clocks         ; 8 / 20 ( 40 % )        ;
; Local interconnects   ; 536 / 15,408 ( 3 % )   ;
; R24 interconnects     ; 8 / 1,775 ( < 1 % )    ;
; R4 interconnects      ; 455 / 41,310 ( 1 % )   ;
+-----------------------+------------------------+


+----------------------------------------------------------------------------+
; LAB Logic Elements                                                         ;
+---------------------------------------------+------------------------------+
; Number of Logic Elements  (Average = 11.53) ; Number of LABs  (Total = 77) ;
+---------------------------------------------+------------------------------+
; 1                                           ; 7                            ;
; 2                                           ; 5                            ;
; 3                                           ; 5                            ;
; 4                                           ; 3                            ;
; 5                                           ; 0                            ;
; 6                                           ; 0                            ;
; 7                                           ; 0                            ;
; 8                                           ; 2                            ;
; 9                                           ; 1                            ;
; 10                                          ; 2                            ;
; 11                                          ; 1                            ;
; 12                                          ; 2                            ;
; 13                                          ; 2                            ;
; 14                                          ; 3                            ;
; 15                                          ; 8                            ;
; 16                                          ; 36                           ;
+---------------------------------------------+------------------------------+


+-------------------------------------------------------------------+
; LAB-wide Signals                                                  ;
+------------------------------------+------------------------------+
; LAB-wide Signals  (Average = 2.29) ; Number of LABs  (Total = 77) ;
+------------------------------------+------------------------------+
; 1 Async. clear                     ; 49                           ;
; 1 Clock                            ; 64                           ;
; 1 Clock enable                     ; 26                           ;
; 1 Sync. clear                      ; 11                           ;
; 1 Sync. load                       ; 9                            ;
; 2 Async. clears                    ; 6                            ;
; 2 Clock enables                    ; 7                            ;
; 2 Clocks                           ; 4                            ;
+------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Signals Sourced                                                         ;
+----------------------------------------------+------------------------------+
; Number of Signals Sourced  (Average = 19.32) ; Number of LABs  (Total = 77) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 1                            ;
; 1                                            ; 4                            ;
; 2                                            ; 5                            ;
; 3                                            ; 2                            ;
; 4                                            ; 1                            ;
; 5                                            ; 3                            ;
; 6                                            ; 3                            ;
; 7                                            ; 0                            ;
; 8                                            ; 1                            ;
; 9                                            ; 1                            ;
; 10                                           ; 0                            ;
; 11                                           ; 0                            ;
; 12                                           ; 0                            ;
; 13                                           ; 0                            ;
; 14                                           ; 2                            ;
; 15                                           ; 0                            ;
; 16                                           ; 1                            ;
; 17                                           ; 0                            ;
; 18                                           ; 2                            ;
; 19                                           ; 4                            ;
; 20                                           ; 3                            ;
; 21                                           ; 7                            ;
; 22                                           ; 1                            ;
; 23                                           ; 3                            ;
; 24                                           ; 3                            ;
; 25                                           ; 2                            ;
; 26                                           ; 3                            ;
; 27                                           ; 4                            ;
; 28                                           ; 4                            ;
; 29                                           ; 0                            ;
; 30                                           ; 1                            ;
; 31                                           ; 2                            ;
; 32                                           ; 14                           ;
+----------------------------------------------+------------------------------+


+--------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                        ;
+-------------------------------------------------+------------------------------+
; Number of Signals Sourced Out  (Average = 7.38) ; Number of LABs  (Total = 77) ;
+-------------------------------------------------+------------------------------+
; 0                                               ; 1                            ;
; 1                                               ; 9                            ;
; 2                                               ; 8                            ;
; 3                                               ; 7                            ;
; 4                                               ; 5                            ;
; 5                                               ; 3                            ;
; 6                                               ; 4                            ;
; 7                                               ; 8                            ;
; 8                                               ; 4                            ;
; 9                                               ; 3                            ;
; 10                                              ; 3                            ;
; 11                                              ; 4                            ;
; 12                                              ; 1                            ;
; 13                                              ; 3                            ;
; 14                                              ; 0                            ;
; 15                                              ; 1                            ;
; 16                                              ; 13                           ;
+-------------------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Distinct Inputs                                                         ;
+----------------------------------------------+------------------------------+
; Number of Distinct Inputs  (Average = 11.34) ; Number of LABs  (Total = 77) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 0                            ;
; 2                                            ; 3                            ;
; 3                                            ; 4                            ;
; 4                                            ; 7                            ;
; 5                                            ; 5                            ;
; 6                                            ; 7                            ;
; 7                                            ; 3                            ;
; 8                                            ; 3                            ;
; 9                                            ; 4                            ;
; 10                                           ; 3                            ;
; 11                                           ; 3                            ;
; 12                                           ; 5                            ;
; 13                                           ; 0                            ;
; 14                                           ; 1                            ;
; 15                                           ; 7                            ;
; 16                                           ; 3                            ;
; 17                                           ; 1                            ;
; 18                                           ; 3                            ;
; 19                                           ; 0                            ;
; 20                                           ; 4                            ;
; 21                                           ; 1                            ;
; 22                                           ; 2                            ;
; 23                                           ; 0                            ;
; 24                                           ; 2                            ;
; 25                                           ; 0                            ;
; 26                                           ; 0                            ;
; 27                                           ; 0                            ;
; 28                                           ; 0                            ;
; 29                                           ; 2                            ;
; 30                                           ; 0                            ;
; 31                                           ; 0                            ;
; 32                                           ; 1                            ;
; 33                                           ; 0                            ;
; 34                                           ; 0                            ;
; 35                                           ; 1                            ;
+----------------------------------------------+------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 15    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 15    ;
+----------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                          ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+-------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                     ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+-------------------------------------------------+---------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.             ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.              ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.         ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                          ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.             ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                          ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.          ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found. ; I/O                 ;                   ;
; Pass         ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; 0 such failures found.                          ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.          ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                          ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                          ; I/O                 ;                   ;
; Pass         ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; 0 such failures found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found. ; I/O                 ;                   ;
; Pass         ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; 0 such failures found.                          ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.          ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                 ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                 ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                 ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.         ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                            ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+-------------------------------------------------+---------------------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass          ; 98           ; 0            ; 98           ; 0            ; 0            ; 102       ; 98           ; 0            ; 102       ; 102       ; 0            ; 5            ; 0            ; 4            ; 29           ; 0            ; 5            ; 29           ; 4            ; 0            ; 22           ; 5            ; 0            ; 0            ; 0            ; 0            ; 0            ; 102       ; 0            ; 0            ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable  ; 4            ; 102          ; 4            ; 102          ; 102          ; 0         ; 4            ; 102          ; 0         ; 0         ; 102          ; 97           ; 102          ; 98           ; 73           ; 102          ; 97           ; 73           ; 98           ; 102          ; 80           ; 97           ; 102          ; 102          ; 102          ; 102          ; 102          ; 0         ; 102          ; 102          ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; FPGA_RX             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FPGA_TX             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DBG_RX              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DBG_TX              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SYNC_IN             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DAC_DATA_OUT[0]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DAC_DATA_OUT[1]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DAC_DATA_OUT[2]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DAC_DATA_OUT[3]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DAC_DATA_OUT[4]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DAC_DATA_OUT[5]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DAC_DATA_OUT[6]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DAC_DATA_OUT[7]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DAC_DATA_OUT[8]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DAC_DATA_OUT[9]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DAC_DATA_OUT[10]    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DAC_DATA_OUT[11]    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DAC_DATA_OUT[12]    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DAC_DATA_OUT[13]    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DAC_DATA_OUT[14]    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DAC_DATA_OUT[15]    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CLOCK_DAC           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DAC_RST             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DAC_MISO            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DAC_MOSI            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DAC_SCLK            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DAC_CS              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CLOCK_ADC           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADC_MISO            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADC_MOSI            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADC_SCLK            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADC_CS              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRDY_ADC            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_ADDR[0]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_ADDR[1]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_ADDR[2]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_ADDR[3]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_ADDR[4]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_ADDR[5]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_ADDR[6]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_ADDR[7]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_ADDR[8]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_ADDR[9]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_ADDR[10]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_ADDR[11]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_ADDR[12]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_BA[0]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_BA[1]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_CAS_N         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_CKE           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CLOCK_SDRAM         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_CS_N          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQM[0]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQM[1]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_RAS_N         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_WE_N          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRDY_IMU            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; EPCS_ASDO           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; EPCS_DATA0          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; EPCS_DCLK           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; EPCS_NCSO           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDA_ADC             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SCL_ADC             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDA_EEPROM          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SCL_EEPROM          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[0]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[1]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[2]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[3]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[4]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[5]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[6]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[7]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[8]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[9]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[10]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[11]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[12]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[13]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[14]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[15]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDA_IMU             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SCL_IMU             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CLOCK_100M          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADC_DATA_IN[13]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADC_DATA_IN[12]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADC_DATA_IN[11]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADC_DATA_IN[10]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADC_DATA_IN[9]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADC_DATA_IN[8]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADC_DATA_IN[7]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADC_DATA_IN[6]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADC_DATA_IN[5]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADC_DATA_IN[4]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADC_DATA_IN[3]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADC_DATA_IN[2]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADC_DATA_IN[1]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADC_DATA_IN[0]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; As output driving ground ;
; Data[0]                                                          ; Unreserved               ;
; Data[1]/ASDO                                                     ; Unreserved               ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; Unreserved               ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; Unreserved               ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; -40 C ;
; High Junction Temperature ; 100 C ;
+---------------------------+--------+


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (119006): Selected device EP4CE15F17I7 for design "HINS_PRJ_V1"
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '100'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '-40'.
Info (15535): Implemented PLL "pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|pll1" as Cyclone IV E PLL type File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/pll_altpll.v Line: 45
    Info (15099): Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] port File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/pll_altpll.v Line: 45
    Info (15099): Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] port File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/pll_altpll.v Line: 45
    Info (15099): Implementing clock multiplication of 1, clock division of 1, and phase shift of -45 degrees (-1250 ps) for pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] port File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/pll_altpll.v Line: 45
    Info (15099): Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[3] port File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/pll_altpll.v Line: 45
Warning (18550): Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example.
    Info (119043): Atom "CPU:u0|CPU_jtag_uart:jtag_uart|CPU_jtag_uart_scfifo_w:the_CPU_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a7" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
Warning (15400): WYSIWYG primitive "CPU:u0|CPU_jtag_uart:jtag_uart|CPU_jtag_uart_scfifo_w:the_CPU_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a7" has a port clk0 that is stuck at GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/altsyncram_nio1.tdf Line: 35
Warning (15400): WYSIWYG primitive "CPU:u0|CPU_jtag_uart:jtag_uart|CPU_jtag_uart_scfifo_w:the_CPU_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0" has a port clk0 that is stuck at GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/altsyncram_nio1.tdf Line: 35
Warning (15400): WYSIWYG primitive "CPU:u0|CPU_jtag_uart:jtag_uart|CPU_jtag_uart_scfifo_w:the_CPU_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a1" has a port clk0 that is stuck at GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/altsyncram_nio1.tdf Line: 35
Warning (15400): WYSIWYG primitive "CPU:u0|CPU_jtag_uart:jtag_uart|CPU_jtag_uart_scfifo_w:the_CPU_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a2" has a port clk0 that is stuck at GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/altsyncram_nio1.tdf Line: 35
Warning (15400): WYSIWYG primitive "CPU:u0|CPU_jtag_uart:jtag_uart|CPU_jtag_uart_scfifo_w:the_CPU_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a3" has a port clk0 that is stuck at GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/altsyncram_nio1.tdf Line: 35
Warning (15400): WYSIWYG primitive "CPU:u0|CPU_jtag_uart:jtag_uart|CPU_jtag_uart_scfifo_w:the_CPU_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a4" has a port clk0 that is stuck at GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/altsyncram_nio1.tdf Line: 35
Warning (15400): WYSIWYG primitive "CPU:u0|CPU_jtag_uart:jtag_uart|CPU_jtag_uart_scfifo_w:the_CPU_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a5" has a port clk0 that is stuck at GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/altsyncram_nio1.tdf Line: 35
Warning (15400): WYSIWYG primitive "CPU:u0|CPU_jtag_uart:jtag_uart|CPU_jtag_uart_scfifo_w:the_CPU_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a6" has a port clk0 that is stuck at GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/altsyncram_nio1.tdf Line: 35
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE10F17A7 is compatible
    Info (176445): Device EP4CE10F17C7 is compatible
    Info (176445): Device EP4CE10F17I7 is compatible
    Info (176445): Device EP4CE6F17A7 is compatible
    Info (176445): Device EP4CE6F17C7 is compatible
    Info (176445): Device EP4CE6F17I7 is compatible
    Info (176445): Device EP4CE15F17A7 is compatible
    Info (176445): Device EP4CE15F17C7 is compatible
    Info (176445): Device EP4CE22F17A7 is compatible
    Info (176445): Device EP4CE22F17C7 is compatible
    Info (176445): Device EP4CE22F17I7 is compatible
Info (169124): Fitter converted 1 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location F16
Info (169141): DATA[0] dual-purpose pin not reserved
Info (12825): Data[1]/ASDO dual-purpose pin not reserved
Info (12825): nCSO dual-purpose pin not reserved
Info (12825): DCLK dual-purpose pin not reserved
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (176584): Output pin "CLOCK_DAC" (external output clock of PLL "pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|pll1") uses I/O standard 3.3-V LVCMOS, has current strength 2mA, output load 0pF, and output clock frequency of 100 MHz, but target device can support only maximum output clock frequency of 74 MHz for this combination of I/O standard, current strength and load File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 104
Critical Warning (176584): Output pin "CLOCK_SDRAM" (external output clock of PLL "pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|pll1") uses I/O standard 3.3-V LVCMOS, has current strength 2mA, output load 0pF, and output clock frequency of 100 MHz, but target device can support only maximum output clock frequency of 74 MHz for this combination of I/O standard, current strength and load File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 104
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity dcfifo_r1k1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_id9:dffpipe17|dffe18a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a* 
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Warning (332174): Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(117): *|alt_jtag_atlantic:*|jupdate could not be matched with a register File: D:/intelFPGA_lite/18.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl Line: 117
Warning (332174): Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(117): *|alt_jtag_atlantic:*|jupdate1* could not be matched with a register File: D:/intelFPGA_lite/18.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl Line: 117
Warning (332049): Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <from> is an empty collection File: D:/intelFPGA_lite/18.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl Line: 117
    Info (332050): run_legacy_fitter_flow File: D:/intelFPGA_lite/18.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl Line: 117
Warning (332049): Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <to> is an empty collection File: D:/intelFPGA_lite/18.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl Line: 117
Warning (332174): Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(117): *|alt_jtag_atlantic:*|read could not be matched with a register File: D:/intelFPGA_lite/18.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl Line: 117
Warning (332174): Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(117): *|alt_jtag_atlantic:*|read1* could not be matched with a register File: D:/intelFPGA_lite/18.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl Line: 117
Warning (332049): Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <from> is an empty collection File: D:/intelFPGA_lite/18.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl Line: 117
    Info (332050): run_legacy_fitter_flow File: D:/intelFPGA_lite/18.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl Line: 117
Warning (332049): Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <to> is an empty collection File: D:/intelFPGA_lite/18.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl Line: 117
Warning (332174): Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(117): *|alt_jtag_atlantic:*|read_req could not be matched with a register File: D:/intelFPGA_lite/18.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl Line: 117
Warning (332049): Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <from> is an empty collection File: D:/intelFPGA_lite/18.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl Line: 117
    Info (332050): run_legacy_fitter_flow File: D:/intelFPGA_lite/18.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl Line: 117
Warning (332174): Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(117): *|t_dav could not be matched with a register File: D:/intelFPGA_lite/18.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl Line: 117
Warning (332049): Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <from> is an empty collection File: D:/intelFPGA_lite/18.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl Line: 117
    Info (332050): run_legacy_fitter_flow File: D:/intelFPGA_lite/18.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl Line: 117
Warning (332174): Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(117): *|alt_jtag_atlantic:*|rvalid0* could not be matched with a register File: D:/intelFPGA_lite/18.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl Line: 117
Warning (332049): Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <to> is an empty collection File: D:/intelFPGA_lite/18.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl Line: 117
    Info (332050): run_legacy_fitter_flow File: D:/intelFPGA_lite/18.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl Line: 117
Warning (332174): Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(117): *|alt_jtag_atlantic:*|wdata[*] could not be matched with a register File: D:/intelFPGA_lite/18.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl Line: 117
Warning (332049): Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <from> is an empty collection File: D:/intelFPGA_lite/18.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl Line: 117
    Info (332050): run_legacy_fitter_flow File: D:/intelFPGA_lite/18.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl Line: 117
Warning (332049): Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <from> is an empty collection File: D:/intelFPGA_lite/18.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl Line: 117
    Info (332050): run_legacy_fitter_flow File: D:/intelFPGA_lite/18.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl Line: 117
Warning (332049): Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <from> is an empty collection File: D:/intelFPGA_lite/18.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl Line: 117
    Info (332050): run_legacy_fitter_flow File: D:/intelFPGA_lite/18.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl Line: 117
Warning (332049): Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <from> is an empty collection File: D:/intelFPGA_lite/18.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl Line: 117
    Info (332050): run_legacy_fitter_flow File: D:/intelFPGA_lite/18.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl Line: 117
Warning (332049): Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <from> is an empty collection File: D:/intelFPGA_lite/18.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl Line: 117
    Info (332050): run_legacy_fitter_flow File: D:/intelFPGA_lite/18.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl Line: 117
Warning (332049): Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <from> is an empty collection File: D:/intelFPGA_lite/18.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl Line: 117
    Info (332050): run_legacy_fitter_flow File: D:/intelFPGA_lite/18.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl Line: 117
Warning (332049): Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <from> is an empty collection File: D:/intelFPGA_lite/18.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl Line: 117
    Info (332050): run_legacy_fitter_flow File: D:/intelFPGA_lite/18.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl Line: 117
Warning (332049): Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <from> is an empty collection File: D:/intelFPGA_lite/18.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl Line: 117
    Info (332050): run_legacy_fitter_flow File: D:/intelFPGA_lite/18.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl Line: 117
Warning (332174): Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(117): *|alt_jtag_atlantic:*|write could not be matched with a register File: D:/intelFPGA_lite/18.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl Line: 117
Warning (332174): Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(117): *|alt_jtag_atlantic:*|write1* could not be matched with a register File: D:/intelFPGA_lite/18.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl Line: 117
Warning (332049): Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <from> is an empty collection File: D:/intelFPGA_lite/18.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl Line: 117
    Info (332050): run_legacy_fitter_flow File: D:/intelFPGA_lite/18.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl Line: 117
Warning (332049): Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <to> is an empty collection File: D:/intelFPGA_lite/18.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl Line: 117
Warning (332174): Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(117): *|alt_jtag_atlantic:*|t_ena* could not be matched with a register File: D:/intelFPGA_lite/18.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl Line: 117
Warning (332049): Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <to> is an empty collection File: D:/intelFPGA_lite/18.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl Line: 117
    Info (332050): run_legacy_fitter_flow File: D:/intelFPGA_lite/18.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl Line: 117
Warning (332174): Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(117): *|alt_jtag_atlantic:*|t_pause* could not be matched with a register File: D:/intelFPGA_lite/18.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl Line: 117
Warning (332049): Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <to> is an empty collection File: D:/intelFPGA_lite/18.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl Line: 117
    Info (332050): run_legacy_fitter_flow File: D:/intelFPGA_lite/18.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl Line: 117
Warning (332174): Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(117): *|alt_jtag_atlantic:*|write_valid could not be matched with a register File: D:/intelFPGA_lite/18.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl Line: 117
Warning (332049): Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <from> is an empty collection File: D:/intelFPGA_lite/18.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl Line: 117
    Info (332050): run_legacy_fitter_flow File: D:/intelFPGA_lite/18.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl Line: 117
Info (332104): Reading SDC File: 'd:/github/adamshiau_fpga/intel_ip/hins/prj/hins_prj_v1/db/ip/cpu/submodules/cpu_nios2_cpu.sdc'
Warning (332174): Ignored filter at CPU_nios2_cpu.sdc(46): *CPU_nios2_cpu:*|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_nios2_oci_break:the_CPU_nios2_cpu_nios2_oci_break|break_readreg* could not be matched with a keeper File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/CPU/submodules/CPU_nios2_cpu.sdc Line: 46
Warning (332049): Ignored set_false_path at CPU_nios2_cpu.sdc(46): Argument <from> is an empty collection File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/CPU/submodules/CPU_nios2_cpu.sdc Line: 46
    Info (332050): set_false_path -from [get_keepers *$CPU_nios2_cpu_oci_break_path|break_readreg*] -to [get_keepers *$CPU_nios2_cpu_jtag_sr*] File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/CPU/submodules/CPU_nios2_cpu.sdc Line: 46
Warning (332174): Ignored filter at CPU_nios2_cpu.sdc(47): *CPU_nios2_cpu:*|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_nios2_oci_debug:the_CPU_nios2_cpu_nios2_oci_debug|*resetlatch could not be matched with a keeper File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/CPU/submodules/CPU_nios2_cpu.sdc Line: 47
Warning (332049): Ignored set_false_path at CPU_nios2_cpu.sdc(47): Argument <from> is an empty collection File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/CPU/submodules/CPU_nios2_cpu.sdc Line: 47
    Info (332050): set_false_path -from [get_keepers *$CPU_nios2_cpu_oci_debug_path|*resetlatch]     -to [get_keepers *$CPU_nios2_cpu_jtag_sr[33]] File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/CPU/submodules/CPU_nios2_cpu.sdc Line: 47
Warning (332174): Ignored filter at CPU_nios2_cpu.sdc(48): *CPU_nios2_cpu:*|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_nios2_oci_debug:the_CPU_nios2_cpu_nios2_oci_debug|monitor_ready could not be matched with a keeper File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/CPU/submodules/CPU_nios2_cpu.sdc Line: 48
Warning (332049): Ignored set_false_path at CPU_nios2_cpu.sdc(48): Argument <from> is an empty collection File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/CPU/submodules/CPU_nios2_cpu.sdc Line: 48
    Info (332050): set_false_path -from [get_keepers *$CPU_nios2_cpu_oci_debug_path|monitor_ready]  -to [get_keepers *$CPU_nios2_cpu_jtag_sr[0]] File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/CPU/submodules/CPU_nios2_cpu.sdc Line: 48
Warning (332174): Ignored filter at CPU_nios2_cpu.sdc(49): *CPU_nios2_cpu:*|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_nios2_oci_debug:the_CPU_nios2_cpu_nios2_oci_debug|monitor_error could not be matched with a keeper File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/CPU/submodules/CPU_nios2_cpu.sdc Line: 49
Warning (332049): Ignored set_false_path at CPU_nios2_cpu.sdc(49): Argument <from> is an empty collection File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/CPU/submodules/CPU_nios2_cpu.sdc Line: 49
    Info (332050): set_false_path -from [get_keepers *$CPU_nios2_cpu_oci_debug_path|monitor_error]  -to [get_keepers *$CPU_nios2_cpu_jtag_sr[34]] File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/CPU/submodules/CPU_nios2_cpu.sdc Line: 49
Warning (332174): Ignored filter at CPU_nios2_cpu.sdc(50): *CPU_nios2_cpu:*|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_nios2_ocimem:the_CPU_nios2_cpu_nios2_ocimem|*MonDReg* could not be matched with a keeper File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/CPU/submodules/CPU_nios2_cpu.sdc Line: 50
Warning (332049): Ignored set_false_path at CPU_nios2_cpu.sdc(50): Argument <from> is an empty collection File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/CPU/submodules/CPU_nios2_cpu.sdc Line: 50
    Info (332050): set_false_path -from [get_keepers *$CPU_nios2_cpu_ocimem_path|*MonDReg*] -to [get_keepers *$CPU_nios2_cpu_jtag_sr*] File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/CPU/submodules/CPU_nios2_cpu.sdc Line: 50
Warning (332174): Ignored filter at CPU_nios2_cpu.sdc(51): *CPU_nios2_cpu:*|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_debug_slave_wrapper:the_CPU_nios2_cpu_debug_slave_wrapper|CPU_nios2_cpu_debug_slave_sysclk:the_CPU_nios2_cpu_debug_slave_sysclk|*jdo* could not be matched with a clock or keeper or register or port or pin or cell or partition File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/CPU/submodules/CPU_nios2_cpu.sdc Line: 51
Warning (332049): Ignored set_false_path at CPU_nios2_cpu.sdc(51): Argument <to> is not an object ID File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/CPU/submodules/CPU_nios2_cpu.sdc Line: 51
    Info (332050): set_false_path -from *$CPU_nios2_cpu_jtag_sr*    -to *$CPU_nios2_cpu_jtag_sysclk_path|*jdo* File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/CPU/submodules/CPU_nios2_cpu.sdc Line: 51
Warning (332174): Ignored filter at CPU_nios2_cpu.sdc(52): *CPU_nios2_cpu:*|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_debug_slave_wrapper:the_CPU_nios2_cpu_debug_slave_wrapper|CPU_nios2_cpu_debug_slave_sysclk:the_CPU_nios2_cpu_debug_slave_sysclk|ir* could not be matched with a clock or keeper or register or port or pin or cell or partition File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/CPU/submodules/CPU_nios2_cpu.sdc Line: 52
Warning (332049): Ignored set_false_path at CPU_nios2_cpu.sdc(52): Argument <to> is not an object ID File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/CPU/submodules/CPU_nios2_cpu.sdc Line: 52
    Info (332050): set_false_path -from sld_hub:*|irf_reg* -to *$CPU_nios2_cpu_jtag_sysclk_path|ir* File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/CPU/submodules/CPU_nios2_cpu.sdc Line: 52
Warning (332174): Ignored filter at CPU_nios2_cpu.sdc(53): *CPU_nios2_cpu:*|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_nios2_oci_debug:the_CPU_nios2_cpu_nios2_oci_debug|monitor_go could not be matched with a clock or keeper or register or port or pin or cell or partition File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/CPU/submodules/CPU_nios2_cpu.sdc Line: 53
Warning (332049): Ignored set_false_path at CPU_nios2_cpu.sdc(53): Argument <to> is not an object ID File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/CPU/submodules/CPU_nios2_cpu.sdc Line: 53
    Info (332050): set_false_path -from sld_hub:*|sld_shadow_jsm:shadow_jsm|state[1] -to *$CPU_nios2_cpu_oci_debug_path|monitor_go File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/CPU/submodules/CPU_nios2_cpu.sdc Line: 53
Info (332104): Reading SDC File: 'd:/github/adamshiau_fpga/intel_ip/hins/prj/hins_prj_v1/db/ip/cpu/submodules/altera_reset_controller.sdc'
Warning (332060): Node: CLOCK_100M was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register HINS_fog_v1:u_hins_fog_v1|phase_ramp_gen_v1:u_ramp_gen|o_phaseRamp[0] is being clocked by CLOCK_100M
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: pll_inst|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000
    Warning (332056): Node: pll_inst|altpll_component|auto_generated|pll1|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000
    Warning (332056): Node: pll_inst|altpll_component|auto_generated|pll1|clk[2] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000
    Warning (332056): Node: pll_inst|altpll_component|auto_generated|pll1|clk[3] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):  100.000 altera_reserved_tck
Info (176353): Automatically promoted node pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C0 of PLL_1) File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/pll_altpll.v Line: 80
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3
Info (176353): Automatically promoted node pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] (placed in counter C2 of PLL_1) File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/pll_altpll.v Line: 80
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
Info (176353): Automatically promoted node pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] (placed in counter C3 of PLL_1) File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/pll_altpll.v Line: 80
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1
Info (176353): Automatically promoted node pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[3] (placed in counter C1 of PLL_1) File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/pll_altpll.v Line: 80
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4
Info (176353): Automatically promoted node altera_internal_jtag~TCKUTAP 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node r_locked_sync2  File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 117
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]  File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/dffpipe_3dc.tdf Line: 33
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|valid_rdreq~0 File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/dcfifo_r1k1.tdf Line: 70
Info (176353): Automatically promoted node HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]  File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/dffpipe_3dc.tdf Line: 33
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|valid_wrreq File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/dcfifo_r1k1.tdf Line: 71
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 8 registers into blocks of type Block RAM
Warning (15064): PLL "pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|pll1" output port clk[0] feeds output pin "CLOCK_ADC~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/pll_altpll.v Line: 45
Warning (15064): PLL "pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|pll1" output port clk[1] feeds output pin "CLOCK_DAC~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/pll_altpll.v Line: 45
Warning (15064): PLL "pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|pll1" output port clk[2] feeds output pin "CLOCK_SDRAM~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/pll_altpll.v Line: 45
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:00
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:00
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 1% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X10_Y10 to location X20_Y19
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:00
Info (11888): Total time spent on timing analysis during the Fitter is 0.17 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:00
Warning (169180): Following 1 pins must use external clamping diodes.
    Info (169178): Pin EPCS_DATA0 uses I/O standard 3.3-V LVCMOS at C1 File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 60
Warning (169177): 29 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.
    Info (169178): Pin FPGA_RX uses I/O standard 3.3-V LVCMOS at N2 File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 7
    Info (169178): Pin DBG_RX uses I/O standard 3.3-V LVCMOS at R1 File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 9
    Info (169178): Pin SYNC_IN uses I/O standard 3.3-V LVCMOS at P1 File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 13
    Info (169178): Pin DAC_MISO uses I/O standard 3.3-V LVCMOS at L14 File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 19
    Info (169178): Pin DRDY_ADC uses I/O standard 3.3-V LVCMOS at J1 File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 35
    Info (169178): Pin DRDY_IMU uses I/O standard 3.3-V LVCMOS at L1 File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 56
    Info (169178): Pin SDA_ADC uses I/O standard 3.3-V LVCMOS at J2 File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 33
    Info (169178): Pin SCL_ADC uses I/O standard 3.3-V LVCMOS at L4 File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 34
    Info (169178): Pin SDA_EEPROM uses I/O standard 3.3-V LVCMOS at K1 File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 38
    Info (169178): Pin SCL_EEPROM uses I/O standard 3.3-V LVCMOS at K2 File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 39
    Info (169178): Pin SDRAM_DQ[0] uses I/O standard 3.3-V LVCMOS at C14 File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 48
    Info (169178): Pin SDRAM_DQ[1] uses I/O standard 3.3-V LVCMOS at B13 File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 48
    Info (169178): Pin SDRAM_DQ[2] uses I/O standard 3.3-V LVCMOS at A13 File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 48
    Info (169178): Pin SDRAM_DQ[3] uses I/O standard 3.3-V LVCMOS at B12 File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 48
    Info (169178): Pin SDRAM_DQ[4] uses I/O standard 3.3-V LVCMOS at A12 File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 48
    Info (169178): Pin SDRAM_DQ[5] uses I/O standard 3.3-V LVCMOS at B11 File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 48
    Info (169178): Pin SDRAM_DQ[6] uses I/O standard 3.3-V LVCMOS at A11 File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 48
    Info (169178): Pin SDRAM_DQ[7] uses I/O standard 3.3-V LVCMOS at D12 File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 48
    Info (169178): Pin SDRAM_DQ[8] uses I/O standard 3.3-V LVCMOS at B6 File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 48
    Info (169178): Pin SDRAM_DQ[9] uses I/O standard 3.3-V LVCMOS at B5 File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 48
    Info (169178): Pin SDRAM_DQ[10] uses I/O standard 3.3-V LVCMOS at A5 File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 48
    Info (169178): Pin SDRAM_DQ[11] uses I/O standard 3.3-V LVCMOS at B4 File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 48
    Info (169178): Pin SDRAM_DQ[12] uses I/O standard 3.3-V LVCMOS at A4 File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 48
    Info (169178): Pin SDRAM_DQ[13] uses I/O standard 3.3-V LVCMOS at B3 File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 48
    Info (169178): Pin SDRAM_DQ[14] uses I/O standard 3.3-V LVCMOS at A3 File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 48
    Info (169178): Pin SDRAM_DQ[15] uses I/O standard 3.3-V LVCMOS at A2 File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 48
    Info (169178): Pin SDA_IMU uses I/O standard 3.3-V LVCMOS at L3 File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 54
    Info (169178): Pin SCL_IMU uses I/O standard 3.3-V LVCMOS at L2 File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 55
    Info (169178): Pin CLOCK_100M uses I/O standard 3.3-V LVCMOS at M1 File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 4
Warning (169203): PCI-clamp diode is not supported in this mode. The following 1 pins must meet the Intel FPGA requirements for 3.3V, 3.0V, and 2.5V interfaces if they are connected to devices other than the supported configuration devices. In these cases, Intel recommends termination method as specified in the Application Note 447.
    Info (169178): Pin EPCS_DATA0 uses I/O standard 3.3-V LVCMOS at C1 File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 60
Warning (169064): Following 22 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results
    Info (169065): Pin SDA_ADC has a permanently disabled output enable File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 33
    Info (169065): Pin SCL_ADC has a permanently disabled output enable File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 34
    Info (169065): Pin SDA_EEPROM has a permanently disabled output enable File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 38
    Info (169065): Pin SCL_EEPROM has a permanently disabled output enable File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 39
    Info (169065): Pin SDRAM_DQ[0] has a permanently disabled output enable File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 48
    Info (169065): Pin SDRAM_DQ[1] has a permanently disabled output enable File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 48
    Info (169065): Pin SDRAM_DQ[2] has a permanently disabled output enable File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 48
    Info (169065): Pin SDRAM_DQ[3] has a permanently disabled output enable File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 48
    Info (169065): Pin SDRAM_DQ[4] has a permanently disabled output enable File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 48
    Info (169065): Pin SDRAM_DQ[5] has a permanently disabled output enable File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 48
    Info (169065): Pin SDRAM_DQ[6] has a permanently disabled output enable File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 48
    Info (169065): Pin SDRAM_DQ[7] has a permanently disabled output enable File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 48
    Info (169065): Pin SDRAM_DQ[8] has a permanently disabled output enable File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 48
    Info (169065): Pin SDRAM_DQ[9] has a permanently disabled output enable File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 48
    Info (169065): Pin SDRAM_DQ[10] has a permanently disabled output enable File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 48
    Info (169065): Pin SDRAM_DQ[11] has a permanently disabled output enable File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 48
    Info (169065): Pin SDRAM_DQ[12] has a permanently disabled output enable File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 48
    Info (169065): Pin SDRAM_DQ[13] has a permanently disabled output enable File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 48
    Info (169065): Pin SDRAM_DQ[14] has a permanently disabled output enable File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 48
    Info (169065): Pin SDRAM_DQ[15] has a permanently disabled output enable File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 48
    Info (169065): Pin SDA_IMU has a permanently disabled output enable File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 54
    Info (169065): Pin SCL_IMU has a permanently disabled output enable File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 55
Info (144001): Generated suppressed messages file D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/HINS_PRJ_V1.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 80 warnings
    Info: Peak virtual memory: 6513 megabytes
    Info: Processing ended: Tue Dec 02 16:52:37 2025
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:08


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/HINS_PRJ_V1.fit.smsg.


