# This is a Makefile example

# Define variables
CC = gcc
CFLAGS = -Wall -g

# Define phony targets
.PHONY: all clean

# Default target
all: main

# Compile main program
main: main.c
	$(CC) $(CFLAGS) $^ -o $@

# Clean up object and executable files
clean:
	rm -f main *.o

# Include dependencies
-include deps.mk

# Generate dependencies
deps.mk:
	$(CC) -MM *.c > $@