

																			State Logic ( Register Reference)
																				
																				
					AR					AC					PC				TR				DR				IR					E						RD		WR		S2	S1	S0		
                LD  	INC	  	CLR		LD  	INC  	LD  	INC  	LD  	INC		LD		INC		LD		INC		LD		INC		CLR		 					
IR[11:0]																

1		T3		0		0		1		0		0		0		0		0		0		0		0		0		0		0		0		0				0		0		1	0	0

2		T3		0		0		0		0		0		0		0		0		0		0		0		0		0		0		0		1				0		0		1	0	0

3		T3		0		0		0		1		0		0		0		0		0		0		0		0		0		1		0		0				0		0		1	0	0									

4		T3		0		0		0		1		0		0		0		0		0		0		0		0		0		1		0		0				0		0		1	0	0

5		T3		0		0		0		0		1		0		0		0		0		0		0		0		0		0		0		0				0		0		1	0	0

6		T3																																																																


	