GPGPU-Sim version 4.2.0 (build gpgpu-sim-modified) configured with AccelWattch.
setup_environment succeeded
Accel-Sim [build <box>]
GPGPU-Sim: Registered options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                    0 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int     1,1,19,25,145,32 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           1,1,1,1,30 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp          8,8,8,8,335 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                    8 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int         1,1,4,4,32,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,1,1,1,5 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          8,8,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           1 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                   64 # in_buffer_limit
-icnt_out_buffer_limit                   64 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    0 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                    0 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1024:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  8:128:5,L:R:m:N,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:256:4,L:R:f:N,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1                     none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                    0 # L1D write ratio
-gpgpu_l1_banks                         1 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                       1 # L1 Hit Latency
-gpgpu_smem_latency                     3 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                 8192 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                 8192 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      10 # number of processing clusters
-gpgpu_n_cores_per_cluster                    3 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option                     0 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                    0 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    0 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   16 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    1 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    2 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    2 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    0 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    1 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    1 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 1,1,1,1,1,1,1,1,1,1,1,1,1 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    0 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     1 # Number of SP units (default=1)
-gpgpu_num_dp_units                     0 # Number of DP units (default=0)
-gpgpu_num_int_units                    0 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    0 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    0 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    1 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    1 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:N,A:16:4,4 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    1 # L2 cache used for texture only
-gpgpu_n_mem                            8 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    1 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                    0 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                    0 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                    0 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    4 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt 4:2:8:12:21:13:34:9:4:5:13:1:0:0 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                   85 # ROP queue latency (default 85)
-dram_latency                          30 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    0 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        32 # icnt_flit_size
-gpgpu_mem_addr_mapping                 NULL # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    0 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name                       # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           0 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat               10000:0 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 500.0:2000.0:2000.0:2000.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                   32 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     1 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                    0 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-trace               ./traces/kernelslist.g # traces kernel filetraces kernel file directory
-trace_opcode_latency_initiation_int                  4,1 # Opcode latencies and initiation for integers in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sp                  4,1 # Opcode latencies and initiation for sp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_dp                  4,1 # Opcode latencies and initiation for dp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sfu                  4,1 # Opcode latencies and initiation for sfu in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_tensor                  4,1 # Opcode latencies and initiation for tensor in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_spec_op_1                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_2                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_3                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_4                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_5                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_6                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_7                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_8                  4,4 # specialized unit config <latency,initiation>
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   60 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                    8 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            1,2,2,2,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          1,2,1,1,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-icnt_in_buffer_limit                   64 # in_buffer_limit
-icnt_out_buffer_limit                   64 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    0 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   60 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:16:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:2,L:R:f:N:L,A:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:8:128:4,L:R:f:N:L,A:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     N:64:128:6,L:L:m:N:H,A:128:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                    0 # L1D write ratio
-gpgpu_l1_banks                         1 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                       1 # L1 Hit Latency
-gpgpu_smem_latency                     3 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                 8192 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      20 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option                     0 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                    0 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    0 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   32 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    0 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    1 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                   20 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    8 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,0,0,1,1,4,0,0,1,1,6 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    0 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     0 # Number of DP units (default=0)
-gpgpu_num_int_units                    0 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    0 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    0 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    1 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    1 # the number ports of the register file
-specialized_unit_1         1,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2       1,4,200,4,4,TEX # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3     1,4,32,4,4,TENSOR # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         1,4,4,4,4,UDP # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     N:64:128:16,L:B:m:W:L,A:1024:1024,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            8 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=1:CCDL=0:RTPL=0 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    0 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        32 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name                       # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           0 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1607.0:1607.0:1607.0:2500.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                   32 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                    0 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-trace               /home/roman/dev/box/test-apps/vectoradd/traces/vectoradd-100-32-trace/kernelslist.g # traces kernel filetraces kernel file directory
-trace_opcode_latency_initiation_int                  2,2 # Opcode latencies and initiation for integers in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sp                  2,1 # Opcode latencies and initiation for sp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_dp                64,64 # Opcode latencies and initiation for dp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sfu                 21,8 # Opcode latencies and initiation for sfu in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_tensor                32,32 # Opcode latencies and initiation for tensor in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_spec_op_1                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_2                200,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_3                32,32 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_4                  4,1 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_5                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_6                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_7                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_8                  4,4 # specialized unit config <latency,initiation>
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  1 # number of bank groups
CCDL                                    0 # column to column delay between accesses to different bank groups
RTPL                                    0 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 1
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000000
GPGPU-Sim uArch: clock freqs: 1607000000.000000:1607000000.000000:1607000000.000000:2500000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000062227753578:0.00000000062227753578:0.00000000062227753578:0.00000000040000000000
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 1
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 1
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
GPGPU-Sim uArch: performance model initialization complete.
SCHEDULER: using CONCRETE_SCHEDULER_GTO implementation
initialization complete
launching memcpy command : MemcpyHtoD,0x00007f2b2d500000,400
cache_config::set_index(760217600)
cache_config::hash_function(760217600)
cache_config::set_index(760217632)
cache_config::hash_function(760217632)
cache_config::set_index(760217664)
cache_config::hash_function(760217664)
cache_config::set_index(760217696)
cache_config::hash_function(760217696)
cache_config::set_index(760217728)
cache_config::hash_function(760217728)
cache_config::set_index(760217760)
cache_config::hash_function(760217760)
cache_config::set_index(760217792)
cache_config::hash_function(760217792)
cache_config::set_index(760217824)
cache_config::hash_function(760217824)
cache_config::set_index(760217856)
cache_config::hash_function(760217856)
cache_config::set_index(760217888)
cache_config::hash_function(760217888)
cache_config::set_index(760217920)
cache_config::hash_function(760217920)
cache_config::set_index(760217952)
cache_config::hash_function(760217952)
cache_config::set_index(760217984)
cache_config::hash_function(760217984)
launching memcpy command : MemcpyHtoD,0x00007f2b2d500200,400
cache_config::set_index(760218112)
cache_config::hash_function(760218112)
cache_config::set_index(760218144)
cache_config::hash_function(760218144)
cache_config::set_index(760218176)
cache_config::hash_function(760218176)
cache_config::set_index(760218208)
cache_config::hash_function(760218208)
cache_config::set_index(760218240)
cache_config::hash_function(760218240)
cache_config::set_index(760218272)
cache_config::hash_function(760218272)
cache_config::set_index(760218304)
cache_config::hash_function(760218304)
cache_config::set_index(760218336)
cache_config::hash_function(760218336)
cache_config::set_index(760218368)
cache_config::hash_function(760218368)
cache_config::set_index(760218400)
cache_config::hash_function(760218400)
cache_config::set_index(760218432)
cache_config::hash_function(760218432)
cache_config::set_index(760218464)
cache_config::hash_function(760218464)
cache_config::set_index(760218496)
cache_config::hash_function(760218496)
launching memcpy command : MemcpyHtoD,0x00007f2b2d500400,400
cache_config::set_index(760218624)
cache_config::hash_function(760218624)
cache_config::set_index(760218656)
cache_config::hash_function(760218656)
cache_config::set_index(760218688)
cache_config::hash_function(760218688)
cache_config::set_index(760218720)
cache_config::hash_function(760218720)
cache_config::set_index(760218752)
cache_config::hash_function(760218752)
cache_config::set_index(760218784)
cache_config::hash_function(760218784)
cache_config::set_index(760218816)
cache_config::hash_function(760218816)
cache_config::set_index(760218848)
cache_config::hash_function(760218848)
cache_config::set_index(760218880)
cache_config::hash_function(760218880)
cache_config::set_index(760218912)
cache_config::hash_function(760218912)
cache_config::set_index(760218944)
cache_config::hash_function(760218944)
cache_config::set_index(760218976)
cache_config::hash_function(760218976)
cache_config::set_index(760219008)
cache_config::hash_function(760219008)
Processing kernel /home/roman/dev/box/test-apps/vectoradd/traces/vectoradd-100-32-trace/kernel-1.traceg
-kernel name = _Z6vecAddIfEvPT_S1_S1_i
-kernel id = 1
-grid dim = (1,1,1)
-block dim = (1024,1,1)
-shmem = 0
-nregs = 8
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007f2b5a000000
-local mem base_addr = 0x00007f2b58000000
-nvbit version = 1.5.5
-accelsim tracer version = 4
-enable lineinfo = 0
Header info loaded for kernel command : /home/roman/dev/box/test-apps/vectoradd/traces/vectoradd-100-32-trace/kernel-1.traceg
launching kernel name: _Z6vecAddIfEvPT_S1_S1_i uid: 1
=============== cycle 0 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 0 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
issueing block to core
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6vecAddIfEvPT_S1_S1_i'
GPGPU-Sim uArch: CTA/core = 2, limited by: threads
thread block = 0,0,0
=============== cycle 1 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 1 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
Testing (warp_id 0, dynamic_warp_id 0, pc=8, 3 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 1, dynamic_warp_id 1, pc=8, 3 instructions)
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
Testing (warp_id 2, dynamic_warp_id 2, pc=8, 3 instructions)
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
Testing (warp_id 3, dynamic_warp_id 3, pc=8, 3 instructions)
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
m_L1I->access(addr=4026531848)
read_only_cache::access(addr=4026531848)
cache_config::set_index(4026531840)
cache_config::hash_function(4026531840)
baseline_cache::send_read_request(addr=4026531848, block=4026531840)
cache_config::set_index(4026531840)
cache_config::hash_function(4026531840)
m_L1I->access(addr=4026531848) -> hit = 0
baseline_cache::cycle() miss_queue_size = 1
InterconnectInterface::HasBuffer(dev=0, size=8): _input_buffer_capacity = 9
baseline_cache: memport::push(4026531840)
InterconnectInterface::HasBuffer(dev=0, size=8): _input_buffer_capacity = 9
ROMAN INTERCONN PUSH from device 0 (device 0) to 1 (device 1) (subnet=0)
output queue size of (0, 1, 0) is now 1
issueing block to core
=============== cycle 2 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
got new INST_ACC_R fetch for addr 4026531840 from mem sub partition 0 (1)
memory sub partition cache cycle 2 ([1;31m rop queue size=1, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
Testing (warp_id 0, dynamic_warp_id 0, pc=8, 3 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 1, dynamic_warp_id 1, pc=8, 3 instructions)
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
Testing (warp_id 2, dynamic_warp_id 2, pc=8, 3 instructions)
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
Testing (warp_id 3, dynamic_warp_id 3, pc=8, 3 instructions)
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
m_L1I->access(addr=4026531848)
read_only_cache::access(addr=4026531848)
cache_config::set_index(4026531840)
cache_config::hash_function(4026531840)
baseline_cache::send_read_request(addr=4026531848, block=4026531840)
cache_config::set_index(4026531840)
cache_config::hash_function(4026531840)
m_L1I->access(addr=4026531848) -> hit = 0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 3 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 3 ([1;31m rop queue size=0, icnt to l2 queue size=1 [0m)
baseline_cache::cycle() miss_queue_size = 0
data_cache::access(4026531840, write = 0, size = 128, block = 4026531840, INST_ACC_R)
cache_config::set_index(4026531840)
cache_config::hash_function(4026531840)
baseline_cache::send_read_request(addr=4026531840, block=4026531840)
cache_config::set_index(4026531840)
cache_config::hash_function(4026531840)
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
Testing (warp_id 0, dynamic_warp_id 0, pc=8, 3 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 1, dynamic_warp_id 1, pc=8, 3 instructions)
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
Testing (warp_id 2, dynamic_warp_id 2, pc=8, 3 instructions)
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
Testing (warp_id 3, dynamic_warp_id 3, pc=8, 3 instructions)
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
m_L1I->access(addr=4026531848)
read_only_cache::access(addr=4026531848)
cache_config::set_index(4026531840)
cache_config::hash_function(4026531840)
baseline_cache::send_read_request(addr=4026531848, block=4026531840)
cache_config::set_index(4026531840)
cache_config::hash_function(4026531840)
m_L1I->access(addr=4026531848) -> hit = 0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 4 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 4 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 1
baseline_cache: memport::push(4026531840)
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
Testing (warp_id 0, dynamic_warp_id 0, pc=8, 3 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 1, dynamic_warp_id 1, pc=8, 3 instructions)
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
Testing (warp_id 2, dynamic_warp_id 2, pc=8, 3 instructions)
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
Testing (warp_id 3, dynamic_warp_id 3, pc=8, 3 instructions)
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
m_L1I->access(addr=4026531848)
read_only_cache::access(addr=4026531848)
cache_config::set_index(4026531840)
cache_config::hash_function(4026531840)
baseline_cache::send_read_request(addr=4026531848, block=4026531840)
cache_config::set_index(4026531840)
cache_config::hash_function(4026531840)
m_L1I->access(addr=4026531848) -> hit = 0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 5 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 5 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
Testing (warp_id 0, dynamic_warp_id 0, pc=8, 3 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 1, dynamic_warp_id 1, pc=8, 3 instructions)
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
Testing (warp_id 2, dynamic_warp_id 2, pc=8, 3 instructions)
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
Testing (warp_id 3, dynamic_warp_id 3, pc=8, 3 instructions)
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
m_L1I->access(addr=4026531848)
read_only_cache::access(addr=4026531848)
cache_config::set_index(4026531840)
cache_config::hash_function(4026531840)
baseline_cache::send_read_request(addr=4026531848, block=4026531840)
cache_config::set_index(4026531840)
cache_config::hash_function(4026531840)
m_L1I->access(addr=4026531848) -> hit = 0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 6 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 6 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
Testing (warp_id 0, dynamic_warp_id 0, pc=8, 3 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 1, dynamic_warp_id 1, pc=8, 3 instructions)
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
Testing (warp_id 2, dynamic_warp_id 2, pc=8, 3 instructions)
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
Testing (warp_id 3, dynamic_warp_id 3, pc=8, 3 instructions)
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
m_L1I->access(addr=4026531848)
read_only_cache::access(addr=4026531848)
cache_config::set_index(4026531840)
cache_config::hash_function(4026531840)
baseline_cache::send_read_request(addr=4026531848, block=4026531840)
cache_config::set_index(4026531840)
cache_config::hash_function(4026531840)
m_L1I->access(addr=4026531848) -> hit = 0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 7 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 7 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
Testing (warp_id 0, dynamic_warp_id 0, pc=8, 3 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 1, dynamic_warp_id 1, pc=8, 3 instructions)
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
Testing (warp_id 2, dynamic_warp_id 2, pc=8, 3 instructions)
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
Testing (warp_id 3, dynamic_warp_id 3, pc=8, 3 instructions)
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
m_L1I->access(addr=4026531848)
read_only_cache::access(addr=4026531848)
cache_config::set_index(4026531840)
cache_config::hash_function(4026531840)
baseline_cache::send_read_request(addr=4026531848, block=4026531840)
cache_config::set_index(4026531840)
cache_config::hash_function(4026531840)
m_L1I->access(addr=4026531848) -> hit = 0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 8 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 8 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
Testing (warp_id 0, dynamic_warp_id 0, pc=8, 3 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 1, dynamic_warp_id 1, pc=8, 3 instructions)
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
Testing (warp_id 2, dynamic_warp_id 2, pc=8, 3 instructions)
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
Testing (warp_id 3, dynamic_warp_id 3, pc=8, 3 instructions)
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
m_L1I->access(addr=4026531848)
read_only_cache::access(addr=4026531848)
cache_config::set_index(4026531840)
cache_config::hash_function(4026531840)
baseline_cache::send_read_request(addr=4026531848, block=4026531840)
cache_config::set_index(4026531840)
cache_config::hash_function(4026531840)
m_L1I->access(addr=4026531848) -> hit = 0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 9 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 9 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
Testing (warp_id 0, dynamic_warp_id 0, pc=8, 3 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 1, dynamic_warp_id 1, pc=8, 3 instructions)
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
Testing (warp_id 2, dynamic_warp_id 2, pc=8, 3 instructions)
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
Testing (warp_id 3, dynamic_warp_id 3, pc=8, 3 instructions)
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
m_L1I->access(addr=4026531848)
read_only_cache::access(addr=4026531848)
cache_config::set_index(4026531840)
cache_config::hash_function(4026531840)
baseline_cache::send_read_request(addr=4026531848, block=4026531840)
cache_config::set_index(4026531840)
cache_config::hash_function(4026531840)
m_L1I->access(addr=4026531848) -> hit = 0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 10 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 10 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
Testing (warp_id 0, dynamic_warp_id 0, pc=8, 3 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 1, dynamic_warp_id 1, pc=8, 3 instructions)
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
Testing (warp_id 2, dynamic_warp_id 2, pc=8, 3 instructions)
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
Testing (warp_id 3, dynamic_warp_id 3, pc=8, 3 instructions)
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
m_L1I->access(addr=4026531848)
read_only_cache::access(addr=4026531848)
cache_config::set_index(4026531840)
cache_config::hash_function(4026531840)
baseline_cache::send_read_request(addr=4026531848, block=4026531840)
cache_config::set_index(4026531840)
cache_config::hash_function(4026531840)
m_L1I->access(addr=4026531848) -> hit = 0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 11 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 11 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
Testing (warp_id 0, dynamic_warp_id 0, pc=8, 3 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 1, dynamic_warp_id 1, pc=8, 3 instructions)
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
Testing (warp_id 2, dynamic_warp_id 2, pc=8, 3 instructions)
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
Testing (warp_id 3, dynamic_warp_id 3, pc=8, 3 instructions)
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
m_L1I->access(addr=4026531848)
read_only_cache::access(addr=4026531848)
cache_config::set_index(4026531840)
cache_config::hash_function(4026531840)
baseline_cache::send_read_request(addr=4026531848, block=4026531840)
cache_config::set_index(4026531840)
cache_config::hash_function(4026531840)
m_L1I->access(addr=4026531848) -> hit = 0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 12 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 12 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
Testing (warp_id 0, dynamic_warp_id 0, pc=8, 3 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 1, dynamic_warp_id 1, pc=8, 3 instructions)
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
Testing (warp_id 2, dynamic_warp_id 2, pc=8, 3 instructions)
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
Testing (warp_id 3, dynamic_warp_id 3, pc=8, 3 instructions)
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
m_L1I->access(addr=4026531848)
read_only_cache::access(addr=4026531848)
cache_config::set_index(4026531840)
cache_config::hash_function(4026531840)
baseline_cache::send_read_request(addr=4026531848, block=4026531840)
cache_config::set_index(4026531840)
cache_config::hash_function(4026531840)
m_L1I->access(addr=4026531848) -> hit = 0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 13 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 13 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
Testing (warp_id 0, dynamic_warp_id 0, pc=8, 3 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 1, dynamic_warp_id 1, pc=8, 3 instructions)
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
Testing (warp_id 2, dynamic_warp_id 2, pc=8, 3 instructions)
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
Testing (warp_id 3, dynamic_warp_id 3, pc=8, 3 instructions)
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
m_L1I->access(addr=4026531848)
read_only_cache::access(addr=4026531848)
cache_config::set_index(4026531840)
cache_config::hash_function(4026531840)
baseline_cache::send_read_request(addr=4026531848, block=4026531840)
cache_config::set_index(4026531840)
cache_config::hash_function(4026531840)
m_L1I->access(addr=4026531848) -> hit = 0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 14 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 14 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
Testing (warp_id 0, dynamic_warp_id 0, pc=8, 3 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 1, dynamic_warp_id 1, pc=8, 3 instructions)
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
Testing (warp_id 2, dynamic_warp_id 2, pc=8, 3 instructions)
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
Testing (warp_id 3, dynamic_warp_id 3, pc=8, 3 instructions)
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
m_L1I->access(addr=4026531848)
read_only_cache::access(addr=4026531848)
cache_config::set_index(4026531840)
cache_config::hash_function(4026531840)
baseline_cache::send_read_request(addr=4026531848, block=4026531840)
cache_config::set_index(4026531840)
cache_config::hash_function(4026531840)
m_L1I->access(addr=4026531848) -> hit = 0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 15 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 15 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
Testing (warp_id 0, dynamic_warp_id 0, pc=8, 3 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 1, dynamic_warp_id 1, pc=8, 3 instructions)
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
Testing (warp_id 2, dynamic_warp_id 2, pc=8, 3 instructions)
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
Testing (warp_id 3, dynamic_warp_id 3, pc=8, 3 instructions)
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
m_L1I->access(addr=4026531848)
read_only_cache::access(addr=4026531848)
cache_config::set_index(4026531840)
cache_config::hash_function(4026531840)
baseline_cache::send_read_request(addr=4026531848, block=4026531840)
cache_config::set_index(4026531840)
cache_config::hash_function(4026531840)
m_L1I->access(addr=4026531848) -> hit = 0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 16 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 16 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
Testing (warp_id 0, dynamic_warp_id 0, pc=8, 3 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 1, dynamic_warp_id 1, pc=8, 3 instructions)
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
Testing (warp_id 2, dynamic_warp_id 2, pc=8, 3 instructions)
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
Testing (warp_id 3, dynamic_warp_id 3, pc=8, 3 instructions)
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
m_L1I->access(addr=4026531848)
read_only_cache::access(addr=4026531848)
cache_config::set_index(4026531840)
cache_config::hash_function(4026531840)
baseline_cache::send_read_request(addr=4026531848, block=4026531840)
cache_config::set_index(4026531840)
cache_config::hash_function(4026531840)
m_L1I->access(addr=4026531848) -> hit = 0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 17 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 17 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
Testing (warp_id 0, dynamic_warp_id 0, pc=8, 3 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 1, dynamic_warp_id 1, pc=8, 3 instructions)
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
Testing (warp_id 2, dynamic_warp_id 2, pc=8, 3 instructions)
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
Testing (warp_id 3, dynamic_warp_id 3, pc=8, 3 instructions)
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
m_L1I->access(addr=4026531848)
read_only_cache::access(addr=4026531848)
cache_config::set_index(4026531840)
cache_config::hash_function(4026531840)
baseline_cache::send_read_request(addr=4026531848, block=4026531840)
cache_config::set_index(4026531840)
cache_config::hash_function(4026531840)
m_L1I->access(addr=4026531848) -> hit = 0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 18 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 18 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
Testing (warp_id 0, dynamic_warp_id 0, pc=8, 3 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 1, dynamic_warp_id 1, pc=8, 3 instructions)
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
Testing (warp_id 2, dynamic_warp_id 2, pc=8, 3 instructions)
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
Testing (warp_id 3, dynamic_warp_id 3, pc=8, 3 instructions)
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
m_L1I->access(addr=4026531848)
read_only_cache::access(addr=4026531848)
cache_config::set_index(4026531840)
cache_config::hash_function(4026531840)
baseline_cache::send_read_request(addr=4026531848, block=4026531840)
cache_config::set_index(4026531840)
cache_config::hash_function(4026531840)
m_L1I->access(addr=4026531848) -> hit = 0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 19 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 19 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
Testing (warp_id 0, dynamic_warp_id 0, pc=8, 3 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 1, dynamic_warp_id 1, pc=8, 3 instructions)
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
Testing (warp_id 2, dynamic_warp_id 2, pc=8, 3 instructions)
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
Testing (warp_id 3, dynamic_warp_id 3, pc=8, 3 instructions)
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
m_L1I->access(addr=4026531848)
read_only_cache::access(addr=4026531848)
cache_config::set_index(4026531840)
cache_config::hash_function(4026531840)
baseline_cache::send_read_request(addr=4026531848, block=4026531840)
cache_config::set_index(4026531840)
cache_config::hash_function(4026531840)
m_L1I->access(addr=4026531848) -> hit = 0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 20 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 20 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
Testing (warp_id 0, dynamic_warp_id 0, pc=8, 3 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 1, dynamic_warp_id 1, pc=8, 3 instructions)
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
Testing (warp_id 2, dynamic_warp_id 2, pc=8, 3 instructions)
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
Testing (warp_id 3, dynamic_warp_id 3, pc=8, 3 instructions)
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
m_L1I->access(addr=4026531848)
read_only_cache::access(addr=4026531848)
cache_config::set_index(4026531840)
cache_config::hash_function(4026531840)
baseline_cache::send_read_request(addr=4026531848, block=4026531840)
cache_config::set_index(4026531840)
cache_config::hash_function(4026531840)
m_L1I->access(addr=4026531848) -> hit = 0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 21 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 21 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
Testing (warp_id 0, dynamic_warp_id 0, pc=8, 3 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 1, dynamic_warp_id 1, pc=8, 3 instructions)
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
Testing (warp_id 2, dynamic_warp_id 2, pc=8, 3 instructions)
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
Testing (warp_id 3, dynamic_warp_id 3, pc=8, 3 instructions)
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
m_L1I->access(addr=4026531848)
read_only_cache::access(addr=4026531848)
cache_config::set_index(4026531840)
cache_config::hash_function(4026531840)
baseline_cache::send_read_request(addr=4026531848, block=4026531840)
cache_config::set_index(4026531840)
cache_config::hash_function(4026531840)
m_L1I->access(addr=4026531848) -> hit = 0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 22 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 22 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
Testing (warp_id 0, dynamic_warp_id 0, pc=8, 3 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 1, dynamic_warp_id 1, pc=8, 3 instructions)
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
Testing (warp_id 2, dynamic_warp_id 2, pc=8, 3 instructions)
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
Testing (warp_id 3, dynamic_warp_id 3, pc=8, 3 instructions)
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
m_L1I->access(addr=4026531848)
read_only_cache::access(addr=4026531848)
cache_config::set_index(4026531840)
cache_config::hash_function(4026531840)
baseline_cache::send_read_request(addr=4026531848, block=4026531840)
cache_config::set_index(4026531840)
cache_config::hash_function(4026531840)
m_L1I->access(addr=4026531848) -> hit = 0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 23 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 23 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
Testing (warp_id 0, dynamic_warp_id 0, pc=8, 3 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 1, dynamic_warp_id 1, pc=8, 3 instructions)
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
Testing (warp_id 2, dynamic_warp_id 2, pc=8, 3 instructions)
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
Testing (warp_id 3, dynamic_warp_id 3, pc=8, 3 instructions)
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
m_L1I->access(addr=4026531848)
read_only_cache::access(addr=4026531848)
cache_config::set_index(4026531840)
cache_config::hash_function(4026531840)
baseline_cache::send_read_request(addr=4026531848, block=4026531840)
cache_config::set_index(4026531840)
cache_config::hash_function(4026531840)
m_L1I->access(addr=4026531848) -> hit = 0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 24 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 24 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
Testing (warp_id 0, dynamic_warp_id 0, pc=8, 3 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 1, dynamic_warp_id 1, pc=8, 3 instructions)
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
Testing (warp_id 2, dynamic_warp_id 2, pc=8, 3 instructions)
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
Testing (warp_id 3, dynamic_warp_id 3, pc=8, 3 instructions)
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
m_L1I->access(addr=4026531848)
read_only_cache::access(addr=4026531848)
cache_config::set_index(4026531840)
cache_config::hash_function(4026531840)
baseline_cache::send_read_request(addr=4026531848, block=4026531840)
cache_config::set_index(4026531840)
cache_config::hash_function(4026531840)
m_L1I->access(addr=4026531848) -> hit = 0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 25 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 25 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
Testing (warp_id 0, dynamic_warp_id 0, pc=8, 3 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 1, dynamic_warp_id 1, pc=8, 3 instructions)
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
Testing (warp_id 2, dynamic_warp_id 2, pc=8, 3 instructions)
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
Testing (warp_id 3, dynamic_warp_id 3, pc=8, 3 instructions)
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
m_L1I->access(addr=4026531848)
read_only_cache::access(addr=4026531848)
cache_config::set_index(4026531840)
cache_config::hash_function(4026531840)
baseline_cache::send_read_request(addr=4026531848, block=4026531840)
cache_config::set_index(4026531840)
cache_config::hash_function(4026531840)
m_L1I->access(addr=4026531848) -> hit = 0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 26 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 26 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
Testing (warp_id 0, dynamic_warp_id 0, pc=8, 3 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 1, dynamic_warp_id 1, pc=8, 3 instructions)
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
Testing (warp_id 2, dynamic_warp_id 2, pc=8, 3 instructions)
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
Testing (warp_id 3, dynamic_warp_id 3, pc=8, 3 instructions)
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
m_L1I->access(addr=4026531848)
read_only_cache::access(addr=4026531848)
cache_config::set_index(4026531840)
cache_config::hash_function(4026531840)
baseline_cache::send_read_request(addr=4026531848, block=4026531840)
cache_config::set_index(4026531840)
cache_config::hash_function(4026531840)
m_L1I->access(addr=4026531848) -> hit = 0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 27 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 27 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
Testing (warp_id 0, dynamic_warp_id 0, pc=8, 3 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 1, dynamic_warp_id 1, pc=8, 3 instructions)
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
Testing (warp_id 2, dynamic_warp_id 2, pc=8, 3 instructions)
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
Testing (warp_id 3, dynamic_warp_id 3, pc=8, 3 instructions)
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
m_L1I->access(addr=4026531848)
read_only_cache::access(addr=4026531848)
cache_config::set_index(4026531840)
cache_config::hash_function(4026531840)
baseline_cache::send_read_request(addr=4026531848, block=4026531840)
cache_config::set_index(4026531840)
cache_config::hash_function(4026531840)
m_L1I->access(addr=4026531848) -> hit = 0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 28 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 28 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
Testing (warp_id 0, dynamic_warp_id 0, pc=8, 3 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 1, dynamic_warp_id 1, pc=8, 3 instructions)
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
Testing (warp_id 2, dynamic_warp_id 2, pc=8, 3 instructions)
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
Testing (warp_id 3, dynamic_warp_id 3, pc=8, 3 instructions)
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
m_L1I->access(addr=4026531848)
read_only_cache::access(addr=4026531848)
cache_config::set_index(4026531840)
cache_config::hash_function(4026531840)
baseline_cache::send_read_request(addr=4026531848, block=4026531840)
cache_config::set_index(4026531840)
cache_config::hash_function(4026531840)
m_L1I->access(addr=4026531848) -> hit = 0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 29 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 29 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
Testing (warp_id 0, dynamic_warp_id 0, pc=8, 3 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 1, dynamic_warp_id 1, pc=8, 3 instructions)
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
Testing (warp_id 2, dynamic_warp_id 2, pc=8, 3 instructions)
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
Testing (warp_id 3, dynamic_warp_id 3, pc=8, 3 instructions)
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
m_L1I->access(addr=4026531848)
read_only_cache::access(addr=4026531848)
cache_config::set_index(4026531840)
cache_config::hash_function(4026531840)
baseline_cache::send_read_request(addr=4026531848, block=4026531840)
cache_config::set_index(4026531840)
cache_config::hash_function(4026531840)
m_L1I->access(addr=4026531848) -> hit = 0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 30 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 30 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
Testing (warp_id 0, dynamic_warp_id 0, pc=8, 3 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 1, dynamic_warp_id 1, pc=8, 3 instructions)
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
Testing (warp_id 2, dynamic_warp_id 2, pc=8, 3 instructions)
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
Testing (warp_id 3, dynamic_warp_id 3, pc=8, 3 instructions)
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
m_L1I->access(addr=4026531848)
read_only_cache::access(addr=4026531848)
cache_config::set_index(4026531840)
cache_config::hash_function(4026531840)
baseline_cache::send_read_request(addr=4026531848, block=4026531840)
cache_config::set_index(4026531840)
cache_config::hash_function(4026531840)
m_L1I->access(addr=4026531848) -> hit = 0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 31 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 31 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
Testing (warp_id 0, dynamic_warp_id 0, pc=8, 3 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 1, dynamic_warp_id 1, pc=8, 3 instructions)
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
Testing (warp_id 2, dynamic_warp_id 2, pc=8, 3 instructions)
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
Testing (warp_id 3, dynamic_warp_id 3, pc=8, 3 instructions)
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
m_L1I->access(addr=4026531848)
read_only_cache::access(addr=4026531848)
cache_config::set_index(4026531840)
cache_config::hash_function(4026531840)
baseline_cache::send_read_request(addr=4026531848, block=4026531840)
cache_config::set_index(4026531840)
cache_config::hash_function(4026531840)
m_L1I->access(addr=4026531848) -> hit = 0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 32 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 32 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
Testing (warp_id 0, dynamic_warp_id 0, pc=8, 3 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 1, dynamic_warp_id 1, pc=8, 3 instructions)
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
Testing (warp_id 2, dynamic_warp_id 2, pc=8, 3 instructions)
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
Testing (warp_id 3, dynamic_warp_id 3, pc=8, 3 instructions)
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
m_L1I->access(addr=4026531848)
read_only_cache::access(addr=4026531848)
cache_config::set_index(4026531840)
cache_config::hash_function(4026531840)
baseline_cache::send_read_request(addr=4026531848, block=4026531840)
cache_config::set_index(4026531840)
cache_config::hash_function(4026531840)
m_L1I->access(addr=4026531848) -> hit = 0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 33 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 33 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
Testing (warp_id 0, dynamic_warp_id 0, pc=8, 3 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 1, dynamic_warp_id 1, pc=8, 3 instructions)
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
Testing (warp_id 2, dynamic_warp_id 2, pc=8, 3 instructions)
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
Testing (warp_id 3, dynamic_warp_id 3, pc=8, 3 instructions)
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 34 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 34 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
Testing (warp_id 0, dynamic_warp_id 0, pc=8, 3 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 1, dynamic_warp_id 1, pc=8, 3 instructions)
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
Testing (warp_id 2, dynamic_warp_id 2, pc=8, 3 instructions)
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
Testing (warp_id 3, dynamic_warp_id 3, pc=8, 3 instructions)
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 35 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 35 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
Testing (warp_id 0, dynamic_warp_id 0, pc=8, 3 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 1, dynamic_warp_id 1, pc=8, 3 instructions)
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
Testing (warp_id 2, dynamic_warp_id 2, pc=8, 3 instructions)
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
Testing (warp_id 3, dynamic_warp_id 3, pc=8, 3 instructions)
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 36 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 36 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
Testing (warp_id 0, dynamic_warp_id 0, pc=8, 3 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 1, dynamic_warp_id 1, pc=8, 3 instructions)
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
Testing (warp_id 2, dynamic_warp_id 2, pc=8, 3 instructions)
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
Testing (warp_id 3, dynamic_warp_id 3, pc=8, 3 instructions)
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 37 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 37 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::fill(4026531840)
baseline_cache is sector cache = 0
mshr_table::mark_ready(4026531840, 0)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
Testing (warp_id 0, dynamic_warp_id 0, pc=8, 3 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 1, dynamic_warp_id 1, pc=8, 3 instructions)
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
Testing (warp_id 2, dynamic_warp_id 2, pc=8, 3 instructions)
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
Testing (warp_id 3, dynamic_warp_id 3, pc=8, 3 instructions)
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 38 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 38 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
Testing (warp_id 0, dynamic_warp_id 0, pc=8, 3 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 1, dynamic_warp_id 1, pc=8, 3 instructions)
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
Testing (warp_id 2, dynamic_warp_id 2, pc=8, 3 instructions)
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
Testing (warp_id 3, dynamic_warp_id 3, pc=8, 3 instructions)
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 39 ========== 

pop from 1 memory sub partitions
InterconnectInterface::HasBuffer(dev=1, size=136): _input_buffer_capacity = 9
InterconnectInterface::HasBuffer(dev=1, size=136): _input_buffer_capacity = 9
ROMAN INTERCONN PUSH from device 1 (device 1) to 0 (device 0) (subnet=1)
output queue size of (1, 0, 0) is now 1
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 39 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
Testing (warp_id 0, dynamic_warp_id 0, pc=8, 3 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 1, dynamic_warp_id 1, pc=8, 3 instructions)
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
Testing (warp_id 2, dynamic_warp_id 2, pc=8, 3 instructions)
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
Testing (warp_id 3, dynamic_warp_id 3, pc=8, 3 instructions)
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 40 ========== 

cluster::icnt_cycle() got new fetch for addr 4026531840 (INST_ACC_R)
pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 40 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
Testing (warp_id 0, dynamic_warp_id 0, pc=8, 3 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 1, dynamic_warp_id 1, pc=8, 3 instructions)
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
Testing (warp_id 2, dynamic_warp_id 2, pc=8, 3 instructions)
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
Testing (warp_id 3, dynamic_warp_id 3, pc=8, 3 instructions)
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 41 ========== 

baseline_cache::fill(4026531840)
baseline_cache is sector cache = 0
cache_config::set_index(4026531840)
cache_config::hash_function(4026531840)
mshr_table::mark_ready(4026531840, 0)
pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 41 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
Testing (warp_id 0, dynamic_warp_id 0, pc=8, 3 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 1, dynamic_warp_id 1, pc=8, 3 instructions)
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
Testing (warp_id 2, dynamic_warp_id 2, pc=8, 3 instructions)
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
Testing (warp_id 3, dynamic_warp_id 3, pc=8, 3 instructions)
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=1
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 42 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 42 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
Testing (warp_id 0, dynamic_warp_id 0, pc=8, 3 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 1, dynamic_warp_id 1, pc=8, 3 instructions)
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
Testing (warp_id 2, dynamic_warp_id 2, pc=8, 3 instructions)
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
Testing (warp_id 3, dynamic_warp_id 3, pc=8, 3 instructions)
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty

trace_shader_core_ctx::decode() valid=1
====> trace_shd_warp_t::get_next_trace_inst(): opcode = MOV (OP_MOV, 60)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = S2R (OP_S2R, 124)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = S2R (OP_S2R, 124)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = XMAD.MRG (OP_XMAD, 137)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = XMAD (OP_XMAD, 137)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = XMAD.PSL.CBCC (OP_XMAD, 137)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = ISETP.GE.AND (OP_ISETP, 43)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = NOP (OP_NOP, 121)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = EXIT (OP_EXIT, 104)
pI1 = 17
====> trace_shd_warp_t::get_next_trace_inst(): opcode = SHL (OP_SHL, 136)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = SHR (OP_SHR, 50)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = IADD (OP_IADD, 31)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = IADD.X (OP_IADD, 31)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = IADD (OP_IADD, 31)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = LDG.E.CG (OP_LDG, 72)

trace_shader_core_ctx::fetch() valid=0 access_ready=1
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 43 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 43 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
Testing (warp_id 0, dynamic_warp_id 0, pc=8, 3 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 1, dynamic_warp_id 1, pc=168, 3 instructions)
==>> ROMAN: warp 1 trace done 0 (15/23) functional done 0
==>> ROMAN: warp 1 trace done 0 (15/23) functional done 0

trace_shader_core_ctx::decode() valid=1
====> trace_shd_warp_t::get_next_trace_inst(): opcode = MOV (OP_MOV, 60)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = S2R (OP_S2R, 124)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = S2R (OP_S2R, 124)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = XMAD.MRG (OP_XMAD, 137)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = XMAD (OP_XMAD, 137)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = XMAD.PSL.CBCC (OP_XMAD, 137)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = ISETP.GE.AND (OP_ISETP, 43)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = NOP (OP_NOP, 121)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = EXIT (OP_EXIT, 104)
pI1 = 17
====> trace_shd_warp_t::get_next_trace_inst(): opcode = SHL (OP_SHL, 136)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = SHR (OP_SHR, 50)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = IADD (OP_IADD, 31)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = IADD.X (OP_IADD, 31)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = IADD (OP_IADD, 31)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = LDG.E.CG (OP_LDG, 72)

trace_shader_core_ctx::fetch() valid=0 access_ready=1
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 44 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 44 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
Testing (warp_id 1, dynamic_warp_id 1, pc=168, 3 instructions)
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
Testing (warp_id 0, dynamic_warp_id 0, pc=8, 3 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 2, dynamic_warp_id 2, pc=168, 3 instructions)
==>> ROMAN: warp 2 trace done 0 (15/23) functional done 0
==>> ROMAN: warp 2 trace done 0 (15/23) functional done 0

trace_shader_core_ctx::decode() valid=1
====> trace_shd_warp_t::get_next_trace_inst(): opcode = MOV (OP_MOV, 60)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = S2R (OP_S2R, 124)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = S2R (OP_S2R, 124)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = XMAD.MRG (OP_XMAD, 137)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = XMAD (OP_XMAD, 137)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = XMAD.PSL.CBCC (OP_XMAD, 137)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = ISETP.GE.AND (OP_ISETP, 43)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = NOP (OP_NOP, 121)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = EXIT (OP_EXIT, 104)
pI1 = 17
====> trace_shd_warp_t::get_next_trace_inst(): opcode = SHL (OP_SHL, 136)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = SHR (OP_SHR, 50)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = IADD (OP_IADD, 31)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = IADD.X (OP_IADD, 31)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = IADD (OP_IADD, 31)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = LDG.E.CG (OP_LDG, 72)

trace_shader_core_ctx::fetch() valid=0 access_ready=1
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 45 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 45 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
Testing (warp_id 2, dynamic_warp_id 2, pc=168, 3 instructions)
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
Testing (warp_id 0, dynamic_warp_id 0, pc=8, 3 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 1, dynamic_warp_id 1, pc=168, 3 instructions)
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
Testing (warp_id 3, dynamic_warp_id 3, pc=168, 3 instructions)
==>> ROMAN: warp 3 trace done 0 (15/23) functional done 0
==>> ROMAN: warp 3 trace done 0 (15/23) functional done 0

trace_shader_core_ctx::decode() valid=1
====> trace_shd_warp_t::get_next_trace_inst(): opcode = MOV (OP_MOV, 60)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = S2R (OP_S2R, 124)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = S2R (OP_S2R, 124)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = XMAD.MRG (OP_XMAD, 137)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = XMAD (OP_XMAD, 137)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = XMAD.PSL.CBCC (OP_XMAD, 137)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = ISETP.GE.AND (OP_ISETP, 43)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = NOP (OP_NOP, 121)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = EXIT (OP_EXIT, 104)
pI1 = 17

trace_shader_core_ctx::fetch() valid=0 access_ready=1
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 46 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 46 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
Testing (warp_id 3, dynamic_warp_id 3, pc=168, 3 instructions)
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
Testing (warp_id 0, dynamic_warp_id 0, pc=8, 3 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 1, dynamic_warp_id 1, pc=168, 3 instructions)
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
Testing (warp_id 2, dynamic_warp_id 2, pc=168, 3 instructions)
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
==>> ROMAN: warp 4 trace done 1 (9/9) functional done 1

trace_shader_core_ctx::decode() valid=1
====> trace_shd_warp_t::get_next_trace_inst(): opcode = MOV (OP_MOV, 60)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = S2R (OP_S2R, 124)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = S2R (OP_S2R, 124)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = XMAD.MRG (OP_XMAD, 137)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = XMAD (OP_XMAD, 137)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = XMAD.PSL.CBCC (OP_XMAD, 137)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = ISETP.GE.AND (OP_ISETP, 43)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = NOP (OP_NOP, 121)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = EXIT (OP_EXIT, 104)
pI1 = 17

trace_shader_core_ctx::fetch() valid=0 access_ready=1
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 47 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 47 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
Testing (warp_id 0, dynamic_warp_id 0, pc=8, 3 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 1, dynamic_warp_id 1, pc=168, 3 instructions)
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
Testing (warp_id 2, dynamic_warp_id 2, pc=168, 3 instructions)
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
Testing (warp_id 3, dynamic_warp_id 3, pc=168, 3 instructions)
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
==>> ROMAN: warp 5 trace done 1 (9/9) functional done 1

trace_shader_core_ctx::decode() valid=1
====> trace_shd_warp_t::get_next_trace_inst(): opcode = MOV (OP_MOV, 60)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = S2R (OP_S2R, 124)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = S2R (OP_S2R, 124)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = XMAD.MRG (OP_XMAD, 137)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = XMAD (OP_XMAD, 137)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = XMAD.PSL.CBCC (OP_XMAD, 137)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = ISETP.GE.AND (OP_ISETP, 43)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = NOP (OP_NOP, 121)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = EXIT (OP_EXIT, 104)
pI1 = 17

trace_shader_core_ctx::fetch() valid=0 access_ready=1
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 48 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 48 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
InterconnectInterface::HasBuffer(dev=0, size=8): _input_buffer_capacity = 9
ldst_unit: icnt::push(139823420539008)
InterconnectInterface::HasBuffer(dev=0, size=8): _input_buffer_capacity = 9
ROMAN INTERCONN PUSH from device 0 (device 0) to 1 (device 1) (subnet=0)
output queue size of (0, 1, 0) is now 1
Testing (warp_id 0, dynamic_warp_id 0, pc=8, 3 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 1, dynamic_warp_id 1, pc=168, 3 instructions)
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
Testing (warp_id 2, dynamic_warp_id 2, pc=168, 3 instructions)
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
Testing (warp_id 3, dynamic_warp_id 3, pc=168, 3 instructions)
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
==>> ROMAN: warp 6 trace done 1 (9/9) functional done 1

trace_shader_core_ctx::decode() valid=1
====> trace_shd_warp_t::get_next_trace_inst(): opcode = MOV (OP_MOV, 60)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = S2R (OP_S2R, 124)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = S2R (OP_S2R, 124)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = XMAD.MRG (OP_XMAD, 137)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = XMAD (OP_XMAD, 137)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = XMAD.PSL.CBCC (OP_XMAD, 137)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = ISETP.GE.AND (OP_ISETP, 43)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = NOP (OP_NOP, 121)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = EXIT (OP_EXIT, 104)
pI1 = 17

trace_shader_core_ctx::fetch() valid=0 access_ready=1
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 49 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
got new GLOBAL_ACC_R fetch for addr 139823420539008 from mem sub partition 0 (1)
memory sub partition cache cycle 49 ([1;31m rop queue size=1, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
InterconnectInterface::HasBuffer(dev=0, size=8): _input_buffer_capacity = 9
ldst_unit: icnt::push(139823420539136)
InterconnectInterface::HasBuffer(dev=0, size=8): _input_buffer_capacity = 9
ROMAN INTERCONN PUSH from device 0 (device 0) to 1 (device 1) (subnet=0)
output queue size of (0, 1, 0) is now 1
Testing (warp_id 0, dynamic_warp_id 0, pc=8, 3 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 1, dynamic_warp_id 1, pc=168, 3 instructions)
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
Testing (warp_id 2, dynamic_warp_id 2, pc=168, 3 instructions)
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
Testing (warp_id 3, dynamic_warp_id 3, pc=168, 3 instructions)
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
==>> ROMAN: warp 7 trace done 1 (9/9) functional done 1

trace_shader_core_ctx::decode() valid=1
====> trace_shd_warp_t::get_next_trace_inst(): opcode = MOV (OP_MOV, 60)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = S2R (OP_S2R, 124)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = S2R (OP_S2R, 124)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = XMAD.MRG (OP_XMAD, 137)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = XMAD (OP_XMAD, 137)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = XMAD.PSL.CBCC (OP_XMAD, 137)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = ISETP.GE.AND (OP_ISETP, 43)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = NOP (OP_NOP, 121)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = EXIT (OP_EXIT, 104)
pI1 = 17

trace_shader_core_ctx::fetch() valid=0 access_ready=1
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 50 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
got new GLOBAL_ACC_R fetch for addr 139823420539136 from mem sub partition 0 (1)
memory sub partition cache cycle 50 ([1;31m rop queue size=1, icnt to l2 queue size=1 [0m)
baseline_cache::cycle() miss_queue_size = 0
data_cache::access(139823420539008, write = 0, size = 128, block = 139823420539008, GLOBAL_ACC_R)
cache_config::set_index(139823420539008)
cache_config::hash_function(139823420539008)
baseline_cache::send_read_request(addr=139823420539008, block=139823420539008)
cache_config::set_index(139823420539008)
cache_config::hash_function(139823420539008)
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
InterconnectInterface::HasBuffer(dev=0, size=8): _input_buffer_capacity = 9
ldst_unit: icnt::push(139823420539264)
InterconnectInterface::HasBuffer(dev=0, size=8): _input_buffer_capacity = 9
ROMAN INTERCONN PUSH from device 0 (device 0) to 1 (device 1) (subnet=0)
output queue size of (0, 1, 0) is now 1
Testing (warp_id 0, dynamic_warp_id 0, pc=8, 3 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 1, dynamic_warp_id 1, pc=168, 3 instructions)
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
Testing (warp_id 2, dynamic_warp_id 2, pc=168, 3 instructions)
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
Testing (warp_id 3, dynamic_warp_id 3, pc=168, 3 instructions)
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
==>> ROMAN: warp 8 trace done 1 (9/9) functional done 1

trace_shader_core_ctx::decode() valid=1
====> trace_shd_warp_t::get_next_trace_inst(): opcode = MOV (OP_MOV, 60)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = S2R (OP_S2R, 124)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = S2R (OP_S2R, 124)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = XMAD.MRG (OP_XMAD, 137)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = XMAD (OP_XMAD, 137)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = XMAD.PSL.CBCC (OP_XMAD, 137)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = ISETP.GE.AND (OP_ISETP, 43)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = NOP (OP_NOP, 121)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = EXIT (OP_EXIT, 104)
pI1 = 17

trace_shader_core_ctx::fetch() valid=0 access_ready=1
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 51 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
got new GLOBAL_ACC_R fetch for addr 139823420539264 from mem sub partition 0 (1)
memory sub partition cache cycle 51 ([1;31m rop queue size=1, icnt to l2 queue size=1 [0m)
baseline_cache::cycle() miss_queue_size = 1
baseline_cache: memport::push(139823420539008)
data_cache::access(139823420539136, write = 0, size = 128, block = 139823420539136, GLOBAL_ACC_R)
cache_config::set_index(139823420539136)
cache_config::hash_function(139823420539136)
baseline_cache::send_read_request(addr=139823420539136, block=139823420539136)
cache_config::set_index(139823420539136)
cache_config::hash_function(139823420539136)
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
Testing (warp_id 0, dynamic_warp_id 0, pc=8, 3 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 1, dynamic_warp_id 1, pc=168, 3 instructions)
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
Testing (warp_id 2, dynamic_warp_id 2, pc=168, 3 instructions)
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
Testing (warp_id 3, dynamic_warp_id 3, pc=168, 3 instructions)
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
==>> ROMAN: warp 9 trace done 1 (9/9) functional done 1

trace_shader_core_ctx::decode() valid=1
====> trace_shd_warp_t::get_next_trace_inst(): opcode = MOV (OP_MOV, 60)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = S2R (OP_S2R, 124)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = S2R (OP_S2R, 124)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = XMAD.MRG (OP_XMAD, 137)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = XMAD (OP_XMAD, 137)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = XMAD.PSL.CBCC (OP_XMAD, 137)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = ISETP.GE.AND (OP_ISETP, 43)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = NOP (OP_NOP, 121)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = EXIT (OP_EXIT, 104)
pI1 = 17

trace_shader_core_ctx::fetch() valid=0 access_ready=1
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 52 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 52 ([1;31m rop queue size=0, icnt to l2 queue size=1 [0m)
baseline_cache::cycle() miss_queue_size = 1
baseline_cache: memport::push(139823420539136)
data_cache::access(139823420539264, write = 0, size = 32, block = 139823420539264, GLOBAL_ACC_R)
cache_config::set_index(139823420539264)
cache_config::hash_function(139823420539264)
baseline_cache::send_read_request(addr=139823420539264, block=139823420539264)
cache_config::set_index(139823420539264)
cache_config::hash_function(139823420539264)
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
Testing (warp_id 0, dynamic_warp_id 0, pc=8, 3 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 1, dynamic_warp_id 1, pc=168, 3 instructions)
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
Testing (warp_id 2, dynamic_warp_id 2, pc=168, 3 instructions)
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
Testing (warp_id 3, dynamic_warp_id 3, pc=168, 3 instructions)
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
==>> ROMAN: warp 10 trace done 1 (9/9) functional done 1

trace_shader_core_ctx::decode() valid=1
====> trace_shd_warp_t::get_next_trace_inst(): opcode = MOV (OP_MOV, 60)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = S2R (OP_S2R, 124)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = S2R (OP_S2R, 124)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = XMAD.MRG (OP_XMAD, 137)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = XMAD (OP_XMAD, 137)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = XMAD.PSL.CBCC (OP_XMAD, 137)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = ISETP.GE.AND (OP_ISETP, 43)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = NOP (OP_NOP, 121)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = EXIT (OP_EXIT, 104)
pI1 = 17

trace_shader_core_ctx::fetch() valid=0 access_ready=1
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 53 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 53 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 1
baseline_cache: memport::push(139823420539264)
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
Testing (warp_id 0, dynamic_warp_id 0, pc=8, 3 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 1, dynamic_warp_id 1, pc=168, 3 instructions)
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
Testing (warp_id 2, dynamic_warp_id 2, pc=168, 3 instructions)
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
Testing (warp_id 3, dynamic_warp_id 3, pc=168, 3 instructions)
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
==>> ROMAN: warp 11 trace done 1 (9/9) functional done 1

trace_shader_core_ctx::decode() valid=1
====> trace_shd_warp_t::get_next_trace_inst(): opcode = MOV (OP_MOV, 60)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = S2R (OP_S2R, 124)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = S2R (OP_S2R, 124)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = XMAD.MRG (OP_XMAD, 137)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = XMAD (OP_XMAD, 137)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = XMAD.PSL.CBCC (OP_XMAD, 137)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = ISETP.GE.AND (OP_ISETP, 43)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = NOP (OP_NOP, 121)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = EXIT (OP_EXIT, 104)
pI1 = 17

trace_shader_core_ctx::fetch() valid=0 access_ready=1
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 54 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 54 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
Testing (warp_id 0, dynamic_warp_id 0, pc=8, 3 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 1, dynamic_warp_id 1, pc=168, 3 instructions)
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
Testing (warp_id 2, dynamic_warp_id 2, pc=168, 3 instructions)
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
Testing (warp_id 3, dynamic_warp_id 3, pc=168, 3 instructions)
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
==>> ROMAN: warp 12 trace done 1 (9/9) functional done 1

trace_shader_core_ctx::decode() valid=1
====> trace_shd_warp_t::get_next_trace_inst(): opcode = MOV (OP_MOV, 60)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = S2R (OP_S2R, 124)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = S2R (OP_S2R, 124)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = XMAD.MRG (OP_XMAD, 137)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = XMAD (OP_XMAD, 137)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = XMAD.PSL.CBCC (OP_XMAD, 137)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = ISETP.GE.AND (OP_ISETP, 43)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = NOP (OP_NOP, 121)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = EXIT (OP_EXIT, 104)
pI1 = 17

trace_shader_core_ctx::fetch() valid=0 access_ready=1
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 55 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 55 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
Testing (warp_id 0, dynamic_warp_id 0, pc=8, 3 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 1, dynamic_warp_id 1, pc=168, 3 instructions)
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
Testing (warp_id 2, dynamic_warp_id 2, pc=168, 3 instructions)
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
Testing (warp_id 3, dynamic_warp_id 3, pc=168, 3 instructions)
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
==>> ROMAN: warp 13 trace done 1 (9/9) functional done 1

trace_shader_core_ctx::decode() valid=1
====> trace_shd_warp_t::get_next_trace_inst(): opcode = MOV (OP_MOV, 60)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = S2R (OP_S2R, 124)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = S2R (OP_S2R, 124)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = XMAD.MRG (OP_XMAD, 137)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = XMAD (OP_XMAD, 137)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = XMAD.PSL.CBCC (OP_XMAD, 137)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = ISETP.GE.AND (OP_ISETP, 43)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = NOP (OP_NOP, 121)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = EXIT (OP_EXIT, 104)
pI1 = 17

trace_shader_core_ctx::fetch() valid=0 access_ready=1
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 56 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 56 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
Testing (warp_id 0, dynamic_warp_id 0, pc=8, 3 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 1, dynamic_warp_id 1, pc=168, 3 instructions)
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
Testing (warp_id 2, dynamic_warp_id 2, pc=168, 3 instructions)
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
Testing (warp_id 3, dynamic_warp_id 3, pc=168, 3 instructions)
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
==>> ROMAN: warp 14 trace done 1 (9/9) functional done 1

trace_shader_core_ctx::decode() valid=1
====> trace_shd_warp_t::get_next_trace_inst(): opcode = MOV (OP_MOV, 60)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = S2R (OP_S2R, 124)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = S2R (OP_S2R, 124)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = XMAD.MRG (OP_XMAD, 137)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = XMAD (OP_XMAD, 137)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = XMAD.PSL.CBCC (OP_XMAD, 137)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = ISETP.GE.AND (OP_ISETP, 43)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = NOP (OP_NOP, 121)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = EXIT (OP_EXIT, 104)
pI1 = 17

trace_shader_core_ctx::fetch() valid=0 access_ready=1
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 57 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 57 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
Testing (warp_id 0, dynamic_warp_id 0, pc=8, 3 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 1, dynamic_warp_id 1, pc=168, 3 instructions)
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
Testing (warp_id 2, dynamic_warp_id 2, pc=168, 3 instructions)
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
Testing (warp_id 3, dynamic_warp_id 3, pc=168, 3 instructions)
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
==>> ROMAN: warp 15 trace done 1 (9/9) functional done 1

trace_shader_core_ctx::decode() valid=1
====> trace_shd_warp_t::get_next_trace_inst(): opcode = MOV (OP_MOV, 60)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = S2R (OP_S2R, 124)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = S2R (OP_S2R, 124)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = XMAD.MRG (OP_XMAD, 137)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = XMAD (OP_XMAD, 137)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = XMAD.PSL.CBCC (OP_XMAD, 137)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = ISETP.GE.AND (OP_ISETP, 43)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = NOP (OP_NOP, 121)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = EXIT (OP_EXIT, 104)
pI1 = 17

trace_shader_core_ctx::fetch() valid=0 access_ready=1
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 58 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 58 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
Testing (warp_id 0, dynamic_warp_id 0, pc=8, 3 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 1, dynamic_warp_id 1, pc=168, 3 instructions)
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
Testing (warp_id 2, dynamic_warp_id 2, pc=168, 3 instructions)
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
Testing (warp_id 3, dynamic_warp_id 3, pc=168, 3 instructions)
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
==>> ROMAN: warp 16 trace done 1 (9/9) functional done 1

trace_shader_core_ctx::decode() valid=1
====> trace_shd_warp_t::get_next_trace_inst(): opcode = MOV (OP_MOV, 60)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = S2R (OP_S2R, 124)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = S2R (OP_S2R, 124)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = XMAD.MRG (OP_XMAD, 137)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = XMAD (OP_XMAD, 137)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = XMAD.PSL.CBCC (OP_XMAD, 137)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = ISETP.GE.AND (OP_ISETP, 43)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = NOP (OP_NOP, 121)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = EXIT (OP_EXIT, 104)
pI1 = 17

trace_shader_core_ctx::fetch() valid=0 access_ready=1
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 59 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 59 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
Testing (warp_id 0, dynamic_warp_id 0, pc=8, 3 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 1, dynamic_warp_id 1, pc=168, 3 instructions)
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
Testing (warp_id 2, dynamic_warp_id 2, pc=168, 3 instructions)
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
Testing (warp_id 3, dynamic_warp_id 3, pc=168, 3 instructions)
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
==>> ROMAN: warp 17 trace done 1 (9/9) functional done 1

trace_shader_core_ctx::decode() valid=1
====> trace_shd_warp_t::get_next_trace_inst(): opcode = MOV (OP_MOV, 60)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = S2R (OP_S2R, 124)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = S2R (OP_S2R, 124)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = XMAD.MRG (OP_XMAD, 137)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = XMAD (OP_XMAD, 137)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = XMAD.PSL.CBCC (OP_XMAD, 137)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = ISETP.GE.AND (OP_ISETP, 43)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = NOP (OP_NOP, 121)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = EXIT (OP_EXIT, 104)
pI1 = 17

trace_shader_core_ctx::fetch() valid=0 access_ready=1
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 60 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 60 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
Testing (warp_id 0, dynamic_warp_id 0, pc=8, 3 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 1, dynamic_warp_id 1, pc=168, 3 instructions)
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
Testing (warp_id 2, dynamic_warp_id 2, pc=168, 3 instructions)
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
Testing (warp_id 3, dynamic_warp_id 3, pc=168, 3 instructions)
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
==>> ROMAN: warp 18 trace done 1 (9/9) functional done 1

trace_shader_core_ctx::decode() valid=1
====> trace_shd_warp_t::get_next_trace_inst(): opcode = MOV (OP_MOV, 60)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = S2R (OP_S2R, 124)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = S2R (OP_S2R, 124)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = XMAD.MRG (OP_XMAD, 137)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = XMAD (OP_XMAD, 137)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = XMAD.PSL.CBCC (OP_XMAD, 137)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = ISETP.GE.AND (OP_ISETP, 43)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = NOP (OP_NOP, 121)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = EXIT (OP_EXIT, 104)
pI1 = 17

trace_shader_core_ctx::fetch() valid=0 access_ready=1
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 61 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 61 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
Testing (warp_id 0, dynamic_warp_id 0, pc=8, 3 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 1, dynamic_warp_id 1, pc=168, 3 instructions)
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
Testing (warp_id 2, dynamic_warp_id 2, pc=168, 3 instructions)
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
Testing (warp_id 3, dynamic_warp_id 3, pc=168, 3 instructions)
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
==>> ROMAN: warp 19 trace done 1 (9/9) functional done 1

trace_shader_core_ctx::decode() valid=1
====> trace_shd_warp_t::get_next_trace_inst(): opcode = MOV (OP_MOV, 60)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = S2R (OP_S2R, 124)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = S2R (OP_S2R, 124)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = XMAD.MRG (OP_XMAD, 137)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = XMAD (OP_XMAD, 137)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = XMAD.PSL.CBCC (OP_XMAD, 137)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = ISETP.GE.AND (OP_ISETP, 43)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = NOP (OP_NOP, 121)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = EXIT (OP_EXIT, 104)
pI1 = 17

trace_shader_core_ctx::fetch() valid=0 access_ready=1
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 62 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 62 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
Testing (warp_id 0, dynamic_warp_id 0, pc=8, 3 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 1, dynamic_warp_id 1, pc=168, 3 instructions)
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
Testing (warp_id 2, dynamic_warp_id 2, pc=168, 3 instructions)
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
Testing (warp_id 3, dynamic_warp_id 3, pc=168, 3 instructions)
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
==>> ROMAN: warp 20 trace done 1 (9/9) functional done 1

trace_shader_core_ctx::decode() valid=1
====> trace_shd_warp_t::get_next_trace_inst(): opcode = MOV (OP_MOV, 60)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = S2R (OP_S2R, 124)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = S2R (OP_S2R, 124)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = XMAD.MRG (OP_XMAD, 137)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = XMAD (OP_XMAD, 137)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = XMAD.PSL.CBCC (OP_XMAD, 137)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = ISETP.GE.AND (OP_ISETP, 43)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = NOP (OP_NOP, 121)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = EXIT (OP_EXIT, 104)
pI1 = 17

trace_shader_core_ctx::fetch() valid=0 access_ready=1
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 63 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 63 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
Testing (warp_id 0, dynamic_warp_id 0, pc=8, 3 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 1, dynamic_warp_id 1, pc=168, 3 instructions)
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
Testing (warp_id 2, dynamic_warp_id 2, pc=168, 3 instructions)
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
Testing (warp_id 3, dynamic_warp_id 3, pc=168, 3 instructions)
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
==>> ROMAN: warp 21 trace done 1 (9/9) functional done 1

trace_shader_core_ctx::decode() valid=1
====> trace_shd_warp_t::get_next_trace_inst(): opcode = MOV (OP_MOV, 60)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = S2R (OP_S2R, 124)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = S2R (OP_S2R, 124)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = XMAD.MRG (OP_XMAD, 137)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = XMAD (OP_XMAD, 137)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = XMAD.PSL.CBCC (OP_XMAD, 137)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = ISETP.GE.AND (OP_ISETP, 43)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = NOP (OP_NOP, 121)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = EXIT (OP_EXIT, 104)
pI1 = 17

trace_shader_core_ctx::fetch() valid=0 access_ready=1
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 64 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 64 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
Testing (warp_id 0, dynamic_warp_id 0, pc=8, 3 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 1, dynamic_warp_id 1, pc=168, 3 instructions)
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
Testing (warp_id 2, dynamic_warp_id 2, pc=168, 3 instructions)
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
Testing (warp_id 3, dynamic_warp_id 3, pc=168, 3 instructions)
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
==>> ROMAN: warp 22 trace done 1 (9/9) functional done 1

trace_shader_core_ctx::decode() valid=1
====> trace_shd_warp_t::get_next_trace_inst(): opcode = MOV (OP_MOV, 60)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = S2R (OP_S2R, 124)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = S2R (OP_S2R, 124)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = XMAD.MRG (OP_XMAD, 137)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = XMAD (OP_XMAD, 137)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = XMAD.PSL.CBCC (OP_XMAD, 137)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = ISETP.GE.AND (OP_ISETP, 43)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = NOP (OP_NOP, 121)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = EXIT (OP_EXIT, 104)
pI1 = 17

trace_shader_core_ctx::fetch() valid=0 access_ready=1
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 65 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 65 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
Testing (warp_id 0, dynamic_warp_id 0, pc=8, 3 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 1, dynamic_warp_id 1, pc=168, 3 instructions)
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
Testing (warp_id 2, dynamic_warp_id 2, pc=168, 3 instructions)
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
Testing (warp_id 3, dynamic_warp_id 3, pc=168, 3 instructions)
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
==>> ROMAN: warp 23 trace done 1 (9/9) functional done 1

trace_shader_core_ctx::decode() valid=1
====> trace_shd_warp_t::get_next_trace_inst(): opcode = MOV (OP_MOV, 60)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = S2R (OP_S2R, 124)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = S2R (OP_S2R, 124)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = XMAD.MRG (OP_XMAD, 137)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = XMAD (OP_XMAD, 137)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = XMAD.PSL.CBCC (OP_XMAD, 137)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = ISETP.GE.AND (OP_ISETP, 43)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = NOP (OP_NOP, 121)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = EXIT (OP_EXIT, 104)
pI1 = 17

trace_shader_core_ctx::fetch() valid=0 access_ready=1
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 66 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 66 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
Testing (warp_id 0, dynamic_warp_id 0, pc=8, 3 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 1, dynamic_warp_id 1, pc=168, 3 instructions)
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
Testing (warp_id 2, dynamic_warp_id 2, pc=168, 3 instructions)
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
Testing (warp_id 3, dynamic_warp_id 3, pc=168, 3 instructions)
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
==>> ROMAN: warp 24 trace done 1 (9/9) functional done 1

trace_shader_core_ctx::decode() valid=1
====> trace_shd_warp_t::get_next_trace_inst(): opcode = MOV (OP_MOV, 60)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = S2R (OP_S2R, 124)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = S2R (OP_S2R, 124)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = XMAD.MRG (OP_XMAD, 137)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = XMAD (OP_XMAD, 137)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = XMAD.PSL.CBCC (OP_XMAD, 137)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = ISETP.GE.AND (OP_ISETP, 43)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = NOP (OP_NOP, 121)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = EXIT (OP_EXIT, 104)
pI1 = 17

trace_shader_core_ctx::fetch() valid=0 access_ready=1
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 67 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 67 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
Testing (warp_id 0, dynamic_warp_id 0, pc=8, 3 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 1, dynamic_warp_id 1, pc=168, 3 instructions)
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
Testing (warp_id 2, dynamic_warp_id 2, pc=168, 3 instructions)
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
Testing (warp_id 3, dynamic_warp_id 3, pc=168, 3 instructions)
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
==>> ROMAN: warp 25 trace done 1 (9/9) functional done 1

trace_shader_core_ctx::decode() valid=1
====> trace_shd_warp_t::get_next_trace_inst(): opcode = MOV (OP_MOV, 60)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = S2R (OP_S2R, 124)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = S2R (OP_S2R, 124)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = XMAD.MRG (OP_XMAD, 137)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = XMAD (OP_XMAD, 137)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = XMAD.PSL.CBCC (OP_XMAD, 137)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = ISETP.GE.AND (OP_ISETP, 43)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = NOP (OP_NOP, 121)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = EXIT (OP_EXIT, 104)
pI1 = 17

trace_shader_core_ctx::fetch() valid=0 access_ready=1
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 68 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 68 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
Testing (warp_id 0, dynamic_warp_id 0, pc=8, 3 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 1, dynamic_warp_id 1, pc=168, 3 instructions)
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
Testing (warp_id 2, dynamic_warp_id 2, pc=168, 3 instructions)
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
Testing (warp_id 3, dynamic_warp_id 3, pc=168, 3 instructions)
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
==>> ROMAN: warp 26 trace done 1 (9/9) functional done 1

trace_shader_core_ctx::decode() valid=1
====> trace_shd_warp_t::get_next_trace_inst(): opcode = MOV (OP_MOV, 60)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = S2R (OP_S2R, 124)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = S2R (OP_S2R, 124)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = XMAD.MRG (OP_XMAD, 137)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = XMAD (OP_XMAD, 137)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = XMAD.PSL.CBCC (OP_XMAD, 137)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = ISETP.GE.AND (OP_ISETP, 43)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = NOP (OP_NOP, 121)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = EXIT (OP_EXIT, 104)
pI1 = 17

trace_shader_core_ctx::fetch() valid=0 access_ready=1
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 69 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 69 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
Testing (warp_id 0, dynamic_warp_id 0, pc=8, 3 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 1, dynamic_warp_id 1, pc=168, 3 instructions)
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
Testing (warp_id 2, dynamic_warp_id 2, pc=168, 3 instructions)
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
Testing (warp_id 3, dynamic_warp_id 3, pc=168, 3 instructions)
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
==>> ROMAN: warp 27 trace done 1 (9/9) functional done 1

trace_shader_core_ctx::decode() valid=1
====> trace_shd_warp_t::get_next_trace_inst(): opcode = MOV (OP_MOV, 60)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = S2R (OP_S2R, 124)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = S2R (OP_S2R, 124)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = XMAD.MRG (OP_XMAD, 137)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = XMAD (OP_XMAD, 137)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = XMAD.PSL.CBCC (OP_XMAD, 137)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = ISETP.GE.AND (OP_ISETP, 43)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = NOP (OP_NOP, 121)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = EXIT (OP_EXIT, 104)
pI1 = 17

trace_shader_core_ctx::fetch() valid=0 access_ready=1
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 70 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 70 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
Testing (warp_id 0, dynamic_warp_id 0, pc=8, 3 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 1, dynamic_warp_id 1, pc=168, 3 instructions)
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
Testing (warp_id 2, dynamic_warp_id 2, pc=168, 3 instructions)
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
Testing (warp_id 3, dynamic_warp_id 3, pc=168, 3 instructions)
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
==>> ROMAN: warp 28 trace done 1 (9/9) functional done 1

trace_shader_core_ctx::decode() valid=1
====> trace_shd_warp_t::get_next_trace_inst(): opcode = MOV (OP_MOV, 60)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = S2R (OP_S2R, 124)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = S2R (OP_S2R, 124)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = XMAD.MRG (OP_XMAD, 137)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = XMAD (OP_XMAD, 137)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = XMAD.PSL.CBCC (OP_XMAD, 137)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = ISETP.GE.AND (OP_ISETP, 43)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = NOP (OP_NOP, 121)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = EXIT (OP_EXIT, 104)
pI1 = 17

trace_shader_core_ctx::fetch() valid=0 access_ready=1
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 71 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 71 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
Testing (warp_id 0, dynamic_warp_id 0, pc=8, 3 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 1, dynamic_warp_id 1, pc=168, 3 instructions)
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
Testing (warp_id 2, dynamic_warp_id 2, pc=168, 3 instructions)
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
Testing (warp_id 3, dynamic_warp_id 3, pc=168, 3 instructions)
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
==>> ROMAN: warp 29 trace done 1 (9/9) functional done 1

trace_shader_core_ctx::decode() valid=1
====> trace_shd_warp_t::get_next_trace_inst(): opcode = MOV (OP_MOV, 60)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = S2R (OP_S2R, 124)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = S2R (OP_S2R, 124)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = XMAD.MRG (OP_XMAD, 137)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = XMAD (OP_XMAD, 137)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = XMAD.PSL.CBCC (OP_XMAD, 137)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = ISETP.GE.AND (OP_ISETP, 43)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = NOP (OP_NOP, 121)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = EXIT (OP_EXIT, 104)
pI1 = 17

trace_shader_core_ctx::fetch() valid=0 access_ready=1
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 72 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 72 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
Testing (warp_id 0, dynamic_warp_id 0, pc=8, 3 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 1, dynamic_warp_id 1, pc=168, 3 instructions)
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
Testing (warp_id 2, dynamic_warp_id 2, pc=168, 3 instructions)
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
Testing (warp_id 3, dynamic_warp_id 3, pc=168, 3 instructions)
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
==>> ROMAN: warp 30 trace done 1 (9/9) functional done 1

trace_shader_core_ctx::decode() valid=1
====> trace_shd_warp_t::get_next_trace_inst(): opcode = MOV (OP_MOV, 60)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = S2R (OP_S2R, 124)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = S2R (OP_S2R, 124)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = XMAD.MRG (OP_XMAD, 137)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = XMAD (OP_XMAD, 137)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = XMAD.PSL.CBCC (OP_XMAD, 137)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = ISETP.GE.AND (OP_ISETP, 43)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = NOP (OP_NOP, 121)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = EXIT (OP_EXIT, 104)
pI1 = 17

trace_shader_core_ctx::fetch() valid=0 access_ready=1
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 73 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 73 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
Testing (warp_id 0, dynamic_warp_id 0, pc=8, 3 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 1, dynamic_warp_id 1, pc=168, 3 instructions)
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
Testing (warp_id 2, dynamic_warp_id 2, pc=168, 3 instructions)
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
Testing (warp_id 3, dynamic_warp_id 3, pc=168, 3 instructions)
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
==>> ROMAN: warp 31 trace done 1 (9/9) functional done 1

trace_shader_core_ctx::decode() valid=1
====> trace_shd_warp_t::get_next_trace_inst(): opcode = MOV (OP_MOV, 60)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = S2R (OP_S2R, 124)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = S2R (OP_S2R, 124)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = XMAD.MRG (OP_XMAD, 137)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = XMAD (OP_XMAD, 137)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = XMAD.PSL.CBCC (OP_XMAD, 137)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = ISETP.GE.AND (OP_ISETP, 43)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = NOP (OP_NOP, 121)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = EXIT (OP_EXIT, 104)
pI1 = 17
====> trace_shd_warp_t::get_next_trace_inst(): opcode = SHL (OP_SHL, 136)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = SHR (OP_SHR, 50)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = IADD (OP_IADD, 31)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = IADD.X (OP_IADD, 31)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = IADD (OP_IADD, 31)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = LDG.E.CG (OP_LDG, 72)

trace_shader_core_ctx::fetch() valid=0 access_ready=0
m_L1I->access(addr=4026532008)
read_only_cache::access(addr=4026532008)
cache_config::set_index(4026531968)
cache_config::hash_function(4026531968)
baseline_cache::send_read_request(addr=4026532008, block=4026531968)
cache_config::set_index(4026531968)
cache_config::hash_function(4026531968)
m_L1I->access(addr=4026532008) -> hit = 0
baseline_cache::cycle() miss_queue_size = 1
InterconnectInterface::HasBuffer(dev=0, size=8): _input_buffer_capacity = 9
baseline_cache: memport::push(4026531968)
InterconnectInterface::HasBuffer(dev=0, size=8): _input_buffer_capacity = 9
ROMAN INTERCONN PUSH from device 0 (device 0) to 1 (device 1) (subnet=0)
output queue size of (0, 1, 0) is now 1
issueing block to core
=============== cycle 74 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
got new INST_ACC_R fetch for addr 4026531968 from mem sub partition 0 (1)
memory sub partition cache cycle 74 ([1;31m rop queue size=1, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
Testing (warp_id 0, dynamic_warp_id 0, pc=168, 3 instructions)
==>> ROMAN: warp 0 trace done 0 (15/23) functional done 0
==>> ROMAN: warp 0 trace done 0 (15/23) functional done 0

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
m_L1I->access(addr=4026532008)
read_only_cache::access(addr=4026532008)
cache_config::set_index(4026531968)
cache_config::hash_function(4026531968)
baseline_cache::send_read_request(addr=4026532008, block=4026531968)
cache_config::set_index(4026531968)
cache_config::hash_function(4026531968)
m_L1I->access(addr=4026532008) -> hit = 0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 75 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 75 ([1;31m rop queue size=0, icnt to l2 queue size=1 [0m)
baseline_cache::cycle() miss_queue_size = 0
data_cache::access(4026531968, write = 0, size = 128, block = 4026531968, INST_ACC_R)
cache_config::set_index(4026531968)
cache_config::hash_function(4026531968)
baseline_cache::send_read_request(addr=4026531968, block=4026531968)
cache_config::set_index(4026531968)
cache_config::hash_function(4026531968)
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
Testing (warp_id 0, dynamic_warp_id 0, pc=168, 3 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 1, dynamic_warp_id 1, pc=168, 3 instructions)
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
Testing (warp_id 2, dynamic_warp_id 2, pc=168, 3 instructions)
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
Testing (warp_id 3, dynamic_warp_id 3, pc=168, 3 instructions)
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
m_L1I->access(addr=4026532008)
read_only_cache::access(addr=4026532008)
cache_config::set_index(4026531968)
cache_config::hash_function(4026531968)
baseline_cache::send_read_request(addr=4026532008, block=4026531968)
cache_config::set_index(4026531968)
cache_config::hash_function(4026531968)
m_L1I->access(addr=4026532008) -> hit = 0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 76 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 76 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 1
baseline_cache: memport::push(4026531968)
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
Testing (warp_id 0, dynamic_warp_id 0, pc=168, 3 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 1, dynamic_warp_id 1, pc=168, 3 instructions)
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
Testing (warp_id 2, dynamic_warp_id 2, pc=168, 3 instructions)
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
Testing (warp_id 3, dynamic_warp_id 3, pc=168, 3 instructions)
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
m_L1I->access(addr=4026532008)
read_only_cache::access(addr=4026532008)
cache_config::set_index(4026531968)
cache_config::hash_function(4026531968)
baseline_cache::send_read_request(addr=4026532008, block=4026531968)
cache_config::set_index(4026531968)
cache_config::hash_function(4026531968)
m_L1I->access(addr=4026532008) -> hit = 0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 77 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 77 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
Testing (warp_id 0, dynamic_warp_id 0, pc=168, 3 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 1, dynamic_warp_id 1, pc=168, 3 instructions)
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
Testing (warp_id 2, dynamic_warp_id 2, pc=168, 3 instructions)
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
Testing (warp_id 3, dynamic_warp_id 3, pc=168, 3 instructions)
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 78 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 78 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
Testing (warp_id 0, dynamic_warp_id 0, pc=168, 3 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 1, dynamic_warp_id 1, pc=168, 3 instructions)
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
Testing (warp_id 2, dynamic_warp_id 2, pc=168, 3 instructions)
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
Testing (warp_id 3, dynamic_warp_id 3, pc=168, 3 instructions)
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 79 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 79 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
InterconnectInterface::HasBuffer(dev=0, size=8): _input_buffer_capacity = 9
ldst_unit: icnt::push(139823420538880)
InterconnectInterface::HasBuffer(dev=0, size=8): _input_buffer_capacity = 9
ROMAN INTERCONN PUSH from device 0 (device 0) to 1 (device 1) (subnet=0)
output queue size of (0, 1, 0) is now 1
Testing (warp_id 0, dynamic_warp_id 0, pc=168, 3 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 1, dynamic_warp_id 1, pc=168, 3 instructions)
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
Testing (warp_id 2, dynamic_warp_id 2, pc=168, 3 instructions)
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
Testing (warp_id 3, dynamic_warp_id 3, pc=168, 3 instructions)
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 80 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
got new GLOBAL_ACC_R fetch for addr 139823420538880 from mem sub partition 0 (1)
memory sub partition cache cycle 80 ([1;31m rop queue size=1, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
Testing (warp_id 0, dynamic_warp_id 0, pc=168, 3 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 1, dynamic_warp_id 1, pc=168, 3 instructions)
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
Testing (warp_id 2, dynamic_warp_id 2, pc=168, 3 instructions)
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
Testing (warp_id 3, dynamic_warp_id 3, pc=168, 3 instructions)
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 81 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 81 ([1;31m rop queue size=0, icnt to l2 queue size=1 [0m)
baseline_cache::cycle() miss_queue_size = 0
data_cache::access(139823420538880, write = 0, size = 128, block = 139823420538880, GLOBAL_ACC_R)
cache_config::set_index(139823420538880)
cache_config::hash_function(139823420538880)
baseline_cache::send_read_request(addr=139823420538880, block=139823420538880)
cache_config::set_index(139823420538880)
cache_config::hash_function(139823420538880)
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
Testing (warp_id 0, dynamic_warp_id 0, pc=168, 3 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 1, dynamic_warp_id 1, pc=168, 3 instructions)
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
Testing (warp_id 2, dynamic_warp_id 2, pc=168, 3 instructions)
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
Testing (warp_id 3, dynamic_warp_id 3, pc=168, 3 instructions)
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 82 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 82 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 1
baseline_cache: memport::push(139823420538880)
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
Testing (warp_id 0, dynamic_warp_id 0, pc=168, 3 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 1, dynamic_warp_id 1, pc=168, 3 instructions)
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
Testing (warp_id 2, dynamic_warp_id 2, pc=168, 3 instructions)
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
Testing (warp_id 3, dynamic_warp_id 3, pc=168, 3 instructions)
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 83 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 83 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
Testing (warp_id 0, dynamic_warp_id 0, pc=168, 3 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 1, dynamic_warp_id 1, pc=168, 3 instructions)
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
Testing (warp_id 2, dynamic_warp_id 2, pc=168, 3 instructions)
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
Testing (warp_id 3, dynamic_warp_id 3, pc=168, 3 instructions)
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 84 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 84 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::fill(139823420539008)
baseline_cache is sector cache = 0
mshr_table::mark_ready(139823420539008, 0)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
Testing (warp_id 0, dynamic_warp_id 0, pc=168, 3 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 1, dynamic_warp_id 1, pc=168, 3 instructions)
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
Testing (warp_id 2, dynamic_warp_id 2, pc=168, 3 instructions)
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
Testing (warp_id 3, dynamic_warp_id 3, pc=168, 3 instructions)
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 85 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 85 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
Testing (warp_id 0, dynamic_warp_id 0, pc=168, 3 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 1, dynamic_warp_id 1, pc=168, 3 instructions)
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
Testing (warp_id 2, dynamic_warp_id 2, pc=168, 3 instructions)
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
Testing (warp_id 3, dynamic_warp_id 3, pc=168, 3 instructions)
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 86 ========== 

pop from 1 memory sub partitions
InterconnectInterface::HasBuffer(dev=1, size=136): _input_buffer_capacity = 9
InterconnectInterface::HasBuffer(dev=1, size=136): _input_buffer_capacity = 9
ROMAN INTERCONN PUSH from device 1 (device 1) to 0 (device 0) (subnet=1)
output queue size of (1, 0, 0) is now 1
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 86 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
Testing (warp_id 0, dynamic_warp_id 0, pc=168, 3 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 1, dynamic_warp_id 1, pc=168, 3 instructions)
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
Testing (warp_id 2, dynamic_warp_id 2, pc=168, 3 instructions)
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
Testing (warp_id 3, dynamic_warp_id 3, pc=168, 3 instructions)
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 87 ========== 

cluster::icnt_cycle() got new fetch for addr 139823420539008 (GLOBAL_ACC_R)
pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 87 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
Testing (warp_id 0, dynamic_warp_id 0, pc=168, 3 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 1, dynamic_warp_id 1, pc=168, 3 instructions)
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
Testing (warp_id 2, dynamic_warp_id 2, pc=168, 3 instructions)
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
Testing (warp_id 3, dynamic_warp_id 3, pc=168, 3 instructions)
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 88 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 88 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
Testing (warp_id 0, dynamic_warp_id 0, pc=168, 3 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 1, dynamic_warp_id 1, pc=168, 3 instructions)
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
Testing (warp_id 2, dynamic_warp_id 2, pc=168, 3 instructions)
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
Testing (warp_id 3, dynamic_warp_id 3, pc=168, 3 instructions)
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 89 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 89 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
Testing (warp_id 0, dynamic_warp_id 0, pc=168, 3 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 1, dynamic_warp_id 1, pc=168, 3 instructions)
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
Testing (warp_id 2, dynamic_warp_id 2, pc=168, 3 instructions)
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
Testing (warp_id 3, dynamic_warp_id 3, pc=168, 3 instructions)
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 90 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 90 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
Testing (warp_id 0, dynamic_warp_id 0, pc=168, 3 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 1, dynamic_warp_id 1, pc=168, 3 instructions)
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
Testing (warp_id 2, dynamic_warp_id 2, pc=168, 3 instructions)
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
Testing (warp_id 3, dynamic_warp_id 3, pc=168, 3 instructions)
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 91 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 91 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
Testing (warp_id 0, dynamic_warp_id 0, pc=168, 3 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 1, dynamic_warp_id 1, pc=168, 3 instructions)
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
Testing (warp_id 2, dynamic_warp_id 2, pc=168, 3 instructions)
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
Testing (warp_id 3, dynamic_warp_id 3, pc=168, 3 instructions)
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 92 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 92 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
Testing (warp_id 0, dynamic_warp_id 0, pc=168, 3 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 1, dynamic_warp_id 1, pc=168, 3 instructions)
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
Testing (warp_id 2, dynamic_warp_id 2, pc=168, 3 instructions)
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
Testing (warp_id 3, dynamic_warp_id 3, pc=168, 3 instructions)
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 93 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 93 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
Testing (warp_id 0, dynamic_warp_id 0, pc=168, 3 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 1, dynamic_warp_id 1, pc=168, 3 instructions)
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
Testing (warp_id 2, dynamic_warp_id 2, pc=168, 3 instructions)
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
Testing (warp_id 3, dynamic_warp_id 3, pc=168, 3 instructions)
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 94 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 94 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
Testing (warp_id 0, dynamic_warp_id 0, pc=168, 3 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 1, dynamic_warp_id 1, pc=168, 3 instructions)
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
Testing (warp_id 2, dynamic_warp_id 2, pc=168, 3 instructions)
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
Testing (warp_id 3, dynamic_warp_id 3, pc=168, 3 instructions)
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 95 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 95 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
Testing (warp_id 0, dynamic_warp_id 0, pc=168, 3 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 1, dynamic_warp_id 1, pc=168, 3 instructions)
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
Testing (warp_id 2, dynamic_warp_id 2, pc=168, 3 instructions)
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
Testing (warp_id 3, dynamic_warp_id 3, pc=168, 3 instructions)
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 96 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 96 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
Testing (warp_id 0, dynamic_warp_id 0, pc=168, 3 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 1, dynamic_warp_id 1, pc=168, 3 instructions)
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
Testing (warp_id 2, dynamic_warp_id 2, pc=168, 3 instructions)
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
Testing (warp_id 3, dynamic_warp_id 3, pc=168, 3 instructions)
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 97 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 97 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
Testing (warp_id 0, dynamic_warp_id 0, pc=168, 3 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 1, dynamic_warp_id 1, pc=168, 3 instructions)
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
Testing (warp_id 2, dynamic_warp_id 2, pc=168, 3 instructions)
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
Testing (warp_id 3, dynamic_warp_id 3, pc=168, 3 instructions)
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 98 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 98 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::fill(139823420539136)
baseline_cache is sector cache = 0
mshr_table::mark_ready(139823420539136, 0)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
Testing (warp_id 0, dynamic_warp_id 0, pc=168, 3 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 1, dynamic_warp_id 1, pc=168, 3 instructions)
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
Testing (warp_id 2, dynamic_warp_id 2, pc=168, 3 instructions)
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
Testing (warp_id 3, dynamic_warp_id 3, pc=168, 3 instructions)
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 99 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 99 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
Testing (warp_id 0, dynamic_warp_id 0, pc=168, 3 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 1, dynamic_warp_id 1, pc=168, 3 instructions)
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
Testing (warp_id 2, dynamic_warp_id 2, pc=168, 3 instructions)
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
Testing (warp_id 3, dynamic_warp_id 3, pc=168, 3 instructions)
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 100 ========== 

pop from 1 memory sub partitions
InterconnectInterface::HasBuffer(dev=1, size=136): _input_buffer_capacity = 9
InterconnectInterface::HasBuffer(dev=1, size=136): _input_buffer_capacity = 9
ROMAN INTERCONN PUSH from device 1 (device 1) to 0 (device 0) (subnet=1)
output queue size of (1, 0, 0) is now 1
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 100 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
Testing (warp_id 0, dynamic_warp_id 0, pc=168, 3 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 1, dynamic_warp_id 1, pc=168, 3 instructions)
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
Testing (warp_id 2, dynamic_warp_id 2, pc=168, 3 instructions)
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
Testing (warp_id 3, dynamic_warp_id 3, pc=168, 3 instructions)
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 101 ========== 

cluster::icnt_cycle() got new fetch for addr 139823420539136 (GLOBAL_ACC_R)
pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 101 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
Testing (warp_id 0, dynamic_warp_id 0, pc=168, 3 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 1, dynamic_warp_id 1, pc=168, 3 instructions)
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
Testing (warp_id 2, dynamic_warp_id 2, pc=168, 3 instructions)
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
Testing (warp_id 3, dynamic_warp_id 3, pc=168, 3 instructions)
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 102 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 102 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
Testing (warp_id 0, dynamic_warp_id 0, pc=168, 3 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 1, dynamic_warp_id 1, pc=168, 3 instructions)
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
Testing (warp_id 2, dynamic_warp_id 2, pc=168, 3 instructions)
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
Testing (warp_id 3, dynamic_warp_id 3, pc=168, 3 instructions)
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 103 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 103 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
Testing (warp_id 0, dynamic_warp_id 0, pc=168, 3 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 1, dynamic_warp_id 1, pc=168, 3 instructions)
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
Testing (warp_id 2, dynamic_warp_id 2, pc=168, 3 instructions)
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
Testing (warp_id 3, dynamic_warp_id 3, pc=168, 3 instructions)
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 104 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 104 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
Testing (warp_id 0, dynamic_warp_id 0, pc=168, 3 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 1, dynamic_warp_id 1, pc=168, 3 instructions)
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
Testing (warp_id 2, dynamic_warp_id 2, pc=168, 3 instructions)
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
Testing (warp_id 3, dynamic_warp_id 3, pc=168, 3 instructions)
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 105 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 105 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
Testing (warp_id 0, dynamic_warp_id 0, pc=168, 3 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 1, dynamic_warp_id 1, pc=168, 3 instructions)
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
Testing (warp_id 2, dynamic_warp_id 2, pc=168, 3 instructions)
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
Testing (warp_id 3, dynamic_warp_id 3, pc=168, 3 instructions)
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 106 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 106 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::fill(139823420538880)
baseline_cache is sector cache = 0
mshr_table::mark_ready(139823420538880, 0)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
Testing (warp_id 0, dynamic_warp_id 0, pc=168, 3 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 1, dynamic_warp_id 1, pc=168, 3 instructions)
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
Testing (warp_id 2, dynamic_warp_id 2, pc=168, 3 instructions)
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
Testing (warp_id 3, dynamic_warp_id 3, pc=168, 3 instructions)
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 107 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 107 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
Testing (warp_id 0, dynamic_warp_id 0, pc=168, 3 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 1, dynamic_warp_id 1, pc=168, 3 instructions)
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
Testing (warp_id 2, dynamic_warp_id 2, pc=168, 3 instructions)
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
Testing (warp_id 3, dynamic_warp_id 3, pc=168, 3 instructions)
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 108 ========== 

pop from 1 memory sub partitions
InterconnectInterface::HasBuffer(dev=1, size=136): _input_buffer_capacity = 9
InterconnectInterface::HasBuffer(dev=1, size=136): _input_buffer_capacity = 9
ROMAN INTERCONN PUSH from device 1 (device 1) to 0 (device 0) (subnet=1)
output queue size of (1, 0, 0) is now 1
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 108 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
Testing (warp_id 0, dynamic_warp_id 0, pc=168, 3 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 1, dynamic_warp_id 1, pc=168, 3 instructions)
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
Testing (warp_id 2, dynamic_warp_id 2, pc=168, 3 instructions)
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
Testing (warp_id 3, dynamic_warp_id 3, pc=168, 3 instructions)
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 109 ========== 

cluster::icnt_cycle() got new fetch for addr 139823420538880 (GLOBAL_ACC_R)
pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 109 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
Testing (warp_id 0, dynamic_warp_id 0, pc=168, 3 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 1, dynamic_warp_id 1, pc=168, 3 instructions)
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
Testing (warp_id 2, dynamic_warp_id 2, pc=168, 3 instructions)
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
Testing (warp_id 3, dynamic_warp_id 3, pc=168, 3 instructions)
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 110 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 110 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::fill(139823420539264)
baseline_cache is sector cache = 0
mshr_table::mark_ready(139823420539264, 0)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
Testing (warp_id 0, dynamic_warp_id 0, pc=168, 3 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 1, dynamic_warp_id 1, pc=168, 3 instructions)
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
Testing (warp_id 2, dynamic_warp_id 2, pc=168, 3 instructions)
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
Testing (warp_id 3, dynamic_warp_id 3, pc=168, 3 instructions)
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 111 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 111 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
Testing (warp_id 0, dynamic_warp_id 0, pc=168, 3 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 1, dynamic_warp_id 1, pc=168, 3 instructions)
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
Testing (warp_id 2, dynamic_warp_id 2, pc=168, 3 instructions)
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
Testing (warp_id 3, dynamic_warp_id 3, pc=168, 3 instructions)
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 112 ========== 

pop from 1 memory sub partitions
InterconnectInterface::HasBuffer(dev=1, size=40): _input_buffer_capacity = 9
InterconnectInterface::HasBuffer(dev=1, size=40): _input_buffer_capacity = 9
ROMAN INTERCONN PUSH from device 1 (device 1) to 0 (device 0) (subnet=1)
output queue size of (1, 0, 0) is now 1
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 112 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
Testing (warp_id 0, dynamic_warp_id 0, pc=168, 3 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 1, dynamic_warp_id 1, pc=168, 3 instructions)
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
Testing (warp_id 2, dynamic_warp_id 2, pc=168, 3 instructions)
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
Testing (warp_id 3, dynamic_warp_id 3, pc=168, 3 instructions)
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 113 ========== 

cluster::icnt_cycle() got new fetch for addr 139823420539264 (GLOBAL_ACC_R)
pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 113 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
Testing (warp_id 0, dynamic_warp_id 0, pc=168, 3 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 1, dynamic_warp_id 1, pc=168, 3 instructions)
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
Testing (warp_id 2, dynamic_warp_id 2, pc=168, 3 instructions)
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
Testing (warp_id 3, dynamic_warp_id 3, pc=168, 3 instructions)
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 114 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 114 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
Testing (warp_id 0, dynamic_warp_id 0, pc=168, 3 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 1, dynamic_warp_id 1, pc=168, 3 instructions)
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
Testing (warp_id 2, dynamic_warp_id 2, pc=168, 3 instructions)
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
Testing (warp_id 3, dynamic_warp_id 3, pc=168, 3 instructions)
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 115 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 115 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
Testing (warp_id 0, dynamic_warp_id 0, pc=168, 3 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 1, dynamic_warp_id 1, pc=168, 3 instructions)
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
Testing (warp_id 2, dynamic_warp_id 2, pc=168, 3 instructions)
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
Testing (warp_id 3, dynamic_warp_id 3, pc=168, 3 instructions)
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 116 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 116 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
Testing (warp_id 0, dynamic_warp_id 0, pc=168, 3 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 1, dynamic_warp_id 1, pc=168, 3 instructions)
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
Testing (warp_id 2, dynamic_warp_id 2, pc=168, 3 instructions)
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
Testing (warp_id 3, dynamic_warp_id 3, pc=168, 3 instructions)
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 117 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 117 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
Testing (warp_id 0, dynamic_warp_id 0, pc=168, 3 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 1, dynamic_warp_id 1, pc=168, 3 instructions)
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
Testing (warp_id 2, dynamic_warp_id 2, pc=168, 3 instructions)
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
Testing (warp_id 3, dynamic_warp_id 3, pc=168, 3 instructions)
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 118 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 118 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
Testing (warp_id 0, dynamic_warp_id 0, pc=168, 3 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 1, dynamic_warp_id 1, pc=168, 3 instructions)
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
Testing (warp_id 2, dynamic_warp_id 2, pc=168, 3 instructions)
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
Testing (warp_id 3, dynamic_warp_id 3, pc=168, 3 instructions)
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 119 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 119 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
Testing (warp_id 0, dynamic_warp_id 0, pc=168, 3 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 1, dynamic_warp_id 1, pc=168, 3 instructions)
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
Testing (warp_id 2, dynamic_warp_id 2, pc=168, 3 instructions)
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
Testing (warp_id 3, dynamic_warp_id 3, pc=168, 3 instructions)
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 120 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 120 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
Testing (warp_id 0, dynamic_warp_id 0, pc=168, 3 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 1, dynamic_warp_id 1, pc=168, 3 instructions)
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
Testing (warp_id 2, dynamic_warp_id 2, pc=168, 3 instructions)
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
Testing (warp_id 3, dynamic_warp_id 3, pc=168, 3 instructions)
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 121 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 121 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
Testing (warp_id 0, dynamic_warp_id 0, pc=168, 3 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 1, dynamic_warp_id 1, pc=168, 3 instructions)
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
Testing (warp_id 2, dynamic_warp_id 2, pc=168, 3 instructions)
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
Testing (warp_id 3, dynamic_warp_id 3, pc=168, 3 instructions)
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 122 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 122 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
Testing (warp_id 0, dynamic_warp_id 0, pc=168, 3 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 1, dynamic_warp_id 1, pc=168, 3 instructions)
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
Testing (warp_id 2, dynamic_warp_id 2, pc=168, 3 instructions)
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
Testing (warp_id 3, dynamic_warp_id 3, pc=168, 3 instructions)
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 123 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 123 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
Testing (warp_id 0, dynamic_warp_id 0, pc=168, 3 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 1, dynamic_warp_id 1, pc=168, 3 instructions)
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
Testing (warp_id 2, dynamic_warp_id 2, pc=168, 3 instructions)
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
Testing (warp_id 3, dynamic_warp_id 3, pc=168, 3 instructions)
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 124 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 124 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
Testing (warp_id 0, dynamic_warp_id 0, pc=168, 3 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 1, dynamic_warp_id 1, pc=168, 3 instructions)
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
Testing (warp_id 2, dynamic_warp_id 2, pc=168, 3 instructions)
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
Testing (warp_id 3, dynamic_warp_id 3, pc=168, 3 instructions)
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 125 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 125 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
Testing (warp_id 0, dynamic_warp_id 0, pc=168, 3 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 1, dynamic_warp_id 1, pc=168, 3 instructions)
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
Testing (warp_id 2, dynamic_warp_id 2, pc=168, 3 instructions)
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
Testing (warp_id 3, dynamic_warp_id 3, pc=168, 3 instructions)
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 126 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 126 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
Testing (warp_id 0, dynamic_warp_id 0, pc=168, 3 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 1, dynamic_warp_id 1, pc=168, 3 instructions)
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
Testing (warp_id 2, dynamic_warp_id 2, pc=168, 3 instructions)
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
Testing (warp_id 3, dynamic_warp_id 3, pc=168, 3 instructions)
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 127 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 127 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
Testing (warp_id 0, dynamic_warp_id 0, pc=168, 3 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 1, dynamic_warp_id 1, pc=168, 3 instructions)
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
Testing (warp_id 2, dynamic_warp_id 2, pc=168, 3 instructions)
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
Testing (warp_id 3, dynamic_warp_id 3, pc=168, 3 instructions)
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 128 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 128 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
Testing (warp_id 0, dynamic_warp_id 0, pc=168, 3 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 1, dynamic_warp_id 1, pc=168, 3 instructions)
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
Testing (warp_id 2, dynamic_warp_id 2, pc=168, 3 instructions)
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
Testing (warp_id 3, dynamic_warp_id 3, pc=168, 3 instructions)
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 129 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 129 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
Testing (warp_id 0, dynamic_warp_id 0, pc=168, 3 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 1, dynamic_warp_id 1, pc=168, 3 instructions)
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
Testing (warp_id 2, dynamic_warp_id 2, pc=168, 3 instructions)
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
Testing (warp_id 3, dynamic_warp_id 3, pc=168, 3 instructions)
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 130 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 130 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
Testing (warp_id 0, dynamic_warp_id 0, pc=168, 3 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 1, dynamic_warp_id 1, pc=168, 3 instructions)
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
Testing (warp_id 2, dynamic_warp_id 2, pc=168, 3 instructions)
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
Testing (warp_id 3, dynamic_warp_id 3, pc=168, 3 instructions)
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 131 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 131 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
Testing (warp_id 0, dynamic_warp_id 0, pc=168, 3 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 1, dynamic_warp_id 1, pc=168, 3 instructions)
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
Testing (warp_id 2, dynamic_warp_id 2, pc=168, 3 instructions)
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
Testing (warp_id 3, dynamic_warp_id 3, pc=168, 3 instructions)
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 132 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 132 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
Testing (warp_id 0, dynamic_warp_id 0, pc=168, 3 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 1, dynamic_warp_id 1, pc=168, 3 instructions)
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
Testing (warp_id 2, dynamic_warp_id 2, pc=168, 3 instructions)
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
Testing (warp_id 3, dynamic_warp_id 3, pc=168, 3 instructions)
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 133 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 133 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
Testing (warp_id 0, dynamic_warp_id 0, pc=168, 3 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 1, dynamic_warp_id 1, pc=168, 3 instructions)
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
Testing (warp_id 2, dynamic_warp_id 2, pc=168, 3 instructions)
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
Testing (warp_id 3, dynamic_warp_id 3, pc=168, 3 instructions)
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 134 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 134 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
Testing (warp_id 0, dynamic_warp_id 0, pc=168, 3 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 1, dynamic_warp_id 1, pc=168, 3 instructions)
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
Testing (warp_id 2, dynamic_warp_id 2, pc=168, 3 instructions)
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
Testing (warp_id 3, dynamic_warp_id 3, pc=168, 3 instructions)
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 135 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 135 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
Testing (warp_id 0, dynamic_warp_id 0, pc=168, 3 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 1, dynamic_warp_id 1, pc=168, 3 instructions)
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
Testing (warp_id 2, dynamic_warp_id 2, pc=168, 3 instructions)
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
Testing (warp_id 3, dynamic_warp_id 3, pc=168, 3 instructions)
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 136 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 136 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
Testing (warp_id 0, dynamic_warp_id 0, pc=168, 3 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 1, dynamic_warp_id 1, pc=168, 3 instructions)
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
Testing (warp_id 2, dynamic_warp_id 2, pc=168, 3 instructions)
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
Testing (warp_id 3, dynamic_warp_id 3, pc=168, 3 instructions)
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 137 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 137 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
Testing (warp_id 0, dynamic_warp_id 0, pc=168, 3 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 1, dynamic_warp_id 1, pc=168, 3 instructions)
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
Testing (warp_id 2, dynamic_warp_id 2, pc=168, 3 instructions)
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
Testing (warp_id 3, dynamic_warp_id 3, pc=168, 3 instructions)
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 138 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 138 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
Testing (warp_id 0, dynamic_warp_id 0, pc=168, 3 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 1, dynamic_warp_id 1, pc=168, 3 instructions)
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
Testing (warp_id 2, dynamic_warp_id 2, pc=168, 3 instructions)
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
Testing (warp_id 3, dynamic_warp_id 3, pc=168, 3 instructions)
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 139 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 139 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
Testing (warp_id 0, dynamic_warp_id 0, pc=168, 3 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 1, dynamic_warp_id 1, pc=168, 3 instructions)
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
Testing (warp_id 2, dynamic_warp_id 2, pc=168, 3 instructions)
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
Testing (warp_id 3, dynamic_warp_id 3, pc=168, 3 instructions)
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 140 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 140 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::fill(4026531968)
baseline_cache is sector cache = 0
mshr_table::mark_ready(4026531968, 0)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
Testing (warp_id 0, dynamic_warp_id 0, pc=168, 3 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 1, dynamic_warp_id 1, pc=168, 3 instructions)
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
Testing (warp_id 2, dynamic_warp_id 2, pc=168, 3 instructions)
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
Testing (warp_id 3, dynamic_warp_id 3, pc=168, 3 instructions)
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 141 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 141 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
Testing (warp_id 0, dynamic_warp_id 0, pc=168, 3 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 1, dynamic_warp_id 1, pc=168, 3 instructions)
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
Testing (warp_id 2, dynamic_warp_id 2, pc=168, 3 instructions)
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
Testing (warp_id 3, dynamic_warp_id 3, pc=168, 3 instructions)
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 142 ========== 

pop from 1 memory sub partitions
InterconnectInterface::HasBuffer(dev=1, size=136): _input_buffer_capacity = 9
InterconnectInterface::HasBuffer(dev=1, size=136): _input_buffer_capacity = 9
ROMAN INTERCONN PUSH from device 1 (device 1) to 0 (device 0) (subnet=1)
output queue size of (1, 0, 0) is now 1
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 142 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
Testing (warp_id 0, dynamic_warp_id 0, pc=168, 3 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 1, dynamic_warp_id 1, pc=168, 3 instructions)
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
Testing (warp_id 2, dynamic_warp_id 2, pc=168, 3 instructions)
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
Testing (warp_id 3, dynamic_warp_id 3, pc=168, 3 instructions)
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 143 ========== 

cluster::icnt_cycle() got new fetch for addr 4026531968 (INST_ACC_R)
pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 143 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
Testing (warp_id 0, dynamic_warp_id 0, pc=168, 3 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 1, dynamic_warp_id 1, pc=168, 3 instructions)
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
Testing (warp_id 2, dynamic_warp_id 2, pc=168, 3 instructions)
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
Testing (warp_id 3, dynamic_warp_id 3, pc=168, 3 instructions)
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 144 ========== 

baseline_cache::fill(4026531968)
baseline_cache is sector cache = 0
cache_config::set_index(4026531968)
cache_config::hash_function(4026531968)
mshr_table::mark_ready(4026531968, 0)
pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 144 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
Testing (warp_id 0, dynamic_warp_id 0, pc=168, 3 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 1, dynamic_warp_id 1, pc=168, 3 instructions)
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
Testing (warp_id 2, dynamic_warp_id 2, pc=168, 3 instructions)
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
Testing (warp_id 3, dynamic_warp_id 3, pc=168, 3 instructions)
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=1
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 145 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 145 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
Testing (warp_id 0, dynamic_warp_id 0, pc=168, 3 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 1, dynamic_warp_id 1, pc=168, 3 instructions)
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
Testing (warp_id 2, dynamic_warp_id 2, pc=168, 3 instructions)
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
Testing (warp_id 3, dynamic_warp_id 3, pc=168, 3 instructions)
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty

trace_shader_core_ctx::decode() valid=1
====> trace_shd_warp_t::get_next_trace_inst(): opcode = IADD.X (OP_IADD, 31)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = LDG.E.CG (OP_LDG, 72)
pI1 = 8
====> trace_shd_warp_t::get_next_trace_inst(): opcode = IADD (OP_IADD, 31)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = IADD.X (OP_IADD, 31)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = FADD (OP_FADD, 1)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = STG.E (OP_STG, 76)

trace_shader_core_ctx::fetch() valid=0 access_ready=1
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 146 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 146 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
Testing (warp_id 0, dynamic_warp_id 0, pc=168, 3 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 1, dynamic_warp_id 1, pc=232, 3 instructions)
==>> ROMAN: warp 1 trace done 0 (21/23) functional done 0

trace_shader_core_ctx::decode() valid=1
====> trace_shd_warp_t::get_next_trace_inst(): opcode = IADD.X (OP_IADD, 31)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = LDG.E.CG (OP_LDG, 72)
pI1 = 8
====> trace_shd_warp_t::get_next_trace_inst(): opcode = IADD (OP_IADD, 31)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = IADD.X (OP_IADD, 31)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = FADD (OP_FADD, 1)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = STG.E (OP_STG, 76)

trace_shader_core_ctx::fetch() valid=0 access_ready=1
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 147 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 147 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
Testing (warp_id 1, dynamic_warp_id 1, pc=232, 3 instructions)
==>> ROMAN: warp 1 trace done 0 (21/23) functional done 0

trace_shader_core_ctx::decode() valid=1
====> trace_shd_warp_t::get_next_trace_inst(): opcode = IADD.X (OP_IADD, 31)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = LDG.E.CG (OP_LDG, 72)
pI1 = 8
====> trace_shd_warp_t::get_next_trace_inst(): opcode = IADD (OP_IADD, 31)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = IADD.X (OP_IADD, 31)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = FADD (OP_FADD, 1)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = STG.E (OP_STG, 76)

trace_shader_core_ctx::fetch() valid=0 access_ready=1
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 148 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 148 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
Testing (warp_id 1, dynamic_warp_id 1, pc=232, 3 instructions)
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
Testing (warp_id 0, dynamic_warp_id 0, pc=168, 3 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 2, dynamic_warp_id 2, pc=232, 3 instructions)
==>> ROMAN: warp 2 trace done 0 (21/23) functional done 0

trace_shader_core_ctx::decode() valid=1
====> trace_shd_warp_t::get_next_trace_inst(): opcode = IADD.X (OP_IADD, 31)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = LDG.E.CG (OP_LDG, 72)
pI1 = 8
====> trace_shd_warp_t::get_next_trace_inst(): opcode = IADD (OP_IADD, 31)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = IADD.X (OP_IADD, 31)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = FADD (OP_FADD, 1)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = STG.E (OP_STG, 76)

trace_shader_core_ctx::fetch() valid=0 access_ready=0
m_L1I->access(addr=4026532072)
read_only_cache::access(addr=4026532072)
cache_config::set_index(4026531968)
cache_config::hash_function(4026531968)
cache_config::set_index(4026531968)
cache_config::hash_function(4026531968)
m_L1I->access(addr=4026532072) -> hit = 1
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 149 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 149 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
Testing (warp_id 2, dynamic_warp_id 2, pc=232, 3 instructions)
==>> ROMAN: warp 2 trace done 0 (21/23) functional done 0

trace_shader_core_ctx::decode() valid=1
====> trace_shd_warp_t::get_next_trace_inst(): opcode = NOP (OP_NOP, 121)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = EXIT (OP_EXIT, 104)
pI1 = 17

trace_shader_core_ctx::fetch() valid=0 access_ready=0
m_L1I->access(addr=4026532072)
read_only_cache::access(addr=4026532072)
cache_config::set_index(4026531968)
cache_config::hash_function(4026531968)
cache_config::set_index(4026531968)
cache_config::hash_function(4026531968)
m_L1I->access(addr=4026532072) -> hit = 1
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 150 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 150 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
Testing (warp_id 2, dynamic_warp_id 2, pc=232, 3 instructions)
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
Testing (warp_id 0, dynamic_warp_id 0, pc=232, 3 instructions)
==>> ROMAN: warp 0 trace done 0 (21/23) functional done 0

trace_shader_core_ctx::decode() valid=1
====> trace_shd_warp_t::get_next_trace_inst(): opcode = NOP (OP_NOP, 121)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = EXIT (OP_EXIT, 104)
pI1 = 17

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 151 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 151 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
InterconnectInterface::HasBuffer(dev=0, size=8): _input_buffer_capacity = 9
ldst_unit: icnt::push(139823420539520)
InterconnectInterface::HasBuffer(dev=0, size=8): _input_buffer_capacity = 9
ROMAN INTERCONN PUSH from device 0 (device 0) to 1 (device 1) (subnet=0)
output queue size of (0, 1, 0) is now 1
Testing (warp_id 0, dynamic_warp_id 0, pc=232, 3 instructions)
==>> ROMAN: warp 0 trace done 0 (21/23) functional done 0

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
m_L1I->access(addr=4026532072)
read_only_cache::access(addr=4026532072)
cache_config::set_index(4026531968)
cache_config::hash_function(4026531968)
cache_config::set_index(4026531968)
cache_config::hash_function(4026531968)
m_L1I->access(addr=4026532072) -> hit = 1
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 152 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
got new GLOBAL_ACC_R fetch for addr 139823420539520 from mem sub partition 0 (1)
memory sub partition cache cycle 152 ([1;31m rop queue size=1, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
InterconnectInterface::HasBuffer(dev=0, size=136): _input_buffer_capacity = 9
ldst_unit: icnt::push(139823420540032)
InterconnectInterface::HasBuffer(dev=0, size=136): _input_buffer_capacity = 9
ROMAN INTERCONN PUSH from device 0 (device 0) to 1 (device 1) (subnet=0)
output queue size of (0, 1, 0) is now 1
Testing (warp_id 0, dynamic_warp_id 0, pc=232, 3 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
==>> ROMAN: warp 1 trace done 1 (23/23) functional done 1

trace_shader_core_ctx::decode() valid=1
====> trace_shd_warp_t::get_next_trace_inst(): opcode = NOP (OP_NOP, 121)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = EXIT (OP_EXIT, 104)
pI1 = 17

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 153 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
got new GLOBAL_ACC_W fetch for addr 139823420540032 from mem sub partition 0 (1)
memory sub partition cache cycle 153 ([1;31m rop queue size=1, icnt to l2 queue size=1 [0m)
baseline_cache::cycle() miss_queue_size = 0
data_cache::access(139823420539520, write = 0, size = 128, block = 139823420539520, GLOBAL_ACC_R)
cache_config::set_index(139823420539520)
cache_config::hash_function(139823420539520)
baseline_cache::send_read_request(addr=139823420539520, block=139823420539520)
cache_config::set_index(139823420539520)
cache_config::hash_function(139823420539520)
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
InterconnectInterface::HasBuffer(dev=0, size=8): _input_buffer_capacity = 9
ldst_unit: icnt::push(139823420539648)
InterconnectInterface::HasBuffer(dev=0, size=8): _input_buffer_capacity = 9
ROMAN INTERCONN PUSH from device 0 (device 0) to 1 (device 1) (subnet=0)
output queue size of (0, 1, 0) is now 1
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as waiting for barrier
==>> ROMAN: warp 0 trace done 1 (23/23) functional done 1

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 154 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
got new GLOBAL_ACC_R fetch for addr 139823420539648 from mem sub partition 0 (1)
memory sub partition cache cycle 154 ([1;31m rop queue size=1, icnt to l2 queue size=1 [0m)
baseline_cache::cycle() miss_queue_size = 1
baseline_cache: memport::push(139823420539520)
data_cache::access(139823420540032, write = 1, size = 128, block = 139823420540032, GLOBAL_ACC_W)
cache_config::set_index(139823420540032)
cache_config::hash_function(139823420540032)
data_cache::send_write_request(...)
baseline_cache::send_read_request(addr=139823420540032, block=139823420540032)
cache_config::set_index(139823420540032)
cache_config::hash_function(139823420540032)
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
InterconnectInterface::HasBuffer(dev=0, size=136): _input_buffer_capacity = 9
ldst_unit: icnt::push(139823420540160)
InterconnectInterface::HasBuffer(dev=0, size=136): _input_buffer_capacity = 9
ROMAN INTERCONN PUSH from device 0 (device 0) to 1 (device 1) (subnet=0)
output queue size of (0, 1, 0) is now 1
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as waiting for barrier
==>> ROMAN: warp 2 trace done 1 (23/23) functional done 1

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 155 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
got new GLOBAL_ACC_W fetch for addr 139823420540160 from mem sub partition 0 (1)
memory sub partition cache cycle 155 ([1;31m rop queue size=1, icnt to l2 queue size=1 [0m)
baseline_cache::cycle() miss_queue_size = 2
baseline_cache: memport::push(139823420540032)
data_cache::access(139823420539648, write = 0, size = 128, block = 139823420539648, GLOBAL_ACC_R)
cache_config::set_index(139823420539648)
cache_config::hash_function(139823420539648)
baseline_cache::send_read_request(addr=139823420539648, block=139823420539648)
cache_config::set_index(139823420539648)
cache_config::hash_function(139823420539648)
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
InterconnectInterface::HasBuffer(dev=0, size=8): _input_buffer_capacity = 9
ldst_unit: icnt::push(139823420539392)
InterconnectInterface::HasBuffer(dev=0, size=8): _input_buffer_capacity = 9
ROMAN INTERCONN PUSH from device 0 (device 0) to 1 (device 1) (subnet=0)
output queue size of (0, 1, 0) is now 1
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as waiting for barrier
Testing (warp_id 3, dynamic_warp_id 3, pc=232, 3 instructions)
==>> ROMAN: warp 3 trace done 0 (21/23) functional done 0

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 156 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
got new GLOBAL_ACC_R fetch for addr 139823420539392 from mem sub partition 0 (1)
memory sub partition cache cycle 156 ([1;31m rop queue size=1, icnt to l2 queue size=1 [0m)
baseline_cache::cycle() miss_queue_size = 2
baseline_cache: memport::push(139823420540032)
data_cache::access(139823420540160, write = 1, size = 128, block = 139823420540160, GLOBAL_ACC_W)
cache_config::set_index(139823420540160)
cache_config::hash_function(139823420540160)
data_cache::send_write_request(...)
baseline_cache::send_read_request(addr=139823420540160, block=139823420540160)
cache_config::set_index(139823420540160)
cache_config::hash_function(139823420540160)
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
InterconnectInterface::HasBuffer(dev=0, size=136): _input_buffer_capacity = 9
ldst_unit: icnt::push(139823420539904)
InterconnectInterface::HasBuffer(dev=0, size=136): _input_buffer_capacity = 9
ROMAN INTERCONN PUSH from device 0 (device 0) to 1 (device 1) (subnet=0)
output queue size of (0, 1, 0) is now 1
Testing (warp_id 3, dynamic_warp_id 3, pc=232, 3 instructions)
==>> ROMAN: warp 3 trace done 0 (21/23) functional done 0

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
m_L1I->access(addr=4026532072)
read_only_cache::access(addr=4026532072)
cache_config::set_index(4026531968)
cache_config::hash_function(4026531968)
cache_config::set_index(4026531968)
cache_config::hash_function(4026531968)
m_L1I->access(addr=4026532072) -> hit = 1
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 157 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
got new GLOBAL_ACC_W fetch for addr 139823420539904 from mem sub partition 0 (1)
memory sub partition cache cycle 157 ([1;31m rop queue size=1, icnt to l2 queue size=1 [0m)
baseline_cache::cycle() miss_queue_size = 3
baseline_cache: memport::push(139823420539648)
data_cache::access(139823420539392, write = 0, size = 128, block = 139823420539392, GLOBAL_ACC_R)
cache_config::set_index(139823420539392)
cache_config::hash_function(139823420539392)
baseline_cache::send_read_request(addr=139823420539392, block=139823420539392)
cache_config::set_index(139823420539392)
cache_config::hash_function(139823420539392)
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
Testing (warp_id 3, dynamic_warp_id 3, pc=232, 3 instructions)
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as waiting for barrier
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as waiting for barrier
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as waiting for barrier

trace_shader_core_ctx::decode() valid=1
====> trace_shd_warp_t::get_next_trace_inst(): opcode = NOP (OP_NOP, 121)
====> trace_shd_warp_t::get_next_trace_inst(): opcode = EXIT (OP_EXIT, 104)
pI1 = 17

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 158 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 158 ([1;31m rop queue size=0, icnt to l2 queue size=1 [0m)
baseline_cache::cycle() miss_queue_size = 3
baseline_cache: memport::push(139823420540160)
data_cache::access(139823420539904, write = 1, size = 128, block = 139823420539904, GLOBAL_ACC_W)
cache_config::set_index(139823420539904)
cache_config::hash_function(139823420539904)
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
==>> ROMAN: warp 3 trace done 1 (23/23) functional done 1

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 159 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 159 ([1;31m rop queue size=0, icnt to l2 queue size=1 [0m)
baseline_cache::cycle() miss_queue_size = 2
baseline_cache: memport::push(139823420540160)
data_cache::access(139823420539904, write = 1, size = 128, block = 139823420539904, GLOBAL_ACC_W)
cache_config::set_index(139823420539904)
cache_config::hash_function(139823420539904)
data_cache::send_write_request(...)
baseline_cache::send_read_request(addr=139823420539904, block=139823420539904)
cache_config::set_index(139823420539904)
cache_config::hash_function(139823420539904)
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as waiting for barrier
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as waiting for barrier
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as waiting for barrier
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as waiting for barrier

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 160 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 160 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 3
baseline_cache: memport::push(139823420539392)
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
InterconnectInterface::HasBuffer(dev=0, size=8): _input_buffer_capacity = 9
ldst_unit: icnt::push(139823420539776)
InterconnectInterface::HasBuffer(dev=0, size=8): _input_buffer_capacity = 9
ROMAN INTERCONN PUSH from device 0 (device 0) to 1 (device 1) (subnet=0)
output queue size of (0, 1, 0) is now 1
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as waiting for barrier
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as waiting for barrier
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as waiting for barrier
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as waiting for barrier

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 161 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
got new GLOBAL_ACC_R fetch for addr 139823420539776 from mem sub partition 0 (1)
memory sub partition cache cycle 161 ([1;31m rop queue size=1, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 2
baseline_cache: memport::push(139823420539904)
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
InterconnectInterface::HasBuffer(dev=0, size=40): _input_buffer_capacity = 9
ldst_unit: icnt::push(139823420540288)
InterconnectInterface::HasBuffer(dev=0, size=40): _input_buffer_capacity = 9
ROMAN INTERCONN PUSH from device 0 (device 0) to 1 (device 1) (subnet=0)
output queue size of (0, 1, 0) is now 1
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as waiting for barrier
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as waiting for barrier
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as waiting for barrier
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as waiting for barrier

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 162 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
got new GLOBAL_ACC_W fetch for addr 139823420540288 from mem sub partition 0 (1)
memory sub partition cache cycle 162 ([1;31m rop queue size=1, icnt to l2 queue size=1 [0m)
baseline_cache::cycle() miss_queue_size = 1
baseline_cache: memport::push(139823420539904)
data_cache::access(139823420539776, write = 0, size = 32, block = 139823420539776, GLOBAL_ACC_R)
cache_config::set_index(139823420539776)
cache_config::hash_function(139823420539776)
baseline_cache::send_read_request(addr=139823420539776, block=139823420539776)
cache_config::set_index(139823420539776)
cache_config::hash_function(139823420539776)
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as waiting for barrier
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as waiting for barrier
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as waiting for barrier
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as waiting for barrier

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 163 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 163 ([1;31m rop queue size=0, icnt to l2 queue size=1 [0m)
baseline_cache::cycle() miss_queue_size = 1
baseline_cache: memport::push(139823420539776)
data_cache::access(139823420540288, write = 1, size = 32, block = 139823420540288, GLOBAL_ACC_W)
cache_config::set_index(139823420540288)
cache_config::hash_function(139823420540288)
data_cache::send_write_request(...)
baseline_cache::send_read_request(addr=139823420540288, block=139823420540288)
cache_config::set_index(139823420540288)
cache_config::hash_function(139823420540288)
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as waiting for barrier
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as waiting for barrier
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as waiting for barrier
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as waiting for barrier

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 164 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 164 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 2
baseline_cache: memport::push(139823420540288)
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as waiting for barrier
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as waiting for barrier
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as waiting for barrier
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as waiting for barrier

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 165 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 165 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 1
baseline_cache: memport::push(139823420540288)
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as waiting for barrier
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as waiting for barrier
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as waiting for barrier
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as waiting for barrier

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 166 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 166 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as waiting for barrier
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as waiting for barrier
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as waiting for barrier
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as waiting for barrier

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 167 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 167 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as waiting for barrier
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as waiting for barrier
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as waiting for barrier
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as waiting for barrier

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 168 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 168 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as waiting for barrier
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as waiting for barrier
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as waiting for barrier
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as waiting for barrier

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 169 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 169 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as waiting for barrier
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as waiting for barrier
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as waiting for barrier
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as waiting for barrier

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 170 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 170 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as waiting for barrier
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as waiting for barrier
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as waiting for barrier
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as waiting for barrier

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 171 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 171 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as waiting for barrier
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as waiting for barrier
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as waiting for barrier
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as waiting for barrier

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 172 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 172 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as waiting for barrier
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as waiting for barrier
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as waiting for barrier
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as waiting for barrier

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 173 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 173 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as waiting for barrier
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as waiting for barrier
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as waiting for barrier
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as waiting for barrier

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 174 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 174 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as waiting for barrier
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as waiting for barrier
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as waiting for barrier
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as waiting for barrier

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 175 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 175 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as waiting for barrier
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as waiting for barrier
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as waiting for barrier
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as waiting for barrier

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 176 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 176 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as waiting for barrier
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as waiting for barrier
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as waiting for barrier
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as waiting for barrier

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 177 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 177 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as waiting for barrier
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as waiting for barrier
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as waiting for barrier
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as waiting for barrier

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 178 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 178 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::fill(139823420539648)
baseline_cache is sector cache = 0
mshr_table::mark_ready(139823420539648, 0)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as waiting for barrier
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as waiting for barrier
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as waiting for barrier
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as waiting for barrier

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 179 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 179 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as waiting for barrier
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as waiting for barrier
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as waiting for barrier
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as waiting for barrier

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 180 ========== 

pop from 1 memory sub partitions
InterconnectInterface::HasBuffer(dev=1, size=136): _input_buffer_capacity = 9
InterconnectInterface::HasBuffer(dev=1, size=136): _input_buffer_capacity = 9
ROMAN INTERCONN PUSH from device 1 (device 1) to 0 (device 0) (subnet=1)
output queue size of (1, 0, 0) is now 1
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 180 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as waiting for barrier
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as waiting for barrier
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as waiting for barrier
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as waiting for barrier

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 181 ========== 

cluster::icnt_cycle() got new fetch for addr 139823420539648 (GLOBAL_ACC_R)
pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 181 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as waiting for barrier
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as waiting for barrier
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as waiting for barrier
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as waiting for barrier

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 182 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 182 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as waiting for barrier
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as waiting for barrier
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as waiting for barrier
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as waiting for barrier

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 183 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 183 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as waiting for barrier
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as waiting for barrier
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as waiting for barrier
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as waiting for barrier

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 184 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 184 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as waiting for barrier
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as waiting for barrier
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as waiting for barrier
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as waiting for barrier

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 185 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 185 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as waiting for barrier
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as waiting for barrier
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as waiting for barrier
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as waiting for barrier

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 186 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 186 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as waiting for barrier
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as waiting for barrier
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as waiting for barrier
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as waiting for barrier

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 187 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 187 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as waiting for barrier
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as waiting for barrier
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as waiting for barrier
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as waiting for barrier

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 188 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 188 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as waiting for barrier
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as waiting for barrier
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as waiting for barrier
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as waiting for barrier

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 189 ========== 

pop from 1 memory sub partitions
InterconnectInterface::HasBuffer(dev=1, size=8): _input_buffer_capacity = 9
InterconnectInterface::HasBuffer(dev=1, size=8): _input_buffer_capacity = 9
ROMAN INTERCONN PUSH from device 1 (device 1) to 0 (device 0) (subnet=1)
output queue size of (1, 0, 0) is now 1
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 189 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as waiting for barrier
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as waiting for barrier
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as waiting for barrier
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as waiting for barrier

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 190 ========== 

cluster::icnt_cycle() got new fetch for addr 139823420540160 (GLOBAL_ACC_W)
pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 190 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as waiting for barrier
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as waiting for barrier
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as waiting for barrier
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as waiting for barrier

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 191 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 191 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as waiting for barrier
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as waiting for barrier
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as waiting for barrier
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as waiting for barrier

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 192 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 192 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as waiting for barrier
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as waiting for barrier
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as waiting for barrier

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 193 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 193 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as waiting for barrier
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as waiting for barrier
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as waiting for barrier

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 194 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 194 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as waiting for barrier
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as waiting for barrier
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as waiting for barrier

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 195 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 195 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as waiting for barrier
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as waiting for barrier
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as waiting for barrier

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 196 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 196 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as waiting for barrier
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as waiting for barrier
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as waiting for barrier

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 197 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 197 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as waiting for barrier
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as waiting for barrier
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as waiting for barrier

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 198 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 198 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as waiting for barrier
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as waiting for barrier
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as waiting for barrier

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 199 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 199 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as waiting for barrier
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as waiting for barrier
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as waiting for barrier

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 200 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 200 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as waiting for barrier
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as waiting for barrier
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as waiting for barrier

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 201 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 201 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as waiting for barrier
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as waiting for barrier
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as waiting for barrier

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 202 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 202 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as waiting for barrier
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as waiting for barrier
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as waiting for barrier

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 203 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 203 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as waiting for barrier
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as waiting for barrier
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as waiting for barrier

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 204 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 204 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as waiting for barrier
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as waiting for barrier
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as waiting for barrier

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 205 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 205 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as waiting for barrier
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as waiting for barrier
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as waiting for barrier

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 206 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 206 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as waiting for barrier
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as waiting for barrier
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as waiting for barrier

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 207 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 207 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as waiting for barrier
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as waiting for barrier
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as waiting for barrier

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 208 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 208 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as waiting for barrier
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as waiting for barrier
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as waiting for barrier

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 209 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 209 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as waiting for barrier
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as waiting for barrier
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as waiting for barrier

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 210 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 210 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as waiting for barrier
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as waiting for barrier
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as waiting for barrier

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 211 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 211 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as waiting for barrier
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as waiting for barrier
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as waiting for barrier

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 212 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 212 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as waiting for barrier
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as waiting for barrier
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as waiting for barrier

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 213 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 213 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::fill(139823420540160)
baseline_cache is sector cache = 0
mshr_table::mark_ready(139823420540160, 0)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as waiting for barrier
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as waiting for barrier
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as waiting for barrier

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 214 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 214 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as waiting for barrier
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as waiting for barrier
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as waiting for barrier

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 215 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 215 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as waiting for barrier
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as waiting for barrier
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as waiting for barrier

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 216 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 216 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as waiting for barrier
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as waiting for barrier
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as waiting for barrier

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 217 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 217 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as waiting for barrier
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as waiting for barrier
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as waiting for barrier

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 218 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 218 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as waiting for barrier
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as waiting for barrier
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as waiting for barrier

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 219 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 219 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as waiting for barrier
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as waiting for barrier
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as waiting for barrier

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 220 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 220 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as waiting for barrier
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as waiting for barrier
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as waiting for barrier

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 221 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 221 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::fill(139823420539392)
baseline_cache is sector cache = 0
mshr_table::mark_ready(139823420539392, 0)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as waiting for barrier
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as waiting for barrier
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as waiting for barrier

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 222 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 222 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as waiting for barrier
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as waiting for barrier
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as waiting for barrier

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 223 ========== 

pop from 1 memory sub partitions
InterconnectInterface::HasBuffer(dev=1, size=136): _input_buffer_capacity = 9
InterconnectInterface::HasBuffer(dev=1, size=136): _input_buffer_capacity = 9
ROMAN INTERCONN PUSH from device 1 (device 1) to 0 (device 0) (subnet=1)
output queue size of (1, 0, 0) is now 1
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 223 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as waiting for barrier
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as waiting for barrier
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as waiting for barrier

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 224 ========== 

cluster::icnt_cycle() got new fetch for addr 139823420539392 (GLOBAL_ACC_R)
pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 224 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as waiting for barrier
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as waiting for barrier
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as waiting for barrier

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 225 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 225 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as waiting for barrier
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as waiting for barrier
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as waiting for barrier

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 226 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 226 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as waiting for barrier
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as waiting for barrier
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as waiting for barrier

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 227 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 227 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as waiting for barrier
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as waiting for barrier
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as waiting for barrier

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 228 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 228 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as waiting for barrier
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as waiting for barrier
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as waiting for barrier

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 229 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 229 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::fill(139823420539520)
baseline_cache is sector cache = 0
mshr_table::mark_ready(139823420539520, 0)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as waiting for barrier
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as waiting for barrier
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as waiting for barrier

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 230 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 230 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as waiting for barrier
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as waiting for barrier
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as waiting for barrier

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 231 ========== 

pop from 1 memory sub partitions
InterconnectInterface::HasBuffer(dev=1, size=136): _input_buffer_capacity = 9
InterconnectInterface::HasBuffer(dev=1, size=136): _input_buffer_capacity = 9
ROMAN INTERCONN PUSH from device 1 (device 1) to 0 (device 0) (subnet=1)
output queue size of (1, 0, 0) is now 1
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 231 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as waiting for barrier
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as waiting for barrier
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as waiting for barrier

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 232 ========== 

cluster::icnt_cycle() got new fetch for addr 139823420539520 (GLOBAL_ACC_R)
pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 232 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as waiting for barrier
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as waiting for barrier
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as waiting for barrier

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 233 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 233 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as waiting for barrier
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as waiting for barrier
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as waiting for barrier

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 234 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 234 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as waiting for barrier
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as waiting for barrier
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as waiting for barrier

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 235 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 235 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as waiting for barrier
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as waiting for barrier
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as waiting for barrier

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 236 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 236 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as waiting for barrier
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as waiting for barrier
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as waiting for barrier

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 237 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 237 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as waiting for barrier
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as waiting for barrier
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as waiting for barrier

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 238 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 238 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as waiting for barrier
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as waiting for barrier
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as waiting for barrier

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 239 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 239 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as waiting for barrier
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as waiting for barrier
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as waiting for barrier

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 240 ========== 

pop from 1 memory sub partitions
InterconnectInterface::HasBuffer(dev=1, size=8): _input_buffer_capacity = 9
InterconnectInterface::HasBuffer(dev=1, size=8): _input_buffer_capacity = 9
ROMAN INTERCONN PUSH from device 1 (device 1) to 0 (device 0) (subnet=1)
output queue size of (1, 0, 0) is now 1
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 240 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as waiting for barrier
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as waiting for barrier
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as waiting for barrier

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 241 ========== 

cluster::icnt_cycle() got new fetch for addr 139823420539904 (GLOBAL_ACC_W)
pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 241 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as waiting for barrier
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as waiting for barrier
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as waiting for barrier

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 242 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 242 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as waiting for barrier
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as waiting for barrier
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as waiting for barrier

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 243 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 243 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as waiting for barrier
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as waiting for barrier

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 244 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 244 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as waiting for barrier
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as waiting for barrier

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 245 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 245 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as waiting for barrier
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as waiting for barrier

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 246 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 246 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as waiting for barrier
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as waiting for barrier

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 247 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 247 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as waiting for barrier
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as waiting for barrier

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 248 ========== 

pop from 1 memory sub partitions
InterconnectInterface::HasBuffer(dev=1, size=8): _input_buffer_capacity = 9
InterconnectInterface::HasBuffer(dev=1, size=8): _input_buffer_capacity = 9
ROMAN INTERCONN PUSH from device 1 (device 1) to 0 (device 0) (subnet=1)
output queue size of (1, 0, 0) is now 1
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 248 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as waiting for barrier
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as waiting for barrier

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 249 ========== 

cluster::icnt_cycle() got new fetch for addr 139823420540032 (GLOBAL_ACC_W)
pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 249 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as waiting for barrier
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as waiting for barrier

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 250 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 250 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as waiting for barrier
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as waiting for barrier

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 251 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 251 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as waiting for barrier

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 252 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 252 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as waiting for barrier

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 253 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 253 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as waiting for barrier

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 254 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 254 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as waiting for barrier

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 255 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 255 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as waiting for barrier

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 256 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 256 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as waiting for barrier

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 257 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 257 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as waiting for barrier

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 258 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 258 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as waiting for barrier

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 259 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 259 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as waiting for barrier

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 260 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 260 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as waiting for barrier

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 261 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 261 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as waiting for barrier

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 262 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 262 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as waiting for barrier

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 263 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 263 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as waiting for barrier

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 264 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 264 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as waiting for barrier

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 265 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 265 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as waiting for barrier

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 266 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 266 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as waiting for barrier

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 267 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 267 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as waiting for barrier

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 268 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 268 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as waiting for barrier

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 269 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 269 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as waiting for barrier

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 270 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 270 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as waiting for barrier

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 271 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 271 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as waiting for barrier

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 272 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 272 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::fill(139823420539904)
baseline_cache is sector cache = 0
mshr_table::mark_ready(139823420539904, 0)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as waiting for barrier

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 273 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 273 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as waiting for barrier

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 274 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 274 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as waiting for barrier

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 275 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 275 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as waiting for barrier

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 276 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 276 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as waiting for barrier

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 277 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 277 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as waiting for barrier

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 278 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 278 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as waiting for barrier

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 279 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 279 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as waiting for barrier

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 280 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 280 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::fill(139823420540032)
baseline_cache is sector cache = 0
mshr_table::mark_ready(139823420540032, 0)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as waiting for barrier

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 281 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 281 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as waiting for barrier

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 282 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 282 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as waiting for barrier

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 283 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 283 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as waiting for barrier

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 284 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 284 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as waiting for barrier

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 285 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 285 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as waiting for barrier

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 286 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 286 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as waiting for barrier

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 287 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 287 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as waiting for barrier

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 288 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 288 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::fill(139823420539776)
baseline_cache is sector cache = 0
mshr_table::mark_ready(139823420539776, 0)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as waiting for barrier

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 289 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 289 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as waiting for barrier

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 290 ========== 

pop from 1 memory sub partitions
InterconnectInterface::HasBuffer(dev=1, size=40): _input_buffer_capacity = 9
InterconnectInterface::HasBuffer(dev=1, size=40): _input_buffer_capacity = 9
ROMAN INTERCONN PUSH from device 1 (device 1) to 0 (device 0) (subnet=1)
output queue size of (1, 0, 0) is now 1
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 290 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as waiting for barrier

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 291 ========== 

cluster::icnt_cycle() got new fetch for addr 139823420539776 (GLOBAL_ACC_R)
pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 291 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as waiting for barrier

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 292 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 292 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as waiting for barrier

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 293 ========== 

pop from 1 memory sub partitions
InterconnectInterface::HasBuffer(dev=1, size=8): _input_buffer_capacity = 9
InterconnectInterface::HasBuffer(dev=1, size=8): _input_buffer_capacity = 9
ROMAN INTERCONN PUSH from device 1 (device 1) to 0 (device 0) (subnet=1)
output queue size of (1, 0, 0) is now 1
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 293 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as waiting for barrier

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 294 ========== 

cluster::icnt_cycle() got new fetch for addr 139823420540288 (GLOBAL_ACC_W)
pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 294 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as waiting for barrier

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 295 ========== 

pop from 1 memory sub partitions
cycle for 1 drams
move mem reqs from icnt to 1 mem partitions
memory sub partition cache cycle 295 ([1;31m rop queue size=0, icnt to l2 queue size=0 [0m)
baseline_cache::cycle() miss_queue_size = 0
icnt transfer
ROMAN INTERCONN ADVANCE
core cycle for 1 clusters
baseline_cache::cycle() miss_queue_size = 0
baseline_cache::cycle() miss_queue_size = 0
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as waiting for barrier

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
baseline_cache::cycle() miss_queue_size = 0
issueing block to core
kernel_name = _Z6vecAddIfEvPT_S1_S1_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 296
gpu_sim_insn = 1324
gpu_ipc =       4.4730
gpu_tot_sim_cycle = 296
gpu_tot_sim_insn = 1324
gpu_tot_ipc =       4.4730
gpu_tot_issued_cta = 1
gpu_occupancy = 16.3690% 
gpu_tot_occupancy = 16.3690% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0473
partiton_level_parallism_total  =       0.0473
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.0000
L2_BW  =       2.4322 GB/Sec
L2_BW_total  =       2.4322 GB/Sec
gpu_total_sim_rate=1324

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 40
	L1I_total_cache_misses = 36
	L1I_total_cache_miss_rate = 0.9000
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 36
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 34
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 40

Total_core_cache_fail_stats:
ctas_completed 1, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
6, 6, 6, 6, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 
gpgpu_n_tot_thrd_icount = 1536
gpgpu_n_tot_w_icount = 48
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8
gpgpu_n_mem_write_global = 4
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 200
gpgpu_n_store_insn = 100
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3	W0_Idle:251	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:4	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:1	W29:0	W30:0	W31:0	W32:40
single_issue_nums: WS0:40	
dual_issue_nums: WS0:4	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 64 {8:8,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 448 {40:1,136:3,}
traffic_breakdown_coretomem[INST_ACC_R] = 16 {8:2,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 896 {40:2,136:6,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 32 {8:4,}
traffic_breakdown_memtocore[INST_ACC_R] = 272 {136:2,}
maxmflatency = 134 
max_icnt2mem_latency = 1 
maxmrqlatency = 122 
max_icnt2sh_latency = 2 
mrq_lat_table:5 	1 	1 	0 	3 	3 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	2 	3 	5 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:        54        60         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  9.000000  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 18/4 = 4.500000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        28        28         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 56
min_bank_accesses = 0!
chip skew: 56/56 = 1.00
number of total write accesses:
dram[0]:         8         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 13
min_bank_accesses = 0!
chip skew: 13/13 = 1.00
average mf latency per bank:
dram[0]:          8        16    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:         86       134         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents
MSHR: tag=0x2d500580, atomic=0 1 entries : 0x5640efcf42a0 :  mf: uid=    56, sid00:w03, part=0, addr=0x139823420540288, load , size=128, unknown  status = IN_PARTITION_DRAM (295), 

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=296 n_nop=223 n_act=5 n_pre=3 n_ref_event=0 n_req=18 n_rd=40 n_rd_L2_A=12 n_write=13 n_wr_bk=0 bw_util=0.4392
n_activity=276 dram_eff=0.471
bk0: 28a 146i bk1: 24a 89i bk2: 0a 292i bk3: 0a 294i bk4: 0a 296i bk5: 0a 296i bk6: 0a 296i bk7: 0a 296i bk8: 0a 296i bk9: 0a 296i bk10: 0a 296i bk11: 0a 296i bk12: 0a 296i bk13: 0a 296i bk14: 0a 296i bk15: 0a 297i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.714286
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.602564
Bank_Level_Parallism_Col = 1.548837
Bank_Level_Parallism_Ready = 1.369231
write_to_read_ratio_blp_rw_average = 0.225581
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.439189 
total_CMD = 296 
util_bw = 130 
Wasted_Col = 91 
Wasted_Row = 15 
Idle = 60 

BW Util Bottlenecks: 
RCDc_limit = 45 
RCDWRc_limit = 0 
WTRc_limit = 43 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 43 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 296 
n_nop = 223 
Read = 40 
Write = 13 
L2_Alloc = 12 
L2_WB = 0 
n_act = 5 
n_pre = 3 
n_ref = 0 
n_req = 18 
total_req = 65 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 65 
Row_Bus_Util =  0.027027 
CoL_Bus_Util = 0.219595 
Either_Row_CoL_Bus_Util = 0.246622 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 2.368243 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=2.36824

========= L2 cache stats =========
L2_cache_bank[0]: Access = 14, Miss = 14, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
L2_total_cache_accesses = 14
L2_total_cache_misses = 14
L2_total_cache_miss_rate = 1.0000
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 1
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 1
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.176

icnt_total_pkts_mem_to_simt=48
icnt_total_pkts_simt_to_mem=27
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (1 samples)
	minimum = nan (1 samples)
	maximum = -nan (1 samples)
Network latency average = -nan (1 samples)
	minimum = nan (1 samples)
	maximum = -nan (1 samples)
Flit latency average = -nan (1 samples)
	minimum = nan (1 samples)
	maximum = -nan (1 samples)
Fragmentation average = -nan (1 samples)
	minimum = nan (1 samples)
	maximum = -nan (1 samples)
Injected packet rate average = -nan (1 samples)
	minimum = -nan (1 samples)
	maximum = -nan (1 samples)
Accepted packet rate average = -nan (1 samples)
	minimum = -nan (1 samples)
	maximum = -nan (1 samples)
Injected flit rate average = -nan (1 samples)
	minimum = -nan (1 samples)
	maximum = -nan (1 samples)
Accepted flit rate average = -nan (1 samples)
	minimum = -nan (1 samples)
	maximum = -nan (1 samples)
Injected packet size average = -nan (1 samples)
Accepted packet size average = -nan (1 samples)
Hops average = -nan (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 1 sec (1 sec)
gpgpu_simulation_rate = 1324 (inst/sec)
gpgpu_simulation_rate = 296 (cycle/sec)
gpgpu_silicon_slowdown = 5429054x
GPGPU-Sim: *** simulation thread exiting ***
GPGPU-Sim: *** exit detected ***
