Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Apr  7 20:35:17 2025
| Host         : LAPTOP-Q7AGJJ08 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  19          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.818        0.000                      0                  182        0.173        0.000                      0                  182        4.500        0.000                       0                    77  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               5.818        0.000                      0                  182        0.173        0.000                      0                  182        4.500        0.000                       0                    77  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        5.818ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.173ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.818ns  (required time - arrival time)
  Source:                 dec_ctr/forLoop_idx_0_327110816[0].dctr/D_val_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dec_ctr/forLoop_idx_0_327110816[3].dctr/D_val_q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.709ns  (logic 0.856ns (23.082%)  route 2.853ns (76.918%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.630     5.214    dec_ctr/forLoop_idx_0_327110816[0].dctr/CLK
    SLICE_X4Y14          FDRE                                         r  dec_ctr/forLoop_idx_0_327110816[0].dctr/D_val_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDRE (Prop_fdre_C_Q)         0.456     5.670 r  dec_ctr/forLoop_idx_0_327110816[0].dctr/D_val_q_reg[0]/Q
                         net (fo=8, routed)           1.084     6.754    dec_ctr/forLoop_idx_0_327110816[0].dctr/Q[0]
    SLICE_X4Y14          LUT2 (Prop_lut2_I1_O)        0.124     6.878 f  dec_ctr/forLoop_idx_0_327110816[0].dctr/D_val_q[5]_i_3__2/O
                         net (fo=1, routed)           0.421     7.299    dec_ctr/forLoop_idx_0_327110816[0].dctr/D_val_q[5]_i_3__2_n_0
    SLICE_X4Y15          LUT6 (Prop_lut6_I2_O)        0.124     7.423 r  dec_ctr/forLoop_idx_0_327110816[0].dctr/D_val_q[5]_i_1__3/O
                         net (fo=10, routed)          0.854     8.277    dec_ctr/forLoop_idx_0_327110816[2].dctr/D_val_q_reg[5]_1
    SLICE_X3Y14          LUT3 (Prop_lut3_I1_O)        0.152     8.429 r  dec_ctr/forLoop_idx_0_327110816[2].dctr/D_val_q[5]_i_1__1/O
                         net (fo=6, routed)           0.494     8.923    dec_ctr/forLoop_idx_0_327110816[3].dctr/D_val_q_reg[5]_4[0]
    SLICE_X4Y13          FDRE                                         r  dec_ctr/forLoop_idx_0_327110816[3].dctr/D_val_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.512    14.917    dec_ctr/forLoop_idx_0_327110816[3].dctr/CLK
    SLICE_X4Y13          FDRE                                         r  dec_ctr/forLoop_idx_0_327110816[3].dctr/D_val_q_reg[1]/C
                         clock pessimism              0.272    15.189    
                         clock uncertainty           -0.035    15.154    
    SLICE_X4Y13          FDRE (Setup_fdre_C_CE)      -0.413    14.741    dec_ctr/forLoop_idx_0_327110816[3].dctr/D_val_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.741    
                         arrival time                          -8.923    
  -------------------------------------------------------------------
                         slack                                  5.818    

Slack (MET) :             5.818ns  (required time - arrival time)
  Source:                 dec_ctr/forLoop_idx_0_327110816[0].dctr/D_val_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dec_ctr/forLoop_idx_0_327110816[3].dctr/D_val_q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.709ns  (logic 0.856ns (23.082%)  route 2.853ns (76.918%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.630     5.214    dec_ctr/forLoop_idx_0_327110816[0].dctr/CLK
    SLICE_X4Y14          FDRE                                         r  dec_ctr/forLoop_idx_0_327110816[0].dctr/D_val_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDRE (Prop_fdre_C_Q)         0.456     5.670 r  dec_ctr/forLoop_idx_0_327110816[0].dctr/D_val_q_reg[0]/Q
                         net (fo=8, routed)           1.084     6.754    dec_ctr/forLoop_idx_0_327110816[0].dctr/Q[0]
    SLICE_X4Y14          LUT2 (Prop_lut2_I1_O)        0.124     6.878 f  dec_ctr/forLoop_idx_0_327110816[0].dctr/D_val_q[5]_i_3__2/O
                         net (fo=1, routed)           0.421     7.299    dec_ctr/forLoop_idx_0_327110816[0].dctr/D_val_q[5]_i_3__2_n_0
    SLICE_X4Y15          LUT6 (Prop_lut6_I2_O)        0.124     7.423 r  dec_ctr/forLoop_idx_0_327110816[0].dctr/D_val_q[5]_i_1__3/O
                         net (fo=10, routed)          0.854     8.277    dec_ctr/forLoop_idx_0_327110816[2].dctr/D_val_q_reg[5]_1
    SLICE_X3Y14          LUT3 (Prop_lut3_I1_O)        0.152     8.429 r  dec_ctr/forLoop_idx_0_327110816[2].dctr/D_val_q[5]_i_1__1/O
                         net (fo=6, routed)           0.494     8.923    dec_ctr/forLoop_idx_0_327110816[3].dctr/D_val_q_reg[5]_4[0]
    SLICE_X4Y13          FDRE                                         r  dec_ctr/forLoop_idx_0_327110816[3].dctr/D_val_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.512    14.917    dec_ctr/forLoop_idx_0_327110816[3].dctr/CLK
    SLICE_X4Y13          FDRE                                         r  dec_ctr/forLoop_idx_0_327110816[3].dctr/D_val_q_reg[2]/C
                         clock pessimism              0.272    15.189    
                         clock uncertainty           -0.035    15.154    
    SLICE_X4Y13          FDRE (Setup_fdre_C_CE)      -0.413    14.741    dec_ctr/forLoop_idx_0_327110816[3].dctr/D_val_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.741    
                         arrival time                          -8.923    
  -------------------------------------------------------------------
                         slack                                  5.818    

Slack (MET) :             5.818ns  (required time - arrival time)
  Source:                 dec_ctr/forLoop_idx_0_327110816[0].dctr/D_val_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dec_ctr/forLoop_idx_0_327110816[3].dctr/D_val_q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.709ns  (logic 0.856ns (23.082%)  route 2.853ns (76.918%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.630     5.214    dec_ctr/forLoop_idx_0_327110816[0].dctr/CLK
    SLICE_X4Y14          FDRE                                         r  dec_ctr/forLoop_idx_0_327110816[0].dctr/D_val_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDRE (Prop_fdre_C_Q)         0.456     5.670 r  dec_ctr/forLoop_idx_0_327110816[0].dctr/D_val_q_reg[0]/Q
                         net (fo=8, routed)           1.084     6.754    dec_ctr/forLoop_idx_0_327110816[0].dctr/Q[0]
    SLICE_X4Y14          LUT2 (Prop_lut2_I1_O)        0.124     6.878 f  dec_ctr/forLoop_idx_0_327110816[0].dctr/D_val_q[5]_i_3__2/O
                         net (fo=1, routed)           0.421     7.299    dec_ctr/forLoop_idx_0_327110816[0].dctr/D_val_q[5]_i_3__2_n_0
    SLICE_X4Y15          LUT6 (Prop_lut6_I2_O)        0.124     7.423 r  dec_ctr/forLoop_idx_0_327110816[0].dctr/D_val_q[5]_i_1__3/O
                         net (fo=10, routed)          0.854     8.277    dec_ctr/forLoop_idx_0_327110816[2].dctr/D_val_q_reg[5]_1
    SLICE_X3Y14          LUT3 (Prop_lut3_I1_O)        0.152     8.429 r  dec_ctr/forLoop_idx_0_327110816[2].dctr/D_val_q[5]_i_1__1/O
                         net (fo=6, routed)           0.494     8.923    dec_ctr/forLoop_idx_0_327110816[3].dctr/D_val_q_reg[5]_4[0]
    SLICE_X4Y13          FDRE                                         r  dec_ctr/forLoop_idx_0_327110816[3].dctr/D_val_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.512    14.917    dec_ctr/forLoop_idx_0_327110816[3].dctr/CLK
    SLICE_X4Y13          FDRE                                         r  dec_ctr/forLoop_idx_0_327110816[3].dctr/D_val_q_reg[3]/C
                         clock pessimism              0.272    15.189    
                         clock uncertainty           -0.035    15.154    
    SLICE_X4Y13          FDRE (Setup_fdre_C_CE)      -0.413    14.741    dec_ctr/forLoop_idx_0_327110816[3].dctr/D_val_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.741    
                         arrival time                          -8.923    
  -------------------------------------------------------------------
                         slack                                  5.818    

Slack (MET) :             5.818ns  (required time - arrival time)
  Source:                 dec_ctr/forLoop_idx_0_327110816[0].dctr/D_val_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dec_ctr/forLoop_idx_0_327110816[3].dctr/D_val_q_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.709ns  (logic 0.856ns (23.082%)  route 2.853ns (76.918%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.630     5.214    dec_ctr/forLoop_idx_0_327110816[0].dctr/CLK
    SLICE_X4Y14          FDRE                                         r  dec_ctr/forLoop_idx_0_327110816[0].dctr/D_val_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDRE (Prop_fdre_C_Q)         0.456     5.670 r  dec_ctr/forLoop_idx_0_327110816[0].dctr/D_val_q_reg[0]/Q
                         net (fo=8, routed)           1.084     6.754    dec_ctr/forLoop_idx_0_327110816[0].dctr/Q[0]
    SLICE_X4Y14          LUT2 (Prop_lut2_I1_O)        0.124     6.878 f  dec_ctr/forLoop_idx_0_327110816[0].dctr/D_val_q[5]_i_3__2/O
                         net (fo=1, routed)           0.421     7.299    dec_ctr/forLoop_idx_0_327110816[0].dctr/D_val_q[5]_i_3__2_n_0
    SLICE_X4Y15          LUT6 (Prop_lut6_I2_O)        0.124     7.423 r  dec_ctr/forLoop_idx_0_327110816[0].dctr/D_val_q[5]_i_1__3/O
                         net (fo=10, routed)          0.854     8.277    dec_ctr/forLoop_idx_0_327110816[2].dctr/D_val_q_reg[5]_1
    SLICE_X3Y14          LUT3 (Prop_lut3_I1_O)        0.152     8.429 r  dec_ctr/forLoop_idx_0_327110816[2].dctr/D_val_q[5]_i_1__1/O
                         net (fo=6, routed)           0.494     8.923    dec_ctr/forLoop_idx_0_327110816[3].dctr/D_val_q_reg[5]_4[0]
    SLICE_X4Y13          FDRE                                         r  dec_ctr/forLoop_idx_0_327110816[3].dctr/D_val_q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.512    14.917    dec_ctr/forLoop_idx_0_327110816[3].dctr/CLK
    SLICE_X4Y13          FDRE                                         r  dec_ctr/forLoop_idx_0_327110816[3].dctr/D_val_q_reg[4]/C
                         clock pessimism              0.272    15.189    
                         clock uncertainty           -0.035    15.154    
    SLICE_X4Y13          FDRE (Setup_fdre_C_CE)      -0.413    14.741    dec_ctr/forLoop_idx_0_327110816[3].dctr/D_val_q_reg[4]
  -------------------------------------------------------------------
                         required time                         14.741    
                         arrival time                          -8.923    
  -------------------------------------------------------------------
                         slack                                  5.818    

Slack (MET) :             5.818ns  (required time - arrival time)
  Source:                 dec_ctr/forLoop_idx_0_327110816[0].dctr/D_val_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dec_ctr/forLoop_idx_0_327110816[3].dctr/D_val_q_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.709ns  (logic 0.856ns (23.082%)  route 2.853ns (76.918%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.630     5.214    dec_ctr/forLoop_idx_0_327110816[0].dctr/CLK
    SLICE_X4Y14          FDRE                                         r  dec_ctr/forLoop_idx_0_327110816[0].dctr/D_val_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDRE (Prop_fdre_C_Q)         0.456     5.670 r  dec_ctr/forLoop_idx_0_327110816[0].dctr/D_val_q_reg[0]/Q
                         net (fo=8, routed)           1.084     6.754    dec_ctr/forLoop_idx_0_327110816[0].dctr/Q[0]
    SLICE_X4Y14          LUT2 (Prop_lut2_I1_O)        0.124     6.878 f  dec_ctr/forLoop_idx_0_327110816[0].dctr/D_val_q[5]_i_3__2/O
                         net (fo=1, routed)           0.421     7.299    dec_ctr/forLoop_idx_0_327110816[0].dctr/D_val_q[5]_i_3__2_n_0
    SLICE_X4Y15          LUT6 (Prop_lut6_I2_O)        0.124     7.423 r  dec_ctr/forLoop_idx_0_327110816[0].dctr/D_val_q[5]_i_1__3/O
                         net (fo=10, routed)          0.854     8.277    dec_ctr/forLoop_idx_0_327110816[2].dctr/D_val_q_reg[5]_1
    SLICE_X3Y14          LUT3 (Prop_lut3_I1_O)        0.152     8.429 r  dec_ctr/forLoop_idx_0_327110816[2].dctr/D_val_q[5]_i_1__1/O
                         net (fo=6, routed)           0.494     8.923    dec_ctr/forLoop_idx_0_327110816[3].dctr/D_val_q_reg[5]_4[0]
    SLICE_X4Y13          FDRE                                         r  dec_ctr/forLoop_idx_0_327110816[3].dctr/D_val_q_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.512    14.917    dec_ctr/forLoop_idx_0_327110816[3].dctr/CLK
    SLICE_X4Y13          FDRE                                         r  dec_ctr/forLoop_idx_0_327110816[3].dctr/D_val_q_reg[5]/C
                         clock pessimism              0.272    15.189    
                         clock uncertainty           -0.035    15.154    
    SLICE_X4Y13          FDRE (Setup_fdre_C_CE)      -0.413    14.741    dec_ctr/forLoop_idx_0_327110816[3].dctr/D_val_q_reg[5]
  -------------------------------------------------------------------
                         required time                         14.741    
                         arrival time                          -8.923    
  -------------------------------------------------------------------
                         slack                                  5.818    

Slack (MET) :             5.902ns  (required time - arrival time)
  Source:                 dec_ctr/forLoop_idx_0_327110816[0].dctr/D_val_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dec_ctr/forLoop_idx_0_327110816[3].dctr/D_val_q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.613ns  (logic 0.856ns (23.691%)  route 2.757ns (76.309%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.630     5.214    dec_ctr/forLoop_idx_0_327110816[0].dctr/CLK
    SLICE_X4Y14          FDRE                                         r  dec_ctr/forLoop_idx_0_327110816[0].dctr/D_val_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDRE (Prop_fdre_C_Q)         0.456     5.670 r  dec_ctr/forLoop_idx_0_327110816[0].dctr/D_val_q_reg[0]/Q
                         net (fo=8, routed)           1.084     6.754    dec_ctr/forLoop_idx_0_327110816[0].dctr/Q[0]
    SLICE_X4Y14          LUT2 (Prop_lut2_I1_O)        0.124     6.878 f  dec_ctr/forLoop_idx_0_327110816[0].dctr/D_val_q[5]_i_3__2/O
                         net (fo=1, routed)           0.421     7.299    dec_ctr/forLoop_idx_0_327110816[0].dctr/D_val_q[5]_i_3__2_n_0
    SLICE_X4Y15          LUT6 (Prop_lut6_I2_O)        0.124     7.423 r  dec_ctr/forLoop_idx_0_327110816[0].dctr/D_val_q[5]_i_1__3/O
                         net (fo=10, routed)          0.854     8.277    dec_ctr/forLoop_idx_0_327110816[2].dctr/D_val_q_reg[5]_1
    SLICE_X3Y14          LUT3 (Prop_lut3_I1_O)        0.152     8.429 r  dec_ctr/forLoop_idx_0_327110816[2].dctr/D_val_q[5]_i_1__1/O
                         net (fo=6, routed)           0.398     8.828    dec_ctr/forLoop_idx_0_327110816[3].dctr/D_val_q_reg[5]_4[0]
    SLICE_X3Y14          FDRE                                         r  dec_ctr/forLoop_idx_0_327110816[3].dctr/D_val_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.514    14.919    dec_ctr/forLoop_idx_0_327110816[3].dctr/CLK
    SLICE_X3Y14          FDRE                                         r  dec_ctr/forLoop_idx_0_327110816[3].dctr/D_val_q_reg[0]/C
                         clock pessimism              0.259    15.178    
                         clock uncertainty           -0.035    15.143    
    SLICE_X3Y14          FDRE (Setup_fdre_C_CE)      -0.413    14.730    dec_ctr/forLoop_idx_0_327110816[3].dctr/D_val_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.730    
                         arrival time                          -8.828    
  -------------------------------------------------------------------
                         slack                                  5.902    

Slack (MET) :             6.030ns  (required time - arrival time)
  Source:                 dec_ctr/forLoop_idx_0_327110816[0].dctr/D_val_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dec_ctr/forLoop_idx_0_327110816[5].dctr/D_val_q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.730ns  (logic 0.828ns (22.200%)  route 2.902ns (77.800%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.630     5.214    dec_ctr/forLoop_idx_0_327110816[0].dctr/CLK
    SLICE_X4Y14          FDRE                                         r  dec_ctr/forLoop_idx_0_327110816[0].dctr/D_val_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDRE (Prop_fdre_C_Q)         0.456     5.670 r  dec_ctr/forLoop_idx_0_327110816[0].dctr/D_val_q_reg[0]/Q
                         net (fo=8, routed)           1.084     6.754    dec_ctr/forLoop_idx_0_327110816[0].dctr/Q[0]
    SLICE_X4Y14          LUT2 (Prop_lut2_I1_O)        0.124     6.878 f  dec_ctr/forLoop_idx_0_327110816[0].dctr/D_val_q[5]_i_3__2/O
                         net (fo=1, routed)           0.421     7.299    dec_ctr/forLoop_idx_0_327110816[0].dctr/D_val_q[5]_i_3__2_n_0
    SLICE_X4Y15          LUT6 (Prop_lut6_I2_O)        0.124     7.423 r  dec_ctr/forLoop_idx_0_327110816[0].dctr/D_val_q[5]_i_1__3/O
                         net (fo=10, routed)          0.854     8.277    dec_ctr/forLoop_idx_0_327110816[4].dctr/D_val_q_reg[5]_1
    SLICE_X3Y14          LUT5 (Prop_lut5_I2_O)        0.124     8.401 r  dec_ctr/forLoop_idx_0_327110816[4].dctr/D_val_q[5]_i_1/O
                         net (fo=6, routed)           0.543     8.944    dec_ctr/forLoop_idx_0_327110816[5].dctr/E[0]
    SLICE_X2Y14          FDRE                                         r  dec_ctr/forLoop_idx_0_327110816[5].dctr/D_val_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.514    14.919    dec_ctr/forLoop_idx_0_327110816[5].dctr/CLK
    SLICE_X2Y14          FDRE                                         r  dec_ctr/forLoop_idx_0_327110816[5].dctr/D_val_q_reg[0]/C
                         clock pessimism              0.259    15.178    
                         clock uncertainty           -0.035    15.143    
    SLICE_X2Y14          FDRE (Setup_fdre_C_CE)      -0.169    14.974    dec_ctr/forLoop_idx_0_327110816[5].dctr/D_val_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.974    
                         arrival time                          -8.944    
  -------------------------------------------------------------------
                         slack                                  6.030    

Slack (MET) :             6.179ns  (required time - arrival time)
  Source:                 dec_ctr/forLoop_idx_0_327110816[0].dctr/D_val_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dec_ctr/forLoop_idx_0_327110816[5].dctr/D_val_q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.543ns  (logic 0.828ns (23.372%)  route 2.715ns (76.628%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.630     5.214    dec_ctr/forLoop_idx_0_327110816[0].dctr/CLK
    SLICE_X4Y14          FDRE                                         r  dec_ctr/forLoop_idx_0_327110816[0].dctr/D_val_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDRE (Prop_fdre_C_Q)         0.456     5.670 r  dec_ctr/forLoop_idx_0_327110816[0].dctr/D_val_q_reg[0]/Q
                         net (fo=8, routed)           1.084     6.754    dec_ctr/forLoop_idx_0_327110816[0].dctr/Q[0]
    SLICE_X4Y14          LUT2 (Prop_lut2_I1_O)        0.124     6.878 f  dec_ctr/forLoop_idx_0_327110816[0].dctr/D_val_q[5]_i_3__2/O
                         net (fo=1, routed)           0.421     7.299    dec_ctr/forLoop_idx_0_327110816[0].dctr/D_val_q[5]_i_3__2_n_0
    SLICE_X4Y15          LUT6 (Prop_lut6_I2_O)        0.124     7.423 r  dec_ctr/forLoop_idx_0_327110816[0].dctr/D_val_q[5]_i_1__3/O
                         net (fo=10, routed)          0.854     8.277    dec_ctr/forLoop_idx_0_327110816[4].dctr/D_val_q_reg[5]_1
    SLICE_X3Y14          LUT5 (Prop_lut5_I2_O)        0.124     8.401 r  dec_ctr/forLoop_idx_0_327110816[4].dctr/D_val_q[5]_i_1/O
                         net (fo=6, routed)           0.356     8.757    dec_ctr/forLoop_idx_0_327110816[5].dctr/E[0]
    SLICE_X3Y16          FDRE                                         r  dec_ctr/forLoop_idx_0_327110816[5].dctr/D_val_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.512    14.917    dec_ctr/forLoop_idx_0_327110816[5].dctr/CLK
    SLICE_X3Y16          FDRE                                         r  dec_ctr/forLoop_idx_0_327110816[5].dctr/D_val_q_reg[1]/C
                         clock pessimism              0.259    15.176    
                         clock uncertainty           -0.035    15.141    
    SLICE_X3Y16          FDRE (Setup_fdre_C_CE)      -0.205    14.936    dec_ctr/forLoop_idx_0_327110816[5].dctr/D_val_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.936    
                         arrival time                          -8.757    
  -------------------------------------------------------------------
                         slack                                  6.179    

Slack (MET) :             6.179ns  (required time - arrival time)
  Source:                 dec_ctr/forLoop_idx_0_327110816[0].dctr/D_val_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dec_ctr/forLoop_idx_0_327110816[5].dctr/D_val_q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.543ns  (logic 0.828ns (23.372%)  route 2.715ns (76.628%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.630     5.214    dec_ctr/forLoop_idx_0_327110816[0].dctr/CLK
    SLICE_X4Y14          FDRE                                         r  dec_ctr/forLoop_idx_0_327110816[0].dctr/D_val_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDRE (Prop_fdre_C_Q)         0.456     5.670 r  dec_ctr/forLoop_idx_0_327110816[0].dctr/D_val_q_reg[0]/Q
                         net (fo=8, routed)           1.084     6.754    dec_ctr/forLoop_idx_0_327110816[0].dctr/Q[0]
    SLICE_X4Y14          LUT2 (Prop_lut2_I1_O)        0.124     6.878 f  dec_ctr/forLoop_idx_0_327110816[0].dctr/D_val_q[5]_i_3__2/O
                         net (fo=1, routed)           0.421     7.299    dec_ctr/forLoop_idx_0_327110816[0].dctr/D_val_q[5]_i_3__2_n_0
    SLICE_X4Y15          LUT6 (Prop_lut6_I2_O)        0.124     7.423 r  dec_ctr/forLoop_idx_0_327110816[0].dctr/D_val_q[5]_i_1__3/O
                         net (fo=10, routed)          0.854     8.277    dec_ctr/forLoop_idx_0_327110816[4].dctr/D_val_q_reg[5]_1
    SLICE_X3Y14          LUT5 (Prop_lut5_I2_O)        0.124     8.401 r  dec_ctr/forLoop_idx_0_327110816[4].dctr/D_val_q[5]_i_1/O
                         net (fo=6, routed)           0.356     8.757    dec_ctr/forLoop_idx_0_327110816[5].dctr/E[0]
    SLICE_X3Y16          FDRE                                         r  dec_ctr/forLoop_idx_0_327110816[5].dctr/D_val_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.512    14.917    dec_ctr/forLoop_idx_0_327110816[5].dctr/CLK
    SLICE_X3Y16          FDRE                                         r  dec_ctr/forLoop_idx_0_327110816[5].dctr/D_val_q_reg[2]/C
                         clock pessimism              0.259    15.176    
                         clock uncertainty           -0.035    15.141    
    SLICE_X3Y16          FDRE (Setup_fdre_C_CE)      -0.205    14.936    dec_ctr/forLoop_idx_0_327110816[5].dctr/D_val_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.936    
                         arrival time                          -8.757    
  -------------------------------------------------------------------
                         slack                                  6.179    

Slack (MET) :             6.179ns  (required time - arrival time)
  Source:                 dec_ctr/forLoop_idx_0_327110816[0].dctr/D_val_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dec_ctr/forLoop_idx_0_327110816[5].dctr/D_val_q_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.543ns  (logic 0.828ns (23.372%)  route 2.715ns (76.628%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.630     5.214    dec_ctr/forLoop_idx_0_327110816[0].dctr/CLK
    SLICE_X4Y14          FDRE                                         r  dec_ctr/forLoop_idx_0_327110816[0].dctr/D_val_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDRE (Prop_fdre_C_Q)         0.456     5.670 r  dec_ctr/forLoop_idx_0_327110816[0].dctr/D_val_q_reg[0]/Q
                         net (fo=8, routed)           1.084     6.754    dec_ctr/forLoop_idx_0_327110816[0].dctr/Q[0]
    SLICE_X4Y14          LUT2 (Prop_lut2_I1_O)        0.124     6.878 f  dec_ctr/forLoop_idx_0_327110816[0].dctr/D_val_q[5]_i_3__2/O
                         net (fo=1, routed)           0.421     7.299    dec_ctr/forLoop_idx_0_327110816[0].dctr/D_val_q[5]_i_3__2_n_0
    SLICE_X4Y15          LUT6 (Prop_lut6_I2_O)        0.124     7.423 r  dec_ctr/forLoop_idx_0_327110816[0].dctr/D_val_q[5]_i_1__3/O
                         net (fo=10, routed)          0.854     8.277    dec_ctr/forLoop_idx_0_327110816[4].dctr/D_val_q_reg[5]_1
    SLICE_X3Y14          LUT5 (Prop_lut5_I2_O)        0.124     8.401 r  dec_ctr/forLoop_idx_0_327110816[4].dctr/D_val_q[5]_i_1/O
                         net (fo=6, routed)           0.356     8.757    dec_ctr/forLoop_idx_0_327110816[5].dctr/E[0]
    SLICE_X3Y16          FDRE                                         r  dec_ctr/forLoop_idx_0_327110816[5].dctr/D_val_q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.512    14.917    dec_ctr/forLoop_idx_0_327110816[5].dctr/CLK
    SLICE_X3Y16          FDRE                                         r  dec_ctr/forLoop_idx_0_327110816[5].dctr/D_val_q_reg[4]/C
                         clock pessimism              0.259    15.176    
                         clock uncertainty           -0.035    15.141    
    SLICE_X3Y16          FDRE (Setup_fdre_C_CE)      -0.205    14.936    dec_ctr/forLoop_idx_0_327110816[5].dctr/D_val_q_reg[4]
  -------------------------------------------------------------------
                         required time                         14.936    
                         arrival time                          -8.757    
  -------------------------------------------------------------------
                         slack                                  6.179    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 dec_ctr/forLoop_idx_0_327110816[1].dctr/D_val_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dec_ctr/forLoop_idx_0_327110816[1].dctr/D_val_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.186ns (66.998%)  route 0.092ns (33.002%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.589     1.533    dec_ctr/forLoop_idx_0_327110816[1].dctr/CLK
    SLICE_X5Y15          FDRE                                         r  dec_ctr/forLoop_idx_0_327110816[1].dctr/D_val_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y15          FDRE (Prop_fdre_C_Q)         0.141     1.674 f  dec_ctr/forLoop_idx_0_327110816[1].dctr/D_val_q_reg[3]/Q
                         net (fo=7, routed)           0.092     1.765    dec_ctr/forLoop_idx_0_327110816[1].dctr/Q[3]
    SLICE_X4Y15          LUT6 (Prop_lut6_I4_O)        0.045     1.810 r  dec_ctr/forLoop_idx_0_327110816[1].dctr/D_val_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.810    dec_ctr/forLoop_idx_0_327110816[1].dctr/D_val_d[1]
    SLICE_X4Y15          FDRE                                         r  dec_ctr/forLoop_idx_0_327110816[1].dctr/D_val_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.858     2.048    dec_ctr/forLoop_idx_0_327110816[1].dctr/CLK
    SLICE_X4Y15          FDRE                                         r  dec_ctr/forLoop_idx_0_327110816[1].dctr/D_val_q_reg[1]/C
                         clock pessimism             -0.502     1.546    
    SLICE_X4Y15          FDRE (Hold_fdre_C_D)         0.092     1.638    dec_ctr/forLoop_idx_0_327110816[1].dctr/D_val_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 dec_ctr/forLoop_idx_0_327110816[1].dctr/D_val_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dec_ctr/forLoop_idx_0_327110816[1].dctr/D_val_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.186ns (65.918%)  route 0.096ns (34.082%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.589     1.533    dec_ctr/forLoop_idx_0_327110816[1].dctr/CLK
    SLICE_X4Y15          FDRE                                         r  dec_ctr/forLoop_idx_0_327110816[1].dctr/D_val_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y15          FDRE (Prop_fdre_C_Q)         0.141     1.674 r  dec_ctr/forLoop_idx_0_327110816[1].dctr/D_val_q_reg[1]/Q
                         net (fo=8, routed)           0.096     1.770    dec_ctr/forLoop_idx_0_327110816[1].dctr/Q[1]
    SLICE_X5Y15          LUT6 (Prop_lut6_I3_O)        0.045     1.815 r  dec_ctr/forLoop_idx_0_327110816[1].dctr/D_val_q[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.815    dec_ctr/forLoop_idx_0_327110816[1].dctr/D_val_d[3]
    SLICE_X5Y15          FDRE                                         r  dec_ctr/forLoop_idx_0_327110816[1].dctr/D_val_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.858     2.048    dec_ctr/forLoop_idx_0_327110816[1].dctr/CLK
    SLICE_X5Y15          FDRE                                         r  dec_ctr/forLoop_idx_0_327110816[1].dctr/D_val_q_reg[3]/C
                         clock pessimism             -0.502     1.546    
    SLICE_X5Y15          FDRE (Hold_fdre_C_D)         0.092     1.638    dec_ctr/forLoop_idx_0_327110816[1].dctr/D_val_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 dec_ctr/forLoop_idx_0_327110816[2].dctr/D_val_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dec_ctr/forLoop_idx_0_327110816[2].dctr/D_val_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.246ns (77.136%)  route 0.073ns (22.864%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.590     1.534    dec_ctr/forLoop_idx_0_327110816[2].dctr/CLK
    SLICE_X2Y16          FDRE                                         r  dec_ctr/forLoop_idx_0_327110816[2].dctr/D_val_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.148     1.682 r  dec_ctr/forLoop_idx_0_327110816[2].dctr/D_val_q_reg[4]/Q
                         net (fo=5, routed)           0.073     1.755    dec_ctr/forLoop_idx_0_327110816[2].dctr/M_seg_values[2][4]
    SLICE_X2Y16          LUT6 (Prop_lut6_I1_O)        0.098     1.853 r  dec_ctr/forLoop_idx_0_327110816[2].dctr/D_val_q[3]_i_1__1/O
                         net (fo=1, routed)           0.000     1.853    dec_ctr/forLoop_idx_0_327110816[2].dctr/D_val_d[3]
    SLICE_X2Y16          FDRE                                         r  dec_ctr/forLoop_idx_0_327110816[2].dctr/D_val_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.859     2.049    dec_ctr/forLoop_idx_0_327110816[2].dctr/CLK
    SLICE_X2Y16          FDRE                                         r  dec_ctr/forLoop_idx_0_327110816[2].dctr/D_val_q_reg[3]/C
                         clock pessimism             -0.515     1.534    
    SLICE_X2Y16          FDRE (Hold_fdre_C_D)         0.121     1.655    dec_ctr/forLoop_idx_0_327110816[2].dctr/D_val_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 dec_ctr/forLoop_idx_0_327110816[5].dctr/D_val_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dec_ctr/forLoop_idx_0_327110816[5].dctr/D_val_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.227ns (73.136%)  route 0.083ns (26.864%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.590     1.534    dec_ctr/forLoop_idx_0_327110816[5].dctr/CLK
    SLICE_X3Y16          FDRE                                         r  dec_ctr/forLoop_idx_0_327110816[5].dctr/D_val_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDRE (Prop_fdre_C_Q)         0.128     1.662 r  dec_ctr/forLoop_idx_0_327110816[5].dctr/D_val_q_reg[4]/Q
                         net (fo=4, routed)           0.083     1.745    dec_ctr/forLoop_idx_0_327110816[5].dctr/M_seg_values[5][4]
    SLICE_X3Y16          LUT6 (Prop_lut6_I1_O)        0.099     1.844 r  dec_ctr/forLoop_idx_0_327110816[5].dctr/D_val_q[1]_i_1__4/O
                         net (fo=1, routed)           0.000     1.844    dec_ctr/forLoop_idx_0_327110816[5].dctr/D_val_d[1]
    SLICE_X3Y16          FDRE                                         r  dec_ctr/forLoop_idx_0_327110816[5].dctr/D_val_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.859     2.049    dec_ctr/forLoop_idx_0_327110816[5].dctr/CLK
    SLICE_X3Y16          FDRE                                         r  dec_ctr/forLoop_idx_0_327110816[5].dctr/D_val_q_reg[1]/C
                         clock pessimism             -0.515     1.534    
    SLICE_X3Y16          FDRE (Hold_fdre_C_D)         0.092     1.626    dec_ctr/forLoop_idx_0_327110816[5].dctr/D_val_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 dec_ctr/forLoop_idx_0_327110816[4].dctr/D_val_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dec_ctr/forLoop_idx_0_327110816[4].dctr/D_val_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.227ns (69.909%)  route 0.098ns (30.091%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.591     1.535    dec_ctr/forLoop_idx_0_327110816[4].dctr/CLK
    SLICE_X1Y15          FDRE                                         r  dec_ctr/forLoop_idx_0_327110816[4].dctr/D_val_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.128     1.663 r  dec_ctr/forLoop_idx_0_327110816[4].dctr/D_val_q_reg[4]/Q
                         net (fo=5, routed)           0.098     1.760    dec_ctr/forLoop_idx_0_327110816[4].dctr/M_seg_values[4][4]
    SLICE_X1Y15          LUT6 (Prop_lut6_I1_O)        0.099     1.859 r  dec_ctr/forLoop_idx_0_327110816[4].dctr/D_val_q[3]_i_1__3/O
                         net (fo=1, routed)           0.000     1.859    dec_ctr/forLoop_idx_0_327110816[4].dctr/D_val_d[3]
    SLICE_X1Y15          FDRE                                         r  dec_ctr/forLoop_idx_0_327110816[4].dctr/D_val_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.860     2.050    dec_ctr/forLoop_idx_0_327110816[4].dctr/CLK
    SLICE_X1Y15          FDRE                                         r  dec_ctr/forLoop_idx_0_327110816[4].dctr/D_val_q_reg[3]/C
                         clock pessimism             -0.515     1.535    
    SLICE_X1Y15          FDRE (Hold_fdre_C_D)         0.092     1.627    dec_ctr/forLoop_idx_0_327110816[4].dctr/D_val_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 dec_ctr/forLoop_idx_0_327110816[4].dctr/D_val_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dec_ctr/forLoop_idx_0_327110816[4].dctr/D_val_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.167%)  route 0.157ns (45.833%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.591     1.535    dec_ctr/forLoop_idx_0_327110816[4].dctr/CLK
    SLICE_X1Y14          FDRE                                         r  dec_ctr/forLoop_idx_0_327110816[4].dctr/D_val_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDRE (Prop_fdre_C_Q)         0.141     1.676 r  dec_ctr/forLoop_idx_0_327110816[4].dctr/D_val_q_reg[1]/Q
                         net (fo=7, routed)           0.157     1.833    dec_ctr/forLoop_idx_0_327110816[4].dctr/Q[1]
    SLICE_X1Y15          LUT6 (Prop_lut6_I3_O)        0.045     1.878 r  dec_ctr/forLoop_idx_0_327110816[4].dctr/D_val_q[5]_i_2__3/O
                         net (fo=1, routed)           0.000     1.878    dec_ctr/forLoop_idx_0_327110816[4].dctr/D_val_d[5]
    SLICE_X1Y15          FDRE                                         r  dec_ctr/forLoop_idx_0_327110816[4].dctr/D_val_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.860     2.050    dec_ctr/forLoop_idx_0_327110816[4].dctr/CLK
    SLICE_X1Y15          FDRE                                         r  dec_ctr/forLoop_idx_0_327110816[4].dctr/D_val_q_reg[5]/C
                         clock pessimism             -0.501     1.549    
    SLICE_X1Y15          FDRE (Hold_fdre_C_D)         0.092     1.641    dec_ctr/forLoop_idx_0_327110816[4].dctr/D_val_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 dec_ctr/forLoop_idx_0_327110816[2].dctr/D_val_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dec_ctr/forLoop_idx_0_327110816[2].dctr/D_val_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.209ns (55.944%)  route 0.165ns (44.056%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.590     1.534    dec_ctr/forLoop_idx_0_327110816[2].dctr/CLK
    SLICE_X2Y16          FDRE                                         r  dec_ctr/forLoop_idx_0_327110816[2].dctr/D_val_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.164     1.698 r  dec_ctr/forLoop_idx_0_327110816[2].dctr/D_val_q_reg[2]/Q
                         net (fo=7, routed)           0.165     1.862    dec_ctr/forLoop_idx_0_327110816[2].dctr/Q[2]
    SLICE_X2Y15          LUT6 (Prop_lut6_I0_O)        0.045     1.907 r  dec_ctr/forLoop_idx_0_327110816[2].dctr/D_val_q[5]_i_2__1/O
                         net (fo=1, routed)           0.000     1.907    dec_ctr/forLoop_idx_0_327110816[2].dctr/D_val_d[5]
    SLICE_X2Y15          FDRE                                         r  dec_ctr/forLoop_idx_0_327110816[2].dctr/D_val_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.860     2.050    dec_ctr/forLoop_idx_0_327110816[2].dctr/CLK
    SLICE_X2Y15          FDRE                                         r  dec_ctr/forLoop_idx_0_327110816[2].dctr/D_val_q_reg[5]/C
                         clock pessimism             -0.501     1.549    
    SLICE_X2Y15          FDRE (Hold_fdre_C_D)         0.120     1.669    dec_ctr/forLoop_idx_0_327110816[2].dctr/D_val_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 dec_ctr/forLoop_idx_0_327110816[3].dctr/D_val_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dec_ctr/forLoop_idx_0_327110816[3].dctr/D_val_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.227ns (68.632%)  route 0.104ns (31.368%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.589     1.533    dec_ctr/forLoop_idx_0_327110816[3].dctr/CLK
    SLICE_X4Y13          FDRE                                         r  dec_ctr/forLoop_idx_0_327110816[3].dctr/D_val_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDRE (Prop_fdre_C_Q)         0.128     1.661 r  dec_ctr/forLoop_idx_0_327110816[3].dctr/D_val_q_reg[4]/Q
                         net (fo=5, routed)           0.104     1.764    dec_ctr/forLoop_idx_0_327110816[3].dctr/M_seg_values[3][4]
    SLICE_X4Y13          LUT6 (Prop_lut6_I1_O)        0.099     1.863 r  dec_ctr/forLoop_idx_0_327110816[3].dctr/D_val_q[3]_i_1__2/O
                         net (fo=1, routed)           0.000     1.863    dec_ctr/forLoop_idx_0_327110816[3].dctr/D_val_d[3]
    SLICE_X4Y13          FDRE                                         r  dec_ctr/forLoop_idx_0_327110816[3].dctr/D_val_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.859     2.049    dec_ctr/forLoop_idx_0_327110816[3].dctr/CLK
    SLICE_X4Y13          FDRE                                         r  dec_ctr/forLoop_idx_0_327110816[3].dctr/D_val_q_reg[3]/C
                         clock pessimism             -0.516     1.533    
    SLICE_X4Y13          FDRE (Hold_fdre_C_D)         0.092     1.625    dec_ctr/forLoop_idx_0_327110816[3].dctr/D_val_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 dec_ctr/forLoop_idx_0_327110816[0].dctr/D_val_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dec_ctr/forLoop_idx_0_327110816[0].dctr/D_val_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.227ns (68.300%)  route 0.105ns (31.700%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.588     1.532    dec_ctr/forLoop_idx_0_327110816[0].dctr/CLK
    SLICE_X4Y16          FDRE                                         r  dec_ctr/forLoop_idx_0_327110816[0].dctr/D_val_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDRE (Prop_fdre_C_Q)         0.128     1.660 r  dec_ctr/forLoop_idx_0_327110816[0].dctr/D_val_q_reg[4]/Q
                         net (fo=5, routed)           0.105     1.765    dec_ctr/forLoop_idx_0_327110816[0].dctr/M_seg_values[0][4]
    SLICE_X4Y16          LUT6 (Prop_lut6_I1_O)        0.099     1.864 r  dec_ctr/forLoop_idx_0_327110816[0].dctr/D_val_q[3]_i_1/O
                         net (fo=1, routed)           0.000     1.864    dec_ctr/forLoop_idx_0_327110816[0].dctr/D_val_d[3]
    SLICE_X4Y16          FDRE                                         r  dec_ctr/forLoop_idx_0_327110816[0].dctr/D_val_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.857     2.047    dec_ctr/forLoop_idx_0_327110816[0].dctr/CLK
    SLICE_X4Y16          FDRE                                         r  dec_ctr/forLoop_idx_0_327110816[0].dctr/D_val_q_reg[3]/C
                         clock pessimism             -0.515     1.532    
    SLICE_X4Y16          FDRE (Hold_fdre_C_D)         0.092     1.624    dec_ctr/forLoop_idx_0_327110816[0].dctr/D_val_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 ctr/D_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            edge_detector/D_last_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.413%)  route 0.191ns (57.587%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.589     1.533    ctr/CLK
    SLICE_X7Y13          FDRE                                         r  ctr/D_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y13          FDRE (Prop_fdre_C_Q)         0.141     1.674 r  ctr/D_ctr_q_reg[15]/Q
                         net (fo=3, routed)           0.191     1.865    edge_detector/out[0]
    SLICE_X7Y14          FDRE                                         r  edge_detector/D_last_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.859     2.049    edge_detector/CLK
    SLICE_X7Y14          FDRE                                         r  edge_detector/D_last_q_reg/C
                         clock pessimism             -0.501     1.548    
    SLICE_X7Y14          FDRE (Hold_fdre_C_D)         0.070     1.618    edge_detector/D_last_q_reg
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.247    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X7Y10    ctr/D_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y12    ctr/D_ctr_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y12    ctr/D_ctr_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y13    ctr/D_ctr_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y13    ctr/D_ctr_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y13    ctr/D_ctr_q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y13    ctr/D_ctr_q_reg[15]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X7Y10    ctr/D_ctr_q_reg[1]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X7Y10    ctr/D_ctr_q_reg[2]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X7Y10    ctr/D_ctr_q_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X7Y10    ctr/D_ctr_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y12    ctr/D_ctr_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y12    ctr/D_ctr_q_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y12    ctr/D_ctr_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y12    ctr/D_ctr_q_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y13    ctr/D_ctr_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y13    ctr/D_ctr_q_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y13    ctr/D_ctr_q_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y13    ctr/D_ctr_q_reg[13]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X7Y10    ctr/D_ctr_q_reg[0]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X7Y10    ctr/D_ctr_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y12    ctr/D_ctr_q_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y12    ctr/D_ctr_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y12    ctr/D_ctr_q_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y12    ctr/D_ctr_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y13    ctr/D_ctr_q_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y13    ctr/D_ctr_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y13    ctr/D_ctr_q_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y13    ctr/D_ctr_q_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            30 Endpoints
Min Delay            30 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_dip[1][6]
                            (input port)
  Destination:            io_led[1][6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.669ns  (logic 5.039ns (43.180%)  route 6.631ns (56.820%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M6                                                0.000     0.000 r  io_dip[1][6] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[1][6]
    M6                   IBUF (Prop_ibuf_I_O)         1.536     1.536 r  io_led[1][6]_INST_0_i_1/O
                         net (fo=1, routed)           6.631     8.167    io_led[1]_OBUF[6]
    E6                   OBUF (Prop_obuf_I_O)         3.503    11.669 r  io_led[1][6]_INST_0/O
                         net (fo=0)                   0.000    11.669    io_led[1][6]
    E6                                                                r  io_led[1][6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_button[3]
                            (input port)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.673ns  (logic 5.017ns (47.011%)  route 5.655ns (52.989%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B7                                                0.000     0.000 r  io_button[3] (IN)
                         net (fo=0)                   0.000     0.000    io_button[3]
    B7                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  io_button_IBUF[3]_inst/O
                         net (fo=1, routed)           5.655     7.157    led_OBUF[3]
    L13                  OBUF (Prop_obuf_I_O)         3.515    10.673 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.673    led[3]
    L13                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_button[0]
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.394ns  (logic 5.005ns (48.152%)  route 5.389ns (51.848%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C6                                                0.000     0.000 r  io_button[0] (IN)
                         net (fo=0)                   0.000     0.000    io_button[0]
    C6                   IBUF (Prop_ibuf_I_O)         1.492     1.492 r  io_button_IBUF[0]_inst/O
                         net (fo=1, routed)           5.389     6.881    led_OBUF[0]
    K13                  OBUF (Prop_obuf_I_O)         3.513    10.394 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.394    led[0]
    K13                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[1][7]
                            (input port)
  Destination:            io_led[1][7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.345ns  (logic 5.035ns (48.669%)  route 5.310ns (51.331%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N6                                                0.000     0.000 r  io_dip[1][7] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[1][7]
    N6                   IBUF (Prop_ibuf_I_O)         1.534     1.534 r  io_led[1][7]_INST_0_i_1/O
                         net (fo=1, routed)           5.310     6.845    io_led[1]_OBUF[7]
    K5                   OBUF (Prop_obuf_I_O)         3.501    10.345 r  io_led[1][7]_INST_0/O
                         net (fo=0)                   0.000    10.345    io_led[1][7]
    K5                                                                r  io_led[1][7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_button[1]
                            (input port)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.171ns  (logic 4.994ns (49.102%)  route 5.177ns (50.898%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  io_button[1] (IN)
                         net (fo=0)                   0.000     0.000    io_button[1]
    C7                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  io_button_IBUF[1]_inst/O
                         net (fo=1, routed)           5.177     6.666    led_OBUF[1]
    K12                  OBUF (Prop_obuf_I_O)         3.505    10.171 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.171    led[1]
    K12                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_button[2]
                            (input port)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.081ns  (logic 5.038ns (49.982%)  route 5.042ns (50.018%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  io_button[2] (IN)
                         net (fo=0)                   0.000     0.000    io_button[2]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 r  io_button_IBUF[2]_inst/O
                         net (fo=1, routed)           5.042     6.543    led_OBUF[2]
    L14                  OBUF (Prop_obuf_I_O)         3.538    10.081 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.081    led[2]
    L14                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0][5]
                            (input port)
  Destination:            io_led[0][5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.803ns  (logic 5.010ns (64.205%)  route 2.793ns (35.795%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  io_dip[0][5] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][5]
    G4                   IBUF (Prop_ibuf_I_O)         1.462     1.462 r  io_led[0][5]_INST_0_i_1/O
                         net (fo=1, routed)           2.793     4.255    io_led[0]_OBUF[5]
    A3                   OBUF (Prop_obuf_I_O)         3.548     7.803 r  io_led[0][5]_INST_0/O
                         net (fo=0)                   0.000     7.803    io_led[0][5]
    A3                                                                r  io_led[0][5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0][4]
                            (input port)
  Destination:            io_led[0][4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.781ns  (logic 5.018ns (64.497%)  route 2.762ns (35.503%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G5                                                0.000     0.000 r  io_dip[0][4] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][4]
    G5                   IBUF (Prop_ibuf_I_O)         1.468     1.468 r  io_led[0][4]_INST_0_i_1/O
                         net (fo=1, routed)           2.762     4.230    io_led[0]_OBUF[4]
    B4                   OBUF (Prop_obuf_I_O)         3.550     7.781 r  io_led[0][4]_INST_0/O
                         net (fo=0)                   0.000     7.781    io_led[0][4]
    B4                                                                r  io_led[0][4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0][2]
                            (input port)
  Destination:            io_led[0][2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.634ns  (logic 5.036ns (65.969%)  route 2.598ns (34.031%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F5                                                0.000     0.000 r  io_dip[0][2] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][2]
    F5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  io_led[0][2]_INST_0_i_1/O
                         net (fo=1, routed)           2.598     4.084    io_led[0]_OBUF[2]
    A5                   OBUF (Prop_obuf_I_O)         3.551     7.634 r  io_led[0][2]_INST_0/O
                         net (fo=0)                   0.000     7.634    io_led[0][2]
    A5                                                                r  io_led[0][2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0][3]
                            (input port)
  Destination:            io_led[0][3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.634ns  (logic 5.036ns (65.966%)  route 2.598ns (34.034%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E5                                                0.000     0.000 r  io_dip[0][3] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][3]
    E5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  io_led[0][3]_INST_0_i_1/O
                         net (fo=1, routed)           2.598     4.084    io_led[0]_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         3.549     7.634 r  io_led[0][3]_INST_0/O
                         net (fo=0)                   0.000     7.634    io_led[0][3]
    A4                                                                r  io_led[0][3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_dip[2][6]
                            (input port)
  Destination:            io_led[2][6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.820ns  (logic 1.451ns (79.721%)  route 0.369ns (20.279%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  io_dip[2][6] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][6]
    K3                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  io_led[2][6]_INST_0_i_1/O
                         net (fo=1, routed)           0.369     0.590    io_led[2]_OBUF[6]
    L3                   OBUF (Prop_obuf_I_O)         1.230     1.820 r  io_led[2][6]_INST_0/O
                         net (fo=0)                   0.000     1.820    io_led[2][6]
    L3                                                                r  io_led[2][6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][7]
                            (input port)
  Destination:            io_led[2][7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.833ns  (logic 1.464ns (79.868%)  route 0.369ns (20.132%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  io_dip[2][7] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][7]
    K2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  io_led[2][7]_INST_0_i_1/O
                         net (fo=1, routed)           0.369     0.601    io_led[2]_OBUF[7]
    L2                   OBUF (Prop_obuf_I_O)         1.232     1.833 r  io_led[2][7]_INST_0/O
                         net (fo=0)                   0.000     1.833    io_led[2][7]
    L2                                                                r  io_led[2][7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][1]
                            (input port)
  Destination:            io_led[2][1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.840ns  (logic 1.471ns (79.942%)  route 0.369ns (20.058%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H4                                                0.000     0.000 r  io_dip[2][1] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][1]
    H4                   IBUF (Prop_ibuf_I_O)         0.244     0.244 r  io_led[2][1]_INST_0_i_1/O
                         net (fo=1, routed)           0.369     0.613    io_led[2]_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         1.227     1.840 r  io_led[2][1]_INST_0/O
                         net (fo=0)                   0.000     1.840    io_led[2][1]
    G1                                                                r  io_led[2][1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][2]
                            (input port)
  Destination:            io_led[2][2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.846ns  (logic 1.477ns (80.006%)  route 0.369ns (19.994%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J3                                                0.000     0.000 r  io_dip[2][2] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][2]
    J3                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  io_led[2][2]_INST_0_i_1/O
                         net (fo=1, routed)           0.369     0.623    io_led[2]_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         1.222     1.846 r  io_led[2][2]_INST_0/O
                         net (fo=0)                   0.000     1.846    io_led[2][2]
    H2                                                                r  io_led[2][2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][0]
                            (input port)
  Destination:            io_led[2][0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.849ns  (logic 1.480ns (80.041%)  route 0.369ns (19.959%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  io_dip[2][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][0]
    H5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  io_led[2][0]_INST_0_i_1/O
                         net (fo=1, routed)           0.369     0.623    io_led[2]_OBUF[0]
    G2                   OBUF (Prop_obuf_I_O)         1.226     1.849 r  io_led[2][0]_INST_0/O
                         net (fo=0)                   0.000     1.849    io_led[2][0]
    G2                                                                r  io_led[2][0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][3]
                            (input port)
  Destination:            io_led[2][3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.849ns  (logic 1.480ns (80.043%)  route 0.369ns (19.957%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H3                                                0.000     0.000 r  io_dip[2][3] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][3]
    H3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  io_led[2][3]_INST_0_i_1/O
                         net (fo=1, routed)           0.369     0.626    io_led[2]_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         1.223     1.849 r  io_led[2][3]_INST_0/O
                         net (fo=0)                   0.000     1.849    io_led[2][3]
    H1                                                                r  io_led[2][3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][5]
                            (input port)
  Destination:            io_led[2][5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.864ns  (logic 1.469ns (78.839%)  route 0.394ns (21.161%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J4                                                0.000     0.000 r  io_dip[2][5] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][5]
    J4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  io_led[2][5]_INST_0_i_1/O
                         net (fo=1, routed)           0.394     0.634    io_led[2]_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         1.229     1.864 r  io_led[2][5]_INST_0/O
                         net (fo=0)                   0.000     1.864    io_led[2][5]
    J1                                                                r  io_led[2][5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][4]
                            (input port)
  Destination:            io_led[2][4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.477ns (78.930%)  route 0.394ns (21.070%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J5                                                0.000     0.000 r  io_dip[2][4] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][4]
    J5                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  io_led[2][4]_INST_0_i_1/O
                         net (fo=1, routed)           0.394     0.637    io_led[2]_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         1.235     1.872 r  io_led[2][4]_INST_0/O
                         net (fo=0)                   0.000     1.872    io_led[2][4]
    K1                                                                r  io_led[2][4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[1][4]
                            (input port)
  Destination:            io_led[1][4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.876ns  (logic 1.507ns (80.327%)  route 0.369ns (19.673%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C1                                                0.000     0.000 r  io_dip[1][4] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[1][4]
    C1                   IBUF (Prop_ibuf_I_O)         0.262     0.262 r  io_led[1][4]_INST_0_i_1/O
                         net (fo=1, routed)           0.369     0.631    io_led[1]_OBUF[4]
    E2                   OBUF (Prop_obuf_I_O)         1.245     1.876 r  io_led[1][4]_INST_0/O
                         net (fo=0)                   0.000     1.876    io_led[1][4]
    E2                                                                r  io_led[1][4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 seg/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_segment[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.403ns  (logic 4.629ns (49.227%)  route 4.774ns (50.773%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.633     5.217    seg/ctr/CLK
    SLICE_X3Y13          FDRE                                         r  seg/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDRE (Prop_fdre_C_Q)         0.456     5.673 r  seg/ctr/D_ctr_q_reg[17]/Q
                         net (fo=16, routed)          0.847     6.521    dec_ctr/forLoop_idx_0_327110816[3].dctr/io_segment_OBUF[6]_inst_i_4[1]
    SLICE_X3Y15          LUT6 (Prop_lut6_I2_O)        0.124     6.645 r  dec_ctr/forLoop_idx_0_327110816[3].dctr/io_segment_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.795     7.440    dec_ctr/forLoop_idx_0_327110816[5].dctr/io_segment_OBUF[2]_inst_i_1_1
    SLICE_X2Y15          LUT5 (Prop_lut5_I4_O)        0.124     7.564 r  dec_ctr/forLoop_idx_0_327110816[5].dctr/io_segment_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.036     8.599    dec_ctr/forLoop_idx_0_327110816[5].dctr/seg/values__19[0]
    SLICE_X0Y14          LUT4 (Prop_lut4_I0_O)        0.154     8.753 r  dec_ctr/forLoop_idx_0_327110816[5].dctr/io_segment_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.096    10.849    io_segment_OBUF[0]
    T5                   OBUF (Prop_obuf_I_O)         3.771    14.620 r  io_segment_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.620    io_segment[0]
    T5                                                                r  io_segment[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dec_ctr/forLoop_idx_0_327110816[2].dctr/D_val_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_segment[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.364ns  (logic 4.699ns (50.177%)  route 4.666ns (49.823%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.630     5.214    dec_ctr/forLoop_idx_0_327110816[2].dctr/CLK
    SLICE_X2Y16          FDRE                                         r  dec_ctr/forLoop_idx_0_327110816[2].dctr/D_val_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.518     5.732 r  dec_ctr/forLoop_idx_0_327110816[2].dctr/D_val_q_reg[3]/Q
                         net (fo=6, routed)           1.106     6.839    dec_ctr/forLoop_idx_0_327110816[3].dctr/Q[3]
    SLICE_X4Y14          LUT6 (Prop_lut6_I1_O)        0.124     6.963 r  dec_ctr/forLoop_idx_0_327110816[3].dctr/io_segment_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.647     7.610    dec_ctr/forLoop_idx_0_327110816[5].dctr/io_segment_OBUF[2]_inst_i_1_4
    SLICE_X1Y14          LUT5 (Prop_lut5_I4_O)        0.124     7.734 r  dec_ctr/forLoop_idx_0_327110816[5].dctr/io_segment_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.829     8.563    dec_ctr/forLoop_idx_0_327110816[5].dctr/seg/values__19[3]
    SLICE_X0Y14          LUT4 (Prop_lut4_I3_O)        0.152     8.715 r  dec_ctr/forLoop_idx_0_327110816[5].dctr/io_segment_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.083    10.798    io_segment_OBUF[4]
    R7                   OBUF (Prop_obuf_I_O)         3.781    14.579 r  io_segment_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.579    io_segment[4]
    R7                                                                r  io_segment[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dec_ctr/forLoop_idx_0_327110816[2].dctr/D_val_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_segment[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.305ns  (logic 4.695ns (50.451%)  route 4.611ns (49.549%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.630     5.214    dec_ctr/forLoop_idx_0_327110816[2].dctr/CLK
    SLICE_X2Y16          FDRE                                         r  dec_ctr/forLoop_idx_0_327110816[2].dctr/D_val_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.518     5.732 r  dec_ctr/forLoop_idx_0_327110816[2].dctr/D_val_q_reg[3]/Q
                         net (fo=6, routed)           1.106     6.839    dec_ctr/forLoop_idx_0_327110816[3].dctr/Q[3]
    SLICE_X4Y14          LUT6 (Prop_lut6_I1_O)        0.124     6.963 r  dec_ctr/forLoop_idx_0_327110816[3].dctr/io_segment_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.647     7.610    dec_ctr/forLoop_idx_0_327110816[5].dctr/io_segment_OBUF[2]_inst_i_1_4
    SLICE_X1Y14          LUT5 (Prop_lut5_I4_O)        0.124     7.734 r  dec_ctr/forLoop_idx_0_327110816[5].dctr/io_segment_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.832     8.566    dec_ctr/forLoop_idx_0_327110816[5].dctr/seg/values__19[3]
    SLICE_X0Y14          LUT4 (Prop_lut4_I3_O)        0.152     8.718 r  dec_ctr/forLoop_idx_0_327110816[5].dctr/io_segment_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.025    10.743    io_segment_OBUF[6]
    T8                   OBUF (Prop_obuf_I_O)         3.777    14.520 r  io_segment_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.520    io_segment[6]
    T8                                                                r  io_segment[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_segment[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.994ns  (logic 4.392ns (48.832%)  route 4.602ns (51.168%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.633     5.217    seg/ctr/CLK
    SLICE_X3Y13          FDRE                                         r  seg/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDRE (Prop_fdre_C_Q)         0.456     5.673 r  seg/ctr/D_ctr_q_reg[17]/Q
                         net (fo=16, routed)          0.847     6.521    dec_ctr/forLoop_idx_0_327110816[3].dctr/io_segment_OBUF[6]_inst_i_4[1]
    SLICE_X3Y15          LUT6 (Prop_lut6_I2_O)        0.124     6.645 r  dec_ctr/forLoop_idx_0_327110816[3].dctr/io_segment_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.795     7.440    dec_ctr/forLoop_idx_0_327110816[5].dctr/io_segment_OBUF[2]_inst_i_1_1
    SLICE_X2Y15          LUT5 (Prop_lut5_I4_O)        0.124     7.564 r  dec_ctr/forLoop_idx_0_327110816[5].dctr/io_segment_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.037     8.601    dec_ctr/forLoop_idx_0_327110816[5].dctr/seg/values__19[0]
    SLICE_X0Y14          LUT4 (Prop_lut4_I1_O)        0.124     8.725 r  dec_ctr/forLoop_idx_0_327110816[5].dctr/io_segment_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.923    10.648    io_segment_OBUF[1]
    R5                   OBUF (Prop_obuf_I_O)         3.564    14.212 r  io_segment_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.212    io_segment[1]
    R5                                                                r  io_segment[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dec_ctr/forLoop_idx_0_327110816[2].dctr/D_val_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_segment[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.976ns  (logic 4.469ns (49.788%)  route 4.507ns (50.212%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.630     5.214    dec_ctr/forLoop_idx_0_327110816[2].dctr/CLK
    SLICE_X2Y16          FDRE                                         r  dec_ctr/forLoop_idx_0_327110816[2].dctr/D_val_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.518     5.732 r  dec_ctr/forLoop_idx_0_327110816[2].dctr/D_val_q_reg[3]/Q
                         net (fo=6, routed)           1.106     6.839    dec_ctr/forLoop_idx_0_327110816[3].dctr/Q[3]
    SLICE_X4Y14          LUT6 (Prop_lut6_I1_O)        0.124     6.963 r  dec_ctr/forLoop_idx_0_327110816[3].dctr/io_segment_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.647     7.610    dec_ctr/forLoop_idx_0_327110816[5].dctr/io_segment_OBUF[2]_inst_i_1_4
    SLICE_X1Y14          LUT5 (Prop_lut5_I4_O)        0.124     7.734 r  dec_ctr/forLoop_idx_0_327110816[5].dctr/io_segment_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.832     8.566    dec_ctr/forLoop_idx_0_327110816[5].dctr/seg/values__19[3]
    SLICE_X0Y14          LUT4 (Prop_lut4_I3_O)        0.124     8.690 r  dec_ctr/forLoop_idx_0_327110816[5].dctr/io_segment_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.922    10.611    io_segment_OBUF[3]
    R6                   OBUF (Prop_obuf_I_O)         3.579    14.190 r  io_segment_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.190    io_segment[3]
    R6                                                                r  io_segment[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_segment[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.932ns  (logic 4.399ns (49.247%)  route 4.533ns (50.753%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.633     5.217    seg/ctr/CLK
    SLICE_X3Y13          FDRE                                         r  seg/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDRE (Prop_fdre_C_Q)         0.456     5.673 r  seg/ctr/D_ctr_q_reg[17]/Q
                         net (fo=16, routed)          0.847     6.521    dec_ctr/forLoop_idx_0_327110816[3].dctr/io_segment_OBUF[6]_inst_i_4[1]
    SLICE_X3Y15          LUT6 (Prop_lut6_I2_O)        0.124     6.645 r  dec_ctr/forLoop_idx_0_327110816[3].dctr/io_segment_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.795     7.440    dec_ctr/forLoop_idx_0_327110816[5].dctr/io_segment_OBUF[2]_inst_i_1_1
    SLICE_X2Y15          LUT5 (Prop_lut5_I4_O)        0.124     7.564 r  dec_ctr/forLoop_idx_0_327110816[5].dctr/io_segment_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.036     8.599    dec_ctr/forLoop_idx_0_327110816[5].dctr/seg/values__19[0]
    SLICE_X0Y14          LUT4 (Prop_lut4_I0_O)        0.124     8.723 r  dec_ctr/forLoop_idx_0_327110816[5].dctr/io_segment_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.856    10.579    io_segment_OBUF[5]
    T7                   OBUF (Prop_obuf_I_O)         3.571    14.150 r  io_segment_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.150    io_segment[5]
    T7                                                                r  io_segment[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dec_ctr/forLoop_idx_0_327110816[2].dctr/D_val_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_segment[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.918ns  (logic 4.458ns (49.990%)  route 4.460ns (50.010%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.630     5.214    dec_ctr/forLoop_idx_0_327110816[2].dctr/CLK
    SLICE_X2Y16          FDRE                                         r  dec_ctr/forLoop_idx_0_327110816[2].dctr/D_val_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.518     5.732 r  dec_ctr/forLoop_idx_0_327110816[2].dctr/D_val_q_reg[3]/Q
                         net (fo=6, routed)           1.106     6.839    dec_ctr/forLoop_idx_0_327110816[3].dctr/Q[3]
    SLICE_X4Y14          LUT6 (Prop_lut6_I1_O)        0.124     6.963 r  dec_ctr/forLoop_idx_0_327110816[3].dctr/io_segment_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.647     7.610    dec_ctr/forLoop_idx_0_327110816[5].dctr/io_segment_OBUF[2]_inst_i_1_4
    SLICE_X1Y14          LUT5 (Prop_lut5_I4_O)        0.124     7.734 r  dec_ctr/forLoop_idx_0_327110816[5].dctr/io_segment_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.829     8.563    dec_ctr/forLoop_idx_0_327110816[5].dctr/seg/values__19[3]
    SLICE_X0Y14          LUT4 (Prop_lut4_I3_O)        0.124     8.687 r  dec_ctr/forLoop_idx_0_327110816[5].dctr/io_segment_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.877    10.564    io_segment_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.568    14.132 r  io_segment_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.132    io_segment[2]
    T9                                                                r  io_segment[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/ctr/D_ctr_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ext_select[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.563ns  (logic 4.388ns (58.020%)  route 3.175ns (41.980%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.633     5.217    seg/ctr/CLK
    SLICE_X3Y13          FDRE                                         r  seg/ctr/D_ctr_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDRE (Prop_fdre_C_Q)         0.456     5.673 r  seg/ctr/D_ctr_q_reg[18]/Q
                         net (fo=16, routed)          1.150     6.823    seg/ctr/Q[2]
    SLICE_X0Y15          LUT3 (Prop_lut3_I0_O)        0.152     6.975 r  seg/ctr/ext_select_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.025     9.000    ext_select_OBUF[4]
    N12                  OBUF (Prop_obuf_I_O)         3.780    12.781 r  ext_select_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.781    ext_select[4]
    N12                                                               r  ext_select[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/ctr/D_ctr_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_select[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.472ns  (logic 4.398ns (58.859%)  route 3.074ns (41.141%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.633     5.217    seg/ctr/CLK
    SLICE_X3Y13          FDRE                                         r  seg/ctr/D_ctr_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDRE (Prop_fdre_C_Q)         0.456     5.673 r  seg/ctr/D_ctr_q_reg[18]/Q
                         net (fo=16, routed)          1.159     6.832    seg/ctr/Q[2]
    SLICE_X0Y13          LUT3 (Prop_lut3_I2_O)        0.152     6.984 r  seg/ctr/io_select_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.915     8.899    io_select_OBUF[0]
    P8                   OBUF (Prop_obuf_I_O)         3.790    12.689 r  io_select_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.689    io_select[0]
    P8                                                                r  io_select[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/ctr/D_ctr_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_select[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.420ns  (logic 4.386ns (59.115%)  route 3.033ns (40.885%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.633     5.217    seg/ctr/CLK
    SLICE_X3Y13          FDRE                                         r  seg/ctr/D_ctr_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDRE (Prop_fdre_C_Q)         0.456     5.673 r  seg/ctr/D_ctr_q_reg[18]/Q
                         net (fo=16, routed)          1.157     6.831    seg/ctr/Q[2]
    SLICE_X0Y15          LUT3 (Prop_lut3_I2_O)        0.152     6.983 r  seg/ctr/io_select_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.876     8.859    io_select_OBUF[1]
    R8                   OBUF (Prop_obuf_I_O)         3.778    12.637 r  io_select_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.637    io_select[1]
    R8                                                                r  io_select[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 seg/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ext_select[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.047ns  (logic 1.460ns (71.304%)  route 0.587ns (28.696%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.591     1.535    seg/ctr/CLK
    SLICE_X3Y13          FDRE                                         r  seg/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDRE (Prop_fdre_C_Q)         0.141     1.676 f  seg/ctr/D_ctr_q_reg[16]/Q
                         net (fo=20, routed)          0.269     1.945    seg/ctr/Q[0]
    SLICE_X0Y15          LUT3 (Prop_lut3_I1_O)        0.045     1.990 r  seg/ctr/ext_select_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.319     2.308    ext_select_OBUF[0]
    R10                  OBUF (Prop_obuf_I_O)         1.274     3.582 r  ext_select_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.582    ext_select[0]
    R10                                                               r  ext_select[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ext_select[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.052ns  (logic 1.455ns (70.905%)  route 0.597ns (29.095%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.591     1.535    seg/ctr/CLK
    SLICE_X3Y13          FDRE                                         r  seg/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDRE (Prop_fdre_C_Q)         0.141     1.676 f  seg/ctr/D_ctr_q_reg[17]/Q
                         net (fo=16, routed)          0.255     1.930    seg/ctr/Q[1]
    SLICE_X0Y13          LUT3 (Prop_lut3_I2_O)        0.045     1.975 r  seg/ctr/ext_select_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.342     2.318    ext_select_OBUF[1]
    R11                  OBUF (Prop_obuf_I_O)         1.269     3.586 r  ext_select_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.586    ext_select[1]
    R11                                                               r  ext_select[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_select[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.113ns  (logic 1.452ns (68.713%)  route 0.661ns (31.287%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.591     1.535    seg/ctr/CLK
    SLICE_X3Y13          FDRE                                         r  seg/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDRE (Prop_fdre_C_Q)         0.141     1.676 f  seg/ctr/D_ctr_q_reg[17]/Q
                         net (fo=16, routed)          0.329     2.004    seg/ctr/Q[1]
    SLICE_X1Y13          LUT3 (Prop_lut3_I0_O)        0.045     2.049 r  seg/ctr/io_select_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.333     2.382    io_select_OBUF[3]
    P9                   OBUF (Prop_obuf_I_O)         1.266     3.648 r  io_select_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.648    io_select[3]
    P9                                                                r  io_select[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_select[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.118ns  (logic 1.515ns (71.545%)  route 0.603ns (28.455%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.591     1.535    seg/ctr/CLK
    SLICE_X3Y13          FDRE                                         r  seg/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDRE (Prop_fdre_C_Q)         0.141     1.676 f  seg/ctr/D_ctr_q_reg[17]/Q
                         net (fo=16, routed)          0.255     1.930    seg/ctr/Q[1]
    SLICE_X0Y13          LUT3 (Prop_lut3_I1_O)        0.046     1.976 r  seg/ctr/io_select_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.348     2.324    io_select_OBUF[2]
    N9                   OBUF (Prop_obuf_I_O)         1.328     3.653 r  io_select_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.653    io_select[2]
    N9                                                                r  io_select[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ext_select[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.185ns  (logic 1.456ns (66.626%)  route 0.729ns (33.374%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.591     1.535    seg/ctr/CLK
    SLICE_X3Y13          FDRE                                         r  seg/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDRE (Prop_fdre_C_Q)         0.141     1.676 f  seg/ctr/D_ctr_q_reg[17]/Q
                         net (fo=16, routed)          0.321     1.996    seg/ctr/Q[1]
    SLICE_X0Y15          LUT3 (Prop_lut3_I2_O)        0.045     2.041 r  seg/ctr/ext_select_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.409     2.450    ext_select_OBUF[5]
    T12                  OBUF (Prop_obuf_I_O)         1.270     3.720 r  ext_select_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.720    ext_select[5]
    T12                                                               r  ext_select[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_select[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.209ns  (logic 1.535ns (69.505%)  route 0.673ns (30.495%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.591     1.535    seg/ctr/CLK
    SLICE_X3Y13          FDRE                                         r  seg/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDRE (Prop_fdre_C_Q)         0.141     1.676 r  seg/ctr/D_ctr_q_reg[17]/Q
                         net (fo=16, routed)          0.246     1.921    seg/ctr/Q[1]
    SLICE_X0Y13          LUT3 (Prop_lut3_I0_O)        0.045     1.966 r  seg/ctr/io_select_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.428     2.394    io_select_OBUF[0]
    P8                   OBUF (Prop_obuf_I_O)         1.349     3.743 r  io_select_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.743    io_select[0]
    P8                                                                r  io_select[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_select[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.220ns  (logic 1.528ns (68.816%)  route 0.692ns (31.184%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.591     1.535    seg/ctr/CLK
    SLICE_X3Y13          FDRE                                         r  seg/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDRE (Prop_fdre_C_Q)         0.141     1.676 f  seg/ctr/D_ctr_q_reg[16]/Q
                         net (fo=20, routed)          0.269     1.945    seg/ctr/Q[0]
    SLICE_X0Y15          LUT3 (Prop_lut3_I1_O)        0.048     1.993 r  seg/ctr/io_select_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.423     2.416    io_select_OBUF[1]
    R8                   OBUF (Prop_obuf_I_O)         1.339     3.754 r  io_select_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.754    io_select[1]
    R8                                                                r  io_select[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/ctr/D_ctr_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_segment[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.225ns  (logic 1.496ns (67.228%)  route 0.729ns (32.772%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.591     1.535    seg/ctr/CLK
    SLICE_X3Y13          FDRE                                         r  seg/ctr/D_ctr_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDRE (Prop_fdre_C_Q)         0.141     1.676 r  seg/ctr/D_ctr_q_reg[18]/Q
                         net (fo=16, routed)          0.150     1.826    dec_ctr/forLoop_idx_0_327110816[5].dctr/Q[1]
    SLICE_X3Y14          LUT5 (Prop_lut5_I3_O)        0.045     1.871 r  dec_ctr/forLoop_idx_0_327110816[5].dctr/io_segment_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.131     2.002    dec_ctr/forLoop_idx_0_327110816[5].dctr/seg/values__19[1]
    SLICE_X0Y14          LUT4 (Prop_lut4_I2_O)        0.045     2.047 r  dec_ctr/forLoop_idx_0_327110816[5].dctr/io_segment_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.448     2.495    io_segment_OBUF[1]
    R5                   OBUF (Prop_obuf_I_O)         1.265     3.759 r  io_segment_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.759    io_segment[1]
    R5                                                                r  io_segment[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ext_select[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.244ns  (logic 1.462ns (65.156%)  route 0.782ns (34.844%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.591     1.535    seg/ctr/CLK
    SLICE_X3Y13          FDRE                                         r  seg/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDRE (Prop_fdre_C_Q)         0.141     1.676 r  seg/ctr/D_ctr_q_reg[17]/Q
                         net (fo=16, routed)          0.246     1.921    seg/ctr/Q[1]
    SLICE_X0Y13          LUT3 (Prop_lut3_I2_O)        0.045     1.966 r  seg/ctr/ext_select_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.536     2.503    ext_select_OBUF[3]
    P13                  OBUF (Prop_obuf_I_O)         1.276     3.779 r  ext_select_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.779    ext_select[3]
    P13                                                               r  ext_select[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_segment[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.253ns  (logic 1.502ns (66.692%)  route 0.750ns (33.308%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.591     1.535    seg/ctr/CLK
    SLICE_X3Y13          FDRE                                         r  seg/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDRE (Prop_fdre_C_Q)         0.141     1.676 r  seg/ctr/D_ctr_q_reg[16]/Q
                         net (fo=20, routed)          0.153     1.829    dec_ctr/forLoop_idx_0_327110816[5].dctr/Q[0]
    SLICE_X1Y14          LUT5 (Prop_lut5_I1_O)        0.045     1.874 r  dec_ctr/forLoop_idx_0_327110816[5].dctr/io_segment_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.184     2.057    dec_ctr/forLoop_idx_0_327110816[5].dctr/seg/values__19[3]
    SLICE_X0Y14          LUT4 (Prop_lut4_I3_O)        0.045     2.102 r  dec_ctr/forLoop_idx_0_327110816[5].dctr/io_segment_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.414     2.516    io_segment_OBUF[5]
    T7                   OBUF (Prop_obuf_I_O)         1.271     3.787 r  io_segment_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.787    io_segment[5]
    T7                                                                r  io_segment[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.997ns  (logic 1.634ns (40.873%)  route 2.364ns (59.127%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.920ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.265     2.775    reset_cond/rst_n_IBUF
    SLICE_X0Y6           LUT1 (Prop_lut1_I0_O)        0.124     2.899 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           1.098     3.997    reset_cond/M_reset_cond_in
    SLICE_X2Y12          FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.515     4.920    reset_cond/CLK
    SLICE_X2Y12          FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.718ns  (logic 1.634ns (43.943%)  route 2.084ns (56.057%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.922ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.265     2.775    reset_cond/rst_n_IBUF
    SLICE_X0Y6           LUT1 (Prop_lut1_I0_O)        0.124     2.899 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.819     3.718    reset_cond/M_reset_cond_in
    SLICE_X2Y10          FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.517     4.922    reset_cond/CLK
    SLICE_X2Y10          FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.718ns  (logic 1.634ns (43.943%)  route 2.084ns (56.057%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.922ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.265     2.775    reset_cond/rst_n_IBUF
    SLICE_X0Y6           LUT1 (Prop_lut1_I0_O)        0.124     2.899 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.819     3.718    reset_cond/M_reset_cond_in
    SLICE_X2Y10          FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.517     4.922    reset_cond/CLK
    SLICE_X2Y10          FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.718ns  (logic 1.634ns (43.943%)  route 2.084ns (56.057%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.922ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.265     2.775    reset_cond/rst_n_IBUF
    SLICE_X0Y6           LUT1 (Prop_lut1_I0_O)        0.124     2.899 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.819     3.718    reset_cond/M_reset_cond_in
    SLICE_X2Y10          FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.517     4.922    reset_cond/CLK
    SLICE_X2Y10          FDPE                                         r  reset_cond/D_stage_q_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.121ns  (logic 0.322ns (28.769%)  route 0.798ns (71.231%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.489     0.767    reset_cond/rst_n_IBUF
    SLICE_X0Y6           LUT1 (Prop_lut1_I0_O)        0.045     0.812 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.309     1.121    reset_cond/M_reset_cond_in
    SLICE_X2Y10          FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.864     2.054    reset_cond/CLK
    SLICE_X2Y10          FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.121ns  (logic 0.322ns (28.769%)  route 0.798ns (71.231%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.489     0.767    reset_cond/rst_n_IBUF
    SLICE_X0Y6           LUT1 (Prop_lut1_I0_O)        0.045     0.812 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.309     1.121    reset_cond/M_reset_cond_in
    SLICE_X2Y10          FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.864     2.054    reset_cond/CLK
    SLICE_X2Y10          FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.121ns  (logic 0.322ns (28.769%)  route 0.798ns (71.231%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.489     0.767    reset_cond/rst_n_IBUF
    SLICE_X0Y6           LUT1 (Prop_lut1_I0_O)        0.045     0.812 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.309     1.121    reset_cond/M_reset_cond_in
    SLICE_X2Y10          FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.864     2.054    reset_cond/CLK
    SLICE_X2Y10          FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.230ns  (logic 0.322ns (26.212%)  route 0.908ns (73.788%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.489     0.767    reset_cond/rst_n_IBUF
    SLICE_X0Y6           LUT1 (Prop_lut1_I0_O)        0.045     0.812 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.418     1.230    reset_cond/M_reset_cond_in
    SLICE_X2Y12          FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.862     2.052    reset_cond/CLK
    SLICE_X2Y12          FDPE                                         r  reset_cond/D_stage_q_reg[3]/C





