# AMD Xilinx FPGAs
* [Xilinx Wiki](https://xilinx-wiki.atlassian.net/wiki/spaces/A/overview)
* [List of Xilinx FPGAs](https://en.wikipedia.org/wiki/List_of_Xilinx_FPGAs)
* [Xilinx Board Store](https://github.com/Xilinx/XilinxBoardStore)
  * [Board files for Digilent FPGA boards](https://github.com/Digilent/vivado-boards)
  * [Constraint files for Digilent FPGA boards](https://github.com/Digilent/digilent-xdc)
* [Lead time](https://en.wikipedia.org/wiki/Lead_time)
## Alveo
* [Alveo](https://www.xilinx.com/products/boards-and-kits/alveo.html)
* [Alveo U280](https://www.xilinx.com/products/boards-and-kits/alveo/u280.html) Data Center Accelerator Card
## Artix
* [Artix-7](https://www.xilinx.com/products/silicon-devices/fpga/artix-7.html)
* [Artix UltraScale+](https://www.xilinx.com/products/silicon-devices/fpga/artix-ultrascale-plus.html)
## Kintex
* [Kintex-7](https://www.xilinx.com/products/silicon-devices/fpga/kintex-7.html)
* [Kintex UltraScale+](https://www.xilinx.com/products/silicon-devices/fpga/kintex-ultrascale-plus.html)
## Kria
* [Kria](https://www.xilinx.com/products/som/kria.html)
  * [System on module](https://en.wikipedia.org/wiki/System_on_module) (SOM)
  * [What's a SOM](https://www.xilinx.com/products/som/what-is-a-som.html)
## Spartan
* [Spartan-7](https://www.xilinx.com/products/silicon-devices/fpga/spartan-7.html)
## Versal
* [Versal](https://www.xilinx.com/products/silicon-devices/acap/versal.html) Adaptive Compute Acceleration Platform (ACAP)
## Virtex
* [Virtex](https://en.wikipedia.org/wiki/Virtex_(FPGA))
* [Virtex-7](https://www.xilinx.com/products/silicon-devices/fpga/virtex-7.html)
## Zynq
* [System on a chip](https://en.wikipedia.org/wiki/System_on_a_chip) (SoC)
* [Zynq-7000 APSoC](https://xilinx-wiki.atlassian.net/wiki/spaces/A/pages/189530183/Zynq-7000) (All Programmable SoC) Wiki
  * [Avnet ZedBoard](https://www.avnet.com/wps/portal/us/products/avnet-boards/avnet-board-families/zedboard/)
  * [Avnet PicoZed](https://www.avnet.com/wps/portal/us/products/avnet-boards/avnet-board-families/picozed/)
  * [Avnet MicroZed](https://www.avnet.com/wps/portal/us/products/avnet-boards/avnet-board-families/microzed/)
  * [ZC702](https://www.xilinx.com/products/boards-and-kits/ek-z7-zc702-g.html)
  * [ZC706](https://www.xilinx.com/products/boards-and-kits/ek-z7-zc706-g.html)
* [Zynq UltraScale+ MPSoC](https://xilinx-wiki.atlassian.net/wiki/spaces/A/pages/444006775/Zynq+UltraScale+MPSoC) ([Multiprocessor SoC](https://en.wikipedia.org/wiki/Multiprocessor_system_on_a_chip)) Wiki
  * [PetaLinux](https://xilinx-wiki.atlassian.net/wiki/spaces/A/pages/18842250/PetaLinux)
  * [Built-In Self Test](https://xilinx-wiki.atlassian.net/wiki/spaces/A/pages/1544716298/Zynq+Ultrascale+MPSOC+BIST+and+SCUI+Guide) (BIST)
  * [Avnet Ultra96-V2](https://www.avnet.com/wps/portal/us/products/avnet-boards/avnet-board-families/ultra96-v2/)
  * [Avnet UltraZed-EV](https://www.avnet.com/wps/portal/us/products/avnet-boards/avnet-board-families/ultrazed/)
    * The MPSoC EV device with its integrated H.264/H.265 video codec unit (VCU) is capable of simultaneous encode and decode up to 4Kx2K (60fps)
  * [ZCU102](https://www.xilinx.com/products/boards-and-kits/ek-u1-zcu102-g.html) Evaluation Kit
  * [ZCU104](https://www.xilinx.com/products/boards-and-kits/zcu104.html) Evaluation Kit
    * [Getting Tensil to run ResNet at 300 FPS on ZCU104](https://www.hackster.io/petrohi/getting-tensil-to-run-resnet-at-300-fps-on-zcu104-2922eb)
      * [Tensil](https://www.tensil.ai/)
      * [Residual neural network](https://en.wikipedia.org/wiki/Residual_neural_network)
  * [ZCU106](https://www.xilinx.com/products/boards-and-kits/zcu106.html) Evaluation Kit
  * [Digilent Genesys ZU-5EV](https://digilent.com/shop/genesys-zu-zynq-ultrascale-mpsoc-development-board/)
    * [Resource center](https://digilent.com/reference/programmable-logic/genesys-zu/start)
    * [Repository](https://github.com/Digilent/genesys-zu)
    * [Getting started](https://digilent.com/reference/programmable-logic/genesys-zu/getting-started)
    * [Reference manual](https://digilent.com/reference/programmable-logic/genesys-zu/reference-manual)
    * [Genesys ZU Vitis Accleration Platform](https://www.hackster.io/adam-taylor/genesys-zu-vitis-accleration-platform-2e86d4) by [Adam Taylor](https://www.hackster.io/adam-taylor)
    * [Installing Vivado, Xilinx SDK, and Digilent Board Files](https://digilent.com/reference/programmable-logic/guides/installing-vivado-and-sdk)
    * [Board files](https://github.com/Digilent/vivado-boards/tree/master/new/board_files/genesys-zu-5ev/C.0)
      * [genesys-zu-5ev/C.0](/Xilinx/genesys-zu-5ev/C.0)
    * [Master XDC file](https://github.com/Digilent/digilent-xdc/blob/master/Genesys-ZU-5EV-D-Master.xdc)
      * [Genesys-ZU-5EV-D-Master.xdc](/Xilinx/Genesys-ZU-5EV-D-Master.xdc)
    * [Releases](https://github.com/Digilent/Genesys-ZU/releases)
    * [Example projects](https://digilent.com/reference/programmable-logic/genesys-zu/demos/start)
    * [HDMI demo](https://digilent.com/reference/programmable-logic/genesys-zu/demos/hdmi)
    * [MIPI Alliance](https://en.wikipedia.org/wiki/MIPI_Alliance) (Mobile Industry Processor Interface)
    * [Camera Serial Interface](https://en.wikipedia.org/wiki/Camera_Serial_Interface) (CSI)
* [Zynq UltraScale+ RFSoC](https://xilinx-wiki.atlassian.net/wiki/spaces/A/pages/189530203/Zynq+UltraScale+RFSoC) ([Radio frequency](https://en.wikipedia.org/wiki/Radio_frequency) SoC) Wiki
  * [ZCU111](https://www.xilinx.com/products/boards-and-kits/zcu111.html) Evaluation Kit
  * [ZCU208](https://www.xilinx.com/products/boards-and-kits/zcu208.html) Evaluation Kit
  * [ZCU216](https://www.xilinx.com/products/boards-and-kits/zcu216.html) Evaluation Kit
  * [ZCU670](https://www.xilinx.com/products/boards-and-kits/zcu670.html) Evaluation Kit
  * [ZCU1275](https://www.xilinx.com/products/boards-and-kits/zcu1275.html) Characterization Kit
  * [ZCU1285](https://www.xilinx.com/products/boards-and-kits/zcu1285.html) Characterization Kit
* [Media-independent interface](https://en.wikipedia.org/wiki/Media-independent_interface) (MII)
* [Gigabit Ethernet](https://en.wikipedia.org/wiki/Gigabit_Ethernet) (GigE)
* [FPGA mezzanine card](https://www.xilinx.com/products/boards-and-kits/fmc-cards.html) (FMC)
  * Low pin count (LPC)
  * High pin count (HPC)
* [Gigabit Ethernet MAC](https://xilinx-wiki.atlassian.net/wiki/spaces/A/pages/478937213/MPSoC+PS+and+PL+Ethernet+Example+Projects) (GEM)
  * [Ethernet FMC](https://ethernetfmc.com/)
  * [Board files](https://github.com/fpgadeveloper/ethernet-fmc-zynq-gem/tree/master/Vivado/boards/board_files)
  * [Constraint files](https://github.com/fpgadeveloper/ethernet-fmc-zynq-gem/tree/master/Vivado/src/constraints)
* [Peripheral Component Interconnect Express](https://en.wikipedia.org/wiki/PCI_Express) (PCIe)
* [PCIe FMC](https://www.xilinx.com/products/boards-and-kits/1-mbtpko.html)
* [Multi-gigabit transceiver](https://en.wikipedia.org/wiki/Multi-gigabit_transceiver) (MGT)
* [UltraScale Architecture GTH Transceivers User Guide](https://docs.xilinx.com/v/u/en-US/ug576-ultrascale-gth-transceivers) (UG576)
* [SATA](https://en.wikipedia.org/wiki/Serial_ATA)
* [SYZYGY](https://syzygyfpga.io/)
* [Small form-factor pluggable transceiver](https://en.wikipedia.org/wiki/Small_form-factor_pluggable_transceiver) (SFP)
* [Registered jack](https://en.wikipedia.org/wiki/Registered_jack) (RJ)
## 5G
* [u-blox EVK-R410M-02B](https://www.u-blox.com/en/product/evk-r4)
  * [m-center](https://www.u-blox.com/en/product/m-center)
  * [SARA-R4 series AT commands manual](https://content.u-blox.com/sites/default/files/SARA-R4_ATCommands_UBX-17003787.pdf)
* [Qualcomm 5G DU X100 Accelerator Card](https://www.qualcomm.com/news/releases/2021/06/qualcomm-introduces-new-5g-distributed-unit-accelerator-card-drive-global)
* [T-Mobile 5G21-12W-A High-Speed Internet Gateway User Guide](https://www.t-mobile.com/support/public-files/attachments/T-Mobile%20High-Speed%20Internet%20Gateway%20End%20User%20Guide.pdf)
* [5G performance](https://www.t-mobile.com/news/network/t-mobile-dominates-in-new-5g-studies-and-advances-5g-with-carrier-aggregation)
* [Speedtest.net](https://en.wikipedia.org/wiki/Speedtest.net) by Ookla
* [SIM card](https://en.wikipedia.org/wiki/SIM_card) (Subscriber Identity Module)
* [International mobile subscriber identity](https://en.wikipedia.org/wiki/International_mobile_subscriber_identity) (IMSI)
* [Integrated circuit card identifier](https://en.wikipedia.org/wiki/SIM_card#ICCID) (ICCID)
* [Comparison of the 15 Best Live Streaming Software](https://www.dacast.com/blog/live-broadcasting-software/)
* [Network Device Interface](https://en.wikipedia.org/wiki/Network_Device_Interface) (NDI)
## Vitis
* [Vitis Unified Software Platform](https://www.xilinx.com/products/design-tools/vitis/vitis-platform.html)
* [Get started with Vitis](https://www.xilinx.com/developer/products/vitis.html)
* [What's new in Vitis](https://www.xilinx.com/products/design-tools/vitis/vitis-whats-new.html)
* [What's different between Vivado and Vitis](https://digilent.com/blog/whats-different-between-vivado-and-vitis/)
* [Getting started with Vivado and Vitis for baremetal software projects](https://digilent.com/reference/programmable-logic/guides/getting-started-with-ipi)
* [Vitis High-Level Synthesis User Guide](https://docs.xilinx.com/r/en-US/ug1399-vitis-hls/Getting-Started-with-Vitis-HLS) (UG1399)
  * [Co-simulation](https://en.wikipedia.org/wiki/Co-simulation)
  * [C/RTL Co-Simulation in Vitis HLS](https://docs.xilinx.com/r/en-US/ug1399-vitis-hls/C/RTL-Co-Simulation-in-Vitis-HLS)
* [Vitis Unified Software Platform Documentation: Application Acceleration Development](https://docs.xilinx.com/r/en-US/ug1393-vitis-application-acceleration/Getting-Started-with-Vitis) (UG1393)
  * [Out-of-Context Synthesis](https://docs.xilinx.com/r/en-US/ug1393-vitis-application-acceleration/Out-of-Context-Synthesis)
* [Vitis Unified Software Platform Documentation: Embedded Software Development](https://docs.xilinx.com/r/en-US/ug1400-vitis-embedded) (UG1400)
  * [Xilinx Software Command-Line Tool](https://docs.xilinx.com/r/en-US/ug1400-vitis-embedded/Xilinx-Software-Command-Line-Tool) (XSCT)
* [Vitis tutorials](https://github.com/Xilinx/Vitis-Tutorials)
  * [Directive](https://en.wikipedia.org/wiki/Directive_(programming)) or pragma
  * [Language construct](https://en.wikipedia.org/wiki/Language_construct)  
  * [Pipeline (computing)](https://en.wikipedia.org/wiki/Pipeline_(computing))
  * [Single instruction, multiple data](https://en.wikipedia.org/wiki/Single_instruction,_multiple_data) (SIMD)
  * [Single program, multiple data](https://en.wikipedia.org/wiki/Single_program,_multiple_data) (SPMD)
  * [Dataflow](https://en.wikipedia.org/wiki/Dataflow)
  * [Advanced eXtensible Interface](https://en.wikipedia.org/wiki/Advanced_eXtensible_Interface) (AXI)
* [Vitis HLS examples](https://github.com/Xilinx/Vitis-HLS-Introductory-Examples)
  * [Tool command language](https://vhdlwhiz.com/why-you-need-to-learn-tcl/) (Tcl)
  * [Shift register](https://en.wikipedia.org/wiki/Shift_register)
  * [Generate Statement – VHDL Example](https://nandland.com/generate/)
* [Xilinx Runtime Library](https://www.xilinx.com/products/design-tools/vitis/xrt.html) (XRT)
* [Vitis Accelerated Libraries](https://github.com/Xilinx/Vitis_Libraries)
  * [JPEG](https://en.wikipedia.org/wiki/JPEG)
  * [PNG](https://en.wikipedia.org/wiki/Portable_Network_Graphics)
  * [YUV](https://en.wikipedia.org/wiki/YUV)
* [Vitis 2021.1 Libraries - Compiling and Installing OpenCV Libraries for Use With Vision Library on Ubuntu](https://support.xilinx.com/s/article/Vitis-2021-1-Libraries-Compiling-and-Installing-OpenCV)
* [Using Vitis Vision Libraries and OpenCV](https://support.xilinx.com/s/question/0D52E00006hpOJESA2/using-vitis-vision-libraries-and-opencv)
* [Xilinx OpenCV User Guide](https://docs.xilinx.com/v/u/en-US/ug1233-xilinx-opencv-user-guide)
