INFO: [VRFC 10-2263] Analyzing Verilog file "/home/computador/Desktop/Xilinx/RISCV_PIPELINE/RISCV_PIPELINE.srcs/sim_1/imports/testbench/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
