<profile>

<section name = "Vitis HLS Report for 'C_drain_IO_L1_out_boundary_wrapper_4_x0'" level="0">
<item name = "Date">Sun Sep 18 09:17:50 2022
</item>
<item name = "Version">2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)</item>
<item name = "Project">top</item>
<item name = "Solution">solution (Vitis Kernel Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu250-figd2104-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">3.33 ns, 2.433 ns, 0.90 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">16386, 16386, 54.615 us, 54.615 us, 16386, 16386, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- C_drain_IO_L1_out_boundary_wrapper_4_x0_loop_1_C_drain_IO_L1_out_boundary_wrapper_4_x0_loop_2">16384, 16384, 65, 64, 64, 256, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 57, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 395, -</column>
<column name="Register">-, -, 984, -, -</column>
<specialColumn name="Available SLR">1344, 3072, 864000, 432000, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">5376, 12288, 3456000, 1728000, 1280</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln890_fu_70_p2">+, 0, 0, 16, 9, 1</column>
<column name="ap_block_pp0_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage10_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage57_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state10_pp0_stage8_iter0">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_1429">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_1435">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_1441">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_1447">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_1453">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_1459">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_1465">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_1471">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln890_fu_76_p2">icmp, 0, 0, 11, 9, 10</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state59_pp0_stage57_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">292, 67, 1, 67</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_phi_mux_indvar_flatten_phi_fu_63_p4">9, 2, 9, 18</column>
<column name="fifo_C_drain_C_drain_IO_L1_out_4_7_x0267_blk_n">9, 2, 1, 2</column>
<column name="fifo_C_drain_C_drain_IO_L1_out_4_7_x0267_din">49, 9, 128, 1152</column>
<column name="fifo_C_drain_PE_7_4_x0203_blk_n">9, 2, 1, 2</column>
<column name="indvar_flatten_reg_59">9, 2, 9, 18</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln890_reg_194">9, 0, 9, 0</column>
<column name="ap_CS_fsm">66, 0, 66, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="fifo_C_drain_PE_7_4_x0203_read_10_reg_253">16, 0, 16, 0</column>
<column name="fifo_C_drain_PE_7_4_x0203_read_11_reg_258">16, 0, 16, 0</column>
<column name="fifo_C_drain_PE_7_4_x0203_read_12_reg_263">16, 0, 16, 0</column>
<column name="fifo_C_drain_PE_7_4_x0203_read_13_reg_268">16, 0, 16, 0</column>
<column name="fifo_C_drain_PE_7_4_x0203_read_14_reg_273">16, 0, 16, 0</column>
<column name="fifo_C_drain_PE_7_4_x0203_read_15_reg_278">16, 0, 16, 0</column>
<column name="fifo_C_drain_PE_7_4_x0203_read_16_reg_283">16, 0, 16, 0</column>
<column name="fifo_C_drain_PE_7_4_x0203_read_17_reg_288">16, 0, 16, 0</column>
<column name="fifo_C_drain_PE_7_4_x0203_read_18_reg_293">16, 0, 16, 0</column>
<column name="fifo_C_drain_PE_7_4_x0203_read_19_reg_298">16, 0, 16, 0</column>
<column name="fifo_C_drain_PE_7_4_x0203_read_1_reg_208">16, 0, 16, 0</column>
<column name="fifo_C_drain_PE_7_4_x0203_read_20_reg_303">16, 0, 16, 0</column>
<column name="fifo_C_drain_PE_7_4_x0203_read_21_reg_308">16, 0, 16, 0</column>
<column name="fifo_C_drain_PE_7_4_x0203_read_22_reg_313">16, 0, 16, 0</column>
<column name="fifo_C_drain_PE_7_4_x0203_read_23_reg_318">16, 0, 16, 0</column>
<column name="fifo_C_drain_PE_7_4_x0203_read_24_reg_323">16, 0, 16, 0</column>
<column name="fifo_C_drain_PE_7_4_x0203_read_25_reg_328">16, 0, 16, 0</column>
<column name="fifo_C_drain_PE_7_4_x0203_read_26_reg_333">16, 0, 16, 0</column>
<column name="fifo_C_drain_PE_7_4_x0203_read_27_reg_338">16, 0, 16, 0</column>
<column name="fifo_C_drain_PE_7_4_x0203_read_28_reg_343">16, 0, 16, 0</column>
<column name="fifo_C_drain_PE_7_4_x0203_read_29_reg_348">16, 0, 16, 0</column>
<column name="fifo_C_drain_PE_7_4_x0203_read_2_reg_213">16, 0, 16, 0</column>
<column name="fifo_C_drain_PE_7_4_x0203_read_30_reg_353">16, 0, 16, 0</column>
<column name="fifo_C_drain_PE_7_4_x0203_read_31_reg_358">16, 0, 16, 0</column>
<column name="fifo_C_drain_PE_7_4_x0203_read_32_reg_363">16, 0, 16, 0</column>
<column name="fifo_C_drain_PE_7_4_x0203_read_33_reg_368">16, 0, 16, 0</column>
<column name="fifo_C_drain_PE_7_4_x0203_read_34_reg_373">16, 0, 16, 0</column>
<column name="fifo_C_drain_PE_7_4_x0203_read_35_reg_378">16, 0, 16, 0</column>
<column name="fifo_C_drain_PE_7_4_x0203_read_36_reg_383">16, 0, 16, 0</column>
<column name="fifo_C_drain_PE_7_4_x0203_read_37_reg_388">16, 0, 16, 0</column>
<column name="fifo_C_drain_PE_7_4_x0203_read_38_reg_393">16, 0, 16, 0</column>
<column name="fifo_C_drain_PE_7_4_x0203_read_39_reg_398">16, 0, 16, 0</column>
<column name="fifo_C_drain_PE_7_4_x0203_read_3_reg_218">16, 0, 16, 0</column>
<column name="fifo_C_drain_PE_7_4_x0203_read_40_reg_403">16, 0, 16, 0</column>
<column name="fifo_C_drain_PE_7_4_x0203_read_41_reg_408">16, 0, 16, 0</column>
<column name="fifo_C_drain_PE_7_4_x0203_read_42_reg_413">16, 0, 16, 0</column>
<column name="fifo_C_drain_PE_7_4_x0203_read_43_reg_418">16, 0, 16, 0</column>
<column name="fifo_C_drain_PE_7_4_x0203_read_44_reg_423">16, 0, 16, 0</column>
<column name="fifo_C_drain_PE_7_4_x0203_read_45_reg_428">16, 0, 16, 0</column>
<column name="fifo_C_drain_PE_7_4_x0203_read_46_reg_433">16, 0, 16, 0</column>
<column name="fifo_C_drain_PE_7_4_x0203_read_47_reg_438">16, 0, 16, 0</column>
<column name="fifo_C_drain_PE_7_4_x0203_read_48_reg_443">16, 0, 16, 0</column>
<column name="fifo_C_drain_PE_7_4_x0203_read_49_reg_448">16, 0, 16, 0</column>
<column name="fifo_C_drain_PE_7_4_x0203_read_4_reg_223">16, 0, 16, 0</column>
<column name="fifo_C_drain_PE_7_4_x0203_read_50_reg_453">16, 0, 16, 0</column>
<column name="fifo_C_drain_PE_7_4_x0203_read_51_reg_458">16, 0, 16, 0</column>
<column name="fifo_C_drain_PE_7_4_x0203_read_52_reg_463">16, 0, 16, 0</column>
<column name="fifo_C_drain_PE_7_4_x0203_read_53_reg_468">16, 0, 16, 0</column>
<column name="fifo_C_drain_PE_7_4_x0203_read_54_reg_473">16, 0, 16, 0</column>
<column name="fifo_C_drain_PE_7_4_x0203_read_55_reg_478">16, 0, 16, 0</column>
<column name="fifo_C_drain_PE_7_4_x0203_read_5_reg_228">16, 0, 16, 0</column>
<column name="fifo_C_drain_PE_7_4_x0203_read_6_reg_233">16, 0, 16, 0</column>
<column name="fifo_C_drain_PE_7_4_x0203_read_7_reg_238">16, 0, 16, 0</column>
<column name="fifo_C_drain_PE_7_4_x0203_read_8_reg_243">16, 0, 16, 0</column>
<column name="fifo_C_drain_PE_7_4_x0203_read_9_reg_248">16, 0, 16, 0</column>
<column name="fifo_C_drain_PE_7_4_x0203_read_reg_203">16, 0, 16, 0</column>
<column name="icmp_ln890_reg_199">1, 0, 1, 0</column>
<column name="indvar_flatten_reg_59">9, 0, 9, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, C_drain_IO_L1_out_boundary_wrapper_4_x0, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, C_drain_IO_L1_out_boundary_wrapper_4_x0, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, C_drain_IO_L1_out_boundary_wrapper_4_x0, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, C_drain_IO_L1_out_boundary_wrapper_4_x0, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, C_drain_IO_L1_out_boundary_wrapper_4_x0, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, C_drain_IO_L1_out_boundary_wrapper_4_x0, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, C_drain_IO_L1_out_boundary_wrapper_4_x0, return value</column>
<column name="fifo_C_drain_C_drain_IO_L1_out_4_7_x0267_din">out, 128, ap_fifo, fifo_C_drain_C_drain_IO_L1_out_4_7_x0267, pointer</column>
<column name="fifo_C_drain_C_drain_IO_L1_out_4_7_x0267_full_n">in, 1, ap_fifo, fifo_C_drain_C_drain_IO_L1_out_4_7_x0267, pointer</column>
<column name="fifo_C_drain_C_drain_IO_L1_out_4_7_x0267_write">out, 1, ap_fifo, fifo_C_drain_C_drain_IO_L1_out_4_7_x0267, pointer</column>
<column name="fifo_C_drain_PE_7_4_x0203_dout">in, 16, ap_fifo, fifo_C_drain_PE_7_4_x0203, pointer</column>
<column name="fifo_C_drain_PE_7_4_x0203_empty_n">in, 1, ap_fifo, fifo_C_drain_PE_7_4_x0203, pointer</column>
<column name="fifo_C_drain_PE_7_4_x0203_read">out, 1, ap_fifo, fifo_C_drain_PE_7_4_x0203, pointer</column>
</table>
</item>
</section>
</profile>
