Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Nov 14 13:13:22 2019
| Host         : LAPTOP-TRB6KBSS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file mips_fpga_timing_summary_routed.rpt -pb mips_fpga_timing_summary_routed.pb -rpx mips_fpga_timing_summary_routed.rpx -warn_on_violation
| Design       : mips_fpga
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 208 register/latch pins with no clock driven by root clock pin: bd/debounced_button_reg/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: clk_gen/clk_5KHz_reg/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: mips_top/mips/dp/pc_reg/q_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: mips_top/mips/dp/pc_reg/q_reg[3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: mips_top/mips/dp/pc_reg/q_reg[4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: mips_top/mips/dp/pc_reg/q_reg[6]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1363 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.211        0.000                      0                   33        0.261        0.000                      0                   33        4.500        0.000                       0                    50  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.211        0.000                      0                   33        0.261        0.000                      0                   33        4.500        0.000                       0                    50  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.211ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.211ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.791ns  (logic 2.247ns (46.897%)  route 2.544ns (53.102%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.564     5.085    clk_gen/clk_IBUF_BUFG
    SLICE_X33Y41         FDRE                                         r  clk_gen/count2_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y41         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  clk_gen/count2_reg[24]/Q
                         net (fo=2, routed)           0.828     6.369    clk_gen/count2[24]
    SLICE_X32Y42         LUT4 (Prop_lut4_I2_O)        0.124     6.493 r  clk_gen/count20_carry_i_6/O
                         net (fo=1, routed)           0.715     7.207    clk_gen/count20_carry_i_6_n_2
    SLICE_X32Y38         LUT5 (Prop_lut5_I4_O)        0.124     7.331 r  clk_gen/count20_carry_i_2/O
                         net (fo=6, routed)           1.002     8.334    clk_gen/count20_carry_i_2_n_2
    SLICE_X33Y36         LUT5 (Prop_lut5_I0_O)        0.124     8.458 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.458    clk_gen/count2_0[4]
    SLICE_X33Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.859 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     8.859    clk_gen/count20_carry_n_2
    SLICE_X33Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.973 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.973    clk_gen/count20_carry__0_n_2
    SLICE_X33Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.087 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.087    clk_gen/count20_carry__1_n_2
    SLICE_X33Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.201 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.201    clk_gen/count20_carry__2_n_2
    SLICE_X33Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.315 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.315    clk_gen/count20_carry__3_n_2
    SLICE_X33Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.429 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.429    clk_gen/count20_carry__4_n_2
    SLICE_X33Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.543 r  clk_gen/count20_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.543    clk_gen/count20_carry__5_n_2
    SLICE_X33Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.877 r  clk_gen/count20_carry__6/O[1]
                         net (fo=1, routed)           0.000     9.877    clk_gen/p_0_in[30]
    SLICE_X33Y43         FDRE                                         r  clk_gen/count2_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.445    14.786    clk_gen/clk_IBUF_BUFG
    SLICE_X33Y43         FDRE                                         r  clk_gen/count2_reg[30]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X33Y43         FDRE (Setup_fdre_C_D)        0.062    15.088    clk_gen/count2_reg[30]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -9.877    
  -------------------------------------------------------------------
                         slack                                  5.211    

Slack (MET) :             5.306ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.696ns  (logic 2.152ns (45.823%)  route 2.544ns (54.177%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.564     5.085    clk_gen/clk_IBUF_BUFG
    SLICE_X33Y41         FDRE                                         r  clk_gen/count2_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y41         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  clk_gen/count2_reg[24]/Q
                         net (fo=2, routed)           0.828     6.369    clk_gen/count2[24]
    SLICE_X32Y42         LUT4 (Prop_lut4_I2_O)        0.124     6.493 r  clk_gen/count20_carry_i_6/O
                         net (fo=1, routed)           0.715     7.207    clk_gen/count20_carry_i_6_n_2
    SLICE_X32Y38         LUT5 (Prop_lut5_I4_O)        0.124     7.331 r  clk_gen/count20_carry_i_2/O
                         net (fo=6, routed)           1.002     8.334    clk_gen/count20_carry_i_2_n_2
    SLICE_X33Y36         LUT5 (Prop_lut5_I0_O)        0.124     8.458 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.458    clk_gen/count2_0[4]
    SLICE_X33Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.859 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     8.859    clk_gen/count20_carry_n_2
    SLICE_X33Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.973 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.973    clk_gen/count20_carry__0_n_2
    SLICE_X33Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.087 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.087    clk_gen/count20_carry__1_n_2
    SLICE_X33Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.201 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.201    clk_gen/count20_carry__2_n_2
    SLICE_X33Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.315 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.315    clk_gen/count20_carry__3_n_2
    SLICE_X33Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.429 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.429    clk_gen/count20_carry__4_n_2
    SLICE_X33Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.543 r  clk_gen/count20_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.543    clk_gen/count20_carry__5_n_2
    SLICE_X33Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.782 r  clk_gen/count20_carry__6/O[2]
                         net (fo=1, routed)           0.000     9.782    clk_gen/p_0_in[31]
    SLICE_X33Y43         FDRE                                         r  clk_gen/count2_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.445    14.786    clk_gen/clk_IBUF_BUFG
    SLICE_X33Y43         FDRE                                         r  clk_gen/count2_reg[31]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X33Y43         FDRE (Setup_fdre_C_D)        0.062    15.088    clk_gen/count2_reg[31]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -9.782    
  -------------------------------------------------------------------
                         slack                                  5.306    

Slack (MET) :             5.322ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.680ns  (logic 2.136ns (45.638%)  route 2.544ns (54.362%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.564     5.085    clk_gen/clk_IBUF_BUFG
    SLICE_X33Y41         FDRE                                         r  clk_gen/count2_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y41         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  clk_gen/count2_reg[24]/Q
                         net (fo=2, routed)           0.828     6.369    clk_gen/count2[24]
    SLICE_X32Y42         LUT4 (Prop_lut4_I2_O)        0.124     6.493 r  clk_gen/count20_carry_i_6/O
                         net (fo=1, routed)           0.715     7.207    clk_gen/count20_carry_i_6_n_2
    SLICE_X32Y38         LUT5 (Prop_lut5_I4_O)        0.124     7.331 r  clk_gen/count20_carry_i_2/O
                         net (fo=6, routed)           1.002     8.334    clk_gen/count20_carry_i_2_n_2
    SLICE_X33Y36         LUT5 (Prop_lut5_I0_O)        0.124     8.458 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.458    clk_gen/count2_0[4]
    SLICE_X33Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.859 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     8.859    clk_gen/count20_carry_n_2
    SLICE_X33Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.973 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.973    clk_gen/count20_carry__0_n_2
    SLICE_X33Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.087 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.087    clk_gen/count20_carry__1_n_2
    SLICE_X33Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.201 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.201    clk_gen/count20_carry__2_n_2
    SLICE_X33Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.315 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.315    clk_gen/count20_carry__3_n_2
    SLICE_X33Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.429 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.429    clk_gen/count20_carry__4_n_2
    SLICE_X33Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.543 r  clk_gen/count20_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.543    clk_gen/count20_carry__5_n_2
    SLICE_X33Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.766 r  clk_gen/count20_carry__6/O[0]
                         net (fo=1, routed)           0.000     9.766    clk_gen/p_0_in[29]
    SLICE_X33Y43         FDRE                                         r  clk_gen/count2_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.445    14.786    clk_gen/clk_IBUF_BUFG
    SLICE_X33Y43         FDRE                                         r  clk_gen/count2_reg[29]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X33Y43         FDRE (Setup_fdre_C_D)        0.062    15.088    clk_gen/count2_reg[29]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -9.766    
  -------------------------------------------------------------------
                         slack                                  5.322    

Slack (MET) :             5.324ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.677ns  (logic 2.133ns (45.603%)  route 2.544ns (54.397%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.564     5.085    clk_gen/clk_IBUF_BUFG
    SLICE_X33Y41         FDRE                                         r  clk_gen/count2_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y41         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  clk_gen/count2_reg[24]/Q
                         net (fo=2, routed)           0.828     6.369    clk_gen/count2[24]
    SLICE_X32Y42         LUT4 (Prop_lut4_I2_O)        0.124     6.493 r  clk_gen/count20_carry_i_6/O
                         net (fo=1, routed)           0.715     7.207    clk_gen/count20_carry_i_6_n_2
    SLICE_X32Y38         LUT5 (Prop_lut5_I4_O)        0.124     7.331 r  clk_gen/count20_carry_i_2/O
                         net (fo=6, routed)           1.002     8.334    clk_gen/count20_carry_i_2_n_2
    SLICE_X33Y36         LUT5 (Prop_lut5_I0_O)        0.124     8.458 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.458    clk_gen/count2_0[4]
    SLICE_X33Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.859 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     8.859    clk_gen/count20_carry_n_2
    SLICE_X33Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.973 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.973    clk_gen/count20_carry__0_n_2
    SLICE_X33Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.087 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.087    clk_gen/count20_carry__1_n_2
    SLICE_X33Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.201 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.201    clk_gen/count20_carry__2_n_2
    SLICE_X33Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.315 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.315    clk_gen/count20_carry__3_n_2
    SLICE_X33Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.429 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.429    clk_gen/count20_carry__4_n_2
    SLICE_X33Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.763 r  clk_gen/count20_carry__5/O[1]
                         net (fo=1, routed)           0.000     9.763    clk_gen/p_0_in[26]
    SLICE_X33Y42         FDRE                                         r  clk_gen/count2_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.444    14.785    clk_gen/clk_IBUF_BUFG
    SLICE_X33Y42         FDRE                                         r  clk_gen/count2_reg[26]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X33Y42         FDRE (Setup_fdre_C_D)        0.062    15.087    clk_gen/count2_reg[26]
  -------------------------------------------------------------------
                         required time                         15.087    
                         arrival time                          -9.763    
  -------------------------------------------------------------------
                         slack                                  5.324    

Slack (MET) :             5.345ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.656ns  (logic 2.112ns (45.358%)  route 2.544ns (54.642%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.564     5.085    clk_gen/clk_IBUF_BUFG
    SLICE_X33Y41         FDRE                                         r  clk_gen/count2_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y41         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  clk_gen/count2_reg[24]/Q
                         net (fo=2, routed)           0.828     6.369    clk_gen/count2[24]
    SLICE_X32Y42         LUT4 (Prop_lut4_I2_O)        0.124     6.493 r  clk_gen/count20_carry_i_6/O
                         net (fo=1, routed)           0.715     7.207    clk_gen/count20_carry_i_6_n_2
    SLICE_X32Y38         LUT5 (Prop_lut5_I4_O)        0.124     7.331 r  clk_gen/count20_carry_i_2/O
                         net (fo=6, routed)           1.002     8.334    clk_gen/count20_carry_i_2_n_2
    SLICE_X33Y36         LUT5 (Prop_lut5_I0_O)        0.124     8.458 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.458    clk_gen/count2_0[4]
    SLICE_X33Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.859 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     8.859    clk_gen/count20_carry_n_2
    SLICE_X33Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.973 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.973    clk_gen/count20_carry__0_n_2
    SLICE_X33Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.087 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.087    clk_gen/count20_carry__1_n_2
    SLICE_X33Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.201 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.201    clk_gen/count20_carry__2_n_2
    SLICE_X33Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.315 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.315    clk_gen/count20_carry__3_n_2
    SLICE_X33Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.429 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.429    clk_gen/count20_carry__4_n_2
    SLICE_X33Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.742 r  clk_gen/count20_carry__5/O[3]
                         net (fo=1, routed)           0.000     9.742    clk_gen/p_0_in[28]
    SLICE_X33Y42         FDRE                                         r  clk_gen/count2_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.444    14.785    clk_gen/clk_IBUF_BUFG
    SLICE_X33Y42         FDRE                                         r  clk_gen/count2_reg[28]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X33Y42         FDRE (Setup_fdre_C_D)        0.062    15.087    clk_gen/count2_reg[28]
  -------------------------------------------------------------------
                         required time                         15.087    
                         arrival time                          -9.742    
  -------------------------------------------------------------------
                         slack                                  5.345    

Slack (MET) :             5.419ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.582ns  (logic 2.038ns (44.475%)  route 2.544ns (55.525%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.564     5.085    clk_gen/clk_IBUF_BUFG
    SLICE_X33Y41         FDRE                                         r  clk_gen/count2_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y41         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  clk_gen/count2_reg[24]/Q
                         net (fo=2, routed)           0.828     6.369    clk_gen/count2[24]
    SLICE_X32Y42         LUT4 (Prop_lut4_I2_O)        0.124     6.493 r  clk_gen/count20_carry_i_6/O
                         net (fo=1, routed)           0.715     7.207    clk_gen/count20_carry_i_6_n_2
    SLICE_X32Y38         LUT5 (Prop_lut5_I4_O)        0.124     7.331 r  clk_gen/count20_carry_i_2/O
                         net (fo=6, routed)           1.002     8.334    clk_gen/count20_carry_i_2_n_2
    SLICE_X33Y36         LUT5 (Prop_lut5_I0_O)        0.124     8.458 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.458    clk_gen/count2_0[4]
    SLICE_X33Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.859 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     8.859    clk_gen/count20_carry_n_2
    SLICE_X33Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.973 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.973    clk_gen/count20_carry__0_n_2
    SLICE_X33Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.087 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.087    clk_gen/count20_carry__1_n_2
    SLICE_X33Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.201 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.201    clk_gen/count20_carry__2_n_2
    SLICE_X33Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.315 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.315    clk_gen/count20_carry__3_n_2
    SLICE_X33Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.429 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.429    clk_gen/count20_carry__4_n_2
    SLICE_X33Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.668 r  clk_gen/count20_carry__5/O[2]
                         net (fo=1, routed)           0.000     9.668    clk_gen/p_0_in[27]
    SLICE_X33Y42         FDRE                                         r  clk_gen/count2_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.444    14.785    clk_gen/clk_IBUF_BUFG
    SLICE_X33Y42         FDRE                                         r  clk_gen/count2_reg[27]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X33Y42         FDRE (Setup_fdre_C_D)        0.062    15.087    clk_gen/count2_reg[27]
  -------------------------------------------------------------------
                         required time                         15.087    
                         arrival time                          -9.668    
  -------------------------------------------------------------------
                         slack                                  5.419    

Slack (MET) :             5.435ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.566ns  (logic 2.022ns (44.281%)  route 2.544ns (55.719%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.564     5.085    clk_gen/clk_IBUF_BUFG
    SLICE_X33Y41         FDRE                                         r  clk_gen/count2_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y41         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  clk_gen/count2_reg[24]/Q
                         net (fo=2, routed)           0.828     6.369    clk_gen/count2[24]
    SLICE_X32Y42         LUT4 (Prop_lut4_I2_O)        0.124     6.493 r  clk_gen/count20_carry_i_6/O
                         net (fo=1, routed)           0.715     7.207    clk_gen/count20_carry_i_6_n_2
    SLICE_X32Y38         LUT5 (Prop_lut5_I4_O)        0.124     7.331 r  clk_gen/count20_carry_i_2/O
                         net (fo=6, routed)           1.002     8.334    clk_gen/count20_carry_i_2_n_2
    SLICE_X33Y36         LUT5 (Prop_lut5_I0_O)        0.124     8.458 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.458    clk_gen/count2_0[4]
    SLICE_X33Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.859 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     8.859    clk_gen/count20_carry_n_2
    SLICE_X33Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.973 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.973    clk_gen/count20_carry__0_n_2
    SLICE_X33Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.087 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.087    clk_gen/count20_carry__1_n_2
    SLICE_X33Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.201 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.201    clk_gen/count20_carry__2_n_2
    SLICE_X33Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.315 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.315    clk_gen/count20_carry__3_n_2
    SLICE_X33Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.429 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.429    clk_gen/count20_carry__4_n_2
    SLICE_X33Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.652 r  clk_gen/count20_carry__5/O[0]
                         net (fo=1, routed)           0.000     9.652    clk_gen/p_0_in[25]
    SLICE_X33Y42         FDRE                                         r  clk_gen/count2_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.444    14.785    clk_gen/clk_IBUF_BUFG
    SLICE_X33Y42         FDRE                                         r  clk_gen/count2_reg[25]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X33Y42         FDRE (Setup_fdre_C_D)        0.062    15.087    clk_gen/count2_reg[25]
  -------------------------------------------------------------------
                         required time                         15.087    
                         arrival time                          -9.652    
  -------------------------------------------------------------------
                         slack                                  5.435    

Slack (MET) :             5.453ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.550ns  (logic 2.247ns (49.384%)  route 2.303ns (50.616%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.563     5.084    clk_gen/clk_IBUF_BUFG
    SLICE_X32Y39         FDRE                                         r  clk_gen/count2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y39         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  clk_gen/count2_reg[0]/Q
                         net (fo=3, routed)           1.229     6.770    clk_gen/count2[0]
    SLICE_X32Y39         LUT4 (Prop_lut4_I3_O)        0.150     6.920 r  clk_gen/count20_carry_i_7/O
                         net (fo=1, routed)           0.162     7.082    clk_gen/count20_carry_i_7_n_2
    SLICE_X32Y39         LUT5 (Prop_lut5_I4_O)        0.326     7.408 f  clk_gen/count20_carry_i_3/O
                         net (fo=6, routed)           0.912     8.319    clk_gen/count20_carry_i_3_n_2
    SLICE_X33Y36         LUT5 (Prop_lut5_I1_O)        0.124     8.443 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.443    clk_gen/count2_0[4]
    SLICE_X33Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.844 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     8.844    clk_gen/count20_carry_n_2
    SLICE_X33Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.958 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.958    clk_gen/count20_carry__0_n_2
    SLICE_X33Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.072 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.072    clk_gen/count20_carry__1_n_2
    SLICE_X33Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.186 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.186    clk_gen/count20_carry__2_n_2
    SLICE_X33Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.300 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.300    clk_gen/count20_carry__3_n_2
    SLICE_X33Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.634 r  clk_gen/count20_carry__4/O[1]
                         net (fo=1, routed)           0.000     9.634    clk_gen/p_0_in[22]
    SLICE_X33Y41         FDRE                                         r  clk_gen/count2_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.444    14.785    clk_gen/clk_IBUF_BUFG
    SLICE_X33Y41         FDRE                                         r  clk_gen/count2_reg[22]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X33Y41         FDRE (Setup_fdre_C_D)        0.062    15.087    clk_gen/count2_reg[22]
  -------------------------------------------------------------------
                         required time                         15.087    
                         arrival time                          -9.634    
  -------------------------------------------------------------------
                         slack                                  5.453    

Slack (MET) :             5.474ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.529ns  (logic 2.226ns (49.149%)  route 2.303ns (50.851%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.563     5.084    clk_gen/clk_IBUF_BUFG
    SLICE_X32Y39         FDRE                                         r  clk_gen/count2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y39         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  clk_gen/count2_reg[0]/Q
                         net (fo=3, routed)           1.229     6.770    clk_gen/count2[0]
    SLICE_X32Y39         LUT4 (Prop_lut4_I3_O)        0.150     6.920 r  clk_gen/count20_carry_i_7/O
                         net (fo=1, routed)           0.162     7.082    clk_gen/count20_carry_i_7_n_2
    SLICE_X32Y39         LUT5 (Prop_lut5_I4_O)        0.326     7.408 f  clk_gen/count20_carry_i_3/O
                         net (fo=6, routed)           0.912     8.319    clk_gen/count20_carry_i_3_n_2
    SLICE_X33Y36         LUT5 (Prop_lut5_I1_O)        0.124     8.443 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.443    clk_gen/count2_0[4]
    SLICE_X33Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.844 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     8.844    clk_gen/count20_carry_n_2
    SLICE_X33Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.958 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.958    clk_gen/count20_carry__0_n_2
    SLICE_X33Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.072 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.072    clk_gen/count20_carry__1_n_2
    SLICE_X33Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.186 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.186    clk_gen/count20_carry__2_n_2
    SLICE_X33Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.300 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.300    clk_gen/count20_carry__3_n_2
    SLICE_X33Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.613 r  clk_gen/count20_carry__4/O[3]
                         net (fo=1, routed)           0.000     9.613    clk_gen/p_0_in[24]
    SLICE_X33Y41         FDRE                                         r  clk_gen/count2_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.444    14.785    clk_gen/clk_IBUF_BUFG
    SLICE_X33Y41         FDRE                                         r  clk_gen/count2_reg[24]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X33Y41         FDRE (Setup_fdre_C_D)        0.062    15.087    clk_gen/count2_reg[24]
  -------------------------------------------------------------------
                         required time                         15.087    
                         arrival time                          -9.613    
  -------------------------------------------------------------------
                         slack                                  5.474    

Slack (MET) :             5.548ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.455ns  (logic 2.152ns (48.305%)  route 2.303ns (51.695%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.563     5.084    clk_gen/clk_IBUF_BUFG
    SLICE_X32Y39         FDRE                                         r  clk_gen/count2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y39         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  clk_gen/count2_reg[0]/Q
                         net (fo=3, routed)           1.229     6.770    clk_gen/count2[0]
    SLICE_X32Y39         LUT4 (Prop_lut4_I3_O)        0.150     6.920 r  clk_gen/count20_carry_i_7/O
                         net (fo=1, routed)           0.162     7.082    clk_gen/count20_carry_i_7_n_2
    SLICE_X32Y39         LUT5 (Prop_lut5_I4_O)        0.326     7.408 f  clk_gen/count20_carry_i_3/O
                         net (fo=6, routed)           0.912     8.319    clk_gen/count20_carry_i_3_n_2
    SLICE_X33Y36         LUT5 (Prop_lut5_I1_O)        0.124     8.443 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.443    clk_gen/count2_0[4]
    SLICE_X33Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.844 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     8.844    clk_gen/count20_carry_n_2
    SLICE_X33Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.958 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.958    clk_gen/count20_carry__0_n_2
    SLICE_X33Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.072 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.072    clk_gen/count20_carry__1_n_2
    SLICE_X33Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.186 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.186    clk_gen/count20_carry__2_n_2
    SLICE_X33Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.300 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.300    clk_gen/count20_carry__3_n_2
    SLICE_X33Y41         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.539 r  clk_gen/count20_carry__4/O[2]
                         net (fo=1, routed)           0.000     9.539    clk_gen/p_0_in[23]
    SLICE_X33Y41         FDRE                                         r  clk_gen/count2_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.444    14.785    clk_gen/clk_IBUF_BUFG
    SLICE_X33Y41         FDRE                                         r  clk_gen/count2_reg[23]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X33Y41         FDRE (Setup_fdre_C_D)        0.062    15.087    clk_gen/count2_reg[23]
  -------------------------------------------------------------------
                         required time                         15.087    
                         arrival time                          -9.539    
  -------------------------------------------------------------------
                         slack                                  5.548    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.562     1.445    clk_gen/clk_IBUF_BUFG
    SLICE_X33Y42         FDRE                                         r  clk_gen/count2_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y42         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  clk_gen/count2_reg[28]/Q
                         net (fo=2, routed)           0.117     1.703    clk_gen/count2[28]
    SLICE_X33Y42         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.811 r  clk_gen/count20_carry__5/O[3]
                         net (fo=1, routed)           0.000     1.811    clk_gen/p_0_in[28]
    SLICE_X33Y42         FDRE                                         r  clk_gen/count2_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.831     1.958    clk_gen/clk_IBUF_BUFG
    SLICE_X33Y42         FDRE                                         r  clk_gen/count2_reg[28]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X33Y42         FDRE (Hold_fdre_C_D)         0.105     1.550    clk_gen/count2_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.561     1.444    clk_gen/clk_IBUF_BUFG
    SLICE_X33Y39         FDRE                                         r  clk_gen/count2_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y39         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  clk_gen/count2_reg[16]/Q
                         net (fo=2, routed)           0.117     1.702    clk_gen/count2[16]
    SLICE_X33Y39         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.810 r  clk_gen/count20_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.810    clk_gen/p_0_in[16]
    SLICE_X33Y39         FDRE                                         r  clk_gen/count2_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.830     1.957    clk_gen/clk_IBUF_BUFG
    SLICE_X33Y39         FDRE                                         r  clk_gen/count2_reg[16]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X33Y39         FDRE (Hold_fdre_C_D)         0.105     1.549    clk_gen/count2_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.561     1.444    clk_gen/clk_IBUF_BUFG
    SLICE_X33Y38         FDRE                                         r  clk_gen/count2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y38         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  clk_gen/count2_reg[12]/Q
                         net (fo=2, routed)           0.120     1.705    clk_gen/count2[12]
    SLICE_X33Y38         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.813 r  clk_gen/count20_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.813    clk_gen/p_0_in[12]
    SLICE_X33Y38         FDRE                                         r  clk_gen/count2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.830     1.957    clk_gen/clk_IBUF_BUFG
    SLICE_X33Y38         FDRE                                         r  clk_gen/count2_reg[12]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X33Y38         FDRE (Hold_fdre_C_D)         0.105     1.549    clk_gen/count2_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.562     1.445    clk_gen/clk_IBUF_BUFG
    SLICE_X33Y40         FDRE                                         r  clk_gen/count2_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y40         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  clk_gen/count2_reg[20]/Q
                         net (fo=2, routed)           0.120     1.706    clk_gen/count2[20]
    SLICE_X33Y40         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  clk_gen/count20_carry__3/O[3]
                         net (fo=1, routed)           0.000     1.814    clk_gen/p_0_in[20]
    SLICE_X33Y40         FDRE                                         r  clk_gen/count2_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.831     1.958    clk_gen/clk_IBUF_BUFG
    SLICE_X33Y40         FDRE                                         r  clk_gen/count2_reg[20]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X33Y40         FDRE (Hold_fdre_C_D)         0.105     1.550    clk_gen/count2_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.562     1.445    clk_gen/clk_IBUF_BUFG
    SLICE_X33Y41         FDRE                                         r  clk_gen/count2_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y41         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  clk_gen/count2_reg[24]/Q
                         net (fo=2, routed)           0.120     1.706    clk_gen/count2[24]
    SLICE_X33Y41         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  clk_gen/count20_carry__4/O[3]
                         net (fo=1, routed)           0.000     1.814    clk_gen/p_0_in[24]
    SLICE_X33Y41         FDRE                                         r  clk_gen/count2_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.831     1.958    clk_gen/clk_IBUF_BUFG
    SLICE_X33Y41         FDRE                                         r  clk_gen/count2_reg[24]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X33Y41         FDRE (Hold_fdre_C_D)         0.105     1.550    clk_gen/count2_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.256ns (68.984%)  route 0.115ns (31.016%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.560     1.443    clk_gen/clk_IBUF_BUFG
    SLICE_X33Y37         FDRE                                         r  clk_gen/count2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y37         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  clk_gen/count2_reg[5]/Q
                         net (fo=2, routed)           0.115     1.699    clk_gen/count2[5]
    SLICE_X33Y37         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.814 r  clk_gen/count20_carry__0/O[0]
                         net (fo=1, routed)           0.000     1.814    clk_gen/p_0_in[5]
    SLICE_X33Y37         FDRE                                         r  clk_gen/count2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.828     1.955    clk_gen/clk_IBUF_BUFG
    SLICE_X33Y37         FDRE                                         r  clk_gen/count2_reg[5]/C
                         clock pessimism             -0.512     1.443    
    SLICE_X33Y37         FDRE (Hold_fdre_C_D)         0.105     1.548    clk_gen/count2_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.562     1.445    clk_gen/clk_IBUF_BUFG
    SLICE_X33Y42         FDRE                                         r  clk_gen/count2_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y42         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  clk_gen/count2_reg[25]/Q
                         net (fo=2, routed)           0.116     1.702    clk_gen/count2[25]
    SLICE_X33Y42         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.817 r  clk_gen/count20_carry__5/O[0]
                         net (fo=1, routed)           0.000     1.817    clk_gen/p_0_in[25]
    SLICE_X33Y42         FDRE                                         r  clk_gen/count2_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.831     1.958    clk_gen/clk_IBUF_BUFG
    SLICE_X33Y42         FDRE                                         r  clk_gen/count2_reg[25]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X33Y42         FDRE (Hold_fdre_C_D)         0.105     1.550    clk_gen/count2_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.561     1.444    clk_gen/clk_IBUF_BUFG
    SLICE_X33Y39         FDRE                                         r  clk_gen/count2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y39         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  clk_gen/count2_reg[15]/Q
                         net (fo=2, routed)           0.120     1.706    clk_gen/count2[15]
    SLICE_X33Y39         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.817 r  clk_gen/count20_carry__2/O[2]
                         net (fo=1, routed)           0.000     1.817    clk_gen/p_0_in[15]
    SLICE_X33Y39         FDRE                                         r  clk_gen/count2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.830     1.957    clk_gen/clk_IBUF_BUFG
    SLICE_X33Y39         FDRE                                         r  clk_gen/count2_reg[15]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X33Y39         FDRE (Hold_fdre_C_D)         0.105     1.549    clk_gen/count2_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.562     1.445    clk_gen/clk_IBUF_BUFG
    SLICE_X33Y40         FDRE                                         r  clk_gen/count2_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y40         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  clk_gen/count2_reg[17]/Q
                         net (fo=2, routed)           0.117     1.703    clk_gen/count2[17]
    SLICE_X33Y40         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.818 r  clk_gen/count20_carry__3/O[0]
                         net (fo=1, routed)           0.000     1.818    clk_gen/p_0_in[17]
    SLICE_X33Y40         FDRE                                         r  clk_gen/count2_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.831     1.958    clk_gen/clk_IBUF_BUFG
    SLICE_X33Y40         FDRE                                         r  clk_gen/count2_reg[17]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X33Y40         FDRE (Hold_fdre_C_D)         0.105     1.550    clk_gen/count2_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.563     1.446    clk_gen/clk_IBUF_BUFG
    SLICE_X33Y43         FDRE                                         r  clk_gen/count2_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y43         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clk_gen/count2_reg[29]/Q
                         net (fo=2, routed)           0.117     1.704    clk_gen/count2[29]
    SLICE_X33Y43         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.819 r  clk_gen/count20_carry__6/O[0]
                         net (fo=1, routed)           0.000     1.819    clk_gen/p_0_in[29]
    SLICE_X33Y43         FDRE                                         r  clk_gen/count2_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.832     1.959    clk_gen/clk_IBUF_BUFG
    SLICE_X33Y43         FDRE                                         r  clk_gen/count2_reg[29]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X33Y43         FDRE (Hold_fdre_C_D)         0.105     1.551    clk_gen/count2_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y37   clk_gen/clk_5KHz_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y39   clk_gen/count2_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y38   clk_gen/count2_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y38   clk_gen/count2_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y38   clk_gen/count2_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y39   clk_gen/count2_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y39   clk_gen/count2_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y39   clk_gen/count2_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y39   clk_gen/count2_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y43   clk_gen/count2_reg[29]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y43   clk_gen/count2_reg[30]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y43   clk_gen/count2_reg[31]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y39   clk_gen/count2_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y38   clk_gen/count2_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y38   clk_gen/count2_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y38   clk_gen/count2_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y39   clk_gen/count2_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y39   clk_gen/count2_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y39   clk_gen/count2_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y36   clk_gen/count2_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y36   clk_gen/count2_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y36   clk_gen/count2_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y36   clk_gen/count2_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y26   reg_hex_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y26   reg_hex_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y26   reg_hex_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y26   reg_hex_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y26   reg_hex_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y26   reg_hex_reg[6]/C



