---
layout: archive
title: "Projects"
permalink: /projects/
author_profile: true
---

{% include base_path %}


{% for post in site.portfolio %}
  {% include archive-single.html %}
{% endfor %}

<ol>
<li><p><strong>16 bit Brent Kung Adder - Layout, Back extract and Simulate in Cadence</strong> (Oct '19 - Nov '19) <br /> 
  <em>Advisor: Prof. Dinesh Sharma, EE, IITB</em> <br /> 
Designed the schematic and layout for a Brent Kung Adder starting from various functional modules, testing each of them and finally combining them.
Obtained correct DRC and LVS report of individual modules and whole adder; conducted post layout simulation results and got accurate functionality. 
  <a href="https://dimplekochar.github.io/files/report671.pdf">[Report]</a>
  <a href="https://github.com/dimplekochar/Butler_Matrix">[files]</a></p></li>

<li><p><strong> 4X4 Butler Matrix Circuit </strong> (Aug '19 - Nov '19) <br /> 
  <em>Advisor: Prof. Jayanta Mukherjee, EE, IITB</em> <br /> 
Designed a broadband 4X4 Butler matrix circuit using microstrip transmission line at frequency of operation of 5.4 GHz using Advanced Design System (ADS) software. 
 Fabricated the circuit on FR4 substrate and tested it 
  <a href="https://dimplekochar.github.io/files/report611.pdf">[Report]</a>
  <a href="https://github.com/dimplekochar/Touchless_Gesture_Recognition/blob/master/Analog_Project_Simulation_Report.pdf">[files]</a></p></li>

<li><p><strong> Power Amplifier Design </strong> (Feb '19 - Apr '19) <br /> 
  <em>Advisor: Prof. Jayanta Mukherjee, EE, IITB</em> <br /> 
Designed a power amplifier using AFIC901N for a gain of 2.5 dB at 520 MHz with S<sub>11</sub> and S<sub>12</sub> values nearly -18 dB and -35 dB respectively.
  Constructed appropriate matching networks and bias-tee for the given amplifier IC.
  <a href="https://dimplekochar.github.io/files/report614.pdf">[Report]</a>
  <a href="https://github.com/dimplekochar/Power_Amplifier_Design">[files]</a></p></li>

<li><p><strong>Heart Monitor</strong></em> <br /> 
   <em>Advisor: Prof. Vikram Gadre, EE, IITB</em> <br /> 
Stood among the top 5 teams in the Make in India presentation organised for Technical Education Quality Improvement Programme (TEQIP) - III
Acquired, filtered, thresholded and interpolated the signal to obtain its power spectral density in MATLAB and predict the risk of myocardial infraction
  using a digital signal processor
  <a href="https://dimplekochar.github.io/files/present338.pdf">[Presentation]</a>
  <a href="https://github.com/dimplekochar/Heart_Monitor">[files]</a></p></li>

<li><p><strong>Noise Free Roads</strong> (Jan '19 - May '19) <br /> 
  <em>Wadhwani Lab, EE, IITB</em> <br /> 
Provided initial calibration of the device for a particular car using frequency circuits, counted the number of times a driver uses the horn of the car 
in analysis of driving skills, provided for no tampering of device and transmitted the data to a server using ESP8266
  <a href="https://dimplekochar.github.io/files/present344.pdf">[Presentation]</a>
  <a href="https://dimplekochar.github.io/files/report344.pdf">[Report]</a></p></li>


  <li><p><strong>Pipelined RISC Microprocessor</strong> (Jul '18 - Nov '18) <br /> 
  <em>Advisor: Prof.  Virendra Singh, EE, IITB</em> <br /> 
 Designed IITB-RISC, an 8-register, 16-bit computer system which follows the standard 6 stage pipelines
(Instruction fetch, instruction decode, register read, execute, memory access, and write back) capable of executing 15 instructions
  and equipped it with control flow, data forwarding, data dependency hazard detection
  and hazard mitigation. Implemented the design in VHDL and tested it on a DE0-Nano FPGA board.
  <a href="https://github.com/dimplekochar/Pipelined_RISC_Microprocessor">[files]</a></p></li>

<li><p><strong>Music Genre Identification</strong> (Feb '18 - May '18) <br /> 
  <em>Advisor: Prof. Preethi Jyothi, CSE, IITB</em> <br /> 
Researched and found that the timbre feature corresponding to the loudest parts of the song gives
better clustering of audio samples and implemented Principal Component Analysis (PCA) to show it
Contrived Bayesian Optimization for tuning of hyperparameters to compute posterior probability
loss; utilized Gini Index for splitting at each node in Random Forests
Achieved an accuracy of 56% and an F1 score of 50.65% using the Random Forest algorithm
  <a href="https://dimplekochar.github.io/files/report419.pdf">[Report]</a>
  <a href="https://github.com/dimplekochar/Music_Genre_Identification">[files]</a></p></li>


<li><p><strong>Touchless Gesture Recognition</strong> (Feb '18 - Apr '18) <br /> 
  <em>Advisor: Prof. Siddharth Tallur, EE, IITB</em> <br /> 
  Part of a 2 member team that was awarded the best project among 70 teams
Designed and implemented a touchless gesture audio volume controller, motion tracker (using an LED matrix) 
  and a pattern lock by gesture detection using infrared emitters and sensors
Implemented the digital logic on an Altera CPLD by coding in VHDL on Altera Quartus software
  <a href="https://dimplekochar.github.io/files/present230.pdf">[Presentation]</a>
  <a href="https://github.com/dimplekochar/Touchless_Gesture_Recognition/">[files]</a></p></li>
</ol>

Other Minor Projects:
<ul>
<li><p><strong>Solving the generalized Sylvesterâ€™s equation AXB + CXD = E</strong> (Mar '20 - May '20) <br /> 
  <em>Guide: Prof. Virendra Sule, EE, IITB</em> <br /> 
  Studied various methods in literature and its implementation complexity in today's software. 
  <a href="https://dimplekochar.github.io/files/report613.pdf">[Report]</a></p></li>
  
  <li><p><strong>SAT solver</strong> (Oct '19 - Nov '19) <br /> 
  <em>Guide: Prof. Virendra Singh, EE, IITB</em> <br /> 
    On entering clauses in product of sum form, outputs whether SAT or UNSAT; if SAT provides a solution
  <a href="https://github.com/dimplekochar/SAT_Solver/">[files]</a></p></li>

  <li><p><strong>Simulations of Microelectronics</strong> (Jul '19 - Nov '19) <br /> 
  <em>Guide: Prof. Swaroop Ganguly, EE, IITB</em> <br /> 
    Solved Poisson equation using finite difference scheme and Newton Raphson to obtain electric field, charge, etc. for various device structures.
    Used TCAD Sentaurus for sprocess simulations of implant and sdevice simulations for effect of various recombinations.
  <a href="https://github.com/dimplekochar/MSL/">[files]</a></p></li>

  <li><p><strong>Accelerator and Processor using <a href="https://github.com/madhavPdesai/ahir">Ahir Algorithm (Aa)</a> language</strong> (Jul '19 - Nov '19) <br /> 
  <em>Guide: Prof. M. P. Desai, EE, IITB</em> <br /> 
    Coded an accelerator in Aa for parallel dot product of a data matrix with a kernel matrix. Coded and verified a processor with given ISA in Aa, converted it to VHDL,
    and used xilinx vivado and implemented it on a basys-3 fpga using minicom (UART) to communicate.
  <a href="https://github.com/dimplekochar/789">[files]</a></p></li>

</ul>



