{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1718666292227 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1718666292232 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 17 16:18:12 2024 " "Processing started: Mon Jun 17 16:18:12 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1718666292232 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718666292232 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off rc4 -c rc4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off rc4 -c rc4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718666292232 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1718666292789 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1718666292789 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "reset RESET time_machine.sv(15) " "Verilog HDL Declaration information at time_machine.sv(15): object \"reset\" differs only in case from object \"RESET\" in the same scope" {  } { { "Task 3/time_machine.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task 3/time_machine.sv" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718666300187 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "start_s_i_i START_S_I_I time_machine.sv(31) " "Verilog HDL Declaration information at time_machine.sv(31): object \"start_s_i_i\" differs only in case from object \"START_S_I_I\" in the same scope" {  } { { "Task 3/time_machine.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task 3/time_machine.sv" 31 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718666300187 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "start_shuffle START_SHUFFLE time_machine.sv(32) " "Verilog HDL Declaration information at time_machine.sv(32): object \"start_shuffle\" differs only in case from object \"START_SHUFFLE\" in the same scope" {  } { { "Task 3/time_machine.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task 3/time_machine.sv" 32 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718666300187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task 3/time_machine.sv 1 1 " "Found 1 design units, including 1 entities, in source file task 3/time_machine.sv" { { "Info" "ISGN_ENTITY_NAME" "1 time_machine " "Found entity 1: time_machine" {  } { { "Task 3/time_machine.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task 3/time_machine.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718666300189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718666300189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task 3/lfsr_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file task 3/lfsr_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LFSR_Controller " "Found entity 1: LFSR_Controller" {  } { { "Task 3/LFSR_Controller.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task 3/LFSR_Controller.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718666300191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718666300191 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "finish FINISH determine_valid_message.sv(23) " "Verilog HDL Declaration information at determine_valid_message.sv(23): object \"finish\" differs only in case from object \"FINISH\" in the same scope" {  } { { "Task 3/determine_valid_message.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task 3/determine_valid_message.sv" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718666300193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task 3/determine_valid_message.sv 1 1 " "Found 1 design units, including 1 entities, in source file task 3/determine_valid_message.sv" { { "Info" "ISGN_ENTITY_NAME" "1 determine_valid_message " "Found entity 1: determine_valid_message" {  } { { "Task 3/determine_valid_message.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task 3/determine_valid_message.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718666300193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718666300193 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "decryptor_fsm.sv(77) " "Verilog HDL information at decryptor_fsm.sv(77): always construct contains both blocking and non-blocking assignments" {  } { { "Task2/decryptor_fsm.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task2/decryptor_fsm.sv" 77 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1718666300194 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done DONE decryptor_fsm.sv(42) " "Verilog HDL Declaration information at decryptor_fsm.sv(42): object \"done\" differs only in case from object \"DONE\" in the same scope" {  } { { "Task2/decryptor_fsm.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task2/decryptor_fsm.sv" 42 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718666300194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task2/decryptor_fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file task2/decryptor_fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decryptor_fsm " "Found entity 1: decryptor_fsm" {  } { { "Task2/decryptor_fsm.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task2/decryptor_fsm.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718666300194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718666300194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "s_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file s_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 s_memory-SYN " "Found design unit 1: s_memory-SYN" {  } { { "s_memory.vhd" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/s_memory.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718666300533 ""} { "Info" "ISGN_ENTITY_NAME" "1 s_memory " "Found entity 1: s_memory" {  } { { "s_memory.vhd" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/s_memory.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718666300533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718666300533 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "ksa.sv(83) " "Verilog HDL Module Instantiation warning at ksa.sv(83): ignored dangling comma in List of Port Connections" {  } { { "ksa.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/ksa.sv" 83 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1718666300535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ksa.sv 1 1 " "Found 1 design units, including 1 entities, in source file ksa.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ksa " "Found entity 1: ksa" {  } { { "ksa.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/ksa.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718666300535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718666300535 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Task1/rc4.sv " "Can't analyze file -- file Task1/rc4.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1718666300537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encrypted_data_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file encrypted_data_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 encrypted_data_memory " "Found entity 1: encrypted_data_memory" {  } { { "encrypted_data_memory.v" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/encrypted_data_memory.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718666300538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718666300538 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done DONE read_rom_mem.sv(13) " "Verilog HDL Declaration information at read_rom_mem.sv(13): object \"done\" differs only in case from object \"DONE\" in the same scope" {  } { { "Task2/read_rom_mem.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task2/read_rom_mem.sv" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718666300539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task2/read_rom_mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file task2/read_rom_mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 read_rom_mem " "Found entity 1: read_rom_mem" {  } { { "Task2/read_rom_mem.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task2/read_rom_mem.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718666300540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718666300540 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "time_machine.sv " "Can't analyze file -- file time_machine.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1718666300543 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "reset RESET decryption_core.sv(12) " "Verilog HDL Declaration information at decryption_core.sv(12): object \"reset\" differs only in case from object \"RESET\" in the same scope" {  } { { "Task 3/decryption_core.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task 3/decryption_core.sv" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718666300544 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "START_S_I_I start_s_i_i decryption_core.sv(45) " "Verilog HDL Declaration information at decryption_core.sv(45): object \"START_S_I_I\" differs only in case from object \"start_s_i_i\" in the same scope" {  } { { "Task 3/decryption_core.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task 3/decryption_core.sv" 45 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718666300544 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "START_SHUFFLE start_shuffle decryption_core.sv(47) " "Verilog HDL Declaration information at decryption_core.sv(47): object \"START_SHUFFLE\" differs only in case from object \"start_shuffle\" in the same scope" {  } { { "Task 3/decryption_core.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task 3/decryption_core.sv" 47 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718666300544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task 3/decryption_core.sv 1 1 " "Found 1 design units, including 1 entities, in source file task 3/decryption_core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decryption_core " "Found entity 1: decryption_core" {  } { { "Task 3/decryption_core.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task 3/decryption_core.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718666300544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718666300544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task2/de_data_writer.sv 1 1 " "Found 1 design units, including 1 entities, in source file task2/de_data_writer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de_data_writer " "Found entity 1: de_data_writer" {  } { { "Task2/de_data_writer.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task2/de_data_writer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718666300545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718666300545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decrypted_data_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file decrypted_data_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 decrypted_data_memory " "Found entity 1: decrypted_data_memory" {  } { { "decrypted_data_memory.v" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/decrypted_data_memory.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718666300547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718666300547 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "START_CORES start_cores parallel_cores.sv(19) " "Verilog HDL Declaration information at parallel_cores.sv(19): object \"START_CORES\" differs only in case from object \"start_cores\" in the same scope" {  } { { "Task4/parallel_cores.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task4/parallel_cores.sv" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718666300548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task4/parallel_cores.sv 1 1 " "Found 1 design units, including 1 entities, in source file task4/parallel_cores.sv" { { "Info" "ISGN_ENTITY_NAME" "1 parallel_cores " "Found entity 1: parallel_cores" {  } { { "Task4/parallel_cores.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task4/parallel_cores.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718666300548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718666300548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task 3/hex_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file task 3/hex_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HEX_Control " "Found entity 1: HEX_Control" {  } { { "Task 3/HEX_Control.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task 3/HEX_Control.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718666300550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718666300550 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Task4/parallel_cores_beta.sv " "Can't analyze file -- file Task4/parallel_cores_beta.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1718666300552 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Task4/LFSR_Controller_Bonus.sv " "Can't analyze file -- file Task4/LFSR_Controller_Bonus.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1718666300554 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Task4/ksa_bonus.sv " "Can't analyze file -- file Task4/ksa_bonus.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1718666300556 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "full_decryption_core.sv(221) " "Verilog HDL Module Instantiation warning at full_decryption_core.sv(221): ignored dangling comma in List of Port Connections" {  } { { "Task4/full_decryption_core.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task4/full_decryption_core.sv" 221 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1718666300557 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "found FOUND full_decryption_core.sv(28) " "Verilog HDL Declaration information at full_decryption_core.sv(28): object \"found\" differs only in case from object \"FOUND\" in the same scope" {  } { { "Task4/full_decryption_core.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task4/full_decryption_core.sv" 28 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718666300557 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "reset RESET full_decryption_core.sv(18) " "Verilog HDL Declaration information at full_decryption_core.sv(18): object \"reset\" differs only in case from object \"RESET\" in the same scope" {  } { { "Task4/full_decryption_core.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task4/full_decryption_core.sv" 18 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718666300557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task4/full_decryption_core.sv 1 1 " "Found 1 design units, including 1 entities, in source file task4/full_decryption_core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 full_decryption_core " "Found entity 1: full_decryption_core" {  } { { "Task4/full_decryption_core.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task4/full_decryption_core.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718666300557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718666300557 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "parallel_cores.sv(121) " "Verilog HDL Instantiation warning at parallel_cores.sv(121): instance has no name" {  } { { "Task4/parallel_cores.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task4/parallel_cores.sv" 121 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1718666300560 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ksa " "Elaborating entity \"ksa\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1718666300585 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[8..1\] ksa.sv(24) " "Output port \"LEDR\[8..1\]\" at ksa.sv(24) has no driver" {  } { { "ksa.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/ksa.sv" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1718666300590 "|ksa"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "parallel_cores parallel_cores:cores_4 " "Elaborating entity \"parallel_cores\" for hierarchy \"parallel_cores:cores_4\"" {  } { { "ksa.sv" "cores_4" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/ksa.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718666300611 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 parallel_cores.sv(39) " "Verilog HDL assignment warning at parallel_cores.sv(39): truncated value with size 32 to match size of target (5)" {  } { { "Task4/parallel_cores.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task4/parallel_cores.sv" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718666300613 "|ksa|parallel_cores:cores_4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 parallel_cores.sv(43) " "Verilog HDL assignment warning at parallel_cores.sv(43): truncated value with size 32 to match size of target (5)" {  } { { "Task4/parallel_cores.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task4/parallel_cores.sv" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718666300613 "|ksa|parallel_cores:cores_4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 parallel_cores.sv(44) " "Verilog HDL assignment warning at parallel_cores.sv(44): truncated value with size 32 to match size of target (5)" {  } { { "Task4/parallel_cores.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task4/parallel_cores.sv" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718666300613 "|ksa|parallel_cores:cores_4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 parallel_cores.sv(47) " "Verilog HDL assignment warning at parallel_cores.sv(47): truncated value with size 32 to match size of target (5)" {  } { { "Task4/parallel_cores.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task4/parallel_cores.sv" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718666300613 "|ksa|parallel_cores:cores_4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 parallel_cores.sv(50) " "Verilog HDL assignment warning at parallel_cores.sv(50): truncated value with size 32 to match size of target (5)" {  } { { "Task4/parallel_cores.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task4/parallel_cores.sv" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718666300613 "|ksa|parallel_cores:cores_4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 parallel_cores.sv(51) " "Verilog HDL assignment warning at parallel_cores.sv(51): truncated value with size 32 to match size of target (5)" {  } { { "Task4/parallel_cores.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task4/parallel_cores.sv" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718666300613 "|ksa|parallel_cores:cores_4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 parallel_cores.sv(52) " "Verilog HDL assignment warning at parallel_cores.sv(52): truncated value with size 32 to match size of target (5)" {  } { { "Task4/parallel_cores.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task4/parallel_cores.sv" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718666300613 "|ksa|parallel_cores:cores_4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 parallel_cores.sv(54) " "Verilog HDL assignment warning at parallel_cores.sv(54): truncated value with size 32 to match size of target (5)" {  } { { "Task4/parallel_cores.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task4/parallel_cores.sv" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718666300613 "|ksa|parallel_cores:cores_4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 parallel_cores.sv(55) " "Verilog HDL assignment warning at parallel_cores.sv(55): truncated value with size 32 to match size of target (5)" {  } { { "Task4/parallel_cores.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task4/parallel_cores.sv" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718666300613 "|ksa|parallel_cores:cores_4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 parallel_cores.sv(56) " "Verilog HDL assignment warning at parallel_cores.sv(56): truncated value with size 32 to match size of target (5)" {  } { { "Task4/parallel_cores.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task4/parallel_cores.sv" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718666300613 "|ksa|parallel_cores:cores_4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 parallel_cores.sv(57) " "Verilog HDL assignment warning at parallel_cores.sv(57): truncated value with size 32 to match size of target (5)" {  } { { "Task4/parallel_cores.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task4/parallel_cores.sv" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718666300613 "|ksa|parallel_cores:cores_4"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "decrypted_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"decrypted_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1718666300648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_decryption_core parallel_cores:cores_4\|full_decryption_core:comb_71 " "Elaborating entity \"full_decryption_core\" for hierarchy \"parallel_cores:cores_4\|full_decryption_core:comb_71\"" {  } { { "Task4/parallel_cores.sv" "comb_71" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task4/parallel_cores.sv" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718666300663 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 full_decryption_core.sv(49) " "Verilog HDL assignment warning at full_decryption_core.sv(49): truncated value with size 32 to match size of target (6)" {  } { { "Task4/full_decryption_core.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task4/full_decryption_core.sv" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718666300664 "|ksa|parallel_cores:cores_4|full_decryption_core:comb_71"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 full_decryption_core.sv(55) " "Verilog HDL assignment warning at full_decryption_core.sv(55): truncated value with size 32 to match size of target (6)" {  } { { "Task4/full_decryption_core.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task4/full_decryption_core.sv" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718666300664 "|ksa|parallel_cores:cores_4|full_decryption_core:comb_71"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 full_decryption_core.sv(56) " "Verilog HDL assignment warning at full_decryption_core.sv(56): truncated value with size 32 to match size of target (6)" {  } { { "Task4/full_decryption_core.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task4/full_decryption_core.sv" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718666300664 "|ksa|parallel_cores:cores_4|full_decryption_core:comb_71"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 full_decryption_core.sv(59) " "Verilog HDL assignment warning at full_decryption_core.sv(59): truncated value with size 32 to match size of target (6)" {  } { { "Task4/full_decryption_core.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task4/full_decryption_core.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718666300664 "|ksa|parallel_cores:cores_4|full_decryption_core:comb_71"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 full_decryption_core.sv(60) " "Verilog HDL assignment warning at full_decryption_core.sv(60): truncated value with size 32 to match size of target (6)" {  } { { "Task4/full_decryption_core.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task4/full_decryption_core.sv" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718666300664 "|ksa|parallel_cores:cores_4|full_decryption_core:comb_71"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 full_decryption_core.sv(62) " "Verilog HDL assignment warning at full_decryption_core.sv(62): truncated value with size 32 to match size of target (6)" {  } { { "Task4/full_decryption_core.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task4/full_decryption_core.sv" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718666300664 "|ksa|parallel_cores:cores_4|full_decryption_core:comb_71"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 full_decryption_core.sv(64) " "Verilog HDL assignment warning at full_decryption_core.sv(64): truncated value with size 32 to match size of target (6)" {  } { { "Task4/full_decryption_core.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task4/full_decryption_core.sv" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718666300664 "|ksa|parallel_cores:cores_4|full_decryption_core:comb_71"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 full_decryption_core.sv(65) " "Verilog HDL assignment warning at full_decryption_core.sv(65): truncated value with size 32 to match size of target (6)" {  } { { "Task4/full_decryption_core.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task4/full_decryption_core.sv" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718666300665 "|ksa|parallel_cores:cores_4|full_decryption_core:comb_71"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 full_decryption_core.sv(69) " "Verilog HDL assignment warning at full_decryption_core.sv(69): truncated value with size 32 to match size of target (6)" {  } { { "Task4/full_decryption_core.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task4/full_decryption_core.sv" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718666300665 "|ksa|parallel_cores:cores_4|full_decryption_core:comb_71"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 full_decryption_core.sv(70) " "Verilog HDL assignment warning at full_decryption_core.sv(70): truncated value with size 32 to match size of target (6)" {  } { { "Task4/full_decryption_core.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task4/full_decryption_core.sv" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718666300665 "|ksa|parallel_cores:cores_4|full_decryption_core:comb_71"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 full_decryption_core.sv(71) " "Verilog HDL assignment warning at full_decryption_core.sv(71): truncated value with size 32 to match size of target (6)" {  } { { "Task4/full_decryption_core.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task4/full_decryption_core.sv" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718666300665 "|ksa|parallel_cores:cores_4|full_decryption_core:comb_71"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 full_decryption_core.sv(73) " "Verilog HDL assignment warning at full_decryption_core.sv(73): truncated value with size 32 to match size of target (6)" {  } { { "Task4/full_decryption_core.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task4/full_decryption_core.sv" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718666300665 "|ksa|parallel_cores:cores_4|full_decryption_core:comb_71"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 full_decryption_core.sv(76) " "Verilog HDL assignment warning at full_decryption_core.sv(76): truncated value with size 32 to match size of target (6)" {  } { { "Task4/full_decryption_core.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task4/full_decryption_core.sv" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718666300665 "|ksa|parallel_cores:cores_4|full_decryption_core:comb_71"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 full_decryption_core.sv(77) " "Verilog HDL assignment warning at full_decryption_core.sv(77): truncated value with size 32 to match size of target (6)" {  } { { "Task4/full_decryption_core.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task4/full_decryption_core.sv" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718666300665 "|ksa|parallel_cores:cores_4|full_decryption_core:comb_71"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 full_decryption_core.sv(79) " "Verilog HDL assignment warning at full_decryption_core.sv(79): truncated value with size 32 to match size of target (6)" {  } { { "Task4/full_decryption_core.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task4/full_decryption_core.sv" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718666300665 "|ksa|parallel_cores:cores_4|full_decryption_core:comb_71"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 full_decryption_core.sv(81) " "Verilog HDL assignment warning at full_decryption_core.sv(81): truncated value with size 32 to match size of target (6)" {  } { { "Task4/full_decryption_core.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task4/full_decryption_core.sv" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718666300665 "|ksa|parallel_cores:cores_4|full_decryption_core:comb_71"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR_Controller parallel_cores:cores_4\|full_decryption_core:comb_71\|LFSR_Controller:key_generator " "Elaborating entity \"LFSR_Controller\" for hierarchy \"parallel_cores:cores_4\|full_decryption_core:comb_71\|LFSR_Controller:key_generator\"" {  } { { "Task4/full_decryption_core.sv" "key_generator" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task4/full_decryption_core.sv" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718666300681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "s_memory parallel_cores:cores_4\|full_decryption_core:comb_71\|s_memory:s_memory_controller " "Elaborating entity \"s_memory\" for hierarchy \"parallel_cores:cores_4\|full_decryption_core:comb_71\|s_memory:s_memory_controller\"" {  } { { "Task4/full_decryption_core.sv" "s_memory_controller" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task4/full_decryption_core.sv" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718666300694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram parallel_cores:cores_4\|full_decryption_core:comb_71\|s_memory:s_memory_controller\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"parallel_cores:cores_4\|full_decryption_core:comb_71\|s_memory:s_memory_controller\|altsyncram:altsyncram_component\"" {  } { { "s_memory.vhd" "altsyncram_component" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/s_memory.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718666300749 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "parallel_cores:cores_4\|full_decryption_core:comb_71\|s_memory:s_memory_controller\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"parallel_cores:cores_4\|full_decryption_core:comb_71\|s_memory:s_memory_controller\|altsyncram:altsyncram_component\"" {  } { { "s_memory.vhd" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/s_memory.vhd" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718666300759 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "parallel_cores:cores_4\|full_decryption_core:comb_71\|s_memory:s_memory_controller\|altsyncram:altsyncram_component " "Instantiated megafunction \"parallel_cores:cores_4\|full_decryption_core:comb_71\|s_memory:s_memory_controller\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718666300759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718666300759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718666300759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718666300759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718666300759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718666300759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718666300759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718666300759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718666300759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718666300759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718666300759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718666300759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718666300759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718666300759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718666300759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718666300759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718666300759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718666300759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718666300759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718666300759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718666300759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718666300759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718666300759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718666300759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718666300759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718666300759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718666300759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718666300759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718666300759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718666300759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718666300759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718666300759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718666300759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718666300759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718666300759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718666300759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718666300759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718666300759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718666300759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718666300759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718666300759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718666300759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718666300759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718666300759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718666300759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718666300759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718666300759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718666300759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=S " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=S\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718666300759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718666300759 ""}  } { { "s_memory.vhd" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/s_memory.vhd" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1718666300759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m5b4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m5b4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m5b4 " "Found entity 1: altsyncram_m5b4" {  } { { "db/altsyncram_m5b4.tdf" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/db/altsyncram_m5b4.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718666300798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718666300798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_m5b4 parallel_cores:cores_4\|full_decryption_core:comb_71\|s_memory:s_memory_controller\|altsyncram:altsyncram_component\|altsyncram_m5b4:auto_generated " "Elaborating entity \"altsyncram_m5b4\" for hierarchy \"parallel_cores:cores_4\|full_decryption_core:comb_71\|s_memory:s_memory_controller\|altsyncram:altsyncram_component\|altsyncram_m5b4:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718666300798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kq83.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kq83.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kq83 " "Found entity 1: altsyncram_kq83" {  } { { "db/altsyncram_kq83.tdf" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/db/altsyncram_kq83.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718666300839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718666300839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kq83 parallel_cores:cores_4\|full_decryption_core:comb_71\|s_memory:s_memory_controller\|altsyncram:altsyncram_component\|altsyncram_m5b4:auto_generated\|altsyncram_kq83:altsyncram1 " "Elaborating entity \"altsyncram_kq83\" for hierarchy \"parallel_cores:cores_4\|full_decryption_core:comb_71\|s_memory:s_memory_controller\|altsyncram:altsyncram_component\|altsyncram_m5b4:auto_generated\|altsyncram_kq83:altsyncram1\"" {  } { { "db/altsyncram_m5b4.tdf" "altsyncram1" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/db/altsyncram_m5b4.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718666300839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom parallel_cores:cores_4\|full_decryption_core:comb_71\|s_memory:s_memory_controller\|altsyncram:altsyncram_component\|altsyncram_m5b4:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"parallel_cores:cores_4\|full_decryption_core:comb_71\|s_memory:s_memory_controller\|altsyncram:altsyncram_component\|altsyncram_m5b4:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_m5b4.tdf" "mgl_prim2" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/db/altsyncram_m5b4.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718666300983 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "parallel_cores:cores_4\|full_decryption_core:comb_71\|s_memory:s_memory_controller\|altsyncram:altsyncram_component\|altsyncram_m5b4:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"parallel_cores:cores_4\|full_decryption_core:comb_71\|s_memory:s_memory_controller\|altsyncram:altsyncram_component\|altsyncram_m5b4:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_m5b4.tdf" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/db/altsyncram_m5b4.tdf" 38 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718666300996 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "parallel_cores:cores_4\|full_decryption_core:comb_71\|s_memory:s_memory_controller\|altsyncram:altsyncram_component\|altsyncram_m5b4:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"parallel_cores:cores_4\|full_decryption_core:comb_71\|s_memory:s_memory_controller\|altsyncram:altsyncram_component\|altsyncram_m5b4:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000 " "Parameter \"CVALUE\" = \"00000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718666300996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718666300996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718666300996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1392508928 " "Parameter \"NODE_NAME\" = \"1392508928\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718666300996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 256 " "Parameter \"NUMWORDS\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718666300996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718666300996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 8 " "Parameter \"WIDTH_WORD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718666300996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 8 " "Parameter \"WIDTHAD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718666300996 ""}  } { { "db/altsyncram_m5b4.tdf" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/db/altsyncram_m5b4.tdf" 38 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1718666300996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter parallel_cores:cores_4\|full_decryption_core:comb_71\|s_memory:s_memory_controller\|altsyncram:altsyncram_component\|altsyncram_m5b4:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"parallel_cores:cores_4\|full_decryption_core:comb_71\|s_memory:s_memory_controller\|altsyncram:altsyncram_component\|altsyncram_m5b4:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718666301119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl parallel_cores:cores_4\|full_decryption_core:comb_71\|s_memory:s_memory_controller\|altsyncram:altsyncram_component\|altsyncram_m5b4:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"parallel_cores:cores_4\|full_decryption_core:comb_71\|s_memory:s_memory_controller\|altsyncram:altsyncram_component\|altsyncram_m5b4:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718666301249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr parallel_cores:cores_4\|full_decryption_core:comb_71\|s_memory:s_memory_controller\|altsyncram:altsyncram_component\|altsyncram_m5b4:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"parallel_cores:cores_4\|full_decryption_core:comb_71\|s_memory:s_memory_controller\|altsyncram:altsyncram_component\|altsyncram_m5b4:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718666301373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decryption_core parallel_cores:cores_4\|full_decryption_core:comb_71\|decryption_core:decryption_core1 " "Elaborating entity \"decryption_core\" for hierarchy \"parallel_cores:cores_4\|full_decryption_core:comb_71\|decryption_core:decryption_core1\"" {  } { { "Task4/full_decryption_core.sv" "decryption_core1" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task4/full_decryption_core.sv" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718666301424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "time_machine parallel_cores:cores_4\|full_decryption_core:comb_71\|decryption_core:decryption_core1\|time_machine:time_controller " "Elaborating entity \"time_machine\" for hierarchy \"parallel_cores:cores_4\|full_decryption_core:comb_71\|decryption_core:decryption_core1\|time_machine:time_controller\"" {  } { { "Task 3/decryption_core.sv" "time_controller" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task 3/decryption_core.sv" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718666301789 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "start_sec_shuffle time_machine.sv(33) " "Output port \"start_sec_shuffle\" at time_machine.sv(33) has no driver" {  } { { "Task 3/time_machine.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task 3/time_machine.sv" 33 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1718666301791 "|ksa|parallel_cores:cores_4|full_decryption_core:comb_71|decryption_core:decryption_core1|time_machine:time_controller"}
{ "Warning" "WSGN_SEARCH_FILE" "task1/populate_s_mem_by_index.sv 1 1 " "Using design file task1/populate_s_mem_by_index.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 populate_s_mem_by_index " "Found entity 1: populate_s_mem_by_index" {  } { { "populate_s_mem_by_index.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/task1/populate_s_mem_by_index.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718666301808 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1718666301808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "populate_s_mem_by_index parallel_cores:cores_4\|full_decryption_core:comb_71\|decryption_core:decryption_core1\|populate_s_mem_by_index:task1 " "Elaborating entity \"populate_s_mem_by_index\" for hierarchy \"parallel_cores:cores_4\|full_decryption_core:comb_71\|decryption_core:decryption_core1\|populate_s_mem_by_index:task1\"" {  } { { "Task 3/decryption_core.sv" "task1" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task 3/decryption_core.sv" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718666301809 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 populate_s_mem_by_index.sv(34) " "Verilog HDL assignment warning at populate_s_mem_by_index.sv(34): truncated value with size 32 to match size of target (8)" {  } { { "populate_s_mem_by_index.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/task1/populate_s_mem_by_index.sv" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718666301809 "|ksa|parallel_cores:cores_4|full_decryption_core:comb_71|decryption_core:decryption_core1|populate_s_mem_by_index:task1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 populate_s_mem_by_index.sv(39) " "Verilog HDL assignment warning at populate_s_mem_by_index.sv(39): truncated value with size 32 to match size of target (8)" {  } { { "populate_s_mem_by_index.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/task1/populate_s_mem_by_index.sv" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718666301809 "|ksa|parallel_cores:cores_4|full_decryption_core:comb_71|decryption_core:decryption_core1|populate_s_mem_by_index:task1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 populate_s_mem_by_index.sv(40) " "Verilog HDL assignment warning at populate_s_mem_by_index.sv(40): truncated value with size 32 to match size of target (8)" {  } { { "populate_s_mem_by_index.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/task1/populate_s_mem_by_index.sv" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718666301809 "|ksa|parallel_cores:cores_4|full_decryption_core:comb_71|decryption_core:decryption_core1|populate_s_mem_by_index:task1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 populate_s_mem_by_index.sv(43) " "Verilog HDL assignment warning at populate_s_mem_by_index.sv(43): truncated value with size 32 to match size of target (8)" {  } { { "populate_s_mem_by_index.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/task1/populate_s_mem_by_index.sv" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718666301809 "|ksa|parallel_cores:cores_4|full_decryption_core:comb_71|decryption_core:decryption_core1|populate_s_mem_by_index:task1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 populate_s_mem_by_index.sv(47) " "Verilog HDL assignment warning at populate_s_mem_by_index.sv(47): truncated value with size 32 to match size of target (8)" {  } { { "populate_s_mem_by_index.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/task1/populate_s_mem_by_index.sv" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718666301810 "|ksa|parallel_cores:cores_4|full_decryption_core:comb_71|decryption_core:decryption_core1|populate_s_mem_by_index:task1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 populate_s_mem_by_index.sv(49) " "Verilog HDL assignment warning at populate_s_mem_by_index.sv(49): truncated value with size 32 to match size of target (8)" {  } { { "populate_s_mem_by_index.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/task1/populate_s_mem_by_index.sv" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718666301810 "|ksa|parallel_cores:cores_4|full_decryption_core:comb_71|decryption_core:decryption_core1|populate_s_mem_by_index:task1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 populate_s_mem_by_index.sv(52) " "Verilog HDL assignment warning at populate_s_mem_by_index.sv(52): truncated value with size 32 to match size of target (8)" {  } { { "populate_s_mem_by_index.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/task1/populate_s_mem_by_index.sv" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718666301810 "|ksa|parallel_cores:cores_4|full_decryption_core:comb_71|decryption_core:decryption_core1|populate_s_mem_by_index:task1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 populate_s_mem_by_index.sv(55) " "Verilog HDL assignment warning at populate_s_mem_by_index.sv(55): truncated value with size 32 to match size of target (8)" {  } { { "populate_s_mem_by_index.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/task1/populate_s_mem_by_index.sv" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718666301810 "|ksa|parallel_cores:cores_4|full_decryption_core:comb_71|decryption_core:decryption_core1|populate_s_mem_by_index:task1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 populate_s_mem_by_index.sv(58) " "Verilog HDL assignment warning at populate_s_mem_by_index.sv(58): truncated value with size 32 to match size of target (8)" {  } { { "populate_s_mem_by_index.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/task1/populate_s_mem_by_index.sv" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718666301810 "|ksa|parallel_cores:cores_4|full_decryption_core:comb_71|decryption_core:decryption_core1|populate_s_mem_by_index:task1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 populate_s_mem_by_index.sv(60) " "Verilog HDL assignment warning at populate_s_mem_by_index.sv(60): truncated value with size 32 to match size of target (8)" {  } { { "populate_s_mem_by_index.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/task1/populate_s_mem_by_index.sv" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718666301810 "|ksa|parallel_cores:cores_4|full_decryption_core:comb_71|decryption_core:decryption_core1|populate_s_mem_by_index:task1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 populate_s_mem_by_index.sv(79) " "Verilog HDL assignment warning at populate_s_mem_by_index.sv(79): truncated value with size 32 to match size of target (9)" {  } { { "populate_s_mem_by_index.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/task1/populate_s_mem_by_index.sv" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718666301811 "|ksa|parallel_cores:cores_4|full_decryption_core:comb_71|decryption_core:decryption_core1|populate_s_mem_by_index:task1"}
{ "Warning" "WSGN_SEARCH_FILE" "task2/shuffle_fsm.sv 1 1 " "Using design file task2/shuffle_fsm.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 shuffle_fsm " "Found entity 1: shuffle_fsm" {  } { { "shuffle_fsm.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/task2/shuffle_fsm.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718666301831 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1718666301831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shuffle_fsm parallel_cores:cores_4\|full_decryption_core:comb_71\|decryption_core:decryption_core1\|shuffle_fsm:shuffle_control " "Elaborating entity \"shuffle_fsm\" for hierarchy \"parallel_cores:cores_4\|full_decryption_core:comb_71\|decryption_core:decryption_core1\|shuffle_fsm:shuffle_control\"" {  } { { "Task 3/decryption_core.sv" "shuffle_control" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task 3/decryption_core.sv" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718666301833 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 shuffle_fsm.sv(81) " "Verilog HDL assignment warning at shuffle_fsm.sv(81): truncated value with size 32 to match size of target (8)" {  } { { "shuffle_fsm.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/task2/shuffle_fsm.sv" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718666301834 "|ksa|parallel_cores:cores_4|full_decryption_core:comb_71|decryption_core:decryption_core1|shuffle_fsm:shuffle_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 shuffle_fsm.sv(89) " "Verilog HDL assignment warning at shuffle_fsm.sv(89): truncated value with size 32 to match size of target (8)" {  } { { "shuffle_fsm.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/task2/shuffle_fsm.sv" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718666301834 "|ksa|parallel_cores:cores_4|full_decryption_core:comb_71|decryption_core:decryption_core1|shuffle_fsm:shuffle_control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "read_rom_mem parallel_cores:cores_4\|full_decryption_core:comb_71\|decryption_core:decryption_core1\|read_rom_mem:s_data_reader " "Elaborating entity \"read_rom_mem\" for hierarchy \"parallel_cores:cores_4\|full_decryption_core:comb_71\|decryption_core:decryption_core1\|read_rom_mem:s_data_reader\"" {  } { { "Task 3/decryption_core.sv" "s_data_reader" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task 3/decryption_core.sv" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718666301850 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 read_rom_mem.sv(31) " "Verilog HDL assignment warning at read_rom_mem.sv(31): truncated value with size 9 to match size of target (8)" {  } { { "Task2/read_rom_mem.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task2/read_rom_mem.sv" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718666301850 "|ksa|parallel_cores:cores_4|full_decryption_core:comb_71|decryption_core:decryption_core1|read_rom_mem:s_data_reader"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 read_rom_mem.sv(61) " "Verilog HDL assignment warning at read_rom_mem.sv(61): truncated value with size 32 to match size of target (9)" {  } { { "Task2/read_rom_mem.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task2/read_rom_mem.sv" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718666301851 "|ksa|parallel_cores:cores_4|full_decryption_core:comb_71|decryption_core:decryption_core1|read_rom_mem:s_data_reader"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decryptor_fsm parallel_cores:cores_4\|full_decryption_core:comb_71\|decryption_core:decryption_core1\|decryptor_fsm:decryptor_1 " "Elaborating entity \"decryptor_fsm\" for hierarchy \"parallel_cores:cores_4\|full_decryption_core:comb_71\|decryption_core:decryption_core1\|decryptor_fsm:decryptor_1\"" {  } { { "Task 3/decryption_core.sv" "decryptor_1" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task 3/decryption_core.sv" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718666301860 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 decryptor_fsm.sv(139) " "Verilog HDL assignment warning at decryptor_fsm.sv(139): truncated value with size 32 to match size of target (8)" {  } { { "Task2/decryptor_fsm.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task2/decryptor_fsm.sv" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718666301862 "|ksa|parallel_cores:cores_4|full_decryption_core:comb_71|decryption_core:decryption_core1|decryptor_fsm:decryptor_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 decryptor_fsm.sv(161) " "Verilog HDL assignment warning at decryptor_fsm.sv(161): truncated value with size 9 to match size of target (8)" {  } { { "Task2/decryptor_fsm.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task2/decryptor_fsm.sv" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718666301864 "|ksa|parallel_cores:cores_4|full_decryption_core:comb_71|decryption_core:decryption_core1|decryptor_fsm:decryptor_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "determine_valid_message parallel_cores:cores_4\|full_decryption_core:comb_71\|determine_valid_message:validator " "Elaborating entity \"determine_valid_message\" for hierarchy \"parallel_cores:cores_4\|full_decryption_core:comb_71\|determine_valid_message:validator\"" {  } { { "Task4/full_decryption_core.sv" "validator" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task4/full_decryption_core.sv" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718666301929 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_data determine_valid_message.sv(32) " "Verilog HDL or VHDL warning at determine_valid_message.sv(32): object \"out_data\" assigned a value but never read" {  } { { "Task 3/determine_valid_message.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task 3/determine_valid_message.sv" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1718666301929 "|ksa|parallel_cores:cores_4|full_decryption_core:comb_71|determine_valid_message:validator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 determine_valid_message.sv(69) " "Verilog HDL assignment warning at determine_valid_message.sv(69): truncated value with size 32 to match size of target (5)" {  } { { "Task 3/determine_valid_message.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task 3/determine_valid_message.sv" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718666301930 "|ksa|parallel_cores:cores_4|full_decryption_core:comb_71|determine_valid_message:validator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_decryption_core parallel_cores:cores_4\|full_decryption_core:comb_72 " "Elaborating entity \"full_decryption_core\" for hierarchy \"parallel_cores:cores_4\|full_decryption_core:comb_72\"" {  } { { "Task4/parallel_cores.sv" "comb_72" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task4/parallel_cores.sv" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718666301940 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 full_decryption_core.sv(49) " "Verilog HDL assignment warning at full_decryption_core.sv(49): truncated value with size 32 to match size of target (6)" {  } { { "Task4/full_decryption_core.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task4/full_decryption_core.sv" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718666301941 "|ksa|parallel_cores:cores_4|full_decryption_core:comb_72"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 full_decryption_core.sv(55) " "Verilog HDL assignment warning at full_decryption_core.sv(55): truncated value with size 32 to match size of target (6)" {  } { { "Task4/full_decryption_core.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task4/full_decryption_core.sv" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718666301941 "|ksa|parallel_cores:cores_4|full_decryption_core:comb_72"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 full_decryption_core.sv(56) " "Verilog HDL assignment warning at full_decryption_core.sv(56): truncated value with size 32 to match size of target (6)" {  } { { "Task4/full_decryption_core.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task4/full_decryption_core.sv" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718666301942 "|ksa|parallel_cores:cores_4|full_decryption_core:comb_72"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 full_decryption_core.sv(59) " "Verilog HDL assignment warning at full_decryption_core.sv(59): truncated value with size 32 to match size of target (6)" {  } { { "Task4/full_decryption_core.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task4/full_decryption_core.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718666301942 "|ksa|parallel_cores:cores_4|full_decryption_core:comb_72"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 full_decryption_core.sv(60) " "Verilog HDL assignment warning at full_decryption_core.sv(60): truncated value with size 32 to match size of target (6)" {  } { { "Task4/full_decryption_core.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task4/full_decryption_core.sv" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718666301942 "|ksa|parallel_cores:cores_4|full_decryption_core:comb_72"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 full_decryption_core.sv(62) " "Verilog HDL assignment warning at full_decryption_core.sv(62): truncated value with size 32 to match size of target (6)" {  } { { "Task4/full_decryption_core.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task4/full_decryption_core.sv" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718666301942 "|ksa|parallel_cores:cores_4|full_decryption_core:comb_72"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 full_decryption_core.sv(64) " "Verilog HDL assignment warning at full_decryption_core.sv(64): truncated value with size 32 to match size of target (6)" {  } { { "Task4/full_decryption_core.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task4/full_decryption_core.sv" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718666301942 "|ksa|parallel_cores:cores_4|full_decryption_core:comb_72"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 full_decryption_core.sv(65) " "Verilog HDL assignment warning at full_decryption_core.sv(65): truncated value with size 32 to match size of target (6)" {  } { { "Task4/full_decryption_core.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task4/full_decryption_core.sv" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718666301942 "|ksa|parallel_cores:cores_4|full_decryption_core:comb_72"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 full_decryption_core.sv(69) " "Verilog HDL assignment warning at full_decryption_core.sv(69): truncated value with size 32 to match size of target (6)" {  } { { "Task4/full_decryption_core.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task4/full_decryption_core.sv" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718666301942 "|ksa|parallel_cores:cores_4|full_decryption_core:comb_72"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 full_decryption_core.sv(70) " "Verilog HDL assignment warning at full_decryption_core.sv(70): truncated value with size 32 to match size of target (6)" {  } { { "Task4/full_decryption_core.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task4/full_decryption_core.sv" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718666301943 "|ksa|parallel_cores:cores_4|full_decryption_core:comb_72"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 full_decryption_core.sv(71) " "Verilog HDL assignment warning at full_decryption_core.sv(71): truncated value with size 32 to match size of target (6)" {  } { { "Task4/full_decryption_core.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task4/full_decryption_core.sv" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718666301943 "|ksa|parallel_cores:cores_4|full_decryption_core:comb_72"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 full_decryption_core.sv(73) " "Verilog HDL assignment warning at full_decryption_core.sv(73): truncated value with size 32 to match size of target (6)" {  } { { "Task4/full_decryption_core.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task4/full_decryption_core.sv" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718666301943 "|ksa|parallel_cores:cores_4|full_decryption_core:comb_72"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 full_decryption_core.sv(76) " "Verilog HDL assignment warning at full_decryption_core.sv(76): truncated value with size 32 to match size of target (6)" {  } { { "Task4/full_decryption_core.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task4/full_decryption_core.sv" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718666301943 "|ksa|parallel_cores:cores_4|full_decryption_core:comb_72"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 full_decryption_core.sv(77) " "Verilog HDL assignment warning at full_decryption_core.sv(77): truncated value with size 32 to match size of target (6)" {  } { { "Task4/full_decryption_core.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task4/full_decryption_core.sv" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718666301943 "|ksa|parallel_cores:cores_4|full_decryption_core:comb_72"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 full_decryption_core.sv(79) " "Verilog HDL assignment warning at full_decryption_core.sv(79): truncated value with size 32 to match size of target (6)" {  } { { "Task4/full_decryption_core.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task4/full_decryption_core.sv" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718666301943 "|ksa|parallel_cores:cores_4|full_decryption_core:comb_72"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 full_decryption_core.sv(81) " "Verilog HDL assignment warning at full_decryption_core.sv(81): truncated value with size 32 to match size of target (6)" {  } { { "Task4/full_decryption_core.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task4/full_decryption_core.sv" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718666301943 "|ksa|parallel_cores:cores_4|full_decryption_core:comb_72"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR_Controller parallel_cores:cores_4\|full_decryption_core:comb_72\|LFSR_Controller:key_generator " "Elaborating entity \"LFSR_Controller\" for hierarchy \"parallel_cores:cores_4\|full_decryption_core:comb_72\|LFSR_Controller:key_generator\"" {  } { { "Task4/full_decryption_core.sv" "key_generator" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task4/full_decryption_core.sv" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718666301964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_decryption_core parallel_cores:cores_4\|full_decryption_core:comb_73 " "Elaborating entity \"full_decryption_core\" for hierarchy \"parallel_cores:cores_4\|full_decryption_core:comb_73\"" {  } { { "Task4/parallel_cores.sv" "comb_73" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task4/parallel_cores.sv" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718666302019 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 full_decryption_core.sv(49) " "Verilog HDL assignment warning at full_decryption_core.sv(49): truncated value with size 32 to match size of target (6)" {  } { { "Task4/full_decryption_core.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task4/full_decryption_core.sv" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718666302020 "|ksa|parallel_cores:cores_4|full_decryption_core:comb_73"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 full_decryption_core.sv(55) " "Verilog HDL assignment warning at full_decryption_core.sv(55): truncated value with size 32 to match size of target (6)" {  } { { "Task4/full_decryption_core.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task4/full_decryption_core.sv" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718666302020 "|ksa|parallel_cores:cores_4|full_decryption_core:comb_73"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 full_decryption_core.sv(56) " "Verilog HDL assignment warning at full_decryption_core.sv(56): truncated value with size 32 to match size of target (6)" {  } { { "Task4/full_decryption_core.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task4/full_decryption_core.sv" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718666302020 "|ksa|parallel_cores:cores_4|full_decryption_core:comb_73"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 full_decryption_core.sv(59) " "Verilog HDL assignment warning at full_decryption_core.sv(59): truncated value with size 32 to match size of target (6)" {  } { { "Task4/full_decryption_core.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task4/full_decryption_core.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718666302020 "|ksa|parallel_cores:cores_4|full_decryption_core:comb_73"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 full_decryption_core.sv(60) " "Verilog HDL assignment warning at full_decryption_core.sv(60): truncated value with size 32 to match size of target (6)" {  } { { "Task4/full_decryption_core.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task4/full_decryption_core.sv" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718666302020 "|ksa|parallel_cores:cores_4|full_decryption_core:comb_73"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 full_decryption_core.sv(62) " "Verilog HDL assignment warning at full_decryption_core.sv(62): truncated value with size 32 to match size of target (6)" {  } { { "Task4/full_decryption_core.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task4/full_decryption_core.sv" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718666302020 "|ksa|parallel_cores:cores_4|full_decryption_core:comb_73"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 full_decryption_core.sv(64) " "Verilog HDL assignment warning at full_decryption_core.sv(64): truncated value with size 32 to match size of target (6)" {  } { { "Task4/full_decryption_core.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task4/full_decryption_core.sv" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718666302020 "|ksa|parallel_cores:cores_4|full_decryption_core:comb_73"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 full_decryption_core.sv(65) " "Verilog HDL assignment warning at full_decryption_core.sv(65): truncated value with size 32 to match size of target (6)" {  } { { "Task4/full_decryption_core.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task4/full_decryption_core.sv" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718666302020 "|ksa|parallel_cores:cores_4|full_decryption_core:comb_73"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 full_decryption_core.sv(69) " "Verilog HDL assignment warning at full_decryption_core.sv(69): truncated value with size 32 to match size of target (6)" {  } { { "Task4/full_decryption_core.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task4/full_decryption_core.sv" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718666302021 "|ksa|parallel_cores:cores_4|full_decryption_core:comb_73"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 full_decryption_core.sv(70) " "Verilog HDL assignment warning at full_decryption_core.sv(70): truncated value with size 32 to match size of target (6)" {  } { { "Task4/full_decryption_core.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task4/full_decryption_core.sv" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718666302021 "|ksa|parallel_cores:cores_4|full_decryption_core:comb_73"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 full_decryption_core.sv(71) " "Verilog HDL assignment warning at full_decryption_core.sv(71): truncated value with size 32 to match size of target (6)" {  } { { "Task4/full_decryption_core.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task4/full_decryption_core.sv" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718666302021 "|ksa|parallel_cores:cores_4|full_decryption_core:comb_73"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 full_decryption_core.sv(73) " "Verilog HDL assignment warning at full_decryption_core.sv(73): truncated value with size 32 to match size of target (6)" {  } { { "Task4/full_decryption_core.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task4/full_decryption_core.sv" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718666302021 "|ksa|parallel_cores:cores_4|full_decryption_core:comb_73"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 full_decryption_core.sv(76) " "Verilog HDL assignment warning at full_decryption_core.sv(76): truncated value with size 32 to match size of target (6)" {  } { { "Task4/full_decryption_core.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task4/full_decryption_core.sv" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718666302021 "|ksa|parallel_cores:cores_4|full_decryption_core:comb_73"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 full_decryption_core.sv(77) " "Verilog HDL assignment warning at full_decryption_core.sv(77): truncated value with size 32 to match size of target (6)" {  } { { "Task4/full_decryption_core.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task4/full_decryption_core.sv" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718666302021 "|ksa|parallel_cores:cores_4|full_decryption_core:comb_73"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 full_decryption_core.sv(79) " "Verilog HDL assignment warning at full_decryption_core.sv(79): truncated value with size 32 to match size of target (6)" {  } { { "Task4/full_decryption_core.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task4/full_decryption_core.sv" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718666302021 "|ksa|parallel_cores:cores_4|full_decryption_core:comb_73"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 full_decryption_core.sv(81) " "Verilog HDL assignment warning at full_decryption_core.sv(81): truncated value with size 32 to match size of target (6)" {  } { { "Task4/full_decryption_core.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task4/full_decryption_core.sv" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718666302021 "|ksa|parallel_cores:cores_4|full_decryption_core:comb_73"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR_Controller parallel_cores:cores_4\|full_decryption_core:comb_73\|LFSR_Controller:key_generator " "Elaborating entity \"LFSR_Controller\" for hierarchy \"parallel_cores:cores_4\|full_decryption_core:comb_73\|LFSR_Controller:key_generator\"" {  } { { "Task4/full_decryption_core.sv" "key_generator" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task4/full_decryption_core.sv" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718666302042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_decryption_core parallel_cores:cores_4\|full_decryption_core:comb_74 " "Elaborating entity \"full_decryption_core\" for hierarchy \"parallel_cores:cores_4\|full_decryption_core:comb_74\"" {  } { { "Task4/parallel_cores.sv" "comb_74" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task4/parallel_cores.sv" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718666302091 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 full_decryption_core.sv(49) " "Verilog HDL assignment warning at full_decryption_core.sv(49): truncated value with size 32 to match size of target (6)" {  } { { "Task4/full_decryption_core.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task4/full_decryption_core.sv" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718666302091 "|ksa|parallel_cores:cores_4|full_decryption_core:comb_74"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 full_decryption_core.sv(55) " "Verilog HDL assignment warning at full_decryption_core.sv(55): truncated value with size 32 to match size of target (6)" {  } { { "Task4/full_decryption_core.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task4/full_decryption_core.sv" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718666302092 "|ksa|parallel_cores:cores_4|full_decryption_core:comb_74"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 full_decryption_core.sv(56) " "Verilog HDL assignment warning at full_decryption_core.sv(56): truncated value with size 32 to match size of target (6)" {  } { { "Task4/full_decryption_core.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task4/full_decryption_core.sv" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718666302092 "|ksa|parallel_cores:cores_4|full_decryption_core:comb_74"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 full_decryption_core.sv(59) " "Verilog HDL assignment warning at full_decryption_core.sv(59): truncated value with size 32 to match size of target (6)" {  } { { "Task4/full_decryption_core.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task4/full_decryption_core.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718666302092 "|ksa|parallel_cores:cores_4|full_decryption_core:comb_74"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 full_decryption_core.sv(60) " "Verilog HDL assignment warning at full_decryption_core.sv(60): truncated value with size 32 to match size of target (6)" {  } { { "Task4/full_decryption_core.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task4/full_decryption_core.sv" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718666302092 "|ksa|parallel_cores:cores_4|full_decryption_core:comb_74"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 full_decryption_core.sv(62) " "Verilog HDL assignment warning at full_decryption_core.sv(62): truncated value with size 32 to match size of target (6)" {  } { { "Task4/full_decryption_core.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task4/full_decryption_core.sv" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718666302092 "|ksa|parallel_cores:cores_4|full_decryption_core:comb_74"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 full_decryption_core.sv(64) " "Verilog HDL assignment warning at full_decryption_core.sv(64): truncated value with size 32 to match size of target (6)" {  } { { "Task4/full_decryption_core.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task4/full_decryption_core.sv" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718666302092 "|ksa|parallel_cores:cores_4|full_decryption_core:comb_74"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 full_decryption_core.sv(65) " "Verilog HDL assignment warning at full_decryption_core.sv(65): truncated value with size 32 to match size of target (6)" {  } { { "Task4/full_decryption_core.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task4/full_decryption_core.sv" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718666302092 "|ksa|parallel_cores:cores_4|full_decryption_core:comb_74"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 full_decryption_core.sv(69) " "Verilog HDL assignment warning at full_decryption_core.sv(69): truncated value with size 32 to match size of target (6)" {  } { { "Task4/full_decryption_core.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task4/full_decryption_core.sv" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718666302092 "|ksa|parallel_cores:cores_4|full_decryption_core:comb_74"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 full_decryption_core.sv(70) " "Verilog HDL assignment warning at full_decryption_core.sv(70): truncated value with size 32 to match size of target (6)" {  } { { "Task4/full_decryption_core.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task4/full_decryption_core.sv" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718666302092 "|ksa|parallel_cores:cores_4|full_decryption_core:comb_74"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 full_decryption_core.sv(71) " "Verilog HDL assignment warning at full_decryption_core.sv(71): truncated value with size 32 to match size of target (6)" {  } { { "Task4/full_decryption_core.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task4/full_decryption_core.sv" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718666302092 "|ksa|parallel_cores:cores_4|full_decryption_core:comb_74"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 full_decryption_core.sv(73) " "Verilog HDL assignment warning at full_decryption_core.sv(73): truncated value with size 32 to match size of target (6)" {  } { { "Task4/full_decryption_core.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task4/full_decryption_core.sv" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718666302092 "|ksa|parallel_cores:cores_4|full_decryption_core:comb_74"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 full_decryption_core.sv(76) " "Verilog HDL assignment warning at full_decryption_core.sv(76): truncated value with size 32 to match size of target (6)" {  } { { "Task4/full_decryption_core.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task4/full_decryption_core.sv" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718666302092 "|ksa|parallel_cores:cores_4|full_decryption_core:comb_74"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 full_decryption_core.sv(77) " "Verilog HDL assignment warning at full_decryption_core.sv(77): truncated value with size 32 to match size of target (6)" {  } { { "Task4/full_decryption_core.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task4/full_decryption_core.sv" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718666302093 "|ksa|parallel_cores:cores_4|full_decryption_core:comb_74"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 full_decryption_core.sv(79) " "Verilog HDL assignment warning at full_decryption_core.sv(79): truncated value with size 32 to match size of target (6)" {  } { { "Task4/full_decryption_core.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task4/full_decryption_core.sv" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718666302093 "|ksa|parallel_cores:cores_4|full_decryption_core:comb_74"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 full_decryption_core.sv(81) " "Verilog HDL assignment warning at full_decryption_core.sv(81): truncated value with size 32 to match size of target (6)" {  } { { "Task4/full_decryption_core.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task4/full_decryption_core.sv" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718666302093 "|ksa|parallel_cores:cores_4|full_decryption_core:comb_74"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR_Controller parallel_cores:cores_4\|full_decryption_core:comb_74\|LFSR_Controller:key_generator " "Elaborating entity \"LFSR_Controller\" for hierarchy \"parallel_cores:cores_4\|full_decryption_core:comb_74\|LFSR_Controller:key_generator\"" {  } { { "Task4/full_decryption_core.sv" "key_generator" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task4/full_decryption_core.sv" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718666302111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encrypted_data_memory encrypted_data_memory:rom_memory " "Elaborating entity \"encrypted_data_memory\" for hierarchy \"encrypted_data_memory:rom_memory\"" {  } { { "ksa.sv" "rom_memory" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/ksa.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718666302161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram encrypted_data_memory:rom_memory\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"encrypted_data_memory:rom_memory\|altsyncram:altsyncram_component\"" {  } { { "encrypted_data_memory.v" "altsyncram_component" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/encrypted_data_memory.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718666302178 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "encrypted_data_memory:rom_memory\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"encrypted_data_memory:rom_memory\|altsyncram:altsyncram_component\"" {  } { { "encrypted_data_memory.v" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/encrypted_data_memory.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718666302187 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "encrypted_data_memory:rom_memory\|altsyncram:altsyncram_component " "Instantiated megafunction \"encrypted_data_memory:rom_memory\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718666302187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718666302187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718666302187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./secret_messages/msg_5_for_task3/message.mif " "Parameter \"init_file\" = \"./secret_messages/msg_5_for_task3/message.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718666302187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718666302187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=D " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=D\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718666302187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718666302187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718666302187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718666302187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718666302187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718666302187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718666302187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718666302187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718666302187 ""}  } { { "encrypted_data_memory.v" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/encrypted_data_memory.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1718666302187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4gu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4gu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4gu1 " "Found entity 1: altsyncram_4gu1" {  } { { "db/altsyncram_4gu1.tdf" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/db/altsyncram_4gu1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718666302223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718666302223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4gu1 encrypted_data_memory:rom_memory\|altsyncram:altsyncram_component\|altsyncram_4gu1:auto_generated " "Elaborating entity \"altsyncram_4gu1\" for hierarchy \"encrypted_data_memory:rom_memory\|altsyncram:altsyncram_component\|altsyncram_4gu1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718666302223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_h503.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_h503.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_h503 " "Found entity 1: altsyncram_h503" {  } { { "db/altsyncram_h503.tdf" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/db/altsyncram_h503.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718666302270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718666302270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_h503 encrypted_data_memory:rom_memory\|altsyncram:altsyncram_component\|altsyncram_4gu1:auto_generated\|altsyncram_h503:altsyncram1 " "Elaborating entity \"altsyncram_h503\" for hierarchy \"encrypted_data_memory:rom_memory\|altsyncram:altsyncram_component\|altsyncram_4gu1:auto_generated\|altsyncram_h503:altsyncram1\"" {  } { { "db/altsyncram_4gu1.tdf" "altsyncram1" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/db/altsyncram_4gu1.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718666302270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom encrypted_data_memory:rom_memory\|altsyncram:altsyncram_component\|altsyncram_4gu1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"encrypted_data_memory:rom_memory\|altsyncram:altsyncram_component\|altsyncram_4gu1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_4gu1.tdf" "mgl_prim2" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/db/altsyncram_4gu1.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718666302291 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "encrypted_data_memory:rom_memory\|altsyncram:altsyncram_component\|altsyncram_4gu1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"encrypted_data_memory:rom_memory\|altsyncram:altsyncram_component\|altsyncram_4gu1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_4gu1.tdf" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/db/altsyncram_4gu1.tdf" 36 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718666302303 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "encrypted_data_memory:rom_memory\|altsyncram:altsyncram_component\|altsyncram_4gu1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"encrypted_data_memory:rom_memory\|altsyncram:altsyncram_component\|altsyncram_4gu1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000 " "Parameter \"CVALUE\" = \"00000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718666302304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718666302304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718666302304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1140850688 " "Parameter \"NODE_NAME\" = \"1140850688\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718666302304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 32 " "Parameter \"NUMWORDS\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718666302304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718666302304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 8 " "Parameter \"WIDTH_WORD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718666302304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 5 " "Parameter \"WIDTHAD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718666302304 ""}  } { { "db/altsyncram_4gu1.tdf" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/db/altsyncram_4gu1.tdf" 36 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1718666302304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "read_rom_mem read_rom_mem:rom_d " "Elaborating entity \"read_rom_mem\" for hierarchy \"read_rom_mem:rom_d\"" {  } { { "ksa.sv" "rom_d" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/ksa.sv" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718666302310 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 read_rom_mem.sv(31) " "Verilog HDL assignment warning at read_rom_mem.sv(31): truncated value with size 9 to match size of target (8)" {  } { { "Task2/read_rom_mem.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task2/read_rom_mem.sv" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718666302310 "|ksa|read_rom_mem:rom_d"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 read_rom_mem.sv(61) " "Verilog HDL assignment warning at read_rom_mem.sv(61): truncated value with size 32 to match size of target (9)" {  } { { "Task2/read_rom_mem.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task2/read_rom_mem.sv" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718666302311 "|ksa|read_rom_mem:rom_d"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HEX_Control HEX_Control:Hex_Control_inst " "Elaborating entity \"HEX_Control\" for hierarchy \"HEX_Control:Hex_Control_inst\"" {  } { { "ksa.sv" "Hex_Control_inst" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/ksa.sv" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718666302318 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 HEX_Control.sv(37) " "Verilog HDL assignment warning at HEX_Control.sv(37): truncated value with size 8 to match size of target (7)" {  } { { "Task 3/HEX_Control.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task 3/HEX_Control.sv" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718666302319 "|ksa|HEX_Control:Hex_Control_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 HEX_Control.sv(38) " "Verilog HDL assignment warning at HEX_Control.sv(38): truncated value with size 8 to match size of target (7)" {  } { { "Task 3/HEX_Control.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task 3/HEX_Control.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718666302319 "|ksa|HEX_Control:Hex_Control_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 HEX_Control.sv(39) " "Verilog HDL assignment warning at HEX_Control.sv(39): truncated value with size 8 to match size of target (7)" {  } { { "Task 3/HEX_Control.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task 3/HEX_Control.sv" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718666302319 "|ksa|HEX_Control:Hex_Control_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 HEX_Control.sv(40) " "Verilog HDL assignment warning at HEX_Control.sv(40): truncated value with size 8 to match size of target (7)" {  } { { "Task 3/HEX_Control.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task 3/HEX_Control.sv" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718666302319 "|ksa|HEX_Control:Hex_Control_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 HEX_Control.sv(41) " "Verilog HDL assignment warning at HEX_Control.sv(41): truncated value with size 8 to match size of target (7)" {  } { { "Task 3/HEX_Control.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task 3/HEX_Control.sv" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718666302319 "|ksa|HEX_Control:Hex_Control_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 HEX_Control.sv(42) " "Verilog HDL assignment warning at HEX_Control.sv(42): truncated value with size 8 to match size of target (7)" {  } { { "Task 3/HEX_Control.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task 3/HEX_Control.sv" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718666302319 "|ksa|HEX_Control:Hex_Control_inst"}
{ "Warning" "WSGN_SEARCH_FILE" "sevensegmentdisplaydecoder.v 1 1 " "Using design file sevensegmentdisplaydecoder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 SevenSegmentDisplayDecoder " "Found entity 1: SevenSegmentDisplayDecoder" {  } { { "sevensegmentdisplaydecoder.v" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/sevensegmentdisplaydecoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718666302336 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1718666302336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSegmentDisplayDecoder HEX_Control:Hex_Control_inst\|SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst0 " "Elaborating entity \"SevenSegmentDisplayDecoder\" for hierarchy \"HEX_Control:Hex_Control_inst\|SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst0\"" {  } { { "Task 3/HEX_Control.sv" "SevenSegmentDisplayDecoder_inst0" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task 3/HEX_Control.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718666302336 ""}
{ "Warning" "WSGN_SEARCH_FILE" "generate_arbitrary_divided_clk32.v 1 1 " "Using design file generate_arbitrary_divided_clk32.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Generate_Arbitrary_Divided_Clk32 " "Found entity 1: Generate_Arbitrary_Divided_Clk32" {  } { { "generate_arbitrary_divided_clk32.v" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/generate_arbitrary_divided_clk32.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718666302352 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1718666302352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Generate_Arbitrary_Divided_Clk32 HEX_Control:Hex_Control_inst\|Generate_Arbitrary_Divided_Clk32:Gen_100Hz_clk " "Elaborating entity \"Generate_Arbitrary_Divided_Clk32\" for hierarchy \"HEX_Control:Hex_Control_inst\|Generate_Arbitrary_Divided_Clk32:Gen_100Hz_clk\"" {  } { { "Task 3/HEX_Control.sv" "Gen_100Hz_clk" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task 3/HEX_Control.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718666302353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de_data_writer de_data_writer:de_writer " "Elaborating entity \"de_data_writer\" for hierarchy \"de_data_writer:de_writer\"" {  } { { "ksa.sv" "de_writer" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/ksa.sv" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718666302361 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 de_data_writer.sv(35) " "Verilog HDL assignment warning at de_data_writer.sv(35): truncated value with size 32 to match size of target (8)" {  } { { "Task2/de_data_writer.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task2/de_data_writer.sv" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718666302362 "|ksa|de_data_writer:de_writer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 de_data_writer.sv(40) " "Verilog HDL assignment warning at de_data_writer.sv(40): truncated value with size 32 to match size of target (8)" {  } { { "Task2/de_data_writer.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task2/de_data_writer.sv" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718666302362 "|ksa|de_data_writer:de_writer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 de_data_writer.sv(41) " "Verilog HDL assignment warning at de_data_writer.sv(41): truncated value with size 32 to match size of target (8)" {  } { { "Task2/de_data_writer.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task2/de_data_writer.sv" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718666302362 "|ksa|de_data_writer:de_writer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 de_data_writer.sv(44) " "Verilog HDL assignment warning at de_data_writer.sv(44): truncated value with size 32 to match size of target (8)" {  } { { "Task2/de_data_writer.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task2/de_data_writer.sv" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718666302363 "|ksa|de_data_writer:de_writer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 de_data_writer.sv(47) " "Verilog HDL assignment warning at de_data_writer.sv(47): truncated value with size 32 to match size of target (8)" {  } { { "Task2/de_data_writer.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task2/de_data_writer.sv" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718666302363 "|ksa|de_data_writer:de_writer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 de_data_writer.sv(48) " "Verilog HDL assignment warning at de_data_writer.sv(48): truncated value with size 32 to match size of target (8)" {  } { { "Task2/de_data_writer.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task2/de_data_writer.sv" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718666302363 "|ksa|de_data_writer:de_writer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 de_data_writer.sv(51) " "Verilog HDL assignment warning at de_data_writer.sv(51): truncated value with size 32 to match size of target (8)" {  } { { "Task2/de_data_writer.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task2/de_data_writer.sv" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718666302363 "|ksa|de_data_writer:de_writer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 de_data_writer.sv(54) " "Verilog HDL assignment warning at de_data_writer.sv(54): truncated value with size 32 to match size of target (8)" {  } { { "Task2/de_data_writer.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task2/de_data_writer.sv" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718666302363 "|ksa|de_data_writer:de_writer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 de_data_writer.sv(57) " "Verilog HDL assignment warning at de_data_writer.sv(57): truncated value with size 32 to match size of target (8)" {  } { { "Task2/de_data_writer.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task2/de_data_writer.sv" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718666302363 "|ksa|de_data_writer:de_writer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 de_data_writer.sv(59) " "Verilog HDL assignment warning at de_data_writer.sv(59): truncated value with size 32 to match size of target (8)" {  } { { "Task2/de_data_writer.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task2/de_data_writer.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718666302363 "|ksa|de_data_writer:de_writer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 de_data_writer.sv(77) " "Verilog HDL assignment warning at de_data_writer.sv(77): truncated value with size 32 to match size of target (9)" {  } { { "Task2/de_data_writer.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task2/de_data_writer.sv" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718666302365 "|ksa|de_data_writer:de_writer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decrypted_data_memory de_data_writer:de_writer\|decrypted_data_memory:de_memory_controller " "Elaborating entity \"decrypted_data_memory\" for hierarchy \"de_data_writer:de_writer\|decrypted_data_memory:de_memory_controller\"" {  } { { "Task2/de_data_writer.sv" "de_memory_controller" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task2/de_data_writer.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718666302384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram de_data_writer:de_writer\|decrypted_data_memory:de_memory_controller\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"de_data_writer:de_writer\|decrypted_data_memory:de_memory_controller\|altsyncram:altsyncram_component\"" {  } { { "decrypted_data_memory.v" "altsyncram_component" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/decrypted_data_memory.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718666302405 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de_data_writer:de_writer\|decrypted_data_memory:de_memory_controller\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"de_data_writer:de_writer\|decrypted_data_memory:de_memory_controller\|altsyncram:altsyncram_component\"" {  } { { "decrypted_data_memory.v" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/decrypted_data_memory.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718666302415 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de_data_writer:de_writer\|decrypted_data_memory:de_memory_controller\|altsyncram:altsyncram_component " "Instantiated megafunction \"de_data_writer:de_writer\|decrypted_data_memory:de_memory_controller\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718666302415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718666302415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718666302415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=DE " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=DE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718666302415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718666302415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718666302415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718666302415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718666302415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718666302415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718666302415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718666302415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718666302415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718666302415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718666302415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718666302415 ""}  } { { "decrypted_data_memory.v" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/decrypted_data_memory.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1718666302415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8n22.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8n22.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8n22 " "Found entity 1: altsyncram_8n22" {  } { { "db/altsyncram_8n22.tdf" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/db/altsyncram_8n22.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718666302457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718666302457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8n22 de_data_writer:de_writer\|decrypted_data_memory:de_memory_controller\|altsyncram:altsyncram_component\|altsyncram_8n22:auto_generated " "Elaborating entity \"altsyncram_8n22\" for hierarchy \"de_data_writer:de_writer\|decrypted_data_memory:de_memory_controller\|altsyncram:altsyncram_component\|altsyncram_8n22:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718666302457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_22p2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_22p2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_22p2 " "Found entity 1: altsyncram_22p2" {  } { { "db/altsyncram_22p2.tdf" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/db/altsyncram_22p2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718666302505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718666302505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_22p2 de_data_writer:de_writer\|decrypted_data_memory:de_memory_controller\|altsyncram:altsyncram_component\|altsyncram_8n22:auto_generated\|altsyncram_22p2:altsyncram1 " "Elaborating entity \"altsyncram_22p2\" for hierarchy \"de_data_writer:de_writer\|decrypted_data_memory:de_memory_controller\|altsyncram:altsyncram_component\|altsyncram_8n22:auto_generated\|altsyncram_22p2:altsyncram1\"" {  } { { "db/altsyncram_8n22.tdf" "altsyncram1" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/db/altsyncram_8n22.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718666302505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom de_data_writer:de_writer\|decrypted_data_memory:de_memory_controller\|altsyncram:altsyncram_component\|altsyncram_8n22:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"de_data_writer:de_writer\|decrypted_data_memory:de_memory_controller\|altsyncram:altsyncram_component\|altsyncram_8n22:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_8n22.tdf" "mgl_prim2" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/db/altsyncram_8n22.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718666302514 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de_data_writer:de_writer\|decrypted_data_memory:de_memory_controller\|altsyncram:altsyncram_component\|altsyncram_8n22:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"de_data_writer:de_writer\|decrypted_data_memory:de_memory_controller\|altsyncram:altsyncram_component\|altsyncram_8n22:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_8n22.tdf" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/db/altsyncram_8n22.tdf" 38 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718666302527 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de_data_writer:de_writer\|decrypted_data_memory:de_memory_controller\|altsyncram:altsyncram_component\|altsyncram_8n22:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"de_data_writer:de_writer\|decrypted_data_memory:de_memory_controller\|altsyncram:altsyncram_component\|altsyncram_8n22:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000 " "Parameter \"CVALUE\" = \"00000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718666302527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718666302527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718666302527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1145372672 " "Parameter \"NODE_NAME\" = \"1145372672\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718666302527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 32 " "Parameter \"NUMWORDS\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718666302527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718666302527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 8 " "Parameter \"WIDTH_WORD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718666302527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 5 " "Parameter \"WIDTHAD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718666302527 ""}  } { { "db/altsyncram_8n22.tdf" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/db/altsyncram_8n22.tdf" 38 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1718666302527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bsh4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bsh4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bsh4 " "Found entity 1: altsyncram_bsh4" {  } { { "db/altsyncram_bsh4.tdf" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/db/altsyncram_bsh4.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718666305136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718666305136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_elc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_elc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_elc " "Found entity 1: mux_elc" {  } { { "db/mux_elc.tdf" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/db/mux_elc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718666305339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718666305339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/db/decode_vnf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718666305401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718666305401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_tai.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_tai.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_tai " "Found entity 1: cntr_tai" {  } { { "db/cntr_tai.tdf" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/db/cntr_tai.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718666305491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718666305491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_h9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_h9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_h9c " "Found entity 1: cmpr_h9c" {  } { { "db/cmpr_h9c.tdf" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/db/cmpr_h9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718666305528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718666305528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4vi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4vi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4vi " "Found entity 1: cntr_4vi" {  } { { "db/cntr_4vi.tdf" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/db/cntr_4vi.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718666305580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718666305580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_09i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_09i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_09i " "Found entity 1: cntr_09i" {  } { { "db/cntr_09i.tdf" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/db/cntr_09i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718666305668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718666305668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c9c " "Found entity 1: cmpr_c9c" {  } { { "db/cmpr_c9c.tdf" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/db/cmpr_c9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718666305711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718666305711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/db/cntr_kri.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718666305769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718666305769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/db/cmpr_99c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718666305817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718666305817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_roh4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_roh4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_roh4 " "Found entity 1: altsyncram_roh4" {  } { { "db/altsyncram_roh4.tdf" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/db/altsyncram_roh4.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718666306202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718666306202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_29i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_29i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_29i " "Found entity 1: cntr_29i" {  } { { "db/cntr_29i.tdf" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/db/cntr_29i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718666306309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718666306309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_e9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_e9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_e9c " "Found entity 1: cmpr_e9c" {  } { { "db/cmpr_e9c.tdf" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/db/cmpr_e9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718666306348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718666306348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_voh4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_voh4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_voh4 " "Found entity 1: altsyncram_voh4" {  } { { "db/altsyncram_voh4.tdf" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/db/altsyncram_voh4.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718666306669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718666306669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_49i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_49i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_49i " "Found entity 1: cntr_49i" {  } { { "db/cntr_49i.tdf" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/db/cntr_49i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718666306768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718666306768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1sh4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1sh4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1sh4 " "Found entity 1: altsyncram_1sh4" {  } { { "db/altsyncram_1sh4.tdf" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/db/altsyncram_1sh4.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718666308545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718666308545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_oai.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_oai.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_oai " "Found entity 1: cntr_oai" {  } { { "db/cntr_oai.tdf" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/db/cntr_oai.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718666308714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718666308714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_soh4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_soh4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_soh4 " "Found entity 1: altsyncram_soh4" {  } { { "db/altsyncram_soh4.tdf" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/db/altsyncram_soh4.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718666309038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718666309038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_39i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_39i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_39i " "Found entity 1: cntr_39i" {  } { { "db/cntr_39i.tdf" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/db/cntr_39i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718666309134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718666309134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_loh4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_loh4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_loh4 " "Found entity 1: altsyncram_loh4" {  } { { "db/altsyncram_loh4.tdf" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/db/altsyncram_loh4.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718666309394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718666309394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_t8i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_t8i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_t8i " "Found entity 1: cntr_t8i" {  } { { "db/cntr_t8i.tdf" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/db/cntr_t8i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718666309486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718666309486 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "DE_Writer " "Analysis and Synthesis generated SignalTap II or debug node instance \"DE_Writer\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718666309954 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "HEXS " "Analysis and Synthesis generated SignalTap II or debug node instance \"HEXS\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718666309954 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "MEM1 " "Analysis and Synthesis generated SignalTap II or debug node instance \"MEM1\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718666309954 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "MEM2 " "Analysis and Synthesis generated SignalTap II or debug node instance \"MEM2\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718666309955 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "MEM3 " "Analysis and Synthesis generated SignalTap II or debug node instance \"MEM3\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718666309956 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "MEM4 " "Analysis and Synthesis generated SignalTap II or debug node instance \"MEM4\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718666309957 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "ROM_memory " "Analysis and Synthesis generated SignalTap II or debug node instance \"ROM_memory\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718666309963 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "ksa " "Analysis and Synthesis generated SignalTap II or debug node instance \"ksa\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718666309963 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "switches " "Analysis and Synthesis generated SignalTap II or debug node instance \"switches\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718666309963 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1718666310174 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2024.06.17.16:18:33 Progress: Loading sld73f98f60/alt_sld_fab_wrapper_hw.tcl " "2024.06.17.16:18:33 Progress: Loading sld73f98f60/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718666313018 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718666315249 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718666315495 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718666318042 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718666318134 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718666318260 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718666318413 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718666318416 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718666318416 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1718666319111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld73f98f60/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld73f98f60/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld73f98f60/alt_sld_fab.v" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/db/ip/sld73f98f60/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718666319306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718666319306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718666319517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718666319517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718666319527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718666319527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718666319584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718666319584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 662 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718666319712 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718666319712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718666319712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718666319798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718666319798 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "parallel_cores:cores_4\|full_decryption_core:comb_74\|decryption_core:decryption_core1\|shuffle_fsm:shuffle_control\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"parallel_cores:cores_4\|full_decryption_core:comb_74\|decryption_core:decryption_core1\|shuffle_fsm:shuffle_control\|Mod0\"" {  } { { "shuffle_fsm.sv" "Mod0" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/task2/shuffle_fsm.sv" 107 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1718666330347 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "parallel_cores:cores_4\|full_decryption_core:comb_71\|decryption_core:decryption_core1\|shuffle_fsm:shuffle_control\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"parallel_cores:cores_4\|full_decryption_core:comb_71\|decryption_core:decryption_core1\|shuffle_fsm:shuffle_control\|Mod0\"" {  } { { "shuffle_fsm.sv" "Mod0" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/task2/shuffle_fsm.sv" 107 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1718666330347 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "parallel_cores:cores_4\|full_decryption_core:comb_73\|decryption_core:decryption_core1\|shuffle_fsm:shuffle_control\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"parallel_cores:cores_4\|full_decryption_core:comb_73\|decryption_core:decryption_core1\|shuffle_fsm:shuffle_control\|Mod0\"" {  } { { "shuffle_fsm.sv" "Mod0" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/task2/shuffle_fsm.sv" 107 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1718666330347 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "parallel_cores:cores_4\|full_decryption_core:comb_72\|decryption_core:decryption_core1\|shuffle_fsm:shuffle_control\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"parallel_cores:cores_4\|full_decryption_core:comb_72\|decryption_core:decryption_core1\|shuffle_fsm:shuffle_control\|Mod0\"" {  } { { "shuffle_fsm.sv" "Mod0" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/task2/shuffle_fsm.sv" 107 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1718666330347 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1718666330347 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "parallel_cores:cores_4\|full_decryption_core:comb_74\|decryption_core:decryption_core1\|shuffle_fsm:shuffle_control\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"parallel_cores:cores_4\|full_decryption_core:comb_74\|decryption_core:decryption_core1\|shuffle_fsm:shuffle_control\|lpm_divide:Mod0\"" {  } { { "shuffle_fsm.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/task2/shuffle_fsm.sv" 107 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718666330403 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "parallel_cores:cores_4\|full_decryption_core:comb_74\|decryption_core:decryption_core1\|shuffle_fsm:shuffle_control\|lpm_divide:Mod0 " "Instantiated megafunction \"parallel_cores:cores_4\|full_decryption_core:comb_74\|decryption_core:decryption_core1\|shuffle_fsm:shuffle_control\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718666330403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 2 " "Parameter \"LPM_WIDTHD\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718666330403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718666330403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718666330403 ""}  } { { "shuffle_fsm.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/task2/shuffle_fsm.sv" 107 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1718666330403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_62m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_62m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_62m " "Found entity 1: lpm_divide_62m" {  } { { "db/lpm_divide_62m.tdf" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/db/lpm_divide_62m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718666330435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718666330435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9kh " "Found entity 1: sign_div_unsign_9kh" {  } { { "db/sign_div_unsign_9kh.tdf" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/db/sign_div_unsign_9kh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718666330446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718666330446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ose.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ose.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ose " "Found entity 1: alt_u_div_ose" {  } { { "db/alt_u_div_ose.tdf" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/db/alt_u_div_ose.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718666330460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718666330460 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "12 " "12 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1718666331217 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "ksa.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/ksa.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718666334849 "|ksa|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "ksa.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/ksa.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718666334849 "|ksa|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "ksa.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/ksa.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718666334849 "|ksa|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "ksa.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/ksa.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718666334849 "|ksa|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "ksa.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/ksa.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718666334849 "|ksa|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "ksa.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/ksa.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718666334849 "|ksa|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "ksa.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/ksa.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718666334849 "|ksa|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "ksa.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/ksa.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718666334849 "|ksa|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "ksa.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/ksa.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718666334849 "|ksa|LEDR[8]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1718666334849 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718666335516 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "HEX_Control:Hex_Control_inst\|Generate_Arbitrary_Divided_Clk32:Gen_100Hz_clk\|div_clk_count\[31\]~buf0 " "Logic cell \"HEX_Control:Hex_Control_inst\|Generate_Arbitrary_Divided_Clk32:Gen_100Hz_clk\|div_clk_count\[31\]~buf0\"" {  } { { "generate_arbitrary_divided_clk32.v" "div_clk_count\[31\]~buf0" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/generate_arbitrary_divided_clk32.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1718666339081 ""} { "Info" "ISCL_SCL_CELL_NAME" "HEX_Control:Hex_Control_inst\|Generate_Arbitrary_Divided_Clk32:Gen_100Hz_clk\|div_clk_count\[30\]~buf0 " "Logic cell \"HEX_Control:Hex_Control_inst\|Generate_Arbitrary_Divided_Clk32:Gen_100Hz_clk\|div_clk_count\[30\]~buf0\"" {  } { { "generate_arbitrary_divided_clk32.v" "div_clk_count\[30\]~buf0" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/generate_arbitrary_divided_clk32.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1718666339081 ""} { "Info" "ISCL_SCL_CELL_NAME" "HEX_Control:Hex_Control_inst\|Generate_Arbitrary_Divided_Clk32:Gen_100Hz_clk\|div_clk_count\[29\]~buf0 " "Logic cell \"HEX_Control:Hex_Control_inst\|Generate_Arbitrary_Divided_Clk32:Gen_100Hz_clk\|div_clk_count\[29\]~buf0\"" {  } { { "generate_arbitrary_divided_clk32.v" "div_clk_count\[29\]~buf0" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/generate_arbitrary_divided_clk32.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1718666339081 ""} { "Info" "ISCL_SCL_CELL_NAME" "HEX_Control:Hex_Control_inst\|Generate_Arbitrary_Divided_Clk32:Gen_100Hz_clk\|div_clk_count\[28\]~buf0 " "Logic cell \"HEX_Control:Hex_Control_inst\|Generate_Arbitrary_Divided_Clk32:Gen_100Hz_clk\|div_clk_count\[28\]~buf0\"" {  } { { "generate_arbitrary_divided_clk32.v" "div_clk_count\[28\]~buf0" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/generate_arbitrary_divided_clk32.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1718666339081 ""} { "Info" "ISCL_SCL_CELL_NAME" "HEX_Control:Hex_Control_inst\|Generate_Arbitrary_Divided_Clk32:Gen_100Hz_clk\|div_clk_count\[21\]~buf0 " "Logic cell \"HEX_Control:Hex_Control_inst\|Generate_Arbitrary_Divided_Clk32:Gen_100Hz_clk\|div_clk_count\[21\]~buf0\"" {  } { { "generate_arbitrary_divided_clk32.v" "div_clk_count\[21\]~buf0" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/generate_arbitrary_divided_clk32.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1718666339081 ""} { "Info" "ISCL_SCL_CELL_NAME" "HEX_Control:Hex_Control_inst\|Generate_Arbitrary_Divided_Clk32:Gen_100Hz_clk\|div_clk_count\[14\]~buf0 " "Logic cell \"HEX_Control:Hex_Control_inst\|Generate_Arbitrary_Divided_Clk32:Gen_100Hz_clk\|div_clk_count\[14\]~buf0\"" {  } { { "generate_arbitrary_divided_clk32.v" "div_clk_count\[14\]~buf0" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/generate_arbitrary_divided_clk32.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1718666339081 ""} { "Info" "ISCL_SCL_CELL_NAME" "HEX_Control:Hex_Control_inst\|Generate_Arbitrary_Divided_Clk32:Gen_100Hz_clk\|div_clk_count\[7\]~buf0 " "Logic cell \"HEX_Control:Hex_Control_inst\|Generate_Arbitrary_Divided_Clk32:Gen_100Hz_clk\|div_clk_count\[7\]~buf0\"" {  } { { "generate_arbitrary_divided_clk32.v" "div_clk_count\[7\]~buf0" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/generate_arbitrary_divided_clk32.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1718666339081 ""} { "Info" "ISCL_SCL_CELL_NAME" "HEX_Control:Hex_Control_inst\|Generate_Arbitrary_Divided_Clk32:Gen_100Hz_clk\|div_clk_count\[6\]~buf0 " "Logic cell \"HEX_Control:Hex_Control_inst\|Generate_Arbitrary_Divided_Clk32:Gen_100Hz_clk\|div_clk_count\[6\]~buf0\"" {  } { { "generate_arbitrary_divided_clk32.v" "div_clk_count\[6\]~buf0" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/generate_arbitrary_divided_clk32.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1718666339081 ""} { "Info" "ISCL_SCL_CELL_NAME" "HEX_Control:Hex_Control_inst\|Generate_Arbitrary_Divided_Clk32:Gen_100Hz_clk\|div_clk_count\[3\]~buf0 " "Logic cell \"HEX_Control:Hex_Control_inst\|Generate_Arbitrary_Divided_Clk32:Gen_100Hz_clk\|div_clk_count\[3\]~buf0\"" {  } { { "generate_arbitrary_divided_clk32.v" "div_clk_count\[3\]~buf0" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/generate_arbitrary_divided_clk32.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1718666339081 ""} { "Info" "ISCL_SCL_CELL_NAME" "HEX_Control:Hex_Control_inst\|Generate_Arbitrary_Divided_Clk32:Gen_100Hz_clk\|div_clk_count\[2\]~buf0 " "Logic cell \"HEX_Control:Hex_Control_inst\|Generate_Arbitrary_Divided_Clk32:Gen_100Hz_clk\|div_clk_count\[2\]~buf0\"" {  } { { "generate_arbitrary_divided_clk32.v" "div_clk_count\[2\]~buf0" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/generate_arbitrary_divided_clk32.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1718666339081 ""} { "Info" "ISCL_SCL_CELL_NAME" "HEX_Control:Hex_Control_inst\|Generate_Arbitrary_Divided_Clk32:Gen_100Hz_clk\|div_clk_count\[1\]~buf0 " "Logic cell \"HEX_Control:Hex_Control_inst\|Generate_Arbitrary_Divided_Clk32:Gen_100Hz_clk\|div_clk_count\[1\]~buf0\"" {  } { { "generate_arbitrary_divided_clk32.v" "div_clk_count\[1\]~buf0" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/generate_arbitrary_divided_clk32.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1718666339081 ""} { "Info" "ISCL_SCL_CELL_NAME" "HEX_Control:Hex_Control_inst\|Generate_Arbitrary_Divided_Clk32:Gen_100Hz_clk\|div_clk_count\[0\]~buf0 " "Logic cell \"HEX_Control:Hex_Control_inst\|Generate_Arbitrary_Divided_Clk32:Gen_100Hz_clk\|div_clk_count\[0\]~buf0\"" {  } { { "generate_arbitrary_divided_clk32.v" "div_clk_count\[0\]~buf0" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/generate_arbitrary_divided_clk32.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1718666339081 ""} { "Info" "ISCL_SCL_CELL_NAME" "HEX_Control:Hex_Control_inst\|Generate_Arbitrary_Divided_Clk32:Gen_100Hz_clk\|div_clk_count\[5\]~buf0 " "Logic cell \"HEX_Control:Hex_Control_inst\|Generate_Arbitrary_Divided_Clk32:Gen_100Hz_clk\|div_clk_count\[5\]~buf0\"" {  } { { "generate_arbitrary_divided_clk32.v" "div_clk_count\[5\]~buf0" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/generate_arbitrary_divided_clk32.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1718666339081 ""} { "Info" "ISCL_SCL_CELL_NAME" "HEX_Control:Hex_Control_inst\|Generate_Arbitrary_Divided_Clk32:Gen_100Hz_clk\|div_clk_count\[4\]~buf0 " "Logic cell \"HEX_Control:Hex_Control_inst\|Generate_Arbitrary_Divided_Clk32:Gen_100Hz_clk\|div_clk_count\[4\]~buf0\"" {  } { { "generate_arbitrary_divided_clk32.v" "div_clk_count\[4\]~buf0" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/generate_arbitrary_divided_clk32.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1718666339081 ""} { "Info" "ISCL_SCL_CELL_NAME" "HEX_Control:Hex_Control_inst\|Generate_Arbitrary_Divided_Clk32:Gen_100Hz_clk\|div_clk_count\[9\]~buf0 " "Logic cell \"HEX_Control:Hex_Control_inst\|Generate_Arbitrary_Divided_Clk32:Gen_100Hz_clk\|div_clk_count\[9\]~buf0\"" {  } { { "generate_arbitrary_divided_clk32.v" "div_clk_count\[9\]~buf0" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/generate_arbitrary_divided_clk32.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1718666339081 ""} { "Info" "ISCL_SCL_CELL_NAME" "HEX_Control:Hex_Control_inst\|Generate_Arbitrary_Divided_Clk32:Gen_100Hz_clk\|div_clk_count\[8\]~buf0 " "Logic cell \"HEX_Control:Hex_Control_inst\|Generate_Arbitrary_Divided_Clk32:Gen_100Hz_clk\|div_clk_count\[8\]~buf0\"" {  } { { "generate_arbitrary_divided_clk32.v" "div_clk_count\[8\]~buf0" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/generate_arbitrary_divided_clk32.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1718666339081 ""} { "Info" "ISCL_SCL_CELL_NAME" "HEX_Control:Hex_Control_inst\|Generate_Arbitrary_Divided_Clk32:Gen_100Hz_clk\|div_clk_count\[11\]~buf0 " "Logic cell \"HEX_Control:Hex_Control_inst\|Generate_Arbitrary_Divided_Clk32:Gen_100Hz_clk\|div_clk_count\[11\]~buf0\"" {  } { { "generate_arbitrary_divided_clk32.v" "div_clk_count\[11\]~buf0" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/generate_arbitrary_divided_clk32.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1718666339081 ""} { "Info" "ISCL_SCL_CELL_NAME" "HEX_Control:Hex_Control_inst\|Generate_Arbitrary_Divided_Clk32:Gen_100Hz_clk\|div_clk_count\[10\]~buf0 " "Logic cell \"HEX_Control:Hex_Control_inst\|Generate_Arbitrary_Divided_Clk32:Gen_100Hz_clk\|div_clk_count\[10\]~buf0\"" {  } { { "generate_arbitrary_divided_clk32.v" "div_clk_count\[10\]~buf0" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/generate_arbitrary_divided_clk32.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1718666339081 ""} { "Info" "ISCL_SCL_CELL_NAME" "HEX_Control:Hex_Control_inst\|Generate_Arbitrary_Divided_Clk32:Gen_100Hz_clk\|div_clk_count\[13\]~buf0 " "Logic cell \"HEX_Control:Hex_Control_inst\|Generate_Arbitrary_Divided_Clk32:Gen_100Hz_clk\|div_clk_count\[13\]~buf0\"" {  } { { "generate_arbitrary_divided_clk32.v" "div_clk_count\[13\]~buf0" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/generate_arbitrary_divided_clk32.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1718666339081 ""} { "Info" "ISCL_SCL_CELL_NAME" "HEX_Control:Hex_Control_inst\|Generate_Arbitrary_Divided_Clk32:Gen_100Hz_clk\|div_clk_count\[12\]~buf0 " "Logic cell \"HEX_Control:Hex_Control_inst\|Generate_Arbitrary_Divided_Clk32:Gen_100Hz_clk\|div_clk_count\[12\]~buf0\"" {  } { { "generate_arbitrary_divided_clk32.v" "div_clk_count\[12\]~buf0" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/generate_arbitrary_divided_clk32.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1718666339081 ""} { "Info" "ISCL_SCL_CELL_NAME" "HEX_Control:Hex_Control_inst\|Generate_Arbitrary_Divided_Clk32:Gen_100Hz_clk\|div_clk_count\[16\]~buf0 " "Logic cell \"HEX_Control:Hex_Control_inst\|Generate_Arbitrary_Divided_Clk32:Gen_100Hz_clk\|div_clk_count\[16\]~buf0\"" {  } { { "generate_arbitrary_divided_clk32.v" "div_clk_count\[16\]~buf0" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/generate_arbitrary_divided_clk32.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1718666339081 ""} { "Info" "ISCL_SCL_CELL_NAME" "HEX_Control:Hex_Control_inst\|Generate_Arbitrary_Divided_Clk32:Gen_100Hz_clk\|div_clk_count\[15\]~buf0 " "Logic cell \"HEX_Control:Hex_Control_inst\|Generate_Arbitrary_Divided_Clk32:Gen_100Hz_clk\|div_clk_count\[15\]~buf0\"" {  } { { "generate_arbitrary_divided_clk32.v" "div_clk_count\[15\]~buf0" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/generate_arbitrary_divided_clk32.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1718666339081 ""} { "Info" "ISCL_SCL_CELL_NAME" "HEX_Control:Hex_Control_inst\|Generate_Arbitrary_Divided_Clk32:Gen_100Hz_clk\|div_clk_count\[18\]~buf0 " "Logic cell \"HEX_Control:Hex_Control_inst\|Generate_Arbitrary_Divided_Clk32:Gen_100Hz_clk\|div_clk_count\[18\]~buf0\"" {  } { { "generate_arbitrary_divided_clk32.v" "div_clk_count\[18\]~buf0" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/generate_arbitrary_divided_clk32.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1718666339081 ""} { "Info" "ISCL_SCL_CELL_NAME" "HEX_Control:Hex_Control_inst\|Generate_Arbitrary_Divided_Clk32:Gen_100Hz_clk\|div_clk_count\[17\]~buf0 " "Logic cell \"HEX_Control:Hex_Control_inst\|Generate_Arbitrary_Divided_Clk32:Gen_100Hz_clk\|div_clk_count\[17\]~buf0\"" {  } { { "generate_arbitrary_divided_clk32.v" "div_clk_count\[17\]~buf0" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/generate_arbitrary_divided_clk32.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1718666339081 ""} { "Info" "ISCL_SCL_CELL_NAME" "HEX_Control:Hex_Control_inst\|Generate_Arbitrary_Divided_Clk32:Gen_100Hz_clk\|div_clk_count\[20\]~buf0 " "Logic cell \"HEX_Control:Hex_Control_inst\|Generate_Arbitrary_Divided_Clk32:Gen_100Hz_clk\|div_clk_count\[20\]~buf0\"" {  } { { "generate_arbitrary_divided_clk32.v" "div_clk_count\[20\]~buf0" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/generate_arbitrary_divided_clk32.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1718666339081 ""} { "Info" "ISCL_SCL_CELL_NAME" "HEX_Control:Hex_Control_inst\|Generate_Arbitrary_Divided_Clk32:Gen_100Hz_clk\|div_clk_count\[19\]~buf0 " "Logic cell \"HEX_Control:Hex_Control_inst\|Generate_Arbitrary_Divided_Clk32:Gen_100Hz_clk\|div_clk_count\[19\]~buf0\"" {  } { { "generate_arbitrary_divided_clk32.v" "div_clk_count\[19\]~buf0" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/generate_arbitrary_divided_clk32.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1718666339081 ""} { "Info" "ISCL_SCL_CELL_NAME" "HEX_Control:Hex_Control_inst\|Generate_Arbitrary_Divided_Clk32:Gen_100Hz_clk\|div_clk_count\[23\]~buf0 " "Logic cell \"HEX_Control:Hex_Control_inst\|Generate_Arbitrary_Divided_Clk32:Gen_100Hz_clk\|div_clk_count\[23\]~buf0\"" {  } { { "generate_arbitrary_divided_clk32.v" "div_clk_count\[23\]~buf0" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/generate_arbitrary_divided_clk32.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1718666339081 ""} { "Info" "ISCL_SCL_CELL_NAME" "HEX_Control:Hex_Control_inst\|Generate_Arbitrary_Divided_Clk32:Gen_100Hz_clk\|div_clk_count\[22\]~buf0 " "Logic cell \"HEX_Control:Hex_Control_inst\|Generate_Arbitrary_Divided_Clk32:Gen_100Hz_clk\|div_clk_count\[22\]~buf0\"" {  } { { "generate_arbitrary_divided_clk32.v" "div_clk_count\[22\]~buf0" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/generate_arbitrary_divided_clk32.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1718666339081 ""} { "Info" "ISCL_SCL_CELL_NAME" "HEX_Control:Hex_Control_inst\|Generate_Arbitrary_Divided_Clk32:Gen_100Hz_clk\|div_clk_count\[25\]~buf0 " "Logic cell \"HEX_Control:Hex_Control_inst\|Generate_Arbitrary_Divided_Clk32:Gen_100Hz_clk\|div_clk_count\[25\]~buf0\"" {  } { { "generate_arbitrary_divided_clk32.v" "div_clk_count\[25\]~buf0" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/generate_arbitrary_divided_clk32.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1718666339081 ""} { "Info" "ISCL_SCL_CELL_NAME" "HEX_Control:Hex_Control_inst\|Generate_Arbitrary_Divided_Clk32:Gen_100Hz_clk\|div_clk_count\[24\]~buf0 " "Logic cell \"HEX_Control:Hex_Control_inst\|Generate_Arbitrary_Divided_Clk32:Gen_100Hz_clk\|div_clk_count\[24\]~buf0\"" {  } { { "generate_arbitrary_divided_clk32.v" "div_clk_count\[24\]~buf0" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/generate_arbitrary_divided_clk32.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1718666339081 ""} { "Info" "ISCL_SCL_CELL_NAME" "HEX_Control:Hex_Control_inst\|Generate_Arbitrary_Divided_Clk32:Gen_100Hz_clk\|div_clk_count\[27\]~buf0 " "Logic cell \"HEX_Control:Hex_Control_inst\|Generate_Arbitrary_Divided_Clk32:Gen_100Hz_clk\|div_clk_count\[27\]~buf0\"" {  } { { "generate_arbitrary_divided_clk32.v" "div_clk_count\[27\]~buf0" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/generate_arbitrary_divided_clk32.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1718666339081 ""} { "Info" "ISCL_SCL_CELL_NAME" "HEX_Control:Hex_Control_inst\|Generate_Arbitrary_Divided_Clk32:Gen_100Hz_clk\|div_clk_count\[26\]~buf0 " "Logic cell \"HEX_Control:Hex_Control_inst\|Generate_Arbitrary_Divided_Clk32:Gen_100Hz_clk\|div_clk_count\[26\]~buf0\"" {  } { { "generate_arbitrary_divided_clk32.v" "div_clk_count\[26\]~buf0" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/generate_arbitrary_divided_clk32.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1718666339081 ""} { "Info" "ISCL_SCL_CELL_NAME" "HEX_Control:Hex_Control_inst\|Generate_Arbitrary_Divided_Clk32:Gen_100Hz_clk\|inclk~buf0 " "Logic cell \"HEX_Control:Hex_Control_inst\|Generate_Arbitrary_Divided_Clk32:Gen_100Hz_clk\|inclk~buf0\"" {  } { { "generate_arbitrary_divided_clk32.v" "inclk~buf0" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/generate_arbitrary_divided_clk32.v" 3 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1718666339081 ""} { "Info" "ISCL_SCL_CELL_NAME" "HEX_Control:Hex_Control_inst\|Generate_Arbitrary_Divided_Clk32:Gen_100Hz_clk\|Reset~buf0 " "Logic cell \"HEX_Control:Hex_Control_inst\|Generate_Arbitrary_Divided_Clk32:Gen_100Hz_clk\|Reset~buf0\"" {  } { { "generate_arbitrary_divided_clk32.v" "Reset~buf0" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/generate_arbitrary_divided_clk32.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1718666339081 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1718666339081 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718666339799 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/output_files/rc4.map.smsg " "Generated suppressed messages file C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/output_files/rc4.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718666340325 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "DE_Writer 565 " "Successfully connected in-system debug instance \"DE_Writer\" to all 565 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1718666342388 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "MEM4 103 " "Successfully connected in-system debug instance \"MEM4\" to all 103 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1718666342398 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "MEM3 103 " "Successfully connected in-system debug instance \"MEM3\" to all 103 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1718666342406 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "MEM2 33 103 0 0 70 " "Partially connected in-system debug instance \"MEM2\" to 33 of its 103 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 70 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Analysis & Synthesis" 0 -1 1718666342415 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "MEM1 33 103 0 0 70 " "Partially connected in-system debug instance \"MEM1\" to 33 of its 103 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 70 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Analysis & Synthesis" 0 -1 1718666342423 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "ROM_memory 555 " "Successfully connected in-system debug instance \"ROM_memory\" to all 555 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1718666342438 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "HEXS 117 " "Successfully connected in-system debug instance \"HEXS\" to all 117 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1718666342445 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "ksa 33 99 0 0 66 " "Partially connected in-system debug instance \"ksa\" to 33 of its 99 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 66 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Analysis & Synthesis" 0 -1 1718666342453 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "switches 32 57 0 0 25 " "Partially connected in-system debug instance \"switches\" to 32 of its 57 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 25 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Analysis & Synthesis" 0 -1 1718666342460 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1718666342906 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718666342906 ""}
{ "Warning" "WCUT_CUT_IGNORE_WARNINGS" "12 " "Ignored 12 Virtual Pin logic option assignments" { { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "LCD_DATA\[4\] " "Ignored Virtual Pin assignment to \"LCD_DATA\[4\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1718666344197 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "LCD_DATA\[3\] " "Ignored Virtual Pin assignment to \"LCD_DATA\[3\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1718666344197 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "LCD_RS " "Ignored Virtual Pin assignment to \"LCD_RS\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1718666344197 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "LCD_ON " "Ignored Virtual Pin assignment to \"LCD_ON\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1718666344197 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "LCD_DATA\[0\] " "Ignored Virtual Pin assignment to \"LCD_DATA\[0\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1718666344197 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "LCD_DATA\[6\] " "Ignored Virtual Pin assignment to \"LCD_DATA\[6\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1718666344197 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "LCD_DATA\[5\] " "Ignored Virtual Pin assignment to \"LCD_DATA\[5\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1718666344197 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "LCD_RW " "Ignored Virtual Pin assignment to \"LCD_RW\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1718666344197 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "LCD_DATA\[2\] " "Ignored Virtual Pin assignment to \"LCD_DATA\[2\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1718666344197 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "LCD_DATA\[1\] " "Ignored Virtual Pin assignment to \"LCD_DATA\[1\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1718666344197 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "LCD_EN " "Ignored Virtual Pin assignment to \"LCD_EN\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1718666344197 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "LCD_DATA\[7\] " "Ignored Virtual Pin assignment to \"LCD_DATA\[7\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1718666344197 ""}  } {  } 0 15752 "Ignored %1!d! Virtual Pin logic option assignments" 0 0 "Analysis & Synthesis" 0 -1 1718666344197 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "ksa.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/ksa.sv" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718666345118 "|ksa|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "ksa.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/ksa.sv" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718666345118 "|ksa|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "ksa.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/ksa.sv" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718666345118 "|ksa|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "ksa.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/ksa.sv" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718666345118 "|ksa|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "ksa.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/ksa.sv" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718666345118 "|ksa|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "ksa.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/ksa.sv" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718666345118 "|ksa|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "ksa.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/ksa.sv" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718666345118 "|ksa|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "ksa.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/ksa.sv" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718666345118 "|ksa|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "ksa.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/ksa.sv" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718666345118 "|ksa|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1718666345118 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "36696 " "Implemented 36696 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1718666345198 ""} { "Info" "ICUT_CUT_TM_OPINS" "54 " "Implemented 54 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1718666345198 ""} { "Info" "ICUT_CUT_TM_LCELLS" "35825 " "Implemented 35825 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1718666345198 ""} { "Info" "ICUT_CUT_TM_RAMS" "802 " "Implemented 802 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1718666345198 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1718666345198 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 166 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 166 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5192 " "Peak virtual memory: 5192 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1718666345296 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 17 16:19:05 2024 " "Processing ended: Mon Jun 17 16:19:05 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1718666345296 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:53 " "Elapsed time: 00:00:53" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1718666345296 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:44 " "Total CPU time (on all processors): 00:01:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1718666345296 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1718666345296 ""}
