Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.2 (win64) Build 2348494 Mon Oct  1 18:25:44 MDT 2018
| Date         : Sat Apr 20 18:15:45 2019
| Host         : Lenny running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file period_counter_control_sets_placed.rpt
| Design       : period_counter
| Device       : xc7a100t
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     4 |
| Unused register locations in slices containing registers |    16 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      8 |            1 |
|    16+ |            2 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               2 |            1 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              62 |           11 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------------+------------------+------------------+----------------+
|  Clock Signal  |          Enable Signal          | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+---------------------------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG |                                 | reset_IBUF       |                1 |              2 |
|  clk_IBUF_BUFG | FSM_onehot_state_reg[3]_i_1_n_0 | reset_IBUF       |                1 |              8 |
|  clk_IBUF_BUFG | p_next                          | reset_IBUF       |                3 |             20 |
|  clk_IBUF_BUFG | t_next                          | reset_IBUF       |                7 |             34 |
+----------------+---------------------------------+------------------+------------------+----------------+


