Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Dec 19 17:51:56 2023
| Host         : LAPTOP-FQ5SKUKF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Lab8_timing_summary_routed.rpt -pb Lab8_timing_summary_routed.pb -rpx Lab8_timing_summary_routed.rpx -warn_on_violation
| Design       : Lab8
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 25 register/latch pins with no clock driven by root clock pin: B/clk1/out_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 87 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.567        0.000                      0                  226        0.179        0.000                      0                  226        4.500        0.000                       0                   118  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.567        0.000                      0                  129        0.179        0.000                      0                  129        4.500        0.000                       0                   118  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              7.073        0.000                      0                   97        0.317        0.000                      0                   97  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.567ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.567ns  (required time - arrival time)
  Source:                 A/m1/pwm_0/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/m1/pwm_0/count_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.472ns  (logic 3.464ns (53.521%)  route 3.008ns (46.479%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.063ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.542     5.063    A/m1/pwm_0/clk_IBUF_BUFG
    SLICE_X54Y72         FDCE                                         r  A/m1/pwm_0/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y72         FDCE (Prop_fdce_C_Q)         0.518     5.581 f  A/m1/pwm_0/count_reg[6]/Q
                         net (fo=4, routed)           1.046     6.627    A/m1/pwm_0/count_reg[6]
    SLICE_X57Y75         LUT2 (Prop_lut2_I1_O)        0.124     6.751 r  A/m1/pwm_0/count1_carry_i_7__0/O
                         net (fo=1, routed)           0.000     6.751    A/m1/pwm_0/count1_carry_i_7__0_n_0
    SLICE_X57Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.301 r  A/m1/pwm_0/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.301    A/m1/pwm_0/count1_carry_n_0
    SLICE_X57Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.415 r  A/m1/pwm_0/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.415    A/m1/pwm_0/count1_carry__0_n_0
    SLICE_X57Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.529 r  A/m1/pwm_0/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.529    A/m1/pwm_0/count1_carry__1_n_0
    SLICE_X57Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.686 r  A/m1/pwm_0/count1_carry__2/CO[1]
                         net (fo=34, routed)          1.953     9.639    A/m1/pwm_0/count1_carry__2_n_2
    SLICE_X54Y71         LUT2 (Prop_lut2_I0_O)        0.329     9.968 r  A/m1/pwm_0/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     9.968    A/m1/pwm_0/i__carry_i_3__0_n_0
    SLICE_X54Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.501 r  A/m1/pwm_0/i_/i_/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.501    A/m1/pwm_0/i_/i_/i__carry_n_0
    SLICE_X54Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.618 r  A/m1/pwm_0/i_/i_/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.618    A/m1/pwm_0/i_/i_/i__carry__0_n_0
    SLICE_X54Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.735 r  A/m1/pwm_0/i_/i_/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.735    A/m1/pwm_0/i_/i_/i__carry__1_n_0
    SLICE_X54Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.852 r  A/m1/pwm_0/i_/i_/i__carry__2/CO[3]
                         net (fo=1, routed)           0.009    10.861    A/m1/pwm_0/i_/i_/i__carry__2_n_0
    SLICE_X54Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.978 r  A/m1/pwm_0/i_/i_/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.978    A/m1/pwm_0/i_/i_/i__carry__3_n_0
    SLICE_X54Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.095 r  A/m1/pwm_0/i_/i_/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.095    A/m1/pwm_0/i_/i_/i__carry__4_n_0
    SLICE_X54Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.212 r  A/m1/pwm_0/i_/i_/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.212    A/m1/pwm_0/i_/i_/i__carry__5_n_0
    SLICE_X54Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.535 r  A/m1/pwm_0/i_/i_/i__carry__6/O[1]
                         net (fo=1, routed)           0.000    11.535    A/m1/pwm_0/i_/i_/i__carry__6_n_6
    SLICE_X54Y78         FDCE                                         r  A/m1/pwm_0/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.430    14.771    A/m1/pwm_0/clk_IBUF_BUFG
    SLICE_X54Y78         FDCE                                         r  A/m1/pwm_0/count_reg[29]/C
                         clock pessimism              0.258    15.029    
                         clock uncertainty           -0.035    14.994    
    SLICE_X54Y78         FDCE (Setup_fdce_C_D)        0.109    15.103    A/m1/pwm_0/count_reg[29]
  -------------------------------------------------------------------
                         required time                         15.103    
                         arrival time                         -11.535    
  -------------------------------------------------------------------
                         slack                                  3.567    

Slack (MET) :             3.575ns  (required time - arrival time)
  Source:                 A/m1/pwm_0/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/m1/pwm_0/count_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.464ns  (logic 3.456ns (53.464%)  route 3.008ns (46.536%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.063ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.542     5.063    A/m1/pwm_0/clk_IBUF_BUFG
    SLICE_X54Y72         FDCE                                         r  A/m1/pwm_0/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y72         FDCE (Prop_fdce_C_Q)         0.518     5.581 f  A/m1/pwm_0/count_reg[6]/Q
                         net (fo=4, routed)           1.046     6.627    A/m1/pwm_0/count_reg[6]
    SLICE_X57Y75         LUT2 (Prop_lut2_I1_O)        0.124     6.751 r  A/m1/pwm_0/count1_carry_i_7__0/O
                         net (fo=1, routed)           0.000     6.751    A/m1/pwm_0/count1_carry_i_7__0_n_0
    SLICE_X57Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.301 r  A/m1/pwm_0/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.301    A/m1/pwm_0/count1_carry_n_0
    SLICE_X57Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.415 r  A/m1/pwm_0/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.415    A/m1/pwm_0/count1_carry__0_n_0
    SLICE_X57Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.529 r  A/m1/pwm_0/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.529    A/m1/pwm_0/count1_carry__1_n_0
    SLICE_X57Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.686 r  A/m1/pwm_0/count1_carry__2/CO[1]
                         net (fo=34, routed)          1.953     9.639    A/m1/pwm_0/count1_carry__2_n_2
    SLICE_X54Y71         LUT2 (Prop_lut2_I0_O)        0.329     9.968 r  A/m1/pwm_0/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     9.968    A/m1/pwm_0/i__carry_i_3__0_n_0
    SLICE_X54Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.501 r  A/m1/pwm_0/i_/i_/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.501    A/m1/pwm_0/i_/i_/i__carry_n_0
    SLICE_X54Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.618 r  A/m1/pwm_0/i_/i_/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.618    A/m1/pwm_0/i_/i_/i__carry__0_n_0
    SLICE_X54Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.735 r  A/m1/pwm_0/i_/i_/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.735    A/m1/pwm_0/i_/i_/i__carry__1_n_0
    SLICE_X54Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.852 r  A/m1/pwm_0/i_/i_/i__carry__2/CO[3]
                         net (fo=1, routed)           0.009    10.861    A/m1/pwm_0/i_/i_/i__carry__2_n_0
    SLICE_X54Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.978 r  A/m1/pwm_0/i_/i_/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.978    A/m1/pwm_0/i_/i_/i__carry__3_n_0
    SLICE_X54Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.095 r  A/m1/pwm_0/i_/i_/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.095    A/m1/pwm_0/i_/i_/i__carry__4_n_0
    SLICE_X54Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.212 r  A/m1/pwm_0/i_/i_/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.212    A/m1/pwm_0/i_/i_/i__carry__5_n_0
    SLICE_X54Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.527 r  A/m1/pwm_0/i_/i_/i__carry__6/O[3]
                         net (fo=1, routed)           0.000    11.527    A/m1/pwm_0/i_/i_/i__carry__6_n_4
    SLICE_X54Y78         FDCE                                         r  A/m1/pwm_0/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.430    14.771    A/m1/pwm_0/clk_IBUF_BUFG
    SLICE_X54Y78         FDCE                                         r  A/m1/pwm_0/count_reg[31]/C
                         clock pessimism              0.258    15.029    
                         clock uncertainty           -0.035    14.994    
    SLICE_X54Y78         FDCE (Setup_fdce_C_D)        0.109    15.103    A/m1/pwm_0/count_reg[31]
  -------------------------------------------------------------------
                         required time                         15.103    
                         arrival time                         -11.527    
  -------------------------------------------------------------------
                         slack                                  3.575    

Slack (MET) :             3.651ns  (required time - arrival time)
  Source:                 A/m1/pwm_0/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/m1/pwm_0/count_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.388ns  (logic 3.380ns (52.910%)  route 3.008ns (47.090%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.063ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.542     5.063    A/m1/pwm_0/clk_IBUF_BUFG
    SLICE_X54Y72         FDCE                                         r  A/m1/pwm_0/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y72         FDCE (Prop_fdce_C_Q)         0.518     5.581 f  A/m1/pwm_0/count_reg[6]/Q
                         net (fo=4, routed)           1.046     6.627    A/m1/pwm_0/count_reg[6]
    SLICE_X57Y75         LUT2 (Prop_lut2_I1_O)        0.124     6.751 r  A/m1/pwm_0/count1_carry_i_7__0/O
                         net (fo=1, routed)           0.000     6.751    A/m1/pwm_0/count1_carry_i_7__0_n_0
    SLICE_X57Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.301 r  A/m1/pwm_0/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.301    A/m1/pwm_0/count1_carry_n_0
    SLICE_X57Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.415 r  A/m1/pwm_0/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.415    A/m1/pwm_0/count1_carry__0_n_0
    SLICE_X57Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.529 r  A/m1/pwm_0/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.529    A/m1/pwm_0/count1_carry__1_n_0
    SLICE_X57Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.686 r  A/m1/pwm_0/count1_carry__2/CO[1]
                         net (fo=34, routed)          1.953     9.639    A/m1/pwm_0/count1_carry__2_n_2
    SLICE_X54Y71         LUT2 (Prop_lut2_I0_O)        0.329     9.968 r  A/m1/pwm_0/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     9.968    A/m1/pwm_0/i__carry_i_3__0_n_0
    SLICE_X54Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.501 r  A/m1/pwm_0/i_/i_/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.501    A/m1/pwm_0/i_/i_/i__carry_n_0
    SLICE_X54Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.618 r  A/m1/pwm_0/i_/i_/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.618    A/m1/pwm_0/i_/i_/i__carry__0_n_0
    SLICE_X54Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.735 r  A/m1/pwm_0/i_/i_/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.735    A/m1/pwm_0/i_/i_/i__carry__1_n_0
    SLICE_X54Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.852 r  A/m1/pwm_0/i_/i_/i__carry__2/CO[3]
                         net (fo=1, routed)           0.009    10.861    A/m1/pwm_0/i_/i_/i__carry__2_n_0
    SLICE_X54Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.978 r  A/m1/pwm_0/i_/i_/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.978    A/m1/pwm_0/i_/i_/i__carry__3_n_0
    SLICE_X54Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.095 r  A/m1/pwm_0/i_/i_/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.095    A/m1/pwm_0/i_/i_/i__carry__4_n_0
    SLICE_X54Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.212 r  A/m1/pwm_0/i_/i_/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.212    A/m1/pwm_0/i_/i_/i__carry__5_n_0
    SLICE_X54Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.451 r  A/m1/pwm_0/i_/i_/i__carry__6/O[2]
                         net (fo=1, routed)           0.000    11.451    A/m1/pwm_0/i_/i_/i__carry__6_n_5
    SLICE_X54Y78         FDCE                                         r  A/m1/pwm_0/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.430    14.771    A/m1/pwm_0/clk_IBUF_BUFG
    SLICE_X54Y78         FDCE                                         r  A/m1/pwm_0/count_reg[30]/C
                         clock pessimism              0.258    15.029    
                         clock uncertainty           -0.035    14.994    
    SLICE_X54Y78         FDCE (Setup_fdce_C_D)        0.109    15.103    A/m1/pwm_0/count_reg[30]
  -------------------------------------------------------------------
                         required time                         15.103    
                         arrival time                         -11.451    
  -------------------------------------------------------------------
                         slack                                  3.651    

Slack (MET) :             3.671ns  (required time - arrival time)
  Source:                 A/m1/pwm_0/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/m1/pwm_0/count_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.368ns  (logic 3.360ns (52.762%)  route 3.008ns (47.238%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.063ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.542     5.063    A/m1/pwm_0/clk_IBUF_BUFG
    SLICE_X54Y72         FDCE                                         r  A/m1/pwm_0/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y72         FDCE (Prop_fdce_C_Q)         0.518     5.581 f  A/m1/pwm_0/count_reg[6]/Q
                         net (fo=4, routed)           1.046     6.627    A/m1/pwm_0/count_reg[6]
    SLICE_X57Y75         LUT2 (Prop_lut2_I1_O)        0.124     6.751 r  A/m1/pwm_0/count1_carry_i_7__0/O
                         net (fo=1, routed)           0.000     6.751    A/m1/pwm_0/count1_carry_i_7__0_n_0
    SLICE_X57Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.301 r  A/m1/pwm_0/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.301    A/m1/pwm_0/count1_carry_n_0
    SLICE_X57Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.415 r  A/m1/pwm_0/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.415    A/m1/pwm_0/count1_carry__0_n_0
    SLICE_X57Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.529 r  A/m1/pwm_0/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.529    A/m1/pwm_0/count1_carry__1_n_0
    SLICE_X57Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.686 r  A/m1/pwm_0/count1_carry__2/CO[1]
                         net (fo=34, routed)          1.953     9.639    A/m1/pwm_0/count1_carry__2_n_2
    SLICE_X54Y71         LUT2 (Prop_lut2_I0_O)        0.329     9.968 r  A/m1/pwm_0/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     9.968    A/m1/pwm_0/i__carry_i_3__0_n_0
    SLICE_X54Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.501 r  A/m1/pwm_0/i_/i_/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.501    A/m1/pwm_0/i_/i_/i__carry_n_0
    SLICE_X54Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.618 r  A/m1/pwm_0/i_/i_/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.618    A/m1/pwm_0/i_/i_/i__carry__0_n_0
    SLICE_X54Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.735 r  A/m1/pwm_0/i_/i_/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.735    A/m1/pwm_0/i_/i_/i__carry__1_n_0
    SLICE_X54Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.852 r  A/m1/pwm_0/i_/i_/i__carry__2/CO[3]
                         net (fo=1, routed)           0.009    10.861    A/m1/pwm_0/i_/i_/i__carry__2_n_0
    SLICE_X54Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.978 r  A/m1/pwm_0/i_/i_/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.978    A/m1/pwm_0/i_/i_/i__carry__3_n_0
    SLICE_X54Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.095 r  A/m1/pwm_0/i_/i_/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.095    A/m1/pwm_0/i_/i_/i__carry__4_n_0
    SLICE_X54Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.212 r  A/m1/pwm_0/i_/i_/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.212    A/m1/pwm_0/i_/i_/i__carry__5_n_0
    SLICE_X54Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.431 r  A/m1/pwm_0/i_/i_/i__carry__6/O[0]
                         net (fo=1, routed)           0.000    11.431    A/m1/pwm_0/i_/i_/i__carry__6_n_7
    SLICE_X54Y78         FDCE                                         r  A/m1/pwm_0/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.430    14.771    A/m1/pwm_0/clk_IBUF_BUFG
    SLICE_X54Y78         FDCE                                         r  A/m1/pwm_0/count_reg[28]/C
                         clock pessimism              0.258    15.029    
                         clock uncertainty           -0.035    14.994    
    SLICE_X54Y78         FDCE (Setup_fdce_C_D)        0.109    15.103    A/m1/pwm_0/count_reg[28]
  -------------------------------------------------------------------
                         required time                         15.103    
                         arrival time                         -11.431    
  -------------------------------------------------------------------
                         slack                                  3.671    

Slack (MET) :             3.682ns  (required time - arrival time)
  Source:                 A/m1/pwm_0/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/m1/pwm_0/count_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.355ns  (logic 3.347ns (52.665%)  route 3.008ns (47.335%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.063ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.542     5.063    A/m1/pwm_0/clk_IBUF_BUFG
    SLICE_X54Y72         FDCE                                         r  A/m1/pwm_0/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y72         FDCE (Prop_fdce_C_Q)         0.518     5.581 f  A/m1/pwm_0/count_reg[6]/Q
                         net (fo=4, routed)           1.046     6.627    A/m1/pwm_0/count_reg[6]
    SLICE_X57Y75         LUT2 (Prop_lut2_I1_O)        0.124     6.751 r  A/m1/pwm_0/count1_carry_i_7__0/O
                         net (fo=1, routed)           0.000     6.751    A/m1/pwm_0/count1_carry_i_7__0_n_0
    SLICE_X57Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.301 r  A/m1/pwm_0/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.301    A/m1/pwm_0/count1_carry_n_0
    SLICE_X57Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.415 r  A/m1/pwm_0/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.415    A/m1/pwm_0/count1_carry__0_n_0
    SLICE_X57Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.529 r  A/m1/pwm_0/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.529    A/m1/pwm_0/count1_carry__1_n_0
    SLICE_X57Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.686 r  A/m1/pwm_0/count1_carry__2/CO[1]
                         net (fo=34, routed)          1.953     9.639    A/m1/pwm_0/count1_carry__2_n_2
    SLICE_X54Y71         LUT2 (Prop_lut2_I0_O)        0.329     9.968 r  A/m1/pwm_0/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     9.968    A/m1/pwm_0/i__carry_i_3__0_n_0
    SLICE_X54Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.501 r  A/m1/pwm_0/i_/i_/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.501    A/m1/pwm_0/i_/i_/i__carry_n_0
    SLICE_X54Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.618 r  A/m1/pwm_0/i_/i_/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.618    A/m1/pwm_0/i_/i_/i__carry__0_n_0
    SLICE_X54Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.735 r  A/m1/pwm_0/i_/i_/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.735    A/m1/pwm_0/i_/i_/i__carry__1_n_0
    SLICE_X54Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.852 r  A/m1/pwm_0/i_/i_/i__carry__2/CO[3]
                         net (fo=1, routed)           0.009    10.861    A/m1/pwm_0/i_/i_/i__carry__2_n_0
    SLICE_X54Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.978 r  A/m1/pwm_0/i_/i_/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.978    A/m1/pwm_0/i_/i_/i__carry__3_n_0
    SLICE_X54Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.095 r  A/m1/pwm_0/i_/i_/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.095    A/m1/pwm_0/i_/i_/i__carry__4_n_0
    SLICE_X54Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.418 r  A/m1/pwm_0/i_/i_/i__carry__5/O[1]
                         net (fo=1, routed)           0.000    11.418    A/m1/pwm_0/i_/i_/i__carry__5_n_6
    SLICE_X54Y77         FDCE                                         r  A/m1/pwm_0/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.428    14.769    A/m1/pwm_0/clk_IBUF_BUFG
    SLICE_X54Y77         FDCE                                         r  A/m1/pwm_0/count_reg[25]/C
                         clock pessimism              0.258    15.027    
                         clock uncertainty           -0.035    14.992    
    SLICE_X54Y77         FDCE (Setup_fdce_C_D)        0.109    15.101    A/m1/pwm_0/count_reg[25]
  -------------------------------------------------------------------
                         required time                         15.101    
                         arrival time                         -11.418    
  -------------------------------------------------------------------
                         slack                                  3.682    

Slack (MET) :             3.690ns  (required time - arrival time)
  Source:                 A/m1/pwm_0/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/m1/pwm_0/count_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.347ns  (logic 3.339ns (52.606%)  route 3.008ns (47.394%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.063ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.542     5.063    A/m1/pwm_0/clk_IBUF_BUFG
    SLICE_X54Y72         FDCE                                         r  A/m1/pwm_0/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y72         FDCE (Prop_fdce_C_Q)         0.518     5.581 f  A/m1/pwm_0/count_reg[6]/Q
                         net (fo=4, routed)           1.046     6.627    A/m1/pwm_0/count_reg[6]
    SLICE_X57Y75         LUT2 (Prop_lut2_I1_O)        0.124     6.751 r  A/m1/pwm_0/count1_carry_i_7__0/O
                         net (fo=1, routed)           0.000     6.751    A/m1/pwm_0/count1_carry_i_7__0_n_0
    SLICE_X57Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.301 r  A/m1/pwm_0/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.301    A/m1/pwm_0/count1_carry_n_0
    SLICE_X57Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.415 r  A/m1/pwm_0/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.415    A/m1/pwm_0/count1_carry__0_n_0
    SLICE_X57Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.529 r  A/m1/pwm_0/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.529    A/m1/pwm_0/count1_carry__1_n_0
    SLICE_X57Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.686 r  A/m1/pwm_0/count1_carry__2/CO[1]
                         net (fo=34, routed)          1.953     9.639    A/m1/pwm_0/count1_carry__2_n_2
    SLICE_X54Y71         LUT2 (Prop_lut2_I0_O)        0.329     9.968 r  A/m1/pwm_0/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     9.968    A/m1/pwm_0/i__carry_i_3__0_n_0
    SLICE_X54Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.501 r  A/m1/pwm_0/i_/i_/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.501    A/m1/pwm_0/i_/i_/i__carry_n_0
    SLICE_X54Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.618 r  A/m1/pwm_0/i_/i_/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.618    A/m1/pwm_0/i_/i_/i__carry__0_n_0
    SLICE_X54Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.735 r  A/m1/pwm_0/i_/i_/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.735    A/m1/pwm_0/i_/i_/i__carry__1_n_0
    SLICE_X54Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.852 r  A/m1/pwm_0/i_/i_/i__carry__2/CO[3]
                         net (fo=1, routed)           0.009    10.861    A/m1/pwm_0/i_/i_/i__carry__2_n_0
    SLICE_X54Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.978 r  A/m1/pwm_0/i_/i_/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.978    A/m1/pwm_0/i_/i_/i__carry__3_n_0
    SLICE_X54Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.095 r  A/m1/pwm_0/i_/i_/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.095    A/m1/pwm_0/i_/i_/i__carry__4_n_0
    SLICE_X54Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.410 r  A/m1/pwm_0/i_/i_/i__carry__5/O[3]
                         net (fo=1, routed)           0.000    11.410    A/m1/pwm_0/i_/i_/i__carry__5_n_4
    SLICE_X54Y77         FDCE                                         r  A/m1/pwm_0/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.428    14.769    A/m1/pwm_0/clk_IBUF_BUFG
    SLICE_X54Y77         FDCE                                         r  A/m1/pwm_0/count_reg[27]/C
                         clock pessimism              0.258    15.027    
                         clock uncertainty           -0.035    14.992    
    SLICE_X54Y77         FDCE (Setup_fdce_C_D)        0.109    15.101    A/m1/pwm_0/count_reg[27]
  -------------------------------------------------------------------
                         required time                         15.101    
                         arrival time                         -11.410    
  -------------------------------------------------------------------
                         slack                                  3.690    

Slack (MET) :             3.766ns  (required time - arrival time)
  Source:                 A/m1/pwm_0/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/m1/pwm_0/count_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.271ns  (logic 3.263ns (52.031%)  route 3.008ns (47.969%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.063ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.542     5.063    A/m1/pwm_0/clk_IBUF_BUFG
    SLICE_X54Y72         FDCE                                         r  A/m1/pwm_0/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y72         FDCE (Prop_fdce_C_Q)         0.518     5.581 f  A/m1/pwm_0/count_reg[6]/Q
                         net (fo=4, routed)           1.046     6.627    A/m1/pwm_0/count_reg[6]
    SLICE_X57Y75         LUT2 (Prop_lut2_I1_O)        0.124     6.751 r  A/m1/pwm_0/count1_carry_i_7__0/O
                         net (fo=1, routed)           0.000     6.751    A/m1/pwm_0/count1_carry_i_7__0_n_0
    SLICE_X57Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.301 r  A/m1/pwm_0/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.301    A/m1/pwm_0/count1_carry_n_0
    SLICE_X57Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.415 r  A/m1/pwm_0/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.415    A/m1/pwm_0/count1_carry__0_n_0
    SLICE_X57Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.529 r  A/m1/pwm_0/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.529    A/m1/pwm_0/count1_carry__1_n_0
    SLICE_X57Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.686 r  A/m1/pwm_0/count1_carry__2/CO[1]
                         net (fo=34, routed)          1.953     9.639    A/m1/pwm_0/count1_carry__2_n_2
    SLICE_X54Y71         LUT2 (Prop_lut2_I0_O)        0.329     9.968 r  A/m1/pwm_0/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     9.968    A/m1/pwm_0/i__carry_i_3__0_n_0
    SLICE_X54Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.501 r  A/m1/pwm_0/i_/i_/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.501    A/m1/pwm_0/i_/i_/i__carry_n_0
    SLICE_X54Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.618 r  A/m1/pwm_0/i_/i_/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.618    A/m1/pwm_0/i_/i_/i__carry__0_n_0
    SLICE_X54Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.735 r  A/m1/pwm_0/i_/i_/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.735    A/m1/pwm_0/i_/i_/i__carry__1_n_0
    SLICE_X54Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.852 r  A/m1/pwm_0/i_/i_/i__carry__2/CO[3]
                         net (fo=1, routed)           0.009    10.861    A/m1/pwm_0/i_/i_/i__carry__2_n_0
    SLICE_X54Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.978 r  A/m1/pwm_0/i_/i_/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.978    A/m1/pwm_0/i_/i_/i__carry__3_n_0
    SLICE_X54Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.095 r  A/m1/pwm_0/i_/i_/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.095    A/m1/pwm_0/i_/i_/i__carry__4_n_0
    SLICE_X54Y77         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.334 r  A/m1/pwm_0/i_/i_/i__carry__5/O[2]
                         net (fo=1, routed)           0.000    11.334    A/m1/pwm_0/i_/i_/i__carry__5_n_5
    SLICE_X54Y77         FDCE                                         r  A/m1/pwm_0/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.428    14.769    A/m1/pwm_0/clk_IBUF_BUFG
    SLICE_X54Y77         FDCE                                         r  A/m1/pwm_0/count_reg[26]/C
                         clock pessimism              0.258    15.027    
                         clock uncertainty           -0.035    14.992    
    SLICE_X54Y77         FDCE (Setup_fdce_C_D)        0.109    15.101    A/m1/pwm_0/count_reg[26]
  -------------------------------------------------------------------
                         required time                         15.101    
                         arrival time                         -11.334    
  -------------------------------------------------------------------
                         slack                                  3.766    

Slack (MET) :             3.786ns  (required time - arrival time)
  Source:                 A/m1/pwm_0/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/m1/pwm_0/count_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.251ns  (logic 3.243ns (51.878%)  route 3.008ns (48.122%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.063ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.542     5.063    A/m1/pwm_0/clk_IBUF_BUFG
    SLICE_X54Y72         FDCE                                         r  A/m1/pwm_0/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y72         FDCE (Prop_fdce_C_Q)         0.518     5.581 f  A/m1/pwm_0/count_reg[6]/Q
                         net (fo=4, routed)           1.046     6.627    A/m1/pwm_0/count_reg[6]
    SLICE_X57Y75         LUT2 (Prop_lut2_I1_O)        0.124     6.751 r  A/m1/pwm_0/count1_carry_i_7__0/O
                         net (fo=1, routed)           0.000     6.751    A/m1/pwm_0/count1_carry_i_7__0_n_0
    SLICE_X57Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.301 r  A/m1/pwm_0/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.301    A/m1/pwm_0/count1_carry_n_0
    SLICE_X57Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.415 r  A/m1/pwm_0/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.415    A/m1/pwm_0/count1_carry__0_n_0
    SLICE_X57Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.529 r  A/m1/pwm_0/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.529    A/m1/pwm_0/count1_carry__1_n_0
    SLICE_X57Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.686 r  A/m1/pwm_0/count1_carry__2/CO[1]
                         net (fo=34, routed)          1.953     9.639    A/m1/pwm_0/count1_carry__2_n_2
    SLICE_X54Y71         LUT2 (Prop_lut2_I0_O)        0.329     9.968 r  A/m1/pwm_0/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     9.968    A/m1/pwm_0/i__carry_i_3__0_n_0
    SLICE_X54Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.501 r  A/m1/pwm_0/i_/i_/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.501    A/m1/pwm_0/i_/i_/i__carry_n_0
    SLICE_X54Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.618 r  A/m1/pwm_0/i_/i_/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.618    A/m1/pwm_0/i_/i_/i__carry__0_n_0
    SLICE_X54Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.735 r  A/m1/pwm_0/i_/i_/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.735    A/m1/pwm_0/i_/i_/i__carry__1_n_0
    SLICE_X54Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.852 r  A/m1/pwm_0/i_/i_/i__carry__2/CO[3]
                         net (fo=1, routed)           0.009    10.861    A/m1/pwm_0/i_/i_/i__carry__2_n_0
    SLICE_X54Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.978 r  A/m1/pwm_0/i_/i_/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.978    A/m1/pwm_0/i_/i_/i__carry__3_n_0
    SLICE_X54Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.095 r  A/m1/pwm_0/i_/i_/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.095    A/m1/pwm_0/i_/i_/i__carry__4_n_0
    SLICE_X54Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.314 r  A/m1/pwm_0/i_/i_/i__carry__5/O[0]
                         net (fo=1, routed)           0.000    11.314    A/m1/pwm_0/i_/i_/i__carry__5_n_7
    SLICE_X54Y77         FDCE                                         r  A/m1/pwm_0/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.428    14.769    A/m1/pwm_0/clk_IBUF_BUFG
    SLICE_X54Y77         FDCE                                         r  A/m1/pwm_0/count_reg[24]/C
                         clock pessimism              0.258    15.027    
                         clock uncertainty           -0.035    14.992    
    SLICE_X54Y77         FDCE (Setup_fdce_C_D)        0.109    15.101    A/m1/pwm_0/count_reg[24]
  -------------------------------------------------------------------
                         required time                         15.101    
                         arrival time                         -11.314    
  -------------------------------------------------------------------
                         slack                                  3.786    

Slack (MET) :             3.798ns  (required time - arrival time)
  Source:                 A/m1/pwm_0/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/m1/pwm_0/count_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.238ns  (logic 3.230ns (51.778%)  route 3.008ns (48.222%))
  Logic Levels:           12  (CARRY4=10 LUT2=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 14.768 - 10.000 ) 
    Source Clock Delay      (SCD):    5.063ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.542     5.063    A/m1/pwm_0/clk_IBUF_BUFG
    SLICE_X54Y72         FDCE                                         r  A/m1/pwm_0/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y72         FDCE (Prop_fdce_C_Q)         0.518     5.581 f  A/m1/pwm_0/count_reg[6]/Q
                         net (fo=4, routed)           1.046     6.627    A/m1/pwm_0/count_reg[6]
    SLICE_X57Y75         LUT2 (Prop_lut2_I1_O)        0.124     6.751 r  A/m1/pwm_0/count1_carry_i_7__0/O
                         net (fo=1, routed)           0.000     6.751    A/m1/pwm_0/count1_carry_i_7__0_n_0
    SLICE_X57Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.301 r  A/m1/pwm_0/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.301    A/m1/pwm_0/count1_carry_n_0
    SLICE_X57Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.415 r  A/m1/pwm_0/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.415    A/m1/pwm_0/count1_carry__0_n_0
    SLICE_X57Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.529 r  A/m1/pwm_0/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.529    A/m1/pwm_0/count1_carry__1_n_0
    SLICE_X57Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.686 r  A/m1/pwm_0/count1_carry__2/CO[1]
                         net (fo=34, routed)          1.953     9.639    A/m1/pwm_0/count1_carry__2_n_2
    SLICE_X54Y71         LUT2 (Prop_lut2_I0_O)        0.329     9.968 r  A/m1/pwm_0/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     9.968    A/m1/pwm_0/i__carry_i_3__0_n_0
    SLICE_X54Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.501 r  A/m1/pwm_0/i_/i_/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.501    A/m1/pwm_0/i_/i_/i__carry_n_0
    SLICE_X54Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.618 r  A/m1/pwm_0/i_/i_/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.618    A/m1/pwm_0/i_/i_/i__carry__0_n_0
    SLICE_X54Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.735 r  A/m1/pwm_0/i_/i_/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.735    A/m1/pwm_0/i_/i_/i__carry__1_n_0
    SLICE_X54Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.852 r  A/m1/pwm_0/i_/i_/i__carry__2/CO[3]
                         net (fo=1, routed)           0.009    10.861    A/m1/pwm_0/i_/i_/i__carry__2_n_0
    SLICE_X54Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.978 r  A/m1/pwm_0/i_/i_/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.978    A/m1/pwm_0/i_/i_/i__carry__3_n_0
    SLICE_X54Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.301 r  A/m1/pwm_0/i_/i_/i__carry__4/O[1]
                         net (fo=1, routed)           0.000    11.301    A/m1/pwm_0/i_/i_/i__carry__4_n_6
    SLICE_X54Y76         FDCE                                         r  A/m1/pwm_0/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.427    14.768    A/m1/pwm_0/clk_IBUF_BUFG
    SLICE_X54Y76         FDCE                                         r  A/m1/pwm_0/count_reg[21]/C
                         clock pessimism              0.258    15.026    
                         clock uncertainty           -0.035    14.991    
    SLICE_X54Y76         FDCE (Setup_fdce_C_D)        0.109    15.100    A/m1/pwm_0/count_reg[21]
  -------------------------------------------------------------------
                         required time                         15.100    
                         arrival time                         -11.301    
  -------------------------------------------------------------------
                         slack                                  3.798    

Slack (MET) :             3.806ns  (required time - arrival time)
  Source:                 A/m1/pwm_0/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/m1/pwm_0/count_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.230ns  (logic 3.222ns (51.716%)  route 3.008ns (48.284%))
  Logic Levels:           12  (CARRY4=10 LUT2=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 14.768 - 10.000 ) 
    Source Clock Delay      (SCD):    5.063ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.542     5.063    A/m1/pwm_0/clk_IBUF_BUFG
    SLICE_X54Y72         FDCE                                         r  A/m1/pwm_0/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y72         FDCE (Prop_fdce_C_Q)         0.518     5.581 f  A/m1/pwm_0/count_reg[6]/Q
                         net (fo=4, routed)           1.046     6.627    A/m1/pwm_0/count_reg[6]
    SLICE_X57Y75         LUT2 (Prop_lut2_I1_O)        0.124     6.751 r  A/m1/pwm_0/count1_carry_i_7__0/O
                         net (fo=1, routed)           0.000     6.751    A/m1/pwm_0/count1_carry_i_7__0_n_0
    SLICE_X57Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.301 r  A/m1/pwm_0/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.301    A/m1/pwm_0/count1_carry_n_0
    SLICE_X57Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.415 r  A/m1/pwm_0/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.415    A/m1/pwm_0/count1_carry__0_n_0
    SLICE_X57Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.529 r  A/m1/pwm_0/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.529    A/m1/pwm_0/count1_carry__1_n_0
    SLICE_X57Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.686 r  A/m1/pwm_0/count1_carry__2/CO[1]
                         net (fo=34, routed)          1.953     9.639    A/m1/pwm_0/count1_carry__2_n_2
    SLICE_X54Y71         LUT2 (Prop_lut2_I0_O)        0.329     9.968 r  A/m1/pwm_0/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     9.968    A/m1/pwm_0/i__carry_i_3__0_n_0
    SLICE_X54Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.501 r  A/m1/pwm_0/i_/i_/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.501    A/m1/pwm_0/i_/i_/i__carry_n_0
    SLICE_X54Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.618 r  A/m1/pwm_0/i_/i_/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.618    A/m1/pwm_0/i_/i_/i__carry__0_n_0
    SLICE_X54Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.735 r  A/m1/pwm_0/i_/i_/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.735    A/m1/pwm_0/i_/i_/i__carry__1_n_0
    SLICE_X54Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.852 r  A/m1/pwm_0/i_/i_/i__carry__2/CO[3]
                         net (fo=1, routed)           0.009    10.861    A/m1/pwm_0/i_/i_/i__carry__2_n_0
    SLICE_X54Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.978 r  A/m1/pwm_0/i_/i_/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.978    A/m1/pwm_0/i_/i_/i__carry__3_n_0
    SLICE_X54Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.293 r  A/m1/pwm_0/i_/i_/i__carry__4/O[3]
                         net (fo=1, routed)           0.000    11.293    A/m1/pwm_0/i_/i_/i__carry__4_n_4
    SLICE_X54Y76         FDCE                                         r  A/m1/pwm_0/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.427    14.768    A/m1/pwm_0/clk_IBUF_BUFG
    SLICE_X54Y76         FDCE                                         r  A/m1/pwm_0/count_reg[23]/C
                         clock pessimism              0.258    15.026    
                         clock uncertainty           -0.035    14.991    
    SLICE_X54Y76         FDCE (Setup_fdce_C_D)        0.109    15.100    A/m1/pwm_0/count_reg[23]
  -------------------------------------------------------------------
                         required time                         15.100    
                         arrival time                         -11.293    
  -------------------------------------------------------------------
                         slack                                  3.806    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 d1/DFF_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d2/PB_debounced_delay_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.209ns (73.762%)  route 0.074ns (26.238%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.552     1.435    d1/clk_IBUF_BUFG
    SLICE_X46Y77         FDRE                                         r  d1/DFF_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y77         FDRE (Prop_fdre_C_Q)         0.164     1.599 r  d1/DFF_reg[2]/Q
                         net (fo=3, routed)           0.074     1.674    d1/DFF[2]
    SLICE_X47Y77         LUT5 (Prop_lut5_I4_O)        0.045     1.719 r  d1/pb_debounced/O
                         net (fo=1, routed)           0.000     1.719    d2/rst_1
    SLICE_X47Y77         FDRE                                         r  d2/PB_debounced_delay_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.818     1.946    d2/clk_IBUF_BUFG
    SLICE_X47Y77         FDRE                                         r  d2/PB_debounced_delay_reg/C
                         clock pessimism             -0.498     1.448    
    SLICE_X47Y77         FDRE (Hold_fdre_C_D)         0.091     1.539    d2/PB_debounced_delay_reg
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.719    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 t/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mode_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.141ns (27.129%)  route 0.379ns (72.871%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.557     1.440    t/clk_IBUF_BUFG
    SLICE_X32Y85         FDCE                                         r  t/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y85         FDCE (Prop_fdce_C_Q)         0.141     1.581 r  t/state_reg[1]/Q
                         net (fo=1, routed)           0.379     1.960    state[1]
    SLICE_X36Y85         FDCE                                         r  mode_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.824     1.952    clk_IBUF_BUFG
    SLICE_X36Y85         FDCE                                         r  mode_reg[1]/C
                         clock pessimism             -0.249     1.703    
    SLICE_X36Y85         FDCE (Hold_fdce_C_D)         0.066     1.769    mode_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.769    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 t/state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mode_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.141ns (26.525%)  route 0.391ns (73.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.557     1.440    t/clk_IBUF_BUFG
    SLICE_X32Y85         FDCE                                         r  t/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y85         FDCE (Prop_fdce_C_Q)         0.141     1.581 r  t/state_reg[2]/Q
                         net (fo=1, routed)           0.391     1.972    state[2]
    SLICE_X36Y85         FDCE                                         r  mode_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.824     1.952    clk_IBUF_BUFG
    SLICE_X36Y85         FDCE                                         r  mode_reg[2]/C
                         clock pessimism             -0.249     1.703    
    SLICE_X36Y85         FDCE (Hold_fdce_C_D)         0.070     1.773    mode_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.773    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 d1/DFF_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d1/DFF_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.164ns (54.811%)  route 0.135ns (45.189%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.552     1.435    d1/clk_IBUF_BUFG
    SLICE_X46Y77         FDRE                                         r  d1/DFF_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y77         FDRE (Prop_fdre_C_Q)         0.164     1.599 r  d1/DFF_reg[2]/Q
                         net (fo=3, routed)           0.135     1.734    d1/DFF[2]
    SLICE_X47Y77         FDRE                                         r  d1/DFF_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.818     1.946    d1/clk_IBUF_BUFG
    SLICE_X47Y77         FDRE                                         r  d1/DFF_reg[3]/C
                         clock pessimism             -0.498     1.448    
    SLICE_X47Y77         FDRE (Hold_fdre_C_D)         0.075     1.523    d1/DFF_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.523    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 stop_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/l_IN_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.141ns (30.649%)  route 0.319ns (69.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.554     1.437    clk_IBUF_BUFG
    SLICE_X33Y81         FDRE                                         r  stop_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y81         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  stop_reg/Q
                         net (fo=5, routed)           0.319     1.897    A/SR[0]
    SLICE_X36Y86         FDRE                                         r  A/l_IN_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.824     1.952    A/clk_IBUF_BUFG
    SLICE_X36Y86         FDRE                                         r  A/l_IN_reg[0]/C
                         clock pessimism             -0.249     1.703    
    SLICE_X36Y86         FDRE (Hold_fdre_C_R)        -0.018     1.685    A/l_IN_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.685    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 stop_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/l_IN_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.141ns (30.649%)  route 0.319ns (69.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.554     1.437    clk_IBUF_BUFG
    SLICE_X33Y81         FDRE                                         r  stop_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y81         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  stop_reg/Q
                         net (fo=5, routed)           0.319     1.897    A/SR[0]
    SLICE_X36Y86         FDRE                                         r  A/l_IN_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.824     1.952    A/clk_IBUF_BUFG
    SLICE_X36Y86         FDRE                                         r  A/l_IN_reg[1]/C
                         clock pessimism             -0.249     1.703    
    SLICE_X36Y86         FDRE (Hold_fdre_C_R)        -0.018     1.685    A/l_IN_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.685    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 stop_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/r_IN_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.141ns (30.649%)  route 0.319ns (69.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.554     1.437    clk_IBUF_BUFG
    SLICE_X33Y81         FDRE                                         r  stop_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y81         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  stop_reg/Q
                         net (fo=5, routed)           0.319     1.897    A/SR[0]
    SLICE_X36Y86         FDRE                                         r  A/r_IN_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.824     1.952    A/clk_IBUF_BUFG
    SLICE_X36Y86         FDRE                                         r  A/r_IN_reg[0]/C
                         clock pessimism             -0.249     1.703    
    SLICE_X36Y86         FDRE (Hold_fdre_C_R)        -0.018     1.685    A/r_IN_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.685    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 stop_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/r_IN_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.141ns (30.649%)  route 0.319ns (69.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.554     1.437    clk_IBUF_BUFG
    SLICE_X33Y81         FDRE                                         r  stop_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y81         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  stop_reg/Q
                         net (fo=5, routed)           0.319     1.897    A/SR[0]
    SLICE_X36Y86         FDRE                                         r  A/r_IN_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.824     1.952    A/clk_IBUF_BUFG
    SLICE_X36Y86         FDRE                                         r  A/r_IN_reg[1]/C
                         clock pessimism             -0.249     1.703    
    SLICE_X36Y86         FDRE (Hold_fdre_C_R)        -0.018     1.685    A/r_IN_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.685    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 B/u1/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/u1/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.203%)  route 0.157ns (45.797%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.556     1.439    B/u1/clk_IBUF_BUFG
    SLICE_X49Y80         FDCE                                         r  B/u1/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y80         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  B/u1/count_reg[3]/Q
                         net (fo=11, routed)          0.157     1.737    B/u1/count_reg_n_0_[3]
    SLICE_X49Y81         LUT6 (Prop_lut6_I1_O)        0.045     1.782 r  B/u1/count[7]_i_1__0/O
                         net (fo=1, routed)           0.000     1.782    B/u1/count[7]_i_1__0_n_0
    SLICE_X49Y81         FDCE                                         r  B/u1/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.824     1.952    B/u1/clk_IBUF_BUFG
    SLICE_X49Y81         FDCE                                         r  B/u1/count_reg[7]/C
                         clock pessimism             -0.498     1.454    
    SLICE_X49Y81         FDCE (Hold_fdce_C_D)         0.092     1.546    B/u1/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 B/clk1/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/clk1/cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.186ns (49.440%)  route 0.190ns (50.560%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.554     1.437    B/clk1/clk_IBUF_BUFG
    SLICE_X39Y81         FDRE                                         r  B/clk1/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y81         FDRE (Prop_fdre_C_Q)         0.141     1.578 f  B/clk1/cnt_reg[6]/Q
                         net (fo=7, routed)           0.190     1.768    B/clk1/cnt_reg[6]
    SLICE_X38Y80         LUT6 (Prop_lut6_I1_O)        0.045     1.813 r  B/clk1/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.813    B/clk1/p_0_in[0]
    SLICE_X38Y80         FDRE                                         r  B/clk1/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.819     1.947    B/clk1/clk_IBUF_BUFG
    SLICE_X38Y80         FDRE                                         r  B/clk1/cnt_reg[0]/C
                         clock pessimism             -0.497     1.450    
    SLICE_X38Y80         FDRE (Hold_fdre_C_D)         0.121     1.571    B/clk1/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.242    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y86   A/l_IN_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y86   A/l_IN_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X53Y73   A/m0/pwm_0/count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X53Y75   A/m0/pwm_0/count_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X53Y75   A/m0/pwm_0/count_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X53Y76   A/m0/pwm_0/count_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X53Y76   A/m0/pwm_0/count_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X53Y76   A/m0/pwm_0/count_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X53Y76   A/m0/pwm_0/count_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y81   stop_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y80   B/clk1/cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y80   B/clk1/cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y80   B/clk1/cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y80   B/clk1/cnt_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y81   B/clk1/cnt_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y81   B/clk1/cnt_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y81   B/clk1/cnt_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y81   B/clk1/out_clk_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y86   A/l_IN_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y77   A/m0/pwm_0/count_reg[16]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y77   A/m0/pwm_0/count_reg[17]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y77   A/m0/pwm_0/count_reg[18]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y77   A/m0/pwm_0/count_reg[19]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y78   A/m0/pwm_0/count_reg[20]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y78   A/m0/pwm_0/count_reg[21]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y78   A/m0/pwm_0/count_reg[22]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y78   A/m0/pwm_0/count_reg[23]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y79   A/m0/pwm_0/count_reg[24]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y79   A/m0/pwm_0/count_reg[25]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.073ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.317ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.073ns  (required time - arrival time)
  Source:                 d2/PB_one_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/u1/count_reg[21]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.462ns  (logic 0.456ns (18.519%)  route 2.006ns (81.481%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.059ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.538     5.059    d2/clk_IBUF_BUFG
    SLICE_X47Y77         FDRE                                         r  d2/PB_one_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y77         FDRE (Prop_fdre_C_Q)         0.456     5.515 f  d2/PB_one_pulse_reg/Q
                         net (fo=123, routed)         2.006     7.521    B/u1/rst_2
    SLICE_X49Y85         FDCE                                         f  B/u1/count_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.436    14.777    B/u1/clk_IBUF_BUFG
    SLICE_X49Y85         FDCE                                         r  B/u1/count_reg[21]/C
                         clock pessimism              0.258    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X49Y85         FDCE (Recov_fdce_C_CLR)     -0.405    14.595    B/u1/count_reg[21]
  -------------------------------------------------------------------
                         required time                         14.595    
                         arrival time                          -7.521    
  -------------------------------------------------------------------
                         slack                                  7.073    

Slack (MET) :             7.073ns  (required time - arrival time)
  Source:                 d2/PB_one_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/u1/count_reg[22]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.462ns  (logic 0.456ns (18.519%)  route 2.006ns (81.481%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.059ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.538     5.059    d2/clk_IBUF_BUFG
    SLICE_X47Y77         FDRE                                         r  d2/PB_one_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y77         FDRE (Prop_fdre_C_Q)         0.456     5.515 f  d2/PB_one_pulse_reg/Q
                         net (fo=123, routed)         2.006     7.521    B/u1/rst_2
    SLICE_X49Y85         FDCE                                         f  B/u1/count_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.436    14.777    B/u1/clk_IBUF_BUFG
    SLICE_X49Y85         FDCE                                         r  B/u1/count_reg[22]/C
                         clock pessimism              0.258    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X49Y85         FDCE (Recov_fdce_C_CLR)     -0.405    14.595    B/u1/count_reg[22]
  -------------------------------------------------------------------
                         required time                         14.595    
                         arrival time                          -7.521    
  -------------------------------------------------------------------
                         slack                                  7.073    

Slack (MET) :             7.214ns  (required time - arrival time)
  Source:                 d2/PB_one_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/u1/count_reg[17]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.320ns  (logic 0.456ns (19.651%)  route 1.864ns (80.349%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.059ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.538     5.059    d2/clk_IBUF_BUFG
    SLICE_X47Y77         FDRE                                         r  d2/PB_one_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y77         FDRE (Prop_fdre_C_Q)         0.456     5.515 f  d2/PB_one_pulse_reg/Q
                         net (fo=123, routed)         1.864     7.379    B/u1/rst_2
    SLICE_X49Y84         FDCE                                         f  B/u1/count_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.435    14.776    B/u1/clk_IBUF_BUFG
    SLICE_X49Y84         FDCE                                         r  B/u1/count_reg[17]/C
                         clock pessimism              0.258    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X49Y84         FDCE (Recov_fdce_C_CLR)     -0.405    14.594    B/u1/count_reg[17]
  -------------------------------------------------------------------
                         required time                         14.594    
                         arrival time                          -7.379    
  -------------------------------------------------------------------
                         slack                                  7.214    

Slack (MET) :             7.214ns  (required time - arrival time)
  Source:                 d2/PB_one_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/u1/count_reg[18]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.320ns  (logic 0.456ns (19.651%)  route 1.864ns (80.349%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.059ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.538     5.059    d2/clk_IBUF_BUFG
    SLICE_X47Y77         FDRE                                         r  d2/PB_one_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y77         FDRE (Prop_fdre_C_Q)         0.456     5.515 f  d2/PB_one_pulse_reg/Q
                         net (fo=123, routed)         1.864     7.379    B/u1/rst_2
    SLICE_X49Y84         FDCE                                         f  B/u1/count_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.435    14.776    B/u1/clk_IBUF_BUFG
    SLICE_X49Y84         FDCE                                         r  B/u1/count_reg[18]/C
                         clock pessimism              0.258    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X49Y84         FDCE (Recov_fdce_C_CLR)     -0.405    14.594    B/u1/count_reg[18]
  -------------------------------------------------------------------
                         required time                         14.594    
                         arrival time                          -7.379    
  -------------------------------------------------------------------
                         slack                                  7.214    

Slack (MET) :             7.214ns  (required time - arrival time)
  Source:                 d2/PB_one_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/u1/count_reg[23]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.320ns  (logic 0.456ns (19.651%)  route 1.864ns (80.349%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.059ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.538     5.059    d2/clk_IBUF_BUFG
    SLICE_X47Y77         FDRE                                         r  d2/PB_one_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y77         FDRE (Prop_fdre_C_Q)         0.456     5.515 f  d2/PB_one_pulse_reg/Q
                         net (fo=123, routed)         1.864     7.379    B/u1/rst_2
    SLICE_X49Y84         FDCE                                         f  B/u1/count_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.435    14.776    B/u1/clk_IBUF_BUFG
    SLICE_X49Y84         FDCE                                         r  B/u1/count_reg[23]/C
                         clock pessimism              0.258    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X49Y84         FDCE (Recov_fdce_C_CLR)     -0.405    14.594    B/u1/count_reg[23]
  -------------------------------------------------------------------
                         required time                         14.594    
                         arrival time                          -7.379    
  -------------------------------------------------------------------
                         slack                                  7.214    

Slack (MET) :             7.371ns  (required time - arrival time)
  Source:                 d2/PB_one_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/u1/count_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.162ns  (logic 0.456ns (21.088%)  route 1.706ns (78.912%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.059ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.538     5.059    d2/clk_IBUF_BUFG
    SLICE_X47Y77         FDRE                                         r  d2/PB_one_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y77         FDRE (Prop_fdre_C_Q)         0.456     5.515 f  d2/PB_one_pulse_reg/Q
                         net (fo=123, routed)         1.706     7.221    B/u1/rst_2
    SLICE_X49Y83         FDCE                                         f  B/u1/count_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.434    14.775    B/u1/clk_IBUF_BUFG
    SLICE_X49Y83         FDCE                                         r  B/u1/count_reg[13]/C
                         clock pessimism              0.258    15.033    
                         clock uncertainty           -0.035    14.998    
    SLICE_X49Y83         FDCE (Recov_fdce_C_CLR)     -0.405    14.593    B/u1/count_reg[13]
  -------------------------------------------------------------------
                         required time                         14.593    
                         arrival time                          -7.221    
  -------------------------------------------------------------------
                         slack                                  7.371    

Slack (MET) :             7.371ns  (required time - arrival time)
  Source:                 d2/PB_one_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/u1/count_reg[14]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.162ns  (logic 0.456ns (21.088%)  route 1.706ns (78.912%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.059ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.538     5.059    d2/clk_IBUF_BUFG
    SLICE_X47Y77         FDRE                                         r  d2/PB_one_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y77         FDRE (Prop_fdre_C_Q)         0.456     5.515 f  d2/PB_one_pulse_reg/Q
                         net (fo=123, routed)         1.706     7.221    B/u1/rst_2
    SLICE_X49Y83         FDCE                                         f  B/u1/count_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.434    14.775    B/u1/clk_IBUF_BUFG
    SLICE_X49Y83         FDCE                                         r  B/u1/count_reg[14]/C
                         clock pessimism              0.258    15.033    
                         clock uncertainty           -0.035    14.998    
    SLICE_X49Y83         FDCE (Recov_fdce_C_CLR)     -0.405    14.593    B/u1/count_reg[14]
  -------------------------------------------------------------------
                         required time                         14.593    
                         arrival time                          -7.221    
  -------------------------------------------------------------------
                         slack                                  7.371    

Slack (MET) :             7.371ns  (required time - arrival time)
  Source:                 d2/PB_one_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/u1/count_reg[19]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.162ns  (logic 0.456ns (21.088%)  route 1.706ns (78.912%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.059ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.538     5.059    d2/clk_IBUF_BUFG
    SLICE_X47Y77         FDRE                                         r  d2/PB_one_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y77         FDRE (Prop_fdre_C_Q)         0.456     5.515 f  d2/PB_one_pulse_reg/Q
                         net (fo=123, routed)         1.706     7.221    B/u1/rst_2
    SLICE_X49Y83         FDCE                                         f  B/u1/count_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.434    14.775    B/u1/clk_IBUF_BUFG
    SLICE_X49Y83         FDCE                                         r  B/u1/count_reg[19]/C
                         clock pessimism              0.258    15.033    
                         clock uncertainty           -0.035    14.998    
    SLICE_X49Y83         FDCE (Recov_fdce_C_CLR)     -0.405    14.593    B/u1/count_reg[19]
  -------------------------------------------------------------------
                         required time                         14.593    
                         arrival time                          -7.221    
  -------------------------------------------------------------------
                         slack                                  7.371    

Slack (MET) :             7.371ns  (required time - arrival time)
  Source:                 d2/PB_one_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/u1/count_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.162ns  (logic 0.456ns (21.088%)  route 1.706ns (78.912%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.059ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.538     5.059    d2/clk_IBUF_BUFG
    SLICE_X47Y77         FDRE                                         r  d2/PB_one_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y77         FDRE (Prop_fdre_C_Q)         0.456     5.515 f  d2/PB_one_pulse_reg/Q
                         net (fo=123, routed)         1.706     7.221    B/u1/rst_2
    SLICE_X49Y83         FDCE                                         f  B/u1/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.434    14.775    B/u1/clk_IBUF_BUFG
    SLICE_X49Y83         FDCE                                         r  B/u1/count_reg[2]/C
                         clock pessimism              0.258    15.033    
                         clock uncertainty           -0.035    14.998    
    SLICE_X49Y83         FDCE (Recov_fdce_C_CLR)     -0.405    14.593    B/u1/count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.593    
                         arrival time                          -7.221    
  -------------------------------------------------------------------
                         slack                                  7.371    

Slack (MET) :             7.418ns  (required time - arrival time)
  Source:                 d2/PB_one_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/m1/pwm_0/count_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.198ns  (logic 0.456ns (20.747%)  route 1.742ns (79.253%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.059ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.538     5.059    d2/clk_IBUF_BUFG
    SLICE_X47Y77         FDRE                                         r  d2/PB_one_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y77         FDRE (Prop_fdre_C_Q)         0.456     5.515 f  d2/PB_one_pulse_reg/Q
                         net (fo=123, routed)         1.742     7.257    A/m1/pwm_0/rst_2
    SLICE_X54Y71         FDCE                                         f  A/m1/pwm_0/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.430    14.771    A/m1/pwm_0/clk_IBUF_BUFG
    SLICE_X54Y71         FDCE                                         r  A/m1/pwm_0/count_reg[0]/C
                         clock pessimism              0.258    15.029    
                         clock uncertainty           -0.035    14.994    
    SLICE_X54Y71         FDCE (Recov_fdce_C_CLR)     -0.319    14.675    A/m1/pwm_0/count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.675    
                         arrival time                          -7.257    
  -------------------------------------------------------------------
                         slack                                  7.418    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 d2/PB_one_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            t/state_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.141ns (28.595%)  route 0.352ns (71.405%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.552     1.435    d2/clk_IBUF_BUFG
    SLICE_X47Y77         FDRE                                         r  d2/PB_one_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y77         FDRE (Prop_fdre_C_Q)         0.141     1.576 f  d2/PB_one_pulse_reg/Q
                         net (fo=123, routed)         0.352     1.928    t/AR[0]
    SLICE_X32Y85         FDCE                                         f  t/state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.824     1.952    t/clk_IBUF_BUFG
    SLICE_X32Y85         FDCE                                         r  t/state_reg[1]/C
                         clock pessimism             -0.249     1.703    
    SLICE_X32Y85         FDCE (Remov_fdce_C_CLR)     -0.092     1.611    t/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 d2/PB_one_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            t/state_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.141ns (28.595%)  route 0.352ns (71.405%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.552     1.435    d2/clk_IBUF_BUFG
    SLICE_X47Y77         FDRE                                         r  d2/PB_one_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y77         FDRE (Prop_fdre_C_Q)         0.141     1.576 f  d2/PB_one_pulse_reg/Q
                         net (fo=123, routed)         0.352     1.928    t/AR[0]
    SLICE_X32Y85         FDCE                                         f  t/state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.824     1.952    t/clk_IBUF_BUFG
    SLICE_X32Y85         FDCE                                         r  t/state_reg[2]/C
                         clock pessimism             -0.249     1.703    
    SLICE_X32Y85         FDCE (Remov_fdce_C_CLR)     -0.092     1.611    t/state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.472ns  (arrival time - required time)
  Source:                 d2/PB_one_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/u1/count_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.669%)  route 0.278ns (66.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.552     1.435    d2/clk_IBUF_BUFG
    SLICE_X47Y77         FDRE                                         r  d2/PB_one_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y77         FDRE (Prop_fdre_C_Q)         0.141     1.576 f  d2/PB_one_pulse_reg/Q
                         net (fo=123, routed)         0.278     1.854    B/u1/rst_2
    SLICE_X49Y81         FDCE                                         f  B/u1/count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.824     1.952    B/u1/clk_IBUF_BUFG
    SLICE_X49Y81         FDCE                                         r  B/u1/count_reg[6]/C
                         clock pessimism             -0.478     1.474    
    SLICE_X49Y81         FDCE (Remov_fdce_C_CLR)     -0.092     1.382    B/u1/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.382    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.472    

Slack (MET) :             0.472ns  (arrival time - required time)
  Source:                 d2/PB_one_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/u1/count_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.669%)  route 0.278ns (66.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.552     1.435    d2/clk_IBUF_BUFG
    SLICE_X47Y77         FDRE                                         r  d2/PB_one_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y77         FDRE (Prop_fdre_C_Q)         0.141     1.576 f  d2/PB_one_pulse_reg/Q
                         net (fo=123, routed)         0.278     1.854    B/u1/rst_2
    SLICE_X49Y81         FDCE                                         f  B/u1/count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.824     1.952    B/u1/clk_IBUF_BUFG
    SLICE_X49Y81         FDCE                                         r  B/u1/count_reg[7]/C
                         clock pessimism             -0.478     1.474    
    SLICE_X49Y81         FDCE (Remov_fdce_C_CLR)     -0.092     1.382    B/u1/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.382    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.472    

Slack (MET) :             0.472ns  (arrival time - required time)
  Source:                 d2/PB_one_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/u1/count_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.669%)  route 0.278ns (66.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.552     1.435    d2/clk_IBUF_BUFG
    SLICE_X47Y77         FDRE                                         r  d2/PB_one_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y77         FDRE (Prop_fdre_C_Q)         0.141     1.576 f  d2/PB_one_pulse_reg/Q
                         net (fo=123, routed)         0.278     1.854    B/u1/rst_2
    SLICE_X49Y81         FDCE                                         f  B/u1/count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.824     1.952    B/u1/clk_IBUF_BUFG
    SLICE_X49Y81         FDCE                                         r  B/u1/count_reg[8]/C
                         clock pessimism             -0.478     1.474    
    SLICE_X49Y81         FDCE (Remov_fdce_C_CLR)     -0.092     1.382    B/u1/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.382    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.472    

Slack (MET) :             0.472ns  (arrival time - required time)
  Source:                 d2/PB_one_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/u1/count_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.669%)  route 0.278ns (66.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.552     1.435    d2/clk_IBUF_BUFG
    SLICE_X47Y77         FDRE                                         r  d2/PB_one_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y77         FDRE (Prop_fdre_C_Q)         0.141     1.576 f  d2/PB_one_pulse_reg/Q
                         net (fo=123, routed)         0.278     1.854    B/u1/rst_2
    SLICE_X49Y81         FDCE                                         f  B/u1/count_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.824     1.952    B/u1/clk_IBUF_BUFG
    SLICE_X49Y81         FDCE                                         r  B/u1/count_reg[9]/C
                         clock pessimism             -0.478     1.474    
    SLICE_X49Y81         FDCE (Remov_fdce_C_CLR)     -0.092     1.382    B/u1/count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.382    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.472    

Slack (MET) :             0.472ns  (arrival time - required time)
  Source:                 d2/PB_one_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/m0/pwm_0/count_reg[16]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.889%)  route 0.275ns (66.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.552     1.435    d2/clk_IBUF_BUFG
    SLICE_X47Y77         FDRE                                         r  d2/PB_one_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y77         FDRE (Prop_fdre_C_Q)         0.141     1.576 f  d2/PB_one_pulse_reg/Q
                         net (fo=123, routed)         0.275     1.851    A/m0/pwm_0/rst_2
    SLICE_X53Y77         FDCE                                         f  A/m0/pwm_0/count_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.821     1.949    A/m0/pwm_0/clk_IBUF_BUFG
    SLICE_X53Y77         FDCE                                         r  A/m0/pwm_0/count_reg[16]/C
                         clock pessimism             -0.478     1.471    
    SLICE_X53Y77         FDCE (Remov_fdce_C_CLR)     -0.092     1.379    A/m0/pwm_0/count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.379    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.472    

Slack (MET) :             0.472ns  (arrival time - required time)
  Source:                 d2/PB_one_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/m0/pwm_0/count_reg[17]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.889%)  route 0.275ns (66.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.552     1.435    d2/clk_IBUF_BUFG
    SLICE_X47Y77         FDRE                                         r  d2/PB_one_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y77         FDRE (Prop_fdre_C_Q)         0.141     1.576 f  d2/PB_one_pulse_reg/Q
                         net (fo=123, routed)         0.275     1.851    A/m0/pwm_0/rst_2
    SLICE_X53Y77         FDCE                                         f  A/m0/pwm_0/count_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.821     1.949    A/m0/pwm_0/clk_IBUF_BUFG
    SLICE_X53Y77         FDCE                                         r  A/m0/pwm_0/count_reg[17]/C
                         clock pessimism             -0.478     1.471    
    SLICE_X53Y77         FDCE (Remov_fdce_C_CLR)     -0.092     1.379    A/m0/pwm_0/count_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.379    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.472    

Slack (MET) :             0.472ns  (arrival time - required time)
  Source:                 d2/PB_one_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/m0/pwm_0/count_reg[18]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.889%)  route 0.275ns (66.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.552     1.435    d2/clk_IBUF_BUFG
    SLICE_X47Y77         FDRE                                         r  d2/PB_one_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y77         FDRE (Prop_fdre_C_Q)         0.141     1.576 f  d2/PB_one_pulse_reg/Q
                         net (fo=123, routed)         0.275     1.851    A/m0/pwm_0/rst_2
    SLICE_X53Y77         FDCE                                         f  A/m0/pwm_0/count_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.821     1.949    A/m0/pwm_0/clk_IBUF_BUFG
    SLICE_X53Y77         FDCE                                         r  A/m0/pwm_0/count_reg[18]/C
                         clock pessimism             -0.478     1.471    
    SLICE_X53Y77         FDCE (Remov_fdce_C_CLR)     -0.092     1.379    A/m0/pwm_0/count_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.379    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.472    

Slack (MET) :             0.472ns  (arrival time - required time)
  Source:                 d2/PB_one_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/m0/pwm_0/count_reg[19]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.889%)  route 0.275ns (66.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.552     1.435    d2/clk_IBUF_BUFG
    SLICE_X47Y77         FDRE                                         r  d2/PB_one_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y77         FDRE (Prop_fdre_C_Q)         0.141     1.576 f  d2/PB_one_pulse_reg/Q
                         net (fo=123, routed)         0.275     1.851    A/m0/pwm_0/rst_2
    SLICE_X53Y77         FDCE                                         f  A/m0/pwm_0/count_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.821     1.949    A/m0/pwm_0/clk_IBUF_BUFG
    SLICE_X53Y77         FDCE                                         r  A/m0/pwm_0/count_reg[19]/C
                         clock pessimism             -0.478     1.471    
    SLICE_X53Y77         FDCE (Remov_fdce_C_CLR)     -0.092     1.379    A/m0/pwm_0/count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.379    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.472    





