<stg><name>slt</name>


<trans_list>

<trans id="65" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="66" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="67" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="68" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="70" from="5" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="14" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2 %state_addr = getelementptr i256 %state, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="state_addr"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="256" op_0_bw="14">
<![CDATA[
:3 %state_load = load i14 %state_addr

]]></Node>
<StgValue><ssdm name="state_load"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="8" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="256" op_0_bw="14">
<![CDATA[
:3 %state_load = load i14 %state_addr

]]></Node>
<StgValue><ssdm name="state_load"/></StgValue>
</operation>

<operation id="9" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="256">
<![CDATA[
:4 %trunc_ln60 = trunc i256 %state_load

]]></Node>
<StgValue><ssdm name="trunc_ln60"/></StgValue>
</operation>

<operation id="10" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="14" op_0_bw="256">
<![CDATA[
:5 %trunc_ln60_1 = trunc i256 %state_load

]]></Node>
<StgValue><ssdm name="trunc_ln60_1"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6 %add_ln60 = add i32 %trunc_ln60, i32 4294967295

]]></Node>
<StgValue><ssdm name="add_ln60"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="256" op_0_bw="32">
<![CDATA[
:7 %zext_ln60 = zext i32 %add_ln60

]]></Node>
<StgValue><ssdm name="zext_ln60"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="256" op_3_bw="32" op_4_bw="0">
<![CDATA[
:8 %store_ln60 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr, i256 %zext_ln60, i32 15

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="14" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:9 %add_ln60_2 = add i14 %trunc_ln60_1, i14 16383

]]></Node>
<StgValue><ssdm name="add_ln60_2"/></StgValue>
</operation>

<operation id="15" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="19" op_0_bw="19" op_1_bw="14" op_2_bw="5">
<![CDATA[
:10 %shl_ln = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln60_2, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="16" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:11 %add_ln60_1 = add i19 %shl_ln, i19 64

]]></Node>
<StgValue><ssdm name="add_ln60_1"/></StgValue>
</operation>

<operation id="17" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="14" op_0_bw="14" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
:12 %lshr_ln60_3 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln60_1, i32 5, i32 18

]]></Node>
<StgValue><ssdm name="lshr_ln60_3"/></StgValue>
</operation>

<operation id="18" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="14">
<![CDATA[
:13 %zext_ln60_1 = zext i14 %lshr_ln60_3

]]></Node>
<StgValue><ssdm name="zext_ln60_1"/></StgValue>
</operation>

<operation id="19" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="14" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14 %state_addr_4 = getelementptr i256 %state, i64 0, i64 %zext_ln60_1

]]></Node>
<StgValue><ssdm name="state_addr_4"/></StgValue>
</operation>

<operation id="20" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="256" op_0_bw="14" op_1_bw="0">
<![CDATA[
:15 %state_load_4 = load i14 %state_addr_4

]]></Node>
<StgValue><ssdm name="state_load_4"/></StgValue>
</operation>

<operation id="21" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:20 %add_ln45 = add i14 %trunc_ln60_1, i14 16382

]]></Node>
<StgValue><ssdm name="add_ln45"/></StgValue>
</operation>

<operation id="22" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="19" op_0_bw="19" op_1_bw="14" op_2_bw="5">
<![CDATA[
:21 %shl_ln5 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln45, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln5"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:22 %y = add i19 %shl_ln5, i19 64

]]></Node>
<StgValue><ssdm name="y"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="14" op_0_bw="14" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
:24 %lshr_ln = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %y, i32 5, i32 18

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="14">
<![CDATA[
:25 %zext_ln193 = zext i14 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln193"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="14" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
:26 %state_addr_5 = getelementptr i256 %state, i64 0, i64 %zext_ln193

]]></Node>
<StgValue><ssdm name="state_addr_5"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="256" op_0_bw="14" op_1_bw="0">
<![CDATA[
:27 %state_load_5 = load i14 %state_addr_5

]]></Node>
<StgValue><ssdm name="state_load_5"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="28" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %state, void @empty_17, i32 0, i32 0, void @empty_18, i32 4294967295, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="29" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0" op_1_bw="256">
<![CDATA[
:1 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i256 %state

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="30" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="256" op_0_bw="14" op_1_bw="0">
<![CDATA[
:15 %state_load_4 = load i14 %state_addr_4

]]></Node>
<StgValue><ssdm name="state_load_4"/></StgValue>
</operation>

<operation id="31" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="256">
<![CDATA[
:16 %trunc_ln60_2 = trunc i256 %state_load_4

]]></Node>
<StgValue><ssdm name="trunc_ln60_2"/></StgValue>
</operation>

<operation id="32" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="64" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:17 %trunc_ln60_6 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_4, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="trunc_ln60_6"/></StgValue>
</operation>

<operation id="33" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="64" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:18 %trunc_ln60_7 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_4, i32 128, i32 191

]]></Node>
<StgValue><ssdm name="trunc_ln60_7"/></StgValue>
</operation>

<operation id="34" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="64" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:19 %trunc_ln60_8 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_4, i32 192, i32 255

]]></Node>
<StgValue><ssdm name="trunc_ln60_8"/></StgValue>
</operation>

<operation id="35" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
:23 %tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i256.i32, i256 %state_load_4, i32 63

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="36" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="256" op_0_bw="14" op_1_bw="0">
<![CDATA[
:27 %state_load_5 = load i14 %state_addr_5

]]></Node>
<StgValue><ssdm name="state_load_5"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="256">
<![CDATA[
:28 %trunc_ln193 = trunc i256 %state_load_5

]]></Node>
<StgValue><ssdm name="trunc_ln193"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:29 %xor_ln194 = xor i64 %trunc_ln193, i64 %trunc_ln60_2

]]></Node>
<StgValue><ssdm name="xor_ln194"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:30 %tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %xor_ln194, i32 63

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:31 %br_ln194 = br i1 %tmp_6, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.preheader, void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln194"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.preheader:0 %br_ln211 = br void %_ZN4intx4uintILj256EEC2Ev.exit.i.i

]]></Node>
<StgValue><ssdm name="br_ln211"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="42" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i:0 %i_4 = phi i3 %i, void %.split, i3 0, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.preheader

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="43" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i:1 %k = phi i1 %k_9, void %.split, i1 0, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.preheader

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="44" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i:2 %i = add i3 %i_4, i3 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="45" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i:3 %icmp_ln211 = icmp_eq  i3 %i_4, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln211"/></StgValue>
</operation>

<operation id="46" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i:4 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="47" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i:5 %br_ln211 = br i1 %icmp_ln211, void %.split, void %._crit_edge.loopexit

]]></Node>
<StgValue><ssdm name="br_ln211"/></StgValue>
</operation>

<operation id="48" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="2" op_0_bw="3">
<![CDATA[
.split:0 %trunc_ln50 = trunc i3 %i_4

]]></Node>
<StgValue><ssdm name="trunc_ln50"/></StgValue>
</operation>

<operation id="49" st_id="5" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
.split:1 %tmp = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %trunc_ln60_2, i64 %trunc_ln60_6, i64 %trunc_ln60_7, i64 %trunc_ln60_8, i2 %trunc_ln50

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="50" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="6">
<![CDATA[
.split:2 %shl_ln6 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %trunc_ln50, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln6"/></StgValue>
</operation>

<operation id="51" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="256" op_0_bw="8">
<![CDATA[
.split:3 %zext_ln213 = zext i8 %shl_ln6

]]></Node>
<StgValue><ssdm name="zext_ln213"/></StgValue>
</operation>

<operation id="52" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
.split:4 %lshr_ln213 = lshr i256 %state_load_5, i256 %zext_ln213

]]></Node>
<StgValue><ssdm name="lshr_ln213"/></StgValue>
</operation>

<operation id="53" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="256">
<![CDATA[
.split:5 %trunc_ln213 = trunc i256 %lshr_ln213

]]></Node>
<StgValue><ssdm name="trunc_ln213"/></StgValue>
</operation>

<operation id="54" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:6 %sub_ln213 = sub i64 %tmp, i64 %trunc_ln213

]]></Node>
<StgValue><ssdm name="sub_ln213"/></StgValue>
</operation>

<operation id="55" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:7 %k1 = icmp_ult  i64 %tmp, i64 %trunc_ln213

]]></Node>
<StgValue><ssdm name="k1"/></StgValue>
</operation>

<operation id="56" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="1">
<![CDATA[
.split:8 %zext_ln215 = zext i1 %k

]]></Node>
<StgValue><ssdm name="zext_ln215"/></StgValue>
</operation>

<operation id="57" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:9 %k2 = icmp_ult  i64 %sub_ln213, i64 %zext_ln215

]]></Node>
<StgValue><ssdm name="k2"/></StgValue>
</operation>

<operation id="58" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:10 %k_9 = or i1 %k1, i1 %k2

]]></Node>
<StgValue><ssdm name="k_9"/></StgValue>
</operation>

<operation id="59" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0">
<![CDATA[
.split:11 %br_ln0 = br void %_ZN4intx4uintILj256EEC2Ev.exit.i.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="60" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="icmp_ln211" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.loopexit:0 %br_ln0 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="61" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="1"/>
</and_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge:0 %cond = phi i1 %tmp_5, void, i1 %k, void %._crit_edge.loopexit

]]></Node>
<StgValue><ssdm name="cond"/></StgValue>
</operation>

<operation id="62" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="1"/>
</and_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="256" op_0_bw="1">
<![CDATA[
._crit_edge:1 %zext_ln194 = zext i1 %cond

]]></Node>
<StgValue><ssdm name="zext_ln194"/></StgValue>
</operation>

<operation id="63" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="1"/>
</and_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="256" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
._crit_edge:2 %store_ln194 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_5, i256 %zext_ln194, i32 4294967295

]]></Node>
<StgValue><ssdm name="store_ln194"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="1"/>
</and_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0">
<![CDATA[
._crit_edge:3 %ret_ln195 = ret

]]></Node>
<StgValue><ssdm name="ret_ln195"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
