// Seed: 1310360437
module module_0 (
    output tri0  id_0,
    input  tri   id_1,
    output tri0  id_2,
    input  uwire id_3,
    output tri0  id_4,
    input  wor   id_5,
    input  wand  id_6,
    output wire  id_7
    , id_9
);
  assign id_2 = id_1;
  final if (id_9) @(*);
  wire id_10, id_11, id_12;
  wire id_13;
  wire id_14;
  id_15(
      .id_0(1), .id_1(id_7), .id_2(id_11), .id_3(1)
  );
endmodule
module module_1 (
    input tri0 id_0,
    input uwire id_1,
    output wor id_2,
    input tri id_3,
    input tri id_4,
    input tri0 id_5,
    input uwire id_6,
    input wor id_7,
    input tri1 id_8,
    input supply0 id_9,
    input uwire id_10,
    output supply0 id_11,
    inout tri1 id_12
);
  assign id_12 = 1;
  module_0(
      id_11, id_5, id_2, id_5, id_11, id_12, id_7, id_12
  );
endmodule
