

================================================================
== Vivado HLS Report for 'ula_new_opUla'
================================================================
* Date:           Fri Dec  8 21:51:49 2017

* Version:        2017.3 (Build 2018833 on Wed Oct 04 20:30:40 MDT 2017)
* Project:        ula_simples_final
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a200tfbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      2.23|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    0|    0|    0|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|       8|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|      42|
|Register         |        -|      -|       -|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|       0|      50|
+-----------------+---------+-------+--------+--------+
|Available        |      730|    740|  269200|  129000|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|       0|   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------+----------+-------+---+----+------------+------------+
    | Variable Name | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------+----------+-------+---+----+------------+------------+
    |aux_fu_150_p2  |    xor   |      0|  0|   8|           1|           1|
    +---------------+----------+-------+---+----+------------+------------+
    |Total          |          |      0|  0|   8|           1|           1|
    +---------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_phi_mux_v_1_phi_fu_126_p14  |  15|          3|    1|          3|
    |ap_phi_mux_v_phi_fu_101_p14    |  27|          5|    1|          5|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          |  42|          8|    2|          8|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+---------+--------------+---------+
|    RTL Ports    | Dir | Bits| Protocol| Source Object|  C Type |
+-----------------+-----+-----+---------+--------------+---------+
|A                |  in |    1| ap_none |       A      | pointer |
|B                |  in |    1| ap_none |       B      | pointer |
|op               |  in |    2| ap_none |      op      | pointer |
|C                | out |    1|  ap_vld |       C      | pointer |
|C_ap_vld         | out |    1|  ap_vld |       C      | pointer |
|carryOut         | out |    1|  ap_vld |   carryOut   | pointer |
|carryOut_ap_vld  | out |    1|  ap_vld |   carryOut   | pointer |
+-----------------+-----+-----+---------+--------------+---------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 1
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

 <State 1> : 2.23ns
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %A), !map !78"
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %B), !map !82"
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %carryIn), !map !86"
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2* %op), !map !90"
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %C), !map !94"
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %carryOut), !map !98"
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([8 x i8]* @p_str, i32 0, [7 x i8]* @p_str1, [2 x i8]* @p_str2, i32 0, i32 0, i1* %A) nounwind" [ula.cpp:4]
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([8 x i8]* @p_str, i32 0, [7 x i8]* @p_str1, [2 x i8]* @p_str3, i32 0, i32 0, i1* %B) nounwind" [ula.cpp:5]
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([8 x i8]* @p_str, i32 0, [7 x i8]* @p_str1, [8 x i8]* @p_str4, i32 0, i32 0, i1* %carryIn) nounwind" [ula.cpp:6]
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([8 x i8]* @p_str, i32 0, [13 x i8]* @p_str5, [3 x i8]* @p_str6, i32 0, i32 0, i2* %op) nounwind" [ula.cpp:7]
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([8 x i8]* @p_str, i32 1, [7 x i8]* @p_str1, [2 x i8]* @p_str7, i32 0, i32 0, i1* %C) nounwind" [ula.cpp:8]
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([8 x i8]* @p_str, i32 1, [7 x i8]* @p_str1, [9 x i8]* @p_str8, i32 0, i32 0, i1* %carryOut) nounwind" [ula.cpp:9]
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProcessDef([8 x i8]* @p_str, i32 0, [6 x i8]* @p_str9) nounwind" [ula.cpp:10]
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str10)" [ula.cpp:10]
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 1) nounwind" [ula.cpp:10]
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%val_V = call i2 @_ssdm_op_Read.ap_auto.volatile.i2P(i2* %op)" [ula.cpp:7]
ST_1 : Operation 18 [1/1] (1.65ns)   --->   "switch i2 %val_V, label %._crit_edge [
    i2 1, label %1
    i2 -2, label %3
    i2 -1, label %5
  ]" [ula.cpp:7]
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_5 = call i1 @_ssdm_op_Read.ap_auto.volatile.i1P(i1* %A)" [ula.cpp:19]
ST_1 : Operation 20 [1/1] (1.65ns)   --->   "br i1 %tmp_5, label %._crit_edge, label %6" [ula.cpp:19]
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_8 = call i1 @_ssdm_op_Read.ap_auto.volatile.i1P(i1* %B)" [ula.cpp:19]
ST_1 : Operation 22 [1/1] (1.65ns)   --->   "br label %._crit_edge" [ula.cpp:19]
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_4 = call i1 @_ssdm_op_Read.ap_auto.volatile.i1P(i1* %A)" [ula.cpp:15]
ST_1 : Operation 24 [1/1] (1.65ns)   --->   "br i1 %tmp_4, label %4, label %._crit_edge" [ula.cpp:15]
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_7 = call i1 @_ssdm_op_Read.ap_auto.volatile.i1P(i1* %B)" [ula.cpp:15]
ST_1 : Operation 26 [1/1] (1.65ns)   --->   "br label %._crit_edge"
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_1 = call i1 @_ssdm_op_Read.ap_auto.volatile.i1P(i1* %A)" [ula.cpp:10]
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_2 = call i1 @_ssdm_op_Read.ap_auto.volatile.i1P(i1* %B)" [ula.cpp:10]
ST_1 : Operation 29 [1/1] (0.57ns)   --->   "%aux = xor i1 %tmp_1, %tmp_2" [ula.cpp:10]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_3 = call i1 @_ssdm_op_Read.ap_auto.volatile.i1P(i1* %A)" [ula.cpp:11]
ST_1 : Operation 31 [1/1] (1.65ns)   --->   "br i1 %tmp_3, label %2, label %._crit_edge" [ula.cpp:11]
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_6 = call i1 @_ssdm_op_Read.ap_auto.volatile.i1P(i1* %B)" [ula.cpp:11]
ST_1 : Operation 33 [1/1] (1.65ns)   --->   "br label %._crit_edge"
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%v = phi i1 [ %aux, %2 ], [ %tmp_7, %4 ], [ %tmp_8, %6 ], [ false, %0 ], [ %aux, %1 ], [ false, %3 ], [ true, %5 ]"
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%v_1 = phi i1 [ %tmp_6, %2 ], [ false, %4 ], [ false, %6 ], [ false, %0 ], [ false, %1 ], [ false, %3 ], [ false, %5 ]"
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.volatile.i1P(i1* %C, i1 %v)" [ula.cpp:28]
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.volatile.i1P(i1* %carryOut, i1 %v_1)" [ula.cpp:29]
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str10, i32 %tmp)" [ula.cpp:29]
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "ret void" [ula.cpp:29]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ B]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ carryIn]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ op]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ C]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ carryOut]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_2  (specbitsmap    ) [ 00]
StgValue_3  (specbitsmap    ) [ 00]
StgValue_4  (specbitsmap    ) [ 00]
StgValue_5  (specbitsmap    ) [ 00]
StgValue_6  (specbitsmap    ) [ 00]
StgValue_7  (specbitsmap    ) [ 00]
StgValue_8  (specport       ) [ 00]
StgValue_9  (specport       ) [ 00]
StgValue_10 (specport       ) [ 00]
StgValue_11 (specport       ) [ 00]
StgValue_12 (specport       ) [ 00]
StgValue_13 (specport       ) [ 00]
StgValue_14 (specprocessdef ) [ 00]
tmp         (specregionbegin) [ 00]
StgValue_16 (specprotocol   ) [ 00]
val_V       (read           ) [ 01]
StgValue_18 (switch         ) [ 00]
tmp_5       (read           ) [ 01]
StgValue_20 (br             ) [ 00]
tmp_8       (read           ) [ 00]
StgValue_22 (br             ) [ 00]
tmp_4       (read           ) [ 01]
StgValue_24 (br             ) [ 00]
tmp_7       (read           ) [ 00]
StgValue_26 (br             ) [ 00]
tmp_1       (read           ) [ 00]
tmp_2       (read           ) [ 00]
aux         (xor            ) [ 00]
tmp_3       (read           ) [ 01]
StgValue_31 (br             ) [ 00]
tmp_6       (read           ) [ 00]
StgValue_33 (br             ) [ 00]
v           (phi            ) [ 00]
v_1         (phi            ) [ 00]
StgValue_36 (write          ) [ 00]
StgValue_37 (write          ) [ 00]
empty       (specregionend  ) [ 00]
StgValue_39 (ret            ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="B">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="carryIn">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="carryIn"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="op">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="op"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="C">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="carryOut">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="carryOut"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPort"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProcessDef"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProtocol"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.volatile.i2P"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.volatile.i1P"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.volatile.i1P"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="val_V_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="2" slack="0"/>
<pin id="68" dir="0" index="1" bw="2" slack="0"/>
<pin id="69" dir="1" index="2" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="val_V/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="grp_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="0" index="1" bw="1" slack="0"/>
<pin id="75" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_5/1 tmp_4/1 tmp_1/1 tmp_3/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="grp_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="0" index="1" bw="1" slack="0"/>
<pin id="81" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_8/1 tmp_7/1 tmp_2/1 tmp_6/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="StgValue_36_write_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="0" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="0" index="2" bw="1" slack="0"/>
<pin id="88" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_36/1 "/>
</bind>
</comp>

<comp id="91" class="1004" name="StgValue_37_write_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="0" slack="0"/>
<pin id="93" dir="0" index="1" bw="1" slack="0"/>
<pin id="94" dir="0" index="2" bw="1" slack="0"/>
<pin id="95" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_37/1 "/>
</bind>
</comp>

<comp id="98" class="1005" name="v_reg_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="100" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="v (phireg) "/>
</bind>
</comp>

<comp id="101" class="1004" name="v_phi_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="1" slack="0"/>
<pin id="103" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="104" dir="0" index="2" bw="1" slack="0"/>
<pin id="105" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="106" dir="0" index="4" bw="1" slack="0"/>
<pin id="107" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="108" dir="0" index="6" bw="1" slack="0"/>
<pin id="109" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="110" dir="0" index="8" bw="1" slack="0"/>
<pin id="111" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="112" dir="0" index="10" bw="1" slack="0"/>
<pin id="113" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="114" dir="0" index="12" bw="1" slack="0"/>
<pin id="115" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="116" dir="1" index="14" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="v/1 "/>
</bind>
</comp>

<comp id="123" class="1005" name="v_1_reg_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="125" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="v_1 (phireg) "/>
</bind>
</comp>

<comp id="126" class="1004" name="v_1_phi_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="129" dir="0" index="2" bw="1" slack="0"/>
<pin id="130" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="131" dir="0" index="4" bw="1" slack="0"/>
<pin id="132" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="133" dir="0" index="6" bw="1" slack="0"/>
<pin id="134" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="135" dir="0" index="8" bw="1" slack="0"/>
<pin id="136" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="137" dir="0" index="10" bw="1" slack="0"/>
<pin id="138" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="139" dir="0" index="12" bw="1" slack="0"/>
<pin id="140" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="141" dir="1" index="14" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="v_1/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="aux_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="aux/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="70"><net_src comp="48" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="6" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="56" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="0" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="56" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="2" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="89"><net_src comp="62" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="8" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="96"><net_src comp="62" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="97"><net_src comp="10" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="117"><net_src comp="78" pin="2"/><net_sink comp="101" pin=2"/></net>

<net id="118"><net_src comp="78" pin="2"/><net_sink comp="101" pin=4"/></net>

<net id="119"><net_src comp="58" pin="0"/><net_sink comp="101" pin=6"/></net>

<net id="120"><net_src comp="58" pin="0"/><net_sink comp="101" pin=10"/></net>

<net id="121"><net_src comp="60" pin="0"/><net_sink comp="101" pin=12"/></net>

<net id="122"><net_src comp="101" pin="14"/><net_sink comp="84" pin=2"/></net>

<net id="142"><net_src comp="78" pin="2"/><net_sink comp="126" pin=0"/></net>

<net id="143"><net_src comp="58" pin="0"/><net_sink comp="126" pin=2"/></net>

<net id="144"><net_src comp="58" pin="0"/><net_sink comp="126" pin=4"/></net>

<net id="145"><net_src comp="58" pin="0"/><net_sink comp="126" pin=6"/></net>

<net id="146"><net_src comp="58" pin="0"/><net_sink comp="126" pin=8"/></net>

<net id="147"><net_src comp="58" pin="0"/><net_sink comp="126" pin=10"/></net>

<net id="148"><net_src comp="58" pin="0"/><net_sink comp="126" pin=12"/></net>

<net id="149"><net_src comp="126" pin="14"/><net_sink comp="91" pin=2"/></net>

<net id="154"><net_src comp="72" pin="2"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="78" pin="2"/><net_sink comp="150" pin=1"/></net>

<net id="156"><net_src comp="150" pin="2"/><net_sink comp="101" pin=0"/></net>

<net id="157"><net_src comp="150" pin="2"/><net_sink comp="101" pin=8"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: C | {1 }
	Port: carryOut | {1 }
 - Input state : 
	Port: ula_new::opUla : A | {1 }
	Port: ula_new::opUla : B | {1 }
	Port: ula_new::opUla : op | {1 }
  - Chain level:
	State 1
		v : 1
		v_1 : 1
		StgValue_36 : 2
		StgValue_37 : 2
		empty : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|    xor   |        aux_fu_150       |    0    |    8    |
|----------|-------------------------|---------|---------|
|          |     val_V_read_fu_66    |    0    |    0    |
|   read   |      grp_read_fu_72     |    0    |    0    |
|          |      grp_read_fu_78     |    0    |    0    |
|----------|-------------------------|---------|---------|
|   write  | StgValue_36_write_fu_84 |    0    |    0    |
|          | StgValue_37_write_fu_91 |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |    8    |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------+--------+
|           |   FF   |
+-----------+--------+
|v_1_reg_123|    1   |
|  v_reg_98 |    1   |
+-----------+--------+
|   Total   |    2   |
+-----------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |    8   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    2   |    -   |
+-----------+--------+--------+
|   Total   |    2   |    8   |
+-----------+--------+--------+
