# Direct Memory Access on AXI

This project is an attempt to create an SV based testbench around DMA AXI.

RTL source:
https://opencores.org/projects/dma_axi

Steps to compile:
```

```
