

================================================================
== Vitis HLS Report for 'channel_gen_Pipeline_VITIS_LOOP_128_6'
================================================================
* Date:           Wed Sep 14 20:24:12 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  20.00 ns|  4.496 ns|     5.40 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        6|        6|  0.120 us|  0.120 us|    6|    6|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_128_6  |        4|        4|         4|          1|          1|     2|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     1|       -|       -|    -|
|Expression       |        -|     -|       0|     185|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     4|       0|      44|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      54|    -|
|Register         |        -|     -|     120|      32|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     5|     120|     315|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+--------------------+---------+----+---+----+-----+
    |         Instance        |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +-------------------------+--------------------+---------+----+---+----+-----+
    |mul_22s_22s_37_1_1_U133  |mul_22s_22s_37_1_1  |        0|   2|  0|  22|    0|
    |mul_22s_22s_37_1_1_U134  |mul_22s_22s_37_1_1  |        0|   2|  0|  22|    0|
    +-------------------------+--------------------+---------+----+---+----+-----+
    |Total                    |                    |        0|   4|  0|  44|    0|
    +-------------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    +-----------------------------+------------------------+-----------+
    |           Instance          |         Module         | Expression|
    +-----------------------------+------------------------+-----------+
    |mul_mul_16s_22s_37_4_1_U135  |mul_mul_16s_22s_37_4_1  |    i0 * i1|
    +-----------------------------+------------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln870_fu_160_p2        |         +|   0|  0|   9|           2|           1|
    |ret_V_15_fu_276_p2         |         +|   0|  0|  44|          37|          37|
    |ret_V_fu_237_p2            |         +|   0|  0|  44|          37|          37|
    |icmp_ln1057_fu_154_p2      |      icmp|   0|  0|   8|           2|           3|
    |grp_fu_310_p00             |    select|   0|  0|  15|           1|          15|
    |select_ln1171_1_fu_210_p3  |    select|   0|  0|  21|           1|          22|
    |select_ln1171_2_fu_253_p3  |    select|   0|  0|  21|           1|          22|
    |select_ln1171_fu_178_p3    |    select|   0|  0|  21|           1|          22|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 185|          83|         161|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_V_15  |   9|          2|    2|          4|
    |i_V_fu_70                |   9|          2|    2|          4|
    |lhs_V_10_fu_66           |   9|          2|   22|         44|
    |lhs_V_8_fu_62            |   9|          2|   22|         44|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|   50|        100|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |i_V_fu_70                          |   2|   0|    2|          0|
    |icmp_ln1057_reg_360                |   1|   0|    1|          0|
    |icmp_ln1057_reg_360_pp0_iter1_reg  |   1|   0|    1|          0|
    |lhs_V_10_fu_66                     |  22|   0|   22|          0|
    |lhs_V_8_fu_62                      |  22|   0|   22|          0|
    |trunc_ln1169_reg_364               |   1|   0|    1|          0|
    |trunc_ln1169_reg_364               |  64|  32|    1|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 120|  32|   57|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+---------------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |             Source Object             |    C Type    |
+---------------------------+-----+-----+------------+---------------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  channel_gen_Pipeline_VITIS_LOOP_128_6|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  channel_gen_Pipeline_VITIS_LOOP_128_6|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  channel_gen_Pipeline_VITIS_LOOP_128_6|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  channel_gen_Pipeline_VITIS_LOOP_128_6|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  channel_gen_Pipeline_VITIS_LOOP_128_6|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  channel_gen_Pipeline_VITIS_LOOP_128_6|  return value|
|conv_i_i_i131_le3933       |   in|   22|     ap_none|                   conv_i_i_i131_le3933|        scalar|
|conv_i_i_i205_le3926       |   in|   22|     ap_none|                   conv_i_i_i205_le3926|        scalar|
|n_2taps_V_1_5              |   in|   22|     ap_none|                          n_2taps_V_1_5|        scalar|
|n_2taps_V_0_5              |   in|   22|     ap_none|                          n_2taps_V_0_5|        scalar|
|x_real_2taps_V_1_2_reload  |   in|   22|     ap_none|              x_real_2taps_V_1_2_reload|        scalar|
|p_Result_15                |   in|   22|     ap_none|                            p_Result_15|        scalar|
|x_imag_2taps_V_1_2_reload  |   in|   22|     ap_none|              x_imag_2taps_V_1_2_reload|        scalar|
|p_Result_16                |   in|   22|     ap_none|                            p_Result_16|        scalar|
|lhs_V_10_out               |  out|   22|      ap_vld|                           lhs_V_10_out|       pointer|
|lhs_V_10_out_ap_vld        |  out|    1|      ap_vld|                           lhs_V_10_out|       pointer|
|lhs_V_8_out                |  out|   22|      ap_vld|                            lhs_V_8_out|       pointer|
|lhs_V_8_out_ap_vld         |  out|    1|      ap_vld|                            lhs_V_8_out|       pointer|
+---------------------------+-----+-----+------------+---------------------------------------+--------------+

