// Seed: 4144845261
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  assign module_2.id_5 = 0;
  logic id_3;
  ;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    output tri id_0,
    output tri0 id_1,
    output uwire id_2,
    output wor id_3,
    output supply1 id_4
);
  logic id_6;
  ;
  module_0 modCall_1 (
      id_6,
      id_6
  );
endmodule
module module_2 (
    input wor id_0,
    output wire id_1,
    input tri id_2,
    output wor id_3,
    input supply1 id_4,
    input wor id_5,
    output uwire id_6,
    input wor id_7,
    input wor id_8,
    input wor id_9,
    input tri1 id_10
);
  logic id_12 = 1;
  module_0 modCall_1 (
      id_12,
      id_12
  );
endmodule
