

================================================================
== Vivado HLS Report for 'Softmax_layer'
================================================================
* Date:           Thu Aug 31 07:23:39 2023

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        out.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 9.578 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1056|     1056| 10.560 us | 10.560 us |  1056|  1056|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1             |       12|       12|         1|          -|          -|    12|    no    |
        |- l_exp_sum_i3_l_j2  |      874|      874|        17|          6|          1|   144|    yes   |
        |- l_update_i4_l_j3   |      165|      165|        23|          1|          1|   144|    yes   |
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    799|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      9|    1343|   2446|    -|
|Memory           |        0|      -|      64|      6|    0|
|Multiplexer      |        -|      -|       -|    242|    -|
|Register         |        0|      -|     609|    128|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      9|    2016|   3621|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      4|       1|      6|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+-------+-----+-----+-----+
    |          Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +---------------------------+----------------------+---------+-------+-----+-----+-----+
    |Bert_layer_fadd_3g8j_U180  |Bert_layer_fadd_3g8j  |        0|      2|  205|  390|    0|
    |Bert_layer_fdiv_3hbi_U181  |Bert_layer_fdiv_3hbi  |        0|      0|  761|  994|    0|
    |Bert_layer_fexp_3jbC_U183  |Bert_layer_fexp_3jbC  |        0|      7|  277|  924|    0|
    |Bert_layer_fpext_ibs_U182  |Bert_layer_fpext_ibs  |        0|      0|  100|  138|    0|
    +---------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                      |                      |        0|      9| 1343| 2446|    0|
    +---------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +--------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |    Memory    |        Module        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |inp_sumRow_U  |Softmax_layer_inpfYi  |        0|  64|   6|    0|    12|   32|     1|          384|
    +--------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total         |                      |        0|  64|   6|    0|    12|   32|     1|          384|
    +--------------+----------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+-----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+-----+------------+------------+
    |add_ln115_fu_290_p2       |     +    |      0|  0|   15|           8|           1|
    |add_ln118_fu_355_p2       |     +    |      0|  0|    8|           9|           9|
    |add_ln127_fu_381_p2       |     +    |      0|  0|   15|           8|           1|
    |add_ln130_fu_452_p2       |     +    |      0|  0|    8|           9|           9|
    |add_ln581_fu_545_p2       |     +    |      0|  0|   12|           6|          12|
    |i3_fu_296_p2              |     +    |      0|  0|   13|           4|           1|
    |i4_fu_387_p2              |     +    |      0|  0|   13|           1|           4|
    |j2_fu_366_p2              |     +    |      0|  0|   13|           4|           1|
    |j3_fu_415_p2              |     +    |      0|  0|   13|           1|           4|
    |v52_fu_273_p2             |     +    |      0|  0|   13|           4|           1|
    |F2_fu_533_p2              |     -    |      0|  0|   12|          11|          12|
    |man_V_1_fu_513_p2         |     -    |      0|  0|   61|           1|          54|
    |sub_ln118_fu_346_p2       |     -    |      0|  0|    8|           9|           9|
    |sub_ln130_fu_443_p2       |     -    |      0|  0|    8|           9|           9|
    |sub_ln581_fu_551_p2       |     -    |      0|  0|   12|           5|          12|
    |and_ln581_fu_649_p2       |    and   |      0|  0|    2|           1|           1|
    |and_ln582_fu_634_p2       |    and   |      0|  0|    2|           1|           1|
    |and_ln585_1_fu_666_p2     |    and   |      0|  0|    2|           1|           1|
    |and_ln585_fu_660_p2       |    and   |      0|  0|    2|           1|           1|
    |and_ln603_fu_683_p2       |    and   |      0|  0|    2|           1|           1|
    |ashr_ln586_fu_592_p2      |   ashr   |      0|  0|  162|          54|          54|
    |icmp_ln112_fu_267_p2      |   icmp   |      0|  0|    9|           4|           4|
    |icmp_ln115_fu_284_p2      |   icmp   |      0|  0|   11|           8|           8|
    |icmp_ln116_fu_302_p2      |   icmp   |      0|  0|    9|           4|           4|
    |icmp_ln127_fu_375_p2      |   icmp   |      0|  0|   11|           8|           8|
    |icmp_ln128_fu_393_p2      |   icmp   |      0|  0|    9|           4|           4|
    |icmp_ln571_fu_527_p2      |   icmp   |      0|  0|   29|          63|           1|
    |icmp_ln581_fu_539_p2      |   icmp   |      0|  0|   13|          12|           5|
    |icmp_ln582_fu_565_p2      |   icmp   |      0|  0|   13|          12|           5|
    |icmp_ln585_fu_578_p2      |   icmp   |      0|  0|   13|          12|           6|
    |icmp_ln603_fu_583_p2      |   icmp   |      0|  0|   13|          12|           5|
    |or_ln581_fu_672_p2        |    or    |      0|  0|    2|           1|           1|
    |or_ln582_fu_639_p2        |    or    |      0|  0|    2|           1|           1|
    |or_ln603_1_fu_710_p2      |    or    |      0|  0|    2|           1|           1|
    |or_ln603_2_fu_724_p2      |    or    |      0|  0|    2|           1|           1|
    |or_ln603_fu_697_p2        |    or    |      0|  0|    2|           1|           1|
    |man_V_2_fu_519_p3         |  select  |      0|  0|   54|           1|          54|
    |select_ln118_1_fu_316_p3  |  select  |      0|  0|    4|           1|           4|
    |select_ln118_fu_308_p3    |  select  |      0|  0|    4|           1|           1|
    |select_ln130_2_fu_407_p3  |  select  |      0|  0|    4|           1|           4|
    |select_ln130_fu_399_p3    |  select  |      0|  0|    4|           1|           1|
    |select_ln588_fu_612_p3    |  select  |      0|  0|    2|           1|           2|
    |select_ln603_1_fu_703_p3  |  select  |      0|  0|   24|           1|          24|
    |select_ln603_2_fu_716_p3  |  select  |      0|  0|   24|           1|          24|
    |select_ln603_fu_689_p3    |  select  |      0|  0|   24|           1|          24|
    |sh_amt_fu_557_p3          |  select  |      0|  0|   12|           1|          12|
    |v65_V_fu_730_p3           |  select  |      0|  0|   24|           1|          24|
    |shl_ln604_fu_624_p2       |    shl   |      0|  0|   69|          24|          24|
    |ap_enable_pp0             |    xor   |      0|  0|    2|           1|           2|
    |ap_enable_pp1             |    xor   |      0|  0|    2|           1|           2|
    |ap_enable_reg_pp1_iter1   |    xor   |      0|  0|    2|           2|           1|
    |xor_ln571_fu_629_p2       |    xor   |      0|  0|    2|           1|           2|
    |xor_ln581_fu_677_p2       |    xor   |      0|  0|    2|           1|           2|
    |xor_ln582_fu_643_p2       |    xor   |      0|  0|    2|           1|           2|
    |xor_ln585_fu_654_p2       |    xor   |      0|  0|    2|           1|           2|
    +--------------------------+----------+-------+---+-----+------------+------------+
    |Total                     |          |      0|  0|  799|         335|         464|
    +--------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                |  53|         12|    1|         12|
    |ap_enable_reg_pp0_iter2                  |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1                  |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter22                 |   9|          2|    1|          2|
    |ap_phi_mux_i3_0_phi_fu_185_p4            |   9|          2|    4|          8|
    |ap_phi_mux_i4_0_phi_fu_218_p4            |   9|          2|    4|          8|
    |ap_phi_mux_indvar_flatten_phi_fu_174_p4  |   9|          2|    8|         16|
    |ap_phi_mux_j2_0_phi_fu_196_p4            |   9|          2|    4|          8|
    |i3_0_reg_181                             |   9|          2|    4|          8|
    |i4_0_reg_214                             |   9|          2|    4|          8|
    |indvar_flatten14_reg_203                 |   9|          2|    8|         16|
    |indvar_flatten_reg_170                   |   9|          2|    8|         16|
    |inp_sumRow_address0                      |  27|          5|    4|         20|
    |inp_sumRow_d0                            |  15|          3|   32|         96|
    |j2_0_reg_192                             |   9|          2|    4|          8|
    |j3_0_reg_225                             |   9|          2|    4|          8|
    |v49_address0                             |  21|          4|    8|         32|
    |v52_0_reg_159                            |   9|          2|    4|          8|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 242|         52|  104|        278|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+----+----+-----+-----------+
    |                 Name                 | FF | LUT| Bits| Const Bits|
    +--------------------------------------+----+----+-----+-----------+
    |add_ln115_reg_751                     |   8|   0|    8|          0|
    |ap_CS_fsm                             |  11|   0|   11|          0|
    |ap_enable_reg_pp0_iter0               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2               |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0               |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1               |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter10              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter11              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter12              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter13              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter14              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter15              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter16              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter17              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter18              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter19              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2               |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter20              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter21              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter22              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3               |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter4               |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter5               |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter6               |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter7               |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter8               |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter9               |   1|   0|    1|          0|
    |i3_0_reg_181                          |   4|   0|    4|          0|
    |i4_0_reg_214                          |   4|   0|    4|          0|
    |icmp_ln115_reg_747                    |   1|   0|    1|          0|
    |icmp_ln127_reg_791                    |   1|   0|    1|          0|
    |icmp_ln571_reg_844                    |   1|   0|    1|          0|
    |icmp_ln581_reg_850                    |   1|   0|    1|          0|
    |icmp_ln582_reg_863                    |   1|   0|    1|          0|
    |indvar_flatten14_reg_203              |   8|   0|    8|          0|
    |indvar_flatten_reg_170                |   8|   0|    8|          0|
    |inp_sumRow_addr_1_reg_786             |   4|   0|    4|          0|
    |j2_0_reg_192                          |   4|   0|    4|          0|
    |j2_reg_775                            |   4|   0|    4|          0|
    |j3_0_reg_225                          |   4|   0|    4|          0|
    |man_V_2_reg_839                       |  54|   0|   54|          0|
    |reg_255                               |  32|   0|   32|          0|
    |select_ln118_1_reg_762                |   4|   0|    4|          0|
    |select_ln118_1_reg_762_pp0_iter1_reg  |   4|   0|    4|          0|
    |select_ln118_reg_756                  |   4|   0|    4|          0|
    |select_ln130_2_reg_805                |   4|   0|    4|          0|
    |select_ln130_2_reg_805_pp1_iter1_reg  |   4|   0|    4|          0|
    |select_ln130_reg_800                  |   4|   0|    4|          0|
    |sh_amt_reg_856                        |  12|   0|   12|          0|
    |trunc_ln583_reg_869                   |  24|   0|   24|          0|
    |v49_addr_reg_770                      |   8|   0|    8|          0|
    |v49_addr_reg_770_pp0_iter1_reg        |   8|   0|    8|          0|
    |v52_0_reg_159                         |   4|   0|    4|          0|
    |v56_reg_780                           |  32|   0|   32|          0|
    |v64_reg_833                           |  32|   0|   32|          0|
    |v65_V_reg_875                         |  24|   0|   24|          0|
    |zext_ln130_4_reg_818                  |   9|   0|   64|         55|
    |icmp_ln115_reg_747                    |  64|  32|    1|          0|
    |icmp_ln127_reg_791                    |  64|  32|    1|          0|
    |v64_reg_833                           |  64|  32|   32|          0|
    |zext_ln130_4_reg_818                  |  64|  32|   64|         55|
    +--------------------------------------+----+----+-----+-----------+
    |Total                                 | 609| 128|  506|        110|
    +--------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+---------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object |    C Type    |
+----------------+-----+-----+------------+---------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs | Softmax_layer | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | Softmax_layer | return value |
|ap_start        |  in |    1| ap_ctrl_hs | Softmax_layer | return value |
|ap_done         | out |    1| ap_ctrl_hs | Softmax_layer | return value |
|ap_idle         | out |    1| ap_ctrl_hs | Softmax_layer | return value |
|ap_ready        | out |    1| ap_ctrl_hs | Softmax_layer | return value |
|v49_address0    | out |    8|  ap_memory |      v49      |     array    |
|v49_ce0         | out |    1|  ap_memory |      v49      |     array    |
|v49_we0         | out |    1|  ap_memory |      v49      |     array    |
|v49_d0          | out |   32|  ap_memory |      v49      |     array    |
|v49_q0          |  in |   32|  ap_memory |      v49      |     array    |
|v50_V_address0  | out |    8|  ap_memory |     v50_V     |     array    |
|v50_V_ce0       | out |    1|  ap_memory |     v50_V     |     array    |
|v50_V_we0       | out |    1|  ap_memory |     v50_V     |     array    |
|v50_V_d0        | out |   24|  ap_memory |     v50_V     |     array    |
+----------------+-----+-----+------------+---------------+--------------+

