{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1671712730055 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1671712730056 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 22 15:38:49 2022 " "Processing started: Thu Dec 22 15:38:49 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1671712730056 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671712730056 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SIFO_Lab_5 -c SIFO_Lab_5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off SIFO_Lab_5 -c SIFO_Lab_5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671712730056 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1671712730198 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "master.v(37) " "Verilog HDL warning at master.v(37): extended using \"x\" or \"z\"" {  } { { "src/src_logic/master.v" "" { Text "/home/dimuki_ken/Quartus/Projects/SIFO_Lab_5/src/src_logic/master.v" 37 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1671712738133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/src_logic/all_blocks.v 4 4 " "Found 4 design units, including 4 entities, in source file src/src_logic/all_blocks.v" { { "Info" "ISGN_ENTITY_NAME" "1 arbiter " "Found entity 1: arbiter" {  } { { "src/src_logic/arbiter.v" "" { Text "/home/dimuki_ken/Quartus/Projects/SIFO_Lab_5/src/src_logic/arbiter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671712738136 ""} { "Info" "ISGN_ENTITY_NAME" "2 slave " "Found entity 2: slave" {  } { { "src/src_logic/slave.v" "" { Text "/home/dimuki_ken/Quartus/Projects/SIFO_Lab_5/src/src_logic/slave.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671712738136 ""} { "Info" "ISGN_ENTITY_NAME" "3 master " "Found entity 3: master" {  } { { "src/src_logic/master.v" "" { Text "/home/dimuki_ken/Quartus/Projects/SIFO_Lab_5/src/src_logic/master.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671712738136 ""} { "Info" "ISGN_ENTITY_NAME" "4 all_blocks " "Found entity 4: all_blocks" {  } { { "src/src_logic/all_blocks.v" "" { Text "/home/dimuki_ken/Quartus/Projects/SIFO_Lab_5/src/src_logic/all_blocks.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671712738136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671712738136 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "all_blocks " "Elaborating entity \"all_blocks\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1671712738170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "master master:master_4 " "Elaborating entity \"master\" for hierarchy \"master:master_4\"" {  } { { "src/src_logic/all_blocks.v" "master_4" { Text "/home/dimuki_ken/Quartus/Projects/SIFO_Lab_5/src/src_logic/all_blocks.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671712738177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "master master:master_3 " "Elaborating entity \"master\" for hierarchy \"master:master_3\"" {  } { { "src/src_logic/all_blocks.v" "master_3" { Text "/home/dimuki_ken/Quartus/Projects/SIFO_Lab_5/src/src_logic/all_blocks.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671712738182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "master master:master_2 " "Elaborating entity \"master\" for hierarchy \"master:master_2\"" {  } { { "src/src_logic/all_blocks.v" "master_2" { Text "/home/dimuki_ken/Quartus/Projects/SIFO_Lab_5/src/src_logic/all_blocks.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671712738186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "master master:master_1 " "Elaborating entity \"master\" for hierarchy \"master:master_1\"" {  } { { "src/src_logic/all_blocks.v" "master_1" { Text "/home/dimuki_ken/Quartus/Projects/SIFO_Lab_5/src/src_logic/all_blocks.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671712738191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arbiter arbiter:arbiter " "Elaborating entity \"arbiter\" for hierarchy \"arbiter:arbiter\"" {  } { { "src/src_logic/all_blocks.v" "arbiter" { Text "/home/dimuki_ken/Quartus/Projects/SIFO_Lab_5/src/src_logic/all_blocks.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671712738195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slave slave:slave_generate\[0\].slave_ " "Elaborating entity \"slave\" for hierarchy \"slave:slave_generate\[0\].slave_\"" {  } { { "src/src_logic/all_blocks.v" "slave_generate\[0\].slave_" { Text "/home/dimuki_ken/Quartus/Projects/SIFO_Lab_5/src/src_logic/all_blocks.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671712738199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slave slave:slave_generate\[1\].slave_ " "Elaborating entity \"slave\" for hierarchy \"slave:slave_generate\[1\].slave_\"" {  } { { "src/src_logic/all_blocks.v" "slave_generate\[1\].slave_" { Text "/home/dimuki_ken/Quartus/Projects/SIFO_Lab_5/src/src_logic/all_blocks.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671712738201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slave slave:slave_generate\[2\].slave_ " "Elaborating entity \"slave\" for hierarchy \"slave:slave_generate\[2\].slave_\"" {  } { { "src/src_logic/all_blocks.v" "slave_generate\[2\].slave_" { Text "/home/dimuki_ken/Quartus/Projects/SIFO_Lab_5/src/src_logic/all_blocks.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671712738204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slave slave:slave_generate\[3\].slave_ " "Elaborating entity \"slave\" for hierarchy \"slave:slave_generate\[3\].slave_\"" {  } { { "src/src_logic/all_blocks.v" "slave_generate\[3\].slave_" { Text "/home/dimuki_ken/Quartus/Projects/SIFO_Lab_5/src/src_logic/all_blocks.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671712738207 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "30 " "30 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1671712738459 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "src/src_logic/all_blocks.v" "" { Text "/home/dimuki_ken/Quartus/Projects/SIFO_Lab_5/src/src_logic/all_blocks.v" 7 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1671712738462 "|all_blocks|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1671712738462 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1 " "Implemented 1 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1671712738463 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1671712738463 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1671712738463 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/dimuki_ken/Quartus/Projects/SIFO_Lab_5/output_files/SIFO_Lab_5.map.smsg " "Generated suppressed messages file /home/dimuki_ken/Quartus/Projects/SIFO_Lab_5/output_files/SIFO_Lab_5.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671712738485 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "347 " "Peak virtual memory: 347 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1671712738492 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 22 15:38:58 2022 " "Processing ended: Thu Dec 22 15:38:58 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1671712738492 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1671712738492 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1671712738492 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1671712738492 ""}
