regmap	,	V_41
CPU_AHB_24_13	,	V_50
TIMER_1_CR_ENABLE	,	V_11
"(1/1)\n"	,	L_10
TIMER_1_CR_INT	,	V_12
REG_TO_AHB_SPEED	,	F_26
HZ	,	V_20
DIV_ROUND_CLOSEST	,	F_7
CPU_AHB_3_2	,	V_49
val	,	V_44
period	,	V_18
clk	,	V_40
TIMER_CR	,	V_10
regmap_read	,	F_25
tick_rate	,	V_19
IRQ_HANDLED	,	V_25
cpumask_of	,	F_16
pr_err	,	F_11
syscon_regmap_lookup_by_phandle	,	F_24
ENODEV	,	V_45
setup_irq	,	F_15
of_clk_get_by_name	,	F_19
"PCLK"	,	L_4
"Can't get regmap for syscon handle\n"	,	L_7
device_node	,	V_26
TIMER3_MATCH2	,	V_35
TIMER3_MATCH1	,	V_34
TIMER_INT_ALL_MASK	,	V_30
clocksource_mmio_readl_up	,	V_36
"Can't parse IRQ"	,	L_2
TIMER_1_INT_MATCH1	,	V_17
TIMER_1_INT_MATCH2	,	V_16
map	,	V_42
clocksource_mmio_init	,	F_13
cpumask	,	V_39
CPU_AHB_2_1	,	V_51
ETIME	,	V_9
TIMER1_LOAD	,	V_13
pr_info	,	F_27
clock_event_device	,	V_4
irq	,	V_21
fttmr010_clockevent	,	V_23
cr	,	V_6
fttmr010_timer_set_periodic	,	F_6
EINVAL	,	V_29
clockevents_config_and_register	,	F_17
"Bus: %dMHz "	,	L_9
__init	,	T_5
of_iomap	,	F_10
"Can't remap registers"	,	L_1
"(3/2)\n"	,	L_11
sched_clock_register	,	F_14
TIMER_1_INT_OVERFLOW	,	V_15
cycles	,	V_3
CPU_AHB_RATIO_MASK	,	V_47
TIMER_INTR_STATE	,	V_31
"fttmr010_clocksource"	,	L_3
fttmr010_timer_irq	,	V_38
u32	,	T_3
fttmr010_timer_common_init	,	F_9
"syscon"	,	L_6
fttmr010_timer_interrupt	,	F_8
CPU_AHB_1_1	,	V_48
event_handler	,	V_24
ret	,	V_43
"(2/1)\n"	,	L_13
"(24/13)\n"	,	L_12
fttmr010_read_sched_clock	,	F_1
fttmr010_timer_set_next_event	,	F_3
PTR_ERR	,	F_21
TIMER_INTR_MASK	,	V_14
GLOBAL_STATUS	,	V_46
clk_get_rate	,	F_22
TIMER1_COUNT	,	V_7
TIMER3_LOAD	,	V_33
"Can't read syscon status register\n"	,	L_8
irq_of_parse_and_map	,	F_12
TIMER_DEFAULT_FLAGS	,	V_32
np	,	V_27
ENXIO	,	V_28
notrace	,	T_2
TIMER1_MATCH1	,	V_8
evt	,	V_5
readl	,	F_2
TIMER3_COUNT	,	V_2
pr_cont	,	F_28
writel	,	F_4
irqreturn_t	,	T_4
"could not get PCLK"	,	L_5
dev_id	,	V_22
TIMER1_MATCH2	,	V_37
fttmr010_timer_of_init	,	F_18
gemini_timer_of_init	,	F_23
u64	,	T_1
fttmr010_timer_shutdown	,	F_5
base	,	V_1
IS_ERR	,	F_20
