Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Mon Nov  6 20:47:58 2023
| Host         : 400p1l1760g0508 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xck26
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   944 |
|    Minimum number of control sets                        |   944 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1021 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   944 |
| >= 0 to < 4        |   148 |
| >= 4 to < 6        |   108 |
| >= 6 to < 8        |    27 |
| >= 8 to < 10       |    79 |
| >= 10 to < 12      |    27 |
| >= 12 to < 14      |    64 |
| >= 14 to < 16      |   130 |
| >= 16              |   361 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             455 |          230 |
| No           | No                    | Yes                    |             132 |           36 |
| No           | Yes                   | No                     |            1051 |          486 |
| Yes          | No                    | No                     |           11473 |         2096 |
| Yes          | No                    | Yes                    |              60 |            9 |
| Yes          | Yes                   | No                     |            7916 |         1412 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                Clock Signal                |                                                                                                                                     Enable Signal                                                                                                                                     |                                                                                                          Set/Reset Signal                                                                                                         | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_1/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/pop                                                                                                                                                                                                          | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_write/wreq_burst_conv/rs_req/E[0]                                                                                                                                                                                                        |                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_2/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                          |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_2/inst/s00_nodes/s00_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                        |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/mi_handler_m_sc_areset                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/gen_pipelined.state_reg[2]                                                                                                               | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/bus_read/rreq_burst_conv/push                                                                                                                                                                                                                |                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_3/inst/s00_nodes/s00_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                        |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_3/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/mi_handler_m_sc_areset                                                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_2/inst/s00_nodes/s00_ar_node/inst/mi_handler_m_sc_areset                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_write/fifo_resp/U_fifo_srl/pop                                                                                                                                                                                                           | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/weights_m_axi_U/bus_read/rreq_burst_conv/push                                                                                                                                                                                                                 |                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_2/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/mi_handler_m_sc_areset                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_2/inst/s00_nodes/s00_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                        |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/state                                                                                                                                      | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                  |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_3/inst/s00_nodes/s00_ar_node/inst/mi_handler_m_sc_areset                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_3/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_2/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/full_n_reg[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_2/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/mi_handler_m_sc_areset                                                                                                                                                        |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_2/inst/s00_nodes/s00_aw_node/inst/mi_handler_m_sc_areset                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/weights_m_axi_U/bus_read/fifo_burst/U_fifo_srl/pop                                                                                                                                                                                                            | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_3/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/state                                                                                                                                    | design_1_i/axi_smc_3/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_2/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                        |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_2/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                      |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_1/inst/s00_nodes/s00_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                        |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                      |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_2/inst/s00_nodes/s00_w_node/inst/mi_handler_m_sc_areset                                                                                                                                                        |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/biases_m_axi_U/bus_read/fifo_burst/U_fifo_srl/pop                                                                                                                                                                                                             | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                    |                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/pop                                                                                                                                                                                                          | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/full_n_reg[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_read/fifo_burst/U_fifo_srl/pop                                                                                                                                                                                                           | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/bus_write/wreq_burst_conv/rs_req/E[0]                                                                                                                                                                                                        |                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/gen_pipelined.state_reg[2]                                                                                                               | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_read/rreq_burst_conv/push                                                                                                                                                                                                                |                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/bus_read/fifo_burst/U_fifo_srl/pop                                                                                                                                                                                                           | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/bus_write/fifo_resp/U_fifo_srl/pop                                                                                                                                                                                                           | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/biases_m_axi_U/bus_read/rreq_burst_conv/push                                                                                                                                                                                                                  |                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_3/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                  |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                 |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                      |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                 |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                     |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                     |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                        | design_1_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                      |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_436/ap_NS_fsm116_out                                                                                                                                                                                                                             | design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                      |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/first_xfer                                                                                                                                                               |                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                                                |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_ce0                                                                                                                                      |                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/pop                                                                                                                                                                                            | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                       |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                    |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_ce0                                                                                                                                      |                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_328/grp_load_input_buffer_c2_fu_395/grp_load_input_buffer_c2_Pipeline_BH_fu_120/bh_fu_1861                                                                                                                                                       |                                                                                                                                                                                                                                   |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                     |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                         |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                 |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                      |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                     |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_2/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/weights_m_axi_U/bus_read/rreq_burst_conv/rs_req/E[0]                                                                                                                                                                                                          | design_1_i/srcnn_0/inst/weights_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.loop_cnt[1]_i_1__0_n_0                                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/S00_AXI_rready[0]                                                                                                                                |                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/S00_AXI_rready[0]                                                                                                                                | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_rd.gen_fwft_latency_1.empty_r_reg_0[0]                                                   |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/weights_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/pop                                                                                                                                                                                             | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/pop                                                                                                                                                                                            | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/weights_m_axi_U/load_unit/fifo_rreq/raddr[1]_i_1__9_n_0                                                                                                                                                                                                       | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                        |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/control_s_axi_U/int_ier10_out                                                                                                                                                                                                                                 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                                                |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/S00_AXI_rready[0]                                                                                                                              |                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/store_unit/fifo_wreq/raddr[1]_i_1__0_n_0                                                                                                                                                                                                     | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_3/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                      |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_1_n_0                                                                                                                                              | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                                                             | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_write/wreq_burst_conv/rs_req/E[0]                                                                                                                                                                                                        | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.loop_cnt[1]_i_1__1_n_0                                                                                                                      |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/S00_AXI_rready[0]                                                                                                                              |                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/biases_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/dout_vld_reg_1[0]                                                                                                                                                                                | design_1_i/srcnn_0/inst/biases_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/SR[0]                                                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/first_xfer                                                                                                                                                               |                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/bus_write/wreq_burst_conv/rs_req/E[0]                                                                                                                                                                                                        | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.loop_cnt[1]_i_1__3_n_0                                                                                                                      |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/bus_read/rreq_burst_conv/rs_req/E[0]                                                                                                                                                                                                         | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.loop_cnt[1]_i_1__4_n_0                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_read/rreq_burst_conv/rs_req/E[0]                                                                                                                                                                                                         | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.loop_cnt[1]_i_1__2_n_0                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_ce1                                                                                                                                      |                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/S00_AXI_rready[0]                                                                                                                              | design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_rd.gen_fwft_latency_1.empty_r_reg_0[0]                                                 |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_ce1                                                                                                                                      |                                                                                                                                                                                                                                   |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_3/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/S00_AXI_rready[0]                                                                                                                              |                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_3/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/S00_AXI_rready[0]                                                                                                                              | design_1_i/axi_smc_3/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_rd.gen_fwft_latency_1.empty_r_reg_0[0]                                                 |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_3/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                     |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_3/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_2/inst/s00_nodes/s00_w_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                        | design_1_i/axi_smc_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                      |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/S00_AXI_rready[0]                                                                                                                              | design_1_i/axi_smc_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_rd.gen_fwft_latency_1.empty_r_reg_0[0]                                                 |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/biases_m_axi_U/load_unit/fifo_rreq/raddr[2]_i_1__24_n_0                                                                                                                                                                                                       | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/gen_pipelined.state[2]_i_1__0_n_0                                                                                               | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/state[m_valid_i]_i_1_n_0                                                                                                                 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_292/bout_reg_7310                                                                                                                                                                                                                                |                                                                                                                                                                                                                                   |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_436/conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_U/E[0]                                                                                                                                                              |                                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.state[2]_i_1_n_0                                                                                                                                                            | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                    |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                 |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_3/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/gen_pipelined.state[2]_i_1_n_0                                                                                                  | design_1_i/axi_smc_3/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_CLEARW3_fu_317/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                                                              | design_1_i/srcnn_0/inst/grp_conv3_fu_436/ap_NS_fsm18_out                                                                                                                                                                          |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                      |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                  |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_328/ap_CS_fsm_state14                                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/load_unit/fifo_rreq/raddr[2]_i_1__3_n_0                                                                                                                                                                                                      | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                 |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_3/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.state[2]_i_1_n_0                                                                                                                                                          | design_1_i/axi_smc_3/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                  |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                      |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_436/add_ln72_2_reg_6810                                                                                                                                                                                                                          |                                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.state[2]_i_1_n_0                                                                          | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                         |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_292/ap_NS_fsm119_out                                                                                                                                                                                                                             | design_1_i/srcnn_0/inst/grp_conv1_fu_292/ap_NS_fsm127_out                                                                                                                                                                         |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/store_unit/user_resp/dout_vld_reg_1[0]                                                                                                                                                                                                       | design_1_i/srcnn_0/inst/biases_m_axi_U/load_unit/SR[0]                                                                                                                                                                            |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/state[m_valid_i]_i_1_n_0                                                                                                                 | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.state[2]_i_1__0_n_0                                                                                                                                                       | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                  |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/gen_pipelined.state[2]_i_1_n_0                                                                                                    | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                  |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                  |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/gen_pipelined.state[2]_i_1__0_n_0                                                                                               | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_3/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                 |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.state[2]_i_1_n_0                                                                          | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                         |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.state[2]_i_1_n_0                                                                                                                                                          | design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                  |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/gen_pipelined.state[2]_i_1_n_0                                                                                                  | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_328/ap_CS_fsm_state15                                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/store_unit/fifo_wreq/raddr[2]_i_1__14_n_0                                                                                                                                                                                                    | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.state[2]_i_1__0_n_0                                                                                                                                                       | design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                  |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_328/ap_NS_fsm15_out                                                                                                                                                                                                                              | design_1_i/srcnn_0/inst/grp_conv2_fu_328/grp_conv2_Pipeline_OUT_ROW_COL_fu_472/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                     |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/load_unit/fifo_rreq/raddr[2]_i_1__17_n_0                                                                                                                                                                                                     | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_436/ap_CS_fsm_state34                                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                   |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.state[2]_i_1_n_0                                                                                                                                                          | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                  |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/gen_pipelined.state[2]_i_1_n_0                                                                                                  | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_3/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/rst_ps8_0_99M/U0/EXT_LPF/lpf_int                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_292/ap_CS_fsm_state104                                                                                                                                                                                                                           |                                                                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1]                                                                                                |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_1                                                                                                   |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                                       | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/E[0]                                                                                                                                                                                           | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/fifoaddr[3]_i_1_n_0                                                                                                             | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_3/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                     |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_2/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                     |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                     |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/load_unit/fifo_rreq/mOutPtr[3]_i_1__23_n_0                                                                                                                                                                                                   | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                          | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0                                                                                     | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_write/wreq_throttle/req_fifo/raddr[3]_i_1__17_n_0                                                                                                                                                                                        | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                  |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                                                                  | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                  |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                                     | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_3/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/fifoaddr[3]_i_1_n_0                                                                                                             | design_1_i/axi_smc_3/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_write/fifo_burst/U_fifo_srl/E[0]                                                                                                                                                                                                         | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_328/ap_CS_fsm_state11                                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_write/fifo_resp/U_fifo_srl/E[0]                                                                                                                                                                                                          | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                                                                  | design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                  |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                                     | design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                  |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/E[0]                                                                                                                                                                                          | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0                                                                                     | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                         |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/raddr_reg[0][0]                                                                                                                                                                                              | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/store_unit/fifo_wreq/mOutPtr[3]_i_1__18_n_0                                                                                                                                                                                                  | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/store_unit/user_resp/mOutPtr[3]_i_1__20_n_0                                                                                                                                                                                                  | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/bus_write/fifo_burst/U_fifo_srl/E[0]                                                                                                                                                                                                         | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/bus_write/fifo_resp/U_fifo_srl/E[0]                                                                                                                                                                                                          | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/fifoaddr[3]_i_1_n_0                                                                                                             | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                          | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_3/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                                     | design_1_i/axi_smc_3/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                  |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/biases_m_axi_U/load_unit/fifo_rreq/mOutPtr[3]_i_1__30_n_0                                                                                                                                                                                                     | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/bus_write/wreq_throttle/req_fifo/raddr[3]_i_1__5_n_0                                                                                                                                                                                         | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/biases_m_axi_U/bus_read/fifo_burst/raddr[3]_i_1__21_n_0                                                                                                                                                                                                       | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/E[0]                                                                                                                                                                                           | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/load_unit/fifo_rreq/mOutPtr[3]_i_1__6_n_0                                                                                                                                                                                                    | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/E[0]                                                                                                                                                                                          | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/store_unit/fifo_wreq/mOutPtr[3]_i_1__1_n_0                                                                                                                                                                                                   | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/biases_m_axi_U/load_unit/buff_rdata/U_fifo_mem/dout_vld_reg                                                                                                                                                                                                   | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/raddr_reg[0][0]                                                                                                                                                                                              | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/biases_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/pop                                                                                                                                                                                              | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/biases_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/E[0]                                                                                                                                                                                             | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/store_unit/user_resp/mOutPtr[3]_i_1__3_n_0                                                                                                                                                                                                   | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/weights_m_axi_U/load_unit/fifo_rreq/mOutPtr[3]_i_1__13_n_0                                                                                                                                                                                                    | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/weights_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/E[0]                                                                                                                                                                                            | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_BW_fu_897/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                                                                   | design_1_i/srcnn_0/inst/grp_conv1_fu_292/ap_NS_fsm115_out                                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_read/fifo_burst/raddr[3]_i_1__15_n_0                                                                                                                                                                                                     | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/weights_m_axi_U/bus_read/fifo_burst/raddr[3]_i_1__9_n_0                                                                                                                                                                                                       | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/flow_control_loop_pipe_sequential_init_U/indvar_flatten226_fu_308                                                                                                                                      | design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/flow_control_loop_pipe_sequential_init_U/indvar_flatten226_fu_308_reg[11]                                                                          |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_load_input_buffer_c3_fu_215/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                                                                | design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_load_input_buffer_c3_fu_215/flow_control_loop_pipe_sequential_init_U/bh_fu_362_reg[0]                                                                                                |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mac_muladd_16s_16s_33s_33_4_1_U74/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/CEM                                                                                                                    |                                                                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/bus_read/fifo_burst/raddr[3]_i_1__3_n_0                                                                                                                                                                                                      | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_292/ap_NS_fsm123_out                                                                                                                                                                                                                             | design_1_i/srcnn_0/inst/grp_conv1_fu_292/bout_reg_7310                                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_292/ap_NS_fsm17_out                                                                                                                                                                                                                              | design_1_i/srcnn_0/inst/grp_conv1_fu_292/ap_NS_fsm132_out                                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_292/ap_CS_fsm_state77                                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_292/ap_NS_fsm111_out                                                                                                                                                                                                                             | design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                     |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_292/ap_CS_fsm_state64                                                                                                                                                                                                                            | design_1_i/srcnn_0/inst/grp_conv1_fu_292/loop_index_0_i_reg_754                                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_292/ap_CS_fsm_state75                                                                                                                                                                                                                            | design_1_i/srcnn_0/inst/grp_conv1_fu_292/loop_index_1_i_reg_765                                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/fifoaddr[3]_i_1_n_0                                                                                                               | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/full_n_reg[0]                                                                                                                                                                                                | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.b_cnt[4]_i_1_n_0                                                                                                                                                                                               | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                                                |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mac_muladd_10s_7ns_7ns_14_4_1_U44/srcnn_mac_muladd_10s_7ns_7ns_14_4_1_DSP48_0_U/CEA2                                                                                                                   |                                                                                                                                                                                                                                   |                3 |              5 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_cnt[4]_i_1_n_0                                                                                                                                                                                               | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                  |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/weights_m_axi_U/bus_read/fifo_burst/mOutPtr[4]_i_1__10_n_0                                                                                                                                                                                                    | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_write/wreq_throttle/req_fifo/mOutPtr[4]_i_1__19_n_0                                                                                                                                                                                      | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                   | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_cnt[4]_i_1_n_0                                                                                                                                                                                               | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                                                |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                          | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/load_unit/bus_wide_gen.data_valid_reg_1                                                                                                                                                                                                      | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/weights_m_axi_U/bus_read/fifo_rctl/mOutPtr[4]_i_1__11_n_0                                                                                                                                                                                                     | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_cnt[4]_i_1_n_0                                                                                                                                                                                               | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                  |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.b_cnt[4]_i_1_n_0                                                                                                                                                                                               | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                                                |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_cnt[4]_i_1_n_0                                                                                                                                                                                               | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                                                |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_292/ap_CS_fsm_state52                                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |                3 |              5 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/bus_write/wreq_throttle/req_fifo/mOutPtr[4]_i_1__6_n_0                                                                                                                                                                                       | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_cnt[4]_i_1_n_0                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                    |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/bus_write/fifo_burst/U_fifo_srl/could_multi_bursts.burst_valid_reg[0]                                                                                                                                                                        | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_292/p_3_in                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                   |                3 |              5 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_BW8_fu_908/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                                                                  | design_1_i/srcnn_0/inst/grp_conv1_fu_292/h_2_reg_8110                                                                                                                                                                             |                4 |              5 |         1.25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_ln54_249_reg_138600                                                                                                                                                                                | design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/select_ln39_17_reg_13876                                                                                                                           |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_3/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_cnt[4]_i_1_n_0                                                                                                                                                                                               | design_1_i/axi_smc_3/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                  |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/empty_n_reg[0]                                                                                                                                                                                | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/biases_m_axi_U/bus_read/fifo_burst/mOutPtr[4]_i_1__23_n_0                                                                                                                                                                                                     | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/biases_m_axi_U/bus_read/fifo_rctl/mOutPtr[4]_i_1__24_n_0                                                                                                                                                                                                      | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state_reg[0][0]                        |                                                                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_292/ap_NS_fsm134_out                                                                                                                                                                                                                             | design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_fu_292_m_axi_biases_RREADY                                                                                                                                                     |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_RELU1_fu_275/flow_control_loop_pipe_sequential_init_U/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_263_reg_2380                                                                                           |                                                                                                                                                                                                                                   |                3 |              5 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/tmp_valid_reg[0]                                                                                                                                                                               | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/biases_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/s_ready_t_reg[0]                                                                                                                                                                                 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_write/fifo_burst/U_fifo_srl/could_multi_bursts.burst_valid_reg[0]                                                                                                                                                                        | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/tmp_valid_reg[0]                                                                                                                                                                               | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_read/fifo_burst/mOutPtr[4]_i_1__17_n_0                                                                                                                                                                                                   | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_read/fifo_rctl/mOutPtr[4]_i_1__20_n_0                                                                                                                                                                                                    | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_write/fifo_resp/U_fifo_srl/full_n_reg[0]                                                                                                                                                                                                 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/bus_read/fifo_rctl/mOutPtr[4]_i_1__7_n_0                                                                                                                                                                                                     | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/bus_read/fifo_burst/mOutPtr[4]_i_1__4_n_0                                                                                                                                                                                                    | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                   |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_RELU1_fu_275/flow_control_loop_pipe_sequential_init_U/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_263_reg_2380                                                                                           | design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_RELU1_fu_275/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]                                                                                                |                4 |              5 |         1.25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/empty_n_reg[0]                                                                                                                                                                                | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_RELU_fu_250/flow_control_loop_pipe_sequential_init_U/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_267_reg_2380                                                                                            |                                                                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/bus_write/fifo_resp/U_fifo_srl/full_n_reg[0]                                                                                                                                                                                                 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/weights_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/tmp_valid_reg[0]                                                                                                                                                                                | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_RELU_fu_250/flow_control_loop_pipe_sequential_init_U/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_267_reg_2380                                                                                            | design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_RELU_fu_250/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0                                                                                           |                3 |              5 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/full_n_reg[0]                                                                                                                                                                                                | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/cmd_b_push_block_reg_0[0]                                                                                                        | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                4 |              6 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                |                4 |              6 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.load_mesg                                                                                 |                                                                                                                                                                                                                                   |                3 |              6 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                |                4 |              6 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/store_unit/buff_wdata/U_fifo_mem/pop                                                                                                                                                                                                         | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[10].srl_nx1/shift                                                                              |                                                                                                                                                                                                                                   |                1 |              6 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.load_mesg                                                                                 |                                                                                                                                                                                                                                   |                4 |              6 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/rst_ps8_0_99M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                            | design_1_i/rst_ps8_0_99M/U0/SEQ/seq_clr                                                                                                                                                                                           |                1 |              6 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_328/grp_conv2_Pipeline_OUT_ROW_COL_fu_472/c_fu_19800_out                                                                                                                                                                                         | design_1_i/srcnn_0/inst/grp_conv2_fu_328/grp_conv2_Pipeline_OUT_ROW_COL_fu_472/flow_control_loop_pipe_sequential_init_U/grp_conv2_Pipeline_OUT_ROW_COL_fu_472_ap_start_reg_reg_0[0]                                               |                1 |              6 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                     | design_1_i/axi_smc_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                 |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                            | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_clr                                                                                                                                                                           |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_2/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                     | design_1_i/axi_smc_2/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                 |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_2/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                          | design_1_i/axi_smc_2/inst/clk_map/psr_aclk/U0/SEQ/seq_clr                                                                                                                                                                         |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                          | design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/SEQ/seq_clr                                                                                                                                                                         |                1 |              6 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/flow_control_loop_pipe_sequential_init_U/indvar_flatten226_fu_308                                                                                                                                      | design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/flow_control_loop_pipe_sequential_init_U/grp_conv1_Pipeline_OUT_ROW_COL_fu_823_ap_start_reg_reg                                                    |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/cmd_push_block_reg_0[0]                                                                                                            | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/store_unit/buff_wdata/U_fifo_mem/pop                                                                                                                                                                                                         | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_load_input_buffer_c3_fu_215/flow_control_loop_pipe_sequential_init_U/bin_fu_366                                                                                                                                                          | design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_load_input_buffer_c3_fu_215/flow_control_loop_pipe_sequential_init_U/grp_load_input_buffer_c3_fu_215_ap_start_reg_reg                                                                |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/biases_m_axi_U/bus_read/rreq_burst_conv/E[0]                                                                                                                                                                                                                  | design_1_i/srcnn_0/inst/biases_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.loop_cnt[5]_i_1_n_0                                                                                                                            |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_3/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                          | design_1_i/axi_smc_3/inst/clk_map/psr_aclk/U0/SEQ/seq_clr                                                                                                                                                                         |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[10].srl_nx1/shift                                                                              |                                                                                                                                                                                                                                   |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_awready_0[0]                                                                                                               | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                6 |              7 |         1.17 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                5 |              7 |         1.40 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/pop                                                                                                                                                                                                          | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                4 |              7 |         1.75 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_328/ap_NS_fsm12_out                                                                                                                                                                                                                              | design_1_i/srcnn_0/inst/grp_conv2_fu_328/ap_CS_fsm_state10                                                                                                                                                                        |                2 |              7 |         3.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/load_unit/buff_rdata/U_fifo_mem/pop                                                                                                                                                                                                          | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                3 |              7 |         2.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_292/ap_CS_fsm_state23                                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_4_fu_262/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                                                                    | design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_4_fu_262/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                               |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_RELU_fu_843/bw_fu_80                                                                                                                                                                                                      | design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_RELU_fu_843/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                            |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_292/ap_CS_fsm_state50                                                                                                                                                                                                                            | design_1_i/srcnn_0/inst/grp_conv1_fu_292/phi_urem3081_reg_707[7]_i_1_n_0                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_328/add_ln113_4_reg_13630                                                                                                                                                                                                                        |                                                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_292/ap_CS_fsm_state50                                                                                                                                                                                                                            | design_1_i/srcnn_0/inst/grp_conv1_fu_292/am_addmul_8ns_3ns_10ns_19_4_1_U326/srcnn_am_addmul_8ns_3ns_10ns_19_4_1_DSP48_3_U/SR[0]                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_328/ap_CS_fsm_state10                                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_328/grp_conv2_Pipeline_RELU_fu_568/ap_CS_fsm_pp0_stage0                                                                                                                                                                                          |                                                                                                                                                                                                                                   |                5 |              8 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_RELU7_fu_870/bw_3_fu_80                                                                                                                                                                                                   | design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_RELU7_fu_870/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_328/ap_CS_fsm_state44                                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |                6 |              8 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_328/ap_NS_fsm112_out                                                                                                                                                                                                                             | design_1_i/srcnn_0/inst/grp_conv2_fu_328/ap_NS_fsm113_out                                                                                                                                                                         |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_328/grp_conv2_Pipeline_RELU_fu_568/bw_fu_130                                                                                                                                                                                                     | design_1_i/srcnn_0/inst/grp_conv2_fu_328/grp_conv2_Pipeline_RELU_fu_568/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/biases_m_axi_U/bus_read/rs_rdata/push_0                                                                                                                                                                                                                       | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_328/grp_conv2_Pipeline_RELU4_fu_643/ap_CS_fsm_pp0_stage0                                                                                                                                                                                         |                                                                                                                                                                                                                                   |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_328/ap_CS_fsm_state46                                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |                5 |              8 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_328/grp_conv2_Pipeline_RELU4_fu_643/bw_2_fu_130                                                                                                                                                                                                  | design_1_i/srcnn_0/inst/grp_conv2_fu_328/grp_conv2_Pipeline_RELU4_fu_643/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_328/grp_conv2_Pipeline_BW_fu_718/p_30_in                                                                                                                                                                                                         | design_1_i/srcnn_0/inst/grp_conv2_fu_328/grp_conv2_Pipeline_BW_fu_718/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                              |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_328/grp_conv2_Pipeline_BW6_fu_789/p_30_in                                                                                                                                                                                                        | design_1_i/srcnn_0/inst/grp_conv2_fu_328/grp_conv2_Pipeline_BW6_fu_789/flow_control_loop_pipe_sequential_init_U/phi_urem1090_fu_110_reg[7][0]                                                                                     |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_328/grp_conv2_Pipeline_BW5_fu_754/p_30_in                                                                                                                                                                                                        | design_1_i/srcnn_0/inst/grp_conv2_fu_328/grp_conv2_Pipeline_BW5_fu_754/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                             |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_328/grp_conv2_Pipeline_6_fu_680/phi_urem1075_fu_102[7]_i_2_n_0                                                                                                                                                                                   | design_1_i/srcnn_0/inst/grp_conv2_fu_328/grp_conv2_Pipeline_6_fu_680/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                               |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_436/ap_CS_fsm_state14                                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_328/grp_conv2_Pipeline_4_fu_605/phi_urem1065_fu_102[7]_i_2_n_0                                                                                                                                                                                   | design_1_i/srcnn_0/inst/grp_conv2_fu_328/grp_conv2_Pipeline_4_fu_605/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                               |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_RELU7_fu_870/ap_CS_fsm_pp0_stage0                                                                                                                                                                                         |                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.load_mesg                                                                                                                                                                 |                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                 |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_292/ap_CS_fsm_state86                                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/bus_write/fifo_burst/U_fifo_srl/empty_n_reg[0]                                                                                                                                                                                               | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/bus_write/wreq_burst_conv/push_0                                                                                                                                                                                                             |                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_write/wreq_burst_conv/push_0                                                                                                                                                                                                             |                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_292/ap_NS_fsm128_out                                                                                                                                                                                                                             | design_1_i/srcnn_0/inst/grp_conv1_fu_292/ap_NS_fsm133_out                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[17].srl_nx1/shift                                                                                                                                                              |                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/E[0]                                                                                                                                                                                            | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/bus_write/fifo_burst/U_fifo_srl/SR[0]                                                                                                                                                    |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_write/fifo_burst/U_fifo_srl/empty_n_reg[0]                                                                                                                                                                                               | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_292/ap_CS_fsm_state47                                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_3/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.load_mesg                                                                                                                                                                 |                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[17].srl_nx1/shift                                                                                                                                                              |                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_awready_0[0]                                                                                                               | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                  |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[17].srl_nx1/shift                                                                                                                                                                |                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                        |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_292/ap_CS_fsm_state27                                                                                                                                                                                                                            | design_1_i/srcnn_0/inst/grp_conv1_fu_292/phi_urem_reg_662[7]_i_1_n_0                                                                                                                                                              |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/E[0]                                                                                                                                                                                            | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_write/fifo_burst/U_fifo_srl/SR[0]                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                        |                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.load_mesg                                                                                                                                                                 |                                                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                   |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                                                   |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                   |                5 |              8 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                   |                6 |              8 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/ap_CS_fsm_state13                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_3/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[17].srl_nx1/shift                                                                                                                                                              |                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/control_s_axi_U/waddr                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_3_fu_856/phi_urem3191_fu_78                                                                                                                                                                                               | design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_3_fu_856/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                               |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_5_fu_883/phi_urem3201_fu_78                                                                                                                                                                                               | design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_5_fu_883/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                               |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_BW8_fu_908/p_2_in                                                                                                                                                                                                         | design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_BW8_fu_908/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                             |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_BW_fu_897/p_2_in                                                                                                                                                                                                          | design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_BW_fu_897/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                              |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_RELU_fu_843/ap_CS_fsm_pp0_stage0                                                                                                                                                                                          |                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_292/ap_CS_fsm_state27                                                                                                                                                                                                                            | design_1_i/srcnn_0/inst/grp_conv1_fu_292/am_addmul_8ns_3ns_10ns_19_4_1_U324/srcnn_am_addmul_8ns_3ns_10ns_19_4_1_DSP48_3_U/SR[0]                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_RELU_fu_250/ap_CS_fsm_state2                                                                                                                                                                                              | design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_RELU_fu_250/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_RELU1_fu_275/ap_CS_fsm_state2                                                                                                                                                                                             | design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_RELU1_fu_275/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_CLEARW_fu_298/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                                                               |                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_CLEARW3_fu_317/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0[0]                                                                                                                                         |                                                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.load_mesg                                                                                                                                                                   |                                                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_CLEARW2_fu_308/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[34]_0[0]                                                                                                                                            | design_1_i/srcnn_0/inst/grp_conv3_fu_436/ap_NS_fsm115_out                                                                                                                                                                         |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_CLEARW2_fu_308/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                                                              |                                                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_6_fu_286/flow_control_loop_pipe_sequential_init_U/full_n_reg[0]                                                                                                                                                           | design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_6_fu_286/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                               |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/WVALID_Dummy_reg_0[0]                                                                                                                                                                           | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                2 |              9 |         4.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/bus_write/wreq_throttle/data_fifo/mOutPtr[8]_i_1__0_n_0                                                                                                                                                                                      | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                2 |              9 |         4.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_292/p_54_in                                                                                                                                                                                                                                      | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/load_unit/bus_wide_gen.data_valid_reg_1[0]                                                                                                                                               |                2 |              9 |         4.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_292/empty_420_reg_26300                                                                                                                                                                                                                          |                                                                                                                                                                                                                                   |                3 |              9 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_292/ap_CS_fsm_state74                                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |                4 |              9 |         2.25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_write/wreq_throttle/data_fifo/mOutPtr[8]_i_1__4_n_0                                                                                                                                                                                      | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                2 |              9 |         4.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/biases_m_axi_U/load_unit/buff_rdata/mOutPtr[8]_i_1__3_n_0                                                                                                                                                                                                     | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                3 |              9 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_6_fu_286/we                                                                                                                                                                                                               | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                3 |              9 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_328/grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_463/grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_463_weight_buffer_ce0                                                                                                                                          | design_1_i/srcnn_0/inst/grp_conv2_fu_328/grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_463/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                  |                3 |              9 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_328/grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_463/flow_control_loop_pipe_sequential_init_U/indvar_flatten_fu_72                                                                                                                                       |                                                                                                                                                                                                                                   |                2 |              9 |         4.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/WVALID_Dummy_reg_0[0]                                                                                                                                                                           | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                2 |              9 |         4.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_328/grp_conv2_Pipeline_4_fu_605/we                                                                                                                                                                                                               | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                3 |              9 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mac_muladd_16s_16s_31ns_31_4_1_U732/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/E[0]                                                                                                                 |                                                                                                                                                                                                                                   |                7 |              9 |         1.29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_292/p_50_in                                                                                                                                                                                                                                      | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/load_unit/SR[0]                                                                                                                                                                          |                2 |              9 |         4.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/bus_read/rreq_burst_conv/p_13_in                                                                                                                                                                                                             | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/bus_read/rreq_burst_conv/sect_addr_buf[11]_i_1__4_n_0                                                                                                                                    |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/biases_m_axi_U/bus_read/rreq_burst_conv/rs_req/full_n_reg                                                                                                                                                                                                     | design_1_i/srcnn_0/inst/biases_m_axi_U/bus_read/rreq_burst_conv/sect_addr_buf[11]_i_1__2_n_0                                                                                                                                      |                3 |             10 |         3.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                   | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_328/grp_conv2_Pipeline_OUT_ROW_COL_fu_472/conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_50_reg_22190                                                                                                                              |                                                                                                                                                                                                                                   |                5 |             10 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_read/rreq_burst_conv/p_13_in                                                                                                                                                                                                             | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_read/rreq_burst_conv/sect_addr_buf[11]_i_1__1_n_0                                                                                                                                    |                3 |             10 |         3.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_read/rreq_burst_conv/sect_len_buf[9]_i_1__3_n_0                                                                                                                                                                                          | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                4 |             10 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_328/grp_load_input_buffer_c2_fu_395/grp_load_input_buffer_c2_Pipeline_BH_fu_120/flow_control_loop_pipe_sequential_init_U/or_ln76_reg_49390                                                                                                       |                                                                                                                                                                                                                                   |                4 |             10 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_227/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                                                    | design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_227/flow_control_loop_pipe_sequential_init_U/bus_wide_gen.data_valid_reg[0]                                                                      |                3 |             10 |         3.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_write/wreq_burst_conv/sect_len_buf[9]_i_1__4_n_0                                                                                                                                                                                         | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                5 |             10 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_write/wreq_burst_conv/p_13_in                                                                                                                                                                                                            | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_write/wreq_burst_conv/sect_addr_buf[11]_i_1__0_n_0                                                                                                                                   |                3 |             10 |         3.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/bus_write/wreq_burst_conv/p_13_in                                                                                                                                                                                                            | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/bus_write/wreq_burst_conv/sect_addr_buf[11]_i_1__3_n_0                                                                                                                                   |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/bus_write/wreq_burst_conv/sect_len_buf[9]_i_1__0_n_0                                                                                                                                                                                         | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                5 |             10 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/store_unit/buff_wdata/mOutPtr[9]_i_1__2_n_0                                                                                                                                                                                                  | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                3 |             10 |         3.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/store_unit/buff_wdata/mOutPtr[9]_i_1_n_0                                                                                                                                                                                                     | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                3 |             10 |         3.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/bus_read/rreq_burst_conv/sect_len_buf[9]_i_1_n_0                                                                                                                                                                                             | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                4 |             10 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/weights_m_axi_U/bus_read/rreq_burst_conv/p_13_in                                                                                                                                                                                                              | design_1_i/srcnn_0/inst/weights_m_axi_U/bus_read/rreq_burst_conv/sect_addr_buf[11]_i_1_n_0                                                                                                                                        |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/weights_m_axi_U/bus_read/rreq_burst_conv/sect_len_buf[9]_i_1__2_n_0                                                                                                                                                                                           | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                4 |             10 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_292/ap_CS_fsm_state53                                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |                3 |             10 |         3.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_328/ap_CS_fsm_state42                                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |                3 |             11 |         3.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                3 |             11 |         3.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_292/mul_ln99_1_reg_24760                                                                                                                                                                                                                         |                                                                                                                                                                                                                                   |                5 |             11 |         2.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_328/grp_conv2_Pipeline_BW6_fu_789/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                                                                  | design_1_i/srcnn_0/inst/grp_conv2_fu_328/ap_NS_fsm19_out                                                                                                                                                                          |                3 |             11 |         3.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_328/grp_load_input_buffer_c2_fu_395/grp_load_input_buffer_c2_Pipeline_BH_fu_120/p_cast16_reg_5769_reg0                                                                                                                                           |                                                                                                                                                                                                                                   |                9 |             12 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_328/grp_load_input_buffer_c2_fu_395/grp_load_input_buffer_c2_Pipeline_BH_fu_120/p_cast17_reg_5821_reg0                                                                                                                                           |                                                                                                                                                                                                                                   |                8 |             12 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_328/grp_load_input_buffer_c2_fu_395/grp_load_input_buffer_c2_Pipeline_BH_fu_120/p_cast15_reg_5717_reg0                                                                                                                                           |                                                                                                                                                                                                                                   |                8 |             12 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_328/grp_load_input_buffer_c2_fu_395/grp_load_input_buffer_c2_Pipeline_BH_fu_120/p_cast10_reg_5457_reg0                                                                                                                                           |                                                                                                                                                                                                                                   |               10 |             12 |         1.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_328/grp_load_input_buffer_c2_fu_395/grp_load_input_buffer_c2_Pipeline_BH_fu_120/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_135_reg_58010                                                                  |                                                                                                                                                                                                                                   |               10 |             12 |         1.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/bus_read/rs_rdata/push_0                                                                                                                                                                                                                     | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                4 |             12 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_328/grp_load_input_buffer_c2_fu_395/grp_load_input_buffer_c2_Pipeline_BH_fu_120/p_cast11_reg_5509_reg0                                                                                                                                           |                                                                                                                                                                                                                                   |                7 |             12 |         1.71 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_328/grp_load_input_buffer_c2_fu_395/grp_load_input_buffer_c2_Pipeline_BH_fu_120/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_130_reg_55410                                                                  |                                                                                                                                                                                                                                   |               11 |             12 |         1.09 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_328/grp_load_input_buffer_c2_fu_395/grp_load_input_buffer_c2_Pipeline_BH_fu_120/p_cast14_reg_5665_reg0                                                                                                                                           |                                                                                                                                                                                                                                   |               11 |             12 |         1.09 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_328/grp_load_input_buffer_c2_fu_395/grp_load_input_buffer_c2_Pipeline_BH_fu_120/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_131_reg_55930                                                                  |                                                                                                                                                                                                                                   |                9 |             12 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/weights_m_axi_U/load_unit/buff_rdata/U_fifo_mem/WEA[0]                                                                                                                                                                                                        | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                4 |             12 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_328/grp_load_input_buffer_c2_fu_395/grp_load_input_buffer_c2_Pipeline_BH_fu_120/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_132_reg_56450                                                                  |                                                                                                                                                                                                                                   |                9 |             12 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_328/grp_load_input_buffer_c2_fu_395/grp_load_input_buffer_c2_Pipeline_BH_fu_120/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_123_reg_51770                                                                  |                                                                                                                                                                                                                                   |               10 |             12 |         1.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_328/grp_load_input_buffer_c2_fu_395/grp_load_input_buffer_c2_Pipeline_BH_fu_120/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_120_reg_50210                                                                  |                                                                                                                                                                                                                                   |                9 |             12 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_328/grp_load_input_buffer_c2_fu_395/grp_load_input_buffer_c2_Pipeline_BH_fu_120/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_129_reg_54890                                                                  |                                                                                                                                                                                                                                   |               10 |             12 |         1.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_328/grp_load_input_buffer_c2_fu_395/grp_load_input_buffer_c2_Pipeline_BH_fu_120/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_128_reg_54370                                                                  |                                                                                                                                                                                                                                   |               12 |             12 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_328/grp_load_input_buffer_c2_fu_395/grp_load_input_buffer_c2_Pipeline_BH_fu_120/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_122_reg_51250                                                                  |                                                                                                                                                                                                                                   |                9 |             12 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_328/grp_load_input_buffer_c2_fu_395/grp_load_input_buffer_c2_Pipeline_BH_fu_120/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_121_reg_50730                                                                  |                                                                                                                                                                                                                                   |                9 |             12 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_328/grp_load_input_buffer_c2_fu_395/grp_load_input_buffer_c2_Pipeline_BH_fu_120/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_127_reg_53850                                                                  |                                                                                                                                                                                                                                   |               11 |             12 |         1.09 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_328/grp_load_input_buffer_c2_fu_395/grp_load_input_buffer_c2_Pipeline_BH_fu_120/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_126_reg_53330                                                                  |                                                                                                                                                                                                                                   |               10 |             12 |         1.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_328/grp_load_input_buffer_c2_fu_395/grp_load_input_buffer_c2_Pipeline_BH_fu_120/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_125_reg_52810                                                                  |                                                                                                                                                                                                                                   |                9 |             12 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_328/grp_load_input_buffer_c2_fu_395/grp_load_input_buffer_c2_Pipeline_BH_fu_120/empty_reg_49690                                                                                                                                                  |                                                                                                                                                                                                                                   |                7 |             12 |         1.71 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_2/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                       | design_1_i/axi_smc_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                     |                3 |             12 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_328/grp_load_input_buffer_c2_fu_395/grp_load_input_buffer_c2_Pipeline_BH_fu_120/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_124_reg_52290                                                                  |                                                                                                                                                                                                                                   |                8 |             12 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                2 |             12 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                3 |             12 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/E[0]                                                                                                                                                                                                                | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                        |                4 |             12 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_2/inst/s00_nodes/s00_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                        | design_1_i/axi_smc_2/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                      |                2 |             12 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_2/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                       | design_1_i/axi_smc_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                     |                5 |             12 |         2.40 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_3/inst/s00_nodes/s00_r_node/inst/inst_si_handler/E[0]                                                                                                                                                                                                              | design_1_i/axi_smc_3/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                      |                4 |             12 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                         | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                       |                4 |             12 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_nodes/s00_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                        | design_1_i/axi_smc_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                      |                3 |             12 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_read/rs_rdata/push_0                                                                                                                                                                                                                     | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                3 |             12 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                       | design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                     |                3 |             12 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_328/grp_load_input_buffer_c2_fu_395/grp_load_input_buffer_c2_Pipeline_BH_fu_120/p_cast4_reg_5145_reg0                                                                                                                                            |                                                                                                                                                                                                                                   |               10 |             12 |         1.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_328/grp_load_input_buffer_c2_fu_395/grp_load_input_buffer_c2_Pipeline_BH_fu_120/p_cast3_reg_5093_reg0                                                                                                                                            |                                                                                                                                                                                                                                   |               11 |             12 |         1.09 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                                                                                                            | design_1_i/axi_smc_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                      |                3 |             12 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_328/grp_load_input_buffer_c2_fu_395/grp_load_input_buffer_c2_Pipeline_BH_fu_120/p_cast9_reg_5405_reg0                                                                                                                                            |                                                                                                                                                                                                                                   |                9 |             12 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_328/grp_load_input_buffer_c2_fu_395/grp_load_input_buffer_c2_Pipeline_BH_fu_120/p_cast6_reg_5249_reg0                                                                                                                                            |                                                                                                                                                                                                                                   |                9 |             12 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_328/grp_load_input_buffer_c2_fu_395/grp_load_input_buffer_c2_Pipeline_BH_fu_120/p_cast8_reg_5353_reg0                                                                                                                                            |                                                                                                                                                                                                                                   |                9 |             12 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_328/grp_load_input_buffer_c2_fu_395/grp_load_input_buffer_c2_Pipeline_BH_fu_120/p_cast7_reg_5301_reg0                                                                                                                                            |                                                                                                                                                                                                                                   |               10 |             12 |         1.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_328/grp_load_input_buffer_c2_fu_395/grp_load_input_buffer_c2_Pipeline_BH_fu_120/p_cast5_reg_5197_reg0                                                                                                                                            |                                                                                                                                                                                                                                   |               11 |             12 |         1.09 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_328/grp_load_input_buffer_c2_fu_395/grp_load_input_buffer_c2_Pipeline_BH_fu_120/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_136_reg_58530                                                                  |                                                                                                                                                                                                                                   |                9 |             12 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_328/grp_load_input_buffer_c2_fu_395/grp_load_input_buffer_c2_Pipeline_BH_fu_120/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_134_reg_57490                                                                  |                                                                                                                                                                                                                                   |                9 |             12 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/col_fu_292055_out                                                                                                                                                                                      | design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/flow_control_loop_pipe_sequential_init_U/col_fu_2920                                                                                               |                4 |             12 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_328/grp_load_input_buffer_c2_fu_395/grp_load_input_buffer_c2_Pipeline_BH_fu_120/p_cast13_reg_5613_reg0                                                                                                                                           |                                                                                                                                                                                                                                   |                9 |             12 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_2/inst/s00_nodes/s00_r_node/inst/inst_si_handler/E[0]                                                                                                                                                                                                              | design_1_i/axi_smc_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                      |                5 |             12 |         2.40 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                                                                                                            | design_1_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                      |                5 |             12 |         2.40 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/weights_m_axi_U/load_unit/buff_rdata/U_fifo_mem/pop                                                                                                                                                                                                           | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                4 |             12 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_328/grp_load_input_buffer_c2_fu_395/grp_load_input_buffer_c2_Pipeline_BH_fu_120/p_cast2_reg_5041_reg0                                                                                                                                            |                                                                                                                                                                                                                                   |               11 |             12 |         1.09 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                       | design_1_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                     |                4 |             12 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_328/grp_load_input_buffer_c2_fu_395/grp_load_input_buffer_c2_Pipeline_BH_fu_120/p_cast12_reg_5561_reg0                                                                                                                                           |                                                                                                                                                                                                                                   |                8 |             12 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_3/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                       | design_1_i/axi_smc_3/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                     |                2 |             12 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                3 |             12 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_si_handler/E[0]                                                                                                                                                                                                              | design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                      |                5 |             12 |         2.40 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_328/grp_load_input_buffer_c2_fu_395/grp_load_input_buffer_c2_Pipeline_BH_fu_120/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_133_reg_56970                                                                  |                                                                                                                                                                                                                                   |                8 |             12 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_load_input_buffer_c3_fu_215/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter1_reg[0]                                                                                                                                      | design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_load_input_buffer_c3_fu_215/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                           |                6 |             13 |         2.17 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_328/ap_CS_fsm_reg[40]_0[1]                                                                                                                                                                                                                       |                                                                                                                                                                                                                                   |                7 |             13 |         1.86 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_292/ap_CS_fsm_state73                                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |                3 |             13 |         4.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/weights_m_axi_U/load_unit/buff_rdata/mOutPtr[12]_i_1__1_n_0                                                                                                                                                                                                   | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                3 |             13 |         4.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_292/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_899_reg_26120                                                                                                                                                                  |                                                                                                                                                                                                                                   |                3 |             13 |         4.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/load_unit/buff_rdata/mOutPtr[12]_i_1__0_n_0                                                                                                                                                                                                  | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                3 |             13 |         4.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/load_unit/buff_rdata/mOutPtr[12]_i_1_n_0                                                                                                                                                                                                     | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                4 |             13 |         3.25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wvalid_0[0]                                                                                                                | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                4 |             13 |         3.25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_load_input_buffer_c3_fu_215/p_cast1590_reg_4440_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                6 |             15 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_load_input_buffer_c3_fu_215/p_cast1593_reg_4455_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |               10 |             15 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_load_input_buffer_c3_fu_215/p_cast1591_reg_4445_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                7 |             15 |         2.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_load_input_buffer_c3_fu_215/p_cast1595_reg_4465_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                9 |             15 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_load_input_buffer_c3_fu_215/p_cast1604_reg_4510_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                7 |             15 |         2.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_load_input_buffer_c3_fu_215/p_cast1605_reg_4515_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                4 |             15 |         3.75 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_load_input_buffer_c3_fu_215/p_cast1603_reg_4505_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                8 |             15 |         1.88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_load_input_buffer_c3_fu_215/p_cast1599_reg_4485_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                8 |             15 |         1.88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_load_input_buffer_c3_fu_215/p_cast1601_reg_4495_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                8 |             15 |         1.88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_load_input_buffer_c3_fu_215/p_cast1600_reg_4490_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                7 |             15 |         2.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_load_input_buffer_c3_fu_215/p_cast1598_reg_4480_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                9 |             15 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_load_input_buffer_c3_fu_215/p_cast1602_reg_4500_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                8 |             15 |         1.88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_load_input_buffer_c3_fu_215/p_cast1609_reg_4535_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                4 |             15 |         3.75 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_load_input_buffer_c3_fu_215/p_cast1608_reg_4530_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                8 |             15 |         1.88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_load_input_buffer_c3_fu_215/p_cast1607_reg_4525_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                5 |             15 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_load_input_buffer_c3_fu_215/p_cast1606_reg_4520_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                8 |             15 |         1.88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_load_input_buffer_c3_fu_215/p_cast1573_reg_4355_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                7 |             15 |         2.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_4[0]                                                                                                                  | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                7 |             15 |         2.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_write/wreq_throttle/data_fifo/raddr[7]_i_1__3_n_0                                                                                                                                                                                        | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                2 |             15 |         7.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_load_input_buffer_c3_fu_215/p_cast1665_reg_4815_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |               11 |             15 |         1.36 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_292/bh_reg_6170                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                   |                3 |             15 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_load_input_buffer_c3_fu_215/p_cast1617_reg_4575_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |               11 |             15 |         1.36 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_load_input_buffer_c3_fu_215/p_cast1611_reg_4545_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |               12 |             15 |         1.25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_load_input_buffer_c3_fu_215/p_cast1615_reg_4565_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |               11 |             15 |         1.36 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_load_input_buffer_c3_fu_215/p_cast1610_reg_4540_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                8 |             15 |         1.88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_load_input_buffer_c3_fu_215/p_cast1612_reg_4550_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                8 |             15 |         1.88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_load_input_buffer_c3_fu_215/p_cast1613_reg_4555_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |               11 |             15 |         1.36 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_load_input_buffer_c3_fu_215/p_cast1614_reg_4560_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                7 |             15 |         2.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_load_input_buffer_c3_fu_215/p_cast1616_reg_4570_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                7 |             15 |         2.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_load_input_buffer_c3_fu_215/p_cast1622_reg_4600_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                8 |             15 |         1.88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_load_input_buffer_c3_fu_215/p_cast1618_reg_4580_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                7 |             15 |         2.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_load_input_buffer_c3_fu_215/p_cast1625_reg_4615_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                9 |             15 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_load_input_buffer_c3_fu_215/p_cast1619_reg_4585_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |               11 |             15 |         1.36 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_load_input_buffer_c3_fu_215/p_cast1620_reg_4590_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                7 |             15 |         2.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_load_input_buffer_c3_fu_215/p_cast1623_reg_4605_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                9 |             15 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_load_input_buffer_c3_fu_215/p_cast1624_reg_4610_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |               11 |             15 |         1.36 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_load_input_buffer_c3_fu_215/p_cast1621_reg_4595_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |               10 |             15 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_load_input_buffer_c3_fu_215/p_cast1629_reg_4635_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                6 |             15 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_load_input_buffer_c3_fu_215/p_cast1630_reg_4640_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                5 |             15 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_load_input_buffer_c3_fu_215/p_cast1631_reg_4645_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                5 |             15 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_load_input_buffer_c3_fu_215/p_cast1628_reg_4630_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |               11 |             15 |         1.36 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_load_input_buffer_c3_fu_215/p_cast1626_reg_4620_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |               11 |             15 |         1.36 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_load_input_buffer_c3_fu_215/p_cast1627_reg_4625_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                8 |             15 |         1.88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_load_input_buffer_c3_fu_215/p_cast1632_reg_4650_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                6 |             15 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_load_input_buffer_c3_fu_215/p_cast1634_reg_4660_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                5 |             15 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_load_input_buffer_c3_fu_215/p_cast1636_reg_4670_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                9 |             15 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_load_input_buffer_c3_fu_215/p_cast1637_reg_4675_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                9 |             15 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_load_input_buffer_c3_fu_215/p_cast1638_reg_4680_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |               10 |             15 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_load_input_buffer_c3_fu_215/p_cast1635_reg_4665_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |               10 |             15 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_load_input_buffer_c3_fu_215/p_cast1633_reg_4655_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                5 |             15 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_load_input_buffer_c3_fu_215/p_cast1644_reg_4710_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                8 |             15 |         1.88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_load_input_buffer_c3_fu_215/p_cast1642_reg_4700_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                9 |             15 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_load_input_buffer_c3_fu_215/p_cast1639_reg_4685_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                9 |             15 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_load_input_buffer_c3_fu_215/p_cast1641_reg_4695_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                8 |             15 |         1.88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_load_input_buffer_c3_fu_215/p_cast1643_reg_4705_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                9 |             15 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_load_input_buffer_c3_fu_215/p_cast1645_reg_4715_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                8 |             15 |         1.88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_load_input_buffer_c3_fu_215/p_cast1640_reg_4690_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                9 |             15 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_load_input_buffer_c3_fu_215/p_cast1647_reg_4725_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |               10 |             15 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_load_input_buffer_c3_fu_215/p_cast1651_reg_4745_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                9 |             15 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_load_input_buffer_c3_fu_215/p_cast1646_reg_4720_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |               10 |             15 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_load_input_buffer_c3_fu_215/p_cast1648_reg_4730_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |               10 |             15 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_load_input_buffer_c3_fu_215/p_cast1650_reg_4740_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                8 |             15 |         1.88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_load_input_buffer_c3_fu_215/p_cast1649_reg_4735_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                8 |             15 |         1.88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_load_input_buffer_c3_fu_215/p_cast1657_reg_4775_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                7 |             15 |         2.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_load_input_buffer_c3_fu_215/p_cast1655_reg_4765_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                8 |             15 |         1.88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_load_input_buffer_c3_fu_215/p_cast1659_reg_4785_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                7 |             15 |         2.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_load_input_buffer_c3_fu_215/p_cast1653_reg_4755_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                7 |             15 |         2.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_load_input_buffer_c3_fu_215/p_cast1658_reg_4780_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                7 |             15 |         2.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_load_input_buffer_c3_fu_215/p_cast1656_reg_4770_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                7 |             15 |         2.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_load_input_buffer_c3_fu_215/p_cast1654_reg_4760_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                8 |             15 |         1.88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_load_input_buffer_c3_fu_215/p_cast1652_reg_4750_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                8 |             15 |         1.88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_load_input_buffer_c3_fu_215/p_cast1662_reg_4800_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                8 |             15 |         1.88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_load_input_buffer_c3_fu_215/p_cast1660_reg_4790_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                9 |             15 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_load_input_buffer_c3_fu_215/p_cast1664_reg_4810_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                8 |             15 |         1.88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_load_input_buffer_c3_fu_215/p_cast1663_reg_4805_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                8 |             15 |         1.88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_load_input_buffer_c3_fu_215/p_cast1661_reg_4795_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                6 |             15 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_load_input_buffer_c3_fu_215/p_cast1669_reg_4835_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |               12 |             15 |         1.25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_load_input_buffer_c3_fu_215/p_cast1666_reg_4820_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                9 |             15 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_load_input_buffer_c3_fu_215/p_cast1667_reg_4825_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |               12 |             15 |         1.25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_load_input_buffer_c3_fu_215/p_cast1670_reg_4840_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                8 |             15 |         1.88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_load_input_buffer_c3_fu_215/p_cast1671_reg_4845_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                7 |             15 |         2.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_load_input_buffer_c3_fu_215/p_cast1668_reg_4830_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                9 |             15 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_load_input_buffer_c3_fu_215/p_cast1677_reg_4875_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                8 |             15 |         1.88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_load_input_buffer_c3_fu_215/p_cast1672_reg_4850_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                8 |             15 |         1.88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_load_input_buffer_c3_fu_215/p_cast1674_reg_4860_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                7 |             15 |         2.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_load_input_buffer_c3_fu_215/p_cast1673_reg_4855_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                9 |             15 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_load_input_buffer_c3_fu_215/p_cast1676_reg_4870_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                9 |             15 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_load_input_buffer_c3_fu_215/p_cast1678_reg_4880_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                8 |             15 |         1.88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_load_input_buffer_c3_fu_215/p_cast1675_reg_4865_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                8 |             15 |         1.88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_load_input_buffer_c3_fu_215/p_cast1679_reg_4885_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                7 |             15 |         2.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_load_input_buffer_c3_fu_215/p_cast1682_reg_4900_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                9 |             15 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_load_input_buffer_c3_fu_215/p_cast_reg_4285_reg0                                                                                                                                                                                         |                                                                                                                                                                                                                                   |               10 |             15 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_load_input_buffer_c3_fu_215/p_cast1683_reg_4905_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |               12 |             15 |         1.25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_load_input_buffer_c3_fu_215/p_cast1684_reg_4910_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                8 |             15 |         1.88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_load_input_buffer_c3_fu_215/p_cast1685_reg_4915_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                9 |             15 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_load_input_buffer_c3_fu_215/p_cast1680_reg_4890_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                7 |             15 |         2.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_load_input_buffer_c3_fu_215/p_cast1681_reg_4895_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                7 |             15 |         2.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mac_muladd_16s_16s_31ns_31_4_1_U697/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/CEP                                                                                                                  |                                                                                                                                                                                                                                   |                7 |             15 |         2.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_load_input_buffer_c3_fu_215/p_cast1565_reg_4315_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |               11 |             15 |         1.36 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_load_input_buffer_c3_fu_215/p_cast1562_reg_4300_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |               10 |             15 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_load_input_buffer_c3_fu_215/p_cast1561_reg_4295_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |               10 |             15 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_load_input_buffer_c3_fu_215/p_cast1564_reg_4310_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                8 |             15 |         1.88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_load_input_buffer_c3_fu_215/p_cast1563_reg_4305_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |               11 |             15 |         1.36 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_load_input_buffer_c3_fu_215/p_cast1571_reg_4345_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                8 |             15 |         1.88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_load_input_buffer_c3_fu_215/p_cast1567_reg_4325_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |               12 |             15 |         1.25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_load_input_buffer_c3_fu_215/p_cast1568_reg_4330_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                8 |             15 |         1.88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_load_input_buffer_c3_fu_215/p_cast1569_reg_4335_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                8 |             15 |         1.88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_load_input_buffer_c3_fu_215/p_cast1566_reg_4320_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                8 |             15 |         1.88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_load_input_buffer_c3_fu_215/p_cast1572_reg_4350_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |               12 |             15 |         1.25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_load_input_buffer_c3_fu_215/p_cast1570_reg_4340_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |               10 |             15 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_load_input_buffer_c3_fu_215/p_cast1577_reg_4375_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                7 |             15 |         2.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_load_input_buffer_c3_fu_215/p_cast1579_reg_4385_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                7 |             15 |         2.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_load_input_buffer_c3_fu_215/p_cast1575_reg_4365_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                7 |             15 |         2.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_load_input_buffer_c3_fu_215/p_cast1578_reg_4380_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                9 |             15 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_load_input_buffer_c3_fu_215/p_cast1581_reg_4395_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |               12 |             15 |         1.25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_load_input_buffer_c3_fu_215/p_cast1580_reg_4390_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                8 |             15 |         1.88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_load_input_buffer_c3_fu_215/p_cast1576_reg_4370_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                8 |             15 |         1.88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_load_input_buffer_c3_fu_215/p_cast1574_reg_4360_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |               13 |             15 |         1.15 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_load_input_buffer_c3_fu_215/p_cast1588_reg_4430_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                7 |             15 |         2.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_load_input_buffer_c3_fu_215/p_cast1589_reg_4435_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                7 |             15 |         2.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_load_input_buffer_c3_fu_215/p_cast1582_reg_4400_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                7 |             15 |         2.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_load_input_buffer_c3_fu_215/p_cast1585_reg_4415_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                9 |             15 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_load_input_buffer_c3_fu_215/p_cast1584_reg_4410_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                7 |             15 |         2.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_load_input_buffer_c3_fu_215/p_cast1583_reg_4405_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |               10 |             15 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_load_input_buffer_c3_fu_215/p_cast1586_reg_4420_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                7 |             15 |         2.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_load_input_buffer_c3_fu_215/p_cast1587_reg_4425_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                7 |             15 |         2.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_load_input_buffer_c3_fu_215/p_cast1596_reg_4470_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |               11 |             15 |         1.36 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_load_input_buffer_c3_fu_215/p_cast1592_reg_4450_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                9 |             15 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_load_input_buffer_c3_fu_215/p_cast1597_reg_4475_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |               10 |             15 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_load_input_buffer_c3_fu_215/p_cast1594_reg_4460_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |               11 |             15 |         1.36 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mac_muladd_16s_16s_33s_33_4_1_U59/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/CEB1                                                                                                                   |                                                                                                                                                                                                                                   |                3 |             16 |         5.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_328/grp_conv2_Pipeline_OUT_ROW_COL_fu_472/mul_8ns_10ns_17_1_1_U416/conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_50_reg_2219_reg[6]_0                                                                                             |                                                                                                                                                                                                                                   |                2 |             16 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_load_input_buffer_c3_fu_215/reg_24880                                                                                                                                                                                                    |                                                                                                                                                                                                                                   |               10 |             16 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_227/ap_CS_fsm_reg[11]                                                                                                                                                                                |                                                                                                                                                                                                                                   |                6 |             16 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mul_16s_16s_31_1_1_U678/CEB2                                                                                                                                                                            |                                                                                                                                                                                                                                   |                7 |             16 |         2.29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/reg_11747                                                                                                                                                                                               |                                                                                                                                                                                                                                   |                3 |             16 |         5.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mac_muladd_16s_16s_32s_33_4_1_U70/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/icmp_ln36_reg_13476_reg[0]                                                                                             |                                                                                                                                                                                                                                   |                5 |             16 |         3.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mac_muladd_16s_16s_33s_33_4_1_U120/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/CEA1                                                                                                                  |                                                                                                                                                                                                                                   |                3 |             16 |         5.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mac_muladd_16s_16s_32s_33_4_1_U60/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/icmp_ln36_reg_13476_reg[0]                                                                                             |                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mac_muladd_16s_16s_32s_33_4_1_U60/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/CEB1                                                                                                                   |                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/flow_control_loop_pipe_sequential_init_U/empty_315_reg_135090                                                                                                                                          |                                                                                                                                                                                                                                   |                8 |             16 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_load_input_buffer_c3_fu_215/bundle_1_addr_read_1_reg_42800                                                                                                                                                                               |                                                                                                                                                                                                                                   |                8 |             16 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mac_muladd_16s_16s_33s_33_4_1_U119/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/E[0]                                                                                                                  |                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/weights_m_axi_U/load_unit/buff_rdata/bus_wide_gen.split_cnt_buf_reg[0]                                                                                                                                                                                        | design_1_i/srcnn_0/inst/weights_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/dout_reg[1]_0                                                                                                                               |                5 |             16 |         3.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                               | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                2 |             16 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_RELU7_fu_870/ap_CS_fsm_pp0_stage1                                                                                                                                                                                         |                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_RELU_fu_843/ap_CS_fsm_pp0_stage1                                                                                                                                                                                          |                                                                                                                                                                                                                                   |                6 |             16 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/load_unit/buff_rdata/dout_vld_reg_0                                                                                                                                                                                                          |                                                                                                                                                                                                                                   |                7 |             16 |         2.29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mac_muladd_16s_16s_32s_33_4_1_U50/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/CEB1                                                                                                                   |                                                                                                                                                                                                                                   |                5 |             16 |         3.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_16s_16s_32_1_1_U39/CEA1                                                                                                                                                                            |                                                                                                                                                                                                                                   |                3 |             16 |         5.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_328/grp_conv2_Pipeline_OUT_ROW_COL_fu_472/ap_CS_fsm_reg[1]_0[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                   |                9 |             16 |         1.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/ap_CS_fsm_reg[75][0]                                                                                                                                                                                   |                                                                                                                                                                                                                                   |                7 |             16 |         2.29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/ap_CS_fsm_reg[41]_0[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                   |                8 |             16 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_ce1                                                                                                                                      |                                                                                                                                                                                                                                   |                6 |             16 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/load_unit/buff_rdata/dout_vld_reg_0                                                                                                                                                                                                          | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/dout_reg[1]_1                                                                                                                              |                7 |             16 |         2.29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mac_muladd_16s_16s_33s_33_4_1_U259/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/E[0]                                                                                                                  |                                                                                                                                                                                                                                   |                3 |             16 |         5.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mac_muladd_16s_16s_33s_33_4_1_U255/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/CEA1                                                                                                                  |                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mac_muladd_16s_16s_33s_33_4_1_U256/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/E[0]                                                                                                                  |                                                                                                                                                                                                                                   |                2 |             16 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1_ce1                                                                                                                                    |                                                                                                                                                                                                                                   |               11 |             16 |         1.45 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mac_muladd_16s_16s_33s_33_4_1_U258/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/E[0]                                                                                                                  |                                                                                                                                                                                                                                   |                3 |             16 |         5.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_RELU1_fu_275/ap_NS_fsm1                                                                                                                                                                                                   |                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mac_muladd_16s_16s_33s_33_4_1_U109/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/E[0]                                                                                                                  |                                                                                                                                                                                                                                   |                2 |             16 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_328/grp_conv2_Pipeline_OUT_ROW_COL_fu_472/mul_8ns_10ns_17_1_1_U416/conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_50_reg_2219_reg[5]_0                                                                                             |                                                                                                                                                                                                                                   |                1 |             16 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mac_muladd_16s_16s_32s_33_4_1_U85/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/CEB1                                                                                                                   |                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_292/reg_9320                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                   |               16 |             16 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_16s_16s_32_1_1_U37/CEA1                                                                                                                                                                            |                                                                                                                                                                                                                                   |                1 |             16 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_328/grp_load_input_buffer_c2_fu_395/grp_load_input_buffer_c2_Pipeline_BH_fu_120/grp_load_input_buffer_c2_Pipeline_BH_fu_120_m_axi_bundle_2_RREADY                                                                                                |                                                                                                                                                                                                                                   |                5 |             16 |         3.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mac_muladd_16s_16s_33s_33_4_1_U93/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/E[0]                                                                                                                   |                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mac_muladd_16s_16s_32s_33_4_1_U80/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/CEB1                                                                                                                   |                                                                                                                                                                                                                                   |                6 |             16 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mac_muladd_16s_16s_33s_33_4_1_U84/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/CEA1                                                                                                                   |                                                                                                                                                                                                                                   |                3 |             16 |         5.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mac_muladd_16s_16s_33s_33_4_1_U84/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/CEB1                                                                                                                   |                                                                                                                                                                                                                                   |                6 |             16 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mac_muladd_16s_16s_33s_33_4_1_U79/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/CEB1                                                                                                                   |                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mac_muladd_16s_16s_33s_33_4_1_U74/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/ap_CS_fsm_reg[9]                                                                                                       |                                                                                                                                                                                                                                   |                7 |             16 |         2.29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mac_muladd_16s_16s_33s_33_4_1_U69/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/ap_CS_fsm_reg[8]                                                                                                       |                                                                                                                                                                                                                                   |                6 |             16 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mac_muladd_16s_16s_33s_33_4_1_U64/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/CEB1                                                                                                                   |                                                                                                                                                                                                                                   |                2 |             16 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mac_muladd_16s_16s_31ns_31_4_1_U706/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/ap_enable_reg_pp0_iter0_reg_reg                                                                                      |                                                                                                                                                                                                                                   |                2 |             16 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mac_muladd_16s_16s_33s_33_4_1_U54/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/CEB1                                                                                                                   |                                                                                                                                                                                                                                   |                2 |             16 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_RELU_fu_250/ap_NS_fsm1                                                                                                                                                                                                    |                                                                                                                                                                                                                                   |                5 |             16 |         3.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_328/grp_conv2_Pipeline_RELU4_fu_643/ap_CS_fsm_pp0_stage1                                                                                                                                                                                         |                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_292/reg_9250                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                   |               16 |             16 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mac_muladd_16s_16s_32s_33_4_1_U70/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/CEB1                                                                                                                   |                                                                                                                                                                                                                                   |                5 |             16 |         3.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_292/weights_addr_1_read_reg_26740                                                                                                                                                                                                                |                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_328/grp_conv2_Pipeline_RELU_fu_568/ap_CS_fsm_pp0_stage1                                                                                                                                                                                          |                                                                                                                                                                                                                                   |                5 |             16 |         3.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/load_unit/buff_rdata/dout_vld_reg_0                                                                                                                                                                                                          |                                                                                                                                                                                                                                   |                5 |             16 |         3.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mac_muladd_16s_16s_33s_33_4_1_U180/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/E[0]                                                                                                                  |                                                                                                                                                                                                                                   |                5 |             16 |         3.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mac_muladd_16s_16s_33s_33_4_1_U254/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/E[0]                                                                                                                  |                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mac_muladd_16s_16s_33s_33_4_1_U253/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/E[0]                                                                                                                  |                                                                                                                                                                                                                                   |                3 |             16 |         5.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mac_muladd_16s_16s_33s_33_4_1_U240/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/E[0]                                                                                                                  |                                                                                                                                                                                                                                   |                3 |             16 |         5.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mac_muladd_16s_16s_33s_33_4_1_U238/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/E[0]                                                                                                                  |                                                                                                                                                                                                                                   |                2 |             16 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_292/Q[4]                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_292/Q[2]                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                   |               16 |             16 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_292/Q[0]                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                   |               16 |             16 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/load_unit/buff_rdata/dout_vld_reg_0                                                                                                                                                                                                          | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/dout_reg[1]_1                                                                                                                              |                5 |             16 |         3.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/E[0]                                                                                                                             | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                2 |             16 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mac_muladd_16s_16s_33s_33_4_1_U155/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/E[0]                                                                                                                  |                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mac_muladd_16s_16s_33s_33_4_1_U154/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/ap_CS_fsm_reg[18]                                                                                                     |                                                                                                                                                                                                                                   |                2 |             16 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_328/grp_load_input_buffer_c2_fu_395/ap_CS_fsm_state1                                                                                                                                                                                             |                                                                                                                                                                                                                                   |                8 |             16 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/weights_m_axi_U/load_unit/buff_rdata/bus_wide_gen.split_cnt_buf_reg[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                   |                5 |             16 |         3.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mac_muladd_16s_16s_33s_33_4_1_U150/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/CEA1                                                                                                                  |                                                                                                                                                                                                                                   |                9 |             16 |         1.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mac_muladd_16s_16s_33s_33_4_1_U149/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/E[0]                                                                                                                  |                                                                                                                                                                                                                                   |                6 |             16 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mac_muladd_16s_16s_33s_33_4_1_U148/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/E[0]                                                                                                                  |                                                                                                                                                                                                                                   |                6 |             16 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mac_muladd_16s_16s_33s_33_4_1_U146/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/E[0]                                                                                                                  |                                                                                                                                                                                                                                   |                5 |             16 |         3.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mac_muladd_16s_16s_33s_33_4_1_U145/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/E[0]                                                                                                                  |                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mac_muladd_16s_16s_33s_33_4_1_U144/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/E[0]                                                                                                                  |                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mac_muladd_16s_16s_33s_33_4_1_U125/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/E[0]                                                                                                                  |                                                                                                                                                                                                                                   |                2 |             16 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mac_muladd_16s_16s_33s_33_4_1_U124/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/CEA1                                                                                                                  |                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mac_muladd_16s_16s_33s_33_4_1_U123/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/E[0]                                                                                                                  |                                                                                                                                                                                                                                   |                2 |             16 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mac_muladd_16s_16s_32s_33_4_1_U75/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/CEB1                                                                                                                   |                                                                                                                                                                                                                                   |                5 |             16 |         3.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mac_muladd_16s_16s_31ns_31_4_1_U706/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/CEA1                                                                                                                 |                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mac_muladd_16s_16s_31ns_31_4_1_U711/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/CEP                                                                                                                  |                                                                                                                                                                                                                                   |                2 |             16 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mac_muladd_16s_16s_33s_33_4_1_U121/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/E[0]                                                                                                                  |                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mac_muladd_16s_16s_31ns_31_4_1_U734/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/E[0]                                                                                                                 |                                                                                                                                                                                                                                   |                8 |             16 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_328/grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_463/ap_CS_fsm_reg[13][0]                                                                                                                                                                                |                                                                                                                                                                                                                                   |                8 |             16 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/weights_m_axi_U/load_unit/ap_block_pp0_stage0_subdone                                                                                                                                                                                                         |                                                                                                                                                                                                                                   |                7 |             17 |         2.43 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/store_unit/buff_wdata/E[0]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                   |               17 |             17 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/store_unit/buff_wdata/full_n_reg_1[0]                                                                                                                                                                                                        |                                                                                                                                                                                                                                   |               17 |             17 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/bus_write/wreq_throttle/data_fifo/raddr[7]_i_1__0_n_0                                                                                                                                                                                        | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                2 |             17 |         8.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_328/grp_load_input_buffer_c2_fu_395/grp_load_input_buffer_c2_Pipeline_BH_fu_120/flow_control_loop_pipe_sequential_init_U/bh_fu_186                                                                                                               |                                                                                                                                                                                                                                   |                5 |             17 |         3.40 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/store_unit/buff_wdata/full_n_reg_2[0]                                                                                                                                                                                                        |                                                                                                                                                                                                                                   |                7 |             17 |         2.43 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/weights_m_axi_U/load_unit/E[0]                                                                                                                                                                                                                                |                                                                                                                                                                                                                                   |                5 |             17 |         3.40 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/store_unit/buff_wdata/E[0]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                   |               10 |             17 |         1.70 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/add_ln59_7_reg_66900                                                                                                                                                                                    |                                                                                                                                                                                                                                   |                3 |             17 |         5.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/store_unit/buff_wdata/ap_block_pp0_stage0_subdone                                                                                                                                                                                            |                                                                                                                                                                                                                                   |                7 |             17 |         2.43 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/store_unit/buff_wdata/full_n_reg_1[0]                                                                                                                                                                                                        |                                                                                                                                                                                                                                   |               10 |             17 |         1.70 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_3/inst/clk_map/psr_aclk/U0/interconnect_aresetn[0]                                                                                                                                                             |                4 |             18 |         4.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/interconnect_aresetn[0]                                                                                                                                                               |                6 |             18 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_227/bin_fu_86                                                                                                                                                                                        | design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_227/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                               |                5 |             18 |         3.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_write/fifo_burst/dout_vld_reg_2[0]                                                                                                                                                                                                       | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/SR[0]                                                                                                                                     |                3 |             18 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout_vld_reg_1[0]                                                                                                                                                                             | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_write/wreq_throttle/data_fifo/SR[0]                                                                                                                                                  |                5 |             18 |         3.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/bus_write/fifo_burst/dout_vld_reg_2[0]                                                                                                                                                                                                       | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/SR[0]                                                                                                                                     |                5 |             18 |         3.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout_vld_reg_1[0]                                                                                                                                                                             | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/bus_write/wreq_throttle/data_fifo/SR[0]                                                                                                                                                  |                6 |             18 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/flow_control_loop_pipe_sequential_init_U/indvar_flatten226_fu_308                                                                                                                                      |                                                                                                                                                                                                                                   |                6 |             19 |         3.17 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                   |                5 |             20 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                            |                                                                                                                                                                                                                                   |                4 |             20 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                   |                5 |             20 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                                              |                                                                                                                                                                                                                                   |                7 |             20 |         2.86 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                   |                5 |             20 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                   |                7 |             21 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mac_muladd_16s_16s_32s_33_4_1_U89/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/ap_CS_fsm_reg[9]                                                                                                       |                                                                                                                                                                                                                                   |               16 |             22 |         1.38 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_328/grp_conv2_Pipeline_4_fu_605/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                                                                    | design_1_i/srcnn_0/inst/grp_conv2_fu_328/grp_conv2_Pipeline_4_fu_605/flow_control_loop_pipe_sequential_init_U/grp_conv2_Pipeline_4_fu_605_ap_start_reg_reg_1[0]                                                                   |                5 |             24 |         4.80 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_328/grp_conv2_Pipeline_6_fu_680/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                                                                    | design_1_i/srcnn_0/inst/grp_conv2_fu_328/grp_conv2_Pipeline_6_fu_680/flow_control_loop_pipe_sequential_init_U/grp_conv2_Pipeline_6_fu_680_ap_start_reg_reg_1[0]                                                                   |                5 |             24 |         4.80 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_328/grp_conv2_Pipeline_BW5_fu_754/p_30_in                                                                                                                                                                                                        | design_1_i/srcnn_0/inst/grp_conv2_fu_328/grp_conv2_Pipeline_BW5_fu_754/flow_control_loop_pipe_sequential_init_U/ap_loop_init                                                                                                      |                4 |             24 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_328/grp_conv2_Pipeline_BW6_fu_789/p_30_in                                                                                                                                                                                                        | design_1_i/srcnn_0/inst/grp_conv2_fu_328/grp_conv2_Pipeline_BW6_fu_789/flow_control_loop_pipe_sequential_init_U/ap_loop_init                                                                                                      |                4 |             24 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_328/grp_conv2_Pipeline_BW_fu_718/p_30_in                                                                                                                                                                                                         | design_1_i/srcnn_0/inst/grp_conv2_fu_328/grp_conv2_Pipeline_BW_fu_718/flow_control_loop_pipe_sequential_init_U/ap_loop_init                                                                                                       |                4 |             24 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_BW_fu_897/p_2_in                                                                                                                                                                                                          | design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_BW_fu_897/flow_control_loop_pipe_sequential_init_U/ap_loop_init                                                                                                       |                4 |             24 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_BW8_fu_908/p_2_in                                                                                                                                                                                                         | design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_BW8_fu_908/flow_control_loop_pipe_sequential_init_U/ap_loop_init                                                                                                      |                4 |             24 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_5_fu_883/flow_control_loop_pipe_sequential_init_U/loop_index_1_i980_fu_86_reg[6]_0                                                                                                                                        |                                                                                                                                                                                                                                   |                5 |             24 |         4.80 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_3_fu_856/flow_control_loop_pipe_sequential_init_U/loop_index_0_i972_fu_86                                                                                                                                                 |                                                                                                                                                                                                                                   |                5 |             24 |         4.80 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_328/grp_conv2_Pipeline_RELU4_fu_643/conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_10_reg_6350                                                                                                                                     |                                                                                                                                                                                                                                   |                8 |             25 |         3.12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_RELU7_fu_870/bw_3_fu_80                                                                                                                                                                                                   | design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_RELU7_fu_870/flow_control_loop_pipe_sequential_init_U/grp_conv1_Pipeline_RELU7_fu_870_ap_start_reg_reg[0]                                                             |                5 |             25 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_RELU_fu_843/bw_fu_80                                                                                                                                                                                                      | design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_RELU_fu_843/flow_control_loop_pipe_sequential_init_U/grp_conv1_Pipeline_RELU_fu_843_ap_start_reg_reg[0]                                                               |                5 |             25 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_328/grp_conv2_Pipeline_RELU4_fu_643/bw_2_fu_130                                                                                                                                                                                                  | design_1_i/srcnn_0/inst/grp_conv2_fu_328/grp_conv2_Pipeline_RELU4_fu_643/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0][0]                                                                                             |                5 |             25 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_328/grp_conv2_Pipeline_RELU_fu_568/conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_30_reg_6350                                                                                                                                      |                                                                                                                                                                                                                                   |                8 |             25 |         3.12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_328/grp_conv2_Pipeline_RELU_fu_568/bw_fu_130                                                                                                                                                                                                     | design_1_i/srcnn_0/inst/grp_conv2_fu_328/grp_conv2_Pipeline_RELU_fu_568/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0][0]                                                                                              |                5 |             25 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mac_muladd_16s_16s_31ns_31_4_1_U725/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/CEP                                                                                                                  |                                                                                                                                                                                                                                   |               11 |             25 |         2.27 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_2/inst/clk_map/psr_aclk/U0/interconnect_aresetn[0]                                                                                                                                                             |                8 |             27 |         3.38 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/interconnect_aresetn[0]                                                                                                                                                             |                8 |             27 |         3.38 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                  |                                                                                                                                                                                                                                   |                3 |             28 |         9.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state_reg[0][0]                                        |                                                                                                                                                                                                                                   |                5 |             28 |         5.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state_reg[0][0]                                          |                                                                                                                                                                                                                                   |                6 |             29 |         4.83 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                    |                                                                                                                                                                                                                                   |                3 |             29 |         9.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/p_22_in                                                                                                                                                                                       | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/ap_rst_n_1                                                                                                                                |                4 |             30 |         7.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/p_22_in                                                                                                                                                                                       | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/ap_rst_n_1                                                                                                                                |                4 |             30 |         7.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_RELU_fu_843/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_14_reg_3560                                                                                                                                     |                                                                                                                                                                                                                                   |                6 |             31 |         5.17 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_RELU7_fu_870/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_10_reg_3660                                                                                                                                    |                                                                                                                                                                                                                                   |                5 |             31 |         6.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/control_s_axi_U/int_conv2_biases[31]_i_1_n_0                                                                                                                                                                                                                  | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |               18 |             32 |         1.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mac_muladd_16s_16s_33s_33_4_1_U259/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/CEC                                                                                                                   |                                                                                                                                                                                                                                   |                4 |             32 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/biases_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/dout_vld_reg_1[0]                                                                                                                                                                                |                                                                                                                                                                                                                                   |                8 |             32 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_16s_16s_32_1_1_U41/CEA1                                                                                                                                                                            |                                                                                                                                                                                                                                   |                9 |             32 |         3.56 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/control_s_axi_U/int_conv2_output_ftmap[63]_i_1_n_0                                                                                                                                                                                                            | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |               20 |             32 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/control_s_axi_U/int_conv3_biases[31]_i_1_n_0                                                                                                                                                                                                                  | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |               15 |             32 |         2.13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/pop                                                                                                                                                                                           | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                2 |             32 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_2[0]                                                                                                                  | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                               |               19 |             32 |         1.68 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/ap_CS_fsm_pp0_stage3                                                                                                                                                                                   |                                                                                                                                                                                                                                   |                4 |             32 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/control_s_axi_U/int_conv2_weights[63]_i_1_n_0                                                                                                                                                                                                                 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |               21 |             32 |         1.52 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/control_s_axi_U/int_conv1_weights[63]_i_1_n_0                                                                                                                                                                                                                 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |               20 |             32 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/control_s_axi_U/int_conv3_weights[63]_i_1_n_0                                                                                                                                                                                                                 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |               20 |             32 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/ap_CS_fsm_reg[13]_20                                                                                                                                                                                    |                                                                                                                                                                                                                                   |                2 |             32 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/trunc_ln114_reg_2568_reg[0]                                                                                                                                                                            |                                                                                                                                                                                                                                   |                2 |             32 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mac_muladd_16s_16s_33s_33_4_1_U93/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/ap_enable_reg_pp0_iter0_reg_reg[0]                                                                                     |                                                                                                                                                                                                                                   |                8 |             32 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/control_s_axi_U/int_conv2_biases[63]_i_1_n_0                                                                                                                                                                                                                  | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |               18 |             32 |         1.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/control_s_axi_U/int_conv1_output_ftmap[31]_i_1_n_0                                                                                                                                                                                                            | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |               21 |             32 |         1.52 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/control_s_axi_U/int_conv3_weights[31]_i_1_n_0                                                                                                                                                                                                                 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |               20 |             32 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_3[0]                                                                                                                  | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                               |               19 |             32 |         1.68 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mac_muladd_16s_16s_33s_33_4_1_U234/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/CEA1                                                                                                                  |                                                                                                                                                                                                                                   |                6 |             32 |         5.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mac_muladd_16s_16s_33s_33_4_1_U233/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/E[0]                                                                                                                  |                                                                                                                                                                                                                                   |                5 |             32 |         6.40 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mac_muladd_16s_16s_33s_33_4_1_U228/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/E[0]                                                                                                                  |                                                                                                                                                                                                                                   |                4 |             32 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mac_muladd_16s_16s_33s_33_4_1_U227/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/E[0]                                                                                                                  |                                                                                                                                                                                                                                   |                6 |             32 |         5.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/control_s_axi_U/int_conv2_output_ftmap[31]_i_1_n_0                                                                                                                                                                                                            | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |               20 |             32 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mac_muladd_16s_16s_33s_33_4_1_U202/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/CEA1                                                                                                                  |                                                                                                                                                                                                                                   |                8 |             32 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mac_muladd_16s_16s_33s_33_4_1_U201/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/E[0]                                                                                                                  |                                                                                                                                                                                                                                   |                4 |             32 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mac_muladd_16s_16s_33s_33_4_1_U199/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/E[0]                                                                                                                  |                                                                                                                                                                                                                                   |                2 |             32 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_1[0]                                                                                                                  | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                               |               19 |             32 |         1.68 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/control_s_axi_U/ar_hs                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                   |               24 |             32 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/control_s_axi_U/int_conv1_biases[31]_i_1_n_0                                                                                                                                                                                                                  | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |               18 |             32 |         1.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                       |                                                                                                                                                                                                                                   |                5 |             32 |         6.40 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mac_muladd_16s_16s_33s_33_4_1_U148/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/ap_enable_reg_pp0_iter0_reg_reg[0]                                                                                    |                                                                                                                                                                                                                                   |                9 |             32 |         3.56 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/control_s_axi_U/int_conv2_weights[31]_i_1_n_0                                                                                                                                                                                                                 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |               21 |             32 |         1.52 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/control_s_axi_U/int_output_ftmap[31]_i_1_n_0                                                                                                                                                                                                                  | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |               21 |             32 |         1.52 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/control_s_axi_U/int_conv1_weights[31]_i_1_n_0                                                                                                                                                                                                                 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |               20 |             32 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/control_s_axi_U/int_conv1_biases[63]_i_1_n_0                                                                                                                                                                                                                  | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |               18 |             32 |         1.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_0[0]                                                                                                                  | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                               |               16 |             32 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/control_s_axi_U/int_conv1_output_ftmap[63]_i_1_n_0                                                                                                                                                                                                            | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |               21 |             32 |         1.52 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/control_s_axi_U/int_output_ftmap[63]_i_1_n_0                                                                                                                                                                                                                  | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |               21 |             32 |         1.52 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/pop                                                                                                                                                                                           | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                2 |             32 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_328/grp_conv2_Pipeline_OUT_ROW_COL_fu_472/mul_8ns_10ns_17_1_1_U416/ap_CS_fsm_reg[46]                                                                                                                                                             |                                                                                                                                                                                                                                   |                4 |             32 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/control_s_axi_U/int_input_ftmap[31]_i_1_n_0                                                                                                                                                                                                                   | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |               20 |             32 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/control_s_axi_U/int_input_ftmap[63]_i_1_n_0                                                                                                                                                                                                                   | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |               20 |             32 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/trunc_ln114_reg_2568_reg[0]_2                                                                                                                                                                          |                                                                                                                                                                                                                                   |                4 |             32 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/trunc_ln114_reg_2568_reg[0]_1                                                                                                                                                                          |                                                                                                                                                                                                                                   |                2 |             32 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/trunc_ln114_reg_2568_reg[0]_0                                                                                                                                                                          |                                                                                                                                                                                                                                   |                4 |             32 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/control_s_axi_U/int_conv3_biases[63]_i_1_n_0                                                                                                                                                                                                                  | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |               15 |             32 |         2.13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                   |                8 |             33 |         4.12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                                                               |                                                                                                                                                                                                                                   |                8 |             33 |         4.12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/add_ln59_5_reg_65580                                                                                                                                                                                    |                                                                                                                                                                                                                                   |                5 |             33 |         6.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                                                                                                                    |                                                                                                                                                                                                                                   |               14 |             33 |         2.36 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mac_muladd_16s_16s_31ns_31_4_1_U738/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/CEB1                                                                                                                 |                                                                                                                                                                                                                                   |                5 |             33 |         6.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/weights_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                9 |             33 |         3.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/biases_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                                                                                                                      |                                                                                                                                                                                                                                   |               11 |             33 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                                                                                                                    |                                                                                                                                                                                                                                   |               14 |             33 |         2.36 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                                                                                                                    |                                                                                                                                                                                                                                   |               10 |             33 |         3.30 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                                                                                                                    |                                                                                                                                                                                                                                   |               10 |             33 |         3.30 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/biases_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                                                                                                                      |                                                                                                                                                                                                                                   |               11 |             33 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/weights_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                9 |             33 |         3.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          |                                                                                                                                                                                                                                   |                3 |             34 |        11.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            |                                                                                                                                                                                                                                   |                3 |             34 |        11.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/ap_CS_fsm_pp0_stage3                                                                                                                                                                                    |                                                                                                                                                                                                                                   |                7 |             35 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][4][userdata][7]_i_1_n_0                                                                                                                            |                                                                                                                                                                                                                                   |                9 |             36 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][8][userdata][7]_i_1_n_0                                                                                                                            |                                                                                                                                                                                                                                   |               10 |             36 |         3.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum61_out                                                                                                                                                     |                                                                                                                                                                                                                                   |                9 |             36 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum                                                                                                                                                           |                                                                                                                                                                                                                                   |               11 |             36 |         3.27 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][8][userdata][7]_i_1_n_0                                                                                                                            |                                                                                                                                                                                                                                   |               14 |             36 |         2.57 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum                                                                                                                                                           |                                                                                                                                                                                                                                   |               15 |             36 |         2.40 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][4][userdata][7]_i_1_n_0                                                                                                                            |                                                                                                                                                                                                                                   |               13 |             36 |         2.77 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/bus_write/fifo_burst/data_buf                                                                                                                                                                                                                | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/bus_write/fifo_burst/ap_rst_n_0                                                                                                                                                          |                8 |             36 |         4.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum61_out                                                                                                                                                     |                                                                                                                                                                                                                                   |                9 |             36 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_write/fifo_burst/data_buf                                                                                                                                                                                                                | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_write/fifo_burst/ap_rst_n_0                                                                                                                                                          |               10 |             36 |         3.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              |                                                                                                                                                                                                                                   |               11 |             37 |         3.36 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/pop                                                                                                                                                                                             | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |               12 |             37 |         3.08 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/pop                                                                                                                                                                                             | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |               10 |             37 |         3.70 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            |                                                                                                                                                                                                                                   |               12 |             37 |         3.08 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_load_input_buffer_c3_fu_215/add_ln99_4_reg_4138_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |               13 |             40 |         3.08 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/col_fu_198017_out                                                                                                                                                                                       | design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0[0]                                                                                  |               17 |             41 |         2.41 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mac_muladd_16s_16s_31ns_31_4_1_U687/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/CEP                                                                                                                  |                                                                                                                                                                                                                                   |               18 |             41 |         2.28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/zext_ln54_9_reg_14161_reg0                                                                                                                                                                             |                                                                                                                                                                                                                                   |               36 |             44 |         1.22 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/ap_CS_fsm_pp0_stage2                                                                                                                                                                                    |                                                                                                                                                                                                                                   |               14 |             44 |         3.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/zext_ln54_11_reg_14268_reg0                                                                                                                                                                            |                                                                                                                                                                                                                                   |               38 |             44 |         1.16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mac_muladd_16s_16s_31ns_31_4_1_U705/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/CEP                                                                                                                  |                                                                                                                                                                                                                                   |               15 |             46 |         3.07 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_328/grp_conv2_Pipeline_OUT_ROW_COL_fu_472/c_fu_19800_out                                                                                                                                                                                         | design_1_i/srcnn_0/inst/grp_conv2_fu_328/grp_conv2_Pipeline_OUT_ROW_COL_fu_472/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0[0]                                                                                 |               16 |             47 |         2.94 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/reg_3905142_out                                                                                                                                                                                        |                                                                                                                                                                                                                                   |               12 |             48 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_16s_16s_32_1_1_U42/CEA1                                                                                                                                                                            |                                                                                                                                                                                                                                   |               13 |             48 |         3.69 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_ln39_1_reg_139210                                                                                                                                                                                  |                                                                                                                                                                                                                                   |               30 |             51 |         1.70 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/weights_m_axi_U/bus_read/rreq_burst_conv/rs_req/state_reg[0]_0[0]                                                                                                                                                                                             | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                7 |             52 |         7.43 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_write/wreq_burst_conv/rs_req/state_reg[0]_0[0]                                                                                                                                                                                           | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                7 |             52 |         7.43 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/ap_CS_fsm_pp0_stage1                                                                                                                                                                                   |                                                                                                                                                                                                                                   |                9 |             52 |         5.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/bus_read/rreq_burst_conv/rs_req/state_reg[0]_0[0]                                                                                                                                                                                            | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                8 |             52 |         6.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/biases_m_axi_U/bus_read/rreq_burst_conv/rs_req/E[0]                                                                                                                                                                                                           | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                9 |             52 |         5.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_read/rreq_burst_conv/rs_req/state_reg[0]_0[0]                                                                                                                                                                                            | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                8 |             52 |         6.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/bus_write/wreq_burst_conv/rs_req/state_reg[0]_0[0]                                                                                                                                                                                           | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                8 |             52 |         6.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/bus_read/rreq_burst_conv/p_13_in                                                                                                                                                                                                             | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |               15 |             53 |         3.53 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_write/wreq_burst_conv/p_13_in                                                                                                                                                                                                            | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |               15 |             53 |         3.53 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_read/rreq_burst_conv/p_13_in                                                                                                                                                                                                             | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |               13 |             53 |         4.08 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/weights_m_axi_U/bus_read/rreq_burst_conv/p_13_in                                                                                                                                                                                                              | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |               11 |             53 |         4.82 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/bus_write/wreq_burst_conv/p_13_in                                                                                                                                                                                                            | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |               13 |             53 |         4.08 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/ap_CS_fsm_pp0_stage1                                                                                                                                                                                    |                                                                                                                                                                                                                                   |               23 |             57 |         2.48 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mac_muladd_16s_16s_31ns_31_4_1_U683/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/CEP                                                                                                                  |                                                                                                                                                                                                                                   |               28 |             57 |         2.04 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mac_muladd_16s_16s_33s_33_4_1_U150/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/E[0]                                                                                                                  |                                                                                                                                                                                                                                   |               49 |             58 |         1.18 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |               19 |             59 |         3.11 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |               18 |             59 |         3.28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_328/ap_CS_fsm_state1                                                                                                                                                                                                                             |                                                                                                                                                                                                                                   |               34 |             63 |         1.85 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/biases_m_axi_U/bus_read/rreq_burst_conv/rs_req/full_n_reg                                                                                                                                                                                                     | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |               15 |             63 |         4.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_292/ap_NS_fsm120_out                                                                                                                                                                                                                             |                                                                                                                                                                                                                                   |                8 |             63 |         7.88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_292/ap_NS_fsm129_out                                                                                                                                                                                                                             | design_1_i/srcnn_0/inst/grp_conv1_fu_292/bh_reg_617                                                                                                                                                                               |                8 |             63 |         7.88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_328/grp_load_input_buffer_c2_fu_395/grp_load_input_buffer_c2_Pipeline_BH_fu_120/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                    |                                                                                                                                                                                                                                   |                8 |             63 |         7.88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_328/grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_463/p_0_in__0                                                                                                                                                                                           |                                                                                                                                                                                                                                   |                8 |             64 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mac_muladd_16s_16s_33s_33_4_1_U205/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/CEA1                                                                                                                  |                                                                                                                                                                                                                                   |               18 |             64 |         3.56 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_436/add_ln136_reg_6540                                                                                                                                                                                                                           |                                                                                                                                                                                                                                   |               20 |             65 |         3.25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/biases_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/pop                                                                                                                                                                                                             | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                5 |             65 |        13.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_292/push                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                   |                5 |             65 |        13.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/biases_m_axi_U/bus_read/rreq_burst_conv/E[0]                                                                                                                                                                                                                  | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |               15 |             66 |         4.40 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_328/add_ln107_reg_13780                                                                                                                                                                                                                          |                                                                                                                                                                                                                                   |               11 |             66 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_292/ap_NS_fsm127_out                                                                                                                                                                                                                             |                                                                                                                                                                                                                                   |                9 |             66 |         7.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_292/weights_addr_reg_26060                                                                                                                                                                                                                       |                                                                                                                                                                                                                                   |                9 |             66 |         7.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_292/add_ln134_reg_27660                                                                                                                                                                                                                          |                                                                                                                                                                                                                                   |               24 |             68 |         2.83 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_load_input_buffer_c3_fu_215/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                                                                |                                                                                                                                                                                                                                   |                9 |             69 |         7.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/weights_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/push                                                                                                                                                                                                           |                                                                                                                                                                                                                                   |                5 |             69 |        13.80 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/weights_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/pop                                                                                                                                                                                                            | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                5 |             69 |        13.80 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_write/wreq_throttle/rs_req/flying_req0                                                                                                                                                                                                   |                                                                                                                                                                                                                                   |               23 |             70 |         3.04 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/bus_read/rreq_burst_conv/rs_req/E[0]                                                                                                                                                                                                         | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |               19 |             70 |         3.68 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_read/rreq_burst_conv/rs_req/E[0]                                                                                                                                                                                                         | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |               18 |             70 |         3.89 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/push                                                                                                                                                                                             |                                                                                                                                                                                                                                   |                5 |             70 |        14.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/push                                                                                                                                                                                             |                                                                                                                                                                                                                                   |                5 |             70 |        14.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/pop                                                                                                                                                                                              | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                5 |             70 |        14.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_write/wreq_throttle/rs_req/load_p1                                                                                                                                                                                                       |                                                                                                                                                                                                                                   |               20 |             70 |         3.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/bus_write/wreq_throttle/rs_req/load_p1                                                                                                                                                                                                       |                                                                                                                                                                                                                                   |               12 |             70 |         5.83 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_write/wreq_burst_conv/rs_req/E[0]                                                                                                                                                                                                        | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |               19 |             70 |         3.68 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/weights_m_axi_U/bus_read/rreq_burst_conv/rs_req/E[0]                                                                                                                                                                                                          | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |               14 |             70 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/bus_write/wreq_burst_conv/rs_req/E[0]                                                                                                                                                                                                        | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |               17 |             70 |         4.12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/pop                                                                                                                                                                                              | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                5 |             70 |        14.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/bus_write/wreq_throttle/rs_req/flying_req0                                                                                                                                                                                                   |                                                                                                                                                                                                                                   |               12 |             70 |         5.83 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_328/grp_conv2_Pipeline_RELU4_fu_643/flow_control_loop_pipe_sequential_init_U/push_2                                                                                                                                                              |                                                                                                                                                                                                                                   |                5 |             71 |        14.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/pop                                                                                                                                                                                                           | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                5 |             71 |        14.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_load_input_buffer_c3_fu_215/push_2                                                                                                                                                                                                       |                                                                                                                                                                                                                                   |                5 |             71 |        14.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_RELU_fu_250/flow_control_loop_pipe_sequential_init_U/push                                                                                                                                                                 |                                                                                                                                                                                                                                   |                5 |             71 |        14.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/pop                                                                                                                                                                                                           | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                6 |             71 |        11.83 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_436/ap_CS_fsm_state1                                                                                                                                                                                                                             |                                                                                                                                                                                                                                   |               32 |             71 |         2.22 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_328/grp_load_input_buffer_c2_fu_395/grp_load_input_buffer_c2_Pipeline_BH_fu_120/push                                                                                                                                                             |                                                                                                                                                                                                                                   |                6 |             71 |        11.83 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/pop                                                                                                                                                                                                          | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                5 |             71 |        14.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/pop                                                                                                                                                                                                          | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                5 |             71 |        14.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/skid_buffer[1144]_i_1_n_0                                                                                                                  |                                                                                                                                                                                                                                   |               15 |             74 |         4.93 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                                                                                                 |                                                                                                                                                                                                                                   |               15 |             74 |         4.93 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/add_ln54_3_reg_52530                                                                                                                                                                                    |                                                                                                                                                                                                                                   |               38 |             75 |         1.97 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/ap_CS_fsm_pp0_stage0                                                                                                                                                                                   |                                                                                                                                                                                                                                   |               26 |             76 |         2.92 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/m_vector_i[1124]_i_1_n_0                                                                                                                 |                                                                                                                                                                                                                                   |               17 |             82 |         4.82 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i[1124]_i_1__0_n_0                                                                                                              |                                                                                                                                                                                                                                   |               12 |             82 |         6.83 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                             |                                                                                                                                                                                                                                   |               15 |             82 |         5.47 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_3/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                                                                                               |                                                                                                                                                                                                                                   |               15 |             82 |         5.47 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/m_vector_i[1124]_i_1_n_0                                                                                                                 |                                                                                                                                                                                                                                   |               21 |             82 |         3.90 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                             |                                                                                                                                                                                                                                   |               16 |             82 |         5.12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i[1124]_i_1__0_n_0                                                                                                              |                                                                                                                                                                                                                                   |               14 |             82 |         5.86 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/skid_buffer[1144]_i_1_n_0                                                                                                                |                                                                                                                                                                                                                                   |               22 |             82 |         3.73 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_3/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/skid_buffer[1144]_i_1_n_0                                                                                                                |                                                                                                                                                                                                                                   |               18 |             82 |         4.56 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/skid_buffer[1144]_i_1_n_0                                                                                                                |                                                                                                                                                                                                                                   |               19 |             82 |         4.32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/ap_CS_fsm_pp0_stage2                                                                                                                                                                                   |                                                                                                                                                                                                                                   |               14 |             84 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                    | design_1_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                |               11 |             85 |         7.73 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                    | design_1_i/axi_smc_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                |               10 |             85 |         8.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                      | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |               12 |             91 |         7.58 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_3/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                    | design_1_i/axi_smc_3/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                |               12 |             91 |         7.58 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                    | design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                |               12 |             91 |         7.58 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                    | design_1_i/axi_smc_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                |               11 |             91 |         8.27 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/full_n_reg[0]                                                                                                                                                                                 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |               22 |             94 |         4.27 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_read/rreq_burst_conv/rs_req/load_p1                                                                                                                                                                                                      |                                                                                                                                                                                                                                   |               25 |             94 |         3.76 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/load_unit/fifo_rreq/E[0]                                                                                                                                                                                                                     | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |               21 |             94 |         4.48 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mac_muladd_16s_16s_31ns_31_4_1_U736/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/ap_CS_fsm_reg[15]                                                                                                    |                                                                                                                                                                                                                                   |               15 |             94 |         6.27 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_write/wreq_burst_conv/rs_req/load_p1                                                                                                                                                                                                     |                                                                                                                                                                                                                                   |               23 |             94 |         4.09 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/weights_m_axi_U/bus_read/rreq_burst_conv/rs_req/load_p1                                                                                                                                                                                                       |                                                                                                                                                                                                                                   |               14 |             94 |         6.71 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/full_n_reg[0]                                                                                                                                                                                 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |               17 |             94 |         5.53 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/bus_read/rreq_burst_conv/rs_req/load_p1                                                                                                                                                                                                      |                                                                                                                                                                                                                                   |               15 |             94 |         6.27 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/load_unit/fifo_rreq/E[0]                                                                                                                                                                                                                     | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |               18 |             94 |         5.22 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/weights_m_axi_U/load_unit/fifo_rreq/E[0]                                                                                                                                                                                                                      | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |               15 |             94 |         6.27 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/bus_write/wreq_burst_conv/rs_req/load_p1                                                                                                                                                                                                     |                                                                                                                                                                                                                                   |               14 |             94 |         6.71 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/weights_m_axi_U/load_unit/bus_wide_gen.rreq_offset/sel                                                                                                                                                                                                        |                                                                                                                                                                                                                                   |               15 |             96 |         6.40 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/biases_m_axi_U/bus_read/rreq_burst_conv/rs_req/load_p1                                                                                                                                                                                                        |                                                                                                                                                                                                                                   |               21 |             96 |         4.57 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/load_unit/bus_wide_gen.rreq_offset/sel                                                                                                                                                                                                       |                                                                                                                                                                                                                                   |               27 |             96 |         3.56 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/biases_m_axi_U/load_unit/fifo_rreq/E[0]                                                                                                                                                                                                                       | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |               19 |             96 |         5.05 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/load_unit/bus_wide_gen.rreq_offset/sel                                                                                                                                                                                                       |                                                                                                                                                                                                                                   |               17 |             96 |         5.65 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/biases_m_axi_U/load_unit/bus_wide_gen.rreq_offset/full_n_reg_1                                                                                                                                                                                                |                                                                                                                                                                                                                                   |               22 |            100 |         4.55 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_292/ap_NS_fsm131_out                                                                                                                                                                                                                             |                                                                                                                                                                                                                                   |               16 |            126 |         7.88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/full_n_reg_1                                                                                                                                                                                             |                                                                                                                                                                                                                                   |               25 |            126 |         5.04 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_RELU_fu_843_ap_start_reg0                                                                                                                                                                                                 |                                                                                                                                                                                                                                   |               16 |            126 |         7.88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/full_n_reg_1                                                                                                                                                                                             |                                                                                                                                                                                                                                   |               16 |            126 |         7.88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_328/add_ln110_reg_13110                                                                                                                                                                                                                          |                                                                                                                                                                                                                                   |               16 |            127 |         7.94 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_292/add_ln137_reg_26990                                                                                                                                                                                                                          |                                                                                                                                                                                                                                   |               16 |            127 |         7.94 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/ap_CS_fsm_reg[74]                                                                                                                                                                                      |                                                                                                                                                                                                                                   |               16 |            128 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_227/ap_CS_fsm_reg[11]_1                                                                                                                                                                              |                                                                                                                                                                                                                                   |               16 |            128 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_RELU_fu_250_ap_start_reg0                                                                                                                                                                                                 |                                                                                                                                                                                                                                   |               18 |            128 |         7.11 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/ap_enable_reg_pp0_iter2_reg                                                                                                                                                                             |                                                                                                                                                                                                                                   |               16 |            128 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/ap_CS_fsm_reg[74]_0                                                                                                                                                                                    |                                                                                                                                                                                                                                   |               16 |            128 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                        |                                                                                                                                                                                                                                   |                8 |            128 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/ap_enable_reg_pp0_iter2_reg_0                                                                                                                                                                           |                                                                                                                                                                                                                                   |               16 |            128 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                        |                                                                                                                                                                                                                                   |                8 |            128 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_328/grp_conv2_Pipeline_RELU_fu_568_ap_start_reg0                                                                                                                                                                                                 |                                                                                                                                                                                                                                   |               19 |            135 |         7.11 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                     | design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                 |               14 |            139 |         9.93 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_3/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                     | design_1_i/axi_smc_3/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                 |               12 |            139 |        11.58 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                   |               13 |            139 |        10.69 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                     | design_1_i/axi_smc_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                 |               12 |            139 |        11.58 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/biases_m_axi_U/bus_read/rreq_burst_conv/rs_req/next_req                                                                                                                                                                                                       | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |               25 |            144 |         5.76 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/weights_m_axi_U/bus_read/rreq_burst_conv/rs_req/next_req                                                                                                                                                                                                      | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |               23 |            144 |         6.26 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                        |                                                                                                                                                                                                                                   |                9 |            144 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_3/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                        |                                                                                                                                                                                                                                   |                9 |            144 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                        |                                                                                                                                                                                                                                   |                9 |            144 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/bus_write/wreq_burst_conv/rs_req/next_req                                                                                                                                                                                                    | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |               29 |            144 |         4.97 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_write/wreq_burst_conv/rs_req/next_req                                                                                                                                                                                                    | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |               32 |            144 |         4.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                          |                                                                                                                                                                                                                                   |                9 |            144 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/bus_read/rreq_burst_conv/rs_req/next_req                                                                                                                                                                                                     | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |               31 |            144 |         4.65 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_read/rreq_burst_conv/rs_req/next_req                                                                                                                                                                                                     | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |               29 |            144 |         4.97 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                     | design_1_i/axi_smc_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                 |               14 |            151 |        10.79 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                     | design_1_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                 |               13 |            151 |        11.62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_292/ap_CS_fsm_state3                                                                                                                                                                                                                             |                                                                                                                                                                                                                                   |               24 |            157 |         6.54 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                         |                                                                                                                                                                                                                                   |               11 |            176 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_3/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                         |                                                                                                                                                                                                                                   |               11 |            176 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                         |                                                                                                                                                                                                                                   |               11 |            176 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                         |                                                                                                                                                                                                                                   |               11 |            176 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                           |                                                                                                                                                                                                                                   |               11 |            176 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                         |                                                                                                                                                                                                                                   |               11 |            176 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_328/grp_load_input_buffer_c2_fu_395/grp_load_input_buffer_c2_Pipeline_BH_fu_120/ap_CS_fsm[255]_i_1__0_n_0                                                                                                                                        | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |               94 |            246 |         2.62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/push                                                                                                                                                                                            |                                                                                                                                                                                                                                   |               37 |            296 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/push                                                                                                                                                                                            |                                                                                                                                                                                                                                   |               37 |            296 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                   |              231 |            478 |         2.07 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/ap_CS_fsm_state1                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                   |              165 |            636 |         3.85 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |              375 |            897 |         2.39 |
+--------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


