==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2015.4
Copyright (C) 2015 Xilinx Inc. All rights reserved.

==============================================================

@I [SYN-201] Setting up clock 'default' with a period of 10ns.
@I [HLS-10] Setting target device to 'xc7z020clg484-1'
@I [HLS-10] Analyzing design file 'gain_stream/.apc/core_gain.cpp' ... 
@I [HLS-10] Validating synthesis directives ...
@I [HLS-10] Starting code transformations ...
@I [HLS-10] Checking synthesizability ...
@I [HLS-111] Elapsed time: 2.56648 seconds; current memory usage: 74 MB.
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'doGain' ...
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'doGain' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.038696 seconds; current memory usage: 74.5 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'doGain' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.00798 seconds; current memory usage: 74.7 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'doGain' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'doGain/inStream_V_data_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'doGain/inStream_V_keep_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'doGain/inStream_V_strb_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'doGain/inStream_V_user_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'doGain/inStream_V_last_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'doGain/inStream_V_id_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'doGain/inStream_V_dest_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'doGain/outStream_V_data_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'doGain/outStream_V_keep_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'doGain/outStream_V_strb_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'doGain/outStream_V_user_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'doGain/outStream_V_last_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'doGain/outStream_V_id_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'doGain/outStream_V_dest_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'doGain/gain' to 's_axilite & ap_none'.
@I [RTGEN-500] Setting interface mode on function 'doGain' to 's_axilite & ap_ctrl_hs'.
@I [RTGEN-100] Generating core module 'doGain_mul_32s_32s_32_6': 1 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'doGain'.
@I [HLS-111] Elapsed time: 0.024441 seconds; current memory usage: 75.1 MB.
@I [RTMG-282] Generating pipelined core: 'doGain_mul_32s_32s_32_6_MulnS_0'
@I [HLS-10] Finished generating all RTL models.
@I [WSYSC-301] Generating RTL SystemC for 'doGain'.
@I [WVHDL-304] Generating RTL VHDL for 'doGain'.
@I [WVLOG-307] Generating RTL Verilog for 'doGain'.
@I [HLS-112] Total elapsed time: 40.47 seconds; peak memory usage: 75.1 MB.
