EXYNOS5_DRD_PHYUTMI	,	V_47
regmap	,	V_94
"Clock rate (%ld) not supported\n"	,	L_10
ENOMEM	,	V_98
phy_usb_instance	,	V_2
dev_get_drvdata	,	F_28
PHYPARAM0_REF_LOSLEVEL	,	V_45
EXYNOS5_FSEL_10MHZ	,	V_11
"ref"	,	L_8
channel	,	V_96
EXYNOS5_DRD_PHYCLKRST	,	V_25
PHYCLKRST_REFCLKSEL_MASK	,	V_26
fail_vbus	,	V_76
dev_info	,	F_36
phy_get_drvdata	,	F_16
PHYCLKRST_FSEL_PIPE_MASK	,	V_28
EXYNOS5_DRD_PHYUTMICLKSEL	,	V_57
"ITP clock from main OSC not specified\n"	,	L_16
phy_provider	,	V_90
pmu_offset_usbdrd1_phy	,	V_100
PHYCLKRST_COMMONONN	,	V_65
dev	,	V_36
"Not a multi-controller usbdrd phy\n"	,	L_21
EXYNOS5_FSEL_24MHZ	,	V_15
PHYCLKRST_SSC_EN	,	V_64
"Failed to get VBUS supply regulator\n"	,	L_23
"Failed to register phy provider\n"	,	L_28
EXYNOS5_DRD_PHYRESUME	,	V_53
MHZ	,	V_10
val	,	V_19
clk	,	V_51
exynos5_usbdrd_pipe3_init	,	F_12
PHYTEST_POWERDOWN_SSP	,	V_42
PHYUTMI_FORCESLEEP	,	V_68
EXYNOS5_FSEL_19MHZ2	,	V_13
phys	,	V_4
regulator_disable	,	F_25
"phy_utmi"	,	L_13
EXYNOS5_DRD_PHYTEST	,	V_41
index	,	V_5
exynos5_usbdrd_utmi_init	,	F_14
of_device_get_match_data	,	F_42
devm_of_phy_provider_register	,	F_50
"Request to power_off usbdrd_phy phy\n"	,	L_5
"itp"	,	L_15
exynos5_usbdrd_phy	,	V_1
node	,	V_88
PHYCLKRST_REF_SSP_EN	,	V_63
exynos5_usbdrd_phy_clk_handle	,	F_31
fail_vbus_boost	,	V_78
EXYNOS5_DRD_PHYPARAM0	,	V_43
EXYNOS5_DRD_PHYPARAM1	,	V_38
extrefclk	,	V_31
of_node	,	V_89
GFP_KERNEL	,	V_97
exynos5_usbdrd_phy_isol	,	F_4
device	,	V_80
syscon_regmap_lookup_by_phandle	,	F_43
ENODEV	,	V_83
"Failed to create usbdrd_phy phy\n"	,	L_27
has_common_clk_gate	,	V_71
EXYNOS5_FSEL_50MHZ	,	V_16
devm_regulator_get	,	F_45
device_node	,	V_87
pmu_offset	,	V_22
PHYPARAM0_REF_USE_PAD	,	V_56
reg_pmu	,	V_20
exynos5_usbdrd_pipe3_set_refclk	,	F_6
exynos5_usbdrd_utmi_set_refclk	,	F_10
of_phandle_args	,	V_81
clk_prepare_enable	,	F_17
"phy_pipe"	,	L_11
devm_ioremap_resource	,	F_41
"Failed to get phy clock\n"	,	L_7
"Failed to get phy reference clock\n"	,	L_9
PHYTEST_POWERDOWN_HSP	,	V_48
i	,	V_95
EPROBE_DEFER	,	V_102
devm_phy_create	,	F_48
regmap_update_bits	,	F_5
"Request to power_on usbdrd_phy phy\n"	,	L_2
EINVAL	,	V_17
PHYUTMICLKSEL_UTMI_CLKSEL	,	V_58
to_usbdrd_phy	,	F_1
vbus_boost	,	V_75
inst	,	V_3
phy_isol	,	V_79
PHYPARAM0_REF_LOSLEVEL_MASK	,	V_44
udelay	,	F_19
vbus	,	V_77
platform_device	,	V_85
ERR_PTR	,	F_30
phy	,	V_49
exynos5_usbdrd_phy_power_off	,	F_26
"unsupported ref clk\n"	,	L_1
exynos5_usbdrd_phy_init	,	F_15
PHYCLKRST_MPLL_MULTIPLIER_MASK	,	V_29
"vbus"	,	L_22
dev_dbg	,	F_9
"Failed to enable VBUS boost supply\n"	,	L_3
exynos5_usbdrd_phy_ops	,	V_103
EXYNOS5_FSEL_9MHZ6	,	V_9
EXYNOS5_FSEL_20MHZ	,	V_14
set_refclk	,	V_61
pdev	,	V_86
exynos5_usbdrd_phy_exit	,	F_21
"Failed to get VBUS boost supply regulator\n"	,	L_25
u32	,	T_1
reg	,	V_7
ref_rate	,	V_84
"Failed to initialize clocks\n"	,	L_17
utmiclk	,	V_73
KHZ	,	V_8
itpclk	,	V_74
pmu_offset_usbdrd0_phy	,	V_101
exynos5_usbdrd_phy_power_on	,	F_22
ret	,	V_50
drv_data	,	V_70
phy_cfg	,	V_59
res	,	V_92
PHYCLKRST_MPLL_MULTIPLIER_19200KHZ_REF	,	V_35
resource	,	V_91
PTR_ERR	,	F_34
exynos5_usbdrd_phy_drvdata	,	V_93
clk_get_rate	,	F_35
exynos5_rate_to_clk	,	F_3
platform_get_resource	,	F_40
PHYCLKRST_MPLL_MULTIPLIER_50M_REF	,	V_32
PHYCLKRST_SSC_REFCLKSEL	,	F_8
dev_set_drvdata	,	F_39
exynos5_usbdrd_phy_xlate	,	F_27
exynos5_usbdrd_phy_probe	,	F_37
devm_kzalloc	,	F_38
EXYNOS4_PHY_ENABLE	,	V_21
of_alias_get_id	,	F_44
PHYCLKRST_FSEL_UTMI_MASK	,	V_37
EXYNOS5_DRD_PHYREG0	,	V_52
dev_vdbg	,	F_47
"Creating usbdrd_phy phy\n"	,	L_26
EXYNOS5_FSEL_12MHZ	,	V_12
EXYNOS5_DRD_LINKSYSTEM	,	V_55
PHYPARAM1_PCS_TXDEEMPH	,	V_40
dev_err	,	F_24
LINKSYSTEM_XHCI_VERSION_CONTROL	,	V_54
EXYNOS5_DRDPHYS_NUM	,	V_82
LINKSYSTEM_FLADJ	,	F_18
rate	,	V_6
PHYUTMI_OTGDISABLE	,	V_46
phy_set_drvdata	,	F_49
PHYPARAM1_PCS_TXDEEMPH_MASK	,	V_39
PHYCLKRST_FSEL	,	F_11
IORESOURCE_MEM	,	V_99
on	,	V_18
phy_drd	,	V_23
ref_clk	,	V_69
readl	,	F_7
devm_clk_get	,	F_32
"Failed to lookup PMU regmap\n"	,	L_19
PHYCLKRST_SSC_REFCLKSEL_MASK	,	V_30
writel	,	F_13
PHYCLKRST_MPLL_MULTIPLIER_20MHZ_REF	,	V_34
clk_disable_unprepare	,	F_20
WARN_ON	,	F_29
dev_warn	,	F_46
reg_phy	,	V_24
"UTMI phy operational clock not specified\n"	,	L_14
"phy"	,	L_6
PHYCLKRST_MPLL_MULTIPLIER_24MHZ_REF	,	V_33
PHYUTMI_FORCESUSPEND	,	V_67
"vbus-boost"	,	L_24
container_of	,	F_2
PHYCLKRST_RETENABLEN	,	V_62
"PIPE3 phy operational clock not specified\n"	,	L_12
"samsung,pmu-syscon"	,	L_18
PHYCLKRST_REFCLKSEL_EXT_REFCLK	,	V_27
PHYCLKRST_PORTRESET	,	V_66
pipeclk	,	V_72
regulator_enable	,	F_23
"usbdrdphy"	,	L_20
phy_init	,	V_60
"Failed to enable VBUS supply\n"	,	L_4
IS_ERR	,	F_33
