OpenROAD 75f2f325b7a42e56a92404f33af8e96530d9b202 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO]: Reading ODB at '/openlane/designs/spm/runs/openlane_test/tmp/routing/22-fill.odb'…
define_corners Typical
read_liberty -corner Typical /home/arham/.volare/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Using 1e-12 for capacitance...
Using 1e+03 for resistance...
Using 1e-09 for time...
Using 1e+00 for voltage...
Using 1e-03 for current...
Using 1e-09 for power...
Using 1e-06 for distance...
Reading design constraints file at '/openlane/designs/spm/src/spm.sdc'…
[INFO ORD-0030] Using 2 thread(s).
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       25
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   spm
Die area:                 ( 0 0 ) ( 96990 107710 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     915
Number of terminals:      38
Number of snets:          2
Number of nets:           309

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 57.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 12453.
[INFO DRT-0033] mcon shape region query size = 12108.
[INFO DRT-0033] met1 shape region query size = 2854.
[INFO DRT-0033] via shape region query size = 576.
[INFO DRT-0033] met2 shape region query size = 225.
[INFO DRT-0033] via2 shape region query size = 480.
[INFO DRT-0033] met3 shape region query size = 291.
[INFO DRT-0033] via3 shape region query size = 480.
[INFO DRT-0033] met4 shape region query size = 126.
[INFO DRT-0033] via4 shape region query size = 18.
[INFO DRT-0033] met5 shape region query size = 30.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 100 pins.
[INFO DRT-0078]   Complete 123 pins.
[INFO DRT-0081]   Complete 39 unique inst patterns.
[INFO DRT-0084]   Complete 189 groups.
#scanned instances     = 915
#unique  instances     = 57
#stdCellGenAp          = 1218
#stdCellValidPlanarAp  = 16
#stdCellValidViaAp     = 851
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 929
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:09, elapsed time = 00:00:04, memory = 107.46 (MB), peak = 107.46 (MB)

Number of guides:     1941

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 14 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 15 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 674.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 569.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 319.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 5.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 1.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 994 vertical wires in 1 frboxes and 574 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 93 vertical wires in 1 frboxes and 132 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 111.34 (MB), peak = 114.69 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 111.34 (MB), peak = 114.69 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 118.84 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 122.23 (MB).
    Completing 30% with 8 violations.
    elapsed time = 00:00:01, memory = 139.96 (MB).
    Completing 40% with 27 violations.
    elapsed time = 00:00:01, memory = 141.21 (MB).
    Completing 50% with 27 violations.
    elapsed time = 00:00:02, memory = 141.21 (MB).
    Completing 60% with 30 violations.
    elapsed time = 00:00:03, memory = 141.25 (MB).
[INFO DRT-0199]   Number of violations = 120.
Viol/Layer         li1   met1   met2
Metal Spacing        3     13      4
Min Hole             0      4      0
Recheck              0     36     26
Short                0     33      1
[INFO DRT-0267] cpu time = 00:00:04, elapsed time = 00:00:04, memory = 483.38 (MB), peak = 483.38 (MB)
Total wire length = 6359 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 2738 um.
Total wire length on LAYER met2 = 3527 um.
Total wire length on LAYER met3 = 30 um.
Total wire length on LAYER met4 = 62 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1765.
Up-via summary (total 1765):.

-----------------------
 FR_MASTERSLICE       0
            li1     865
           met1     893
           met2       5
           met3       2
           met4       0
-----------------------
                   1765


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 120 violations.
    elapsed time = 00:00:00, memory = 483.38 (MB).
    Completing 20% with 120 violations.
    elapsed time = 00:00:00, memory = 483.38 (MB).
    Completing 30% with 120 violations.
    elapsed time = 00:00:00, memory = 483.38 (MB).
    Completing 40% with 120 violations.
    elapsed time = 00:00:00, memory = 483.38 (MB).
    Completing 50% with 111 violations.
    elapsed time = 00:00:00, memory = 483.38 (MB).
    Completing 60% with 111 violations.
    elapsed time = 00:00:00, memory = 483.38 (MB).
    Completing 70% with 93 violations.
    elapsed time = 00:00:01, memory = 483.88 (MB).
    Completing 80% with 93 violations.
    elapsed time = 00:00:01, memory = 483.88 (MB).
    Completing 90% with 91 violations.
    elapsed time = 00:00:02, memory = 483.88 (MB).
    Completing 100% with 42 violations.
    elapsed time = 00:00:02, memory = 483.88 (MB).
[INFO DRT-0199]   Number of violations = 49.
Viol/Layer        met1   met2
Metal Spacing       12      0
Recheck              4      3
Short               29      1
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:02, memory = 483.88 (MB), peak = 483.88 (MB)
Total wire length = 6310 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 2708 um.
Total wire length on LAYER met2 = 3505 um.
Total wire length on LAYER met3 = 33 um.
Total wire length on LAYER met4 = 62 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1777.
Up-via summary (total 1777):.

-----------------------
 FR_MASTERSLICE       0
            li1     865
           met1     905
           met2       5
           met3       2
           met4       0
-----------------------
                   1777


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 49 violations.
    elapsed time = 00:00:00, memory = 483.88 (MB).
    Completing 20% with 49 violations.
    elapsed time = 00:00:00, memory = 483.88 (MB).
    Completing 30% with 49 violations.
    elapsed time = 00:00:00, memory = 483.88 (MB).
    Completing 40% with 49 violations.
    elapsed time = 00:00:00, memory = 487.88 (MB).
    Completing 50% with 31 violations.
    elapsed time = 00:00:00, memory = 487.88 (MB).
    Completing 60% with 31 violations.
    elapsed time = 00:00:00, memory = 491.25 (MB).
    Completing 70% with 31 violations.
    elapsed time = 00:00:00, memory = 491.25 (MB).
    Completing 80% with 31 violations.
    elapsed time = 00:00:01, memory = 497.63 (MB).
    Completing 90% with 36 violations.
    elapsed time = 00:00:03, memory = 473.47 (MB).
    Completing 100% with 24 violations.
    elapsed time = 00:00:03, memory = 473.47 (MB).
[INFO DRT-0199]   Number of violations = 24.
Viol/Layer        met1   met2
Metal Spacing       13      0
Min Hole             1      0
Short                9      1
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:03, memory = 473.47 (MB), peak = 497.63 (MB)
Total wire length = 6296 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 2710 um.
Total wire length on LAYER met2 = 3495 um.
Total wire length on LAYER met3 = 27 um.
Total wire length on LAYER met4 = 62 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1766.
Up-via summary (total 1766):.

-----------------------
 FR_MASTERSLICE       0
            li1     865
           met1     894
           met2       5
           met3       2
           met4       0
-----------------------
                   1766


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 24 violations.
    elapsed time = 00:00:00, memory = 473.47 (MB).
    Completing 20% with 24 violations.
    elapsed time = 00:00:00, memory = 473.47 (MB).
    Completing 30% with 22 violations.
    elapsed time = 00:00:00, memory = 473.47 (MB).
    Completing 40% with 15 violations.
    elapsed time = 00:00:00, memory = 473.47 (MB).
    Completing 50% with 15 violations.
    elapsed time = 00:00:00, memory = 473.47 (MB).
    Completing 60% with 13 violations.
    elapsed time = 00:00:01, memory = 473.47 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 473.47 (MB), peak = 497.63 (MB)
Total wire length = 6296 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 2656 um.
Total wire length on LAYER met2 = 3524 um.
Total wire length on LAYER met3 = 53 um.
Total wire length on LAYER met4 = 62 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1782.
Up-via summary (total 1782):.

-----------------------
 FR_MASTERSLICE       0
            li1     865
           met1     907
           met2       8
           met3       2
           met4       0
-----------------------
                   1782


[INFO DRT-0198] Complete detail routing.
Total wire length = 6296 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 2656 um.
Total wire length on LAYER met2 = 3524 um.
Total wire length on LAYER met3 = 53 um.
Total wire length on LAYER met4 = 62 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1782.
Up-via summary (total 1782):.

-----------------------
 FR_MASTERSLICE       0
            li1     865
           met1     907
           met2       8
           met3       2
           met4       0
-----------------------
                   1782


[INFO DRT-0267] cpu time = 00:00:12, elapsed time = 00:00:11, memory = 473.47 (MB), peak = 497.63 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
Writing OpenROAD database to '/openlane/designs/spm/runs/openlane_test/results/routing/spm.odb'…
Writing netlist to '/openlane/designs/spm/runs/openlane_test/results/routing/spm.nl.v'…
Writing powered netlist to '/openlane/designs/spm/runs/openlane_test/results/routing/spm.pnl.v'…
Writing layout to '/openlane/designs/spm/runs/openlane_test/results/routing/spm.def'…
