{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1675098832125 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1675098832136 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 30 22:43:51 2023 " "Processing started: Mon Jan 30 22:43:51 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1675098832136 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675098832136 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Line_Follower -c Line_Follower " "Command: quartus_map --read_settings_files=on --write_settings_files=off Line_Follower -c Line_Follower" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675098832136 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1675098832787 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1675098832788 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Line_Follower.v(109) " "Verilog HDL information at Line_Follower.v(109): always construct contains both blocking and non-blocking assignments" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Desktop/verilog/final code/Line_Follower.v" 109 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1675098848246 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "tx Tx Line_Follower.v(27) " "Verilog HDL Declaration information at Line_Follower.v(27): object \"tx\" differs only in case from object \"Tx\" in the same scope" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Desktop/verilog/final code/Line_Follower.v" 27 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1675098848248 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "G_letter g_letter Line_Follower.v(68) " "Verilog HDL Declaration information at Line_Follower.v(68): object \"G_letter\" differs only in case from object \"g_letter\" in the same scope" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Desktop/verilog/final code/Line_Follower.v" 68 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1675098848248 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B_letter b_letter Line_Follower.v(69) " "Verilog HDL Declaration information at Line_Follower.v(69): object \"B_letter\" differs only in case from object \"b_letter\" in the same scope" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Desktop/verilog/final code/Line_Follower.v" 69 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1675098848248 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "I_letter i_letter Line_Follower.v(70) " "Verilog HDL Declaration information at Line_Follower.v(70): object \"I_letter\" differs only in case from object \"i_letter\" in the same scope" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Desktop/verilog/final code/Line_Follower.v" 70 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1675098848248 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Dash_letter_1 dash_letter_1 Line_Follower.v(72) " "Verilog HDL Declaration information at Line_Follower.v(72): object \"Dash_letter_1\" differs only in case from object \"dash_letter_1\" in the same scope" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Desktop/verilog/final code/Line_Follower.v" 72 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1675098848249 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Dash_letter_2 dash_letter_2 Line_Follower.v(74) " "Verilog HDL Declaration information at Line_Follower.v(74): object \"Dash_letter_2\" differs only in case from object \"dash_letter_2\" in the same scope" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Desktop/verilog/final code/Line_Follower.v" 74 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1675098848249 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Hash_letter hash_letter Line_Follower.v(75) " "Verilog HDL Declaration information at Line_Follower.v(75): object \"Hash_letter\" differs only in case from object \"hash_letter\" in the same scope" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Desktop/verilog/final code/Line_Follower.v" 75 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1675098848249 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Null_letter null_letter Line_Follower.v(76) " "Verilog HDL Declaration information at Line_Follower.v(76): object \"Null_letter\" differs only in case from object \"null_letter\" in the same scope" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Desktop/verilog/final code/Line_Follower.v" 76 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1675098848249 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Variable_letter variable_letter Line_Follower.v(73) " "Verilog HDL Declaration information at Line_Follower.v(73): object \"Variable_letter\" differs only in case from object \"variable_letter\" in the same scope" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Desktop/verilog/final code/Line_Follower.v" 73 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1675098848249 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Data_1 data_1 Line_Follower.v(385) " "Verilog HDL Declaration information at Line_Follower.v(385): object \"Data_1\" differs only in case from object \"data_1\" in the same scope" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Desktop/verilog/final code/Line_Follower.v" 385 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1675098848249 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Data_2 data_2 Line_Follower.v(386) " "Verilog HDL Declaration information at Line_Follower.v(386): object \"Data_2\" differs only in case from object \"data_2\" in the same scope" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Desktop/verilog/final code/Line_Follower.v" 386 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1675098848249 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Data_3 data_3 Line_Follower.v(387) " "Verilog HDL Declaration information at Line_Follower.v(387): object \"Data_3\" differs only in case from object \"data_3\" in the same scope" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Desktop/verilog/final code/Line_Follower.v" 387 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1675098848249 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RW_F rw_f Line_Follower.v(14) " "Verilog HDL Declaration information at Line_Follower.v(14): object \"RW_F\" differs only in case from object \"rw_f\" in the same scope" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Desktop/verilog/final code/Line_Follower.v" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1675098848249 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RW_B rw_b Line_Follower.v(15) " "Verilog HDL Declaration information at Line_Follower.v(15): object \"RW_B\" differs only in case from object \"rw_b\" in the same scope" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Desktop/verilog/final code/Line_Follower.v" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1675098848249 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LW_F lw_f Line_Follower.v(16) " "Verilog HDL Declaration information at Line_Follower.v(16): object \"LW_F\" differs only in case from object \"lw_f\" in the same scope" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Desktop/verilog/final code/Line_Follower.v" 16 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1675098848249 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LW_B lw_b Line_Follower.v(17) " "Verilog HDL Declaration information at Line_Follower.v(17): object \"LW_B\" differs only in case from object \"lw_b\" in the same scope" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Desktop/verilog/final code/Line_Follower.v" 17 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1675098848249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "line_follower.v 1 1 " "Found 1 design units, including 1 entities, in source file line_follower.v" { { "Info" "ISGN_ENTITY_NAME" "1 Line_Follower " "Found entity 1: Line_Follower" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Desktop/verilog/final code/Line_Follower.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675098848251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675098848251 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Line_Follower " "Elaborating entity \"Line_Follower\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1675098848309 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "m_letter Line_Follower.v(88) " "Verilog HDL or VHDL warning at Line_Follower.v(88): object \"m_letter\" assigned a value but never read" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Desktop/verilog/final code/Line_Follower.v" 88 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1675098848321 "|Line_Follower"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "d_letter Line_Follower.v(89) " "Verilog HDL or VHDL warning at Line_Follower.v(89): object \"d_letter\" assigned a value but never read" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Desktop/verilog/final code/Line_Follower.v" 89 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1675098848321 "|Line_Follower"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_letter Line_Follower.v(90) " "Verilog HDL or VHDL warning at Line_Follower.v(90): object \"w_letter\" assigned a value but never read" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Desktop/verilog/final code/Line_Follower.v" 90 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1675098848322 "|Line_Follower"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "letter_1 Line_Follower.v(91) " "Verilog HDL or VHDL warning at Line_Follower.v(91): object \"letter_1\" assigned a value but never read" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Desktop/verilog/final code/Line_Follower.v" 91 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1675098848322 "|Line_Follower"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "letter_2 Line_Follower.v(92) " "Verilog HDL or VHDL warning at Line_Follower.v(92): object \"letter_2\" assigned a value but never read" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Desktop/verilog/final code/Line_Follower.v" 92 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1675098848322 "|Line_Follower"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "letter_3 Line_Follower.v(93) " "Verilog HDL or VHDL warning at Line_Follower.v(93): object \"letter_3\" assigned a value but never read" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Desktop/verilog/final code/Line_Follower.v" 93 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1675098848322 "|Line_Follower"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Data_ch5 Line_Follower.v(381) " "Verilog HDL or VHDL warning at Line_Follower.v(381): object \"Data_ch5\" assigned a value but never read" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Desktop/verilog/final code/Line_Follower.v" 381 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1675098848323 "|Line_Follower"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Data_ch6 Line_Follower.v(382) " "Verilog HDL or VHDL warning at Line_Follower.v(382): object \"Data_ch6\" assigned a value but never read" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Desktop/verilog/final code/Line_Follower.v" 382 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1675098848323 "|Line_Follower"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Data_ch7 Line_Follower.v(383) " "Verilog HDL or VHDL warning at Line_Follower.v(383): object \"Data_ch7\" assigned a value but never read" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Desktop/verilog/final code/Line_Follower.v" 383 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1675098848323 "|Line_Follower"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 Line_Follower.v(137) " "Verilog HDL assignment warning at Line_Follower.v(137): truncated value with size 32 to match size of target (9)" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Desktop/verilog/final code/Line_Follower.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1675098848326 "|Line_Follower"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 Line_Follower.v(159) " "Verilog HDL assignment warning at Line_Follower.v(159): truncated value with size 32 to match size of target (9)" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Desktop/verilog/final code/Line_Follower.v" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1675098848326 "|Line_Follower"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 Line_Follower.v(171) " "Verilog HDL assignment warning at Line_Follower.v(171): truncated value with size 32 to match size of target (9)" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Desktop/verilog/final code/Line_Follower.v" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1675098848327 "|Line_Follower"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 Line_Follower.v(182) " "Verilog HDL assignment warning at Line_Follower.v(182): truncated value with size 32 to match size of target (9)" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Desktop/verilog/final code/Line_Follower.v" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1675098848327 "|Line_Follower"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 Line_Follower.v(195) " "Verilog HDL assignment warning at Line_Follower.v(195): truncated value with size 32 to match size of target (9)" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Desktop/verilog/final code/Line_Follower.v" 195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1675098848327 "|Line_Follower"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Line_Follower.v(199) " "Verilog HDL assignment warning at Line_Follower.v(199): truncated value with size 32 to match size of target (6)" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Desktop/verilog/final code/Line_Follower.v" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1675098848328 "|Line_Follower"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 Line_Follower.v(207) " "Verilog HDL assignment warning at Line_Follower.v(207): truncated value with size 32 to match size of target (9)" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Desktop/verilog/final code/Line_Follower.v" 207 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1675098848328 "|Line_Follower"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 Line_Follower.v(219) " "Verilog HDL assignment warning at Line_Follower.v(219): truncated value with size 32 to match size of target (9)" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Desktop/verilog/final code/Line_Follower.v" 219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1675098848328 "|Line_Follower"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 Line_Follower.v(230) " "Verilog HDL assignment warning at Line_Follower.v(230): truncated value with size 32 to match size of target (9)" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Desktop/verilog/final code/Line_Follower.v" 230 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1675098848329 "|Line_Follower"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 Line_Follower.v(241) " "Verilog HDL assignment warning at Line_Follower.v(241): truncated value with size 32 to match size of target (9)" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Desktop/verilog/final code/Line_Follower.v" 241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1675098848329 "|Line_Follower"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 Line_Follower.v(252) " "Verilog HDL assignment warning at Line_Follower.v(252): truncated value with size 32 to match size of target (9)" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Desktop/verilog/final code/Line_Follower.v" 252 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1675098848329 "|Line_Follower"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 Line_Follower.v(268) " "Verilog HDL assignment warning at Line_Follower.v(268): truncated value with size 32 to match size of target (9)" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Desktop/verilog/final code/Line_Follower.v" 268 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1675098848341 "|Line_Follower"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Line_Follower.v(292) " "Verilog HDL assignment warning at Line_Follower.v(292): truncated value with size 32 to match size of target (11)" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Desktop/verilog/final code/Line_Follower.v" 292 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1675098848344 "|Line_Follower"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Line_Follower.v(307) " "Verilog HDL assignment warning at Line_Follower.v(307): truncated value with size 32 to match size of target (11)" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Desktop/verilog/final code/Line_Follower.v" 307 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1675098848346 "|Line_Follower"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Line_Follower.v(325) " "Verilog HDL assignment warning at Line_Follower.v(325): truncated value with size 32 to match size of target (11)" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Desktop/verilog/final code/Line_Follower.v" 325 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1675098848348 "|Line_Follower"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 Line_Follower.v(349) " "Verilog HDL assignment warning at Line_Follower.v(349): truncated value with size 2 to match size of target (1)" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Desktop/verilog/final code/Line_Follower.v" 349 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1675098848362 "|Line_Follower"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Line_Follower.v(474) " "Verilog HDL assignment warning at Line_Follower.v(474): truncated value with size 32 to match size of target (5)" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Desktop/verilog/final code/Line_Follower.v" 474 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1675098848366 "|Line_Follower"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Line_Follower.v(579) " "Verilog HDL assignment warning at Line_Follower.v(579): truncated value with size 32 to match size of target (5)" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Desktop/verilog/final code/Line_Follower.v" 579 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1675098848369 "|Line_Follower"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Line_Follower.v(667) " "Verilog HDL assignment warning at Line_Follower.v(667): truncated value with size 32 to match size of target (11)" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Desktop/verilog/final code/Line_Follower.v" 667 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1675098848375 "|Line_Follower"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Line_Follower.v(699) " "Verilog HDL assignment warning at Line_Follower.v(699): truncated value with size 32 to match size of target (11)" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Desktop/verilog/final code/Line_Follower.v" 699 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1675098848382 "|Line_Follower"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Line_Follower.v(731) " "Verilog HDL assignment warning at Line_Follower.v(731): truncated value with size 32 to match size of target (11)" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Desktop/verilog/final code/Line_Follower.v" 731 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1675098848386 "|Line_Follower"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Line_Follower.v(763) " "Verilog HDL assignment warning at Line_Follower.v(763): truncated value with size 32 to match size of target (11)" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Desktop/verilog/final code/Line_Follower.v" 763 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1675098848388 "|Line_Follower"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Line_Follower.v(795) " "Verilog HDL assignment warning at Line_Follower.v(795): truncated value with size 32 to match size of target (11)" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Desktop/verilog/final code/Line_Follower.v" 795 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1675098848390 "|Line_Follower"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Line_Follower.v(828) " "Verilog HDL assignment warning at Line_Follower.v(828): truncated value with size 32 to match size of target (11)" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Desktop/verilog/final code/Line_Follower.v" 828 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1675098848392 "|Line_Follower"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Line_Follower.v(860) " "Verilog HDL assignment warning at Line_Follower.v(860): truncated value with size 32 to match size of target (11)" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Desktop/verilog/final code/Line_Follower.v" 860 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1675098848394 "|Line_Follower"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Line_Follower.v(891) " "Verilog HDL assignment warning at Line_Follower.v(891): truncated value with size 32 to match size of target (11)" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Desktop/verilog/final code/Line_Follower.v" 891 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1675098848396 "|Line_Follower"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Line_Follower.v(952) " "Verilog HDL assignment warning at Line_Follower.v(952): truncated value with size 32 to match size of target (11)" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Desktop/verilog/final code/Line_Follower.v" 952 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1675098848425 "|Line_Follower"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "uart_flag Line_Follower.v(658) " "Can't resolve multiple constant drivers for net \"uart_flag\" at Line_Follower.v(658)" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Desktop/verilog/final code/Line_Follower.v" 658 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1675098849294 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "Line_Follower.v(109) " "Constant driver at Line_Follower.v(109)" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Desktop/verilog/final code/Line_Follower.v" 109 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675098849294 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1675098849335 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/himan/Desktop/verilog/final code/output_files/Line_Follower.map.smsg " "Generated suppressed messages file C:/Users/himan/Desktop/verilog/final code/output_files/Line_Follower.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675098849387 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 37 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 37 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4738 " "Peak virtual memory: 4738 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1675098849450 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jan 30 22:44:09 2023 " "Processing ended: Mon Jan 30 22:44:09 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1675098849450 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1675098849450 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1675098849450 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1675098849450 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 37 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 37 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1675098850102 ""}
