Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design controller_alu_reg_mem_pc.ngc ...
WARNING:NetListWriters:298 - No output is written to
   controller_alu_reg_mem_pc.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus imm<10 : 0> on block
   controller_alu_reg_mem_pc is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus controller/aluOp<7 : 0> on block
   controller_alu_reg_mem_pc is not reconstructed, because there are some
   missing bus signals.
  finished :Prep
Writing EDIF netlist file controller_alu_reg_mem_pc.edif ...
ngc2edif: Total memory usage is 81436 kilobytes

