

================================================================
== Vitis HLS Report for 'compute_output_buffer_2d_array_array_ap_fixed_22_14_5_3_0_6u_config2_s'
================================================================
* Date:           Tue Nov  4 16:14:15 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.371 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        3|        3|  15.000 ns|  15.000 ns|    3|    3|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                                 |                                                                      |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                                     Instance                                    |                                Module                                |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |call_ln281_shift_line_buffer_array_ap_fixed_8_4_5_3_0_1u_config2_s_fu_128        |shift_line_buffer_array_ap_fixed_8_4_5_3_0_1u_config2_s               |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        |grp_dense_latency_ap_fixed_8_4_5_3_0_ap_fixed_22_14_5_3_0_config2_mult_s_fu_192  |dense_latency_ap_fixed_8_4_5_3_0_ap_fixed_22_14_5_3_0_config2_mult_s  |        1|        1|  5.000 ns|  5.000 ns|    1|    1|      yes|
        +---------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     511|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     0|     697|    4148|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      83|    -|
|Register         |        -|     -|     500|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|    1197|    4742|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|       1|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+----+-----+------+-----+
    |                                     Instance                                    |                                Module                                | BRAM_18K| DSP|  FF |  LUT | URAM|
    +---------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+----+-----+------+-----+
    |grp_dense_latency_ap_fixed_8_4_5_3_0_ap_fixed_22_14_5_3_0_config2_mult_s_fu_192  |dense_latency_ap_fixed_8_4_5_3_0_ap_fixed_22_14_5_3_0_config2_mult_s  |        0|   0|  440|  3840|    0|
    |call_ln281_shift_line_buffer_array_ap_fixed_8_4_5_3_0_1u_config2_s_fu_128        |shift_line_buffer_array_ap_fixed_8_4_5_3_0_1u_config2_s               |        0|   0|  257|   308|    0|
    +---------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+----+-----+------+-----+
    |Total                                                                            |                                                                      |        0|   0|  697|  4148|    0|
    +---------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------------+----------+----+---+----+------------+------------+
    |              Variable Name              | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------------+----------+----+---+----+------------+------------+
    |add_ln303_fu_318_p2                      |         +|   0|  0|  39|          32|           1|
    |add_ln307_fu_368_p2                      |         +|   0|  0|  39|          32|           1|
    |add_ln313_fu_392_p2                      |         +|   0|  0|  39|          32|           1|
    |add_ln318_fu_336_p2                      |         +|   0|  0|  39|          32|           1|
    |and_ln284_1_fu_312_p2                    |       and|   0|  0|   2|           1|           1|
    |and_ln284_fu_306_p2                      |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001                |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001_ignoreCallOp6  |       and|   0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1         |       and|   0|  0|   2|           1|           1|
    |ap_condition_289                         |       and|   0|  0|   2|           1|           1|
    |ap_condition_418                         |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op22_call_state2            |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op43_call_state3            |       and|   0|  0|   2|           1|           1|
    |icmp_ln284_1_fu_268_p2                   |      icmp|   0|  0|  39|          32|           3|
    |icmp_ln284_4_fu_284_p2                   |      icmp|   0|  0|  37|          30|           1|
    |icmp_ln284_5_fu_300_p2                   |      icmp|   0|  0|  37|          30|           1|
    |icmp_ln284_fu_250_p2                     |      icmp|   0|  0|  39|          32|           3|
    |icmp_ln303_fu_324_p2                     |      icmp|   0|  0|  39|          32|           5|
    |icmp_ln307_fu_374_p2                     |      icmp|   0|  0|  39|          32|           5|
    |icmp_ln313_fu_386_p2                     |      icmp|   0|  0|  39|          32|           3|
    |ap_block_pp0_stage0_subdone              |        or|   0|  0|   2|           1|           1|
    |select_ln313_fu_398_p3                   |    select|   0|  0|  32|           1|           3|
    |select_ln318_fu_342_p3                   |    select|   0|  0|  32|           1|           3|
    |ap_enable_pp0                            |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------------+----------+----+---+----+------------+------------+
    |Total                                    |          |   0|  0| 511|         361|          43|
    +-----------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                |  20|          4|    1|          4|
    |ap_enable_reg_pp0_iter0                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                  |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter0_storemerge_reg_117  |   9|          2|   32|         64|
    |layer2_out_blk_n                         |   9|          2|    1|          2|
    |pX_2                                     |   9|          2|   32|         64|
    |pY_2                                     |   9|          2|   32|         64|
    |sX_2                                     |   9|          2|   32|         64|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    |  83|         18|  132|        266|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                         Name                                         | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------------------------------+----+----+-----+-----------+
    |and_ln284_1_reg_457                                                                   |   1|   0|    1|          0|
    |ap_CS_fsm                                                                             |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0_reg                                                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                                               |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter0_storemerge_reg_117                                               |  32|   0|   32|          0|
    |icmp_ln284_reg_453                                                                    |   1|   0|    1|          0|
    |icmp_ln303_reg_461                                                                    |   1|   0|    1|          0|
    |pX_2                                                                                  |  32|   0|   32|          0|
    |pY_2                                                                                  |  32|   0|   32|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi4EL9ap_q_mode5EL9a     |   8|   0|    8|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi4EL9ap_q_mode5EL9a_1   |   8|   0|    8|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi4EL9ap_q_mode5EL9a_10  |   8|   0|    8|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi4EL9ap_q_mode5EL9a_11  |   8|   0|    8|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi4EL9ap_q_mode5EL9a_12  |   8|   0|    8|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi4EL9ap_q_mode5EL9a_13  |   8|   0|    8|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi4EL9ap_q_mode5EL9a_14  |   8|   0|    8|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi4EL9ap_q_mode5EL9a_2   |   8|   0|    8|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi4EL9ap_q_mode5EL9a_3   |   8|   0|    8|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi4EL9ap_q_mode5EL9a_4   |   8|   0|    8|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi4EL9ap_q_mode5EL9a_5   |   8|   0|    8|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi4EL9ap_q_mode5EL9a_6   |   8|   0|    8|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi4EL9ap_q_mode5EL9a_7   |   8|   0|    8|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi4EL9ap_q_mode5EL9a_8   |   8|   0|    8|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi4EL9ap_q_mode5EL9a_9   |   8|   0|    8|          0|
    |res_out_1_reg_478                                                                     |  22|   0|   22|          0|
    |res_out_2_reg_483                                                                     |  22|   0|   22|          0|
    |res_out_3_reg_488                                                                     |  22|   0|   22|          0|
    |res_out_4_reg_493                                                                     |  22|   0|   22|          0|
    |res_out_5_reg_498                                                                     |  22|   0|   22|          0|
    |res_out_reg_473                                                                       |  22|   0|   22|          0|
    |sX_2                                                                                  |  32|   0|   32|          0|
    |sY_2                                                                                  |  32|   0|   32|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig             |   8|   0|    8|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1           |   8|   0|    8|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2           |   8|   0|    8|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3           |   8|   0|    8|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4           |   8|   0|    8|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5           |   8|   0|    8|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6           |   8|   0|    8|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7           |   8|   0|    8|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8           |   8|   0|    8|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9           |   8|   0|    8|          0|
    +--------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                 | 500|   0|  500|          0|
    +--------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |                              Source Object                              |    C Type    |
+---------------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  compute_output_buffer_2d<array,array<ap_fixed<22,14,5,3,0>,6u>,config2>|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  compute_output_buffer_2d<array,array<ap_fixed<22,14,5,3,0>,6u>,config2>|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  compute_output_buffer_2d<array,array<ap_fixed<22,14,5,3,0>,6u>,config2>|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  compute_output_buffer_2d<array,array<ap_fixed<22,14,5,3,0>,6u>,config2>|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  compute_output_buffer_2d<array,array<ap_fixed<22,14,5,3,0>,6u>,config2>|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  compute_output_buffer_2d<array,array<ap_fixed<22,14,5,3,0>,6u>,config2>|  return value|
|ap_ce                      |   in|    1|  ap_ctrl_hs|  compute_output_buffer_2d<array,array<ap_fixed<22,14,5,3,0>,6u>,config2>|  return value|
|layer2_out_blk_n           |  out|    1|  ap_ctrl_hs|  compute_output_buffer_2d<array,array<ap_fixed<22,14,5,3,0>,6u>,config2>|  return value|
|in_elem_0_0_0_0_0_val      |   in|    8|     ap_none|                                                    in_elem_0_0_0_0_0_val|        scalar|
|layer2_out_din             |  out|  132|     ap_fifo|                                                               layer2_out|       pointer|
|layer2_out_num_data_valid  |   in|   11|     ap_fifo|                                                               layer2_out|       pointer|
|layer2_out_fifo_cap        |   in|   11|     ap_fifo|                                                               layer2_out|       pointer|
|layer2_out_full_n          |   in|    1|     ap_fifo|                                                               layer2_out|       pointer|
|layer2_out_write           |  out|    1|     ap_fifo|                                                               layer2_out|       pointer|
+---------------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+

