# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../lab6.gen/sources_1/bd/mb_block/ipshared/ec67/hdl" --include "../../../../lab6.gen/sources_1/bd/mb_block/ipshared/7698" --include "../../../../lab6.gen/sources_1/ip/clk_wiz_0" \
"../../../../lab6.ip_user_files/bd/mb_block/ip/mb_block_lmb_bram_0/sim/mb_block_lmb_bram_0.v" \
"../../../../lab6.ip_user_files/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0_clk_wiz.v" \
"../../../../lab6.ip_user_files/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0.v" \
"../../../../lab6.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" \
"../../../../lab6.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v" \
"../../../../lab6.gen/sources_1/ip/hdmi_tx_0/hdl/encode.v" \
"../../../../lab6.gen/sources_1/ip/hdmi_tx_0/hdl/serdes_10_to_1.v" \
"../../../../lab6.gen/sources_1/ip/hdmi_tx_0/hdl/srldelay.v" \
"../../../../lab6.gen/sources_1/ip/hdmi_tx_0/hdl/hdmi_tx_v1_0.v" \
"../../../../lab6.gen/sources_1/ip/hdmi_tx_0/sim/hdmi_tx_0.v" \
"../../../../lab6.gen/sources_1/ip/red_brick_rom/sim/red_brick_rom.v" \
"../../../../lab6.gen/sources_1/ip/tank3_rom/sim/tank3_rom.v" \
"../../../../lab6.gen/sources_1/ip/frame_buffer_0/sim/frame_buffer_0.v" \
"../../../../lab6.gen/sources_1/ip/bullet_rom/sim/bullet_rom.v" \
"../../../../lab6.gen/sources_1/ip/i_rom/sim/i_rom.v" \
"../../../../lab6.ip_user_files/bd/mb_block/ip/mb_block_xbar_0/sim/mb_block_xbar_0.v" \
"../../../../lab6.ip_user_files/bd/mb_block/ip/mb_block_xlconcat_0_0/sim/mb_block_xlconcat_0_0.v" \
"../../../../lab6.ip_user_files/bd/mb_block/sim/mb_block.v" \

sv xil_defaultlib  --include "../../../../lab6.gen/sources_1/bd/mb_block/ipshared/ec67/hdl" --include "../../../../lab6.gen/sources_1/bd/mb_block/ipshared/7698" --include "../../../../lab6.gen/sources_1/ip/clk_wiz_0" \
"../../../../lab6.srcs/sources_1/new/block.sv" \
"F:/新建文件夹/hex_driver.sv" \
"../../../../lab6.srcs/sources_1/imports/red_brick/red_brick_example.sv" \
"../../../../lab6.srcs/sources_1/imports/red_brick/red_brick_palette.sv" \
"../../../../lab6.srcs/sources_1/imports/tank3/tank3_example.sv" \

verilog xil_defaultlib  --include "../../../../lab6.gen/sources_1/bd/mb_block/ipshared/ec67/hdl" --include "../../../../lab6.gen/sources_1/bd/mb_block/ipshared/7698" --include "../../../../lab6.gen/sources_1/ip/clk_wiz_0" \
"../../../../lab6.gen/sources_1/bd/mb_block/hdl/mb_block_wrapper.v" \

sv xil_defaultlib  --include "../../../../lab6.gen/sources_1/bd/mb_block/ipshared/ec67/hdl" --include "../../../../lab6.gen/sources_1/bd/mb_block/ipshared/7698" --include "../../../../lab6.gen/sources_1/ip/clk_wiz_0" \
"../../../../lab6.srcs/sources_1/imports/新建文件夹/mb_usb_hdmi_top.sv" \
"../../../../lab6.srcs/sources_1/new/tank2.sv" \
"../../../../lab6.srcs/sources_1/new/tank2_example.sv" \
"../../../../lab6.srcs/sources_1/new/missle.sv" \
"../../../../lab6.srcs/sources_1/imports/s_bullet/s_bullet_example.sv" \
"../../../../lab6.srcs/sources_1/imports/新建文件夹/ball.sv" \
"../../../../lab6.srcs/sources_1/imports/新建文件夹/VGA_controller.sv" \
"../../../../lab6.srcs/sources_1/new/missle2.sv" \
"../../../../lab6.srcs/sources_1/new/destroy_wall_sm.sv" \
"../../../../lab6.srcs/sources_1/new/enemy_tank.sv" \
"../../../../lab6.srcs/sources_1/new/enemy_missle.sv" \
"../../../../lab6.srcs/sources_1/new/timer.sv" \
"../../../../lab6.srcs/sources_1/new/block2.sv" \
"../../../../lab6.srcs/sources_1/brick_t/brick_t_example.sv" \
"../../../../lab6.srcs/sources_1/new/base.sv" \
"../../../../lab6.srcs/sources_1/i/i_example.sv" \
"../../../../lab6.srcs/sources_1/1/1_palette.sv" \
"../../../../lab6.srcs/sources_1/new/block3.sv" \
"../../../../lab6.srcs/sources_1/new/brick2_t_example.sv" \
"../../../../lab6.srcs/sources_1/over/over_palette.sv" \
"../../../../lab6.srcs/sources_1/over/over_example.sv" \
"../../../../lab6.srcs/sources_1/new/enemy_tank2.sv" \

verilog xil_defaultlib  --include "../../../../lab6.gen/sources_1/bd/mb_block/ipshared/ec67/hdl" --include "../../../../lab6.gen/sources_1/bd/mb_block/ipshared/7698" --include "../../../../lab6.gen/sources_1/ip/clk_wiz_0" \
"../../../../lab6.gen/sources_1/ip/over_rom_1/sim/over_rom.v" \

sv xil_defaultlib  --include "../../../../lab6.gen/sources_1/bd/mb_block/ipshared/ec67/hdl" --include "../../../../lab6.gen/sources_1/bd/mb_block/ipshared/7698" --include "../../../../lab6.gen/sources_1/ip/clk_wiz_0" \
"../../../../lab6.srcs/sources_1/song_notes.sv" \
"../../../../lab6.srcs/sources_1/music_player.sv" \
"../../../../lab6.srcs/sources_1/song.sv" \
"../../../../lab6.srcs/sim_1/new/mb_usb_hdmi_tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
