// Seed: 1784958496
module module_0 #(
    parameter id_3 = 32'd84,
    parameter id_9 = 32'd76
) (
    output id_1,
    input id_2,
    input _id_3,
    output id_4,
    input id_5,
    input id_6,
    output id_7,
    input id_8,
    output logic _id_9,
    input id_10
    , id_11,
    input id_12,
    output id_13,
    output logic id_14,
    output id_15,
    output id_16,
    input id_17,
    input id_18,
    input id_19,
    input id_20,
    input logic id_21,
    input id_22
);
  assign id_17 = 1;
  assign id_7[id_9] = id_10;
  logic id_23;
  logic id_24;
  always @* id_9[1 : {1'b0, id_3}] <= 1;
  logic id_25;
  type_33(
      id_12, 1, (id_7) - 1, id_10[1 : 1]
  );
  assign id_5 = ~id_24;
  logic id_26;
  always @(negedge id_6 or posedge 1) begin
    id_6 <= "";
  end
endmodule
