// Seed: 2437021955
module module_0 (
    output wire id_0,
    input wand id_1,
    input wor id_2,
    input supply1 id_3,
    input tri0 id_4,
    output uwire id_5,
    input wire id_6,
    output supply0 id_7,
    input wire id_8,
    output tri1 id_9,
    input tri1 id_10,
    output wor id_11,
    output tri id_12,
    output wand id_13,
    input supply0 id_14,
    output wor id_15,
    input tri id_16
);
endmodule
module module_1 (
    output wire id_0,
    input tri1 id_1,
    output tri id_2,
    input tri id_3,
    input supply0 id_4,
    output logic id_5,
    input tri1 id_6,
    output supply0 id_7
);
  always @(posedge 1) id_5 = id_3;
  module_0 modCall_1 (
      id_2,
      id_6,
      id_4,
      id_1,
      id_6,
      id_7,
      id_1,
      id_2,
      id_3,
      id_0,
      id_3,
      id_7,
      id_2,
      id_7,
      id_3,
      id_2,
      id_3
  );
  assign modCall_1.id_3 = 0;
endmodule
