// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "05/05/2020 09:51:05"

// 
// Device: Altera 10M50DAF484C7G Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module detector_passagem_zero (
	clock,
	passagem_zero,
	out_display_unidade,
	out_display_dezena,
	out_display_centena);
input 	clock;
input 	passagem_zero;
output 	[6:0] out_display_unidade;
output 	[6:0] out_display_dezena;
output 	[6:0] out_display_centena;

// Design Ports Information
// out_display_unidade[0]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_display_unidade[1]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_display_unidade[2]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_display_unidade[3]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_display_unidade[4]	=>  Location: PIN_E16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_display_unidade[5]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_display_unidade[6]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_display_dezena[0]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_display_dezena[1]	=>  Location: PIN_D18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_display_dezena[2]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_display_dezena[3]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_display_dezena[4]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_display_dezena[5]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_display_dezena[6]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_display_centena[0]	=>  Location: PIN_B20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_display_centena[1]	=>  Location: PIN_A20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_display_centena[2]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_display_centena[3]	=>  Location: PIN_A21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_display_centena[4]	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_display_centena[5]	=>  Location: PIN_C22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_display_centena[6]	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// passagem_zero	=>  Location: PIN_V10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clock	=>  Location: PIN_P11,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \~QUARTUS_CREATED_UNVM~~busy ;
wire \~QUARTUS_CREATED_ADC1~~eoc ;
wire \~QUARTUS_CREATED_ADC2~~eoc ;
wire \out_display_unidade[0]~output_o ;
wire \out_display_unidade[1]~output_o ;
wire \out_display_unidade[2]~output_o ;
wire \out_display_unidade[3]~output_o ;
wire \out_display_unidade[4]~output_o ;
wire \out_display_unidade[5]~output_o ;
wire \out_display_unidade[6]~output_o ;
wire \out_display_dezena[0]~output_o ;
wire \out_display_dezena[1]~output_o ;
wire \out_display_dezena[2]~output_o ;
wire \out_display_dezena[3]~output_o ;
wire \out_display_dezena[4]~output_o ;
wire \out_display_dezena[5]~output_o ;
wire \out_display_dezena[6]~output_o ;
wire \out_display_centena[0]~output_o ;
wire \out_display_centena[1]~output_o ;
wire \out_display_centena[2]~output_o ;
wire \out_display_centena[3]~output_o ;
wire \out_display_centena[4]~output_o ;
wire \out_display_centena[5]~output_o ;
wire \out_display_centena[6]~output_o ;
wire \clock~input_o ;
wire \clock~inputclkctrl_outclk ;
wire \divisor_1_hz|Add0~0_combout ;
wire \divisor_1_hz|Add0~1 ;
wire \divisor_1_hz|Add0~2_combout ;
wire \divisor_1_hz|Add0~3 ;
wire \divisor_1_hz|Add0~4_combout ;
wire \divisor_1_hz|Add0~5 ;
wire \divisor_1_hz|Add0~6_combout ;
wire \divisor_1_hz|Add0~7 ;
wire \divisor_1_hz|Add0~8_combout ;
wire \divisor_1_hz|Add0~9 ;
wire \divisor_1_hz|Add0~10_combout ;
wire \divisor_1_hz|Add0~11 ;
wire \divisor_1_hz|Add0~12_combout ;
wire \divisor_1_hz|Add0~13 ;
wire \divisor_1_hz|Add0~14_combout ;
wire \divisor_1_hz|count_tmp~13_combout ;
wire \divisor_1_hz|Add0~15 ;
wire \divisor_1_hz|Add0~16_combout ;
wire \divisor_1_hz|Add0~17 ;
wire \divisor_1_hz|Add0~18_combout ;
wire \divisor_1_hz|Add0~19 ;
wire \divisor_1_hz|Add0~20_combout ;
wire \divisor_1_hz|Add0~21 ;
wire \divisor_1_hz|Add0~22_combout ;
wire \divisor_1_hz|Add0~23 ;
wire \divisor_1_hz|Add0~24_combout ;
wire \divisor_1_hz|count_tmp~12_combout ;
wire \divisor_1_hz|Add0~25 ;
wire \divisor_1_hz|Add0~26_combout ;
wire \divisor_1_hz|count_tmp~11_combout ;
wire \divisor_1_hz|Add0~27 ;
wire \divisor_1_hz|Add0~28_combout ;
wire \divisor_1_hz|count_tmp~10_combout ;
wire \divisor_1_hz|Add0~29 ;
wire \divisor_1_hz|Add0~30_combout ;
wire \divisor_1_hz|count_tmp~9_combout ;
wire \divisor_1_hz|Add0~31 ;
wire \divisor_1_hz|Add0~32_combout ;
wire \divisor_1_hz|Add0~33 ;
wire \divisor_1_hz|Add0~34_combout ;
wire \divisor_1_hz|count_tmp~8_combout ;
wire \divisor_1_hz|Add0~35 ;
wire \divisor_1_hz|Add0~36_combout ;
wire \divisor_1_hz|Add0~37 ;
wire \divisor_1_hz|Add0~38_combout ;
wire \divisor_1_hz|count_tmp~7_combout ;
wire \divisor_1_hz|Add0~39 ;
wire \divisor_1_hz|Add0~40_combout ;
wire \divisor_1_hz|count_tmp~6_combout ;
wire \divisor_1_hz|Add0~41 ;
wire \divisor_1_hz|Add0~42_combout ;
wire \divisor_1_hz|count_tmp~5_combout ;
wire \divisor_1_hz|Add0~43 ;
wire \divisor_1_hz|Add0~44_combout ;
wire \divisor_1_hz|count_tmp~4_combout ;
wire \divisor_1_hz|Add0~45 ;
wire \divisor_1_hz|Add0~47 ;
wire \divisor_1_hz|Add0~48_combout ;
wire \divisor_1_hz|Equal0~0_combout ;
wire \divisor_1_hz|Equal0~1_combout ;
wire \divisor_1_hz|Equal0~2_combout ;
wire \divisor_1_hz|Equal0~3_combout ;
wire \divisor_1_hz|Equal0~4_combout ;
wire \divisor_1_hz|Equal0~5_combout ;
wire \divisor_1_hz|Equal0~6_combout ;
wire \divisor_1_hz|Equal0~7_combout ;
wire \divisor_1_hz|count_tmp~15_combout ;
wire \divisor_1_hz|Add0~46_combout ;
wire \divisor_1_hz|count_tmp~14_combout ;
wire \divisor_1_hz|Add0~49 ;
wire \divisor_1_hz|Add0~50_combout ;
wire \divisor_1_hz|Equal0~8_combout ;
wire \divisor_1_hz|out_clk_tmp_up~q ;
wire \divisor_1_hz|out_clk_tmp~feeder_combout ;
wire \divisor_1_hz|reset_out_clk_tmp~0_combout ;
wire \divisor_1_hz|reset_out_clk_tmp~feeder_combout ;
wire \divisor_1_hz|reset_out_clk_tmp~q ;
wire \divisor_1_hz|out_clk_tmp~q ;
wire \divisor_1_hz|out_clk_tmp~clkctrl_outclk ;
wire \passagem_zero~input_o ;
wire \passagem_zero~inputclkctrl_outclk ;
wire \unidade_tmp[0]~3_combout ;
wire \unidade_tmp~0_combout ;
wire \unidade_tmp~2_combout ;
wire \unidade_tmp[2]~1_combout ;
wire \display_unidade|out_display[0]~0_combout ;
wire \display_unidade|out_display[1]~1_combout ;
wire \display_unidade|out_display[2]~2_combout ;
wire \display_unidade|out_display[3]~3_combout ;
wire \display_unidade|out_display[4]~4_combout ;
wire \display_unidade|out_display[5]~5_combout ;
wire \display_unidade|out_display[6]~6_combout ;
wire \dezena_tmp[0]~3_combout ;
wire \Equal0~0_combout ;
wire \dezena_tmp[2]~1_combout ;
wire \dezena_tmp~0_combout ;
wire \dezena_tmp~2_combout ;
wire \display_dezena|out_display[0]~0_combout ;
wire \display_dezena|out_display[1]~1_combout ;
wire \display_dezena|out_display[2]~2_combout ;
wire \display_dezena|out_display[3]~3_combout ;
wire \display_dezena|out_display[4]~4_combout ;
wire \display_dezena|out_display[5]~5_combout ;
wire \display_dezena|out_display[6]~6_combout ;
wire \Equal1~0_combout ;
wire \centena_tmp[0]~4_combout ;
wire \centena_tmp[1]~3_combout ;
wire \centena_tmp[2]~0_combout ;
wire \centena_tmp[2]~2_combout ;
wire \centena_tmp[3]~1_combout ;
wire \display_centena|out_display[0]~0_combout ;
wire \display_centena|out_display[1]~1_combout ;
wire \display_centena|out_display[2]~2_combout ;
wire \display_centena|out_display[3]~3_combout ;
wire \display_centena|out_display[4]~4_combout ;
wire \display_centena|out_display[5]~5_combout ;
wire \display_centena|out_display[6]~6_combout ;
wire [3:0] centena;
wire [3:0] dezena;
wire [3:0] unidade;
wire [25:0] \divisor_1_hz|count_tmp ;
wire [3:0] centena_tmp;
wire [3:0] dezena_tmp;
wire [3:0] unidade_tmp;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: LCCOMB_X44_Y43_N16
fiftyfivenm_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):
// \~QUARTUS_CREATED_GND~I_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.cout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 16'h0000;
defparam \~QUARTUS_CREATED_GND~I .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X58_Y54_N16
fiftyfivenm_io_obuf \out_display_unidade[0]~output (
	.i(\display_unidade|out_display[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_display_unidade[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_display_unidade[0]~output .bus_hold = "false";
defparam \out_display_unidade[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N9
fiftyfivenm_io_obuf \out_display_unidade[1]~output (
	.i(\display_unidade|out_display[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_display_unidade[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_display_unidade[1]~output .bus_hold = "false";
defparam \out_display_unidade[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y54_N2
fiftyfivenm_io_obuf \out_display_unidade[2]~output (
	.i(!\display_unidade|out_display[2]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_display_unidade[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_display_unidade[2]~output .bus_hold = "false";
defparam \out_display_unidade[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y54_N30
fiftyfivenm_io_obuf \out_display_unidade[3]~output (
	.i(\display_unidade|out_display[3]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_display_unidade[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_display_unidade[3]~output .bus_hold = "false";
defparam \out_display_unidade[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N2
fiftyfivenm_io_obuf \out_display_unidade[4]~output (
	.i(\display_unidade|out_display[4]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_display_unidade[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_display_unidade[4]~output .bus_hold = "false";
defparam \out_display_unidade[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N16
fiftyfivenm_io_obuf \out_display_unidade[5]~output (
	.i(!\display_unidade|out_display[5]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_display_unidade[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_display_unidade[5]~output .bus_hold = "false";
defparam \out_display_unidade[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N23
fiftyfivenm_io_obuf \out_display_unidade[6]~output (
	.i(\display_unidade|out_display[6]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_display_unidade[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_display_unidade[6]~output .bus_hold = "false";
defparam \out_display_unidade[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N23
fiftyfivenm_io_obuf \out_display_dezena[0]~output (
	.i(\display_dezena|out_display[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_display_dezena[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_display_dezena[0]~output .bus_hold = "false";
defparam \out_display_dezena[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y49_N9
fiftyfivenm_io_obuf \out_display_dezena[1]~output (
	.i(\display_dezena|out_display[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_display_dezena[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_display_dezena[1]~output .bus_hold = "false";
defparam \out_display_dezena[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y49_N2
fiftyfivenm_io_obuf \out_display_dezena[2]~output (
	.i(!\display_dezena|out_display[2]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_display_dezena[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_display_dezena[2]~output .bus_hold = "false";
defparam \out_display_dezena[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y54_N9
fiftyfivenm_io_obuf \out_display_dezena[3]~output (
	.i(\display_dezena|out_display[3]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_display_dezena[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_display_dezena[3]~output .bus_hold = "false";
defparam \out_display_dezena[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y54_N2
fiftyfivenm_io_obuf \out_display_dezena[4]~output (
	.i(\display_dezena|out_display[4]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_display_dezena[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_display_dezena[4]~output .bus_hold = "false";
defparam \out_display_dezena[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N30
fiftyfivenm_io_obuf \out_display_dezena[5]~output (
	.i(!\display_dezena|out_display[5]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_display_dezena[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_display_dezena[5]~output .bus_hold = "false";
defparam \out_display_dezena[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N30
fiftyfivenm_io_obuf \out_display_dezena[6]~output (
	.i(\display_dezena|out_display[6]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_display_dezena[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_display_dezena[6]~output .bus_hold = "false";
defparam \out_display_dezena[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y44_N9
fiftyfivenm_io_obuf \out_display_centena[0]~output (
	.i(\display_centena|out_display[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_display_centena[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_display_centena[0]~output .bus_hold = "false";
defparam \out_display_centena[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N2
fiftyfivenm_io_obuf \out_display_centena[1]~output (
	.i(\display_centena|out_display[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_display_centena[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_display_centena[1]~output .bus_hold = "false";
defparam \out_display_centena[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N16
fiftyfivenm_io_obuf \out_display_centena[2]~output (
	.i(!\display_centena|out_display[2]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_display_centena[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_display_centena[2]~output .bus_hold = "false";
defparam \out_display_centena[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y44_N2
fiftyfivenm_io_obuf \out_display_centena[3]~output (
	.i(\display_centena|out_display[3]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_display_centena[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_display_centena[3]~output .bus_hold = "false";
defparam \out_display_centena[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N2
fiftyfivenm_io_obuf \out_display_centena[4]~output (
	.i(\display_centena|out_display[4]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_display_centena[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_display_centena[4]~output .bus_hold = "false";
defparam \out_display_centena[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y35_N2
fiftyfivenm_io_obuf \out_display_centena[5]~output (
	.i(!\display_centena|out_display[5]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_display_centena[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_display_centena[5]~output .bus_hold = "false";
defparam \out_display_centena[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N9
fiftyfivenm_io_obuf \out_display_centena[6]~output (
	.i(\display_centena|out_display[6]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_display_centena[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_display_centena[6]~output .bus_hold = "false";
defparam \out_display_centena[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N29
fiftyfivenm_io_ibuf \clock~input (
	.i(clock),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\clock~input_o ));
// synopsys translate_off
defparam \clock~input .bus_hold = "false";
defparam \clock~input .listen_to_nsleep_signal = "false";
defparam \clock~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G19
fiftyfivenm_clkctrl \clock~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clock~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clock~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clock~inputclkctrl .clock_type = "global clock";
defparam \clock~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X49_Y52_N23
dffeas \divisor_1_hz|count_tmp[24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\divisor_1_hz|Add0~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisor_1_hz|count_tmp [24]),
	.prn(vcc));
// synopsys translate_off
defparam \divisor_1_hz|count_tmp[24] .is_wysiwyg = "true";
defparam \divisor_1_hz|count_tmp[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y53_N6
fiftyfivenm_lcell_comb \divisor_1_hz|Add0~0 (
// Equation(s):
// \divisor_1_hz|Add0~0_combout  = \divisor_1_hz|count_tmp [0] $ (VCC)
// \divisor_1_hz|Add0~1  = CARRY(\divisor_1_hz|count_tmp [0])

	.dataa(\divisor_1_hz|count_tmp [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\divisor_1_hz|Add0~0_combout ),
	.cout(\divisor_1_hz|Add0~1 ));
// synopsys translate_off
defparam \divisor_1_hz|Add0~0 .lut_mask = 16'h55AA;
defparam \divisor_1_hz|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y53_N7
dffeas \divisor_1_hz|count_tmp[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\divisor_1_hz|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisor_1_hz|count_tmp [0]),
	.prn(vcc));
// synopsys translate_off
defparam \divisor_1_hz|count_tmp[0] .is_wysiwyg = "true";
defparam \divisor_1_hz|count_tmp[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y53_N8
fiftyfivenm_lcell_comb \divisor_1_hz|Add0~2 (
// Equation(s):
// \divisor_1_hz|Add0~2_combout  = (\divisor_1_hz|count_tmp [1] & (!\divisor_1_hz|Add0~1 )) # (!\divisor_1_hz|count_tmp [1] & ((\divisor_1_hz|Add0~1 ) # (GND)))
// \divisor_1_hz|Add0~3  = CARRY((!\divisor_1_hz|Add0~1 ) # (!\divisor_1_hz|count_tmp [1]))

	.dataa(gnd),
	.datab(\divisor_1_hz|count_tmp [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\divisor_1_hz|Add0~1 ),
	.combout(\divisor_1_hz|Add0~2_combout ),
	.cout(\divisor_1_hz|Add0~3 ));
// synopsys translate_off
defparam \divisor_1_hz|Add0~2 .lut_mask = 16'h3C3F;
defparam \divisor_1_hz|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y53_N9
dffeas \divisor_1_hz|count_tmp[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\divisor_1_hz|Add0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisor_1_hz|count_tmp [1]),
	.prn(vcc));
// synopsys translate_off
defparam \divisor_1_hz|count_tmp[1] .is_wysiwyg = "true";
defparam \divisor_1_hz|count_tmp[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y53_N10
fiftyfivenm_lcell_comb \divisor_1_hz|Add0~4 (
// Equation(s):
// \divisor_1_hz|Add0~4_combout  = (\divisor_1_hz|count_tmp [2] & (\divisor_1_hz|Add0~3  $ (GND))) # (!\divisor_1_hz|count_tmp [2] & (!\divisor_1_hz|Add0~3  & VCC))
// \divisor_1_hz|Add0~5  = CARRY((\divisor_1_hz|count_tmp [2] & !\divisor_1_hz|Add0~3 ))

	.dataa(gnd),
	.datab(\divisor_1_hz|count_tmp [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\divisor_1_hz|Add0~3 ),
	.combout(\divisor_1_hz|Add0~4_combout ),
	.cout(\divisor_1_hz|Add0~5 ));
// synopsys translate_off
defparam \divisor_1_hz|Add0~4 .lut_mask = 16'hC30C;
defparam \divisor_1_hz|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y53_N11
dffeas \divisor_1_hz|count_tmp[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\divisor_1_hz|Add0~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisor_1_hz|count_tmp [2]),
	.prn(vcc));
// synopsys translate_off
defparam \divisor_1_hz|count_tmp[2] .is_wysiwyg = "true";
defparam \divisor_1_hz|count_tmp[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y53_N12
fiftyfivenm_lcell_comb \divisor_1_hz|Add0~6 (
// Equation(s):
// \divisor_1_hz|Add0~6_combout  = (\divisor_1_hz|count_tmp [3] & (!\divisor_1_hz|Add0~5 )) # (!\divisor_1_hz|count_tmp [3] & ((\divisor_1_hz|Add0~5 ) # (GND)))
// \divisor_1_hz|Add0~7  = CARRY((!\divisor_1_hz|Add0~5 ) # (!\divisor_1_hz|count_tmp [3]))

	.dataa(\divisor_1_hz|count_tmp [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\divisor_1_hz|Add0~5 ),
	.combout(\divisor_1_hz|Add0~6_combout ),
	.cout(\divisor_1_hz|Add0~7 ));
// synopsys translate_off
defparam \divisor_1_hz|Add0~6 .lut_mask = 16'h5A5F;
defparam \divisor_1_hz|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y53_N13
dffeas \divisor_1_hz|count_tmp[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\divisor_1_hz|Add0~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisor_1_hz|count_tmp [3]),
	.prn(vcc));
// synopsys translate_off
defparam \divisor_1_hz|count_tmp[3] .is_wysiwyg = "true";
defparam \divisor_1_hz|count_tmp[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y53_N14
fiftyfivenm_lcell_comb \divisor_1_hz|Add0~8 (
// Equation(s):
// \divisor_1_hz|Add0~8_combout  = (\divisor_1_hz|count_tmp [4] & (\divisor_1_hz|Add0~7  $ (GND))) # (!\divisor_1_hz|count_tmp [4] & (!\divisor_1_hz|Add0~7  & VCC))
// \divisor_1_hz|Add0~9  = CARRY((\divisor_1_hz|count_tmp [4] & !\divisor_1_hz|Add0~7 ))

	.dataa(gnd),
	.datab(\divisor_1_hz|count_tmp [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\divisor_1_hz|Add0~7 ),
	.combout(\divisor_1_hz|Add0~8_combout ),
	.cout(\divisor_1_hz|Add0~9 ));
// synopsys translate_off
defparam \divisor_1_hz|Add0~8 .lut_mask = 16'hC30C;
defparam \divisor_1_hz|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y53_N15
dffeas \divisor_1_hz|count_tmp[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\divisor_1_hz|Add0~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisor_1_hz|count_tmp [4]),
	.prn(vcc));
// synopsys translate_off
defparam \divisor_1_hz|count_tmp[4] .is_wysiwyg = "true";
defparam \divisor_1_hz|count_tmp[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y53_N16
fiftyfivenm_lcell_comb \divisor_1_hz|Add0~10 (
// Equation(s):
// \divisor_1_hz|Add0~10_combout  = (\divisor_1_hz|count_tmp [5] & (!\divisor_1_hz|Add0~9 )) # (!\divisor_1_hz|count_tmp [5] & ((\divisor_1_hz|Add0~9 ) # (GND)))
// \divisor_1_hz|Add0~11  = CARRY((!\divisor_1_hz|Add0~9 ) # (!\divisor_1_hz|count_tmp [5]))

	.dataa(gnd),
	.datab(\divisor_1_hz|count_tmp [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\divisor_1_hz|Add0~9 ),
	.combout(\divisor_1_hz|Add0~10_combout ),
	.cout(\divisor_1_hz|Add0~11 ));
// synopsys translate_off
defparam \divisor_1_hz|Add0~10 .lut_mask = 16'h3C3F;
defparam \divisor_1_hz|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y53_N17
dffeas \divisor_1_hz|count_tmp[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\divisor_1_hz|Add0~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisor_1_hz|count_tmp [5]),
	.prn(vcc));
// synopsys translate_off
defparam \divisor_1_hz|count_tmp[5] .is_wysiwyg = "true";
defparam \divisor_1_hz|count_tmp[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y53_N18
fiftyfivenm_lcell_comb \divisor_1_hz|Add0~12 (
// Equation(s):
// \divisor_1_hz|Add0~12_combout  = (\divisor_1_hz|count_tmp [6] & (\divisor_1_hz|Add0~11  $ (GND))) # (!\divisor_1_hz|count_tmp [6] & (!\divisor_1_hz|Add0~11  & VCC))
// \divisor_1_hz|Add0~13  = CARRY((\divisor_1_hz|count_tmp [6] & !\divisor_1_hz|Add0~11 ))

	.dataa(gnd),
	.datab(\divisor_1_hz|count_tmp [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\divisor_1_hz|Add0~11 ),
	.combout(\divisor_1_hz|Add0~12_combout ),
	.cout(\divisor_1_hz|Add0~13 ));
// synopsys translate_off
defparam \divisor_1_hz|Add0~12 .lut_mask = 16'hC30C;
defparam \divisor_1_hz|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y53_N19
dffeas \divisor_1_hz|count_tmp[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\divisor_1_hz|Add0~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisor_1_hz|count_tmp [6]),
	.prn(vcc));
// synopsys translate_off
defparam \divisor_1_hz|count_tmp[6] .is_wysiwyg = "true";
defparam \divisor_1_hz|count_tmp[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y53_N20
fiftyfivenm_lcell_comb \divisor_1_hz|Add0~14 (
// Equation(s):
// \divisor_1_hz|Add0~14_combout  = (\divisor_1_hz|count_tmp [7] & (!\divisor_1_hz|Add0~13 )) # (!\divisor_1_hz|count_tmp [7] & ((\divisor_1_hz|Add0~13 ) # (GND)))
// \divisor_1_hz|Add0~15  = CARRY((!\divisor_1_hz|Add0~13 ) # (!\divisor_1_hz|count_tmp [7]))

	.dataa(gnd),
	.datab(\divisor_1_hz|count_tmp [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\divisor_1_hz|Add0~13 ),
	.combout(\divisor_1_hz|Add0~14_combout ),
	.cout(\divisor_1_hz|Add0~15 ));
// synopsys translate_off
defparam \divisor_1_hz|Add0~14 .lut_mask = 16'h3C3F;
defparam \divisor_1_hz|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y53_N2
fiftyfivenm_lcell_comb \divisor_1_hz|count_tmp~13 (
// Equation(s):
// \divisor_1_hz|count_tmp~13_combout  = (\divisor_1_hz|Add0~14_combout  & !\divisor_1_hz|Equal0~8_combout )

	.dataa(gnd),
	.datab(\divisor_1_hz|Add0~14_combout ),
	.datac(gnd),
	.datad(\divisor_1_hz|Equal0~8_combout ),
	.cin(gnd),
	.combout(\divisor_1_hz|count_tmp~13_combout ),
	.cout());
// synopsys translate_off
defparam \divisor_1_hz|count_tmp~13 .lut_mask = 16'h00CC;
defparam \divisor_1_hz|count_tmp~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y53_N3
dffeas \divisor_1_hz|count_tmp[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\divisor_1_hz|count_tmp~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisor_1_hz|count_tmp [7]),
	.prn(vcc));
// synopsys translate_off
defparam \divisor_1_hz|count_tmp[7] .is_wysiwyg = "true";
defparam \divisor_1_hz|count_tmp[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y53_N22
fiftyfivenm_lcell_comb \divisor_1_hz|Add0~16 (
// Equation(s):
// \divisor_1_hz|Add0~16_combout  = (\divisor_1_hz|count_tmp [8] & (\divisor_1_hz|Add0~15  $ (GND))) # (!\divisor_1_hz|count_tmp [8] & (!\divisor_1_hz|Add0~15  & VCC))
// \divisor_1_hz|Add0~17  = CARRY((\divisor_1_hz|count_tmp [8] & !\divisor_1_hz|Add0~15 ))

	.dataa(\divisor_1_hz|count_tmp [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\divisor_1_hz|Add0~15 ),
	.combout(\divisor_1_hz|Add0~16_combout ),
	.cout(\divisor_1_hz|Add0~17 ));
// synopsys translate_off
defparam \divisor_1_hz|Add0~16 .lut_mask = 16'hA50A;
defparam \divisor_1_hz|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y53_N23
dffeas \divisor_1_hz|count_tmp[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\divisor_1_hz|Add0~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisor_1_hz|count_tmp [8]),
	.prn(vcc));
// synopsys translate_off
defparam \divisor_1_hz|count_tmp[8] .is_wysiwyg = "true";
defparam \divisor_1_hz|count_tmp[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y53_N24
fiftyfivenm_lcell_comb \divisor_1_hz|Add0~18 (
// Equation(s):
// \divisor_1_hz|Add0~18_combout  = (\divisor_1_hz|count_tmp [9] & (!\divisor_1_hz|Add0~17 )) # (!\divisor_1_hz|count_tmp [9] & ((\divisor_1_hz|Add0~17 ) # (GND)))
// \divisor_1_hz|Add0~19  = CARRY((!\divisor_1_hz|Add0~17 ) # (!\divisor_1_hz|count_tmp [9]))

	.dataa(gnd),
	.datab(\divisor_1_hz|count_tmp [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\divisor_1_hz|Add0~17 ),
	.combout(\divisor_1_hz|Add0~18_combout ),
	.cout(\divisor_1_hz|Add0~19 ));
// synopsys translate_off
defparam \divisor_1_hz|Add0~18 .lut_mask = 16'h3C3F;
defparam \divisor_1_hz|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y53_N25
dffeas \divisor_1_hz|count_tmp[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\divisor_1_hz|Add0~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisor_1_hz|count_tmp [9]),
	.prn(vcc));
// synopsys translate_off
defparam \divisor_1_hz|count_tmp[9] .is_wysiwyg = "true";
defparam \divisor_1_hz|count_tmp[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y53_N26
fiftyfivenm_lcell_comb \divisor_1_hz|Add0~20 (
// Equation(s):
// \divisor_1_hz|Add0~20_combout  = (\divisor_1_hz|count_tmp [10] & (\divisor_1_hz|Add0~19  $ (GND))) # (!\divisor_1_hz|count_tmp [10] & (!\divisor_1_hz|Add0~19  & VCC))
// \divisor_1_hz|Add0~21  = CARRY((\divisor_1_hz|count_tmp [10] & !\divisor_1_hz|Add0~19 ))

	.dataa(\divisor_1_hz|count_tmp [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\divisor_1_hz|Add0~19 ),
	.combout(\divisor_1_hz|Add0~20_combout ),
	.cout(\divisor_1_hz|Add0~21 ));
// synopsys translate_off
defparam \divisor_1_hz|Add0~20 .lut_mask = 16'hA50A;
defparam \divisor_1_hz|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y53_N27
dffeas \divisor_1_hz|count_tmp[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\divisor_1_hz|Add0~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisor_1_hz|count_tmp [10]),
	.prn(vcc));
// synopsys translate_off
defparam \divisor_1_hz|count_tmp[10] .is_wysiwyg = "true";
defparam \divisor_1_hz|count_tmp[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y53_N28
fiftyfivenm_lcell_comb \divisor_1_hz|Add0~22 (
// Equation(s):
// \divisor_1_hz|Add0~22_combout  = (\divisor_1_hz|count_tmp [11] & (!\divisor_1_hz|Add0~21 )) # (!\divisor_1_hz|count_tmp [11] & ((\divisor_1_hz|Add0~21 ) # (GND)))
// \divisor_1_hz|Add0~23  = CARRY((!\divisor_1_hz|Add0~21 ) # (!\divisor_1_hz|count_tmp [11]))

	.dataa(gnd),
	.datab(\divisor_1_hz|count_tmp [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\divisor_1_hz|Add0~21 ),
	.combout(\divisor_1_hz|Add0~22_combout ),
	.cout(\divisor_1_hz|Add0~23 ));
// synopsys translate_off
defparam \divisor_1_hz|Add0~22 .lut_mask = 16'h3C3F;
defparam \divisor_1_hz|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y53_N29
dffeas \divisor_1_hz|count_tmp[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\divisor_1_hz|Add0~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisor_1_hz|count_tmp [11]),
	.prn(vcc));
// synopsys translate_off
defparam \divisor_1_hz|count_tmp[11] .is_wysiwyg = "true";
defparam \divisor_1_hz|count_tmp[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y53_N30
fiftyfivenm_lcell_comb \divisor_1_hz|Add0~24 (
// Equation(s):
// \divisor_1_hz|Add0~24_combout  = (\divisor_1_hz|count_tmp [12] & (\divisor_1_hz|Add0~23  $ (GND))) # (!\divisor_1_hz|count_tmp [12] & (!\divisor_1_hz|Add0~23  & VCC))
// \divisor_1_hz|Add0~25  = CARRY((\divisor_1_hz|count_tmp [12] & !\divisor_1_hz|Add0~23 ))

	.dataa(gnd),
	.datab(\divisor_1_hz|count_tmp [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\divisor_1_hz|Add0~23 ),
	.combout(\divisor_1_hz|Add0~24_combout ),
	.cout(\divisor_1_hz|Add0~25 ));
// synopsys translate_off
defparam \divisor_1_hz|Add0~24 .lut_mask = 16'hC30C;
defparam \divisor_1_hz|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y53_N0
fiftyfivenm_lcell_comb \divisor_1_hz|count_tmp~12 (
// Equation(s):
// \divisor_1_hz|count_tmp~12_combout  = (\divisor_1_hz|Add0~24_combout  & !\divisor_1_hz|Equal0~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\divisor_1_hz|Add0~24_combout ),
	.datad(\divisor_1_hz|Equal0~8_combout ),
	.cin(gnd),
	.combout(\divisor_1_hz|count_tmp~12_combout ),
	.cout());
// synopsys translate_off
defparam \divisor_1_hz|count_tmp~12 .lut_mask = 16'h00F0;
defparam \divisor_1_hz|count_tmp~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y53_N1
dffeas \divisor_1_hz|count_tmp[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\divisor_1_hz|count_tmp~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisor_1_hz|count_tmp [12]),
	.prn(vcc));
// synopsys translate_off
defparam \divisor_1_hz|count_tmp[12] .is_wysiwyg = "true";
defparam \divisor_1_hz|count_tmp[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y52_N0
fiftyfivenm_lcell_comb \divisor_1_hz|Add0~26 (
// Equation(s):
// \divisor_1_hz|Add0~26_combout  = (\divisor_1_hz|count_tmp [13] & (!\divisor_1_hz|Add0~25 )) # (!\divisor_1_hz|count_tmp [13] & ((\divisor_1_hz|Add0~25 ) # (GND)))
// \divisor_1_hz|Add0~27  = CARRY((!\divisor_1_hz|Add0~25 ) # (!\divisor_1_hz|count_tmp [13]))

	.dataa(\divisor_1_hz|count_tmp [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\divisor_1_hz|Add0~25 ),
	.combout(\divisor_1_hz|Add0~26_combout ),
	.cout(\divisor_1_hz|Add0~27 ));
// synopsys translate_off
defparam \divisor_1_hz|Add0~26 .lut_mask = 16'h5A5F;
defparam \divisor_1_hz|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y52_N20
fiftyfivenm_lcell_comb \divisor_1_hz|count_tmp~11 (
// Equation(s):
// \divisor_1_hz|count_tmp~11_combout  = (\divisor_1_hz|Add0~26_combout  & !\divisor_1_hz|Equal0~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\divisor_1_hz|Add0~26_combout ),
	.datad(\divisor_1_hz|Equal0~8_combout ),
	.cin(gnd),
	.combout(\divisor_1_hz|count_tmp~11_combout ),
	.cout());
// synopsys translate_off
defparam \divisor_1_hz|count_tmp~11 .lut_mask = 16'h00F0;
defparam \divisor_1_hz|count_tmp~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y52_N21
dffeas \divisor_1_hz|count_tmp[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\divisor_1_hz|count_tmp~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisor_1_hz|count_tmp [13]),
	.prn(vcc));
// synopsys translate_off
defparam \divisor_1_hz|count_tmp[13] .is_wysiwyg = "true";
defparam \divisor_1_hz|count_tmp[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y52_N2
fiftyfivenm_lcell_comb \divisor_1_hz|Add0~28 (
// Equation(s):
// \divisor_1_hz|Add0~28_combout  = (\divisor_1_hz|count_tmp [14] & (\divisor_1_hz|Add0~27  $ (GND))) # (!\divisor_1_hz|count_tmp [14] & (!\divisor_1_hz|Add0~27  & VCC))
// \divisor_1_hz|Add0~29  = CARRY((\divisor_1_hz|count_tmp [14] & !\divisor_1_hz|Add0~27 ))

	.dataa(gnd),
	.datab(\divisor_1_hz|count_tmp [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\divisor_1_hz|Add0~27 ),
	.combout(\divisor_1_hz|Add0~28_combout ),
	.cout(\divisor_1_hz|Add0~29 ));
// synopsys translate_off
defparam \divisor_1_hz|Add0~28 .lut_mask = 16'hC30C;
defparam \divisor_1_hz|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y52_N28
fiftyfivenm_lcell_comb \divisor_1_hz|count_tmp~10 (
// Equation(s):
// \divisor_1_hz|count_tmp~10_combout  = (\divisor_1_hz|Add0~28_combout  & !\divisor_1_hz|Equal0~8_combout )

	.dataa(gnd),
	.datab(\divisor_1_hz|Add0~28_combout ),
	.datac(\divisor_1_hz|Equal0~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\divisor_1_hz|count_tmp~10_combout ),
	.cout());
// synopsys translate_off
defparam \divisor_1_hz|count_tmp~10 .lut_mask = 16'h0C0C;
defparam \divisor_1_hz|count_tmp~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y52_N29
dffeas \divisor_1_hz|count_tmp[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\divisor_1_hz|count_tmp~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisor_1_hz|count_tmp [14]),
	.prn(vcc));
// synopsys translate_off
defparam \divisor_1_hz|count_tmp[14] .is_wysiwyg = "true";
defparam \divisor_1_hz|count_tmp[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y52_N4
fiftyfivenm_lcell_comb \divisor_1_hz|Add0~30 (
// Equation(s):
// \divisor_1_hz|Add0~30_combout  = (\divisor_1_hz|count_tmp [15] & (!\divisor_1_hz|Add0~29 )) # (!\divisor_1_hz|count_tmp [15] & ((\divisor_1_hz|Add0~29 ) # (GND)))
// \divisor_1_hz|Add0~31  = CARRY((!\divisor_1_hz|Add0~29 ) # (!\divisor_1_hz|count_tmp [15]))

	.dataa(\divisor_1_hz|count_tmp [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\divisor_1_hz|Add0~29 ),
	.combout(\divisor_1_hz|Add0~30_combout ),
	.cout(\divisor_1_hz|Add0~31 ));
// synopsys translate_off
defparam \divisor_1_hz|Add0~30 .lut_mask = 16'h5A5F;
defparam \divisor_1_hz|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y52_N30
fiftyfivenm_lcell_comb \divisor_1_hz|count_tmp~9 (
// Equation(s):
// \divisor_1_hz|count_tmp~9_combout  = (\divisor_1_hz|Add0~30_combout  & !\divisor_1_hz|Equal0~8_combout )

	.dataa(gnd),
	.datab(\divisor_1_hz|Add0~30_combout ),
	.datac(\divisor_1_hz|Equal0~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\divisor_1_hz|count_tmp~9_combout ),
	.cout());
// synopsys translate_off
defparam \divisor_1_hz|count_tmp~9 .lut_mask = 16'h0C0C;
defparam \divisor_1_hz|count_tmp~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y52_N31
dffeas \divisor_1_hz|count_tmp[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\divisor_1_hz|count_tmp~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisor_1_hz|count_tmp [15]),
	.prn(vcc));
// synopsys translate_off
defparam \divisor_1_hz|count_tmp[15] .is_wysiwyg = "true";
defparam \divisor_1_hz|count_tmp[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y52_N6
fiftyfivenm_lcell_comb \divisor_1_hz|Add0~32 (
// Equation(s):
// \divisor_1_hz|Add0~32_combout  = (\divisor_1_hz|count_tmp [16] & (\divisor_1_hz|Add0~31  $ (GND))) # (!\divisor_1_hz|count_tmp [16] & (!\divisor_1_hz|Add0~31  & VCC))
// \divisor_1_hz|Add0~33  = CARRY((\divisor_1_hz|count_tmp [16] & !\divisor_1_hz|Add0~31 ))

	.dataa(\divisor_1_hz|count_tmp [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\divisor_1_hz|Add0~31 ),
	.combout(\divisor_1_hz|Add0~32_combout ),
	.cout(\divisor_1_hz|Add0~33 ));
// synopsys translate_off
defparam \divisor_1_hz|Add0~32 .lut_mask = 16'hA50A;
defparam \divisor_1_hz|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y52_N7
dffeas \divisor_1_hz|count_tmp[16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\divisor_1_hz|Add0~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisor_1_hz|count_tmp [16]),
	.prn(vcc));
// synopsys translate_off
defparam \divisor_1_hz|count_tmp[16] .is_wysiwyg = "true";
defparam \divisor_1_hz|count_tmp[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y52_N8
fiftyfivenm_lcell_comb \divisor_1_hz|Add0~34 (
// Equation(s):
// \divisor_1_hz|Add0~34_combout  = (\divisor_1_hz|count_tmp [17] & (!\divisor_1_hz|Add0~33 )) # (!\divisor_1_hz|count_tmp [17] & ((\divisor_1_hz|Add0~33 ) # (GND)))
// \divisor_1_hz|Add0~35  = CARRY((!\divisor_1_hz|Add0~33 ) # (!\divisor_1_hz|count_tmp [17]))

	.dataa(\divisor_1_hz|count_tmp [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\divisor_1_hz|Add0~33 ),
	.combout(\divisor_1_hz|Add0~34_combout ),
	.cout(\divisor_1_hz|Add0~35 ));
// synopsys translate_off
defparam \divisor_1_hz|Add0~34 .lut_mask = 16'h5A5F;
defparam \divisor_1_hz|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y52_N6
fiftyfivenm_lcell_comb \divisor_1_hz|count_tmp~8 (
// Equation(s):
// \divisor_1_hz|count_tmp~8_combout  = (\divisor_1_hz|Add0~34_combout  & !\divisor_1_hz|Equal0~8_combout )

	.dataa(\divisor_1_hz|Add0~34_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\divisor_1_hz|Equal0~8_combout ),
	.cin(gnd),
	.combout(\divisor_1_hz|count_tmp~8_combout ),
	.cout());
// synopsys translate_off
defparam \divisor_1_hz|count_tmp~8 .lut_mask = 16'h00AA;
defparam \divisor_1_hz|count_tmp~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y52_N7
dffeas \divisor_1_hz|count_tmp[17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\divisor_1_hz|count_tmp~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisor_1_hz|count_tmp [17]),
	.prn(vcc));
// synopsys translate_off
defparam \divisor_1_hz|count_tmp[17] .is_wysiwyg = "true";
defparam \divisor_1_hz|count_tmp[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y52_N10
fiftyfivenm_lcell_comb \divisor_1_hz|Add0~36 (
// Equation(s):
// \divisor_1_hz|Add0~36_combout  = (\divisor_1_hz|count_tmp [18] & (\divisor_1_hz|Add0~35  $ (GND))) # (!\divisor_1_hz|count_tmp [18] & (!\divisor_1_hz|Add0~35  & VCC))
// \divisor_1_hz|Add0~37  = CARRY((\divisor_1_hz|count_tmp [18] & !\divisor_1_hz|Add0~35 ))

	.dataa(\divisor_1_hz|count_tmp [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\divisor_1_hz|Add0~35 ),
	.combout(\divisor_1_hz|Add0~36_combout ),
	.cout(\divisor_1_hz|Add0~37 ));
// synopsys translate_off
defparam \divisor_1_hz|Add0~36 .lut_mask = 16'hA50A;
defparam \divisor_1_hz|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y52_N11
dffeas \divisor_1_hz|count_tmp[18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\divisor_1_hz|Add0~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisor_1_hz|count_tmp [18]),
	.prn(vcc));
// synopsys translate_off
defparam \divisor_1_hz|count_tmp[18] .is_wysiwyg = "true";
defparam \divisor_1_hz|count_tmp[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y52_N12
fiftyfivenm_lcell_comb \divisor_1_hz|Add0~38 (
// Equation(s):
// \divisor_1_hz|Add0~38_combout  = (\divisor_1_hz|count_tmp [19] & (!\divisor_1_hz|Add0~37 )) # (!\divisor_1_hz|count_tmp [19] & ((\divisor_1_hz|Add0~37 ) # (GND)))
// \divisor_1_hz|Add0~39  = CARRY((!\divisor_1_hz|Add0~37 ) # (!\divisor_1_hz|count_tmp [19]))

	.dataa(gnd),
	.datab(\divisor_1_hz|count_tmp [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\divisor_1_hz|Add0~37 ),
	.combout(\divisor_1_hz|Add0~38_combout ),
	.cout(\divisor_1_hz|Add0~39 ));
// synopsys translate_off
defparam \divisor_1_hz|Add0~38 .lut_mask = 16'h3C3F;
defparam \divisor_1_hz|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y52_N14
fiftyfivenm_lcell_comb \divisor_1_hz|count_tmp~7 (
// Equation(s):
// \divisor_1_hz|count_tmp~7_combout  = (\divisor_1_hz|Add0~38_combout  & !\divisor_1_hz|Equal0~8_combout )

	.dataa(\divisor_1_hz|Add0~38_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\divisor_1_hz|Equal0~8_combout ),
	.cin(gnd),
	.combout(\divisor_1_hz|count_tmp~7_combout ),
	.cout());
// synopsys translate_off
defparam \divisor_1_hz|count_tmp~7 .lut_mask = 16'h00AA;
defparam \divisor_1_hz|count_tmp~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y52_N15
dffeas \divisor_1_hz|count_tmp[19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\divisor_1_hz|count_tmp~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisor_1_hz|count_tmp [19]),
	.prn(vcc));
// synopsys translate_off
defparam \divisor_1_hz|count_tmp[19] .is_wysiwyg = "true";
defparam \divisor_1_hz|count_tmp[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y52_N14
fiftyfivenm_lcell_comb \divisor_1_hz|Add0~40 (
// Equation(s):
// \divisor_1_hz|Add0~40_combout  = (\divisor_1_hz|count_tmp [20] & (\divisor_1_hz|Add0~39  $ (GND))) # (!\divisor_1_hz|count_tmp [20] & (!\divisor_1_hz|Add0~39  & VCC))
// \divisor_1_hz|Add0~41  = CARRY((\divisor_1_hz|count_tmp [20] & !\divisor_1_hz|Add0~39 ))

	.dataa(gnd),
	.datab(\divisor_1_hz|count_tmp [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\divisor_1_hz|Add0~39 ),
	.combout(\divisor_1_hz|Add0~40_combout ),
	.cout(\divisor_1_hz|Add0~41 ));
// synopsys translate_off
defparam \divisor_1_hz|Add0~40 .lut_mask = 16'hC30C;
defparam \divisor_1_hz|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y52_N28
fiftyfivenm_lcell_comb \divisor_1_hz|count_tmp~6 (
// Equation(s):
// \divisor_1_hz|count_tmp~6_combout  = (\divisor_1_hz|Add0~40_combout  & !\divisor_1_hz|Equal0~8_combout )

	.dataa(\divisor_1_hz|Add0~40_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\divisor_1_hz|Equal0~8_combout ),
	.cin(gnd),
	.combout(\divisor_1_hz|count_tmp~6_combout ),
	.cout());
// synopsys translate_off
defparam \divisor_1_hz|count_tmp~6 .lut_mask = 16'h00AA;
defparam \divisor_1_hz|count_tmp~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y52_N29
dffeas \divisor_1_hz|count_tmp[20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\divisor_1_hz|count_tmp~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisor_1_hz|count_tmp [20]),
	.prn(vcc));
// synopsys translate_off
defparam \divisor_1_hz|count_tmp[20] .is_wysiwyg = "true";
defparam \divisor_1_hz|count_tmp[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y52_N16
fiftyfivenm_lcell_comb \divisor_1_hz|Add0~42 (
// Equation(s):
// \divisor_1_hz|Add0~42_combout  = (\divisor_1_hz|count_tmp [21] & (!\divisor_1_hz|Add0~41 )) # (!\divisor_1_hz|count_tmp [21] & ((\divisor_1_hz|Add0~41 ) # (GND)))
// \divisor_1_hz|Add0~43  = CARRY((!\divisor_1_hz|Add0~41 ) # (!\divisor_1_hz|count_tmp [21]))

	.dataa(gnd),
	.datab(\divisor_1_hz|count_tmp [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\divisor_1_hz|Add0~41 ),
	.combout(\divisor_1_hz|Add0~42_combout ),
	.cout(\divisor_1_hz|Add0~43 ));
// synopsys translate_off
defparam \divisor_1_hz|Add0~42 .lut_mask = 16'h3C3F;
defparam \divisor_1_hz|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y52_N12
fiftyfivenm_lcell_comb \divisor_1_hz|count_tmp~5 (
// Equation(s):
// \divisor_1_hz|count_tmp~5_combout  = (\divisor_1_hz|Add0~42_combout  & !\divisor_1_hz|Equal0~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\divisor_1_hz|Add0~42_combout ),
	.datad(\divisor_1_hz|Equal0~8_combout ),
	.cin(gnd),
	.combout(\divisor_1_hz|count_tmp~5_combout ),
	.cout());
// synopsys translate_off
defparam \divisor_1_hz|count_tmp~5 .lut_mask = 16'h00F0;
defparam \divisor_1_hz|count_tmp~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y52_N13
dffeas \divisor_1_hz|count_tmp[21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\divisor_1_hz|count_tmp~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisor_1_hz|count_tmp [21]),
	.prn(vcc));
// synopsys translate_off
defparam \divisor_1_hz|count_tmp[21] .is_wysiwyg = "true";
defparam \divisor_1_hz|count_tmp[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y52_N18
fiftyfivenm_lcell_comb \divisor_1_hz|Add0~44 (
// Equation(s):
// \divisor_1_hz|Add0~44_combout  = (\divisor_1_hz|count_tmp [22] & (\divisor_1_hz|Add0~43  $ (GND))) # (!\divisor_1_hz|count_tmp [22] & (!\divisor_1_hz|Add0~43  & VCC))
// \divisor_1_hz|Add0~45  = CARRY((\divisor_1_hz|count_tmp [22] & !\divisor_1_hz|Add0~43 ))

	.dataa(gnd),
	.datab(\divisor_1_hz|count_tmp [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\divisor_1_hz|Add0~43 ),
	.combout(\divisor_1_hz|Add0~44_combout ),
	.cout(\divisor_1_hz|Add0~45 ));
// synopsys translate_off
defparam \divisor_1_hz|Add0~44 .lut_mask = 16'hC30C;
defparam \divisor_1_hz|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y52_N22
fiftyfivenm_lcell_comb \divisor_1_hz|count_tmp~4 (
// Equation(s):
// \divisor_1_hz|count_tmp~4_combout  = (\divisor_1_hz|Add0~44_combout  & !\divisor_1_hz|Equal0~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\divisor_1_hz|Add0~44_combout ),
	.datad(\divisor_1_hz|Equal0~8_combout ),
	.cin(gnd),
	.combout(\divisor_1_hz|count_tmp~4_combout ),
	.cout());
// synopsys translate_off
defparam \divisor_1_hz|count_tmp~4 .lut_mask = 16'h00F0;
defparam \divisor_1_hz|count_tmp~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y52_N23
dffeas \divisor_1_hz|count_tmp[22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\divisor_1_hz|count_tmp~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisor_1_hz|count_tmp [22]),
	.prn(vcc));
// synopsys translate_off
defparam \divisor_1_hz|count_tmp[22] .is_wysiwyg = "true";
defparam \divisor_1_hz|count_tmp[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y52_N20
fiftyfivenm_lcell_comb \divisor_1_hz|Add0~46 (
// Equation(s):
// \divisor_1_hz|Add0~46_combout  = (\divisor_1_hz|count_tmp [23] & (!\divisor_1_hz|Add0~45 )) # (!\divisor_1_hz|count_tmp [23] & ((\divisor_1_hz|Add0~45 ) # (GND)))
// \divisor_1_hz|Add0~47  = CARRY((!\divisor_1_hz|Add0~45 ) # (!\divisor_1_hz|count_tmp [23]))

	.dataa(\divisor_1_hz|count_tmp [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\divisor_1_hz|Add0~45 ),
	.combout(\divisor_1_hz|Add0~46_combout ),
	.cout(\divisor_1_hz|Add0~47 ));
// synopsys translate_off
defparam \divisor_1_hz|Add0~46 .lut_mask = 16'h5A5F;
defparam \divisor_1_hz|Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y52_N22
fiftyfivenm_lcell_comb \divisor_1_hz|Add0~48 (
// Equation(s):
// \divisor_1_hz|Add0~48_combout  = (\divisor_1_hz|count_tmp [24] & (\divisor_1_hz|Add0~47  $ (GND))) # (!\divisor_1_hz|count_tmp [24] & (!\divisor_1_hz|Add0~47  & VCC))
// \divisor_1_hz|Add0~49  = CARRY((\divisor_1_hz|count_tmp [24] & !\divisor_1_hz|Add0~47 ))

	.dataa(\divisor_1_hz|count_tmp [24]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\divisor_1_hz|Add0~47 ),
	.combout(\divisor_1_hz|Add0~48_combout ),
	.cout(\divisor_1_hz|Add0~49 ));
// synopsys translate_off
defparam \divisor_1_hz|Add0~48 .lut_mask = 16'hA50A;
defparam \divisor_1_hz|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y53_N4
fiftyfivenm_lcell_comb \divisor_1_hz|Equal0~0 (
// Equation(s):
// \divisor_1_hz|Equal0~0_combout  = (!\divisor_1_hz|Add0~2_combout  & (!\divisor_1_hz|Add0~0_combout  & (!\divisor_1_hz|Add0~6_combout  & !\divisor_1_hz|Add0~4_combout )))

	.dataa(\divisor_1_hz|Add0~2_combout ),
	.datab(\divisor_1_hz|Add0~0_combout ),
	.datac(\divisor_1_hz|Add0~6_combout ),
	.datad(\divisor_1_hz|Add0~4_combout ),
	.cin(gnd),
	.combout(\divisor_1_hz|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \divisor_1_hz|Equal0~0 .lut_mask = 16'h0001;
defparam \divisor_1_hz|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y52_N4
fiftyfivenm_lcell_comb \divisor_1_hz|Equal0~1 (
// Equation(s):
// \divisor_1_hz|Equal0~1_combout  = (!\divisor_1_hz|Add0~8_combout  & (!\divisor_1_hz|Add0~10_combout  & (!\divisor_1_hz|Add0~12_combout  & \divisor_1_hz|Add0~14_combout )))

	.dataa(\divisor_1_hz|Add0~8_combout ),
	.datab(\divisor_1_hz|Add0~10_combout ),
	.datac(\divisor_1_hz|Add0~12_combout ),
	.datad(\divisor_1_hz|Add0~14_combout ),
	.cin(gnd),
	.combout(\divisor_1_hz|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \divisor_1_hz|Equal0~1 .lut_mask = 16'h0100;
defparam \divisor_1_hz|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y52_N8
fiftyfivenm_lcell_comb \divisor_1_hz|Equal0~2 (
// Equation(s):
// \divisor_1_hz|Equal0~2_combout  = (!\divisor_1_hz|Add0~16_combout  & (!\divisor_1_hz|Add0~20_combout  & (!\divisor_1_hz|Add0~22_combout  & !\divisor_1_hz|Add0~18_combout )))

	.dataa(\divisor_1_hz|Add0~16_combout ),
	.datab(\divisor_1_hz|Add0~20_combout ),
	.datac(\divisor_1_hz|Add0~22_combout ),
	.datad(\divisor_1_hz|Add0~18_combout ),
	.cin(gnd),
	.combout(\divisor_1_hz|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \divisor_1_hz|Equal0~2 .lut_mask = 16'h0001;
defparam \divisor_1_hz|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y52_N18
fiftyfivenm_lcell_comb \divisor_1_hz|Equal0~3 (
// Equation(s):
// \divisor_1_hz|Equal0~3_combout  = (\divisor_1_hz|Add0~28_combout  & (\divisor_1_hz|Add0~26_combout  & (\divisor_1_hz|Add0~30_combout  & \divisor_1_hz|Add0~24_combout )))

	.dataa(\divisor_1_hz|Add0~28_combout ),
	.datab(\divisor_1_hz|Add0~26_combout ),
	.datac(\divisor_1_hz|Add0~30_combout ),
	.datad(\divisor_1_hz|Add0~24_combout ),
	.cin(gnd),
	.combout(\divisor_1_hz|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \divisor_1_hz|Equal0~3 .lut_mask = 16'h8000;
defparam \divisor_1_hz|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y52_N16
fiftyfivenm_lcell_comb \divisor_1_hz|Equal0~4 (
// Equation(s):
// \divisor_1_hz|Equal0~4_combout  = (\divisor_1_hz|Equal0~0_combout  & (\divisor_1_hz|Equal0~1_combout  & (\divisor_1_hz|Equal0~2_combout  & \divisor_1_hz|Equal0~3_combout )))

	.dataa(\divisor_1_hz|Equal0~0_combout ),
	.datab(\divisor_1_hz|Equal0~1_combout ),
	.datac(\divisor_1_hz|Equal0~2_combout ),
	.datad(\divisor_1_hz|Equal0~3_combout ),
	.cin(gnd),
	.combout(\divisor_1_hz|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \divisor_1_hz|Equal0~4 .lut_mask = 16'h8000;
defparam \divisor_1_hz|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y52_N10
fiftyfivenm_lcell_comb \divisor_1_hz|Equal0~5 (
// Equation(s):
// \divisor_1_hz|Equal0~5_combout  = (\divisor_1_hz|Add0~38_combout  & (!\divisor_1_hz|Add0~36_combout  & (!\divisor_1_hz|Add0~32_combout  & \divisor_1_hz|Equal0~4_combout )))

	.dataa(\divisor_1_hz|Add0~38_combout ),
	.datab(\divisor_1_hz|Add0~36_combout ),
	.datac(\divisor_1_hz|Add0~32_combout ),
	.datad(\divisor_1_hz|Equal0~4_combout ),
	.cin(gnd),
	.combout(\divisor_1_hz|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \divisor_1_hz|Equal0~5 .lut_mask = 16'h0200;
defparam \divisor_1_hz|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y52_N24
fiftyfivenm_lcell_comb \divisor_1_hz|Equal0~6 (
// Equation(s):
// \divisor_1_hz|Equal0~6_combout  = (\divisor_1_hz|Add0~40_combout  & (\divisor_1_hz|Add0~34_combout  & (\divisor_1_hz|Add0~42_combout  & \divisor_1_hz|Equal0~5_combout )))

	.dataa(\divisor_1_hz|Add0~40_combout ),
	.datab(\divisor_1_hz|Add0~34_combout ),
	.datac(\divisor_1_hz|Add0~42_combout ),
	.datad(\divisor_1_hz|Equal0~5_combout ),
	.cin(gnd),
	.combout(\divisor_1_hz|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \divisor_1_hz|Equal0~6 .lut_mask = 16'h8000;
defparam \divisor_1_hz|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y52_N2
fiftyfivenm_lcell_comb \divisor_1_hz|Equal0~7 (
// Equation(s):
// \divisor_1_hz|Equal0~7_combout  = (\divisor_1_hz|Add0~44_combout  & \divisor_1_hz|Equal0~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\divisor_1_hz|Add0~44_combout ),
	.datad(\divisor_1_hz|Equal0~6_combout ),
	.cin(gnd),
	.combout(\divisor_1_hz|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \divisor_1_hz|Equal0~7 .lut_mask = 16'hF000;
defparam \divisor_1_hz|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y52_N30
fiftyfivenm_lcell_comb \divisor_1_hz|count_tmp~15 (
// Equation(s):
// \divisor_1_hz|count_tmp~15_combout  = (\divisor_1_hz|Add0~46_combout  & ((\divisor_1_hz|Add0~48_combout ) # ((!\divisor_1_hz|Equal0~7_combout ) # (!\divisor_1_hz|Add0~50_combout ))))

	.dataa(\divisor_1_hz|Add0~46_combout ),
	.datab(\divisor_1_hz|Add0~48_combout ),
	.datac(\divisor_1_hz|Add0~50_combout ),
	.datad(\divisor_1_hz|Equal0~7_combout ),
	.cin(gnd),
	.combout(\divisor_1_hz|count_tmp~15_combout ),
	.cout());
// synopsys translate_off
defparam \divisor_1_hz|count_tmp~15 .lut_mask = 16'h8AAA;
defparam \divisor_1_hz|count_tmp~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y52_N31
dffeas \divisor_1_hz|count_tmp[23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\divisor_1_hz|count_tmp~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisor_1_hz|count_tmp [23]),
	.prn(vcc));
// synopsys translate_off
defparam \divisor_1_hz|count_tmp[23] .is_wysiwyg = "true";
defparam \divisor_1_hz|count_tmp[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y52_N26
fiftyfivenm_lcell_comb \divisor_1_hz|count_tmp~14 (
// Equation(s):
// \divisor_1_hz|count_tmp~14_combout  = (\divisor_1_hz|Add0~50_combout  & (((\divisor_1_hz|Add0~48_combout ) # (!\divisor_1_hz|Equal0~7_combout )) # (!\divisor_1_hz|Add0~46_combout )))

	.dataa(\divisor_1_hz|Add0~46_combout ),
	.datab(\divisor_1_hz|Add0~48_combout ),
	.datac(\divisor_1_hz|Add0~50_combout ),
	.datad(\divisor_1_hz|Equal0~7_combout ),
	.cin(gnd),
	.combout(\divisor_1_hz|count_tmp~14_combout ),
	.cout());
// synopsys translate_off
defparam \divisor_1_hz|count_tmp~14 .lut_mask = 16'hD0F0;
defparam \divisor_1_hz|count_tmp~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y52_N27
dffeas \divisor_1_hz|count_tmp[25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\divisor_1_hz|count_tmp~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisor_1_hz|count_tmp [25]),
	.prn(vcc));
// synopsys translate_off
defparam \divisor_1_hz|count_tmp[25] .is_wysiwyg = "true";
defparam \divisor_1_hz|count_tmp[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y52_N24
fiftyfivenm_lcell_comb \divisor_1_hz|Add0~50 (
// Equation(s):
// \divisor_1_hz|Add0~50_combout  = \divisor_1_hz|Add0~49  $ (\divisor_1_hz|count_tmp [25])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\divisor_1_hz|count_tmp [25]),
	.cin(\divisor_1_hz|Add0~49 ),
	.combout(\divisor_1_hz|Add0~50_combout ),
	.cout());
// synopsys translate_off
defparam \divisor_1_hz|Add0~50 .lut_mask = 16'h0FF0;
defparam \divisor_1_hz|Add0~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y52_N0
fiftyfivenm_lcell_comb \divisor_1_hz|Equal0~8 (
// Equation(s):
// \divisor_1_hz|Equal0~8_combout  = (\divisor_1_hz|Add0~50_combout  & (!\divisor_1_hz|Add0~48_combout  & (\divisor_1_hz|Add0~46_combout  & \divisor_1_hz|Equal0~7_combout )))

	.dataa(\divisor_1_hz|Add0~50_combout ),
	.datab(\divisor_1_hz|Add0~48_combout ),
	.datac(\divisor_1_hz|Add0~46_combout ),
	.datad(\divisor_1_hz|Equal0~7_combout ),
	.cin(gnd),
	.combout(\divisor_1_hz|Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \divisor_1_hz|Equal0~8 .lut_mask = 16'h2000;
defparam \divisor_1_hz|Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y52_N1
dffeas \divisor_1_hz|out_clk_tmp_up (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\divisor_1_hz|Equal0~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisor_1_hz|out_clk_tmp_up~q ),
	.prn(vcc));
// synopsys translate_off
defparam \divisor_1_hz|out_clk_tmp_up .is_wysiwyg = "true";
defparam \divisor_1_hz|out_clk_tmp_up .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y52_N16
fiftyfivenm_lcell_comb \divisor_1_hz|out_clk_tmp~feeder (
// Equation(s):
// \divisor_1_hz|out_clk_tmp~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\divisor_1_hz|out_clk_tmp~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \divisor_1_hz|out_clk_tmp~feeder .lut_mask = 16'hFFFF;
defparam \divisor_1_hz|out_clk_tmp~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y52_N28
fiftyfivenm_lcell_comb \divisor_1_hz|reset_out_clk_tmp~0 (
// Equation(s):
// \divisor_1_hz|reset_out_clk_tmp~0_combout  = (\divisor_1_hz|out_clk_tmp_up~q  & !\divisor_1_hz|reset_out_clk_tmp~q )

	.dataa(\divisor_1_hz|out_clk_tmp_up~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\divisor_1_hz|reset_out_clk_tmp~q ),
	.cin(gnd),
	.combout(\divisor_1_hz|reset_out_clk_tmp~0_combout ),
	.cout());
// synopsys translate_off
defparam \divisor_1_hz|reset_out_clk_tmp~0 .lut_mask = 16'h00AA;
defparam \divisor_1_hz|reset_out_clk_tmp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y52_N18
fiftyfivenm_lcell_comb \divisor_1_hz|reset_out_clk_tmp~feeder (
// Equation(s):
// \divisor_1_hz|reset_out_clk_tmp~feeder_combout  = \divisor_1_hz|reset_out_clk_tmp~0_combout 

	.dataa(\divisor_1_hz|reset_out_clk_tmp~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\divisor_1_hz|reset_out_clk_tmp~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \divisor_1_hz|reset_out_clk_tmp~feeder .lut_mask = 16'hAAAA;
defparam \divisor_1_hz|reset_out_clk_tmp~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y52_N19
dffeas \divisor_1_hz|reset_out_clk_tmp (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\divisor_1_hz|reset_out_clk_tmp~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisor_1_hz|reset_out_clk_tmp~q ),
	.prn(vcc));
// synopsys translate_off
defparam \divisor_1_hz|reset_out_clk_tmp .is_wysiwyg = "true";
defparam \divisor_1_hz|reset_out_clk_tmp .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y52_N17
dffeas \divisor_1_hz|out_clk_tmp (
	.clk(\divisor_1_hz|out_clk_tmp_up~q ),
	.d(\divisor_1_hz|out_clk_tmp~feeder_combout ),
	.asdata(vcc),
	.clrn(!\divisor_1_hz|reset_out_clk_tmp~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisor_1_hz|out_clk_tmp~q ),
	.prn(vcc));
// synopsys translate_off
defparam \divisor_1_hz|out_clk_tmp .is_wysiwyg = "true";
defparam \divisor_1_hz|out_clk_tmp .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G14
fiftyfivenm_clkctrl \divisor_1_hz|out_clk_tmp~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\divisor_1_hz|out_clk_tmp~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\divisor_1_hz|out_clk_tmp~clkctrl_outclk ));
// synopsys translate_off
defparam \divisor_1_hz|out_clk_tmp~clkctrl .clock_type = "global clock";
defparam \divisor_1_hz|out_clk_tmp~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X31_Y0_N22
fiftyfivenm_io_ibuf \passagem_zero~input (
	.i(passagem_zero),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\passagem_zero~input_o ));
// synopsys translate_off
defparam \passagem_zero~input .bus_hold = "false";
defparam \passagem_zero~input .listen_to_nsleep_signal = "false";
defparam \passagem_zero~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G17
fiftyfivenm_clkctrl \passagem_zero~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\passagem_zero~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\passagem_zero~inputclkctrl_outclk ));
// synopsys translate_off
defparam \passagem_zero~inputclkctrl .clock_type = "global clock";
defparam \passagem_zero~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X64_Y52_N20
fiftyfivenm_lcell_comb \unidade_tmp[0]~3 (
// Equation(s):
// \unidade_tmp[0]~3_combout  = !unidade_tmp[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(unidade_tmp[0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\unidade_tmp[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \unidade_tmp[0]~3 .lut_mask = 16'h0F0F;
defparam \unidade_tmp[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y52_N21
dffeas \unidade_tmp[0] (
	.clk(\passagem_zero~inputclkctrl_outclk ),
	.d(\unidade_tmp[0]~3_combout ),
	.asdata(vcc),
	.clrn(!\divisor_1_hz|out_clk_tmp~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(unidade_tmp[0]),
	.prn(vcc));
// synopsys translate_off
defparam \unidade_tmp[0] .is_wysiwyg = "true";
defparam \unidade_tmp[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y52_N2
fiftyfivenm_lcell_comb \unidade_tmp~0 (
// Equation(s):
// \unidade_tmp~0_combout  = (unidade_tmp[1] & (unidade_tmp[3] $ (((unidade_tmp[2] & unidade_tmp[0]))))) # (!unidade_tmp[1] & (unidade_tmp[3] & ((unidade_tmp[2]) # (!unidade_tmp[0]))))

	.dataa(unidade_tmp[1]),
	.datab(unidade_tmp[2]),
	.datac(unidade_tmp[3]),
	.datad(unidade_tmp[0]),
	.cin(gnd),
	.combout(\unidade_tmp~0_combout ),
	.cout());
// synopsys translate_off
defparam \unidade_tmp~0 .lut_mask = 16'h68F0;
defparam \unidade_tmp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y52_N3
dffeas \unidade_tmp[3] (
	.clk(\passagem_zero~inputclkctrl_outclk ),
	.d(\unidade_tmp~0_combout ),
	.asdata(vcc),
	.clrn(!\divisor_1_hz|out_clk_tmp~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(unidade_tmp[3]),
	.prn(vcc));
// synopsys translate_off
defparam \unidade_tmp[3] .is_wysiwyg = "true";
defparam \unidade_tmp[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y52_N22
fiftyfivenm_lcell_comb \unidade_tmp~2 (
// Equation(s):
// \unidade_tmp~2_combout  = (unidade_tmp[1] & (((!unidade_tmp[0])))) # (!unidade_tmp[1] & (unidade_tmp[0] & ((unidade_tmp[2]) # (!unidade_tmp[3]))))

	.dataa(unidade_tmp[2]),
	.datab(unidade_tmp[3]),
	.datac(unidade_tmp[1]),
	.datad(unidade_tmp[0]),
	.cin(gnd),
	.combout(\unidade_tmp~2_combout ),
	.cout());
// synopsys translate_off
defparam \unidade_tmp~2 .lut_mask = 16'h0BF0;
defparam \unidade_tmp~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y52_N23
dffeas \unidade_tmp[1] (
	.clk(\passagem_zero~inputclkctrl_outclk ),
	.d(\unidade_tmp~2_combout ),
	.asdata(vcc),
	.clrn(!\divisor_1_hz|out_clk_tmp~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(unidade_tmp[1]),
	.prn(vcc));
// synopsys translate_off
defparam \unidade_tmp[1] .is_wysiwyg = "true";
defparam \unidade_tmp[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y52_N0
fiftyfivenm_lcell_comb \unidade_tmp[2]~1 (
// Equation(s):
// \unidade_tmp[2]~1_combout  = unidade_tmp[2] $ (((unidade_tmp[1] & unidade_tmp[0])))

	.dataa(gnd),
	.datab(unidade_tmp[1]),
	.datac(unidade_tmp[2]),
	.datad(unidade_tmp[0]),
	.cin(gnd),
	.combout(\unidade_tmp[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \unidade_tmp[2]~1 .lut_mask = 16'h3CF0;
defparam \unidade_tmp[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y52_N1
dffeas \unidade_tmp[2] (
	.clk(\passagem_zero~inputclkctrl_outclk ),
	.d(\unidade_tmp[2]~1_combout ),
	.asdata(vcc),
	.clrn(!\divisor_1_hz|out_clk_tmp~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(unidade_tmp[2]),
	.prn(vcc));
// synopsys translate_off
defparam \unidade_tmp[2] .is_wysiwyg = "true";
defparam \unidade_tmp[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y52_N26
fiftyfivenm_lcell_comb \unidade[2] (
// Equation(s):
// unidade[2] = (GLOBAL(\divisor_1_hz|out_clk_tmp~clkctrl_outclk ) & ((unidade_tmp[2]))) # (!GLOBAL(\divisor_1_hz|out_clk_tmp~clkctrl_outclk ) & (unidade[2]))

	.dataa(unidade[2]),
	.datab(gnd),
	.datac(\divisor_1_hz|out_clk_tmp~clkctrl_outclk ),
	.datad(unidade_tmp[2]),
	.cin(gnd),
	.combout(unidade[2]),
	.cout());
// synopsys translate_off
defparam \unidade[2] .lut_mask = 16'hFA0A;
defparam \unidade[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y52_N16
fiftyfivenm_lcell_comb \unidade[1] (
// Equation(s):
// unidade[1] = (GLOBAL(\divisor_1_hz|out_clk_tmp~clkctrl_outclk ) & ((unidade_tmp[1]))) # (!GLOBAL(\divisor_1_hz|out_clk_tmp~clkctrl_outclk ) & (unidade[1]))

	.dataa(gnd),
	.datab(unidade[1]),
	.datac(unidade_tmp[1]),
	.datad(\divisor_1_hz|out_clk_tmp~clkctrl_outclk ),
	.cin(gnd),
	.combout(unidade[1]),
	.cout());
// synopsys translate_off
defparam \unidade[1] .lut_mask = 16'hF0CC;
defparam \unidade[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y52_N30
fiftyfivenm_lcell_comb \unidade[0] (
// Equation(s):
// unidade[0] = (GLOBAL(\divisor_1_hz|out_clk_tmp~clkctrl_outclk ) & ((unidade_tmp[0]))) # (!GLOBAL(\divisor_1_hz|out_clk_tmp~clkctrl_outclk ) & (unidade[0]))

	.dataa(unidade[0]),
	.datab(gnd),
	.datac(\divisor_1_hz|out_clk_tmp~clkctrl_outclk ),
	.datad(unidade_tmp[0]),
	.cin(gnd),
	.combout(unidade[0]),
	.cout());
// synopsys translate_off
defparam \unidade[0] .lut_mask = 16'hFA0A;
defparam \unidade[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y52_N4
fiftyfivenm_lcell_comb \unidade[3] (
// Equation(s):
// unidade[3] = (GLOBAL(\divisor_1_hz|out_clk_tmp~clkctrl_outclk ) & ((unidade_tmp[3]))) # (!GLOBAL(\divisor_1_hz|out_clk_tmp~clkctrl_outclk ) & (unidade[3]))

	.dataa(gnd),
	.datab(unidade[3]),
	.datac(\divisor_1_hz|out_clk_tmp~clkctrl_outclk ),
	.datad(unidade_tmp[3]),
	.cin(gnd),
	.combout(unidade[3]),
	.cout());
// synopsys translate_off
defparam \unidade[3] .lut_mask = 16'hFC0C;
defparam \unidade[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y52_N28
fiftyfivenm_lcell_comb \display_unidade|out_display[0]~0 (
// Equation(s):
// \display_unidade|out_display[0]~0_combout  = (unidade[1] & (((unidade[3])))) # (!unidade[1] & (unidade[2] $ (((unidade[0] & !unidade[3])))))

	.dataa(unidade[2]),
	.datab(unidade[1]),
	.datac(unidade[0]),
	.datad(unidade[3]),
	.cin(gnd),
	.combout(\display_unidade|out_display[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \display_unidade|out_display[0]~0 .lut_mask = 16'hEE12;
defparam \display_unidade|out_display[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y52_N18
fiftyfivenm_lcell_comb \display_unidade|out_display[1]~1 (
// Equation(s):
// \display_unidade|out_display[1]~1_combout  = (unidade[2] & ((unidade[3]) # (unidade[1] $ (unidade[0])))) # (!unidade[2] & (unidade[1] & ((unidade[3]))))

	.dataa(unidade[2]),
	.datab(unidade[1]),
	.datac(unidade[0]),
	.datad(unidade[3]),
	.cin(gnd),
	.combout(\display_unidade|out_display[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \display_unidade|out_display[1]~1 .lut_mask = 16'hEE28;
defparam \display_unidade|out_display[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y52_N24
fiftyfivenm_lcell_comb \display_unidade|out_display[2]~2 (
// Equation(s):
// \display_unidade|out_display[2]~2_combout  = (unidade[2] & (((!unidade[3])))) # (!unidade[2] & (((unidade[0] & !unidade[3])) # (!unidade[1])))

	.dataa(unidade[2]),
	.datab(unidade[1]),
	.datac(unidade[0]),
	.datad(unidade[3]),
	.cin(gnd),
	.combout(\display_unidade|out_display[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \display_unidade|out_display[2]~2 .lut_mask = 16'h11FB;
defparam \display_unidade|out_display[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y52_N10
fiftyfivenm_lcell_comb \display_unidade|out_display[3]~3 (
// Equation(s):
// \display_unidade|out_display[3]~3_combout  = (unidade[1] & ((unidade[3]) # ((unidade[2] & unidade[0])))) # (!unidade[1] & (unidade[2] $ (((unidade[0] & !unidade[3])))))

	.dataa(unidade[2]),
	.datab(unidade[1]),
	.datac(unidade[0]),
	.datad(unidade[3]),
	.cin(gnd),
	.combout(\display_unidade|out_display[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \display_unidade|out_display[3]~3 .lut_mask = 16'hEE92;
defparam \display_unidade|out_display[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y52_N12
fiftyfivenm_lcell_comb \display_unidade|out_display[4]~4 (
// Equation(s):
// \display_unidade|out_display[4]~4_combout  = (unidade[0]) # ((unidade[1] & ((unidade[3]))) # (!unidade[1] & (unidade[2])))

	.dataa(unidade[2]),
	.datab(unidade[1]),
	.datac(unidade[0]),
	.datad(unidade[3]),
	.cin(gnd),
	.combout(\display_unidade|out_display[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \display_unidade|out_display[4]~4 .lut_mask = 16'hFEF2;
defparam \display_unidade|out_display[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y52_N6
fiftyfivenm_lcell_comb \display_unidade|out_display[5]~5 (
// Equation(s):
// \display_unidade|out_display[5]~5_combout  = (unidade[2] & (!unidade[3] & ((!unidade[0]) # (!unidade[1])))) # (!unidade[2] & (!unidade[1] & ((unidade[3]) # (!unidade[0]))))

	.dataa(unidade[2]),
	.datab(unidade[1]),
	.datac(unidade[0]),
	.datad(unidade[3]),
	.cin(gnd),
	.combout(\display_unidade|out_display[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \display_unidade|out_display[5]~5 .lut_mask = 16'h112B;
defparam \display_unidade|out_display[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y52_N8
fiftyfivenm_lcell_comb \display_unidade|out_display[6]~6 (
// Equation(s):
// \display_unidade|out_display[6]~6_combout  = (unidade[2] & ((unidade[3]) # ((unidade[1] & unidade[0])))) # (!unidade[2] & (unidade[1] $ (((!unidade[3])))))

	.dataa(unidade[2]),
	.datab(unidade[1]),
	.datac(unidade[0]),
	.datad(unidade[3]),
	.cin(gnd),
	.combout(\display_unidade|out_display[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \display_unidade|out_display[6]~6 .lut_mask = 16'hEE91;
defparam \display_unidade|out_display[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y52_N18
fiftyfivenm_lcell_comb \dezena_tmp[0]~3 (
// Equation(s):
// \dezena_tmp[0]~3_combout  = !dezena_tmp[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(dezena_tmp[0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\dezena_tmp[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \dezena_tmp[0]~3 .lut_mask = 16'h0F0F;
defparam \dezena_tmp[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y52_N14
fiftyfivenm_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = (unidade_tmp[0] & (unidade_tmp[3] & (!unidade_tmp[1] & !unidade_tmp[2])))

	.dataa(unidade_tmp[0]),
	.datab(unidade_tmp[3]),
	.datac(unidade_tmp[1]),
	.datad(unidade_tmp[2]),
	.cin(gnd),
	.combout(\Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~0 .lut_mask = 16'h0008;
defparam \Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y52_N19
dffeas \dezena_tmp[0] (
	.clk(\passagem_zero~inputclkctrl_outclk ),
	.d(\dezena_tmp[0]~3_combout ),
	.asdata(vcc),
	.clrn(!\divisor_1_hz|out_clk_tmp~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dezena_tmp[0]),
	.prn(vcc));
// synopsys translate_off
defparam \dezena_tmp[0] .is_wysiwyg = "true";
defparam \dezena_tmp[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y52_N22
fiftyfivenm_lcell_comb \dezena_tmp[2]~1 (
// Equation(s):
// \dezena_tmp[2]~1_combout  = dezena_tmp[2] $ (((dezena_tmp[1] & (dezena_tmp[0] & \Equal0~0_combout ))))

	.dataa(dezena_tmp[1]),
	.datab(dezena_tmp[0]),
	.datac(dezena_tmp[2]),
	.datad(\Equal0~0_combout ),
	.cin(gnd),
	.combout(\dezena_tmp[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \dezena_tmp[2]~1 .lut_mask = 16'h78F0;
defparam \dezena_tmp[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y52_N23
dffeas \dezena_tmp[2] (
	.clk(\passagem_zero~inputclkctrl_outclk ),
	.d(\dezena_tmp[2]~1_combout ),
	.asdata(vcc),
	.clrn(!\divisor_1_hz|out_clk_tmp~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dezena_tmp[2]),
	.prn(vcc));
// synopsys translate_off
defparam \dezena_tmp[2] .is_wysiwyg = "true";
defparam \dezena_tmp[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y52_N16
fiftyfivenm_lcell_comb \dezena_tmp~0 (
// Equation(s):
// \dezena_tmp~0_combout  = (dezena_tmp[1] & (dezena_tmp[3] $ (((dezena_tmp[0] & dezena_tmp[2]))))) # (!dezena_tmp[1] & (dezena_tmp[3] & ((dezena_tmp[2]) # (!dezena_tmp[0]))))

	.dataa(dezena_tmp[1]),
	.datab(dezena_tmp[0]),
	.datac(dezena_tmp[3]),
	.datad(dezena_tmp[2]),
	.cin(gnd),
	.combout(\dezena_tmp~0_combout ),
	.cout());
// synopsys translate_off
defparam \dezena_tmp~0 .lut_mask = 16'h78B0;
defparam \dezena_tmp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y52_N17
dffeas \dezena_tmp[3] (
	.clk(\passagem_zero~inputclkctrl_outclk ),
	.d(\dezena_tmp~0_combout ),
	.asdata(vcc),
	.clrn(!\divisor_1_hz|out_clk_tmp~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dezena_tmp[3]),
	.prn(vcc));
// synopsys translate_off
defparam \dezena_tmp[3] .is_wysiwyg = "true";
defparam \dezena_tmp[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y52_N24
fiftyfivenm_lcell_comb \dezena_tmp~2 (
// Equation(s):
// \dezena_tmp~2_combout  = (dezena_tmp[0] & (!dezena_tmp[1] & ((dezena_tmp[2]) # (!dezena_tmp[3])))) # (!dezena_tmp[0] & (((dezena_tmp[1]))))

	.dataa(dezena_tmp[2]),
	.datab(dezena_tmp[0]),
	.datac(dezena_tmp[1]),
	.datad(dezena_tmp[3]),
	.cin(gnd),
	.combout(\dezena_tmp~2_combout ),
	.cout());
// synopsys translate_off
defparam \dezena_tmp~2 .lut_mask = 16'h383C;
defparam \dezena_tmp~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y52_N25
dffeas \dezena_tmp[1] (
	.clk(\passagem_zero~inputclkctrl_outclk ),
	.d(\dezena_tmp~2_combout ),
	.asdata(vcc),
	.clrn(!\divisor_1_hz|out_clk_tmp~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dezena_tmp[1]),
	.prn(vcc));
// synopsys translate_off
defparam \dezena_tmp[1] .is_wysiwyg = "true";
defparam \dezena_tmp[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y52_N10
fiftyfivenm_lcell_comb \dezena[1] (
// Equation(s):
// dezena[1] = (GLOBAL(\divisor_1_hz|out_clk_tmp~clkctrl_outclk ) & ((dezena_tmp[1]))) # (!GLOBAL(\divisor_1_hz|out_clk_tmp~clkctrl_outclk ) & (dezena[1]))

	.dataa(dezena[1]),
	.datab(gnd),
	.datac(\divisor_1_hz|out_clk_tmp~clkctrl_outclk ),
	.datad(dezena_tmp[1]),
	.cin(gnd),
	.combout(dezena[1]),
	.cout());
// synopsys translate_off
defparam \dezena[1] .lut_mask = 16'hFA0A;
defparam \dezena[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y52_N12
fiftyfivenm_lcell_comb \dezena[0] (
// Equation(s):
// dezena[0] = (GLOBAL(\divisor_1_hz|out_clk_tmp~clkctrl_outclk ) & ((dezena_tmp[0]))) # (!GLOBAL(\divisor_1_hz|out_clk_tmp~clkctrl_outclk ) & (dezena[0]))

	.dataa(dezena[0]),
	.datab(gnd),
	.datac(\divisor_1_hz|out_clk_tmp~clkctrl_outclk ),
	.datad(dezena_tmp[0]),
	.cin(gnd),
	.combout(dezena[0]),
	.cout());
// synopsys translate_off
defparam \dezena[0] .lut_mask = 16'hFA0A;
defparam \dezena[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y52_N20
fiftyfivenm_lcell_comb \dezena[2] (
// Equation(s):
// dezena[2] = (GLOBAL(\divisor_1_hz|out_clk_tmp~clkctrl_outclk ) & ((dezena_tmp[2]))) # (!GLOBAL(\divisor_1_hz|out_clk_tmp~clkctrl_outclk ) & (dezena[2]))

	.dataa(gnd),
	.datab(dezena[2]),
	.datac(dezena_tmp[2]),
	.datad(\divisor_1_hz|out_clk_tmp~clkctrl_outclk ),
	.cin(gnd),
	.combout(dezena[2]),
	.cout());
// synopsys translate_off
defparam \dezena[2] .lut_mask = 16'hF0CC;
defparam \dezena[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y52_N30
fiftyfivenm_lcell_comb \dezena[3] (
// Equation(s):
// dezena[3] = (GLOBAL(\divisor_1_hz|out_clk_tmp~clkctrl_outclk ) & ((dezena_tmp[3]))) # (!GLOBAL(\divisor_1_hz|out_clk_tmp~clkctrl_outclk ) & (dezena[3]))

	.dataa(dezena[3]),
	.datab(gnd),
	.datac(\divisor_1_hz|out_clk_tmp~clkctrl_outclk ),
	.datad(dezena_tmp[3]),
	.cin(gnd),
	.combout(dezena[3]),
	.cout());
// synopsys translate_off
defparam \dezena[3] .lut_mask = 16'hFA0A;
defparam \dezena[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y52_N4
fiftyfivenm_lcell_comb \display_dezena|out_display[0]~0 (
// Equation(s):
// \display_dezena|out_display[0]~0_combout  = (dezena[1] & (((dezena[3])))) # (!dezena[1] & (dezena[2] $ (((dezena[0] & !dezena[3])))))

	.dataa(dezena[1]),
	.datab(dezena[0]),
	.datac(dezena[2]),
	.datad(dezena[3]),
	.cin(gnd),
	.combout(\display_dezena|out_display[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \display_dezena|out_display[0]~0 .lut_mask = 16'hFA14;
defparam \display_dezena|out_display[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y52_N26
fiftyfivenm_lcell_comb \display_dezena|out_display[1]~1 (
// Equation(s):
// \display_dezena|out_display[1]~1_combout  = (dezena[2] & ((dezena[3]) # (dezena[1] $ (dezena[0])))) # (!dezena[2] & (dezena[1] & ((dezena[3]))))

	.dataa(dezena[1]),
	.datab(dezena[0]),
	.datac(dezena[2]),
	.datad(dezena[3]),
	.cin(gnd),
	.combout(\display_dezena|out_display[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \display_dezena|out_display[1]~1 .lut_mask = 16'hFA60;
defparam \display_dezena|out_display[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y52_N28
fiftyfivenm_lcell_comb \display_dezena|out_display[2]~2 (
// Equation(s):
// \display_dezena|out_display[2]~2_combout  = (dezena[2] & (((!dezena[3])))) # (!dezena[2] & (((dezena[0] & !dezena[3])) # (!dezena[1])))

	.dataa(dezena[1]),
	.datab(dezena[0]),
	.datac(dezena[2]),
	.datad(dezena[3]),
	.cin(gnd),
	.combout(\display_dezena|out_display[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \display_dezena|out_display[2]~2 .lut_mask = 16'h05FD;
defparam \display_dezena|out_display[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y52_N6
fiftyfivenm_lcell_comb \display_dezena|out_display[3]~3 (
// Equation(s):
// \display_dezena|out_display[3]~3_combout  = (dezena[1] & ((dezena[3]) # ((dezena[0] & dezena[2])))) # (!dezena[1] & (dezena[2] $ (((dezena[0] & !dezena[3])))))

	.dataa(dezena[1]),
	.datab(dezena[0]),
	.datac(dezena[2]),
	.datad(dezena[3]),
	.cin(gnd),
	.combout(\display_dezena|out_display[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \display_dezena|out_display[3]~3 .lut_mask = 16'hFA94;
defparam \display_dezena|out_display[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y52_N12
fiftyfivenm_lcell_comb \display_dezena|out_display[4]~4 (
// Equation(s):
// \display_dezena|out_display[4]~4_combout  = (dezena[0]) # ((dezena[1] & ((dezena[3]))) # (!dezena[1] & (dezena[2])))

	.dataa(dezena[1]),
	.datab(dezena[0]),
	.datac(dezena[2]),
	.datad(dezena[3]),
	.cin(gnd),
	.combout(\display_dezena|out_display[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \display_dezena|out_display[4]~4 .lut_mask = 16'hFEDC;
defparam \display_dezena|out_display[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y52_N2
fiftyfivenm_lcell_comb \display_dezena|out_display[5]~5 (
// Equation(s):
// \display_dezena|out_display[5]~5_combout  = (dezena[0] & (!dezena[1] & (dezena[2] $ (dezena[3])))) # (!dezena[0] & ((dezena[2] & ((!dezena[3]))) # (!dezena[2] & (!dezena[1]))))

	.dataa(dezena[1]),
	.datab(dezena[0]),
	.datac(dezena[2]),
	.datad(dezena[3]),
	.cin(gnd),
	.combout(\display_dezena|out_display[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \display_dezena|out_display[5]~5 .lut_mask = 16'h0571;
defparam \display_dezena|out_display[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y52_N24
fiftyfivenm_lcell_comb \display_dezena|out_display[6]~6 (
// Equation(s):
// \display_dezena|out_display[6]~6_combout  = (dezena[1] & ((dezena[3]) # ((dezena[0] & dezena[2])))) # (!dezena[1] & ((dezena[2] $ (!dezena[3]))))

	.dataa(dezena[1]),
	.datab(dezena[0]),
	.datac(dezena[2]),
	.datad(dezena[3]),
	.cin(gnd),
	.combout(\display_dezena|out_display[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \display_dezena|out_display[6]~6 .lut_mask = 16'hFA85;
defparam \display_dezena|out_display[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y52_N28
fiftyfivenm_lcell_comb \Equal1~0 (
// Equation(s):
// \Equal1~0_combout  = (!dezena_tmp[2] & (dezena_tmp[0] & (!dezena_tmp[1] & dezena_tmp[3])))

	.dataa(dezena_tmp[2]),
	.datab(dezena_tmp[0]),
	.datac(dezena_tmp[1]),
	.datad(dezena_tmp[3]),
	.cin(gnd),
	.combout(\Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~0 .lut_mask = 16'h0400;
defparam \Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y52_N20
fiftyfivenm_lcell_comb \centena_tmp[0]~4 (
// Equation(s):
// \centena_tmp[0]~4_combout  = centena_tmp[0] $ (((\Equal1~0_combout  & \Equal0~0_combout )))

	.dataa(gnd),
	.datab(\Equal1~0_combout ),
	.datac(centena_tmp[0]),
	.datad(\Equal0~0_combout ),
	.cin(gnd),
	.combout(\centena_tmp[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \centena_tmp[0]~4 .lut_mask = 16'h3CF0;
defparam \centena_tmp[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y52_N21
dffeas \centena_tmp[0] (
	.clk(\passagem_zero~inputclkctrl_outclk ),
	.d(\centena_tmp[0]~4_combout ),
	.asdata(vcc),
	.clrn(!\divisor_1_hz|out_clk_tmp~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(centena_tmp[0]),
	.prn(vcc));
// synopsys translate_off
defparam \centena_tmp[0] .is_wysiwyg = "true";
defparam \centena_tmp[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y52_N26
fiftyfivenm_lcell_comb \centena[0] (
// Equation(s):
// centena[0] = (GLOBAL(\divisor_1_hz|out_clk_tmp~clkctrl_outclk ) & ((centena_tmp[0]))) # (!GLOBAL(\divisor_1_hz|out_clk_tmp~clkctrl_outclk ) & (centena[0]))

	.dataa(centena[0]),
	.datab(gnd),
	.datac(\divisor_1_hz|out_clk_tmp~clkctrl_outclk ),
	.datad(centena_tmp[0]),
	.cin(gnd),
	.combout(centena[0]),
	.cout());
// synopsys translate_off
defparam \centena[0] .lut_mask = 16'hFA0A;
defparam \centena[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y52_N6
fiftyfivenm_lcell_comb \centena_tmp[1]~3 (
// Equation(s):
// \centena_tmp[1]~3_combout  = centena_tmp[1] $ (((\Equal1~0_combout  & (centena_tmp[0] & \Equal0~0_combout ))))

	.dataa(\Equal1~0_combout ),
	.datab(centena_tmp[0]),
	.datac(centena_tmp[1]),
	.datad(\Equal0~0_combout ),
	.cin(gnd),
	.combout(\centena_tmp[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \centena_tmp[1]~3 .lut_mask = 16'h78F0;
defparam \centena_tmp[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y52_N7
dffeas \centena_tmp[1] (
	.clk(\passagem_zero~inputclkctrl_outclk ),
	.d(\centena_tmp[1]~3_combout ),
	.asdata(vcc),
	.clrn(!\divisor_1_hz|out_clk_tmp~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(centena_tmp[1]),
	.prn(vcc));
// synopsys translate_off
defparam \centena_tmp[1] .is_wysiwyg = "true";
defparam \centena_tmp[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y52_N2
fiftyfivenm_lcell_comb \centena_tmp[2]~0 (
// Equation(s):
// \centena_tmp[2]~0_combout  = (centena_tmp[0] & (centena_tmp[1] & (\Equal0~0_combout  & \Equal1~0_combout )))

	.dataa(centena_tmp[0]),
	.datab(centena_tmp[1]),
	.datac(\Equal0~0_combout ),
	.datad(\Equal1~0_combout ),
	.cin(gnd),
	.combout(\centena_tmp[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \centena_tmp[2]~0 .lut_mask = 16'h8000;
defparam \centena_tmp[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y52_N12
fiftyfivenm_lcell_comb \centena_tmp[2]~2 (
// Equation(s):
// \centena_tmp[2]~2_combout  = centena_tmp[2] $ (\centena_tmp[2]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(centena_tmp[2]),
	.datad(\centena_tmp[2]~0_combout ),
	.cin(gnd),
	.combout(\centena_tmp[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \centena_tmp[2]~2 .lut_mask = 16'h0FF0;
defparam \centena_tmp[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y52_N13
dffeas \centena_tmp[2] (
	.clk(\passagem_zero~inputclkctrl_outclk ),
	.d(\centena_tmp[2]~2_combout ),
	.asdata(vcc),
	.clrn(!\divisor_1_hz|out_clk_tmp~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(centena_tmp[2]),
	.prn(vcc));
// synopsys translate_off
defparam \centena_tmp[2] .is_wysiwyg = "true";
defparam \centena_tmp[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y52_N18
fiftyfivenm_lcell_comb \centena_tmp[3]~1 (
// Equation(s):
// \centena_tmp[3]~1_combout  = centena_tmp[3] $ (((centena_tmp[2] & \centena_tmp[2]~0_combout )))

	.dataa(gnd),
	.datab(centena_tmp[2]),
	.datac(centena_tmp[3]),
	.datad(\centena_tmp[2]~0_combout ),
	.cin(gnd),
	.combout(\centena_tmp[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \centena_tmp[3]~1 .lut_mask = 16'h3CF0;
defparam \centena_tmp[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y52_N19
dffeas \centena_tmp[3] (
	.clk(\passagem_zero~inputclkctrl_outclk ),
	.d(\centena_tmp[3]~1_combout ),
	.asdata(vcc),
	.clrn(!\divisor_1_hz|out_clk_tmp~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(centena_tmp[3]),
	.prn(vcc));
// synopsys translate_off
defparam \centena_tmp[3] .is_wysiwyg = "true";
defparam \centena_tmp[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y52_N8
fiftyfivenm_lcell_comb \centena[3] (
// Equation(s):
// centena[3] = (GLOBAL(\divisor_1_hz|out_clk_tmp~clkctrl_outclk ) & ((centena_tmp[3]))) # (!GLOBAL(\divisor_1_hz|out_clk_tmp~clkctrl_outclk ) & (centena[3]))

	.dataa(gnd),
	.datab(centena[3]),
	.datac(\divisor_1_hz|out_clk_tmp~clkctrl_outclk ),
	.datad(centena_tmp[3]),
	.cin(gnd),
	.combout(centena[3]),
	.cout());
// synopsys translate_off
defparam \centena[3] .lut_mask = 16'hFC0C;
defparam \centena[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y52_N14
fiftyfivenm_lcell_comb \centena[2] (
// Equation(s):
// centena[2] = (GLOBAL(\divisor_1_hz|out_clk_tmp~clkctrl_outclk ) & ((centena_tmp[2]))) # (!GLOBAL(\divisor_1_hz|out_clk_tmp~clkctrl_outclk ) & (centena[2]))

	.dataa(gnd),
	.datab(centena[2]),
	.datac(\divisor_1_hz|out_clk_tmp~clkctrl_outclk ),
	.datad(centena_tmp[2]),
	.cin(gnd),
	.combout(centena[2]),
	.cout());
// synopsys translate_off
defparam \centena[2] .lut_mask = 16'hFC0C;
defparam \centena[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y52_N4
fiftyfivenm_lcell_comb \centena[1] (
// Equation(s):
// centena[1] = (GLOBAL(\divisor_1_hz|out_clk_tmp~clkctrl_outclk ) & ((centena_tmp[1]))) # (!GLOBAL(\divisor_1_hz|out_clk_tmp~clkctrl_outclk ) & (centena[1]))

	.dataa(gnd),
	.datab(centena[1]),
	.datac(\divisor_1_hz|out_clk_tmp~clkctrl_outclk ),
	.datad(centena_tmp[1]),
	.cin(gnd),
	.combout(centena[1]),
	.cout());
// synopsys translate_off
defparam \centena[1] .lut_mask = 16'hFC0C;
defparam \centena[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y52_N16
fiftyfivenm_lcell_comb \display_centena|out_display[0]~0 (
// Equation(s):
// \display_centena|out_display[0]~0_combout  = (centena[1] & (((centena[3])))) # (!centena[1] & (centena[2] $ (((centena[0] & !centena[3])))))

	.dataa(centena[0]),
	.datab(centena[3]),
	.datac(centena[2]),
	.datad(centena[1]),
	.cin(gnd),
	.combout(\display_centena|out_display[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \display_centena|out_display[0]~0 .lut_mask = 16'hCCD2;
defparam \display_centena|out_display[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y52_N22
fiftyfivenm_lcell_comb \display_centena|out_display[1]~1 (
// Equation(s):
// \display_centena|out_display[1]~1_combout  = (centena[3] & (((centena[2]) # (centena[1])))) # (!centena[3] & (centena[2] & (centena[0] $ (centena[1]))))

	.dataa(centena[0]),
	.datab(centena[3]),
	.datac(centena[2]),
	.datad(centena[1]),
	.cin(gnd),
	.combout(\display_centena|out_display[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \display_centena|out_display[1]~1 .lut_mask = 16'hDCE0;
defparam \display_centena|out_display[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y52_N0
fiftyfivenm_lcell_comb \display_centena|out_display[2]~2 (
// Equation(s):
// \display_centena|out_display[2]~2_combout  = (centena[2] & (((!centena[3])))) # (!centena[2] & (((centena[0] & !centena[3])) # (!centena[1])))

	.dataa(centena[0]),
	.datab(centena[3]),
	.datac(centena[2]),
	.datad(centena[1]),
	.cin(gnd),
	.combout(\display_centena|out_display[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \display_centena|out_display[2]~2 .lut_mask = 16'h323F;
defparam \display_centena|out_display[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y52_N10
fiftyfivenm_lcell_comb \display_centena|out_display[3]~3 (
// Equation(s):
// \display_centena|out_display[3]~3_combout  = (centena[1] & ((centena[3]) # ((centena[0] & centena[2])))) # (!centena[1] & (centena[2] $ (((centena[0] & !centena[3])))))

	.dataa(centena[0]),
	.datab(centena[3]),
	.datac(centena[2]),
	.datad(centena[1]),
	.cin(gnd),
	.combout(\display_centena|out_display[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \display_centena|out_display[3]~3 .lut_mask = 16'hECD2;
defparam \display_centena|out_display[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y52_N24
fiftyfivenm_lcell_comb \display_centena|out_display[4]~4 (
// Equation(s):
// \display_centena|out_display[4]~4_combout  = (centena[0]) # ((centena[1] & (centena[3])) # (!centena[1] & ((centena[2]))))

	.dataa(centena[0]),
	.datab(centena[3]),
	.datac(centena[2]),
	.datad(centena[1]),
	.cin(gnd),
	.combout(\display_centena|out_display[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \display_centena|out_display[4]~4 .lut_mask = 16'hEEFA;
defparam \display_centena|out_display[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y52_N30
fiftyfivenm_lcell_comb \display_centena|out_display[5]~5 (
// Equation(s):
// \display_centena|out_display[5]~5_combout  = (centena[0] & (!centena[1] & (centena[3] $ (centena[2])))) # (!centena[0] & ((centena[2] & (!centena[3])) # (!centena[2] & ((!centena[1])))))

	.dataa(centena[0]),
	.datab(centena[3]),
	.datac(centena[2]),
	.datad(centena[1]),
	.cin(gnd),
	.combout(\display_centena|out_display[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \display_centena|out_display[5]~5 .lut_mask = 16'h103D;
defparam \display_centena|out_display[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y52_N28
fiftyfivenm_lcell_comb \display_centena|out_display[6]~6 (
// Equation(s):
// \display_centena|out_display[6]~6_combout  = (centena[2] & ((centena[3]) # ((centena[0] & centena[1])))) # (!centena[2] & ((centena[3] $ (!centena[1]))))

	.dataa(centena[0]),
	.datab(centena[3]),
	.datac(centena[2]),
	.datad(centena[1]),
	.cin(gnd),
	.combout(\display_centena|out_display[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \display_centena|out_display[6]~6 .lut_mask = 16'hECC3;
defparam \display_centena|out_display[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: UNVM_X0_Y40_N40
fiftyfivenm_unvm \~QUARTUS_CREATED_UNVM~ (
	.arclk(vcc),
	.arshft(vcc),
	.drclk(vcc),
	.drshft(vcc),
	.drdin(vcc),
	.nprogram(vcc),
	.nerase(vcc),
	.nosc_ena(\~QUARTUS_CREATED_GND~I_combout ),
	.par_en(vcc),
	.xe_ye(\~QUARTUS_CREATED_GND~I_combout ),
	.se(\~QUARTUS_CREATED_GND~I_combout ),
	.ardin(23'b11111111111111111111111),
	.busy(\~QUARTUS_CREATED_UNVM~~busy ),
	.osc(),
	.bgpbusy(),
	.sp_pass(),
	.se_pass(),
	.drdout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .is_compressed_image = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_dual_boot = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_eram_skip = "false";
defparam \~QUARTUS_CREATED_UNVM~ .max_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .max_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .part_name = "quartus_created_unvm";
defparam \~QUARTUS_CREATED_UNVM~ .reserve_block = "true";
// synopsys translate_on

// Location: ADCBLOCK_X43_Y52_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC1~ (
	.soc(\~QUARTUS_CREATED_GND~I_combout ),
	.usr_pwd(vcc),
	.tsen(\~QUARTUS_CREATED_GND~I_combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout }),
	.eoc(\~QUARTUS_CREATED_ADC1~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC1~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC1~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC1~ .is_this_first_or_second_adc = 1;
defparam \~QUARTUS_CREATED_ADC1~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC1~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC1~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC1~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC1~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC1~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .tsclksel = 0;
// synopsys translate_on

// Location: ADCBLOCK_X43_Y51_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC2~ (
	.soc(\~QUARTUS_CREATED_GND~I_combout ),
	.usr_pwd(vcc),
	.tsen(\~QUARTUS_CREATED_GND~I_combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout }),
	.eoc(\~QUARTUS_CREATED_ADC2~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC2~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC2~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC2~ .is_this_first_or_second_adc = 2;
defparam \~QUARTUS_CREATED_ADC2~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC2~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC2~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC2~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC2~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC2~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .tsclksel = 0;
// synopsys translate_on

assign out_display_unidade[0] = \out_display_unidade[0]~output_o ;

assign out_display_unidade[1] = \out_display_unidade[1]~output_o ;

assign out_display_unidade[2] = \out_display_unidade[2]~output_o ;

assign out_display_unidade[3] = \out_display_unidade[3]~output_o ;

assign out_display_unidade[4] = \out_display_unidade[4]~output_o ;

assign out_display_unidade[5] = \out_display_unidade[5]~output_o ;

assign out_display_unidade[6] = \out_display_unidade[6]~output_o ;

assign out_display_dezena[0] = \out_display_dezena[0]~output_o ;

assign out_display_dezena[1] = \out_display_dezena[1]~output_o ;

assign out_display_dezena[2] = \out_display_dezena[2]~output_o ;

assign out_display_dezena[3] = \out_display_dezena[3]~output_o ;

assign out_display_dezena[4] = \out_display_dezena[4]~output_o ;

assign out_display_dezena[5] = \out_display_dezena[5]~output_o ;

assign out_display_dezena[6] = \out_display_dezena[6]~output_o ;

assign out_display_centena[0] = \out_display_centena[0]~output_o ;

assign out_display_centena[1] = \out_display_centena[1]~output_o ;

assign out_display_centena[2] = \out_display_centena[2]~output_o ;

assign out_display_centena[3] = \out_display_centena[3]~output_o ;

assign out_display_centena[4] = \out_display_centena[4]~output_o ;

assign out_display_centena[5] = \out_display_centena[5]~output_o ;

assign out_display_centena[6] = \out_display_centena[6]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_TMS~	=>  Location: PIN_H2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TCK~	=>  Location: PIN_G2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TDI~	=>  Location: PIN_L4,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TDO~	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_CONFIG_SEL~	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCONFIG~	=>  Location: PIN_H9,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_nSTATUS~	=>  Location: PIN_G9,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_CONF_DONE~	=>  Location: PIN_F8,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_TMS~~padout ;
wire \~ALTERA_TCK~~padout ;
wire \~ALTERA_TDI~~padout ;
wire \~ALTERA_CONFIG_SEL~~padout ;
wire \~ALTERA_nCONFIG~~padout ;
wire \~ALTERA_nSTATUS~~padout ;
wire \~ALTERA_CONF_DONE~~padout ;
wire \~ALTERA_TMS~~ibuf_o ;
wire \~ALTERA_TCK~~ibuf_o ;
wire \~ALTERA_TDI~~ibuf_o ;
wire \~ALTERA_CONFIG_SEL~~ibuf_o ;
wire \~ALTERA_nCONFIG~~ibuf_o ;
wire \~ALTERA_nSTATUS~~ibuf_o ;
wire \~ALTERA_CONF_DONE~~ibuf_o ;


endmodule
