#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sun Oct  6 17:07:39 2024
# Process ID: 141154
# Current directory: /home/therk/emb_sys_vivado/bram_assignment/bram_assignment.runs/UART_BRAM_Interfacing_clk_divider_0_0_synth_1
# Command line: vivado -log UART_BRAM_Interfacing_clk_divider_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source UART_BRAM_Interfacing_clk_divider_0_0.tcl
# Log file: /home/therk/emb_sys_vivado/bram_assignment/bram_assignment.runs/UART_BRAM_Interfacing_clk_divider_0_0_synth_1/UART_BRAM_Interfacing_clk_divider_0_0.vds
# Journal file: /home/therk/emb_sys_vivado/bram_assignment/bram_assignment.runs/UART_BRAM_Interfacing_clk_divider_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source UART_BRAM_Interfacing_clk_divider_0_0.tcl -notrace
Command: synth_design -top UART_BRAM_Interfacing_clk_divider_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
WARNING: [IP_Flow 19-3571] IP 'UART_BRAM_Interfacing_clk_divider_0_0' is restricted:
* Module reference is stale and needs refreshing.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 141511
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2594.410 ; gain = 219.719 ; free physical = 5533 ; free virtual = 17565
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'UART_BRAM_Interfacing_clk_divider_0_0' [/home/therk/emb_sys_vivado/bram_assignment/bram_assignment.gen/sources_1/bd/UART_BRAM_Interfacing/ip/UART_BRAM_Interfacing_clk_divider_0_0/synth/UART_BRAM_Interfacing_clk_divider_0_0.vhd:64]
INFO: [Synth 8-3491] module 'clk_divider' declared at '/home/therk/emb_sys_vivado/components/clk_divider.vhd:35' bound to instance 'U0' of component 'clk_divider' [/home/therk/emb_sys_vivado/bram_assignment/bram_assignment.gen/sources_1/bd/UART_BRAM_Interfacing/ip/UART_BRAM_Interfacing_clk_divider_0_0/synth/UART_BRAM_Interfacing_clk_divider_0_0.vhd:89]
INFO: [Synth 8-638] synthesizing module 'clk_divider' [/home/therk/emb_sys_vivado/components/clk_divider.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'clk_divider' (1#1) [/home/therk/emb_sys_vivado/components/clk_divider.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'UART_BRAM_Interfacing_clk_divider_0_0' (2#1) [/home/therk/emb_sys_vivado/bram_assignment/bram_assignment.gen/sources_1/bd/UART_BRAM_Interfacing/ip/UART_BRAM_Interfacing_clk_divider_0_0/synth/UART_BRAM_Interfacing_clk_divider_0_0.vhd:64]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2640.316 ; gain = 265.625 ; free physical = 5729 ; free virtual = 17783
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2655.160 ; gain = 280.469 ; free physical = 5919 ; free virtual = 17953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2655.160 ; gain = 280.469 ; free physical = 5916 ; free virtual = 17950
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2655.160 ; gain = 0.000 ; free physical = 5917 ; free virtual = 17951
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2778.941 ; gain = 0.000 ; free physical = 5795 ; free virtual = 17829
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2778.941 ; gain = 0.000 ; free physical = 5790 ; free virtual = 17826
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2778.941 ; gain = 404.250 ; free physical = 5874 ; free virtual = 17909
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2778.941 ; gain = 404.250 ; free physical = 5874 ; free virtual = 17909
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2778.941 ; gain = 404.250 ; free physical = 5873 ; free virtual = 17909
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2778.941 ; gain = 404.250 ; free physical = 5862 ; free virtual = 17898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2778.941 ; gain = 404.250 ; free physical = 5767 ; free virtual = 17806
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2778.941 ; gain = 404.250 ; free physical = 6524 ; free virtual = 18577
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2778.941 ; gain = 404.250 ; free physical = 6524 ; free virtual = 18577
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2778.941 ; gain = 404.250 ; free physical = 6522 ; free virtual = 18575
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 2778.941 ; gain = 404.250 ; free physical = 8210 ; free virtual = 20264
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 2778.941 ; gain = 404.250 ; free physical = 8209 ; free virtual = 20263
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 2778.941 ; gain = 404.250 ; free physical = 8209 ; free virtual = 20263
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 2778.941 ; gain = 404.250 ; free physical = 8209 ; free virtual = 20263
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 2778.941 ; gain = 404.250 ; free physical = 8209 ; free virtual = 20263
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 2778.941 ; gain = 404.250 ; free physical = 8209 ; free virtual = 20263
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     1|
|3     |LUT3 |     2|
|4     |LUT4 |     3|
|5     |LUT5 |     2|
|6     |LUT6 |     5|
|7     |FDCE |     8|
|8     |FDRE |     1|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 2778.941 ; gain = 404.250 ; free physical = 8208 ; free virtual = 20262
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2778.941 ; gain = 280.469 ; free physical = 8278 ; free virtual = 20331
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 2778.941 ; gain = 404.250 ; free physical = 8277 ; free virtual = 20330
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2778.941 ; gain = 0.000 ; free physical = 8347 ; free virtual = 20400
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2803.840 ; gain = 0.000 ; free physical = 8542 ; free virtual = 20582
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
17 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:22 . Memory (MB): peak = 2803.840 ; gain = 451.930 ; free physical = 8676 ; free virtual = 20717
INFO: [Common 17-1381] The checkpoint '/home/therk/emb_sys_vivado/bram_assignment/bram_assignment.runs/UART_BRAM_Interfacing_clk_divider_0_0_synth_1/UART_BRAM_Interfacing_clk_divider_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Common 17-1381] The checkpoint '/home/therk/emb_sys_vivado/bram_assignment/bram_assignment.runs/UART_BRAM_Interfacing_clk_divider_0_0_synth_1/UART_BRAM_Interfacing_clk_divider_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file UART_BRAM_Interfacing_clk_divider_0_0_utilization_synth.rpt -pb UART_BRAM_Interfacing_clk_divider_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Oct  6 17:08:16 2024...
