{"Source Block": ["oh/spi/hdl/spi.v@50:60@HdlIdDef", "\n   /*AUTOINPUT*/\n   \n   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire\t\t\taccess;\t\t\t// From spi_rx of spi_rx.v\n   wire\t\t\tcpha;\t\t\t// From spi_regs of spi_regs.v\n   wire\t\t\tcpol;\t\t\t// From spi_regs of spi_regs.v\n   wire\t\t\tmiso;\t\t\t// From spi_tx of spi_tx.v\n   wire\t\t\tmosi;\t\t\t// From spi_tx of spi_tx.v\n   wire [7:0]\t\trxdata;\t\t\t// From spi_rx of spi_rx.v\n"], "Clone Blocks": [["oh/spi/hdl/spi.v@51:61", "   /*AUTOINPUT*/\n   \n   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire\t\t\taccess;\t\t\t// From spi_rx of spi_rx.v\n   wire\t\t\tcpha;\t\t\t// From spi_regs of spi_regs.v\n   wire\t\t\tcpol;\t\t\t// From spi_regs of spi_regs.v\n   wire\t\t\tmiso;\t\t\t// From spi_tx of spi_tx.v\n   wire\t\t\tmosi;\t\t\t// From spi_tx of spi_tx.v\n   wire [7:0]\t\trxdata;\t\t\t// From spi_rx of spi_rx.v\n   wire\t\t\tsclk;\t\t\t// From spi_tx of spi_tx.v\n"], ["oh/spi/hdl/spi.v@52:62", "   \n   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire\t\t\taccess;\t\t\t// From spi_rx of spi_rx.v\n   wire\t\t\tcpha;\t\t\t// From spi_regs of spi_regs.v\n   wire\t\t\tcpol;\t\t\t// From spi_regs of spi_regs.v\n   wire\t\t\tmiso;\t\t\t// From spi_tx of spi_tx.v\n   wire\t\t\tmosi;\t\t\t// From spi_tx of spi_tx.v\n   wire [7:0]\t\trxdata;\t\t\t// From spi_rx of spi_rx.v\n   wire\t\t\tsclk;\t\t\t// From spi_tx of spi_tx.v\n   wire\t\t\tss;\t\t\t// From spi_tx of spi_tx.v\n"]], "Diff Content": {"Delete": [[55, "   wire\t\t\taccess;\t\t\t// From spi_rx of spi_rx.v\n"]], "Add": []}}