INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vlad/Desktop/Full_counter/Full_counter.srcs/sources_1/new/D_FF_reset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_FF_reset
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vlad/Desktop/Full_counter/Full_counter.srcs/sources_1/new/INC_n.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module INC_n
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vlad/Desktop/Full_counter/Full_counter.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vlad/Desktop/Full_counter/Full_counter.srcs/sim_1/new/TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB
