REG_00
''''''

.. _table_mipi_rx_csi_reg_00:
.. table:: REG_00, Offset Address: 0x000
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 2:0  | reg_csi_lane_mode    | R/W   | Lane mode              | 0x0  |
	|      |                      |       |                        |      |
	|      |                      |       | 3'b000: 1-lane         |      |
	|      |                      |       |                        |      |
	|      |                      |       | 3'b001: 2-lane         |      |
	|      |                      |       |                        |      |
	|      |                      |       | 3'b011: 4-lane         |      |
	|      |                      |       |                        |      |
	|      |                      |       | 3'b111: 8-lane         |      |
	+------+----------------------+-------+------------------------+------+
	| 3    | reg_csi_ignore_ecc   | R/W   | Ignore ecc result      | 0x0  |
	|      |                      |       |                        |      |
	|      |                      |       | 1'b0: normal           |      |
	|      |                      |       |                        |      |
	|      |                      |       | 1'b1: still processing |      |
	|      |                      |       | even ecc error         |      |
	+------+----------------------+-------+------------------------+------+
	| 4    | reg_csi_vc_check     | R/W   | VC check enable        | 0x0  |
	|      |                      |       |                        |      |
	|      |                      |       | 1'b0: do not check VC  |      |
	|      |                      |       |                        |      |
	|      |                      |       | 1'b1: only process     |      |
	|      |                      |       | packets that meet      |      |
	|      |                      |       | vc_set[3:0]            |      |
	+------+----------------------+-------+------------------------+------+
	| 7:5  | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 11:8 | reg_csi_vc_set       | R/W   | VC set                 | 0x0  |
	|      |                      |       | only use when          |      |
	|      |                      |       | reg_csi_vc_check       |      |
	|      |                      |       | assert                 |      |
	+------+----------------------+-------+------------------------+------+
	| 12   | reg_csi_line_start\  | R/W   | LS and LE packet sent  | 0x0  |
	|      | _sent                |       |                        |      |
	|      |                      |       | 1'b0: create hsync     |      |
	|      |                      |       | signal by controller   |      |
	|      |                      |       |                        |      |
	|      |                      |       | 1'b1: use LS and LE to |      |
	|      |                      |       | create hsync signal    |      |
	+------+----------------------+-------+------------------------+------+
	| 31:13| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

REG_04
''''''

.. _table_mipi_rx_csi_reg_04:
.. table:: REG_04, Offset Address: 0x004
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 7:0  | reg_csi_intr_mask    | R/W   | Interrupt mask control | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 15:8 | reg_csi_intr_clr     | W1T   | Interrupt clear        |      |
	+------+----------------------+-------+------------------------+------+
	| 16   | reg_csi_hdr_en       | R/W   | HDR mode enable        | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 17   | reg_csi_hdr_mode     | R/W   | HDR mode selection     | 0x0  |
	|      |                      |       |                        |      |
	|      |                      |       | 1'b0: HDR VC mode      |      |
	|      |                      |       |                        |      |
	|      |                      |       | 1'b1: HDR ID mode      |      |
	+------+----------------------+-------+------------------------+------+
	| 18   | reg_csi_id_rm_else   | R/W   | Remove non reconized   | 0x1  |
	|      |                      |       | ID line                |      |
	|      |                      |       |                        |      |
	|      |                      |       | 1'b0: dont remove      |      |
	|      |                      |       |                        |      |
	|      |                      |       | 1'b1: remove           |      |
	+------+----------------------+-------+------------------------+------+
	| 19   | reg_csi_id_rm_ob     | R/W   | Remove ob line         | 0x1  |
	|      |                      |       |                        |      |
	|      |                      |       | 1'b0: don't remove     |      |
	|      |                      |       |                        |      |
	|      |                      |       | 1'b1: remove           |      |
	+------+----------------------+-------+------------------------+------+
	| 31:20| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

REG_08
''''''

.. _table_mipi_rx_csi_reg_08:
.. table:: REG_08, Offset Address: 0x008
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 15:0 | reg_csi_n0_ob_lef    | R/W   | ID for LEF ob n0       | 0x221|
	+------+----------------------+-------+------------------------+------+
	| 31:16| reg_csi_n0_ob_sef    | R/W   | ID for SEF ob n0       | 0x222|
	+------+----------------------+-------+------------------------+------+

REG_0C
''''''

.. _table_mipi_rx_csi_reg_0c:
.. table:: REG_0C, Offset Address: 0x00c
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 15:0 | reg_csi_n0_lef       | R/W   | ID for LEF active n0   | 0x241|
	+------+----------------------+-------+------------------------+------+
	| 31:16| reg_csi_n1_ob_lef    | R/W   | ID for LEF ob n1       | 0x231|
	+------+----------------------+-------+------------------------+------+

REG_10
''''''

.. _table_mipi_rx_csi_reg_10:
.. table:: REG_10, Offset Address: 0x010
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 15:0 | reg_csi_n1_ob_sef    | R/W   | ID for SEF ob n1       | 0x232|
	+------+----------------------+-------+------------------------+------+
	| 31:16| reg_csi_n1_lef       | R/W   | ID for LEF active n1   | 0x251|
	+------+----------------------+-------+------------------------+------+

REG_14
''''''

.. _table_mipi_rx_csi_reg_14:
.. table:: REG_14, Offset Address: 0x014
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 5:0  | reg_csi_blc_dt       | R/W   | Data type for optical  | 0x37 |
	|      |                      |       | black line             |      |
	+------+----------------------+-------+------------------------+------+
	| 7:6  | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 8    | reg_csi_blc_en       | R/W   | Optical black line     | 0x0  |
	|      |                      |       | mode enable            |      |
	+------+----------------------+-------+------------------------+------+
	| 11:9 | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 14:12| reg_csi_blc_format\  | R/W   | Optical black line     | 0x2  |
	|      | _set                 |       | data format set        |      |
	|      |                      |       |                        |      |
	|      |                      |       | 3'd0: YUV422 8bit      |      |
	|      |                      |       |                        |      |
	|      |                      |       | 3'd1: YUV422 10bit     |      |
	|      |                      |       |                        |      |
	|      |                      |       | 3'd2: RAW8             |      |
	|      |                      |       |                        |      |
	|      |                      |       | 3'd3: RAW10            |      |
	|      |                      |       |                        |      |
	|      |                      |       | 3'd4: RAW12            |      |
	|      |                      |       |                        |      |
	|      |                      |       | 3'd5: RAW16            |      |
	|      |                      |       |                        |      |
	|      |                      |       | else: reserved         |      |
	+------+----------------------+-------+------------------------+------+
	| 31:15| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

REG_18
''''''

.. _table_mipi_rx_csi_reg_18:
.. table:: REG_18, Offset Address: 0x018
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 3:0  | reg_csi_vc_map_ch00  | R/W   | VC mapping to ISP      | 0x0  |
	|      |                      |       | channel 00             |      |
	+------+----------------------+-------+------------------------+------+
	| 7:4  | reg_csi_vc_map_ch01  | R/W   | VC mapping to ISP      | 0x1  |
	|      |                      |       | channel 01             |      |
	+------+----------------------+-------+------------------------+------+
	| 11:8 | reg_csi_vc_map_ch10  | R/W   | VC mapping to ISP      | 0x2  |
	|      |                      |       | channel 10             |      |
	+------+----------------------+-------+------------------------+------+
	| 15:12| reg_csi_vc_map_ch11  | R/W   | VC mapping to ISP      | 0x3  |
	|      |                      |       | channel 11             |      |
	+------+----------------------+-------+------------------------+------+
	| 31:16| Reserved             |       |                        |      |
	|      |                      |       |                        |      |
	+------+----------------------+-------+------------------------+------+

REG_1C
''''''

.. _table_mipi_rx_csi_reg_1c:
.. table:: REG_1C, Offset Address: 0x01c
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 15:0 | reg_csi_n0_sef       | R/W   | ID for SEF active n0   | 0x242|
	+------+----------------------+-------+------------------------+------+
	| 31:16| reg_csi_n1_sef       | R/W   | ID for SEF active n1   | 0x252|
	+------+----------------------+-------+------------------------+------+

REG_20
''''''

.. _table_mipi_rx_csi_reg_20:
.. table:: REG_20, Offset Address: 0x020
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 15:0 | reg_csi_n0_sef2      | R/W   | ID for SEF2 active n0  | 0x244|
	+------+----------------------+-------+------------------------+------+
	| 31:16| reg_csi_n1_sef2      | R/W   | ID for SEF2 active n1  | 0x254|
	+------+----------------------+-------+------------------------+------+

REG_24
''''''

.. _table_mipi_rx_csi_reg_24:
.. table:: REG_24, Offset Address: 0x024
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 15:0 | reg_csi_n0_ob_sef2   | R/W   | ID for SEF2 ob n0      | 0x224|
	+------+----------------------+-------+------------------------+------+
	| 31:16| reg_csi_n1_ob_sef2   | R/W   | ID for SEF2 ob n1      | 0x234|
	+------+----------------------+-------+------------------------+------+

REG_40
''''''

.. _table_mipi_rx_csi_reg_40:
.. table:: REG_40, Offset Address: 0x040
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 0    | reg_csi_ecc_no_error | RO    | ECC no error           |      |
	+------+----------------------+-------+------------------------+------+
	| 1    | reg_csi_ecc_corrected| RO    | ECC corrected error    |      |
	|      | _error               |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 2    | reg_csi_ecc_error    | RO    | ECC error              |      |
	+------+----------------------+-------+------------------------+------+
	| 3    | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 4    | reg_csi_crc_error    | RO    | CRC error              |      |
	+------+----------------------+-------+------------------------+------+
	| 5    | reg_csi_wc_error     | RO    | WC error               |      |
	+------+----------------------+-------+------------------------+------+
	| 7:6  | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 8    | reg_csi_fifo_full    | RO    | CSI FIFO full          |      |
	+------+----------------------+-------+------------------------+------+
	| 15:9 | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 21:16| reg_csi_decode_format| RO    | CSI decode format from |      |
	|      |                      |       | header                 |      |
	|      |                      |       |                        |      |
	|      |                      |       | bit[0]: YUV422 8bit    |      |
	|      |                      |       |                        |      |
	|      |                      |       | bit[1]: YUV422 10bit   |      |
	|      |                      |       |                        |      |
	|      |                      |       | bit[2]: RAW8           |      |
	|      |                      |       |                        |      |
	|      |                      |       | bit[3]: RAW10          |      |
	|      |                      |       |                        |      |
	|      |                      |       | bit[4]: RAW12          |      |
	|      |                      |       |                        |      |
	|      |                      |       | bit[5]: RAW16          |      |
	+------+----------------------+-------+------------------------+------+
	| 31:22| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

REG_60

.. _table_mipi_rx_csi_reg_60:
.. table:: REG_60, Offset Address: 0x060
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 7:0  | reg_csi_intr_status  | RO    | Interrupt status       |      |
	|      |                      |       |                        |      |
	|      |                      |       | bit[0]: ecc error      |      |
	|      |                      |       |                        |      |
	|      |                      |       | bit[1]: crc error      |      |
	|      |                      |       |                        |      |
	|      |                      |       | bit[2]: hdr id error   |      |
	|      |                      |       |                        |      |
	|      |                      |       | bit[3]: word count     |      |
	|      |                      |       | error                  |      |
	|      |                      |       |                        |      |
	|      |                      |       | bit[4]: fifo full      |      |
	+------+----------------------+-------+------------------------+------+
	| 31:8 | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

REG_70
''''''

.. _table_mipi_rx_csi_reg_70:
.. table:: REG_70, Offset Address: 0x070
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 1:0  | reg_csi_vs_gen_mode  | R/W   | 2'b00: vs gen by FS    | 0x2  |
	|      |                      |       |                        |      |
	|      |                      |       | 2'b01: vs gen by FE    |      |
	|      |                      |       |                        |      |
	|      |                      |       | else: vs gen by FS &   |      |
	|      |                      |       | FE                     |      |
	+------+----------------------+-------+------------------------+------+
	| 3:2  | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 4    | reg_csi_vs_gen_by\   | R/W   | Vsync generation       | 0x0  |
	|      | _vcset               |       | setting                |      |
	|      |                      |       |                        |      |
	|      |                      |       | 1'b0: generated by all |      |
	|      |                      |       | vc short packet        |      |
	|      |                      |       |                        |      |
	|      |                      |       | 1'b1: only generated   |      |
	|      |                      |       | by indicated vc short  |      |
	|      |                      |       | packet                 |      |
	+------+----------------------+-------+------------------------+------+
	| 31:5 | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

REG_74
''''''

.. _table_mipi_rx_csi_reg_74:
.. table:: REG_74, Offset Address: 0x074
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 0    | reg_csi_hdr_dt_mode  | R/W   | CSI HDR DT mode enable | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 3:1  | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 9:4  | reg_csi_hdr_dt_format| R/W   | CSI HDR DT mode video  | 0x0  |
	|      |                      |       | format data type       |      |
	+------+----------------------+-------+------------------------+------+
	| 11:10| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 17:12| reg_csi_hdr_dt_lef   | R/W   | CSI HDR DT mode LEF    | 0x0  |
	|      |                      |       | data type              |      |
	+------+----------------------+-------+------------------------+------+
	| 19:18| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 25:20| reg_csi_hdr_dt_sef   | R/W   | CSI HDR DT mode SEF    | 0x0  |
	|      |                      |       | data type              |      |
	+------+----------------------+-------+------------------------+------+
	| 31:26| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
