--------------------------------------------------------------------------------
Release 13.1 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.1\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml Project5.twx
Project5.ncd Project5.pcf

Design file:              Project5.ncd
Physical constraint file: Project5.pcf
Device,package,speed:     xc3s1600e,fg320,-4 (PRODUCTION 1.27 2011-02-03)
Report level:             error report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2802 - Read 104 constraints.  If you are experiencing memory or 
   runtime issues it may help to consolidate some of these constraints.  For 
   more details please do a search for "timing:2802" at 
   http://www.xilinx.com/support.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "fpga_0_Ethernet_MAC_PHY_tx_clk_pin_IBUF" MAXSKEW = 5 
ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net skew is   2.063ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "fpga_0_Ethernet_MAC_PHY_tx_clk_pin_IBUF" PERIOD = 40 ns 
HIGH 14 ns;

 131 paths analyzed, 67 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.772ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "fpga_0_Ethernet_MAC_PHY_rx_clk_pin_IBUF" MAXSKEW = 5 
ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net skew is   1.811ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "fpga_0_Ethernet_MAC_PHY_rx_clk_pin_IBUF" PERIOD = 40 ns 
HIGH 14 ns;

 135 paths analyzed, 122 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  20.728ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/
data_read_controller/rst_dqs_div"         MAXDELAY = 2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.662ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/
fifo_0_wr_en<0>"         MAXDELAY = 2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.154ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/
fifo_0_wr_en<1>"         MAXDELAY = 2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.730ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/
fifo_1_wr_en<0>"         MAXDELAY = 2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.473ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/
fifo_1_wr_en<1>"         MAXDELAY = 2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.862ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/
data_read/fifo_0_wr_addr_out<0><0>"         MAXDELAY = 2.5 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.703ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/
data_read/fifo_0_wr_addr_out<0><2>"         MAXDELAY = 2.5 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.319ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/
data_read/fifo_0_wr_addr_out<0><3>"         MAXDELAY = 2.5 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.868ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/
data_read/fifo_0_wr_addr_out<0><1>"         MAXDELAY = 2.5 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.632ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/
data_read/fifo_1_wr_addr_out<0><0>"         MAXDELAY = 2.5 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.566ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/
data_read/fifo_1_wr_addr_out<0><2>"         MAXDELAY = 2.5 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.423ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/
data_read/fifo_1_wr_addr_out<0><3>"         MAXDELAY = 2.5 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.646ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/
data_read/fifo_1_wr_addr_out<0><1>"         MAXDELAY = 2.5 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.346ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/
data_read/fifo_0_wr_addr_out<1><0>"         MAXDELAY = 2.5 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.896ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/
data_read/fifo_0_wr_addr_out<1><2>"         MAXDELAY = 2.5 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   2.233ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/
data_read/fifo_0_wr_addr_out<1><3>"         MAXDELAY = 2.5 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   2.342ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/
data_read/fifo_0_wr_addr_out<1><1>"         MAXDELAY = 2.5 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   2.014ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/
data_read/fifo_1_wr_addr_out<1><0>"         MAXDELAY = 2.5 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   2.454ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/
data_read/fifo_1_wr_addr_out<1><2>"         MAXDELAY = 2.5 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   2.037ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/
data_read/fifo_1_wr_addr_out<1><3>"         MAXDELAY = 2.5 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.852ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/
data_read/fifo_1_wr_addr_out<1><1>"         MAXDELAY = 2.5 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   2.170ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/dqs_div_rst"      
   MAXDELAY = 4.5 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   3.967ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/dq<8>"         
MAXDELAY = 0.48 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.418ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/
dqs_delayed_col1<1>"         MAXDELAY = 2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.928ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/
data_read/fifo_0_data_out<8>"         MAXDELAY = 2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.746ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/dq<9>"         
MAXDELAY = 0.48 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.469ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/
dqs_delayed_col0<1>"         MAXDELAY = 2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.932ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/
data_read/fifo_0_data_out<9>"         MAXDELAY = 2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.440ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/dq<10>"         
MAXDELAY = 0.48 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.418ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/
data_read/fifo_0_data_out<10>"         MAXDELAY = 2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.336ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/dq<11>"         
MAXDELAY = 0.48 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.469ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/
data_read/fifo_0_data_out<11>"         MAXDELAY = 2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.280ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/dq<12>"         
MAXDELAY = 0.48 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.418ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/
data_read/fifo_0_data_out<12>"         MAXDELAY = 2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.363ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/dq<13>"         
MAXDELAY = 0.48 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.469ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/
data_read/fifo_0_data_out<13>"         MAXDELAY = 2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.655ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/dq<14>"         
MAXDELAY = 0.48 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.418ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/
data_read/fifo_0_data_out<14>"         MAXDELAY = 2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.363ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/dq<15>"         
MAXDELAY = 0.48 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.469ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/
data_read/fifo_0_data_out<15>"         MAXDELAY = 2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.363ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/
data_read/fifo_1_data_out<8>"         MAXDELAY = 2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.265ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/
data_read/fifo_1_data_out<9>"         MAXDELAY = 2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.441ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/
data_read/fifo_1_data_out<10>"         MAXDELAY = 2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.384ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/
data_read/fifo_1_data_out<11>"         MAXDELAY = 2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.635ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/
data_read/fifo_1_data_out<12>"         MAXDELAY = 2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.384ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/
data_read/fifo_1_data_out<13>"         MAXDELAY = 2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.394ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/
data_read/fifo_1_data_out<14>"         MAXDELAY = 2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.900ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/
data_read/fifo_1_data_out<15>"         MAXDELAY = 2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.405ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/dq<0>"         
MAXDELAY = 0.48 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.469ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/
dqs_delayed_col0<0>"         MAXDELAY = 2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.367ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/
data_read/fifo_0_data_out<0>"         MAXDELAY = 2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.933ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/dq<1>"         
MAXDELAY = 0.48 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.418ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/
dqs_delayed_col1<0>"         MAXDELAY = 2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.367ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/
data_read/fifo_0_data_out<1>"         MAXDELAY = 2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.680ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/dq<2>"         
MAXDELAY = 0.48 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.418ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/
data_read/fifo_0_data_out<2>"         MAXDELAY = 2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.441ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/dq<3>"         
MAXDELAY = 0.48 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.469ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/
data_read/fifo_0_data_out<3>"         MAXDELAY = 2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.197ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/dq<4>"         
MAXDELAY = 0.48 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.469ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/
data_read/fifo_0_data_out<4>"         MAXDELAY = 2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.406ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/dq<5>"         
MAXDELAY = 0.48 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.418ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/
data_read/fifo_0_data_out<5>"         MAXDELAY = 2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.302ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/dq<6>"         
MAXDELAY = 0.48 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.418ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/
data_read/fifo_0_data_out<6>"         MAXDELAY = 2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.017ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/dq<7>"         
MAXDELAY = 0.48 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.469ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/
data_read/fifo_0_data_out<7>"         MAXDELAY = 2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.904ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/
data_read/fifo_1_data_out<0>"         MAXDELAY = 2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.737ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/
data_read/fifo_1_data_out<1>"         MAXDELAY = 2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.031ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/
data_read/fifo_1_data_out<2>"         MAXDELAY = 2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.289ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/
data_read/fifo_1_data_out<3>"         MAXDELAY = 2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.319ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/
data_read/fifo_1_data_out<4>"         MAXDELAY = 2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.285ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/
data_read/fifo_1_data_out<5>"         MAXDELAY = 2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.030ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/
data_read/fifo_1_data_out<6>"         MAXDELAY = 2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.750ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/
data_read/fifo_1_data_out<7>"         MAXDELAY = 2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.048ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/
data_read_controller/gen_dqs[1]..u_dqs_delay_col0/delay5"         MAXDELAY = 
0.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.119ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/
data_read_controller/gen_dqs[1]..u_dqs_delay_col0/delay3"         MAXDELAY = 
0.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.110ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/
data_read_controller/gen_dqs[1]..u_dqs_delay_col0/delay4"         MAXDELAY = 
0.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.075ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/
dqs_int_delay_in<1>"         MAXDELAY = 0.46 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.354ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/
data_read_controller/gen_dqs[1]..u_dqs_delay_col1/delay5"         MAXDELAY = 
0.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.119ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/
data_read_controller/gen_dqs[1]..u_dqs_delay_col1/delay3"         MAXDELAY = 
0.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.110ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/
data_read_controller/gen_dqs[1]..u_dqs_delay_col1/delay4"         MAXDELAY = 
0.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.075ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/
data_read_controller/gen_dqs[0]..u_dqs_delay_col0/delay5"         MAXDELAY = 
0.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.119ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/
data_read_controller/gen_dqs[0]..u_dqs_delay_col0/delay3"         MAXDELAY = 
0.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.110ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/
data_read_controller/gen_dqs[0]..u_dqs_delay_col0/delay4"         MAXDELAY = 
0.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.075ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/
data_read_controller/gen_dqs[0]..u_dqs_delay_col0/delay1"         MAXDELAY = 
0.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.122ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/
data_read_controller/gen_dqs[0]..u_dqs_delay_col0/delay2"         MAXDELAY = 
0.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.195ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/
dqs_int_delay_in<0>"         MAXDELAY = 0.46 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.373ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/
data_read_controller/gen_dqs[0]..u_dqs_delay_col1/delay5"         MAXDELAY = 
0.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.119ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/
data_read_controller/gen_dqs[0]..u_dqs_delay_col1/delay3"         MAXDELAY = 
0.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.110ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/
data_read_controller/gen_dqs[0]..u_dqs_delay_col1/delay4"         MAXDELAY = 
0.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.075ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/
data_read_controller/gen_dqs[0]..u_dqs_delay_col1/delay1"         MAXDELAY = 
0.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.122ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/
data_read_controller/gen_dqs[0]..u_dqs_delay_col1/delay2"         MAXDELAY = 
0.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.195ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/
data_read_controller/.rst_dqs_div_delayed/delay5"         MAXDELAY = 2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.072ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TSTXOUT_Ethernet_MAC = MAXDELAY FROM TIMEGRP 
"TXCLK_GRP_Ethernet_MAC" TO         TIMEGRP "PADS" 10 ns;

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.912ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 
50%;

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.000ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clock_generator_0_clock_generator_0_SIG_DCM1_CLK0 = 
PERIOD TIMEGRP         "clock_generator_0_clock_generator_0_SIG_DCM1_CLK0" 
TS_sys_clk_pin         HIGH 50%;

 1964643 paths analyzed, 28732 endpoints analyzed, 9 failing endpoints
 9 timing errors detected. (9 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  25.665ns.
--------------------------------------------------------------------------------
Slack:                  -5.665ns (requirement - (data path - clock path skew + uncertainty))
  Source:               graphics_ip_0/graphics_ip_0/USER_LOGIC_I/ourIP/vga_unit/v_count_reg_4 (FF)
  Destination:          graphics_ip_0/graphics_ip_0/USER_LOGIC_I/ourIP/rgb_reg_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      25.665ns (Levels of Logic = 13)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_50_0000MHz rising at 0.000ns
  Destination Clock:    clk_50_0000MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: graphics_ip_0/graphics_ip_0/USER_LOGIC_I/ourIP/vga_unit/v_count_reg_4 to graphics_ip_0/graphics_ip_0/USER_LOGIC_I/ourIP/rgb_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y45.XQ     Tcko                  0.591   graphics_ip_0/graphics_ip_0/USER_LOGIC_I/ourIP/vga_unit/v_count_reg<4>
                                                       graphics_ip_0/graphics_ip_0/USER_LOGIC_I/ourIP/vga_unit/v_count_reg_4
    MULT18X18_X1Y6.A0    net (fanout=4)        0.894   graphics_ip_0/graphics_ip_0/USER_LOGIC_I/ourIP/vga_unit/v_count_reg<4>
    MULT18X18_X1Y6.P0    Tmult                 3.657   graphics_ip_0/graphics_ip_0/USER_LOGIC_I/ourIP/Mmult_mapindex_mult0000
                                                       graphics_ip_0/graphics_ip_0/USER_LOGIC_I/ourIP/Mmult_mapindex_mult0000
    SLICE_X99Y34.F3      net (fanout=1)        1.242   graphics_ip_0/graphics_ip_0/USER_LOGIC_I/ourIP/mapindex_mult0000<0>
    SLICE_X99Y34.COUT    Topcyf                1.162   graphics_ip_0/graphics_ip_0/USER_LOGIC_I/ourIP/mapindex<0>
                                                       graphics_ip_0/graphics_ip_0/USER_LOGIC_I/ourIP/Madd_mapindex_add0000_Madd_lut<0>
                                                       graphics_ip_0/graphics_ip_0/USER_LOGIC_I/ourIP/Madd_mapindex_add0000_Madd_cy<0>
                                                       graphics_ip_0/graphics_ip_0/USER_LOGIC_I/ourIP/Madd_mapindex_add0000_Madd_cy<1>
    SLICE_X99Y35.CIN     net (fanout=1)        0.000   graphics_ip_0/graphics_ip_0/USER_LOGIC_I/ourIP/Madd_mapindex_add0000_Madd_cy<1>
    SLICE_X99Y35.Y       Tciny                 0.869   graphics_ip_0/graphics_ip_0/USER_LOGIC_I/ourIP/mapindex<2>
                                                       graphics_ip_0/graphics_ip_0/USER_LOGIC_I/ourIP/Madd_mapindex_add0000_Madd_cy<2>
                                                       graphics_ip_0/graphics_ip_0/USER_LOGIC_I/ourIP/Madd_mapindex_add0000_Madd_xor<3>
    SLICE_X65Y65.G2      net (fanout=375)      2.730   graphics_ip_0/graphics_ip_0/USER_LOGIC_I/ourIP/mapindex<3>
    SLICE_X65Y65.Y       Tilo                  0.704   graphics_ip_0/graphics_ip_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_be_reg<3>
                                                       graphics_ip_0/graphics_ip_0/USER_LOGIC_I/ourIP/Madd_mapindex_add0000_Madd_xor<3>_1
    SLICE_X70Y54.F4      net (fanout=376)      1.744   graphics_ip_0/graphics_ip_0/USER_LOGIC_I/ourIP/Madd_mapindex_add0000_Madd_xor<3>_1
    SLICE_X70Y54.X       Tilo                  0.759   graphics_ip_0/graphics_ip_0/USER_LOGIC_I/ourIP/N504
                                                       graphics_ip_0/graphics_ip_0/USER_LOGIC_I/ourIP/Mram_ramB214.SLICEM_F
    SLICE_X84Y48.F1      net (fanout=1)        1.105   graphics_ip_0/graphics_ip_0/USER_LOGIC_I/ourIP/N504
    SLICE_X84Y48.F5      Tif5                  1.033   graphics_ip_0/graphics_ip_0/USER_LOGIC_I/ourIP/inst_LPM_MUX2_11_f53
                                                       graphics_ip_0/graphics_ip_0/USER_LOGIC_I/ourIP/inst_LPM_MUX2_124
                                                       graphics_ip_0/graphics_ip_0/USER_LOGIC_I/ourIP/inst_LPM_MUX2_11_f5_2
    SLICE_X84Y48.FXINA   net (fanout=1)        0.000   graphics_ip_0/graphics_ip_0/USER_LOGIC_I/ourIP/inst_LPM_MUX2_11_f53
    SLICE_X84Y48.FX      Tinafx                0.364   graphics_ip_0/graphics_ip_0/USER_LOGIC_I/ourIP/inst_LPM_MUX2_11_f53
                                                       graphics_ip_0/graphics_ip_0/USER_LOGIC_I/ourIP/inst_LPM_MUX2_10_f6_1
    SLICE_X84Y49.FXINA   net (fanout=1)        0.000   graphics_ip_0/graphics_ip_0/USER_LOGIC_I/ourIP/inst_LPM_MUX2_10_f62
    SLICE_X84Y49.FX      Tinafx                0.364   graphics_ip_0/graphics_ip_0/USER_LOGIC_I/ourIP/inst_LPM_MUX2_12_f53
                                                       graphics_ip_0/graphics_ip_0/USER_LOGIC_I/ourIP/inst_LPM_MUX2_9_f7_0
    SLICE_X85Y49.FXINA   net (fanout=1)        0.000   graphics_ip_0/graphics_ip_0/USER_LOGIC_I/ourIP/inst_LPM_MUX2_9_f71
    SLICE_X85Y49.Y       Tif6y                 0.521   graphics_ip_0/graphics_ip_0/USER_LOGIC_I/ourIP/inst_LPM_MUX2_8_f8
                                                       graphics_ip_0/graphics_ip_0/USER_LOGIC_I/ourIP/inst_LPM_MUX2_8_f8
    SLICE_X83Y34.G2      net (fanout=1)        0.962   graphics_ip_0/graphics_ip_0/USER_LOGIC_I/ourIP/inst_LPM_MUX2_8_f8
    SLICE_X83Y34.F5      Tif5                  0.875   graphics_ip_0/graphics_ip_0/USER_LOGIC_I/ourIP/pixdatB_varindex0000<2>
                                                       graphics_ip_0/graphics_ip_0/USER_LOGIC_I/ourIP/inst_LPM_MUX2_4
                                                       graphics_ip_0/graphics_ip_0/USER_LOGIC_I/ourIP/inst_LPM_MUX2_2_f5
    SLICE_X89Y25.BY      net (fanout=12)       1.385   graphics_ip_0/graphics_ip_0/USER_LOGIC_I/ourIP/pixdatB_varindex0000<2>
    SLICE_X89Y25.Y       Tbyy                  0.850   graphics_ip_0/graphics_ip_0/USER_LOGIC_I/ourIP/inst_LPM_MUX13_7_f8
                                                       graphics_ip_0/graphics_ip_0/USER_LOGIC_I/ourIP/inst_LPM_MUX13_7_f8
    SLICE_X79Y30.F3      net (fanout=1)        1.133   graphics_ip_0/graphics_ip_0/USER_LOGIC_I/ourIP/inst_LPM_MUX13_7_f8
    SLICE_X79Y30.X       Tif5x                 1.025   graphics_ip_0/graphics_ip_0/USER_LOGIC_I/ourIP/rgb_reg_varindex0000<1>
                                                       graphics_ip_0/graphics_ip_0/USER_LOGIC_I/ourIP/inst_LPM_MUX13_2_f5_G
                                                       graphics_ip_0/graphics_ip_0/USER_LOGIC_I/ourIP/inst_LPM_MUX13_2_f5
    SLICE_X77Y38.G2      net (fanout=1)        0.859   graphics_ip_0/graphics_ip_0/USER_LOGIC_I/ourIP/rgb_reg_varindex0000<1>
    SLICE_X77Y38.CLK     Tgck                  0.837   graphics_ip_0/graphics_ip_0/USER_LOGIC_I/ourIP/rgb_reg<0>
                                                       graphics_ip_0/graphics_ip_0/USER_LOGIC_I/ourIP/rgb_reg_mux0001<1>1
                                                       graphics_ip_0/graphics_ip_0/USER_LOGIC_I/ourIP/rgb_reg_0
    -------------------------------------------------  ---------------------------
    Total                                     25.665ns (13.611ns logic, 12.054ns route)
                                                       (53.0% logic, 47.0% route)

--------------------------------------------------------------------------------
Slack:                  -5.640ns (requirement - (data path - clock path skew + uncertainty))
  Source:               graphics_ip_0/graphics_ip_0/USER_LOGIC_I/ourIP/vga_unit/v_count_reg_4 (FF)
  Destination:          graphics_ip_0/graphics_ip_0/USER_LOGIC_I/ourIP/rgb_reg_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      25.640ns (Levels of Logic = 13)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_50_0000MHz rising at 0.000ns
  Destination Clock:    clk_50_0000MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: graphics_ip_0/graphics_ip_0/USER_LOGIC_I/ourIP/vga_unit/v_count_reg_4 to graphics_ip_0/graphics_ip_0/USER_LOGIC_I/ourIP/rgb_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y45.XQ     Tcko                  0.591   graphics_ip_0/graphics_ip_0/USER_LOGIC_I/ourIP/vga_unit/v_count_reg<4>
                                                       graphics_ip_0/graphics_ip_0/USER_LOGIC_I/ourIP/vga_unit/v_count_reg_4
    MULT18X18_X1Y6.A0    net (fanout=4)        0.894   graphics_ip_0/graphics_ip_0/USER_LOGIC_I/ourIP/vga_unit/v_count_reg<4>
    MULT18X18_X1Y6.P0    Tmult                 3.657   graphics_ip_0/graphics_ip_0/USER_LOGIC_I/ourIP/Mmult_mapindex_mult0000
                                                       graphics_ip_0/graphics_ip_0/USER_LOGIC_I/ourIP/Mmult_mapindex_mult0000
    SLICE_X99Y34.F3      net (fanout=1)        1.242   graphics_ip_0/graphics_ip_0/USER_LOGIC_I/ourIP/mapindex_mult0000<0>
    SLICE_X99Y34.COUT    Topcyf                1.162   graphics_ip_0/graphics_ip_0/USER_LOGIC_I/ourIP/mapindex<0>
                                                       graphics_ip_0/graphics_ip_0/USER_LOGIC_I/ourIP/Madd_mapindex_add0000_Madd_lut<0>
                                                       graphics_ip_0/graphics_ip_0/USER_LOGIC_I/ourIP/Madd_mapindex_add0000_Madd_cy<0>
                                                       graphics_ip_0/graphics_ip_0/USER_LOGIC_I/ourIP/Madd_mapindex_add0000_Madd_cy<1>
    SLICE_X99Y35.CIN     net (fanout=1)        0.000   graphics_ip_0/graphics_ip_0/USER_LOGIC_I/ourIP/Madd_mapindex_add0000_Madd_cy<1>
    SLICE_X99Y35.Y       Tciny                 0.869   graphics_ip_0/graphics_ip_0/USER_LOGIC_I/ourIP/mapindex<2>
                                                       graphics_ip_0/graphics_ip_0/USER_LOGIC_I/ourIP/Madd_mapindex_add0000_Madd_cy<2>
                                                       graphics_ip_0/graphics_ip_0/USER_LOGIC_I/ourIP/Madd_mapindex_add0000_Madd_xor<3>
    SLICE_X65Y65.G2      net (fanout=375)      2.730   graphics_ip_0/graphics_ip_0/USER_LOGIC_I/ourIP/mapindex<3>
    SLICE_X65Y65.Y       Tilo                  0.704   graphics_ip_0/graphics_ip_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_be_reg<3>
                                                       graphics_ip_0/graphics_ip_0/USER_LOGIC_I/ourIP/Madd_mapindex_add0000_Madd_xor<3>_1
    SLICE_X74Y58.F4      net (fanout=376)      1.593   graphics_ip_0/graphics_ip_0/USER_LOGIC_I/ourIP/Madd_mapindex_add0000_Madd_xor<3>_1
    SLICE_X74Y58.X       Tilo                  0.759   graphics_ip_0/graphics_ip_0/USER_LOGIC_I/ourIP/N502
                                                       graphics_ip_0/graphics_ip_0/USER_LOGIC_I/ourIP/Mram_ramB213.SLICEM_F
    SLICE_X85Y48.F4      net (fanout=1)        1.290   graphics_ip_0/graphics_ip_0/USER_LOGIC_I/ourIP/N502
    SLICE_X85Y48.F5      Tif5                  0.875   graphics_ip_0/graphics_ip_0/USER_LOGIC_I/ourIP/inst_LPM_MUX2_12_f54
                                                       graphics_ip_0/graphics_ip_0/USER_LOGIC_I/ourIP/inst_LPM_MUX2_138
                                                       graphics_ip_0/graphics_ip_0/USER_LOGIC_I/ourIP/inst_LPM_MUX2_12_f5_3
    SLICE_X85Y48.FXINA   net (fanout=1)        0.000   graphics_ip_0/graphics_ip_0/USER_LOGIC_I/ourIP/inst_LPM_MUX2_12_f54
    SLICE_X85Y48.FX      Tinafx                0.463   graphics_ip_0/graphics_ip_0/USER_LOGIC_I/ourIP/inst_LPM_MUX2_12_f54
                                                       graphics_ip_0/graphics_ip_0/USER_LOGIC_I/ourIP/inst_LPM_MUX2_11_f6_0
    SLICE_X84Y49.FXINB   net (fanout=1)        0.000   graphics_ip_0/graphics_ip_0/USER_LOGIC_I/ourIP/inst_LPM_MUX2_11_f61
    SLICE_X84Y49.FX      Tinbfx                0.364   graphics_ip_0/graphics_ip_0/USER_LOGIC_I/ourIP/inst_LPM_MUX2_12_f53
                                                       graphics_ip_0/graphics_ip_0/USER_LOGIC_I/ourIP/inst_LPM_MUX2_9_f7_0
    SLICE_X85Y49.FXINA   net (fanout=1)        0.000   graphics_ip_0/graphics_ip_0/USER_LOGIC_I/ourIP/inst_LPM_MUX2_9_f71
    SLICE_X85Y49.Y       Tif6y                 0.521   graphics_ip_0/graphics_ip_0/USER_LOGIC_I/ourIP/inst_LPM_MUX2_8_f8
                                                       graphics_ip_0/graphics_ip_0/USER_LOGIC_I/ourIP/inst_LPM_MUX2_8_f8
    SLICE_X83Y34.G2      net (fanout=1)        0.962   graphics_ip_0/graphics_ip_0/USER_LOGIC_I/ourIP/inst_LPM_MUX2_8_f8
    SLICE_X83Y34.F5      Tif5                  0.875   graphics_ip_0/graphics_ip_0/USER_LOGIC_I/ourIP/pixdatB_varindex0000<2>
                                                       graphics_ip_0/graphics_ip_0/USER_LOGIC_I/ourIP/inst_LPM_MUX2_4
                                                       graphics_ip_0/graphics_ip_0/USER_LOGIC_I/ourIP/inst_LPM_MUX2_2_f5
    SLICE_X89Y25.BY      net (fanout=12)       1.385   graphics_ip_0/graphics_ip_0/USER_LOGIC_I/ourIP/pixdatB_varindex0000<2>
    SLICE_X89Y25.Y       Tbyy                  0.850   graphics_ip_0/graphics_ip_0/USER_LOGIC_I/ourIP/inst_LPM_MUX13_7_f8
                                                       graphics_ip_0/graphics_ip_0/USER_LOGIC_I/ourIP/inst_LPM_MUX13_7_f8
    SLICE_X79Y30.F3      net (fanout=1)        1.133   graphics_ip_0/graphics_ip_0/USER_LOGIC_I/ourIP/inst_LPM_MUX13_7_f8
    SLICE_X79Y30.X       Tif5x                 1.025   graphics_ip_0/graphics_ip_0/USER_LOGIC_I/ourIP/rgb_reg_varindex0000<1>
                                                       graphics_ip_0/graphics_ip_0/USER_LOGIC_I/ourIP/inst_LPM_MUX13_2_f5_G
                                                       graphics_ip_0/graphics_ip_0/USER_LOGIC_I/ourIP/inst_LPM_MUX13_2_f5
    SLICE_X77Y38.G2      net (fanout=1)        0.859   graphics_ip_0/graphics_ip_0/USER_LOGIC_I/ourIP/rgb_reg_varindex0000<1>
    SLICE_X77Y38.CLK     Tgck                  0.837   graphics_ip_0/graphics_ip_0/USER_LOGIC_I/ourIP/rgb_reg<0>
                                                       graphics_ip_0/graphics_ip_0/USER_LOGIC_I/ourIP/rgb_reg_mux0001<1>1
                                                       graphics_ip_0/graphics_ip_0/USER_LOGIC_I/ourIP/rgb_reg_0
    -------------------------------------------------  ---------------------------
    Total                                     25.640ns (13.552ns logic, 12.088ns route)
                                                       (52.9% logic, 47.1% route)

--------------------------------------------------------------------------------
Slack:                  -5.601ns (requirement - (data path - clock path skew + uncertainty))
  Source:               graphics_ip_0/graphics_ip_0/USER_LOGIC_I/ourIP/vga_unit/v_count_reg_5 (FF)
  Destination:          graphics_ip_0/graphics_ip_0/USER_LOGIC_I/ourIP/rgb_reg_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      25.601ns (Levels of Logic = 12)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_50_0000MHz rising at 0.000ns
  Destination Clock:    clk_50_0000MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: graphics_ip_0/graphics_ip_0/USER_LOGIC_I/ourIP/vga_unit/v_count_reg_5 to graphics_ip_0/graphics_ip_0/USER_LOGIC_I/ourIP/rgb_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y44.XQ     Tcko                  0.591   graphics_ip_0/graphics_ip_0/USER_LOGIC_I/ourIP/vga_unit/v_count_reg<5>
                                                       graphics_ip_0/graphics_ip_0/USER_LOGIC_I/ourIP/vga_unit/v_count_reg_5
    MULT18X18_X1Y6.A1    net (fanout=5)        0.948   graphics_ip_0/graphics_ip_0/USER_LOGIC_I/ourIP/vga_unit/v_count_reg<5>
    MULT18X18_X1Y6.P2    Tmult                 3.657   graphics_ip_0/graphics_ip_0/USER_LOGIC_I/ourIP/Mmult_mapindex_mult0000
                                                       graphics_ip_0/graphics_ip_0/USER_LOGIC_I/ourIP/Mmult_mapindex_mult0000
    SLICE_X99Y35.F3      net (fanout=1)        1.514   graphics_ip_0/graphics_ip_0/USER_LOGIC_I/ourIP/mapindex_mult0000<2>
    SLICE_X99Y35.Y       Topy                  1.641   graphics_ip_0/graphics_ip_0/USER_LOGIC_I/ourIP/mapindex<2>
                                                       graphics_ip_0/graphics_ip_0/USER_LOGIC_I/ourIP/Madd_mapindex_add0000_Madd_lut<2>
                                                       graphics_ip_0/graphics_ip_0/USER_LOGIC_I/ourIP/Madd_mapindex_add0000_Madd_cy<2>
                                                       graphics_ip_0/graphics_ip_0/USER_LOGIC_I/ourIP/Madd_mapindex_add0000_Madd_xor<3>
    SLICE_X65Y65.G2      net (fanout=375)      2.730   graphics_ip_0/graphics_ip_0/USER_LOGIC_I/ourIP/mapindex<3>
    SLICE_X65Y65.Y       Tilo                  0.704   graphics_ip_0/graphics_ip_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_be_reg<3>
                                                       graphics_ip_0/graphics_ip_0/USER_LOGIC_I/ourIP/Madd_mapindex_add0000_Madd_xor<3>_1
    SLICE_X70Y54.F4      net (fanout=376)      1.744   graphics_ip_0/graphics_ip_0/USER_LOGIC_I/ourIP/Madd_mapindex_add0000_Madd_xor<3>_1
    SLICE_X70Y54.X       Tilo                  0.759   graphics_ip_0/graphics_ip_0/USER_LOGIC_I/ourIP/N504
                                                       graphics_ip_0/graphics_ip_0/USER_LOGIC_I/ourIP/Mram_ramB214.SLICEM_F
    SLICE_X84Y48.F1      net (fanout=1)        1.105   graphics_ip_0/graphics_ip_0/USER_LOGIC_I/ourIP/N504
    SLICE_X84Y48.F5      Tif5                  1.033   graphics_ip_0/graphics_ip_0/USER_LOGIC_I/ourIP/inst_LPM_MUX2_11_f53
                                                       graphics_ip_0/graphics_ip_0/USER_LOGIC_I/ourIP/inst_LPM_MUX2_124
                                                       graphics_ip_0/graphics_ip_0/USER_LOGIC_I/ourIP/inst_LPM_MUX2_11_f5_2
    SLICE_X84Y48.FXINA   net (fanout=1)        0.000   graphics_ip_0/graphics_ip_0/USER_LOGIC_I/ourIP/inst_LPM_MUX2_11_f53
    SLICE_X84Y48.FX      Tinafx                0.364   graphics_ip_0/graphics_ip_0/USER_LOGIC_I/ourIP/inst_LPM_MUX2_11_f53
                                                       graphics_ip_0/graphics_ip_0/USER_LOGIC_I/ourIP/inst_LPM_MUX2_10_f6_1
    SLICE_X84Y49.FXINA   net (fanout=1)        0.000   graphics_ip_0/graphics_ip_0/USER_LOGIC_I/ourIP/inst_LPM_MUX2_10_f62
    SLICE_X84Y49.FX      Tinafx                0.364   graphics_ip_0/graphics_ip_0/USER_LOGIC_I/ourIP/inst_LPM_MUX2_12_f53
                                                       graphics_ip_0/graphics_ip_0/USER_LOGIC_I/ourIP/inst_LPM_MUX2_9_f7_0
    SLICE_X85Y49.FXINA   net (fanout=1)        0.000   graphics_ip_0/graphics_ip_0/USER_LOGIC_I/ourIP/inst_LPM_MUX2_9_f71
    SLICE_X85Y49.Y       Tif6y                 0.521   graphics_ip_0/graphics_ip_0/USER_LOGIC_I/ourIP/inst_LPM_MUX2_8_f8
                                                       graphics_ip_0/graphics_ip_0/USER_LOGIC_I/ourIP/inst_LPM_MUX2_8_f8
    SLICE_X83Y34.G2      net (fanout=1)        0.962   graphics_ip_0/graphics_ip_0/USER_LOGIC_I/ourIP/inst_LPM_MUX2_8_f8
    SLICE_X83Y34.F5      Tif5                  0.875   graphics_ip_0/graphics_ip_0/USER_LOGIC_I/ourIP/pixdatB_varindex0000<2>
                                                       graphics_ip_0/graphics_ip_0/USER_LOGIC_I/ourIP/inst_LPM_MUX2_4
                                                       graphics_ip_0/graphics_ip_0/USER_LOGIC_I/ourIP/inst_LPM_MUX2_2_f5
    SLICE_X89Y25.BY      net (fanout=12)       1.385   graphics_ip_0/graphics_ip_0/USER_LOGIC_I/ourIP/pixdatB_varindex0000<2>
    SLICE_X89Y25.Y       Tbyy                  0.850   graphics_ip_0/graphics_ip_0/USER_LOGIC_I/ourIP/inst_LPM_MUX13_7_f8
                                                       graphics_ip_0/graphics_ip_0/USER_LOGIC_I/ourIP/inst_LPM_MUX13_7_f8
    SLICE_X79Y30.F3      net (fanout=1)        1.133   graphics_ip_0/graphics_ip_0/USER_LOGIC_I/ourIP/inst_LPM_MUX13_7_f8
    SLICE_X79Y30.X       Tif5x                 1.025   graphics_ip_0/graphics_ip_0/USER_LOGIC_I/ourIP/rgb_reg_varindex0000<1>
                                                       graphics_ip_0/graphics_ip_0/USER_LOGIC_I/ourIP/inst_LPM_MUX13_2_f5_G
                                                       graphics_ip_0/graphics_ip_0/USER_LOGIC_I/ourIP/inst_LPM_MUX13_2_f5
    SLICE_X77Y38.G2      net (fanout=1)        0.859   graphics_ip_0/graphics_ip_0/USER_LOGIC_I/ourIP/rgb_reg_varindex0000<1>
    SLICE_X77Y38.CLK     Tgck                  0.837   graphics_ip_0/graphics_ip_0/USER_LOGIC_I/ourIP/rgb_reg<0>
                                                       graphics_ip_0/graphics_ip_0/USER_LOGIC_I/ourIP/rgb_reg_mux0001<1>1
                                                       graphics_ip_0/graphics_ip_0/USER_LOGIC_I/ourIP/rgb_reg_0
    -------------------------------------------------  ---------------------------
    Total                                     25.601ns (13.221ns logic, 12.380ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clock_generator_0_clock_generator_0_SIG_DCM1_CLK2X = 
PERIOD TIMEGRP         "clock_generator_0_clock_generator_0_SIG_DCM1_CLK2X" 
TS_sys_clk_pin *         2 HIGH 50%;

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.800ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clock_generator_0_clock_generator_0_SIG_DCM0_CLK0 = 
PERIOD TIMEGRP         "clock_generator_0_clock_generator_0_SIG_DCM0_CLK0"      
   TS_clock_generator_0_clock_generator_0_SIG_DCM1_CLK2X HIGH 50%;

 5435 paths analyzed, 2097 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.501ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clock_generator_0_clock_generator_0_SIG_DCM0_CLK90 = 
PERIOD TIMEGRP         "clock_generator_0_clock_generator_0_SIG_DCM0_CLK90"     
    TS_clock_generator_0_clock_generator_0_SIG_DCM1_CLK2X PHASE 2.5 ns         
HIGH 50%;

 533 paths analyzed, 437 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.450ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 6 ns BEFORE COMP 
"fpga_0_Ethernet_MAC_PHY_rx_clk_pin";

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -0.487ns.
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     20.000ns|      6.000ns|     25.665ns|            0|            9|            3|      1970614|
| TS_clock_generator_0_clock_gen|     20.000ns|     25.665ns|          N/A|            9|            0|      1964643|            0|
| erator_0_SIG_DCM1_CLK0        |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|     10.000ns|      4.800ns|      9.501ns|            0|            0|            3|         5968|
| erator_0_SIG_DCM1_CLK2X       |             |             |             |             |             |             |             |
|  TS_clock_generator_0_clock_ge|     10.000ns|      9.501ns|          N/A|            0|            0|         5435|            0|
|  nerator_0_SIG_DCM0_CLK0      |             |             |             |             |             |             |             |
|  TS_clock_generator_0_clock_ge|     10.000ns|      8.450ns|          N/A|            0|            0|          533|            0|
|  nerator_0_SIG_DCM0_CLK90     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock fpga_0_Ethernet_MAC_PHY_rx_clk_pin
--------------------------------------+------------+------------+---------------------------------------+--------+
                                      |Max Setup to|Max Hold to |                                       | Clock  |
Source                                | clk (edge) | clk (edge) |Internal Clock(s)                      | Phase  |
--------------------------------------+------------+------------+---------------------------------------+--------+
fpga_0_Ethernet_MAC_PHY_dv_pin        |   -0.487(R)|    2.440(R)|fpga_0_Ethernet_MAC_PHY_rx_clk_pin_IBUF|   0.000|
fpga_0_Ethernet_MAC_PHY_rx_data_pin<0>|   -0.783(R)|    2.809(R)|fpga_0_Ethernet_MAC_PHY_rx_clk_pin_IBUF|   0.000|
fpga_0_Ethernet_MAC_PHY_rx_data_pin<1>|   -1.150(R)|    3.268(R)|fpga_0_Ethernet_MAC_PHY_rx_clk_pin_IBUF|   0.000|
fpga_0_Ethernet_MAC_PHY_rx_data_pin<2>|   -1.150(R)|    3.268(R)|fpga_0_Ethernet_MAC_PHY_rx_clk_pin_IBUF|   0.000|
fpga_0_Ethernet_MAC_PHY_rx_data_pin<3>|   -1.623(R)|    3.860(R)|fpga_0_Ethernet_MAC_PHY_rx_clk_pin_IBUF|   0.000|
--------------------------------------+------------+------------+---------------------------------------+--------+

Clock fpga_0_Ethernet_MAC_PHY_tx_clk_pin to Pad
--------------------------------------+------------+---------------------------------------+--------+
                                      | clk (edge) |                                       | Clock  |
Destination                           |   to PAD   |Internal Clock(s)                      | Phase  |
--------------------------------------+------------+---------------------------------------+--------+
fpga_0_Ethernet_MAC_PHY_tx_data_pin<0>|    6.997(R)|fpga_0_Ethernet_MAC_PHY_tx_clk_pin_IBUF|   0.000|
fpga_0_Ethernet_MAC_PHY_tx_data_pin<1>|    7.402(R)|fpga_0_Ethernet_MAC_PHY_tx_clk_pin_IBUF|   0.000|
fpga_0_Ethernet_MAC_PHY_tx_data_pin<2>|    6.713(R)|fpga_0_Ethernet_MAC_PHY_tx_clk_pin_IBUF|   0.000|
fpga_0_Ethernet_MAC_PHY_tx_data_pin<3>|    6.713(R)|fpga_0_Ethernet_MAC_PHY_tx_clk_pin_IBUF|   0.000|
fpga_0_Ethernet_MAC_PHY_tx_en_pin     |    8.353(R)|fpga_0_Ethernet_MAC_PHY_tx_clk_pin_IBUF|   0.000|
--------------------------------------+------------+---------------------------------------+--------+

Clock to Setup on destination clock fpga_0_Ethernet_MAC_PHY_rx_clk_pin
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
fpga_0_Ethernet_MAC_PHY_rx_clk_pin|         |         |    7.255|    5.577|
----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock fpga_0_Ethernet_MAC_PHY_tx_clk_pin
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
fpga_0_Ethernet_MAC_PHY_tx_clk_pin|         |    6.352|         |    6.700|
----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock fpga_0_clk_1_sys_clk_pin
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
fpga_0_clk_1_sys_clk_pin|   25.665|    4.382|    4.225|    8.598|
------------------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 9  Score: 44028  (Setup/Max: 44028, Hold: 0)

Constraints cover 1970893 paths, 95 nets, and 47364 connections

Design statistics:
   Minimum period:  25.665ns   (Maximum frequency:  38.964MHz)
   Maximum path delay from/to any node:   2.912ns
   Maximum net skew:   2.063ns
   Maximum net delay:   3.967ns


Analysis completed Mon Nov 02 11:09:36 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 359 MB



