Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Feb 27 16:20:44 2023
| Host         : LAPTOP-IP0GL19C running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7z010
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    24 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            1 |
|      2 |            1 |
|      4 |            1 |
|      5 |            1 |
|    16+ |            2 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               3 |            2 |
| No           | No                    | Yes                    |               5 |            2 |
| No           | Yes                   | No                     |               4 |            2 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              44 |           14 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------+--------------------------------------------------------------------------------------------+---------------------------------------------+------------------+----------------+
|      Clock Signal     |                                        Enable Signal                                       |               Set/Reset Signal              | Slice Load Count | Bel Load Count |
+-----------------------+--------------------------------------------------------------------------------------------+---------------------------------------------+------------------+----------------+
| ~encode_clk_OBUF_BUFG |                                                                                            |                                             |                1 |              1 |
|  lrck_OBUF_BUFG       |                                                                                            |                                             |                1 |              2 |
|  lrck_OBUF_BUFG       |                                                                                            | rst_n_IBUF                                  |                2 |              4 |
|  encode_clk_OBUF_BUFG |                                                                                            | microphone_inst/sound_left_data[23]_i_2_n_0 |                2 |              5 |
|  lrck_OBUF_BUFG       | I2S_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0] | rst_n_IBUF                                  |                7 |             22 |
|  lrck_OBUF_BUFG       | I2S_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0] | rst_n_IBUF                                  |                7 |             22 |
+-----------------------+--------------------------------------------------------------------------------------------+---------------------------------------------+------------------+----------------+


