cocci_test_suite() {
	const struct msm_pingroup cocci_id/* drivers/pinctrl/qcom/pinctrl-msm8x74.c 897 */[];
	const struct msm_function cocci_id/* drivers/pinctrl/qcom/pinctrl-msm8x74.c 788 */[];
	const char *const cocci_id/* drivers/pinctrl/qcom/pinctrl-msm8x74.c 775 */[];
	enum msm8x74_functions{MSM_MUX_gpio, MSM_MUX_cci_i2c0, MSM_MUX_cci_i2c1, MSM_MUX_blsp_i2c1, MSM_MUX_blsp_i2c2, MSM_MUX_blsp_i2c3, MSM_MUX_blsp_i2c4, MSM_MUX_blsp_i2c5, MSM_MUX_blsp_i2c6, MSM_MUX_blsp_i2c7, MSM_MUX_blsp_i2c8, MSM_MUX_blsp_i2c9, MSM_MUX_blsp_i2c10, MSM_MUX_blsp_i2c11, MSM_MUX_blsp_i2c12, MSM_MUX_blsp_spi1, MSM_MUX_blsp_spi1_cs1, MSM_MUX_blsp_spi1_cs2, MSM_MUX_blsp_spi1_cs3, MSM_MUX_blsp_spi2, MSM_MUX_blsp_spi2_cs1, MSM_MUX_blsp_spi2_cs2, MSM_MUX_blsp_spi2_cs3, MSM_MUX_blsp_spi3, MSM_MUX_blsp_spi4, MSM_MUX_blsp_spi5, MSM_MUX_blsp_spi6, MSM_MUX_blsp_spi7, MSM_MUX_blsp_spi8, MSM_MUX_blsp_spi9, MSM_MUX_blsp_spi10, MSM_MUX_blsp_spi10_cs1, MSM_MUX_blsp_spi10_cs2, MSM_MUX_blsp_spi10_cs3, MSM_MUX_blsp_spi11, MSM_MUX_blsp_spi12, MSM_MUX_blsp_uart1, MSM_MUX_blsp_uart2, MSM_MUX_blsp_uart3, MSM_MUX_blsp_uart4, MSM_MUX_blsp_uart5, MSM_MUX_blsp_uart6, MSM_MUX_blsp_uart7, MSM_MUX_blsp_uart8, MSM_MUX_blsp_uart9, MSM_MUX_blsp_uart10, MSM_MUX_blsp_uart11, MSM_MUX_blsp_uart12, MSM_MUX_blsp_uim1, MSM_MUX_blsp_uim2, MSM_MUX_blsp_uim3, MSM_MUX_blsp_uim4, MSM_MUX_blsp_uim5, MSM_MUX_blsp_uim6, MSM_MUX_blsp_uim7, MSM_MUX_blsp_uim8, MSM_MUX_blsp_uim9, MSM_MUX_blsp_uim10, MSM_MUX_blsp_uim11, MSM_MUX_blsp_uim12, MSM_MUX_uim1, MSM_MUX_uim2, MSM_MUX_uim_batt_alarm, MSM_MUX_sdc3, MSM_MUX_sdc4, MSM_MUX_gcc_gp_clk1, MSM_MUX_gcc_gp_clk2, MSM_MUX_gcc_gp_clk3, MSM_MUX_qua_mi2s, MSM_MUX_pri_mi2s, MSM_MUX_spkr_mi2s, MSM_MUX_ter_mi2s, MSM_MUX_sec_mi2s, MSM_MUX_hdmi_cec, MSM_MUX_hdmi_ddc, MSM_MUX_hdmi_hpd, MSM_MUX_edp_hpd, MSM_MUX_mdp_vsync, MSM_MUX_cam_mclk0, MSM_MUX_cam_mclk1, MSM_MUX_cam_mclk2, MSM_MUX_cam_mclk3, MSM_MUX_cci_timer0, MSM_MUX_cci_timer1, MSM_MUX_cci_timer2, MSM_MUX_cci_timer3, MSM_MUX_cci_timer4, MSM_MUX_cci_async_in0, MSM_MUX_cci_async_in1, MSM_MUX_cci_async_in2, MSM_MUX_gp_pdm0, MSM_MUX_gp_pdm1, MSM_MUX_gp_pdm2, MSM_MUX_gp0_clk, MSM_MUX_gp1_clk, MSM_MUX_gp_mn, MSM_MUX_tsif1, MSM_MUX_tsif2, MSM_MUX_hsic, MSM_MUX_grfc, MSM_MUX_audio_ref_clk, MSM_MUX_bt, MSM_MUX_fm, MSM_MUX_wlan, MSM_MUX_slimbus, MSM_MUX_hsic_ctl, MSM_MUX_NA,} cocci_id/* drivers/pinctrl/qcom/pinctrl-msm8x74.c 433 */;
	int cocci_id/* drivers/pinctrl/qcom/pinctrl-msm8x74.c 340 */[];
	const unsigned int cocci_id/* drivers/pinctrl/qcom/pinctrl-msm8x74.c 326 */[];
	const struct pinctrl_pin_desc cocci_id/* drivers/pinctrl/qcom/pinctrl-msm8x74.c 13 */[];
	void __exit cocci_id/* drivers/pinctrl/qcom/pinctrl-msm8x74.c 1091 */;
	void cocci_id/* drivers/pinctrl/qcom/pinctrl-msm8x74.c 1091 */;
	int __init cocci_id/* drivers/pinctrl/qcom/pinctrl-msm8x74.c 1085 */;
	struct platform_driver cocci_id/* drivers/pinctrl/qcom/pinctrl-msm8x74.c 1076 */;
	const struct of_device_id cocci_id/* drivers/pinctrl/qcom/pinctrl-msm8x74.c 1071 */[];
	struct platform_device *cocci_id/* drivers/pinctrl/qcom/pinctrl-msm8x74.c 1066 */;
	int cocci_id/* drivers/pinctrl/qcom/pinctrl-msm8x74.c 1066 */;
	const struct msm_pinctrl_soc_data cocci_id/* drivers/pinctrl/qcom/pinctrl-msm8x74.c 1056 */;
}
