<?xml version="1.0" encoding="utf-8"?><!DOCTYPE topic  PUBLIC '-//OASIS//DTD DITA Topic//EN'  'topic.dtd'><topic id="GUID_05F004C8-F492-474C-903E-0728E09DB0C1"><title>MD 1Rx16</title><body><section id="SECTION_F1B7836F-EC8C-4599-B50C-D3052DF61A61"><p>Pcb Type &amp; Thickness: Type-3, 0.9mm</p><fig id="FIG_ddr5_md_1rx16_dq_dqs_and_rcomp_signals_topologies_1"><title>DDR5 MD 1Rx16 DQ, DQS and RCOMP Signals Topologies</title><image href="FIG_ddr5 md 1rx16 dq, dqs and rcomp signals topologies_1.png" scalefit="yes" id="IMG_ddr5_md_1rx16_dq_dqs_and_rcomp_signals_topologies_1_png" /></fig><fig id="FIG_ddr5_md_1rx16_ca_and_clk_ckd_signals_topologies_1"><title>DDR5 MD 1Rx16 CA and CLK (CKD) Signals Topologies</title><image href="FIG_ddr5 md 1rx16 ca and clk (ckd) signals topologies_1.png" scalefit="yes" id="IMG_ddr5_md_1rx16_ca_and_clk_ckd_signals_topologies_1_png" /></fig><fig id="FIG_ddr5_md_with_ckd_solution_1"><title>DDR5 MD with CKD Solution</title><image href="FIG_ddr5 md with ckd solution_1.png" scalefit="yes" id="IMG_ddr5_md_with_ckd_solution_1_png" /></fig><fig id="FIG_ddr5_md_length_matching_rules_1"><title>DDR5 MD Length Matching Rules</title><image href="FIG_ddr5 md length matching rules_1.png" scalefit="yes" id="IMG_ddr5_md_length_matching_rules_1_png" /></fig><fig id="FIG_ddr5_md_1rx16_reset_signals_topology_1"><title>DDR5 MD 1Rx16 RESET Signals Topology</title><image href="FIG_ddr5 md 1rx16 reset signals topology_1.png" scalefit="yes" id="IMG_ddr5_md_1rx16_reset_signals_topology_1_png" /></fig><table id="TABLE_F1B7836F-EC8C-4599-B50C-D3052DF61A61_1"><title>MD 1Rx16 Notes</title><tgroup cols="2"><thead><row><entry>Note</entry><entry>Detail</entry></row></thead><tbody><row><entry><p>PCB stackup</p></entry><entry><p>Type-3 stackup with minimum of 10 layers.</p></entry></row><row><entry><p>Layer assignment rules</p></entry><entry><p>DDR signals are routed on layer 3, 6 and 8. Please refer to the RVP for layer assignment of memory signals.</p></entry></row><row><entry><p>Reference plane</p></entry><entry><p>Continuous ground only.</p></entry></row><row><entry><p>Number of vias allowed</p></entry><entry><p>Max 2 vias for DQ/ DQS; max 5 vias for CA/ CS/ CLK.</p></entry></row><row><entry><p>Ground stitching</p></entry><entry><p>For VSS stitching using microvia, target a minimum S:G ratio of 1:1 at signal layer transition.  </p><p>For VSS stitching using PTH, target a minimum S:G ratio of 2:1 at signal layer transition.</p><p>VSS via stitching pattern to be copied exactly from RVP / clip files.</p></entry></row><row><entry><p>Max MS BO/ BI length</p></entry><entry><p>Refer to RFI/ EMC guidelines for the max microstrip BO/ BI length requirement.</p></entry></row><row><entry><p>Serpentine routing</p></entry><entry><p>Use 3x of dielectric height for serpentine routing spacing.</p></entry></row><row><entry><p>Bit/ Byte swapping rule</p></entry><entry><p>Bit swapping is allowed within each Byte for all memory technologies. </p><p>DDR5: Byte Swapping is allowed within each x32 channel.</p></entry></row><row><entry><p>MS BO and BI segment, PTH pattern</p></entry><entry><p>Keep DDR MS BO and BI as close as possible to reference board.</p></entry></row><row><entry><p>CA_ODT</p></entry><entry><p>CA/ CS/ CK ODT to be set as "Rtt" value for last DRAM and as "Open'" for all other DRAMs, by appropriate strap connection to the CA_ODT pin on DRAM. </p><p /><p>Strap connection:</p><p>VSS for group A – Rtt off.</p><p>VDDQ for group B – Rtt enable as per spec.</p></entry></row><row><entry><p>Rtt/ Ctt for RESET</p></entry><entry><p>Keep R1 empty; R2 = 0; C1 = 0.1 uF (no stuff).</p></entry></row><row><entry><p>RCOMP value</p></entry><entry><p>100 Ohm</p></entry></row><row><entry><p>CLK routing</p></entry><entry><p>Please follow the CLK with CKD routing topology and guidelines as shown in the PDG.</p></entry></row></tbody></tgroup></table><table id="TABLE_F1B7836F-EC8C-4599-B50C-D3052DF61A61_2"><title>Max number of vias</title><tgroup cols="2"><thead><row><entry>Signal Group</entry><entry>Max Number of Vias Allowed</entry></row></thead><tbody><row><entry><p>CA/CS, CLK, DQ, DQS</p></entry><entry><p>3</p></entry></row><row><entry><p>RCOMP</p></entry><entry><p>1</p></entry></row></tbody></tgroup></table></section><section id="SECTION_System_Memory_05F004C8-F492-474C-903E-0728E09DB0C1_F1B7836F-EC8C-4599-B50C-D3052DF61A61_Length_Matching"><title>Length Matching</title><table id="TABLE_System_Memory_05F004C8-F492-474C-903E-0728E09DB0C1_F1B7836F-EC8C-4599-B50C-D3052DF61A61_Length_Matching_1" scale="60"><title>MD 1Rx16 Length Matching</title><tgroup cols="8"><thead><row valign="top"><entry outputclass="rotate90">Signal Group</entry><entry outputclass="rotate90">Plus/Minus</entry><entry outputclass="rotate90">Reference Group</entry><entry outputclass="rotate90">Within/Group</entry><entry outputclass="rotate90">Up to memory/connector</entry><entry outputclass="rotate90">Length/Delay</entry><entry outputclass="rotate90">Min/Max/Range</entry><entry outputclass="rotate90">Max</entry></row></thead><tbody><row><entry><p>CLK_P</p></entry><entry><p>-</p></entry><entry><p>CLK_N</p></entry><entry><p>Pair (P-N)</p></entry><entry><p>Same DRAM</p></entry><entry><p>Length (mm)</p></entry><entry><p>Max</p></entry><entry><p>0.125</p></entry></row></tbody></tgroup></table></section><section id="SECTION_951AC82A-566C-4EC5-B4AC-AA9018494C94"><title>Mainstream, Premium Mid Loss (PML), CA/CS, CH-0/CH-3, Inner</title><table id="TABLE_951AC82A-566C-4EC5-B4AC-AA9018494C94_1"><title>MD 1Rx16 Mainstream, Premium Mid Loss (PML), CA/CS, CH-0/CH-3, Inner Routing Guidelines</title><tgroup cols="3"><thead><row><entry>Segment</entry><entry>Tline Type</entry><entry>Max Length Segment (mm)</entry></row></thead><tbody><row><entry><p>BO1</p></entry><entry><p>MS</p></entry><entry><p>0.5</p></entry></row><row><entry><p>BO2</p></entry><entry><p>SL</p></entry><entry><p>7.5</p></entry></row><row><entry><p>M</p></entry><entry><p>SL</p></entry><entry><p /></entry></row><row><entry><p>BI1</p></entry><entry><p>MS</p></entry><entry><p>0.7</p></entry></row><row><entry><p>BI2</p></entry><entry><p>SL</p></entry><entry><p>17</p></entry></row></tbody></tgroup></table><p>Max Length Total (mm): 90</p><p>Max Length Total Note: Max length to each DRAM: 1st DRAM: 73mm; 2nd DRAM: 90mm and inclusive of package length.</p></section><section id="SECTION_49FB55BB-DC18-418D-A52B-F0616A10BAA8"><title>Mainstream, Premium Mid Loss (PML), CA/CS, CH-0/CH-3, Outer</title><table id="TABLE_49FB55BB-DC18-418D-A52B-F0616A10BAA8_1"><title>MD 1Rx16 Mainstream, Premium Mid Loss (PML), CA/CS, CH-0/CH-3, Outer Routing Guidelines</title><tgroup cols="3"><thead><row><entry>Segment</entry><entry>Tline Type</entry><entry>Max Length Segment (mm)</entry></row></thead><tbody><row><entry><p>BO1</p></entry><entry><p>MS</p></entry><entry><p>4.5</p></entry></row><row><entry><p>BO2</p></entry><entry><p>SL</p></entry><entry><p>5.6</p></entry></row><row><entry><p>M</p></entry><entry><p>SL</p></entry><entry><p /></entry></row><row><entry><p>BI1</p></entry><entry><p>MS</p></entry><entry><p>0.7</p></entry></row><row><entry><p>BI2</p></entry><entry><p>SL</p></entry><entry><p>17</p></entry></row></tbody></tgroup></table><p>Max Length Total (mm): 90</p><p>Max Length Total Note: Max length to each DRAM: 1st DRAM: 73mm; 2nd DRAM: 90mm and inclusive of package length.</p></section><section id="SECTION_F79801AD-A573-4CE3-ADBE-33F396F82323"><title>Mainstream, Premium Mid Loss (PML), CA/CS, CH-1/CH-2, Inner</title><table id="TABLE_F79801AD-A573-4CE3-ADBE-33F396F82323_1"><title>MD 1Rx16 Mainstream, Premium Mid Loss (PML), CA/CS, CH-1/CH-2, Inner Routing Guidelines</title><tgroup cols="3"><thead><row><entry>Segment</entry><entry>Tline Type</entry><entry>Max Length Segment (mm)</entry></row></thead><tbody><row><entry><p>BO1</p></entry><entry><p>MS</p></entry><entry><p>0.5</p></entry></row><row><entry><p>BO2</p></entry><entry><p>SL</p></entry><entry><p>20</p></entry></row><row><entry><p>M</p></entry><entry><p>SL</p></entry><entry><p /></entry></row><row><entry><p>BI1</p></entry><entry><p>MS</p></entry><entry><p>0.7</p></entry></row><row><entry><p>BI2</p></entry><entry><p>SL</p></entry><entry><p>17</p></entry></row></tbody></tgroup></table><p>Max Length Total (mm): 90</p><p>Max Length Total Note: Max length to each DRAM: 1st DRAM: 73mm; 2nd DRAM: 90mm and inclusive of package length.</p></section><section id="SECTION_C00935FE-0357-4A77-8BC6-77006905C1F2"><title>Mainstream, Premium Mid Loss (PML), CA/CS, CH-1/CH-2, Outer</title><table id="TABLE_C00935FE-0357-4A77-8BC6-77006905C1F2_1"><title>MD 1Rx16 Mainstream, Premium Mid Loss (PML), CA/CS, CH-1/CH-2, Outer Routing Guidelines</title><tgroup cols="3"><thead><row><entry>Segment</entry><entry>Tline Type</entry><entry>Max Length Segment (mm)</entry></row></thead><tbody><row><entry><p>BO1</p></entry><entry><p>MS</p></entry><entry><p>4.5</p></entry></row><row><entry><p>BO2</p></entry><entry><p>SL</p></entry><entry><p>11</p></entry></row><row><entry><p>M</p></entry><entry><p>SL</p></entry><entry><p /></entry></row><row><entry><p>BI1</p></entry><entry><p>MS</p></entry><entry><p>0.7</p></entry></row><row><entry><p>BI2</p></entry><entry><p>SL</p></entry><entry><p>17</p></entry></row></tbody></tgroup></table><p>Max Length Total (mm): 90</p><p>Max Length Total Note: Max length to each DRAM: 1st DRAM: 73mm; 2nd DRAM: 90mm and inclusive of package length.</p></section><section id="SECTION_905855AE-EB25-4ECC-BA37-DF2646427941"><title>Mainstream, Premium Mid Loss (PML), CLK, CH-0/CH-3, Inner</title><table id="TABLE_905855AE-EB25-4ECC-BA37-DF2646427941_1"><title>MD 1Rx16 Mainstream, Premium Mid Loss (PML), CLK, CH-0/CH-3, Inner Routing Guidelines</title><tgroup cols="3"><thead><row><entry>Segment</entry><entry>Tline Type</entry><entry>Max Length Segment (mm)</entry></row></thead><tbody><row><entry><p>BO1</p></entry><entry><p>MS</p></entry><entry><p>0.5</p></entry></row><row><entry><p>BO2</p></entry><entry><p>SL</p></entry><entry><p>7.7</p></entry></row><row><entry><p>M</p></entry><entry><p>SL</p></entry><entry><p /></entry></row><row><entry><p>TL1</p></entry><entry><p>MS</p></entry><entry><p>5</p></entry></row><row><entry><p>TL2</p></entry><entry><p>MS</p></entry><entry><p>4</p></entry></row><row><entry><p>TL3</p></entry><entry><p>SL</p></entry><entry><p>30</p></entry></row><row><entry><p>BI1</p></entry><entry><p>MS</p></entry><entry><p>0.7</p></entry></row><row><entry><p>B12</p></entry><entry><p>SL</p></entry><entry><p>17</p></entry></row></tbody></tgroup></table><p>Max Length Total (mm): 90</p><p>Max Length Total Note: Max length to each DRAM: 1st DRAM: 73mm; 2nd DRAM: 90mm and inclusive of package length. System RFI/EMI may be in high risk if having long MS routing. Please refer to RF/EMC section - DDR RFI Mitigation for max microstrip BO/BI length requirements.</p></section><section id="SECTION_977F0B15-2398-4900-8D88-5966F5E90616"><title>Mainstream, Premium Mid Loss (PML), CLK, CH-0/CH-3, Outer</title><table id="TABLE_977F0B15-2398-4900-8D88-5966F5E90616_1"><title>MD 1Rx16 Mainstream, Premium Mid Loss (PML), CLK, CH-0/CH-3, Outer Routing Guidelines</title><tgroup cols="3"><thead><row><entry>Segment</entry><entry>Tline Type</entry><entry>Max Length Segment (mm)</entry></row></thead><tbody><row><entry><p>BO1</p></entry><entry><p>MS</p></entry><entry><p>6.2</p></entry></row><row><entry><p>BO2</p></entry><entry><p>SL</p></entry><entry><p>2</p></entry></row><row><entry><p>M</p></entry><entry><p>SL</p></entry><entry><p /></entry></row><row><entry><p>TL1</p></entry><entry><p>MS</p></entry><entry><p>5</p></entry></row><row><entry><p>TL2</p></entry><entry><p>MS</p></entry><entry><p>4</p></entry></row><row><entry><p>TL3</p></entry><entry><p>SL</p></entry><entry><p>30</p></entry></row><row><entry><p>BI1</p></entry><entry><p>MS</p></entry><entry><p>0.7</p></entry></row><row><entry><p>BI2</p></entry><entry><p>SL</p></entry><entry><p>17</p></entry></row></tbody></tgroup></table><p>Max Length Total (mm): 90</p><p>Max Length Total Note: Max length to each DRAM: 1st DRAM: 73mm; 2nd DRAM: 90mm and inclusive of package length. System RFI/EMI may be in high risk if having long MS routing. Please refer to RF/EMC section - DDR RFI Mitigation for max microstrip BO/BI length requirements.</p></section><section id="SECTION_979CBBD2-1139-4E9A-8F5D-DF5008DCC81F"><title>Mainstream, Premium Mid Loss (PML), CLK, CH-1/CH-2, Inner</title><table id="TABLE_979CBBD2-1139-4E9A-8F5D-DF5008DCC81F_1"><title>MD 1Rx16 Mainstream, Premium Mid Loss (PML), CLK, CH-1/CH-2, Inner Routing Guidelines</title><tgroup cols="3"><thead><row><entry>Segment</entry><entry>Tline Type</entry><entry>Max Length Segment (mm)</entry></row></thead><tbody><row><entry><p>BO1</p></entry><entry><p>MS</p></entry><entry><p>0.5</p></entry></row><row><entry><p>BO2</p></entry><entry><p>SL</p></entry><entry><p>16</p></entry></row><row><entry><p>M</p></entry><entry><p>SL</p></entry><entry><p /></entry></row><row><entry><p>TL1</p></entry><entry><p>MS</p></entry><entry><p>5</p></entry></row><row><entry><p>TL2</p></entry><entry><p>MS</p></entry><entry><p>4</p></entry></row><row><entry><p>TL3</p></entry><entry><p>SL</p></entry><entry><p>30</p></entry></row><row><entry><p>BI1</p></entry><entry><p>MS</p></entry><entry><p>0.7</p></entry></row><row><entry><p>BI2</p></entry><entry><p>SL</p></entry><entry><p>17</p></entry></row></tbody></tgroup></table><p>Max Length Total (mm): 90</p><p>Max Length Total Note: Max length to each DRAM: 1st DRAM: 73mm; 2nd DRAM: 90mm and inclusive of package length. System RFI/EMI may be in high risk if having long MS routing. Please refer to RF/EMC section - DDR RFI Mitigation for max microstrip BO/BI length requirements.</p></section><section id="SECTION_28A4AFF2-3280-43FD-B180-85C892887C22"><title>Mainstream, Premium Mid Loss (PML), CLK, CH-1/CH-2, Outer</title><table id="TABLE_28A4AFF2-3280-43FD-B180-85C892887C22_1"><title>MD 1Rx16 Mainstream, Premium Mid Loss (PML), CLK, CH-1/CH-2, Outer Routing Guidelines</title><tgroup cols="4"><thead><row><entry>Segment</entry><entry>Tline Type</entry><entry>Max Length Segment (mm)</entry><entry>Max Length Segment Note</entry></row></thead><tbody><row><entry><p>BO1</p></entry><entry><p>MS</p></entry><entry><p>6.2</p></entry><entry><p /></entry></row><row><entry><p>BO2</p></entry><entry><p>SL</p></entry><entry><p>7</p></entry><entry><p /></entry></row><row><entry><p>M</p></entry><entry><p>SL</p></entry><entry><p /></entry><entry><p /></entry></row><row><entry><p>TL1</p></entry><entry><p>MS</p></entry><entry><p>5</p></entry><entry><p /></entry></row><row><entry><p>TL2</p></entry><entry><p>MS</p></entry><entry><p>4</p></entry><entry><p /></entry></row><row><entry><p>TL3</p></entry><entry><p>SL</p></entry><entry><p>30</p></entry><entry><p /></entry></row><row><entry><p>BI1</p></entry><entry><p>MS</p></entry><entry><p>0.7</p></entry><entry><p /></entry></row><row><entry><p>BI2</p></entry><entry><p>SL</p></entry><entry><p>17</p></entry><entry><p /></entry></row></tbody></tgroup></table><p>Max Length Total (mm): 90</p><p>Max Length Total Note: Max length to each DRAM: 1st DRAM: 73mm; 2nd DRAM: 90mm and inclusive of package length. System RFI/EMI may be in high risk if having long MS routing. Please refer to RF/EMC section - DDR RFI Mitigation for max microstrip BO/BI length requirements.</p></section><section id="SECTION_452D3810-30A7-4008-9713-7052C8581D55"><title>Mainstream, Premium Mid Loss (PML), DQ, CH-0/CH-1/CH-2/CH-3, Inner</title><table id="TABLE_452D3810-30A7-4008-9713-7052C8581D55_1"><title>MD 1Rx16 Mainstream, Premium Mid Loss (PML), DQ, CH-0/CH-1/CH-2/CH-3, Inner Routing Guidelines</title><tgroup cols="3"><thead><row><entry>Segment</entry><entry>Tline Type</entry><entry>Max Length Segment (mm)</entry></row></thead><tbody><row><entry><p>BO1</p></entry><entry><p>MS</p></entry><entry><p>0.6</p></entry></row><row><entry><p>BO2</p></entry><entry><p>SL</p></entry><entry><p>14</p></entry></row><row><entry><p>M</p></entry><entry><p>SL</p></entry><entry><p /></entry></row><row><entry><p>BI1</p></entry><entry><p>MS</p></entry><entry><p>2</p></entry></row></tbody></tgroup></table><p>Max Length Total (mm): 90</p><p>Max Length Total Note: Refers to Inner Row bytes and inclusive of package length.</p></section><section id="SECTION_591D6FA6-7D17-42FE-A1B7-66F7EBE21670"><title>Mainstream, Premium Mid Loss (PML), DQ, CH-0/CH-1/CH-2/CH-3, Outer</title><table id="TABLE_591D6FA6-7D17-42FE-A1B7-66F7EBE21670_1"><title>MD 1Rx16 Mainstream, Premium Mid Loss (PML), DQ, CH-0/CH-1/CH-2/CH-3, Outer Routing Guidelines</title><tgroup cols="3"><thead><row><entry>Segment</entry><entry>Tline Type</entry><entry>Max Length Segment (mm)</entry></row></thead><tbody><row><entry><p>BO1</p></entry><entry><p>MS</p></entry><entry><p>5.5</p></entry></row><row><entry><p>BO2</p></entry><entry><p>SL</p></entry><entry><p>11</p></entry></row><row><entry><p>M</p></entry><entry><p>SL</p></entry><entry><p /></entry></row><row><entry><p>BI1</p></entry><entry><p>MS</p></entry><entry><p>2</p></entry></row></tbody></tgroup></table><p>Max Length Total (mm): 90</p><p>Max Length Total Note: Refers to Outer Row bytes and inclusive of package length.</p></section><section id="SECTION_1329812C-3839-4BC5-936B-4B8024147D31"><title>Mainstream, Premium Mid Loss (PML), DQS, CH-0/CH-1/CH-2/CH-3, Inner</title><table id="TABLE_1329812C-3839-4BC5-936B-4B8024147D31_1"><title>MD 1Rx16 Mainstream, Premium Mid Loss (PML), DQS, CH-0/CH-1/CH-2/CH-3, Inner Routing Guidelines</title><tgroup cols="3"><thead><row><entry>Segment</entry><entry>Tline Type</entry><entry>Max Length Segment (mm)</entry></row></thead><tbody><row><entry><p>BO1</p></entry><entry><p>MS</p></entry><entry><p>0.6</p></entry></row><row><entry><p>BO2</p></entry><entry><p>SL</p></entry><entry><p>14</p></entry></row><row><entry><p>M</p></entry><entry><p>SL</p></entry><entry><p /></entry></row><row><entry><p>BI1</p></entry><entry><p>MS</p></entry><entry><p>2</p></entry></row></tbody></tgroup></table><p>Max Length Total (mm): 90</p><p>Max Length Total Note: Refers to Inner Row bytes and inclusive of package length.</p></section><section id="SECTION_38416E43-7962-4A56-B4EE-ADB68E106807"><title>Mainstream, Premium Mid Loss (PML), DQS, CH-0/CH-1/CH-2/CH-3, Outer</title><table id="TABLE_38416E43-7962-4A56-B4EE-ADB68E106807_1"><title>MD 1Rx16 Mainstream, Premium Mid Loss (PML), DQS, CH-0/CH-1/CH-2/CH-3, Outer Routing Guidelines</title><tgroup cols="3"><thead><row><entry>Segment</entry><entry>Tline Type</entry><entry>Max Length Segment (mm)</entry></row></thead><tbody><row><entry><p>BO1</p></entry><entry><p>MS</p></entry><entry><p>8</p></entry></row><row><entry><p>BO2</p></entry><entry><p>SL</p></entry><entry><p>4</p></entry></row><row><entry><p>M</p></entry><entry><p>SL</p></entry><entry><p /></entry></row><row><entry><p>BI1</p></entry><entry><p>MS</p></entry><entry><p>2</p></entry></row></tbody></tgroup></table><p>Max Length Total (mm): 90</p><p>Max Length Total Note: Refers to Outer Row bytes and inclusive of package length.</p></section><section id="SECTION_CFE15B74-F02E-42F5-90AE-6996A10B9D94"><title>Mainstream, Premium Mid Loss (PML), RCOMP, MISC, All</title><table id="TABLE_CFE15B74-F02E-42F5-90AE-6996A10B9D94_1"><title>MD 1Rx16 Mainstream, Premium Mid Loss (PML), RCOMP, MISC, All Routing Guidelines</title><tgroup cols="4"><thead><row><entry>Segment</entry><entry>Tline Type</entry><entry>Max Length Segment (mm)</entry><entry>Max Length Segment Note</entry></row></thead><tbody><row><entry><p>M</p></entry><entry><p>MS, SL</p></entry><entry><p>9</p></entry><entry><p>RCOMP (trace width 75um)</p></entry></row></tbody></tgroup></table><p>Max Length Total (mm): 9</p></section><section id="SECTION_F539AF1B-DC04-4F86-B7AA-AE8415D78838"><title>Mainstream, Premium Mid Loss (PML), RESET, MISC, All</title><table id="TABLE_F539AF1B-DC04-4F86-B7AA-AE8415D78838_1"><title>MD 1Rx16 Mainstream, Premium Mid Loss (PML), RESET, MISC, All Routing Guidelines</title><tgroup cols="3"><thead><row><entry>Segment</entry><entry>Tline Type</entry><entry>Max Length Segment (mm)</entry></row></thead><tbody><row><entry><p>BO1</p></entry><entry><p>MS</p></entry><entry><p>13</p></entry></row><row><entry><p>BO2</p></entry><entry><p>SL</p></entry><entry><p>25</p></entry></row><row><entry><p>M</p></entry><entry><p>SL</p></entry><entry><p /></entry></row><row><entry><p>BI</p></entry><entry><p>MS</p></entry><entry><p>10</p></entry></row></tbody></tgroup></table><p>Max Length Total (mm): 200</p></section></body></topic>