#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Apr 20 00:14:14 2023
# Process ID: 43272
# Current directory: D:/Xilinx/Vivado_Projects/MIPS_IO
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent45268 D:\Xilinx\Vivado_Projects\MIPS_IO\MIPS.xpr
# Log file: D:/Xilinx/Vivado_Projects/MIPS_IO/vivado.log
# Journal file: D:/Xilinx/Vivado_Projects/MIPS_IO\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.2/data/ip'.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim/memfile.dat'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim/memfileExt.dat'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim/TestIO.dat'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim/memfile.dat'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim/memfileExt.dat'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim/TestIO.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [VRFC 10-2458] undeclared symbol alusrc, assumed default net type wire [D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/mips.sv:18]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iMemory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/maindec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/aludec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/zeronext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zeronext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/dMemoryDecoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dMemoryDecoder
INFO: [VRFC 10-2458] undeclared symbol pRead, assumed default net type wire [D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/dMemoryDecoder.sv:23]
INFO: [VRFC 10-2458] undeclared symbol pWrite, assumed default net type wire [D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/dMemoryDecoder.sv:26]
INFO: [VRFC 10-2458] undeclared symbol we, assumed default net type wire [D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/dMemoryDecoder.sv:29]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/IO.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/mux7seg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux7seg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/Hex7Seg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hex7Seg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim'
"xelab -wto 26e748dd497b472c8703bc5275a2ca45 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 26e748dd497b472c8703bc5275a2ca45 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 32 for port 'a' [D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/dMemoryDecoder.sv:33]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 12 for port 'pWriteData' [D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/dMemoryDecoder.sv:40]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.iMemory
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.zeronext
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.MIPS
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.IO
Compiling module xil_defaultlib.Hex7Seg
Compiling module xil_defaultlib.mux7seg
Compiling module xil_defaultlib.dMemoryDecoder
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {D:/Xilinx/Vivado_Projects/MIPS_IO/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config D:/Xilinx/Vivado_Projects/MIPS_IO/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 798.969 ; gain = 24.230
save_wave_config {D:/Xilinx/Vivado_Projects/MIPS_IO/testbench_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim/memfile.dat'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim/memfileExt.dat'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim/TestIO.dat'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim/memfile.dat'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim/memfileExt.dat'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim/TestIO.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [VRFC 10-2458] undeclared symbol alusrc, assumed default net type wire [D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/mips.sv:18]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iMemory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/maindec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/aludec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/zeronext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zeronext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/dMemoryDecoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dMemoryDecoder
INFO: [VRFC 10-2458] undeclared symbol pRead, assumed default net type wire [D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/dMemoryDecoder.sv:23]
INFO: [VRFC 10-2458] undeclared symbol pWrite, assumed default net type wire [D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/dMemoryDecoder.sv:26]
INFO: [VRFC 10-2458] undeclared symbol we, assumed default net type wire [D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/dMemoryDecoder.sv:29]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/IO.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/mux7seg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux7seg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/Hex7Seg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hex7Seg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim'
"xelab -wto 26e748dd497b472c8703bc5275a2ca45 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 26e748dd497b472c8703bc5275a2ca45 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 32 for port 'a' [D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/dMemoryDecoder.sv:33]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.iMemory
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.zeronext
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.MIPS
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.IO
Compiling module xil_defaultlib.Hex7Seg
Compiling module xil_defaultlib.mux7seg
Compiling module xil_defaultlib.dMemoryDecoder
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {D:/Xilinx/Vivado_Projects/MIPS_IO/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config D:/Xilinx/Vivado_Projects/MIPS_IO/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 819.641 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim/memfile.dat'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim/memfileExt.dat'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim/TestIO.dat'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim/memfile.dat'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim/memfileExt.dat'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim/TestIO.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [VRFC 10-2458] undeclared symbol alusrc, assumed default net type wire [D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/mips.sv:18]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iMemory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/maindec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/aludec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/zeronext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zeronext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/dMemoryDecoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dMemoryDecoder
INFO: [VRFC 10-2458] undeclared symbol pRead, assumed default net type wire [D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/dMemoryDecoder.sv:23]
INFO: [VRFC 10-2458] undeclared symbol pWrite, assumed default net type wire [D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/dMemoryDecoder.sv:26]
INFO: [VRFC 10-2458] undeclared symbol we, assumed default net type wire [D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/dMemoryDecoder.sv:29]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/IO.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/mux7seg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux7seg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/Hex7Seg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hex7Seg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim'
"xelab -wto 26e748dd497b472c8703bc5275a2ca45 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 26e748dd497b472c8703bc5275a2ca45 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 32 for port 'a' [D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/dMemoryDecoder.sv:33]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.iMemory
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.zeronext
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.MIPS
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.IO
Compiling module xil_defaultlib.Hex7Seg
Compiling module xil_defaultlib.mux7seg
Compiling module xil_defaultlib.dMemoryDecoder
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {D:/Xilinx/Vivado_Projects/MIPS_IO/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config D:/Xilinx/Vivado_Projects/MIPS_IO/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 819.641 ; gain = 0.000
export_ip_user_files -of_objects  [get_files D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sim_1/imports/Desktop/TestIO.dat] -no_script -reset -force -quiet
remove_files  -fileset sim_1 D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sim_1/imports/Desktop/TestIO.dat
add_files -norecurse D:/Desktop/TestIO.dat
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim/TestIO.dat'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim/memfile.dat'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim/memfileExt.dat'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim/memfile.dat'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim/memfileExt.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [VRFC 10-2458] undeclared symbol alusrc, assumed default net type wire [D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/mips.sv:18]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iMemory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/maindec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/aludec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/zeronext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zeronext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/dMemoryDecoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dMemoryDecoder
INFO: [VRFC 10-2458] undeclared symbol pRead, assumed default net type wire [D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/dMemoryDecoder.sv:23]
INFO: [VRFC 10-2458] undeclared symbol pWrite, assumed default net type wire [D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/dMemoryDecoder.sv:26]
INFO: [VRFC 10-2458] undeclared symbol we, assumed default net type wire [D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/dMemoryDecoder.sv:29]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/IO.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/mux7seg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux7seg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/Hex7Seg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hex7Seg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim'
"xelab -wto 26e748dd497b472c8703bc5275a2ca45 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 26e748dd497b472c8703bc5275a2ca45 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 32 for port 'a' [D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/dMemoryDecoder.sv:33]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.iMemory
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.zeronext
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.MIPS
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.IO
Compiling module xil_defaultlib.Hex7Seg
Compiling module xil_defaultlib.mux7seg
Compiling module xil_defaultlib.dMemoryDecoder
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {D:/Xilinx/Vivado_Projects/MIPS_IO/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config D:/Xilinx/Vivado_Projects/MIPS_IO/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 824.613 ; gain = 1.262
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim/TestIO.dat'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim/memfile.dat'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim/memfileExt.dat'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim/memfile.dat'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim/memfileExt.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim'
"xelab -wto 26e748dd497b472c8703bc5275a2ca45 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 26e748dd497b472c8703bc5275a2ca45 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 32 for port 'a' [D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/dMemoryDecoder.sv:33]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {D:/Xilinx/Vivado_Projects/MIPS_IO/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config D:/Xilinx/Vivado_Projects/MIPS_IO/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 827.129 ; gain = 0.000
current_wave_config {testbench_behav.wcfg}
testbench_behav.wcfg
add_wave {{/testbench/T/mips/dp/aluout}} 
save_wave_config {D:/Xilinx/Vivado_Projects/MIPS_IO/testbench_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim/TestIO.dat'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim/memfile.dat'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim/memfileExt.dat'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim/memfile.dat'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim/memfileExt.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim'
"xelab -wto 26e748dd497b472c8703bc5275a2ca45 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 26e748dd497b472c8703bc5275a2ca45 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 32 for port 'a' [D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/dMemoryDecoder.sv:33]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {D:/Xilinx/Vivado_Projects/MIPS_IO/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config D:/Xilinx/Vivado_Projects/MIPS_IO/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 838.250 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim/TestIO.dat'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim/memfile.dat'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim/memfileExt.dat'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim/memfile.dat'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim/memfileExt.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [VRFC 10-2458] undeclared symbol alusrc, assumed default net type wire [D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/mips.sv:18]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iMemory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/maindec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/aludec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/zeronext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zeronext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/dMemoryDecoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dMemoryDecoder
INFO: [VRFC 10-2458] undeclared symbol pRead, assumed default net type wire [D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/dMemoryDecoder.sv:23]
INFO: [VRFC 10-2458] undeclared symbol pWrite, assumed default net type wire [D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/dMemoryDecoder.sv:26]
INFO: [VRFC 10-2458] undeclared symbol we, assumed default net type wire [D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/dMemoryDecoder.sv:29]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/IO.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/mux7seg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux7seg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/Hex7Seg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hex7Seg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim'
"xelab -wto 26e748dd497b472c8703bc5275a2ca45 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 26e748dd497b472c8703bc5275a2ca45 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 32 for port 'a' [D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/dMemoryDecoder.sv:33]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.iMemory
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.zeronext
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.MIPS
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.IO
Compiling module xil_defaultlib.Hex7Seg
Compiling module xil_defaultlib.mux7seg
Compiling module xil_defaultlib.dMemoryDecoder
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {D:/Xilinx/Vivado_Projects/MIPS_IO/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config D:/Xilinx/Vivado_Projects/MIPS_IO/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 838.250 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Apr 20 00:51:19 2023...
