<root><simulation><result_generated_time />2023-05-16 18:11:29<layer><layer_spec />{'B': 1, 'K': 256, 'C': 128, 'OY': 9, 'OX': 9, 'IY': 19, 'IX': 19, 'FY': 3, 'FX': 3, 'SY': 2, 'SX': 2, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />23887872<total_data_size_element />{'W': 294912, 'I': 46208, 'O': 20736}<total_data_reuse />{'W': 81, 'I': 516.9639889196676, 'O': 1152}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />11/43</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />20160</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [32, 1, 1], 'I': [27, 1, 1], 'O': [864, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OX', 3), ('OY', 9)], []], [[], [('K', 32)]], [], []]<I />[[[], [('K', 32)]], [[('OX', 3), ('OY', 9)], []], [], []]<O />[[], [[('OX', 3), ('OY', 9)], [('K', 32)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 2)], [('FX', 3), ('C', 4), ('FY', 3), ('C', 32), ('OX', 3), ('K', 4)], []]<I />[[('K', 2), ('FX', 3), ('C', 4), ('FY', 3)], [('C', 32), ('OX', 3), ('K', 4)], []]<O />[[('K', 2), ('FX', 3), ('C', 4), ('FY', 3), ('C', 32)], [('OX', 3), ('K', 4)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [27.0, 1, 3, 1], 'I': [32.0, 3.65, 4.42, 1.0], 'O': [1.0, 1152, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [16, 2359296, 2359296], 'I': [288, 369664, 369664], 'O': [16, 165888, 165888], 'O_partial': [16, 0, 0], 'O_final': [0, 165888, 165888]}<actual_mem_utilization_individual />{'W': [0.03, 0.07, 0.0], 'I': [0.56, 0.01, 0.0], 'O': [0.03, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [0.03, 0.09, 0.0], 'I': [0.56, 0.09, 0.0], 'O': [0.03, 0.09, 0.0]}<effective_mem_size_bit />{'W': [8, 589824, 2359296], 'I': [288, 369664, 369664], 'O': [16, 55296, 165888], 'O_partial': [16, 0, 0], 'O_final': [0, 55296, 165888]}<total_unit_count />{'W': [864, 32, 1, 1], 'I': [864, 27, 1, 1], 'O': [864, 864, 1, 1]}<unique_unit_count />{'W': [32, 32, 1, 1], 'I': [27, 27, 1, 1], 'O': [864, 864, 1, 1]}<duplicate_unit_count />{'W': [27.0, 1.0, 1.0, 1.0], 'I': [32.0, 1.0, 1.0, 1.0], 'O': [1.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[884736, 884736], [884736, 294912], [294912, 0]]<I />[[373248, 204287], [204287, 46208], [46208, 0]]<O />[[(23867136, 23887872), (20736, 0)], [(0, 20736), (20736, 0)], [(0, 20736), (0, 0)]]<O_partial />[[(23867136, 23887872), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (20736, 0)], [(0, 20736), (20736, 0)], [(0, 20736), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[110592, 110592], [13824, 4608], [1152, 0]]<I />[[46656, 25536], [3192, 722], [180, 0]]<O />[[(2983392, 2985984), (2592, 0)], [(0, 324), (324, 0)], [(0, 81), (0, 0)]]<O_partial />[([2983392, 2985984], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [2592, 0]), ([0, 324], [324, 0]), ([0, 81], [0, 0])]</mem_access_count_word><mac_count><active />23887872<idle />4423680</mac_count></basic_info><energy><total_energy />52446500.0<mem_energy_breakdown><W />[77.5, 1883.5, 1534.3]<I />[25.0, 403.1, 240.4]<O />[2091.9, 64.2, 107.9]</mem_energy_breakdown><MAC_energy><active_MAC />52218888.2<idle_MAC />221184.0<total />52440072.2</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.7074<utilization_without_data_loading />0.8438<utilization_spatial />0.8438<utilization_temporal_with_data_loading />0.8384<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />32979<latency_cycle_without_data_loading />27648<ideal_computing_cycle />27648<data_loading><load_cycle_total />5331<load_cycle_individual />{'W': [1, 4608, 0], 'I': [16, 722, 0]}<load_cycle_combined />{'W': 4608, 'I': 722}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-27647], [-27646, -13823], [-27648, -27648]], 'I': [[-27647], [-7660, -3447], [-27648, -27648]], 'O': [[-27648], [-27648, -27324], [-27324, -27567]]}<mem_stall_cycle_shared />{'W': [[-27647], [-27646, 0], [0, 0]], 'I': [[-27647], [-7660, 0], [0, 0]], 'O': [[-27648], [-27648, -27324], [-27324, -27567]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [16, 2359296, 2359296], 'I': [288, 369664, 369664], 'O': [16, 165888, 165888], 'O_partial': [16, 0, 0], 'O_final': [0, 165888, 165888]}<data_size_each_level_total />{'W': [512, 2359296, 2359296], 'I': [7776, 369664, 369664], 'O': [13824, 165888, 165888]}<loop_cycles_each_level />{'W': [2, 27648, 27648], 'I': [72, 27648, 27648], 'O': [2304, 27648, 27648]}<top_ir_loop_size />{'W': [1, 1, 1], 'I': [3, 4, 1], 'O': [1152, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 8.0], [256.0, 85.3], [85.3, 85.3]], 'I': [[8.0, 4.0], [108.0, 13.4], [13.4, 13.4]], 'O': [[8.0, 0.0], [6.0, 6.0], [6.0, 6.0]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [256.0, 85.3], [85.3, 85.3]], 'I': [[8.0, 12.0], [324.0, 53.5], [53.5, 13.4]], 'O': [[8.0, 8.0], [6912.0, 6.0], [6.0, 6.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 8.0], [256.0, 85.3], [85.3, 0]], 'I': [[8.0, 12.0], [324.0, 13.4], [13.4, 0]], 'O': [[8.0, 0.0], [6.0, 6.0], [6.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 8.0], [586.0, 104.7], [98.7, 6.0]], 'I': [[8.0, 12.0], [586.0, 104.7], [98.7, 6.0]], 'O': [[8.0, 0.0], [586.0, 104.7], [98.7, 6.0]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, True], [True, True]], 'I': [[True, True], [False, True], [True, True]], 'O': [[True, True], [False, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 27648], [2, 2, 13824], [27648, 27648, 1]], 'I': [[1, 1, 27648], [24, 72, 384], [27648, 27648, 1]], 'O': [[1, 1, 27648], [2304, 2304, 12], [27648, 27648, 1]]}<trans_time_real />{'W': [[0, 1, 27648], [[0, 2, 13824], [1, 2, 13824]], [[4608, 27648, 1], [1152, 27648, 1]]], 'I': [[0, 1, 27648], [[4, 72, 384], [15, 72, 384]], [[722, 27648, 1], [180, 27648, 1]]], 'O': [[0, 1, 27648], [[0, 2304, 12], [27, 2304, 12]], [[324, 27648, 1], [81, 27648, 1]]]}<single_stall_cycle />{'W': [[-1], [-2, -1], [-23040, -26496]], 'I': [[-1], [-20, -9], [-26926, -27468]], 'O': [[-1], [-2304, -2277], [-27324, -27567]]}<single_stall_count />{'W': [27647, 13823, 0], 'I': [27647, 383, 0], 'O': [27648, 12, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [324, 0]}, 1: {'W': [13823, 0], 'I': [5745, 0], 'O': [324, 324]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-27648, -27648], [-27324, -27648]], 1: [[-8080, -27648], [-27324, -27324]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.1<mem_area />120.9<mem_area_percentage />99.9 %</area></results><elapsed_time_second />2</simulation></root>