
*** Running vivado
    with args -log system_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source system_wrapper.tcl -notrace


****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source system_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2004.715 ; gain = 114.992 ; free physical = 7885 ; free virtual = 12574
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ksalone/Loitsut/red-pitaya-notes-xc7z010clg400-1/tmp/cores'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2023.1/data/ip'.
Command: link_design -top system_wrapper -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z010clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2418.496 ; gain = 0.000 ; free physical = 7441 ; free virtual = 12138
INFO: [Netlist 29-17] Analyzing 1026 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/ksalone/Loitsut/red-pitaya-notes-xc7z010clg400-1/tmp/mcpha.gen/sources_1/bd/system/ip/system_pll_0_0/system_pll_0_0_board.xdc] for cell 'system_i/pll_0/inst'
Finished Parsing XDC File [/home/ksalone/Loitsut/red-pitaya-notes-xc7z010clg400-1/tmp/mcpha.gen/sources_1/bd/system/ip/system_pll_0_0/system_pll_0_0_board.xdc] for cell 'system_i/pll_0/inst'
Parsing XDC File [/home/ksalone/Loitsut/red-pitaya-notes-xc7z010clg400-1/tmp/mcpha.gen/sources_1/bd/system/ip/system_pll_0_0/system_pll_0_0.xdc] for cell 'system_i/pll_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/ksalone/Loitsut/red-pitaya-notes-xc7z010clg400-1/tmp/mcpha.gen/sources_1/bd/system/ip/system_pll_0_0/system_pll_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/ksalone/Loitsut/red-pitaya-notes-xc7z010clg400-1/tmp/mcpha.gen/sources_1/bd/system/ip/system_pll_0_0/system_pll_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 3197.633 ; gain = 585.828 ; free physical = 6804 ; free virtual = 11509
Finished Parsing XDC File [/home/ksalone/Loitsut/red-pitaya-notes-xc7z010clg400-1/tmp/mcpha.gen/sources_1/bd/system/ip/system_pll_0_0/system_pll_0_0.xdc] for cell 'system_i/pll_0/inst'
Parsing XDC File [/home/ksalone/Loitsut/red-pitaya-notes-xc7z010clg400-1/tmp/mcpha.gen/sources_1/bd/system/ip/system_ps_0_0/system_ps_0_0.xdc] for cell 'system_i/ps_0/inst'
Finished Parsing XDC File [/home/ksalone/Loitsut/red-pitaya-notes-xc7z010clg400-1/tmp/mcpha.gen/sources_1/bd/system/ip/system_ps_0_0/system_ps_0_0.xdc] for cell 'system_i/ps_0/inst'
Parsing XDC File [/home/ksalone/Loitsut/red-pitaya-notes-xc7z010clg400-1/tmp/mcpha.gen/sources_1/bd/system/ip/system_rst_0_0/system_rst_0_0_board.xdc] for cell 'system_i/rst_0/U0'
Finished Parsing XDC File [/home/ksalone/Loitsut/red-pitaya-notes-xc7z010clg400-1/tmp/mcpha.gen/sources_1/bd/system/ip/system_rst_0_0/system_rst_0_0_board.xdc] for cell 'system_i/rst_0/U0'
Parsing XDC File [/home/ksalone/Loitsut/red-pitaya-notes-xc7z010clg400-1/tmp/mcpha.gen/sources_1/bd/system/ip/system_rst_0_0/system_rst_0_0.xdc] for cell 'system_i/rst_0/U0'
Finished Parsing XDC File [/home/ksalone/Loitsut/red-pitaya-notes-xc7z010clg400-1/tmp/mcpha.gen/sources_1/bd/system/ip/system_rst_0_0/system_rst_0_0.xdc] for cell 'system_i/rst_0/U0'
Parsing XDC File [/home/ksalone/Loitsut/red-pitaya-notes-xc7z010clg400-1/tmp/mcpha.gen/sources_1/bd/system/ip/system_fir_0_0/constraints/fir_compiler_v7_2.xdc] for cell 'system_i/fir_0/U0'
Finished Parsing XDC File [/home/ksalone/Loitsut/red-pitaya-notes-xc7z010clg400-1/tmp/mcpha.gen/sources_1/bd/system/ip/system_fir_0_0/constraints/fir_compiler_v7_2.xdc] for cell 'system_i/fir_0/U0'
Parsing XDC File [/home/ksalone/Loitsut/red-pitaya-notes-xc7z010clg400-1/tmp/mcpha.gen/sources_1/bd/system/ip/system_fir_1_0/constraints/fir_compiler_v7_2.xdc] for cell 'system_i/fir_1/U0'
Finished Parsing XDC File [/home/ksalone/Loitsut/red-pitaya-notes-xc7z010clg400-1/tmp/mcpha.gen/sources_1/bd/system/ip/system_fir_1_0/constraints/fir_compiler_v7_2.xdc] for cell 'system_i/fir_1/U0'
Parsing XDC File [/home/ksalone/Loitsut/red-pitaya-notes-xc7z010clg400-1/cfg/clocks.xdc]
Finished Parsing XDC File [/home/ksalone/Loitsut/red-pitaya-notes-xc7z010clg400-1/cfg/clocks.xdc]
Parsing XDC File [/home/ksalone/Loitsut/red-pitaya-notes-xc7z010clg400-1/cfg/ports.xdc]
WARNING: [Vivado 12-584] No ports matched 'Vp_Vn_v_p'. [/home/ksalone/Loitsut/red-pitaya-notes-xc7z010clg400-1/cfg/ports.xdc:127]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ksalone/Loitsut/red-pitaya-notes-xc7z010clg400-1/cfg/ports.xdc:127]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vp_Vn_v_n'. [/home/ksalone/Loitsut/red-pitaya-notes-xc7z010clg400-1/cfg/ports.xdc:128]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ksalone/Loitsut/red-pitaya-notes-xc7z010clg400-1/cfg/ports.xdc:128]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux0_v_p'. [/home/ksalone/Loitsut/red-pitaya-notes-xc7z010clg400-1/cfg/ports.xdc:129]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ksalone/Loitsut/red-pitaya-notes-xc7z010clg400-1/cfg/ports.xdc:129]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux0_v_n'. [/home/ksalone/Loitsut/red-pitaya-notes-xc7z010clg400-1/cfg/ports.xdc:130]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ksalone/Loitsut/red-pitaya-notes-xc7z010clg400-1/cfg/ports.xdc:130]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux1_v_p'. [/home/ksalone/Loitsut/red-pitaya-notes-xc7z010clg400-1/cfg/ports.xdc:131]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ksalone/Loitsut/red-pitaya-notes-xc7z010clg400-1/cfg/ports.xdc:131]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux1_v_n'. [/home/ksalone/Loitsut/red-pitaya-notes-xc7z010clg400-1/cfg/ports.xdc:132]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ksalone/Loitsut/red-pitaya-notes-xc7z010clg400-1/cfg/ports.xdc:132]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux8_v_p'. [/home/ksalone/Loitsut/red-pitaya-notes-xc7z010clg400-1/cfg/ports.xdc:133]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ksalone/Loitsut/red-pitaya-notes-xc7z010clg400-1/cfg/ports.xdc:133]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux8_v_n'. [/home/ksalone/Loitsut/red-pitaya-notes-xc7z010clg400-1/cfg/ports.xdc:134]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ksalone/Loitsut/red-pitaya-notes-xc7z010clg400-1/cfg/ports.xdc:134]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux9_v_p'. [/home/ksalone/Loitsut/red-pitaya-notes-xc7z010clg400-1/cfg/ports.xdc:135]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ksalone/Loitsut/red-pitaya-notes-xc7z010clg400-1/cfg/ports.xdc:135]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux9_v_n'. [/home/ksalone/Loitsut/red-pitaya-notes-xc7z010clg400-1/cfg/ports.xdc:136]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ksalone/Loitsut/red-pitaya-notes-xc7z010clg400-1/cfg/ports.xdc:136]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vp_Vn_v_p'. [/home/ksalone/Loitsut/red-pitaya-notes-xc7z010clg400-1/cfg/ports.xdc:138]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ksalone/Loitsut/red-pitaya-notes-xc7z010clg400-1/cfg/ports.xdc:138]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vp_Vn_v_n'. [/home/ksalone/Loitsut/red-pitaya-notes-xc7z010clg400-1/cfg/ports.xdc:139]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ksalone/Loitsut/red-pitaya-notes-xc7z010clg400-1/cfg/ports.xdc:139]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux0_v_p'. [/home/ksalone/Loitsut/red-pitaya-notes-xc7z010clg400-1/cfg/ports.xdc:140]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ksalone/Loitsut/red-pitaya-notes-xc7z010clg400-1/cfg/ports.xdc:140]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux0_v_n'. [/home/ksalone/Loitsut/red-pitaya-notes-xc7z010clg400-1/cfg/ports.xdc:141]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ksalone/Loitsut/red-pitaya-notes-xc7z010clg400-1/cfg/ports.xdc:141]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux1_v_p'. [/home/ksalone/Loitsut/red-pitaya-notes-xc7z010clg400-1/cfg/ports.xdc:142]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ksalone/Loitsut/red-pitaya-notes-xc7z010clg400-1/cfg/ports.xdc:142]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux1_v_n'. [/home/ksalone/Loitsut/red-pitaya-notes-xc7z010clg400-1/cfg/ports.xdc:143]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ksalone/Loitsut/red-pitaya-notes-xc7z010clg400-1/cfg/ports.xdc:143]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux8_v_p'. [/home/ksalone/Loitsut/red-pitaya-notes-xc7z010clg400-1/cfg/ports.xdc:144]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ksalone/Loitsut/red-pitaya-notes-xc7z010clg400-1/cfg/ports.xdc:144]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux8_v_n'. [/home/ksalone/Loitsut/red-pitaya-notes-xc7z010clg400-1/cfg/ports.xdc:145]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ksalone/Loitsut/red-pitaya-notes-xc7z010clg400-1/cfg/ports.xdc:145]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux9_v_p'. [/home/ksalone/Loitsut/red-pitaya-notes-xc7z010clg400-1/cfg/ports.xdc:146]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ksalone/Loitsut/red-pitaya-notes-xc7z010clg400-1/cfg/ports.xdc:146]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux9_v_n'. [/home/ksalone/Loitsut/red-pitaya-notes-xc7z010clg400-1/cfg/ports.xdc:147]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ksalone/Loitsut/red-pitaya-notes-xc7z010clg400-1/cfg/ports.xdc:147]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'daisy_p_o[*]'. [/home/ksalone/Loitsut/red-pitaya-notes-xc7z010clg400-1/cfg/ports.xdc:177]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ksalone/Loitsut/red-pitaya-notes-xc7z010clg400-1/cfg/ports.xdc:177]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'daisy_n_o[*]'. [/home/ksalone/Loitsut/red-pitaya-notes-xc7z010clg400-1/cfg/ports.xdc:178]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ksalone/Loitsut/red-pitaya-notes-xc7z010clg400-1/cfg/ports.xdc:178]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'daisy_p_i[*]'. [/home/ksalone/Loitsut/red-pitaya-notes-xc7z010clg400-1/cfg/ports.xdc:180]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ksalone/Loitsut/red-pitaya-notes-xc7z010clg400-1/cfg/ports.xdc:180]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'daisy_n_i[*]'. [/home/ksalone/Loitsut/red-pitaya-notes-xc7z010clg400-1/cfg/ports.xdc:181]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ksalone/Loitsut/red-pitaya-notes-xc7z010clg400-1/cfg/ports.xdc:181]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'daisy_p_o[0]'. [/home/ksalone/Loitsut/red-pitaya-notes-xc7z010clg400-1/cfg/ports.xdc:183]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ksalone/Loitsut/red-pitaya-notes-xc7z010clg400-1/cfg/ports.xdc:183]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'daisy_n_o[0]'. [/home/ksalone/Loitsut/red-pitaya-notes-xc7z010clg400-1/cfg/ports.xdc:184]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ksalone/Loitsut/red-pitaya-notes-xc7z010clg400-1/cfg/ports.xdc:184]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'daisy_p_o[1]'. [/home/ksalone/Loitsut/red-pitaya-notes-xc7z010clg400-1/cfg/ports.xdc:186]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ksalone/Loitsut/red-pitaya-notes-xc7z010clg400-1/cfg/ports.xdc:186]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'daisy_n_o[1]'. [/home/ksalone/Loitsut/red-pitaya-notes-xc7z010clg400-1/cfg/ports.xdc:187]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ksalone/Loitsut/red-pitaya-notes-xc7z010clg400-1/cfg/ports.xdc:187]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'daisy_p_i[0]'. [/home/ksalone/Loitsut/red-pitaya-notes-xc7z010clg400-1/cfg/ports.xdc:189]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ksalone/Loitsut/red-pitaya-notes-xc7z010clg400-1/cfg/ports.xdc:189]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'daisy_n_i[0]'. [/home/ksalone/Loitsut/red-pitaya-notes-xc7z010clg400-1/cfg/ports.xdc:190]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ksalone/Loitsut/red-pitaya-notes-xc7z010clg400-1/cfg/ports.xdc:190]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'daisy_p_i[1]'. [/home/ksalone/Loitsut/red-pitaya-notes-xc7z010clg400-1/cfg/ports.xdc:192]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ksalone/Loitsut/red-pitaya-notes-xc7z010clg400-1/cfg/ports.xdc:192]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'daisy_n_i[1]'. [/home/ksalone/Loitsut/red-pitaya-notes-xc7z010clg400-1/cfg/ports.xdc:193]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ksalone/Loitsut/red-pitaya-notes-xc7z010clg400-1/cfg/ports.xdc:193]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/ksalone/Loitsut/red-pitaya-notes-xc7z010clg400-1/cfg/ports.xdc]
INFO: [Project 1-1714] 3 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 2 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4302.172 ; gain = 0.000 ; free physical = 6794 ; free virtual = 11508
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

14 Infos, 32 Warnings, 32 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 4302.172 ; gain = 2232.926 ; free physical = 6794 ; free virtual = 11508
Command: opt_design -directive ExploreWithRemap
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: ExploreWithRemap
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors, 16 Warnings
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.58 . Memory (MB): peak = 4302.172 ; gain = 0.000 ; free physical = 6788 ; free virtual = 11502

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1 Retarget
INFO: [Opt 31-1566] Pulled 24 inverters resulting in an inversion of 192 pins
INFO: [Opt 31-138] Pushed 8 inverter(s) to 48 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: f2236f57

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 4302.172 ; gain = 0.000 ; free physical = 6519 ; free virtual = 11234
INFO: [Opt 31-389] Phase Retarget created 2 cells and removed 231 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 10a386200

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 4302.172 ; gain = 0.000 ; free physical = 6519 ; free virtual = 11234
INFO: [Opt 31-389] Phase Constant propagation created 1508 cells and removed 1508 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 127d0ef5b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 4302.172 ; gain = 0.000 ; free physical = 6520 ; free virtual = 11234
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 17 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 127d0ef5b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 4302.172 ; gain = 0.000 ; free physical = 6519 ; free virtual = 11233
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 141a14ff5

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 4302.172 ; gain = 0.000 ; free physical = 6518 ; free virtual = 11233
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells
INFO: [Opt 31-1555] control_set_opt supports Versal devices only, and device 7z010 is unsupported

Phase 6 Remap
Phase 6 Remap | Checksum: 122dd63cc

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 4302.172 ; gain = 0.000 ; free physical = 6175 ; free virtual = 10915
INFO: [Opt 31-389] Phase Remap created 42 cells and removed 36 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 1c178106e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 4302.172 ; gain = 0.000 ; free physical = 6175 ; free virtual = 10915
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               2  |             231  |                                              1  |
|  Constant propagation         |            1508  |            1508  |                                              0  |
|  Sweep                        |               0  |              17  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Remap                        |              42  |              36  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4302.172 ; gain = 0.000 ; free physical = 6175 ; free virtual = 10915
Ending Logic Optimization Task | Checksum: d79c9b9c

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 4302.172 ; gain = 0.000 ; free physical = 6175 ; free virtual = 10915

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4302.172 ; gain = 0.000 ; free physical = 6175 ; free virtual = 10915
Ending Netlist Obfuscation Task | Checksum: d79c9b9c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4302.172 ; gain = 0.000 ; free physical = 6175 ; free virtual = 10915
INFO: [Common 17-83] Releasing license: Implementation
35 Infos, 32 Warnings, 32 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 4302.172 ; gain = 0.000 ; free physical = 6175 ; free virtual = 10915
INFO: [runtcl-4] Executing : report_drc -file system_wrapper_drc_opted.rpt -pb system_wrapper_drc_opted.pb -rpx system_wrapper_drc_opted.rpx
Command: report_drc -file system_wrapper_drc_opted.rpt -pb system_wrapper_drc_opted.pb -rpx system_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/ksalone/Loitsut/red-pitaya-notes-xc7z010clg400-1/tmp/mcpha.runs/impl_1/system_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.06 . Memory (MB): peak = 4302.172 ; gain = 0.000 ; free physical = 6108 ; free virtual = 10862
INFO: [Common 17-1381] The checkpoint '/home/ksalone/Loitsut/red-pitaya-notes-xc7z010clg400-1/tmp/mcpha.runs/impl_1/system_wrapper_opt.dcp' has been generated.
Command: place_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'Explore' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4302.172 ; gain = 0.000 ; free physical = 6071 ; free virtual = 10821
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 60e66cb6

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4302.172 ; gain = 0.000 ; free physical = 6071 ; free virtual = 10821
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4302.172 ; gain = 0.000 ; free physical = 6071 ; free virtual = 10820

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 13b6d3c8f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.74 . Memory (MB): peak = 4302.172 ; gain = 0.000 ; free physical = 6067 ; free virtual = 10820

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1cd207357

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 4302.172 ; gain = 0.000 ; free physical = 6043 ; free virtual = 10805

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1cd207357

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 4302.172 ; gain = 0.000 ; free physical = 6043 ; free virtual = 10805
Phase 1 Placer Initialization | Checksum: 1cd207357

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 4302.172 ; gain = 0.000 ; free physical = 6043 ; free virtual = 10805

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1d5fceecf

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 4302.172 ; gain = 0.000 ; free physical = 6036 ; free virtual = 10798

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 16744c272

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 4302.172 ; gain = 0.000 ; free physical = 6037 ; free virtual = 10799

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 16744c272

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 4302.172 ; gain = 0.000 ; free physical = 6037 ; free virtual = 10799

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 245656d5a

Time (s): cpu = 00:00:33 ; elapsed = 00:00:09 . Memory (MB): peak = 4302.172 ; gain = 0.000 ; free physical = 6059 ; free virtual = 10815

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 580 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 271 nets or LUTs. Breaked 0 LUT, combined 271 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4302.172 ; gain = 0.000 ; free physical = 6057 ; free virtual = 10815

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            271  |                   271  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            271  |                   271  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 1ea9d41fd

Time (s): cpu = 00:00:36 ; elapsed = 00:00:11 . Memory (MB): peak = 4302.172 ; gain = 0.000 ; free physical = 6057 ; free virtual = 10815
Phase 2.4 Global Placement Core | Checksum: 147f0ed5d

Time (s): cpu = 00:00:37 ; elapsed = 00:00:11 . Memory (MB): peak = 4302.172 ; gain = 0.000 ; free physical = 6048 ; free virtual = 10812
Phase 2 Global Placement | Checksum: 147f0ed5d

Time (s): cpu = 00:00:37 ; elapsed = 00:00:11 . Memory (MB): peak = 4302.172 ; gain = 0.000 ; free physical = 6048 ; free virtual = 10813

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1eb826d4c

Time (s): cpu = 00:00:40 ; elapsed = 00:00:12 . Memory (MB): peak = 4302.172 ; gain = 0.000 ; free physical = 6047 ; free virtual = 10812

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 22ac48343

Time (s): cpu = 00:00:43 ; elapsed = 00:00:13 . Memory (MB): peak = 4302.172 ; gain = 0.000 ; free physical = 6047 ; free virtual = 10812

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 24928150b

Time (s): cpu = 00:00:44 ; elapsed = 00:00:13 . Memory (MB): peak = 4302.172 ; gain = 0.000 ; free physical = 6047 ; free virtual = 10812

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 23e607d45

Time (s): cpu = 00:00:44 ; elapsed = 00:00:13 . Memory (MB): peak = 4302.172 ; gain = 0.000 ; free physical = 6047 ; free virtual = 10812

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 29023dd3f

Time (s): cpu = 00:00:50 ; elapsed = 00:00:14 . Memory (MB): peak = 4302.172 ; gain = 0.000 ; free physical = 6054 ; free virtual = 10812

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 15e51b99f

Time (s): cpu = 00:00:52 ; elapsed = 00:00:16 . Memory (MB): peak = 4302.172 ; gain = 0.000 ; free physical = 6044 ; free virtual = 10810

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 14f2b2c78

Time (s): cpu = 00:00:53 ; elapsed = 00:00:17 . Memory (MB): peak = 4302.172 ; gain = 0.000 ; free physical = 6044 ; free virtual = 10810

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1f94066db

Time (s): cpu = 00:00:53 ; elapsed = 00:00:17 . Memory (MB): peak = 4302.172 ; gain = 0.000 ; free physical = 6044 ; free virtual = 10810
Phase 3 Detail Placement | Checksum: 1f94066db

Time (s): cpu = 00:00:53 ; elapsed = 00:00:17 . Memory (MB): peak = 4302.172 ; gain = 0.000 ; free physical = 6044 ; free virtual = 10810

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 247b4c441

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.918 | TNS=-38.118 |
Phase 1 Physical Synthesis Initialization | Checksum: 23d5b9be7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.67 . Memory (MB): peak = 4302.172 ; gain = 0.000 ; free physical = 6020 ; free virtual = 10785
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 23d5b9be7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.87 . Memory (MB): peak = 4302.172 ; gain = 0.000 ; free physical = 6016 ; free virtual = 10781
Phase 4.1.1.1 BUFG Insertion | Checksum: 247b4c441

Time (s): cpu = 00:01:02 ; elapsed = 00:00:20 . Memory (MB): peak = 4302.172 ; gain = 0.000 ; free physical = 6016 ; free virtual = 10781

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.424. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 231f37631

Time (s): cpu = 00:01:37 ; elapsed = 00:00:55 . Memory (MB): peak = 4302.172 ; gain = 0.000 ; free physical = 6028 ; free virtual = 10787

Time (s): cpu = 00:01:37 ; elapsed = 00:00:55 . Memory (MB): peak = 4302.172 ; gain = 0.000 ; free physical = 6028 ; free virtual = 10787
Phase 4.1 Post Commit Optimization | Checksum: 231f37631

Time (s): cpu = 00:01:37 ; elapsed = 00:00:55 . Memory (MB): peak = 4302.172 ; gain = 0.000 ; free physical = 6028 ; free virtual = 10787

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 231f37631

Time (s): cpu = 00:01:38 ; elapsed = 00:00:55 . Memory (MB): peak = 4302.172 ; gain = 0.000 ; free physical = 6028 ; free virtual = 10787

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                4x4|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                2x2|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 231f37631

Time (s): cpu = 00:01:38 ; elapsed = 00:00:56 . Memory (MB): peak = 4302.172 ; gain = 0.000 ; free physical = 6028 ; free virtual = 10787
Phase 4.3 Placer Reporting | Checksum: 231f37631

Time (s): cpu = 00:01:38 ; elapsed = 00:00:56 . Memory (MB): peak = 4302.172 ; gain = 0.000 ; free physical = 6028 ; free virtual = 10787

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4302.172 ; gain = 0.000 ; free physical = 6028 ; free virtual = 10787

Time (s): cpu = 00:01:38 ; elapsed = 00:00:56 . Memory (MB): peak = 4302.172 ; gain = 0.000 ; free physical = 6028 ; free virtual = 10787
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 17e829fcc

Time (s): cpu = 00:01:38 ; elapsed = 00:00:56 . Memory (MB): peak = 4302.172 ; gain = 0.000 ; free physical = 6028 ; free virtual = 10787
Ending Placer Task | Checksum: ed0f11f7

Time (s): cpu = 00:01:38 ; elapsed = 00:00:56 . Memory (MB): peak = 4302.172 ; gain = 0.000 ; free physical = 6028 ; free virtual = 10787
INFO: [Common 17-83] Releasing license: Implementation
78 Infos, 32 Warnings, 32 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:40 ; elapsed = 00:00:56 . Memory (MB): peak = 4302.172 ; gain = 0.000 ; free physical = 6028 ; free virtual = 10787
INFO: [runtcl-4] Executing : report_io -file system_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.14 . Memory (MB): peak = 4302.172 ; gain = 0.000 ; free physical = 6027 ; free virtual = 10785
INFO: [runtcl-4] Executing : report_utilization -file system_wrapper_utilization_placed.rpt -pb system_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file system_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.08 . Memory (MB): peak = 4302.172 ; gain = 0.000 ; free physical = 6026 ; free virtual = 10784
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 4302.172 ; gain = 0.000 ; free physical = 5971 ; free virtual = 10762
INFO: [Common 17-1381] The checkpoint '/home/ksalone/Loitsut/red-pitaya-notes-xc7z010clg400-1/tmp/mcpha.runs/impl_1/system_wrapper_placed.dcp' has been generated.
Command: phys_opt_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: Explore

Starting Initial Update Timing Task

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 4302.172 ; gain = 0.000 ; free physical = 5991 ; free virtual = 10758
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
88 Infos, 32 Warnings, 32 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 4302.172 ; gain = 0.000 ; free physical = 5929 ; free virtual = 10729
INFO: [Common 17-1381] The checkpoint '/home/ksalone/Loitsut/red-pitaya-notes-xc7z010clg400-1/tmp/mcpha.runs/impl_1/system_wrapper_physopt.dcp' has been generated.
Command: route_design -directive NoTimingRelaxation -tns_cleanup
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'NoTimingRelaxation'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: c4c54f08 ConstDB: 0 ShapeSum: 2849c2ef RouteDB: 0
Post Restoration Checksum: NetGraph: 4cfcb81e | NumContArr: 94c0bcf5 | Constraints: 190a55ad | Timing: 0
Phase 1 Build RT Design | Checksum: fac7cac0

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 4302.172 ; gain = 0.000 ; free physical = 5881 ; free virtual = 10659

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: fac7cac0

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 4302.172 ; gain = 0.000 ; free physical = 5876 ; free virtual = 10661

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: fac7cac0

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 4302.172 ; gain = 0.000 ; free physical = 5875 ; free virtual = 10661
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 15bff9b11

Time (s): cpu = 00:00:23 ; elapsed = 00:00:11 . Memory (MB): peak = 4302.172 ; gain = 0.000 ; free physical = 5858 ; free virtual = 10637
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.568  | TNS=0.000  | WHS=-0.350 | THS=-300.697|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 17683
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 17683
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 180d985f2

Time (s): cpu = 00:00:27 ; elapsed = 00:00:12 . Memory (MB): peak = 4302.172 ; gain = 0.000 ; free physical = 5841 ; free virtual = 10620

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 180d985f2

Time (s): cpu = 00:00:27 ; elapsed = 00:00:12 . Memory (MB): peak = 4302.172 ; gain = 0.000 ; free physical = 5841 ; free virtual = 10620
Phase 3 Initial Routing | Checksum: 1c76555b7

Time (s): cpu = 00:00:33 ; elapsed = 00:00:13 . Memory (MB): peak = 4302.172 ; gain = 0.000 ; free physical = 5830 ; free virtual = 10616

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1031
 Number of Nodes with overlaps = 231
 Number of Nodes with overlaps = 96
 Number of Nodes with overlaps = 25
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.139  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: aacd2122

Time (s): cpu = 00:00:46 ; elapsed = 00:00:20 . Memory (MB): peak = 4302.172 ; gain = 0.000 ; free physical = 5828 ; free virtual = 10614

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.139  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 16599f2f0

Time (s): cpu = 00:00:46 ; elapsed = 00:00:20 . Memory (MB): peak = 4302.172 ; gain = 0.000 ; free physical = 5828 ; free virtual = 10614
Phase 4 Rip-up And Reroute | Checksum: 16599f2f0

Time (s): cpu = 00:00:46 ; elapsed = 00:00:20 . Memory (MB): peak = 4302.172 ; gain = 0.000 ; free physical = 5828 ; free virtual = 10614

Phase 5 Delay and Skew Optimization

Phase 5.1 TNS Cleanup

Phase 5.1.1 Delay CleanUp
Phase 5.1.1 Delay CleanUp | Checksum: 16599f2f0

Time (s): cpu = 00:00:47 ; elapsed = 00:00:20 . Memory (MB): peak = 4302.172 ; gain = 0.000 ; free physical = 5828 ; free virtual = 10614
Phase 5.1 TNS Cleanup | Checksum: 16599f2f0

Time (s): cpu = 00:00:47 ; elapsed = 00:00:20 . Memory (MB): peak = 4302.172 ; gain = 0.000 ; free physical = 5828 ; free virtual = 10614

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 16599f2f0

Time (s): cpu = 00:00:47 ; elapsed = 00:00:20 . Memory (MB): peak = 4302.172 ; gain = 0.000 ; free physical = 5828 ; free virtual = 10614
Phase 5 Delay and Skew Optimization | Checksum: 16599f2f0

Time (s): cpu = 00:00:47 ; elapsed = 00:00:20 . Memory (MB): peak = 4302.172 ; gain = 0.000 ; free physical = 5828 ; free virtual = 10614

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 17573ad23

Time (s): cpu = 00:00:49 ; elapsed = 00:00:21 . Memory (MB): peak = 4302.172 ; gain = 0.000 ; free physical = 5828 ; free virtual = 10614
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.139  | TNS=0.000  | WHS=0.020  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 18240ef94

Time (s): cpu = 00:00:49 ; elapsed = 00:00:21 . Memory (MB): peak = 4302.172 ; gain = 0.000 ; free physical = 5828 ; free virtual = 10614
Phase 6 Post Hold Fix | Checksum: 18240ef94

Time (s): cpu = 00:00:49 ; elapsed = 00:00:21 . Memory (MB): peak = 4302.172 ; gain = 0.000 ; free physical = 5828 ; free virtual = 10614

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 11.2173 %
  Global Horizontal Routing Utilization  = 11.8732 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: fc1bfc2a

Time (s): cpu = 00:00:49 ; elapsed = 00:00:21 . Memory (MB): peak = 4302.172 ; gain = 0.000 ; free physical = 5828 ; free virtual = 10614

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: fc1bfc2a

Time (s): cpu = 00:00:49 ; elapsed = 00:00:21 . Memory (MB): peak = 4302.172 ; gain = 0.000 ; free physical = 5828 ; free virtual = 10614

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1cbb3e917

Time (s): cpu = 00:00:51 ; elapsed = 00:00:22 . Memory (MB): peak = 4302.172 ; gain = 0.000 ; free physical = 5828 ; free virtual = 10614

Phase 10 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=0.139  | TNS=0.000  | WHS=0.019  | THS=0.000  |

Phase 10 Post Router Timing | Checksum: 2879bbc0f

Time (s): cpu = 00:00:59 ; elapsed = 00:00:24 . Memory (MB): peak = 4302.172 ; gain = 0.000 ; free physical = 5830 ; free virtual = 10616
INFO: [Route 35-61] The design met the timing requirement.
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: eedad1e8

Time (s): cpu = 00:00:59 ; elapsed = 00:00:24 . Memory (MB): peak = 4302.172 ; gain = 0.000 ; free physical = 5829 ; free virtual = 10615

Time (s): cpu = 00:00:59 ; elapsed = 00:00:24 . Memory (MB): peak = 4302.172 ; gain = 0.000 ; free physical = 5829 ; free virtual = 10615

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
104 Infos, 32 Warnings, 32 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:01 ; elapsed = 00:00:25 . Memory (MB): peak = 4302.172 ; gain = 0.000 ; free physical = 5829 ; free virtual = 10615
INFO: [runtcl-4] Executing : report_drc -file system_wrapper_drc_routed.rpt -pb system_wrapper_drc_routed.pb -rpx system_wrapper_drc_routed.rpx
Command: report_drc -file system_wrapper_drc_routed.rpt -pb system_wrapper_drc_routed.pb -rpx system_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/ksalone/Loitsut/red-pitaya-notes-xc7z010clg400-1/tmp/mcpha.runs/impl_1/system_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file system_wrapper_methodology_drc_routed.rpt -pb system_wrapper_methodology_drc_routed.pb -rpx system_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file system_wrapper_methodology_drc_routed.rpt -pb system_wrapper_methodology_drc_routed.pb -rpx system_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/ksalone/Loitsut/red-pitaya-notes-xc7z010clg400-1/tmp/mcpha.runs/impl_1/system_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb -rpx system_wrapper_power_routed.rpx
Command: report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb -rpx system_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
114 Infos, 33 Warnings, 32 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file system_wrapper_route_status.rpt -pb system_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file system_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file system_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file system_wrapper_bus_skew_routed.rpt -pb system_wrapper_bus_skew_routed.pb -rpx system_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 4302.172 ; gain = 0.000 ; free physical = 5734 ; free virtual = 10562
INFO: [Common 17-1381] The checkpoint '/home/ksalone/Loitsut/red-pitaya-notes-xc7z010clg400-1/tmp/mcpha.runs/impl_1/system_wrapper_routed.dcp' has been generated.
Command: phys_opt_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode 
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: Explore

Starting Initial Update Timing Task

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 4302.172 ; gain = 0.000 ; free physical = 5761 ; free virtual = 10571
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
11 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -warn_on_violation -file system_wrapper_timing_summary_postroute_physopted.rpt -pb system_wrapper_timing_summary_postroute_physopted.pb -rpx system_wrapper_timing_summary_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file system_wrapper_bus_skew_postroute_physopted.rpt -pb system_wrapper_bus_skew_postroute_physopted.pb -rpx system_wrapper_bus_skew_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 4302.172 ; gain = 0.000 ; free physical = 5738 ; free virtual = 10568
INFO: [Common 17-1381] The checkpoint '/home/ksalone/Loitsut/red-pitaya-notes-xc7z010clg400-1/tmp/mcpha.runs/impl_1/system_wrapper_postroute_physopt.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Mon Aug 12 19:27:29 2024...
