<profile>

<section name = "Vitis HLS Report for 'fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4'" level="0">
<item name = "Date">Mon May  5 03:27:08 2025
</item>
<item name = "Version">2022.2.2 (Build 3779808 on Feb 17 2023)</item>
<item name = "Project">fdtd_2d</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu55c-fsvh2892-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00 ns, 3.330 ns, 1.35 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">4739, 4739, 23.695 us, 23.695 us, 4739, 4739, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_18_3_VITIS_LOOP_20_4">4737, 4737, 19, 1, 1, 4720, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 171, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 72, -</column>
<column name="Register">-, -, 550, 32, -</column>
<specialColumn name="Available SLR">1344, 3008, 869120, 434560, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4032, 9024, 2607360, 1303680, 960</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln18_1_fu_148_p2">+, 0, 0, 20, 13, 1</column>
<column name="add_ln18_fu_160_p2">+, 0, 0, 13, 6, 1</column>
<column name="add_ln20_fu_278_p2">+, 0, 0, 14, 7, 1</column>
<column name="add_ln21_1_fu_256_p2">+, 0, 0, 17, 13, 13</column>
<column name="add_ln21_2_fu_266_p2">+, 0, 0, 17, 13, 13</column>
<column name="add_ln21_3_fu_272_p2">+, 0, 0, 17, 13, 13</column>
<column name="add_ln21_fu_212_p2">+, 0, 0, 17, 13, 13</column>
<column name="empty_11_fu_218_p2">+, 0, 0, 13, 6, 2</column>
<column name="icmp_ln18_fu_142_p2">icmp, 0, 0, 12, 13, 13</column>
<column name="icmp_ln20_fu_166_p2">icmp, 0, 0, 10, 7, 7</column>
<column name="select_ln18_1_fu_180_p3">select, 0, 0, 6, 1, 6</column>
<column name="select_ln18_2_fu_224_p3">select, 0, 0, 6, 1, 6</column>
<column name="select_ln18_fu_172_p3">select, 0, 0, 7, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i_load">9, 2, 6, 12</column>
<column name="ap_sig_allocacmp_indvar_flatten_load">9, 2, 13, 26</column>
<column name="ap_sig_allocacmp_j_load">9, 2, 7, 14</column>
<column name="i_fu_62">9, 2, 6, 12</column>
<column name="indvar_flatten_fu_66">9, 2, 13, 26</column>
<column name="j_fu_58">9, 2, 7, 14</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln21_2_reg_349">13, 0, 13, 0</column>
<column name="add_ln21_3_reg_354">13, 0, 13, 0</column>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter10">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter11">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter12">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter13">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter14">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter15">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter16">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter17">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter18">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter7">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter8">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter9">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter10_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter11_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter12_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter13_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter14_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter15_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter16_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter17_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter4_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter5_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter6_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter7_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter8_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter9_reg">1, 0, 1, 0</column>
<column name="ey_addr_1_reg_359">13, 0, 13, 0</column>
<column name="ey_load_reg_400">64, 0, 64, 0</column>
<column name="hz_load_1_reg_380">64, 0, 64, 0</column>
<column name="hz_load_reg_375">64, 0, 64, 0</column>
<column name="i_fu_62">6, 0, 6, 0</column>
<column name="indvar_flatten_fu_66">13, 0, 13, 0</column>
<column name="j_fu_58">7, 0, 7, 0</column>
<column name="mul_reg_405">64, 0, 64, 0</column>
<column name="sub1_reg_415">64, 0, 64, 0</column>
<column name="sub_reg_395">64, 0, 64, 0</column>
<column name="ey_addr_1_reg_359">64, 32, 13, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4, return value</column>
<column name="grp_fu_158_p_din0">out, 64, ap_ctrl_hs, fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4, return value</column>
<column name="grp_fu_158_p_din1">out, 64, ap_ctrl_hs, fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4, return value</column>
<column name="grp_fu_158_p_opcode">out, 2, ap_ctrl_hs, fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4, return value</column>
<column name="grp_fu_158_p_dout0">in, 64, ap_ctrl_hs, fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4, return value</column>
<column name="grp_fu_158_p_ce">out, 1, ap_ctrl_hs, fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4, return value</column>
<column name="grp_fu_162_p_din0">out, 64, ap_ctrl_hs, fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4, return value</column>
<column name="grp_fu_162_p_din1">out, 64, ap_ctrl_hs, fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4, return value</column>
<column name="grp_fu_162_p_opcode">out, 1, ap_ctrl_hs, fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4, return value</column>
<column name="grp_fu_162_p_dout0">in, 64, ap_ctrl_hs, fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4, return value</column>
<column name="grp_fu_162_p_ce">out, 1, ap_ctrl_hs, fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4, return value</column>
<column name="grp_fu_166_p_din0">out, 64, ap_ctrl_hs, fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4, return value</column>
<column name="grp_fu_166_p_din1">out, 64, ap_ctrl_hs, fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4, return value</column>
<column name="grp_fu_166_p_dout0">in, 64, ap_ctrl_hs, fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4, return value</column>
<column name="grp_fu_166_p_ce">out, 1, ap_ctrl_hs, fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4, return value</column>
<column name="ey_address0">out, 13, ap_memory, ey, array</column>
<column name="ey_ce0">out, 1, ap_memory, ey, array</column>
<column name="ey_we0">out, 1, ap_memory, ey, array</column>
<column name="ey_d0">out, 64, ap_memory, ey, array</column>
<column name="ey_address1">out, 13, ap_memory, ey, array</column>
<column name="ey_ce1">out, 1, ap_memory, ey, array</column>
<column name="ey_q1">in, 64, ap_memory, ey, array</column>
<column name="hz_address0">out, 13, ap_memory, hz, array</column>
<column name="hz_ce0">out, 1, ap_memory, hz, array</column>
<column name="hz_q0">in, 64, ap_memory, hz, array</column>
<column name="hz_address1">out, 13, ap_memory, hz, array</column>
<column name="hz_ce1">out, 1, ap_memory, hz, array</column>
<column name="hz_q1">in, 64, ap_memory, hz, array</column>
</table>
</item>
</section>
</profile>
