-- ==============================================================
-- Generated by Vitis HLS v2024.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity complex_mag_stream_complex_mag_stream_Pipeline_VITIS_LOOP_139_2 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    elements_in_block : IN STD_LOGIC_VECTOR (2 downto 0);
    id_blk_3 : IN STD_LOGIC_VECTOR (31 downto 0);
    id_blk_4 : IN STD_LOGIC_VECTOR (31 downto 0);
    id_blk_5 : IN STD_LOGIC_VECTOR (31 downto 0);
    iq_blk_3 : IN STD_LOGIC_VECTOR (31 downto 0);
    iq_blk_4 : IN STD_LOGIC_VECTOR (31 downto 0);
    iq_blk_5 : IN STD_LOGIC_VECTOR (31 downto 0);
    out_blk_0_2_load52_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_blk_0_2_load52_out_ap_vld : OUT STD_LOGIC;
    out_blk_0_1_load45_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_blk_0_1_load45_out_ap_vld : OUT STD_LOGIC;
    out_blk_0_0_load38_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_blk_0_0_load38_out_ap_vld : OUT STD_LOGIC );
end;


architecture behav of complex_mag_stream_complex_mag_stream_Pipeline_VITIS_LOOP_139_2 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter10 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter11 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter12 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter13 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter14 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter15 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter16 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter17 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter18 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter19 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter20 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter21 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter22 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter23 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter24 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter25 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter26 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter27 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter28 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter29 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter30 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter31 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter32 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter33 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter34 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter35 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter36 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter37 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter38 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter39 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter40 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter41 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter42 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter43 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter44 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter45 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter46 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter47 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter48 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter49 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln139_fu_214_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal j_2_reg_325 : STD_LOGIC_VECTOR (1 downto 0);
    signal j_2_reg_325_pp0_iter1_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal j_2_reg_325_pp0_iter2_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal j_2_reg_325_pp0_iter3_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal j_2_reg_325_pp0_iter4_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal j_2_reg_325_pp0_iter5_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal j_2_reg_325_pp0_iter6_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal j_2_reg_325_pp0_iter7_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal j_2_reg_325_pp0_iter8_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal j_2_reg_325_pp0_iter9_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal j_2_reg_325_pp0_iter10_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal j_2_reg_325_pp0_iter11_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal j_2_reg_325_pp0_iter12_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal j_2_reg_325_pp0_iter13_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal j_2_reg_325_pp0_iter14_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal j_2_reg_325_pp0_iter15_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal j_2_reg_325_pp0_iter16_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal j_2_reg_325_pp0_iter17_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal j_2_reg_325_pp0_iter18_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal j_2_reg_325_pp0_iter19_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal j_2_reg_325_pp0_iter20_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal j_2_reg_325_pp0_iter21_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal j_2_reg_325_pp0_iter22_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal j_2_reg_325_pp0_iter23_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal j_2_reg_325_pp0_iter24_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal j_2_reg_325_pp0_iter25_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal j_2_reg_325_pp0_iter26_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal j_2_reg_325_pp0_iter27_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal j_2_reg_325_pp0_iter28_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal j_2_reg_325_pp0_iter29_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal j_2_reg_325_pp0_iter30_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal j_2_reg_325_pp0_iter31_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal j_2_reg_325_pp0_iter32_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal j_2_reg_325_pp0_iter33_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal j_2_reg_325_pp0_iter34_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal j_2_reg_325_pp0_iter35_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal j_2_reg_325_pp0_iter36_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal j_2_reg_325_pp0_iter37_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal j_2_reg_325_pp0_iter38_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal j_2_reg_325_pp0_iter39_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal j_2_reg_325_pp0_iter40_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal j_2_reg_325_pp0_iter41_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal j_2_reg_325_pp0_iter42_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal j_2_reg_325_pp0_iter43_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal j_2_reg_325_pp0_iter44_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal j_2_reg_325_pp0_iter45_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal j_2_reg_325_pp0_iter46_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal j_2_reg_325_pp0_iter47_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal j_2_reg_325_pp0_iter48_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln139_reg_329 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_reg_329_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_reg_329_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_reg_329_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_reg_329_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_reg_329_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_reg_329_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_reg_329_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_reg_329_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_reg_329_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_reg_329_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_reg_329_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_reg_329_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_reg_329_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_reg_329_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_reg_329_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_reg_329_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_reg_329_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_reg_329_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_reg_329_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_reg_329_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_reg_329_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_reg_329_pp0_iter22_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_reg_329_pp0_iter23_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_reg_329_pp0_iter24_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_reg_329_pp0_iter25_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_reg_329_pp0_iter26_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_reg_329_pp0_iter27_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_reg_329_pp0_iter28_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_reg_329_pp0_iter29_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_reg_329_pp0_iter30_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_reg_329_pp0_iter31_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_reg_329_pp0_iter32_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_reg_329_pp0_iter33_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_reg_329_pp0_iter34_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_reg_329_pp0_iter35_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_reg_329_pp0_iter36_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_reg_329_pp0_iter37_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_reg_329_pp0_iter38_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_reg_329_pp0_iter39_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_reg_329_pp0_iter40_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_reg_329_pp0_iter41_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_reg_329_pp0_iter42_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_reg_329_pp0_iter43_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_reg_329_pp0_iter44_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_reg_329_pp0_iter45_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_reg_329_pp0_iter46_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_reg_329_pp0_iter47_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal id_val_fu_226_p9 : STD_LOGIC_VECTOR (31 downto 0);
    signal iq_val_fu_247_p9 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pown_generic_float_s_fu_155_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_3_reg_343 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage0_11001_ignoreCallOp132 : BOOLEAN;
    signal grp_pown_generic_float_s_fu_174_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_4_reg_348 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage0_11001_ignoreCallOp133 : BOOLEAN;
    signal grp_fu_193_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_assign_2_reg_353 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage0_ignoreCallOp73 : BOOLEAN;
    signal ap_block_pp0_stage0_ignoreCallOp74 : BOOLEAN;
    signal j_fu_76 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal add_ln139_fu_220_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_j_2 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal out_blk_0_0_load38_fu_80 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal grp_fu_197_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter5_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter6_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter7_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter8_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter9_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter10_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter11_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter12_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter13_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter14_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter15_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter16_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter17_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter18_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter19_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter20_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter21_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter22_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter23_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter24_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter25_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter26_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter27_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter28_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter29_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter30_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter31_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter32_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter33_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter34_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter35_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter36_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter37_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter38_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter39_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter40_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter41_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter42_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter43_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter44_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter45_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter46_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter47_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter48_reg : STD_LOGIC;
    signal out_blk_0_1_load45_fu_84 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_blk_0_2_load52_fu_88 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal zext_ln139_fu_210_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal id_val_fu_226_p7 : STD_LOGIC_VECTOR (31 downto 0);
    signal iq_val_fu_247_p7 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal id_val_fu_226_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal id_val_fu_226_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal id_val_fu_226_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal iq_val_fu_247_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal iq_val_fu_247_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal iq_val_fu_247_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component complex_mag_stream_pown_generic_float_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        base_r : IN STD_LOGIC_VECTOR (31 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component complex_mag_stream_fadd_32ns_32ns_32_5_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component complex_mag_stream_fsqrt_32ns_32ns_32_16_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component complex_mag_stream_sparsemux_7_2_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        CASE0 : STD_LOGIC_VECTOR (1 downto 0);
        din0_WIDTH : INTEGER;
        CASE1 : STD_LOGIC_VECTOR (1 downto 0);
        din1_WIDTH : INTEGER;
        CASE2 : STD_LOGIC_VECTOR (1 downto 0);
        din2_WIDTH : INTEGER;
        def_WIDTH : INTEGER;
        sel_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        def : IN STD_LOGIC_VECTOR (31 downto 0);
        sel : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component complex_mag_stream_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    grp_pown_generic_float_s_fu_155 : component complex_mag_stream_pown_generic_float_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        base_r => id_val_fu_226_p9,
        ap_return => grp_pown_generic_float_s_fu_155_ap_return);

    grp_pown_generic_float_s_fu_174 : component complex_mag_stream_pown_generic_float_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        base_r => iq_val_fu_247_p9,
        ap_return => grp_pown_generic_float_s_fu_174_ap_return);

    fadd_32ns_32ns_32_5_full_dsp_1_U29 : component complex_mag_stream_fadd_32ns_32ns_32_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_3_reg_343,
        din1 => tmp_4_reg_348,
        ce => ap_const_logic_1,
        dout => grp_fu_193_p2);

    fsqrt_32ns_32ns_32_16_no_dsp_1_U30 : component complex_mag_stream_fsqrt_32ns_32ns_32_16_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 16,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_0,
        din1 => x_assign_2_reg_353,
        ce => ap_const_logic_1,
        dout => grp_fu_197_p2);

    sparsemux_7_2_32_1_1_U31 : component complex_mag_stream_sparsemux_7_2_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "00",
        din0_WIDTH => 32,
        CASE1 => "01",
        din1_WIDTH => 32,
        CASE2 => "10",
        din2_WIDTH => 32,
        def_WIDTH => 32,
        sel_WIDTH => 2,
        dout_WIDTH => 32)
    port map (
        din0 => id_blk_3,
        din1 => id_blk_4,
        din2 => id_blk_5,
        def => id_val_fu_226_p7,
        sel => ap_sig_allocacmp_j_2,
        dout => id_val_fu_226_p9);

    sparsemux_7_2_32_1_1_U32 : component complex_mag_stream_sparsemux_7_2_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "00",
        din0_WIDTH => 32,
        CASE1 => "01",
        din1_WIDTH => 32,
        CASE2 => "10",
        din2_WIDTH => 32,
        def_WIDTH => 32,
        sel_WIDTH => 2,
        dout_WIDTH => 32)
    port map (
        din0 => iq_blk_3,
        din1 => iq_blk_4,
        din2 => iq_blk_5,
        def => iq_val_fu_247_p7,
        sel => ap_sig_allocacmp_j_2,
        dout => iq_val_fu_247_p9);

    flow_control_loop_pipe_sequential_init_U : component complex_mag_stream_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready_pp0_iter48_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter10 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter11 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter12 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter13 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter14 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter15_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter15 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter16_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter16 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter17_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter17 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter18_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter18 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter19_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter19 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter20_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter20 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter21_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter21 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter22_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter22 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter23_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter23 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter24_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter24 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter25_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter25 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter25 <= ap_enable_reg_pp0_iter24;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter26_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter26 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter26 <= ap_enable_reg_pp0_iter25;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter27_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter27 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter27 <= ap_enable_reg_pp0_iter26;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter28_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter28 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter28 <= ap_enable_reg_pp0_iter27;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter29_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter29 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter29 <= ap_enable_reg_pp0_iter28;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter30_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter30 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter30 <= ap_enable_reg_pp0_iter29;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter31_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter31 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter31 <= ap_enable_reg_pp0_iter30;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter32_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter32 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter32 <= ap_enable_reg_pp0_iter31;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter33_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter33 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter33 <= ap_enable_reg_pp0_iter32;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter34_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter34 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter34 <= ap_enable_reg_pp0_iter33;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter35_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter35 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter35 <= ap_enable_reg_pp0_iter34;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter36_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter36 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter36 <= ap_enable_reg_pp0_iter35;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter37_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter37 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter37 <= ap_enable_reg_pp0_iter36;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter38_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter38 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter38 <= ap_enable_reg_pp0_iter37;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter39_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter39 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter39 <= ap_enable_reg_pp0_iter38;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter40_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter40 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter40 <= ap_enable_reg_pp0_iter39;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter41_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter41 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter41 <= ap_enable_reg_pp0_iter40;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter42_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter42 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter42 <= ap_enable_reg_pp0_iter41;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter43_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter43 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter43 <= ap_enable_reg_pp0_iter42;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter44_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter44 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter44 <= ap_enable_reg_pp0_iter43;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter45_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter45 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter45 <= ap_enable_reg_pp0_iter44;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter46_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter46 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter46 <= ap_enable_reg_pp0_iter45;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter47_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter47 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter47 <= ap_enable_reg_pp0_iter46;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter48_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter48 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter48 <= ap_enable_reg_pp0_iter47;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter49_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter49 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter49 <= ap_enable_reg_pp0_iter48;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;


    j_fu_76_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln139_fu_214_p2 = ap_const_lv1_1))) then 
                    j_fu_76 <= add_ln139_fu_220_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    j_fu_76 <= ap_const_lv2_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
                ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
                ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
                ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
                ap_loop_exit_ready_pp0_iter14_reg <= ap_loop_exit_ready_pp0_iter13_reg;
                ap_loop_exit_ready_pp0_iter15_reg <= ap_loop_exit_ready_pp0_iter14_reg;
                ap_loop_exit_ready_pp0_iter16_reg <= ap_loop_exit_ready_pp0_iter15_reg;
                ap_loop_exit_ready_pp0_iter17_reg <= ap_loop_exit_ready_pp0_iter16_reg;
                ap_loop_exit_ready_pp0_iter18_reg <= ap_loop_exit_ready_pp0_iter17_reg;
                ap_loop_exit_ready_pp0_iter19_reg <= ap_loop_exit_ready_pp0_iter18_reg;
                ap_loop_exit_ready_pp0_iter20_reg <= ap_loop_exit_ready_pp0_iter19_reg;
                ap_loop_exit_ready_pp0_iter21_reg <= ap_loop_exit_ready_pp0_iter20_reg;
                ap_loop_exit_ready_pp0_iter22_reg <= ap_loop_exit_ready_pp0_iter21_reg;
                ap_loop_exit_ready_pp0_iter23_reg <= ap_loop_exit_ready_pp0_iter22_reg;
                ap_loop_exit_ready_pp0_iter24_reg <= ap_loop_exit_ready_pp0_iter23_reg;
                ap_loop_exit_ready_pp0_iter25_reg <= ap_loop_exit_ready_pp0_iter24_reg;
                ap_loop_exit_ready_pp0_iter26_reg <= ap_loop_exit_ready_pp0_iter25_reg;
                ap_loop_exit_ready_pp0_iter27_reg <= ap_loop_exit_ready_pp0_iter26_reg;
                ap_loop_exit_ready_pp0_iter28_reg <= ap_loop_exit_ready_pp0_iter27_reg;
                ap_loop_exit_ready_pp0_iter29_reg <= ap_loop_exit_ready_pp0_iter28_reg;
                ap_loop_exit_ready_pp0_iter30_reg <= ap_loop_exit_ready_pp0_iter29_reg;
                ap_loop_exit_ready_pp0_iter31_reg <= ap_loop_exit_ready_pp0_iter30_reg;
                ap_loop_exit_ready_pp0_iter32_reg <= ap_loop_exit_ready_pp0_iter31_reg;
                ap_loop_exit_ready_pp0_iter33_reg <= ap_loop_exit_ready_pp0_iter32_reg;
                ap_loop_exit_ready_pp0_iter34_reg <= ap_loop_exit_ready_pp0_iter33_reg;
                ap_loop_exit_ready_pp0_iter35_reg <= ap_loop_exit_ready_pp0_iter34_reg;
                ap_loop_exit_ready_pp0_iter36_reg <= ap_loop_exit_ready_pp0_iter35_reg;
                ap_loop_exit_ready_pp0_iter37_reg <= ap_loop_exit_ready_pp0_iter36_reg;
                ap_loop_exit_ready_pp0_iter38_reg <= ap_loop_exit_ready_pp0_iter37_reg;
                ap_loop_exit_ready_pp0_iter39_reg <= ap_loop_exit_ready_pp0_iter38_reg;
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                ap_loop_exit_ready_pp0_iter40_reg <= ap_loop_exit_ready_pp0_iter39_reg;
                ap_loop_exit_ready_pp0_iter41_reg <= ap_loop_exit_ready_pp0_iter40_reg;
                ap_loop_exit_ready_pp0_iter42_reg <= ap_loop_exit_ready_pp0_iter41_reg;
                ap_loop_exit_ready_pp0_iter43_reg <= ap_loop_exit_ready_pp0_iter42_reg;
                ap_loop_exit_ready_pp0_iter44_reg <= ap_loop_exit_ready_pp0_iter43_reg;
                ap_loop_exit_ready_pp0_iter45_reg <= ap_loop_exit_ready_pp0_iter44_reg;
                ap_loop_exit_ready_pp0_iter46_reg <= ap_loop_exit_ready_pp0_iter45_reg;
                ap_loop_exit_ready_pp0_iter47_reg <= ap_loop_exit_ready_pp0_iter46_reg;
                ap_loop_exit_ready_pp0_iter48_reg <= ap_loop_exit_ready_pp0_iter47_reg;
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
                ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
                ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
                ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
                ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
                ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
                icmp_ln139_reg_329_pp0_iter10_reg <= icmp_ln139_reg_329_pp0_iter9_reg;
                icmp_ln139_reg_329_pp0_iter11_reg <= icmp_ln139_reg_329_pp0_iter10_reg;
                icmp_ln139_reg_329_pp0_iter12_reg <= icmp_ln139_reg_329_pp0_iter11_reg;
                icmp_ln139_reg_329_pp0_iter13_reg <= icmp_ln139_reg_329_pp0_iter12_reg;
                icmp_ln139_reg_329_pp0_iter14_reg <= icmp_ln139_reg_329_pp0_iter13_reg;
                icmp_ln139_reg_329_pp0_iter15_reg <= icmp_ln139_reg_329_pp0_iter14_reg;
                icmp_ln139_reg_329_pp0_iter16_reg <= icmp_ln139_reg_329_pp0_iter15_reg;
                icmp_ln139_reg_329_pp0_iter17_reg <= icmp_ln139_reg_329_pp0_iter16_reg;
                icmp_ln139_reg_329_pp0_iter18_reg <= icmp_ln139_reg_329_pp0_iter17_reg;
                icmp_ln139_reg_329_pp0_iter19_reg <= icmp_ln139_reg_329_pp0_iter18_reg;
                icmp_ln139_reg_329_pp0_iter20_reg <= icmp_ln139_reg_329_pp0_iter19_reg;
                icmp_ln139_reg_329_pp0_iter21_reg <= icmp_ln139_reg_329_pp0_iter20_reg;
                icmp_ln139_reg_329_pp0_iter22_reg <= icmp_ln139_reg_329_pp0_iter21_reg;
                icmp_ln139_reg_329_pp0_iter23_reg <= icmp_ln139_reg_329_pp0_iter22_reg;
                icmp_ln139_reg_329_pp0_iter24_reg <= icmp_ln139_reg_329_pp0_iter23_reg;
                icmp_ln139_reg_329_pp0_iter25_reg <= icmp_ln139_reg_329_pp0_iter24_reg;
                icmp_ln139_reg_329_pp0_iter26_reg <= icmp_ln139_reg_329_pp0_iter25_reg;
                icmp_ln139_reg_329_pp0_iter27_reg <= icmp_ln139_reg_329_pp0_iter26_reg;
                icmp_ln139_reg_329_pp0_iter28_reg <= icmp_ln139_reg_329_pp0_iter27_reg;
                icmp_ln139_reg_329_pp0_iter29_reg <= icmp_ln139_reg_329_pp0_iter28_reg;
                icmp_ln139_reg_329_pp0_iter2_reg <= icmp_ln139_reg_329_pp0_iter1_reg;
                icmp_ln139_reg_329_pp0_iter30_reg <= icmp_ln139_reg_329_pp0_iter29_reg;
                icmp_ln139_reg_329_pp0_iter31_reg <= icmp_ln139_reg_329_pp0_iter30_reg;
                icmp_ln139_reg_329_pp0_iter32_reg <= icmp_ln139_reg_329_pp0_iter31_reg;
                icmp_ln139_reg_329_pp0_iter33_reg <= icmp_ln139_reg_329_pp0_iter32_reg;
                icmp_ln139_reg_329_pp0_iter34_reg <= icmp_ln139_reg_329_pp0_iter33_reg;
                icmp_ln139_reg_329_pp0_iter35_reg <= icmp_ln139_reg_329_pp0_iter34_reg;
                icmp_ln139_reg_329_pp0_iter36_reg <= icmp_ln139_reg_329_pp0_iter35_reg;
                icmp_ln139_reg_329_pp0_iter37_reg <= icmp_ln139_reg_329_pp0_iter36_reg;
                icmp_ln139_reg_329_pp0_iter38_reg <= icmp_ln139_reg_329_pp0_iter37_reg;
                icmp_ln139_reg_329_pp0_iter39_reg <= icmp_ln139_reg_329_pp0_iter38_reg;
                icmp_ln139_reg_329_pp0_iter3_reg <= icmp_ln139_reg_329_pp0_iter2_reg;
                icmp_ln139_reg_329_pp0_iter40_reg <= icmp_ln139_reg_329_pp0_iter39_reg;
                icmp_ln139_reg_329_pp0_iter41_reg <= icmp_ln139_reg_329_pp0_iter40_reg;
                icmp_ln139_reg_329_pp0_iter42_reg <= icmp_ln139_reg_329_pp0_iter41_reg;
                icmp_ln139_reg_329_pp0_iter43_reg <= icmp_ln139_reg_329_pp0_iter42_reg;
                icmp_ln139_reg_329_pp0_iter44_reg <= icmp_ln139_reg_329_pp0_iter43_reg;
                icmp_ln139_reg_329_pp0_iter45_reg <= icmp_ln139_reg_329_pp0_iter44_reg;
                icmp_ln139_reg_329_pp0_iter46_reg <= icmp_ln139_reg_329_pp0_iter45_reg;
                icmp_ln139_reg_329_pp0_iter47_reg <= icmp_ln139_reg_329_pp0_iter46_reg;
                icmp_ln139_reg_329_pp0_iter4_reg <= icmp_ln139_reg_329_pp0_iter3_reg;
                icmp_ln139_reg_329_pp0_iter5_reg <= icmp_ln139_reg_329_pp0_iter4_reg;
                icmp_ln139_reg_329_pp0_iter6_reg <= icmp_ln139_reg_329_pp0_iter5_reg;
                icmp_ln139_reg_329_pp0_iter7_reg <= icmp_ln139_reg_329_pp0_iter6_reg;
                icmp_ln139_reg_329_pp0_iter8_reg <= icmp_ln139_reg_329_pp0_iter7_reg;
                icmp_ln139_reg_329_pp0_iter9_reg <= icmp_ln139_reg_329_pp0_iter8_reg;
                j_2_reg_325_pp0_iter10_reg <= j_2_reg_325_pp0_iter9_reg;
                j_2_reg_325_pp0_iter11_reg <= j_2_reg_325_pp0_iter10_reg;
                j_2_reg_325_pp0_iter12_reg <= j_2_reg_325_pp0_iter11_reg;
                j_2_reg_325_pp0_iter13_reg <= j_2_reg_325_pp0_iter12_reg;
                j_2_reg_325_pp0_iter14_reg <= j_2_reg_325_pp0_iter13_reg;
                j_2_reg_325_pp0_iter15_reg <= j_2_reg_325_pp0_iter14_reg;
                j_2_reg_325_pp0_iter16_reg <= j_2_reg_325_pp0_iter15_reg;
                j_2_reg_325_pp0_iter17_reg <= j_2_reg_325_pp0_iter16_reg;
                j_2_reg_325_pp0_iter18_reg <= j_2_reg_325_pp0_iter17_reg;
                j_2_reg_325_pp0_iter19_reg <= j_2_reg_325_pp0_iter18_reg;
                j_2_reg_325_pp0_iter20_reg <= j_2_reg_325_pp0_iter19_reg;
                j_2_reg_325_pp0_iter21_reg <= j_2_reg_325_pp0_iter20_reg;
                j_2_reg_325_pp0_iter22_reg <= j_2_reg_325_pp0_iter21_reg;
                j_2_reg_325_pp0_iter23_reg <= j_2_reg_325_pp0_iter22_reg;
                j_2_reg_325_pp0_iter24_reg <= j_2_reg_325_pp0_iter23_reg;
                j_2_reg_325_pp0_iter25_reg <= j_2_reg_325_pp0_iter24_reg;
                j_2_reg_325_pp0_iter26_reg <= j_2_reg_325_pp0_iter25_reg;
                j_2_reg_325_pp0_iter27_reg <= j_2_reg_325_pp0_iter26_reg;
                j_2_reg_325_pp0_iter28_reg <= j_2_reg_325_pp0_iter27_reg;
                j_2_reg_325_pp0_iter29_reg <= j_2_reg_325_pp0_iter28_reg;
                j_2_reg_325_pp0_iter2_reg <= j_2_reg_325_pp0_iter1_reg;
                j_2_reg_325_pp0_iter30_reg <= j_2_reg_325_pp0_iter29_reg;
                j_2_reg_325_pp0_iter31_reg <= j_2_reg_325_pp0_iter30_reg;
                j_2_reg_325_pp0_iter32_reg <= j_2_reg_325_pp0_iter31_reg;
                j_2_reg_325_pp0_iter33_reg <= j_2_reg_325_pp0_iter32_reg;
                j_2_reg_325_pp0_iter34_reg <= j_2_reg_325_pp0_iter33_reg;
                j_2_reg_325_pp0_iter35_reg <= j_2_reg_325_pp0_iter34_reg;
                j_2_reg_325_pp0_iter36_reg <= j_2_reg_325_pp0_iter35_reg;
                j_2_reg_325_pp0_iter37_reg <= j_2_reg_325_pp0_iter36_reg;
                j_2_reg_325_pp0_iter38_reg <= j_2_reg_325_pp0_iter37_reg;
                j_2_reg_325_pp0_iter39_reg <= j_2_reg_325_pp0_iter38_reg;
                j_2_reg_325_pp0_iter3_reg <= j_2_reg_325_pp0_iter2_reg;
                j_2_reg_325_pp0_iter40_reg <= j_2_reg_325_pp0_iter39_reg;
                j_2_reg_325_pp0_iter41_reg <= j_2_reg_325_pp0_iter40_reg;
                j_2_reg_325_pp0_iter42_reg <= j_2_reg_325_pp0_iter41_reg;
                j_2_reg_325_pp0_iter43_reg <= j_2_reg_325_pp0_iter42_reg;
                j_2_reg_325_pp0_iter44_reg <= j_2_reg_325_pp0_iter43_reg;
                j_2_reg_325_pp0_iter45_reg <= j_2_reg_325_pp0_iter44_reg;
                j_2_reg_325_pp0_iter46_reg <= j_2_reg_325_pp0_iter45_reg;
                j_2_reg_325_pp0_iter47_reg <= j_2_reg_325_pp0_iter46_reg;
                j_2_reg_325_pp0_iter48_reg <= j_2_reg_325_pp0_iter47_reg;
                j_2_reg_325_pp0_iter4_reg <= j_2_reg_325_pp0_iter3_reg;
                j_2_reg_325_pp0_iter5_reg <= j_2_reg_325_pp0_iter4_reg;
                j_2_reg_325_pp0_iter6_reg <= j_2_reg_325_pp0_iter5_reg;
                j_2_reg_325_pp0_iter7_reg <= j_2_reg_325_pp0_iter6_reg;
                j_2_reg_325_pp0_iter8_reg <= j_2_reg_325_pp0_iter7_reg;
                j_2_reg_325_pp0_iter9_reg <= j_2_reg_325_pp0_iter8_reg;
                x_assign_2_reg_353 <= grp_fu_193_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
                icmp_ln139_reg_329 <= icmp_ln139_fu_214_p2;
                icmp_ln139_reg_329_pp0_iter1_reg <= icmp_ln139_reg_329;
                j_2_reg_325 <= ap_sig_allocacmp_j_2;
                j_2_reg_325_pp0_iter1_reg <= j_2_reg_325;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((j_2_reg_325_pp0_iter48_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter49 = ap_const_logic_1))) then
                out_blk_0_0_load38_fu_80 <= grp_fu_197_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((j_2_reg_325_pp0_iter48_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter49 = ap_const_logic_1))) then
                out_blk_0_1_load45_fu_84 <= grp_fu_197_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((j_2_reg_325_pp0_iter48_reg = ap_const_lv2_1)) and not((j_2_reg_325_pp0_iter48_reg = ap_const_lv2_0)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter49 = ap_const_logic_1))) then
                out_blk_0_2_load52_fu_88 <= grp_fu_197_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp132)) then
                tmp_3_reg_343 <= grp_pown_generic_float_s_fu_155_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp133)) then
                tmp_4_reg_348 <= grp_pown_generic_float_s_fu_174_ap_return;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln139_fu_220_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_j_2) + unsigned(ap_const_lv2_1));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_01001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001_ignoreCallOp132 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001_ignoreCallOp133 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_ignoreCallOp73 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_ignoreCallOp74 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln139_fu_214_p2)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln139_fu_214_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_block_pp0_stage0_subdone, ap_loop_exit_ready_pp0_iter48_reg, ap_done_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter48_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_idle_pp0 = ap_const_logic_1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11, ap_enable_reg_pp0_iter12, ap_enable_reg_pp0_iter13, ap_enable_reg_pp0_iter14, ap_enable_reg_pp0_iter15, ap_enable_reg_pp0_iter16, ap_enable_reg_pp0_iter17, ap_enable_reg_pp0_iter18, ap_enable_reg_pp0_iter19, ap_enable_reg_pp0_iter20, ap_enable_reg_pp0_iter21, ap_enable_reg_pp0_iter22, ap_enable_reg_pp0_iter23, ap_enable_reg_pp0_iter24, ap_enable_reg_pp0_iter25, ap_enable_reg_pp0_iter26, ap_enable_reg_pp0_iter27, ap_enable_reg_pp0_iter28, ap_enable_reg_pp0_iter29, ap_enable_reg_pp0_iter30, ap_enable_reg_pp0_iter31, ap_enable_reg_pp0_iter32, ap_enable_reg_pp0_iter33, ap_enable_reg_pp0_iter34, ap_enable_reg_pp0_iter35, ap_enable_reg_pp0_iter36, ap_enable_reg_pp0_iter37, ap_enable_reg_pp0_iter38, ap_enable_reg_pp0_iter39, ap_enable_reg_pp0_iter40, ap_enable_reg_pp0_iter41, ap_enable_reg_pp0_iter42, ap_enable_reg_pp0_iter43, ap_enable_reg_pp0_iter44, ap_enable_reg_pp0_iter45, ap_enable_reg_pp0_iter46, ap_enable_reg_pp0_iter47, ap_enable_reg_pp0_iter48, ap_enable_reg_pp0_iter49)
    begin
        if (((ap_enable_reg_pp0_iter26 = ap_const_logic_0) and (ap_enable_reg_pp0_iter25 = ap_const_logic_0) and (ap_enable_reg_pp0_iter24 = ap_const_logic_0) and (ap_enable_reg_pp0_iter23 = ap_const_logic_0) and (ap_enable_reg_pp0_iter22 = ap_const_logic_0) and (ap_enable_reg_pp0_iter21 = ap_const_logic_0) and (ap_enable_reg_pp0_iter20 = ap_const_logic_0) and (ap_enable_reg_pp0_iter19 = ap_const_logic_0) and (ap_enable_reg_pp0_iter18 = ap_const_logic_0) and (ap_enable_reg_pp0_iter17 = ap_const_logic_0) and (ap_enable_reg_pp0_iter16 = ap_const_logic_0) and (ap_enable_reg_pp0_iter15 = ap_const_logic_0) and (ap_enable_reg_pp0_iter14 = ap_const_logic_0) and (ap_enable_reg_pp0_iter13 = ap_const_logic_0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = 
    ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_enable_reg_pp0_iter49 = ap_const_logic_0) and (ap_enable_reg_pp0_iter48 = ap_const_logic_0) and (ap_enable_reg_pp0_iter47 = ap_const_logic_0) and (ap_enable_reg_pp0_iter46 = ap_const_logic_0) and (ap_enable_reg_pp0_iter45 = ap_const_logic_0) and (ap_enable_reg_pp0_iter44 = ap_const_logic_0) and (ap_enable_reg_pp0_iter43 = ap_const_logic_0) and (ap_enable_reg_pp0_iter42 = ap_const_logic_0) and (ap_enable_reg_pp0_iter41 = ap_const_logic_0) and (ap_enable_reg_pp0_iter40 = ap_const_logic_0) and (ap_enable_reg_pp0_iter39 = ap_const_logic_0) and (ap_enable_reg_pp0_iter38 = ap_const_logic_0) and (ap_enable_reg_pp0_iter37 = ap_const_logic_0) and (ap_enable_reg_pp0_iter36 = ap_const_logic_0) and (ap_enable_reg_pp0_iter35 
    = ap_const_logic_0) and (ap_enable_reg_pp0_iter34 = ap_const_logic_0) and (ap_enable_reg_pp0_iter33 = ap_const_logic_0) and (ap_enable_reg_pp0_iter32 = ap_const_logic_0) and (ap_enable_reg_pp0_iter31 = ap_const_logic_0) and (ap_enable_reg_pp0_iter30 = ap_const_logic_0) and (ap_enable_reg_pp0_iter29 = ap_const_logic_0) and (ap_enable_reg_pp0_iter28 = ap_const_logic_0) and (ap_enable_reg_pp0_iter27 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;
    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_j_2_assign_proc : process(ap_CS_fsm_pp0_stage0, j_fu_76, ap_loop_init, ap_block_pp0_stage0)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_sig_allocacmp_j_2 <= ap_const_lv2_0;
        else 
            ap_sig_allocacmp_j_2 <= j_fu_76;
        end if; 
    end process;

    icmp_ln139_fu_214_p2 <= "1" when (signed(zext_ln139_fu_210_p1) < signed(elements_in_block)) else "0";
    id_val_fu_226_p7 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    iq_val_fu_247_p7 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    out_blk_0_0_load38_out <= out_blk_0_0_load38_fu_80;

    out_blk_0_0_load38_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln139_reg_329_pp0_iter47_reg, ap_loop_exit_ready_pp0_iter48_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter48_reg = ap_const_logic_1) and (icmp_ln139_reg_329_pp0_iter47_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            out_blk_0_0_load38_out_ap_vld <= ap_const_logic_1;
        else 
            out_blk_0_0_load38_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    out_blk_0_1_load45_out <= out_blk_0_1_load45_fu_84;

    out_blk_0_1_load45_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln139_reg_329_pp0_iter47_reg, ap_loop_exit_ready_pp0_iter48_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter48_reg = ap_const_logic_1) and (icmp_ln139_reg_329_pp0_iter47_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            out_blk_0_1_load45_out_ap_vld <= ap_const_logic_1;
        else 
            out_blk_0_1_load45_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    out_blk_0_2_load52_out <= out_blk_0_2_load52_fu_88;

    out_blk_0_2_load52_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln139_reg_329_pp0_iter47_reg, ap_loop_exit_ready_pp0_iter48_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter48_reg = ap_const_logic_1) and (icmp_ln139_reg_329_pp0_iter47_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            out_blk_0_2_load52_out_ap_vld <= ap_const_logic_1;
        else 
            out_blk_0_2_load52_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    zext_ln139_fu_210_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_sig_allocacmp_j_2),3));
end behav;
