$comment
	File created using the following command:
		vcd file Control.msim.vcd -direction
$end
$date
	Sun Jun 09 22:38:47 2024
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module Control_vlg_vec_tst $end
$var reg 8 ! A [7:0] $end
$var reg 1 " Clock $end
$var reg 1 # Found $end
$var reg 1 $ Less_Or_Greather $end
$var reg 1 % Start $end
$var reg 1 & aReset $end
$var wire 1 ' A_out [7] $end
$var wire 1 ( A_out [6] $end
$var wire 1 ) A_out [5] $end
$var wire 1 * A_out [4] $end
$var wire 1 + A_out [3] $end
$var wire 1 , A_out [2] $end
$var wire 1 - A_out [1] $end
$var wire 1 . A_out [0] $end
$var wire 1 / Done $end
$var wire 1 0 M [4] $end
$var wire 1 1 M [3] $end
$var wire 1 2 M [2] $end
$var wire 1 3 M [1] $end
$var wire 1 4 M [0] $end

$scope module i1 $end
$var wire 1 5 gnd $end
$var wire 1 6 vcc $end
$var wire 1 7 unknown $end
$var tri1 1 8 devclrn $end
$var tri1 1 9 devpor $end
$var tri1 1 : devoe $end
$var wire 1 ; ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 < Clock~input_o $end
$var wire 1 = Clock~inputCLKENA0_outclk $end
$var wire 1 > Less_Or_Greather~input_o $end
$var wire 1 ? Found~input_o $end
$var wire 1 @ Start~input_o $end
$var wire 1 A Selector0~0_combout $end
$var wire 1 B aReset~input_o $end
$var wire 1 C state.S1~q $end
$var wire 1 D Selector1~0_combout $end
$var wire 1 E state.S2~q $end
$var wire 1 F Selector2~0_combout $end
$var wire 1 G state.S3~q $end
$var wire 1 H M[4]~reg0DUPLICATE_q $end
$var wire 1 I M[2]~reg0_q $end
$var wire 1 J M[1]~reg0DUPLICATE_q $end
$var wire 1 K Selector3~0_combout $end
$var wire 1 L Selector3~1_combout $end
$var wire 1 M Add1~1_combout $end
$var wire 1 N Selector4~0_combout $end
$var wire 1 O Selector10~0_combout $end
$var wire 1 P R[4]~0_combout $end
$var wire 1 Q Selector11~0_combout $end
$var wire 1 R Selector12~0_combout $end
$var wire 1 S Selector7~0_combout $end
$var wire 1 T Add0~22_cout $end
$var wire 1 U Add0~2 $end
$var wire 1 V Add0~6 $end
$var wire 1 W Add0~10 $end
$var wire 1 X Add0~14 $end
$var wire 1 Y Add0~17_sumout $end
$var wire 1 Z M[4]~reg0_q $end
$var wire 1 [ M[3]~reg0DUPLICATE_q $end
$var wire 1 \ Selector8~0_combout $end
$var wire 1 ] Add0~13_sumout $end
$var wire 1 ^ M[3]~reg0_q $end
$var wire 1 _ Selector9~0_combout $end
$var wire 1 ` Add0~9_sumout $end
$var wire 1 a M[2]~reg0DUPLICATE_q $end
$var wire 1 b Add1~0_combout $end
$var wire 1 c Selector5~0_combout $end
$var wire 1 d Add0~5_sumout $end
$var wire 1 e M[1]~reg0_q $end
$var wire 1 f Selector6~0_combout $end
$var wire 1 g Add0~1_sumout $end
$var wire 1 h M[0]~reg0_q $end
$var wire 1 i A[0]~input_o $end
$var wire 1 j A_out[0]~reg0feeder_combout $end
$var wire 1 k A_out[0]~reg0_q $end
$var wire 1 l A[1]~input_o $end
$var wire 1 m A_out[1]~reg0_q $end
$var wire 1 n A[2]~input_o $end
$var wire 1 o A_out[2]~reg0feeder_combout $end
$var wire 1 p A_out[2]~reg0_q $end
$var wire 1 q A[3]~input_o $end
$var wire 1 r A_out[3]~reg0_q $end
$var wire 1 s A[4]~input_o $end
$var wire 1 t A_out[4]~reg0feeder_combout $end
$var wire 1 u A_out[4]~reg0_q $end
$var wire 1 v A[5]~input_o $end
$var wire 1 w A_out[5]~reg0feeder_combout $end
$var wire 1 x A_out[5]~reg0_q $end
$var wire 1 y A[6]~input_o $end
$var wire 1 z A_out[6]~reg0_q $end
$var wire 1 { A[7]~input_o $end
$var wire 1 | A_out[7]~reg0feeder_combout $end
$var wire 1 } A_out[7]~reg0_q $end
$var wire 1 ~ Selector18~0_combout $end
$var wire 1 !! Done~reg0_q $end
$var wire 1 "! L [4] $end
$var wire 1 #! L [3] $end
$var wire 1 $! L [2] $end
$var wire 1 %! L [1] $end
$var wire 1 &! L [0] $end
$var wire 1 '! R [4] $end
$var wire 1 (! R [3] $end
$var wire 1 )! R [2] $end
$var wire 1 *! R [1] $end
$var wire 1 +! R [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b11 !
0"
0#
0$
0%
0&
0.
0-
0,
0+
0*
0)
0(
0'
0/
04
03
02
01
00
05
16
x7
18
19
1:
0;
0<
0=
0>
0?
0@
0A
0B
0C
0D
0E
0F
0G
0H
0I
0J
0K
0L
0M
0N
1O
1P
1Q
1R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
1\
0]
0^
1_
0`
0a
0b
0c
0d
0e
0f
0g
0h
1i
1j
0k
1l
0m
0n
0o
0p
0q
0r
0s
0t
0u
0v
0w
0x
0y
0z
0{
0|
0}
0~
0!!
0&!
0%!
0$!
0#!
0"!
0+!
0*!
0)!
0(!
0'!
$end
#2500
1"
1<
1=
1(!
1'!
1+!
1*!
1)!
1m
1k
1.
1-
1d
1g
1]
1`
#5000
0"
0<
0=
#7500
1"
1<
1=
1e
1a
1^
1h
1[
1J
1I
12
13
11
14
1K
#10000
1%
1&
0"
1@
1B
0<
0=
1D
1A
#12500
1"
1<
1=
1E
1C
0\
0R
#15000
0"
0<
0=
#17500
1"
1<
1=
0'!
0+!
0]
#20000
0"
0<
0=
#22500
1"
1<
1=
0^
0[
01
1M
0K
0_
#25000
0"
0<
0=
#27500
1"
1<
1=
0(!
0`
#30000
0"
0<
0=
#32500
1"
1<
1=
0a
0I
02
1b
0M
0O
#35000
0"
0<
0=
#37500
1"
1<
1=
0)!
0d
#40000
0"
0<
0=
#42500
1"
1<
1=
0e
0J
03
0b
0Q
#45000
0"
0<
0=
#47500
1"
1<
1=
0*!
0g
#50000
0"
0<
0=
#52500
1"
1<
1=
0h
04
1_
1\
1R
1Q
1O
#55000
0"
0<
0=
#57500
1"
1<
1=
1(!
1'!
1+!
1*!
1)!
1d
1g
1]
1`
#60000
0"
0<
0=
#62500
1"
1<
1=
1e
1a
1^
1h
1[
1J
1I
12
13
11
14
1K
0\
0R
#65000
0"
0<
0=
#67500
1"
1<
1=
0'!
0+!
0]
#70000
0"
0<
0=
#72500
1"
1<
1=
0^
0[
01
1M
0K
0_
#75000
0"
0<
0=
#77500
1"
1<
1=
0(!
0`
#80000
0"
0<
0=
#82500
1"
1<
1=
0a
0I
02
1b
0M
0O
#85000
0"
0<
0=
#87500
1"
1<
1=
0)!
0d
#90000
0"
0<
0=
#92500
1"
1<
1=
0e
0J
03
0b
0Q
#95000
0"
0<
0=
#97500
1"
1<
1=
0*!
0g
#100000
