<profile>
    <ReportVersion>
        <Version>2023.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>virtexuplus</ProductFamily>
        <Part>xcu200-fsgd2104-2-e</Part>
        <TopModelName>Cnn</TopModelName>
        <TargetClockPeriod>4.00</TargetClockPeriod>
        <ClockUncertainty>1.08</ClockUncertainty>
        <FlowTarget>vitis</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>4652419427</Best-caseLatency>
            <Average-caseLatency>4652419427</Average-caseLatency>
            <Worst-caseLatency>4652419427</Worst-caseLatency>
            <Best-caseRealTimeLatency>18.610 sec</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>18.610 sec</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>18.610 sec</Worst-caseRealTimeLatency>
            <Interval-min>4652419428</Interval-min>
            <Interval-max>4652419428</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <merlinL7>
                <Slack>2.92</Slack>
                <TripCount>256</TripCount>
                <Latency>4650780929</Latency>
                <AbsoluteTimeLatency>18603123716</AbsoluteTimeLatency>
                <IterationLatency>18167113</IterationLatency>
                <InstanceList/>
                <merlinL6>
                    <Slack>2.92</Slack>
                    <TripCount>256</TripCount>
                    <Latency>18167040</Latency>
                    <AbsoluteTimeLatency>72668160</AbsoluteTimeLatency>
                    <IterationLatency>70965</IterationLatency>
                    <InstanceList/>
                    <merlinL5>
                        <Slack>2.92</Slack>
                        <TripCount>7</TripCount>
                        <Latency>57897</Latency>
                        <AbsoluteTimeLatency>231588</AbsoluteTimeLatency>
                        <IterationLatency>8271</IterationLatency>
                        <InstanceList/>
                    </merlinL5>
                </merlinL6>
            </merlinL7>
        </SummaryOfLoopLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:78</SourceLocation>
            <SummaryOfLoopViolations>
                <merlinL7>
                    <Name>merlinL7</Name>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:78</SourceLocation>
                    <merlinL6>
                        <Name>merlinL6</Name>
                        <IssueType>-</IssueType>
                        <ViolationType>-</ViolationType>
                        <SourceLocation>/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:84</SourceLocation>
                        <merlinL5>
                            <Name>merlinL5</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:94</SourceLocation>
                        </merlinL5>
                    </merlinL6>
                </merlinL7>
            </SummaryOfLoopViolations>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>3306</BRAM_18K>
            <DSP>206</DSP>
            <FF>54182</FF>
            <LUT>47787</LUT>
            <URAM>25</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>4320</BRAM_18K>
            <DSP>6840</DSP>
            <FF>2364480</FF>
            <LUT>1182240</LUT>
            <URAM>960</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>6</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>6</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>Cnn</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>Cnn</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>Cnn</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_Cnn_128_0_AWVALID</name>
            <Object>merlin_gmem_Cnn_128_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_Cnn_128_0_AWREADY</name>
            <Object>merlin_gmem_Cnn_128_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_Cnn_128_0_AWADDR</name>
            <Object>merlin_gmem_Cnn_128_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_Cnn_128_0_AWID</name>
            <Object>merlin_gmem_Cnn_128_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_Cnn_128_0_AWLEN</name>
            <Object>merlin_gmem_Cnn_128_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_Cnn_128_0_AWSIZE</name>
            <Object>merlin_gmem_Cnn_128_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_Cnn_128_0_AWBURST</name>
            <Object>merlin_gmem_Cnn_128_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_Cnn_128_0_AWLOCK</name>
            <Object>merlin_gmem_Cnn_128_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_Cnn_128_0_AWCACHE</name>
            <Object>merlin_gmem_Cnn_128_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_Cnn_128_0_AWPROT</name>
            <Object>merlin_gmem_Cnn_128_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_Cnn_128_0_AWQOS</name>
            <Object>merlin_gmem_Cnn_128_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_Cnn_128_0_AWREGION</name>
            <Object>merlin_gmem_Cnn_128_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_Cnn_128_0_AWUSER</name>
            <Object>merlin_gmem_Cnn_128_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_Cnn_128_0_WVALID</name>
            <Object>merlin_gmem_Cnn_128_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_Cnn_128_0_WREADY</name>
            <Object>merlin_gmem_Cnn_128_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_Cnn_128_0_WDATA</name>
            <Object>merlin_gmem_Cnn_128_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_Cnn_128_0_WSTRB</name>
            <Object>merlin_gmem_Cnn_128_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_Cnn_128_0_WLAST</name>
            <Object>merlin_gmem_Cnn_128_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_Cnn_128_0_WID</name>
            <Object>merlin_gmem_Cnn_128_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_Cnn_128_0_WUSER</name>
            <Object>merlin_gmem_Cnn_128_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_Cnn_128_0_ARVALID</name>
            <Object>merlin_gmem_Cnn_128_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_Cnn_128_0_ARREADY</name>
            <Object>merlin_gmem_Cnn_128_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_Cnn_128_0_ARADDR</name>
            <Object>merlin_gmem_Cnn_128_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_Cnn_128_0_ARID</name>
            <Object>merlin_gmem_Cnn_128_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_Cnn_128_0_ARLEN</name>
            <Object>merlin_gmem_Cnn_128_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_Cnn_128_0_ARSIZE</name>
            <Object>merlin_gmem_Cnn_128_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_Cnn_128_0_ARBURST</name>
            <Object>merlin_gmem_Cnn_128_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_Cnn_128_0_ARLOCK</name>
            <Object>merlin_gmem_Cnn_128_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_Cnn_128_0_ARCACHE</name>
            <Object>merlin_gmem_Cnn_128_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_Cnn_128_0_ARPROT</name>
            <Object>merlin_gmem_Cnn_128_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_Cnn_128_0_ARQOS</name>
            <Object>merlin_gmem_Cnn_128_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_Cnn_128_0_ARREGION</name>
            <Object>merlin_gmem_Cnn_128_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_Cnn_128_0_ARUSER</name>
            <Object>merlin_gmem_Cnn_128_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_Cnn_128_0_RVALID</name>
            <Object>merlin_gmem_Cnn_128_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_Cnn_128_0_RREADY</name>
            <Object>merlin_gmem_Cnn_128_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_Cnn_128_0_RDATA</name>
            <Object>merlin_gmem_Cnn_128_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_Cnn_128_0_RLAST</name>
            <Object>merlin_gmem_Cnn_128_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_Cnn_128_0_RID</name>
            <Object>merlin_gmem_Cnn_128_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_Cnn_128_0_RUSER</name>
            <Object>merlin_gmem_Cnn_128_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_Cnn_128_0_RRESP</name>
            <Object>merlin_gmem_Cnn_128_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_Cnn_128_0_BVALID</name>
            <Object>merlin_gmem_Cnn_128_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_Cnn_128_0_BREADY</name>
            <Object>merlin_gmem_Cnn_128_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_Cnn_128_0_BRESP</name>
            <Object>merlin_gmem_Cnn_128_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_Cnn_128_0_BID</name>
            <Object>merlin_gmem_Cnn_128_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_Cnn_128_0_BUSER</name>
            <Object>merlin_gmem_Cnn_128_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_Cnn_32_0_AWVALID</name>
            <Object>merlin_gmem_Cnn_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_Cnn_32_0_AWREADY</name>
            <Object>merlin_gmem_Cnn_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_Cnn_32_0_AWADDR</name>
            <Object>merlin_gmem_Cnn_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_Cnn_32_0_AWID</name>
            <Object>merlin_gmem_Cnn_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_Cnn_32_0_AWLEN</name>
            <Object>merlin_gmem_Cnn_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_Cnn_32_0_AWSIZE</name>
            <Object>merlin_gmem_Cnn_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_Cnn_32_0_AWBURST</name>
            <Object>merlin_gmem_Cnn_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_Cnn_32_0_AWLOCK</name>
            <Object>merlin_gmem_Cnn_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_Cnn_32_0_AWCACHE</name>
            <Object>merlin_gmem_Cnn_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_Cnn_32_0_AWPROT</name>
            <Object>merlin_gmem_Cnn_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_Cnn_32_0_AWQOS</name>
            <Object>merlin_gmem_Cnn_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_Cnn_32_0_AWREGION</name>
            <Object>merlin_gmem_Cnn_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_Cnn_32_0_AWUSER</name>
            <Object>merlin_gmem_Cnn_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_Cnn_32_0_WVALID</name>
            <Object>merlin_gmem_Cnn_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_Cnn_32_0_WREADY</name>
            <Object>merlin_gmem_Cnn_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_Cnn_32_0_WDATA</name>
            <Object>merlin_gmem_Cnn_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_Cnn_32_0_WSTRB</name>
            <Object>merlin_gmem_Cnn_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_Cnn_32_0_WLAST</name>
            <Object>merlin_gmem_Cnn_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_Cnn_32_0_WID</name>
            <Object>merlin_gmem_Cnn_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_Cnn_32_0_WUSER</name>
            <Object>merlin_gmem_Cnn_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_Cnn_32_0_ARVALID</name>
            <Object>merlin_gmem_Cnn_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_Cnn_32_0_ARREADY</name>
            <Object>merlin_gmem_Cnn_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_Cnn_32_0_ARADDR</name>
            <Object>merlin_gmem_Cnn_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_Cnn_32_0_ARID</name>
            <Object>merlin_gmem_Cnn_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_Cnn_32_0_ARLEN</name>
            <Object>merlin_gmem_Cnn_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_Cnn_32_0_ARSIZE</name>
            <Object>merlin_gmem_Cnn_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_Cnn_32_0_ARBURST</name>
            <Object>merlin_gmem_Cnn_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_Cnn_32_0_ARLOCK</name>
            <Object>merlin_gmem_Cnn_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_Cnn_32_0_ARCACHE</name>
            <Object>merlin_gmem_Cnn_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_Cnn_32_0_ARPROT</name>
            <Object>merlin_gmem_Cnn_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_Cnn_32_0_ARQOS</name>
            <Object>merlin_gmem_Cnn_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_Cnn_32_0_ARREGION</name>
            <Object>merlin_gmem_Cnn_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_Cnn_32_0_ARUSER</name>
            <Object>merlin_gmem_Cnn_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_Cnn_32_0_RVALID</name>
            <Object>merlin_gmem_Cnn_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_Cnn_32_0_RREADY</name>
            <Object>merlin_gmem_Cnn_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_Cnn_32_0_RDATA</name>
            <Object>merlin_gmem_Cnn_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_Cnn_32_0_RLAST</name>
            <Object>merlin_gmem_Cnn_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_Cnn_32_0_RID</name>
            <Object>merlin_gmem_Cnn_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_Cnn_32_0_RUSER</name>
            <Object>merlin_gmem_Cnn_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_Cnn_32_0_RRESP</name>
            <Object>merlin_gmem_Cnn_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_Cnn_32_0_BVALID</name>
            <Object>merlin_gmem_Cnn_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_Cnn_32_0_BREADY</name>
            <Object>merlin_gmem_Cnn_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_Cnn_32_0_BRESP</name>
            <Object>merlin_gmem_Cnn_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_Cnn_32_0_BID</name>
            <Object>merlin_gmem_Cnn_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_Cnn_32_0_BUSER</name>
            <Object>merlin_gmem_Cnn_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_Cnn_512_merlin_output_AWVALID</name>
            <Object>merlin_gmem_Cnn_512_merlin_output</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_Cnn_512_merlin_output_AWREADY</name>
            <Object>merlin_gmem_Cnn_512_merlin_output</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_Cnn_512_merlin_output_AWADDR</name>
            <Object>merlin_gmem_Cnn_512_merlin_output</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_Cnn_512_merlin_output_AWID</name>
            <Object>merlin_gmem_Cnn_512_merlin_output</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_Cnn_512_merlin_output_AWLEN</name>
            <Object>merlin_gmem_Cnn_512_merlin_output</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_Cnn_512_merlin_output_AWSIZE</name>
            <Object>merlin_gmem_Cnn_512_merlin_output</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_Cnn_512_merlin_output_AWBURST</name>
            <Object>merlin_gmem_Cnn_512_merlin_output</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_Cnn_512_merlin_output_AWLOCK</name>
            <Object>merlin_gmem_Cnn_512_merlin_output</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_Cnn_512_merlin_output_AWCACHE</name>
            <Object>merlin_gmem_Cnn_512_merlin_output</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_Cnn_512_merlin_output_AWPROT</name>
            <Object>merlin_gmem_Cnn_512_merlin_output</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_Cnn_512_merlin_output_AWQOS</name>
            <Object>merlin_gmem_Cnn_512_merlin_output</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_Cnn_512_merlin_output_AWREGION</name>
            <Object>merlin_gmem_Cnn_512_merlin_output</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_Cnn_512_merlin_output_AWUSER</name>
            <Object>merlin_gmem_Cnn_512_merlin_output</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_Cnn_512_merlin_output_WVALID</name>
            <Object>merlin_gmem_Cnn_512_merlin_output</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_Cnn_512_merlin_output_WREADY</name>
            <Object>merlin_gmem_Cnn_512_merlin_output</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_Cnn_512_merlin_output_WDATA</name>
            <Object>merlin_gmem_Cnn_512_merlin_output</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_Cnn_512_merlin_output_WSTRB</name>
            <Object>merlin_gmem_Cnn_512_merlin_output</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_Cnn_512_merlin_output_WLAST</name>
            <Object>merlin_gmem_Cnn_512_merlin_output</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_Cnn_512_merlin_output_WID</name>
            <Object>merlin_gmem_Cnn_512_merlin_output</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_Cnn_512_merlin_output_WUSER</name>
            <Object>merlin_gmem_Cnn_512_merlin_output</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_Cnn_512_merlin_output_ARVALID</name>
            <Object>merlin_gmem_Cnn_512_merlin_output</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_Cnn_512_merlin_output_ARREADY</name>
            <Object>merlin_gmem_Cnn_512_merlin_output</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_Cnn_512_merlin_output_ARADDR</name>
            <Object>merlin_gmem_Cnn_512_merlin_output</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_Cnn_512_merlin_output_ARID</name>
            <Object>merlin_gmem_Cnn_512_merlin_output</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_Cnn_512_merlin_output_ARLEN</name>
            <Object>merlin_gmem_Cnn_512_merlin_output</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_Cnn_512_merlin_output_ARSIZE</name>
            <Object>merlin_gmem_Cnn_512_merlin_output</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_Cnn_512_merlin_output_ARBURST</name>
            <Object>merlin_gmem_Cnn_512_merlin_output</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_Cnn_512_merlin_output_ARLOCK</name>
            <Object>merlin_gmem_Cnn_512_merlin_output</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_Cnn_512_merlin_output_ARCACHE</name>
            <Object>merlin_gmem_Cnn_512_merlin_output</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_Cnn_512_merlin_output_ARPROT</name>
            <Object>merlin_gmem_Cnn_512_merlin_output</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_Cnn_512_merlin_output_ARQOS</name>
            <Object>merlin_gmem_Cnn_512_merlin_output</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_Cnn_512_merlin_output_ARREGION</name>
            <Object>merlin_gmem_Cnn_512_merlin_output</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_Cnn_512_merlin_output_ARUSER</name>
            <Object>merlin_gmem_Cnn_512_merlin_output</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_Cnn_512_merlin_output_RVALID</name>
            <Object>merlin_gmem_Cnn_512_merlin_output</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_Cnn_512_merlin_output_RREADY</name>
            <Object>merlin_gmem_Cnn_512_merlin_output</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_Cnn_512_merlin_output_RDATA</name>
            <Object>merlin_gmem_Cnn_512_merlin_output</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_Cnn_512_merlin_output_RLAST</name>
            <Object>merlin_gmem_Cnn_512_merlin_output</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_Cnn_512_merlin_output_RID</name>
            <Object>merlin_gmem_Cnn_512_merlin_output</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_Cnn_512_merlin_output_RUSER</name>
            <Object>merlin_gmem_Cnn_512_merlin_output</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_Cnn_512_merlin_output_RRESP</name>
            <Object>merlin_gmem_Cnn_512_merlin_output</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_Cnn_512_merlin_output_BVALID</name>
            <Object>merlin_gmem_Cnn_512_merlin_output</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_Cnn_512_merlin_output_BREADY</name>
            <Object>merlin_gmem_Cnn_512_merlin_output</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_Cnn_512_merlin_output_BRESP</name>
            <Object>merlin_gmem_Cnn_512_merlin_output</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_Cnn_512_merlin_output_BID</name>
            <Object>merlin_gmem_Cnn_512_merlin_output</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_Cnn_512_merlin_output_BUSER</name>
            <Object>merlin_gmem_Cnn_512_merlin_output</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="4">
            <ModuleName>Cnn</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_merlin_memcpy_0_1_fu_769</InstName>
                    <ModuleName>merlin_memcpy_0_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>769</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_merlin_memcpy_0_1_Pipeline_merlinL0_fu_99</InstName>
                            <ModuleName>merlin_memcpy_0_1_Pipeline_merlinL0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>99</ID>
                            <BindInstances>i_2_fu_556_p2 add_ln39_fu_575_p2 add_ln39_1_fu_702_p2 add_ln39_2_fu_718_p2 add_ln30_fu_620_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>grp_Cnn_Pipeline_L2_fu_801</InstName>
                    <ModuleName>Cnn_Pipeline_L2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>801</ID>
                    <BindInstances>i_6_fu_1181_p2 mul_64ns_66ns_129_5_1_U57 mul_12s_7ns_12_1_1_U64 sub_ln1342_fu_1436_p2 mul_64ns_66ns_129_5_1_U58 add_ln1391_fu_1406_p2 sub_ln56_fu_1453_p2 mul_64ns_66ns_129_5_1_U59 add_ln1391_1_fu_1411_p2 mul_64ns_66ns_129_5_1_U60 add_ln1391_2_fu_1416_p2 mul_64ns_66ns_129_5_1_U61 add_ln1391_3_fu_1421_p2 index2_7_fu_1308_p2 index1_7_fu_1314_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_Cnn_Pipeline_L22_fu_833</InstName>
                    <ModuleName>Cnn_Pipeline_L22</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>833</ID>
                    <BindInstances>i_5_fu_407_p2 index2_fu_702_p2 index1_fu_708_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_Cnn_Pipeline_merlinL4_merlinL3_fu_856</InstName>
                    <ModuleName>Cnn_Pipeline_merlinL4_merlinL3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>856</ID>
                    <BindInstances>add_ln105_1_fu_7086_p2 add_ln105_fu_7098_p2 grp_fu_7173_p0 empty_150_fu_7184_p2 empty_151_fu_7189_p2 empty_152_fu_7194_p2 empty_153_fu_7199_p2 mul_8ns_10ns_17_1_1_U200 mul_6ns_7ns_12_1_1_U205 mul_8ns_10ns_17_1_1_U201 mul_6ns_7ns_12_1_1_U206 mul_8ns_10ns_17_1_1_U202 mul_6ns_7ns_12_1_1_U207 mul_8ns_10ns_17_1_1_U203 mul_6ns_7ns_12_1_1_U208 mul_8ns_10ns_17_1_1_U204 mul_6ns_7ns_12_1_1_U209 add_ln111_fu_7352_p2 add_ln111_1_fu_7357_p2 add_ln111_2_fu_7362_p2 add_ln111_3_fu_7134_p2 mul_8ns_10ns_17_1_1_U210 add_ln136_fu_7472_p2 add_ln136_1_fu_7506_p2 add_ln136_2_fu_7511_p2 add_ln136_3_fu_7545_p2 add_ln136_4_fu_7579_p2 fmul_32ns_32ns_32_4_max_dsp_1_U138 mul_8ns_10ns_17_1_1_U211 add_ln136_5_fu_7587_p2 add_ln136_6_fu_7621_p2 add_ln136_7_fu_7655_p2 add_ln136_8_fu_7689_p2 add_ln136_9_fu_7723_p2 fmul_32ns_32ns_32_4_max_dsp_1_U139 mul_8ns_10ns_17_1_1_U212 add_ln136_10_fu_7760_p2 add_ln136_11_fu_7765_p2 add_ln136_12_fu_7799_p2 add_ln136_13_fu_7833_p2 add_ln136_14_fu_7867_p2 fmul_32ns_32ns_32_4_max_dsp_1_U158 mul_8ns_10ns_17_1_1_U213 add_ln136_15_fu_7875_p2 add_ln136_16_fu_7909_p2 add_ln136_17_fu_7943_p2 add_ln136_18_fu_7977_p2 add_ln136_19_fu_7982_p2 fmul_32ns_32ns_32_4_max_dsp_1_U140 mul_8ns_10ns_17_1_1_U214 add_ln136_20_fu_8019_p2 add_ln136_21_fu_8053_p2 add_ln136_22_fu_8087_p2 add_ln136_23_fu_8121_p2 add_ln136_24_fu_8155_p2 fmul_32ns_32ns_32_4_max_dsp_1_U141 fmul_32ns_32ns_32_4_max_dsp_1_U159 fmul_32ns_32ns_32_4_max_dsp_1_U142 fmul_32ns_32ns_32_4_max_dsp_1_U143 fmul_32ns_32ns_32_4_max_dsp_1_U144 fmul_32ns_32ns_32_4_max_dsp_1_U145 fmul_32ns_32ns_32_4_max_dsp_1_U146 fmul_32ns_32ns_32_4_max_dsp_1_U147 fmul_32ns_32ns_32_4_max_dsp_1_U148 fmul_32ns_32ns_32_4_max_dsp_1_U149 fmul_32ns_32ns_32_4_max_dsp_1_U150 fmul_32ns_32ns_32_4_max_dsp_1_U151 fmul_32ns_32ns_32_4_max_dsp_1_U152 fmul_32ns_32ns_32_4_max_dsp_1_U153 fmul_32ns_32ns_32_4_max_dsp_1_U160 fmul_32ns_32ns_32_4_max_dsp_1_U154 fmul_32ns_32ns_32_4_max_dsp_1_U161 fmul_32ns_32ns_32_4_max_dsp_1_U155 fmul_32ns_32ns_32_4_max_dsp_1_U162 fmul_32ns_32ns_32_4_max_dsp_1_U156 fmul_32ns_32ns_32_4_max_dsp_1_U157 fadd_32ns_32ns_32_7_full_dsp_1_U113 fadd_32ns_32ns_32_7_full_dsp_1_U123 fadd_32ns_32ns_32_7_full_dsp_1_U114 fadd_32ns_32ns_32_7_full_dsp_1_U124 fadd_32ns_32ns_32_7_full_dsp_1_U131 fadd_32ns_32ns_32_7_full_dsp_1_U115 fadd_32ns_32ns_32_7_full_dsp_1_U125 fadd_32ns_32ns_32_7_full_dsp_1_U116 fadd_32ns_32ns_32_7_full_dsp_1_U117 fadd_32ns_32ns_32_7_full_dsp_1_U126 fadd_32ns_32ns_32_7_full_dsp_1_U132 fadd_32ns_32ns_32_7_full_dsp_1_U135 fadd_32ns_32ns_32_7_full_dsp_1_U118 fadd_32ns_32ns_32_7_full_dsp_1_U127 fadd_32ns_32ns_32_7_full_dsp_1_U119 fadd_32ns_32ns_32_7_full_dsp_1_U128 fadd_32ns_32ns_32_7_full_dsp_1_U133 fadd_32ns_32ns_32_7_full_dsp_1_U120 fadd_32ns_32ns_32_7_full_dsp_1_U129 fadd_32ns_32ns_32_7_full_dsp_1_U121 fadd_32ns_32ns_32_7_full_dsp_1_U122 fadd_32ns_32ns_32_7_full_dsp_1_U130 fadd_32ns_32ns_32_7_full_dsp_1_U134 fadd_32ns_32ns_32_7_full_dsp_1_U136 fadd_32ns_32ns_32_7_full_dsp_1_U137</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_Cnn_Pipeline_L3_fu_927</InstName>
                    <ModuleName>Cnn_Pipeline_L3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>927</ID>
                    <BindInstances>sub_ln1500_fu_381_p2 i_4_fu_393_p2 add_ln1500_fu_406_p2 index2_2_fu_438_p2 index1_1_fu_444_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>weight_8_0_buf_U weight_8_0_buf_1_U weight_8_0_buf_2_U weight_8_0_buf_3_U weight_8_0_buf_4_U weight_8_0_buf_5_U weight_8_0_buf_6_U weight_8_0_buf_7_U weight_8_0_buf_8_U weight_8_0_buf_9_U weight_8_0_buf_10_U weight_8_0_buf_11_U weight_8_0_buf_12_U weight_8_0_buf_13_U weight_8_0_buf_14_U weight_8_0_buf_15_U weight_8_0_buf_16_U weight_8_0_buf_17_U weight_8_0_buf_18_U weight_8_0_buf_19_U weight_8_0_buf_20_U weight_8_0_buf_21_U weight_8_0_buf_22_U weight_8_0_buf_23_U weight_8_0_buf_24_U merlin_input_8_0_buf_U merlin_input_8_0_buf_25_U merlin_input_8_0_buf_26_U merlin_input_8_0_buf_27_U merlin_input_8_0_buf_28_U merlin_input_8_0_buf_29_U merlin_input_8_0_buf_30_U merlin_input_8_0_buf_31_U merlin_input_8_0_buf_32_U merlin_input_8_0_buf_33_U merlin_input_8_0_buf_34_U merlin_input_8_0_buf_35_U merlin_input_8_0_buf_36_U merlin_input_8_0_buf_37_U merlin_input_8_0_buf_38_U merlin_input_8_0_buf_39_U merlin_input_8_0_buf_40_U merlin_input_8_0_buf_41_U merlin_input_8_0_buf_42_U merlin_input_8_0_buf_43_U merlin_input_8_0_buf_44_U merlin_input_8_0_buf_45_U merlin_input_8_0_buf_46_U merlin_input_8_0_buf_47_U merlin_input_8_0_buf_48_U merlin_output_buf_U merlin_output_buf_16_U merlin_output_buf_17_U merlin_output_buf_18_U merlin_output_buf_19_U merlin_output_buf_20_U merlin_output_buf_21_U merlin_output_buf_22_U merlin_output_buf_23_U merlin_output_buf_24_U merlin_output_buf_25_U merlin_output_buf_26_U merlin_output_buf_27_U merlin_output_buf_28_U merlin_output_buf_29_U merlin_output_buf_30_U add_ln78_1_fu_999_p2 add_ln78_fu_1005_p2 add_ln84_fu_1023_p2 empty_158_fu_1033_p2 add_ln94_fu_1081_p2 sub_ln98_fu_1111_p2 add_ln98_fu_1121_p2 add_ln98_1_fu_1138_p2 control_s_axi_U merlin_gmem_Cnn_128_0_m_axi_U merlin_gmem_Cnn_32_0_m_axi_U merlin_gmem_Cnn_512_merlin_output_m_axi_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>merlin_memcpy_0_1_Pipeline_merlinL0</Name>
            <Loops>
                <merlinL0/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1638423</Best-caseLatency>
                    <Average-caseLatency>1638423</Average-caseLatency>
                    <Worst-caseLatency>1638423</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.554 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.554 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.554 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1638423</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <merlinL0>
                        <Name>merlinL0</Name>
                        <Slack>2.92</Slack>
                        <TripCount>1638400</TripCount>
                        <Latency>1638421</Latency>
                        <AbsoluteTimeLatency>6.554 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>23</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </merlinL0>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:30</SourceLocation>
                    <SummaryOfLoopViolations>
                        <merlinL0>
                            <Name>merlinL0</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:39</SourceLocation>
                        </merlinL0>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>2286</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1168</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL0" OPTYPE="add" PRAGMA="" RTLNAME="i_2_fu_556_p2" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:34" STORAGESUBTYPE="" URAM="0" VARIABLE="i_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_fu_575_p2" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:39" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_1_fu_702_p2" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:39" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln39_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_2_fu_718_p2" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:39" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln39_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_fu_620_p2" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merlin_memcpy_0_1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1638495</Best-caseLatency>
                    <Average-caseLatency>1638495</Average-caseLatency>
                    <Worst-caseLatency>1638495</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.554 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.554 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.554 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1638495</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:34</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>2418</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1647</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>Cnn_Pipeline_L2</Name>
            <Loops>
                <L2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>13065</Best-caseLatency>
                    <Average-caseLatency>13065</Average-caseLatency>
                    <Worst-caseLatency>13065</Worst-caseLatency>
                    <Best-caseRealTimeLatency>52.260 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>52.260 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>52.260 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>13065</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <L2>
                        <Name>L2</Name>
                        <Slack>2.92</Slack>
                        <TripCount>12996</TripCount>
                        <Latency>13063</Latency>
                        <AbsoluteTimeLatency>52.252 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>69</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </L2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1342~/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:91</SourceLocation>
                    <SummaryOfLoopViolations>
                        <L2>
                            <Name>L2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1376~/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:91</SourceLocation>
                        </L2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>81</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>21313</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>16946</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2" OPTYPE="add" PRAGMA="" RTLNAME="i_6_fu_1181_p2" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1376" STORAGESUBTYPE="" URAM="0" VARIABLE="i_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="L2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U57" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1342" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln1342"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="L2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_12s_7ns_12_1_1_U64" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1391" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln1391"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1342_fu_1436_p2" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1342" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln1342"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="L2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U58" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/memcpy_128.h:56" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1391_fu_1406_p2" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1391" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1391"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln56_fu_1453_p2" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/memcpy_128.h:56" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="L2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U59" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1391" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln1391_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1391_1_fu_1411_p2" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1391" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1391_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="L2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U60" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1391" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln1391_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1391_2_fu_1416_p2" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1391" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1391_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="L2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U61" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1391" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln1391_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1391_3_fu_1421_p2" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1391" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1391_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2" OPTYPE="add" PRAGMA="" RTLNAME="index2_7_fu_1308_p2" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1393" STORAGESUBTYPE="" URAM="0" VARIABLE="index2_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2" OPTYPE="add" PRAGMA="" RTLNAME="index1_7_fu_1314_p2" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1393" STORAGESUBTYPE="" URAM="0" VARIABLE="index1_7"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Cnn_Pipeline_L22</Name>
            <Loops>
                <L2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>451</Best-caseLatency>
                    <Average-caseLatency>451</Average-caseLatency>
                    <Worst-caseLatency>451</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.804 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.804 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.804 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>451</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <L2>
                        <Name>L2</Name>
                        <Slack>2.92</Slack>
                        <TripCount>448</TripCount>
                        <Latency>449</Latency>
                        <AbsoluteTimeLatency>1.796 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </L2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1342~/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:102</SourceLocation>
                    <SummaryOfLoopViolations>
                        <L2>
                            <Name>L2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1376~/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:102</SourceLocation>
                        </L2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>599</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>365</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2" OPTYPE="add" PRAGMA="" RTLNAME="i_5_fu_407_p2" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1376" STORAGESUBTYPE="" URAM="0" VARIABLE="i_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2" OPTYPE="add" PRAGMA="" RTLNAME="index2_fu_702_p2" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1393" STORAGESUBTYPE="" URAM="0" VARIABLE="index2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2" OPTYPE="add" PRAGMA="" RTLNAME="index1_fu_708_p2" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1393" STORAGESUBTYPE="" URAM="0" VARIABLE="index1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Cnn_Pipeline_merlinL4_merlinL3</Name>
            <Loops>
                <merlinL4_merlinL3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.616</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>7223</Best-caseLatency>
                    <Average-caseLatency>7223</Average-caseLatency>
                    <Worst-caseLatency>7223</Worst-caseLatency>
                    <Best-caseRealTimeLatency>28.892 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>28.892 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>28.892 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>7223</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <merlinL4_merlinL3>
                        <Name>merlinL4_merlinL3</Name>
                        <Slack>2.92</Slack>
                        <TripCount>7168</TripCount>
                        <Latency>7221</Latency>
                        <AbsoluteTimeLatency>28.884 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>55</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </merlinL4_merlinL3>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:111</SourceLocation>
                    <SummaryOfLoopViolations>
                        <merlinL4_merlinL3>
                            <Name>merlinL4_merlinL3</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:105</SourceLocation>
                        </merlinL4_merlinL3>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>125</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>16862</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>14829</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL4_merlinL3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln105_1_fu_7086_p2" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:105" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln105_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL4_merlinL3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln105_fu_7098_p2" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:105" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL4_merlinL3" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_7173_p0" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:105" STORAGESUBTYPE="" URAM="0" VARIABLE="add42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL4_merlinL3" OPTYPE="add" PRAGMA="" RTLNAME="empty_150_fu_7184_p2" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:105" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_150"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL4_merlinL3" OPTYPE="add" PRAGMA="" RTLNAME="empty_151_fu_7189_p2" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:105" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_151"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL4_merlinL3" OPTYPE="add" PRAGMA="" RTLNAME="empty_152_fu_7194_p2" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:105" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_152"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL4_merlinL3" OPTYPE="add" PRAGMA="" RTLNAME="empty_153_fu_7199_p2" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:105" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_153"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="merlinL4_merlinL3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U200" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:105" STORAGESUBTYPE="" URAM="0" VARIABLE="mul42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="merlinL4_merlinL3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_6ns_7ns_12_1_1_U205" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:136" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln136"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="merlinL4_merlinL3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U201" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:105" STORAGESUBTYPE="" URAM="0" VARIABLE="mul39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="merlinL4_merlinL3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_6ns_7ns_12_1_1_U206" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:136" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln136_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="merlinL4_merlinL3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U202" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:105" STORAGESUBTYPE="" URAM="0" VARIABLE="mul36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="merlinL4_merlinL3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_6ns_7ns_12_1_1_U207" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:136" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln136_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="merlinL4_merlinL3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U203" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:105" STORAGESUBTYPE="" URAM="0" VARIABLE="mul33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="merlinL4_merlinL3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_6ns_7ns_12_1_1_U208" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:136" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln136_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="merlinL4_merlinL3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U204" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:111" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln111"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="merlinL4_merlinL3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_6ns_7ns_12_1_1_U209" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:136" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln136_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL4_merlinL3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln111_fu_7352_p2" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:111" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln111"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL4_merlinL3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln111_1_fu_7357_p2" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:111" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln111_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL4_merlinL3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln111_2_fu_7362_p2" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:111" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln111_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL4_merlinL3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln111_3_fu_7134_p2" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:111" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln111_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="merlinL4_merlinL3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U210" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:111" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln111_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL4_merlinL3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln136_fu_7472_p2" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:136" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln136"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL4_merlinL3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln136_1_fu_7506_p2" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:136" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln136_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL4_merlinL3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln136_2_fu_7511_p2" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:136" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln136_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL4_merlinL3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln136_3_fu_7545_p2" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:136" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln136_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL4_merlinL3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln136_4_fu_7579_p2" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:136" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln136_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL4_merlinL3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U138" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:136" STORAGESUBTYPE="" URAM="0" VARIABLE="mul"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="merlinL4_merlinL3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U211" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:136" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln136_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL4_merlinL3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln136_5_fu_7587_p2" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:136" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln136_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL4_merlinL3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln136_6_fu_7621_p2" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:136" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln136_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL4_merlinL3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln136_7_fu_7655_p2" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:136" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln136_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL4_merlinL3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln136_8_fu_7689_p2" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:136" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln136_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL4_merlinL3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln136_9_fu_7723_p2" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:136" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln136_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL4_merlinL3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U139" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:136" STORAGESUBTYPE="" URAM="0" VARIABLE="mul49_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="merlinL4_merlinL3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U212" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:136" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln136_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL4_merlinL3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln136_10_fu_7760_p2" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:136" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln136_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL4_merlinL3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln136_11_fu_7765_p2" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:136" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln136_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL4_merlinL3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln136_12_fu_7799_p2" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:136" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln136_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL4_merlinL3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln136_13_fu_7833_p2" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:136" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln136_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL4_merlinL3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln136_14_fu_7867_p2" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:136" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln136_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL4_merlinL3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U158" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:136" STORAGESUBTYPE="" URAM="0" VARIABLE="mul49_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="merlinL4_merlinL3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U213" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:136" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln136_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL4_merlinL3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln136_15_fu_7875_p2" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:136" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln136_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL4_merlinL3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln136_16_fu_7909_p2" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:136" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln136_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL4_merlinL3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln136_17_fu_7943_p2" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:136" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln136_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL4_merlinL3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln136_18_fu_7977_p2" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:136" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln136_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL4_merlinL3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln136_19_fu_7982_p2" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:136" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln136_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL4_merlinL3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U140" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:136" STORAGESUBTYPE="" URAM="0" VARIABLE="mul49_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="merlinL4_merlinL3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U214" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:136" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln136_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL4_merlinL3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln136_20_fu_8019_p2" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:136" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln136_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL4_merlinL3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln136_21_fu_8053_p2" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:136" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln136_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL4_merlinL3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln136_22_fu_8087_p2" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:136" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln136_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL4_merlinL3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln136_23_fu_8121_p2" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:136" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln136_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL4_merlinL3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln136_24_fu_8155_p2" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:136" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln136_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL4_merlinL3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U141" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:136" STORAGESUBTYPE="" URAM="0" VARIABLE="mul49_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL4_merlinL3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U159" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:136" STORAGESUBTYPE="" URAM="0" VARIABLE="mul49_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL4_merlinL3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U142" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:136" STORAGESUBTYPE="" URAM="0" VARIABLE="mul49_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL4_merlinL3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U143" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:136" STORAGESUBTYPE="" URAM="0" VARIABLE="mul49_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL4_merlinL3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U144" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:136" STORAGESUBTYPE="" URAM="0" VARIABLE="mul49_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL4_merlinL3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U145" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:136" STORAGESUBTYPE="" URAM="0" VARIABLE="mul49_1_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL4_merlinL3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U146" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:136" STORAGESUBTYPE="" URAM="0" VARIABLE="mul49_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL4_merlinL3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U147" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:136" STORAGESUBTYPE="" URAM="0" VARIABLE="mul49_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL4_merlinL3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U148" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:136" STORAGESUBTYPE="" URAM="0" VARIABLE="mul49_2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL4_merlinL3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U149" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:136" STORAGESUBTYPE="" URAM="0" VARIABLE="mul49_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL4_merlinL3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U150" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:136" STORAGESUBTYPE="" URAM="0" VARIABLE="mul49_2_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL4_merlinL3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U151" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:136" STORAGESUBTYPE="" URAM="0" VARIABLE="mul49_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL4_merlinL3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U152" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:136" STORAGESUBTYPE="" URAM="0" VARIABLE="mul49_3_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL4_merlinL3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U153" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:136" STORAGESUBTYPE="" URAM="0" VARIABLE="mul49_3_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL4_merlinL3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U160" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:136" STORAGESUBTYPE="" URAM="0" VARIABLE="mul49_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL4_merlinL3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U154" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:136" STORAGESUBTYPE="" URAM="0" VARIABLE="mul49_3_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL4_merlinL3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U161" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:136" STORAGESUBTYPE="" URAM="0" VARIABLE="mul49_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL4_merlinL3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U155" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:136" STORAGESUBTYPE="" URAM="0" VARIABLE="mul49_4_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL4_merlinL3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U162" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:136" STORAGESUBTYPE="" URAM="0" VARIABLE="mul49_4_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL4_merlinL3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U156" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:136" STORAGESUBTYPE="" URAM="0" VARIABLE="mul49_4_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL4_merlinL3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U157" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:136" STORAGESUBTYPE="" URAM="0" VARIABLE="mul49_4_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL4_merlinL3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U113" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:136" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL4_merlinL3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U123" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:136" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL4_merlinL3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U114" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:136" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL4_merlinL3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U124" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:136" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL4_merlinL3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U131" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:136" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL4_merlinL3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U115" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:136" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL4_merlinL3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U125" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:136" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL4_merlinL3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U116" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:136" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL4_merlinL3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U117" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:136" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL4_merlinL3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U126" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:136" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL4_merlinL3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U132" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:136" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL4_merlinL3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U135" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:136" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL4_merlinL3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U118" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:136" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL4_merlinL3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U127" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:136" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL4_merlinL3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U119" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:136" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL4_merlinL3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U128" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:136" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL4_merlinL3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U133" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:136" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL4_merlinL3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U120" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:136" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL4_merlinL3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U129" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:136" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL4_merlinL3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U121" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:136" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL4_merlinL3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U122" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:136" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL4_merlinL3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U130" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:136" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL4_merlinL3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U134" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:136" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL4_merlinL3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U136" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:136" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL4_merlinL3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U137" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:136" STORAGESUBTYPE="" URAM="0" VARIABLE="add54_4_4"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Cnn_Pipeline_L3</Name>
            <Loops>
                <L3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>451</Best-caseLatency>
                    <Average-caseLatency>451</Average-caseLatency>
                    <Worst-caseLatency>451</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.804 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.804 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.804 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>451</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <L3>
                        <Name>L3</Name>
                        <Slack>2.92</Slack>
                        <TripCount>448</TripCount>
                        <Latency>449</Latency>
                        <AbsoluteTimeLatency>1.796 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </L3>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1439~/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:142</SourceLocation>
                    <SummaryOfLoopViolations>
                        <L3>
                            <Name>L3</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1488~/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:142</SourceLocation>
                        </L3>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>655</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>470</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L3" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1500_fu_381_p2" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1500" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln1500"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L3" OPTYPE="add" PRAGMA="" RTLNAME="i_4_fu_393_p2" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1488" STORAGESUBTYPE="" URAM="0" VARIABLE="i_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1500_fu_406_p2" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1500" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1500"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L3" OPTYPE="add" PRAGMA="" RTLNAME="index2_2_fu_438_p2" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1504" STORAGESUBTYPE="" URAM="0" VARIABLE="index2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L3" OPTYPE="add" PRAGMA="" RTLNAME="index1_1_fu_444_p2" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1504" STORAGESUBTYPE="" URAM="0" VARIABLE="index1_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Cnn</Name>
            <Loops>
                <merlinL7>
                    <merlinL6>
                        <merlinL5/>
                    </merlinL6>
                </merlinL7>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4652419427</Best-caseLatency>
                    <Average-caseLatency>4652419427</Average-caseLatency>
                    <Worst-caseLatency>4652419427</Worst-caseLatency>
                    <Best-caseRealTimeLatency>18.610 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>18.610 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>18.610 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4652419428</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <merlinL7>
                        <Name>merlinL7</Name>
                        <Slack>2.92</Slack>
                        <TripCount>256</TripCount>
                        <Latency>4650780929</Latency>
                        <AbsoluteTimeLatency>18.603 sec</AbsoluteTimeLatency>
                        <IterationLatency>18167113</IterationLatency>
                        <PipelineDepth>18167113</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                        <merlinL6>
                            <Name>merlinL6</Name>
                            <Slack>2.92</Slack>
                            <TripCount>256</TripCount>
                            <Latency>18167040</Latency>
                            <AbsoluteTimeLatency>72.668 ms</AbsoluteTimeLatency>
                            <IterationLatency>70965</IterationLatency>
                            <PipelineDepth>70965</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList>
                                <Instance>grp_Cnn_Pipeline_L2_fu_801</Instance>
                            </InstanceList>
                            <merlinL5>
                                <Name>merlinL5</Name>
                                <Slack>2.92</Slack>
                                <TripCount>7</TripCount>
                                <Latency>57897</Latency>
                                <AbsoluteTimeLatency>0.232 ms</AbsoluteTimeLatency>
                                <IterationLatency>8271</IterationLatency>
                                <PipelineDepth>8271</PipelineDepth>
                                <PipelineType>no</PipelineType>
                                <InstanceList>
                                    <Instance>grp_Cnn_Pipeline_L22_fu_833</Instance>
                                    <Instance>grp_Cnn_Pipeline_merlinL4_merlinL3_fu_856</Instance>
                                    <Instance>grp_Cnn_Pipeline_L3_fu_927</Instance>
                                </InstanceList>
                            </merlinL5>
                        </merlinL6>
                    </merlinL7>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:78</SourceLocation>
                    <SummaryOfLoopViolations>
                        <merlinL7>
                            <Name>merlinL7</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:78</SourceLocation>
                            <merlinL6>
                                <Name>merlinL6</Name>
                                <IssueType>-</IssueType>
                                <ViolationType>-</ViolationType>
                                <SourceLocation>/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:84</SourceLocation>
                                <merlinL5>
                                    <Name>merlinL5</Name>
                                    <IssueType>-</IssueType>
                                    <ViolationType>-</ViolationType>
                                    <SourceLocation>/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:94</SourceLocation>
                                </merlinL5>
                            </merlinL6>
                        </merlinL7>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>3306</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>76</UTIL_BRAM>
                    <DSP>206</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>3</UTIL_DSP>
                    <FF>54182</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>47787</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>4</UTIL_LUT>
                    <URAM>25</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>2</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="128" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weight_8_0_buf_U" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:69" STORAGESIZE="32 65536 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="weight_8_0_buf"/>
                <BindNode BINDTYPE="storage" BRAM="128" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weight_8_0_buf_1_U" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:69" STORAGESIZE="32 65536 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="weight_8_0_buf_1"/>
                <BindNode BINDTYPE="storage" BRAM="128" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weight_8_0_buf_2_U" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:69" STORAGESIZE="32 65536 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="weight_8_0_buf_2"/>
                <BindNode BINDTYPE="storage" BRAM="128" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weight_8_0_buf_3_U" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:69" STORAGESIZE="32 65536 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="weight_8_0_buf_3"/>
                <BindNode BINDTYPE="storage" BRAM="128" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weight_8_0_buf_4_U" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:69" STORAGESIZE="32 65536 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="weight_8_0_buf_4"/>
                <BindNode BINDTYPE="storage" BRAM="128" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weight_8_0_buf_5_U" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:69" STORAGESIZE="32 65536 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="weight_8_0_buf_5"/>
                <BindNode BINDTYPE="storage" BRAM="128" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weight_8_0_buf_6_U" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:69" STORAGESIZE="32 65536 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="weight_8_0_buf_6"/>
                <BindNode BINDTYPE="storage" BRAM="128" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weight_8_0_buf_7_U" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:69" STORAGESIZE="32 65536 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="weight_8_0_buf_7"/>
                <BindNode BINDTYPE="storage" BRAM="128" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weight_8_0_buf_8_U" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:69" STORAGESIZE="32 65536 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="weight_8_0_buf_8"/>
                <BindNode BINDTYPE="storage" BRAM="128" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weight_8_0_buf_9_U" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:69" STORAGESIZE="32 65536 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="weight_8_0_buf_9"/>
                <BindNode BINDTYPE="storage" BRAM="128" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weight_8_0_buf_10_U" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:69" STORAGESIZE="32 65536 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="weight_8_0_buf_10"/>
                <BindNode BINDTYPE="storage" BRAM="128" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weight_8_0_buf_11_U" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:69" STORAGESIZE="32 65536 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="weight_8_0_buf_11"/>
                <BindNode BINDTYPE="storage" BRAM="128" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weight_8_0_buf_12_U" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:69" STORAGESIZE="32 65536 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="weight_8_0_buf_12"/>
                <BindNode BINDTYPE="storage" BRAM="128" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weight_8_0_buf_13_U" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:69" STORAGESIZE="32 65536 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="weight_8_0_buf_13"/>
                <BindNode BINDTYPE="storage" BRAM="128" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weight_8_0_buf_14_U" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:69" STORAGESIZE="32 65536 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="weight_8_0_buf_14"/>
                <BindNode BINDTYPE="storage" BRAM="128" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weight_8_0_buf_15_U" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:69" STORAGESIZE="32 65536 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="weight_8_0_buf_15"/>
                <BindNode BINDTYPE="storage" BRAM="128" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weight_8_0_buf_16_U" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:69" STORAGESIZE="32 65536 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="weight_8_0_buf_16"/>
                <BindNode BINDTYPE="storage" BRAM="128" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weight_8_0_buf_17_U" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:69" STORAGESIZE="32 65536 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="weight_8_0_buf_17"/>
                <BindNode BINDTYPE="storage" BRAM="128" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weight_8_0_buf_18_U" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:69" STORAGESIZE="32 65536 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="weight_8_0_buf_18"/>
                <BindNode BINDTYPE="storage" BRAM="128" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weight_8_0_buf_19_U" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:69" STORAGESIZE="32 65536 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="weight_8_0_buf_19"/>
                <BindNode BINDTYPE="storage" BRAM="128" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weight_8_0_buf_20_U" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:69" STORAGESIZE="32 65536 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="weight_8_0_buf_20"/>
                <BindNode BINDTYPE="storage" BRAM="128" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weight_8_0_buf_21_U" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:69" STORAGESIZE="32 65536 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="weight_8_0_buf_21"/>
                <BindNode BINDTYPE="storage" BRAM="128" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weight_8_0_buf_22_U" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:69" STORAGESIZE="32 65536 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="weight_8_0_buf_22"/>
                <BindNode BINDTYPE="storage" BRAM="128" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weight_8_0_buf_23_U" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:69" STORAGESIZE="32 65536 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="weight_8_0_buf_23"/>
                <BindNode BINDTYPE="storage" BRAM="128" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weight_8_0_buf_24_U" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:69" STORAGESIZE="32 65536 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="weight_8_0_buf_24"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="merlin_input_8_0_buf_U" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:85" STORAGESIZE="32 2116 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="1" VARIABLE="merlin_input_8_0_buf"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="merlin_input_8_0_buf_25_U" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:85" STORAGESIZE="32 2116 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="1" VARIABLE="merlin_input_8_0_buf_25"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="merlin_input_8_0_buf_26_U" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:85" STORAGESIZE="32 2116 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="1" VARIABLE="merlin_input_8_0_buf_26"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="merlin_input_8_0_buf_27_U" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:85" STORAGESIZE="32 2116 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="1" VARIABLE="merlin_input_8_0_buf_27"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="merlin_input_8_0_buf_28_U" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:85" STORAGESIZE="32 2116 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="1" VARIABLE="merlin_input_8_0_buf_28"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="merlin_input_8_0_buf_29_U" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:85" STORAGESIZE="32 2116 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="1" VARIABLE="merlin_input_8_0_buf_29"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="merlin_input_8_0_buf_30_U" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:85" STORAGESIZE="32 2116 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="1" VARIABLE="merlin_input_8_0_buf_30"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="merlin_input_8_0_buf_31_U" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:85" STORAGESIZE="32 2116 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="1" VARIABLE="merlin_input_8_0_buf_31"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="merlin_input_8_0_buf_32_U" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:85" STORAGESIZE="32 2116 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="1" VARIABLE="merlin_input_8_0_buf_32"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="merlin_input_8_0_buf_33_U" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:85" STORAGESIZE="32 2116 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="1" VARIABLE="merlin_input_8_0_buf_33"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="merlin_input_8_0_buf_34_U" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:85" STORAGESIZE="32 2116 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="1" VARIABLE="merlin_input_8_0_buf_34"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="merlin_input_8_0_buf_35_U" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:85" STORAGESIZE="32 2116 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="1" VARIABLE="merlin_input_8_0_buf_35"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="merlin_input_8_0_buf_36_U" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:85" STORAGESIZE="32 2116 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="1" VARIABLE="merlin_input_8_0_buf_36"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="merlin_input_8_0_buf_37_U" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:85" STORAGESIZE="32 2116 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="1" VARIABLE="merlin_input_8_0_buf_37"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="merlin_input_8_0_buf_38_U" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:85" STORAGESIZE="32 2116 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="1" VARIABLE="merlin_input_8_0_buf_38"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="merlin_input_8_0_buf_39_U" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:85" STORAGESIZE="32 2116 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="1" VARIABLE="merlin_input_8_0_buf_39"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="merlin_input_8_0_buf_40_U" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:85" STORAGESIZE="32 2116 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="1" VARIABLE="merlin_input_8_0_buf_40"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="merlin_input_8_0_buf_41_U" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:85" STORAGESIZE="32 2116 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="1" VARIABLE="merlin_input_8_0_buf_41"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="merlin_input_8_0_buf_42_U" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:85" STORAGESIZE="32 2116 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="1" VARIABLE="merlin_input_8_0_buf_42"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="merlin_input_8_0_buf_43_U" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:85" STORAGESIZE="32 2116 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="1" VARIABLE="merlin_input_8_0_buf_43"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="merlin_input_8_0_buf_44_U" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:85" STORAGESIZE="32 2116 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="1" VARIABLE="merlin_input_8_0_buf_44"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="merlin_input_8_0_buf_45_U" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:85" STORAGESIZE="32 2116 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="1" VARIABLE="merlin_input_8_0_buf_45"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="merlin_input_8_0_buf_46_U" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:85" STORAGESIZE="32 2116 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="1" VARIABLE="merlin_input_8_0_buf_46"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="merlin_input_8_0_buf_47_U" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:85" STORAGESIZE="32 2116 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="1" VARIABLE="merlin_input_8_0_buf_47"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="merlin_input_8_0_buf_48_U" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:85" STORAGESIZE="32 2116 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="1" VARIABLE="merlin_input_8_0_buf_48"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="merlin_output_buf_U" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:98" STORAGESIZE="32 448 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="merlin_output_buf"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="merlin_output_buf_16_U" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:98" STORAGESIZE="32 448 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="merlin_output_buf_16"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="merlin_output_buf_17_U" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:98" STORAGESIZE="32 448 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="merlin_output_buf_17"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="merlin_output_buf_18_U" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:98" STORAGESIZE="32 448 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="merlin_output_buf_18"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="merlin_output_buf_19_U" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:98" STORAGESIZE="32 448 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="merlin_output_buf_19"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="merlin_output_buf_20_U" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:98" STORAGESIZE="32 448 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="merlin_output_buf_20"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="merlin_output_buf_21_U" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:98" STORAGESIZE="32 448 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="merlin_output_buf_21"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="merlin_output_buf_22_U" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:98" STORAGESIZE="32 448 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="merlin_output_buf_22"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="merlin_output_buf_23_U" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:98" STORAGESIZE="32 448 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="merlin_output_buf_23"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="merlin_output_buf_24_U" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:98" STORAGESIZE="32 448 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="merlin_output_buf_24"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="merlin_output_buf_25_U" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:98" STORAGESIZE="32 448 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="merlin_output_buf_25"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="merlin_output_buf_26_U" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:98" STORAGESIZE="32 448 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="merlin_output_buf_26"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="merlin_output_buf_27_U" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:98" STORAGESIZE="32 448 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="merlin_output_buf_27"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="merlin_output_buf_28_U" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:98" STORAGESIZE="32 448 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="merlin_output_buf_28"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="merlin_output_buf_29_U" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:98" STORAGESIZE="32 448 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="merlin_output_buf_29"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="merlin_output_buf_30_U" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:98" STORAGESIZE="32 448 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="merlin_output_buf_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln78_1_fu_999_p2" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:78" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln78_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln78_fu_1005_p2" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:78" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln84_fu_1023_p2" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:84" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln84"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL6" OPTYPE="add" PRAGMA="" RTLNAME="empty_158_fu_1033_p2" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:78" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_158"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln94_fu_1081_p2" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:94" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln94"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln98_fu_1111_p2" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:98" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln98"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln98_fu_1121_p2" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:98" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln98"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln98_1_fu_1138_p2" SOURCE="/workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:98" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln98_1"/>
                <BindNode BINDTYPE="adapter" BRAM="0" BUNDLEDNAME="control" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="control_s_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="s_axilite" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="30" BUNDLEDNAME="merlin_gmem_Cnn_128_0" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="merlin_gmem_Cnn_128_0_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="30" BUNDLEDNAME="merlin_gmem_Cnn_32_0" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="merlin_gmem_Cnn_32_0_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="30" BUNDLEDNAME="merlin_gmem_Cnn_512_merlin_output" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="merlin_gmem_Cnn_512_merlin_output_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_compile unsafe_math_optimizations="1"/>
        <config_export format="xo" ipname="Cnn"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="merlin_input" index="0" direction="in" srcType="merlin_uint_128*" srcSize="128">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_merlin_gmem_Cnn_128_0" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="merlin_input_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="merlin_input_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="weight" index="1" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_merlin_gmem_Cnn_32_0" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="weight_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="weight_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="merlin_output" index="2" direction="inout" srcType="merlin_uint_512*" srcSize="512">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_merlin_gmem_Cnn_512_merlin_output" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="merlin_output_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="merlin_output_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="6" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="1" name="AP_CONTINUE" access="R" description="Control signal Register for 'ap_continue'."/>
                        <field offset="5" width="2" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="merlin_input_1" access="W" description="Data signal of merlin_input" range="32">
                    <fields>
                        <field offset="0" width="32" name="merlin_input" access="W" description="Bit 31 to 0 of merlin_input"/>
                    </fields>
                </register>
                <register offset="0x14" name="merlin_input_2" access="W" description="Data signal of merlin_input" range="32">
                    <fields>
                        <field offset="0" width="32" name="merlin_input" access="W" description="Bit 63 to 32 of merlin_input"/>
                    </fields>
                </register>
                <register offset="0x1c" name="weight_1" access="W" description="Data signal of weight" range="32">
                    <fields>
                        <field offset="0" width="32" name="weight" access="W" description="Bit 31 to 0 of weight"/>
                    </fields>
                </register>
                <register offset="0x20" name="weight_2" access="W" description="Data signal of weight" range="32">
                    <fields>
                        <field offset="0" width="32" name="weight" access="W" description="Bit 63 to 32 of weight"/>
                    </fields>
                </register>
                <register offset="0x28" name="merlin_output_1" access="W" description="Data signal of merlin_output" range="32">
                    <fields>
                        <field offset="0" width="32" name="merlin_output" access="W" description="Bit 31 to 0 of merlin_output"/>
                    </fields>
                </register>
                <register offset="0x2c" name="merlin_output_2" access="W" description="Data signal of merlin_output" range="32">
                    <fields>
                        <field offset="0" width="32" name="merlin_output" access="W" description="Bit 63 to 32 of merlin_output"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="merlin_input"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="28" argName="weight"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="40" argName="merlin_output"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:m_axi_merlin_gmem_Cnn_128_0:m_axi_merlin_gmem_Cnn_32_0:m_axi_merlin_gmem_Cnn_512_merlin_output</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_merlin_gmem_Cnn_128_0" type="axi4full" busTypeName="aximm" mode="master" dataWidth="512" addrWidth="64" portPrefix="m_axi_merlin_gmem_Cnn_128_0_" paramPrefix="C_M_AXI_MERLIN_GMEM_CNN_128_0_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_merlin_gmem_Cnn_128_0_ARADDR</port>
                <port>m_axi_merlin_gmem_Cnn_128_0_ARBURST</port>
                <port>m_axi_merlin_gmem_Cnn_128_0_ARCACHE</port>
                <port>m_axi_merlin_gmem_Cnn_128_0_ARID</port>
                <port>m_axi_merlin_gmem_Cnn_128_0_ARLEN</port>
                <port>m_axi_merlin_gmem_Cnn_128_0_ARLOCK</port>
                <port>m_axi_merlin_gmem_Cnn_128_0_ARPROT</port>
                <port>m_axi_merlin_gmem_Cnn_128_0_ARQOS</port>
                <port>m_axi_merlin_gmem_Cnn_128_0_ARREADY</port>
                <port>m_axi_merlin_gmem_Cnn_128_0_ARREGION</port>
                <port>m_axi_merlin_gmem_Cnn_128_0_ARSIZE</port>
                <port>m_axi_merlin_gmem_Cnn_128_0_ARUSER</port>
                <port>m_axi_merlin_gmem_Cnn_128_0_ARVALID</port>
                <port>m_axi_merlin_gmem_Cnn_128_0_AWADDR</port>
                <port>m_axi_merlin_gmem_Cnn_128_0_AWBURST</port>
                <port>m_axi_merlin_gmem_Cnn_128_0_AWCACHE</port>
                <port>m_axi_merlin_gmem_Cnn_128_0_AWID</port>
                <port>m_axi_merlin_gmem_Cnn_128_0_AWLEN</port>
                <port>m_axi_merlin_gmem_Cnn_128_0_AWLOCK</port>
                <port>m_axi_merlin_gmem_Cnn_128_0_AWPROT</port>
                <port>m_axi_merlin_gmem_Cnn_128_0_AWQOS</port>
                <port>m_axi_merlin_gmem_Cnn_128_0_AWREADY</port>
                <port>m_axi_merlin_gmem_Cnn_128_0_AWREGION</port>
                <port>m_axi_merlin_gmem_Cnn_128_0_AWSIZE</port>
                <port>m_axi_merlin_gmem_Cnn_128_0_AWUSER</port>
                <port>m_axi_merlin_gmem_Cnn_128_0_AWVALID</port>
                <port>m_axi_merlin_gmem_Cnn_128_0_BID</port>
                <port>m_axi_merlin_gmem_Cnn_128_0_BREADY</port>
                <port>m_axi_merlin_gmem_Cnn_128_0_BRESP</port>
                <port>m_axi_merlin_gmem_Cnn_128_0_BUSER</port>
                <port>m_axi_merlin_gmem_Cnn_128_0_BVALID</port>
                <port>m_axi_merlin_gmem_Cnn_128_0_RDATA</port>
                <port>m_axi_merlin_gmem_Cnn_128_0_RID</port>
                <port>m_axi_merlin_gmem_Cnn_128_0_RLAST</port>
                <port>m_axi_merlin_gmem_Cnn_128_0_RREADY</port>
                <port>m_axi_merlin_gmem_Cnn_128_0_RRESP</port>
                <port>m_axi_merlin_gmem_Cnn_128_0_RUSER</port>
                <port>m_axi_merlin_gmem_Cnn_128_0_RVALID</port>
                <port>m_axi_merlin_gmem_Cnn_128_0_WDATA</port>
                <port>m_axi_merlin_gmem_Cnn_128_0_WID</port>
                <port>m_axi_merlin_gmem_Cnn_128_0_WLAST</port>
                <port>m_axi_merlin_gmem_Cnn_128_0_WREADY</port>
                <port>m_axi_merlin_gmem_Cnn_128_0_WSTRB</port>
                <port>m_axi_merlin_gmem_Cnn_128_0_WUSER</port>
                <port>m_axi_merlin_gmem_Cnn_128_0_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="merlin_input"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="128" final_bitwidth="512" argName="merlin_input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_merlin_gmem_Cnn_32_0" type="axi4full" busTypeName="aximm" mode="master" dataWidth="512" addrWidth="64" portPrefix="m_axi_merlin_gmem_Cnn_32_0_" paramPrefix="C_M_AXI_MERLIN_GMEM_CNN_32_0_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_merlin_gmem_Cnn_32_0_ARADDR</port>
                <port>m_axi_merlin_gmem_Cnn_32_0_ARBURST</port>
                <port>m_axi_merlin_gmem_Cnn_32_0_ARCACHE</port>
                <port>m_axi_merlin_gmem_Cnn_32_0_ARID</port>
                <port>m_axi_merlin_gmem_Cnn_32_0_ARLEN</port>
                <port>m_axi_merlin_gmem_Cnn_32_0_ARLOCK</port>
                <port>m_axi_merlin_gmem_Cnn_32_0_ARPROT</port>
                <port>m_axi_merlin_gmem_Cnn_32_0_ARQOS</port>
                <port>m_axi_merlin_gmem_Cnn_32_0_ARREADY</port>
                <port>m_axi_merlin_gmem_Cnn_32_0_ARREGION</port>
                <port>m_axi_merlin_gmem_Cnn_32_0_ARSIZE</port>
                <port>m_axi_merlin_gmem_Cnn_32_0_ARUSER</port>
                <port>m_axi_merlin_gmem_Cnn_32_0_ARVALID</port>
                <port>m_axi_merlin_gmem_Cnn_32_0_AWADDR</port>
                <port>m_axi_merlin_gmem_Cnn_32_0_AWBURST</port>
                <port>m_axi_merlin_gmem_Cnn_32_0_AWCACHE</port>
                <port>m_axi_merlin_gmem_Cnn_32_0_AWID</port>
                <port>m_axi_merlin_gmem_Cnn_32_0_AWLEN</port>
                <port>m_axi_merlin_gmem_Cnn_32_0_AWLOCK</port>
                <port>m_axi_merlin_gmem_Cnn_32_0_AWPROT</port>
                <port>m_axi_merlin_gmem_Cnn_32_0_AWQOS</port>
                <port>m_axi_merlin_gmem_Cnn_32_0_AWREADY</port>
                <port>m_axi_merlin_gmem_Cnn_32_0_AWREGION</port>
                <port>m_axi_merlin_gmem_Cnn_32_0_AWSIZE</port>
                <port>m_axi_merlin_gmem_Cnn_32_0_AWUSER</port>
                <port>m_axi_merlin_gmem_Cnn_32_0_AWVALID</port>
                <port>m_axi_merlin_gmem_Cnn_32_0_BID</port>
                <port>m_axi_merlin_gmem_Cnn_32_0_BREADY</port>
                <port>m_axi_merlin_gmem_Cnn_32_0_BRESP</port>
                <port>m_axi_merlin_gmem_Cnn_32_0_BUSER</port>
                <port>m_axi_merlin_gmem_Cnn_32_0_BVALID</port>
                <port>m_axi_merlin_gmem_Cnn_32_0_RDATA</port>
                <port>m_axi_merlin_gmem_Cnn_32_0_RID</port>
                <port>m_axi_merlin_gmem_Cnn_32_0_RLAST</port>
                <port>m_axi_merlin_gmem_Cnn_32_0_RREADY</port>
                <port>m_axi_merlin_gmem_Cnn_32_0_RRESP</port>
                <port>m_axi_merlin_gmem_Cnn_32_0_RUSER</port>
                <port>m_axi_merlin_gmem_Cnn_32_0_RVALID</port>
                <port>m_axi_merlin_gmem_Cnn_32_0_WDATA</port>
                <port>m_axi_merlin_gmem_Cnn_32_0_WID</port>
                <port>m_axi_merlin_gmem_Cnn_32_0_WLAST</port>
                <port>m_axi_merlin_gmem_Cnn_32_0_WREADY</port>
                <port>m_axi_merlin_gmem_Cnn_32_0_WSTRB</port>
                <port>m_axi_merlin_gmem_Cnn_32_0_WUSER</port>
                <port>m_axi_merlin_gmem_Cnn_32_0_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="weight"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="512" argName="weight"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_merlin_gmem_Cnn_512_merlin_output" type="axi4full" busTypeName="aximm" mode="master" dataWidth="512" addrWidth="64" portPrefix="m_axi_merlin_gmem_Cnn_512_merlin_output_" paramPrefix="C_M_AXI_MERLIN_GMEM_CNN_512_MERLIN_OUTPUT_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_merlin_gmem_Cnn_512_merlin_output_ARADDR</port>
                <port>m_axi_merlin_gmem_Cnn_512_merlin_output_ARBURST</port>
                <port>m_axi_merlin_gmem_Cnn_512_merlin_output_ARCACHE</port>
                <port>m_axi_merlin_gmem_Cnn_512_merlin_output_ARID</port>
                <port>m_axi_merlin_gmem_Cnn_512_merlin_output_ARLEN</port>
                <port>m_axi_merlin_gmem_Cnn_512_merlin_output_ARLOCK</port>
                <port>m_axi_merlin_gmem_Cnn_512_merlin_output_ARPROT</port>
                <port>m_axi_merlin_gmem_Cnn_512_merlin_output_ARQOS</port>
                <port>m_axi_merlin_gmem_Cnn_512_merlin_output_ARREADY</port>
                <port>m_axi_merlin_gmem_Cnn_512_merlin_output_ARREGION</port>
                <port>m_axi_merlin_gmem_Cnn_512_merlin_output_ARSIZE</port>
                <port>m_axi_merlin_gmem_Cnn_512_merlin_output_ARUSER</port>
                <port>m_axi_merlin_gmem_Cnn_512_merlin_output_ARVALID</port>
                <port>m_axi_merlin_gmem_Cnn_512_merlin_output_AWADDR</port>
                <port>m_axi_merlin_gmem_Cnn_512_merlin_output_AWBURST</port>
                <port>m_axi_merlin_gmem_Cnn_512_merlin_output_AWCACHE</port>
                <port>m_axi_merlin_gmem_Cnn_512_merlin_output_AWID</port>
                <port>m_axi_merlin_gmem_Cnn_512_merlin_output_AWLEN</port>
                <port>m_axi_merlin_gmem_Cnn_512_merlin_output_AWLOCK</port>
                <port>m_axi_merlin_gmem_Cnn_512_merlin_output_AWPROT</port>
                <port>m_axi_merlin_gmem_Cnn_512_merlin_output_AWQOS</port>
                <port>m_axi_merlin_gmem_Cnn_512_merlin_output_AWREADY</port>
                <port>m_axi_merlin_gmem_Cnn_512_merlin_output_AWREGION</port>
                <port>m_axi_merlin_gmem_Cnn_512_merlin_output_AWSIZE</port>
                <port>m_axi_merlin_gmem_Cnn_512_merlin_output_AWUSER</port>
                <port>m_axi_merlin_gmem_Cnn_512_merlin_output_AWVALID</port>
                <port>m_axi_merlin_gmem_Cnn_512_merlin_output_BID</port>
                <port>m_axi_merlin_gmem_Cnn_512_merlin_output_BREADY</port>
                <port>m_axi_merlin_gmem_Cnn_512_merlin_output_BRESP</port>
                <port>m_axi_merlin_gmem_Cnn_512_merlin_output_BUSER</port>
                <port>m_axi_merlin_gmem_Cnn_512_merlin_output_BVALID</port>
                <port>m_axi_merlin_gmem_Cnn_512_merlin_output_RDATA</port>
                <port>m_axi_merlin_gmem_Cnn_512_merlin_output_RID</port>
                <port>m_axi_merlin_gmem_Cnn_512_merlin_output_RLAST</port>
                <port>m_axi_merlin_gmem_Cnn_512_merlin_output_RREADY</port>
                <port>m_axi_merlin_gmem_Cnn_512_merlin_output_RRESP</port>
                <port>m_axi_merlin_gmem_Cnn_512_merlin_output_RUSER</port>
                <port>m_axi_merlin_gmem_Cnn_512_merlin_output_RVALID</port>
                <port>m_axi_merlin_gmem_Cnn_512_merlin_output_WDATA</port>
                <port>m_axi_merlin_gmem_Cnn_512_merlin_output_WID</port>
                <port>m_axi_merlin_gmem_Cnn_512_merlin_output_WLAST</port>
                <port>m_axi_merlin_gmem_Cnn_512_merlin_output_WREADY</port>
                <port>m_axi_merlin_gmem_Cnn_512_merlin_output_WSTRB</port>
                <port>m_axi_merlin_gmem_Cnn_512_merlin_output_WUSER</port>
                <port>m_axi_merlin_gmem_Cnn_512_merlin_output_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="merlin_output"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="512" final_bitwidth="512" argName="merlin_output"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table>
                    <keys size="12">Interface, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding, Resource Estimate</keys>
                    <column name="m_axi_merlin_gmem_Cnn_128_0">128 -&gt; 512, 64, 64, slave, 0, 512, 16, 16, 16, 16, BRAM=30</column>
                    <column name="m_axi_merlin_gmem_Cnn_32_0">32 -&gt; 512, 64, 64, slave, 0, 512, 16, 16, 16, 16, BRAM=30</column>
                    <column name="m_axi_merlin_gmem_Cnn_512_merlin_output">512 -&gt; 512, 64, 64, slave, 0, 512, 16, 16, 16, 16, BRAM=30</column>
                </table>
            </item>
            <item name="S_AXILITE Interfaces">
                <table>
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 6, 16, 0</column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table>
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_control">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 4=AP_CONTINUE 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_control">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_control">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_control">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_control">merlin_input_1, 0x10, 32, W, Data signal of merlin_input, </column>
                    <column name="s_axi_control">merlin_input_2, 0x14, 32, W, Data signal of merlin_input, </column>
                    <column name="s_axi_control">weight_1, 0x1c, 32, W, Data signal of weight, </column>
                    <column name="s_axi_control">weight_2, 0x20, 32, W, Data signal of weight, </column>
                    <column name="s_axi_control">merlin_output_1, 0x28, 32, W, Data signal of merlin_output, </column>
                    <column name="s_axi_control">merlin_output_2, 0x2c, 32, W, Data signal of merlin_output, </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_chain, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="merlin_input">in, merlin_uint_128*</column>
                    <column name="weight">in, float*</column>
                    <column name="merlin_output">inout, merlin_uint_512*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="5">Argument, HW Interface, HW Type, HW Usage, HW Info</keys>
                    <column name="merlin_input">m_axi_merlin_gmem_Cnn_128_0, interface, , </column>
                    <column name="merlin_input">s_axi_control, register, offset, name=merlin_input_1 offset=0x10 range=32</column>
                    <column name="merlin_input">s_axi_control, register, offset, name=merlin_input_2 offset=0x14 range=32</column>
                    <column name="weight">m_axi_merlin_gmem_Cnn_32_0, interface, , </column>
                    <column name="weight">s_axi_control, register, offset, name=weight_1 offset=0x1c range=32</column>
                    <column name="weight">s_axi_control, register, offset, name=weight_2 offset=0x20 range=32</column>
                    <column name="merlin_output">m_axi_merlin_gmem_Cnn_512_merlin_output, interface, , </column>
                    <column name="merlin_output">s_axi_control, register, offset, name=merlin_output_1 offset=0x28 range=32</column>
                    <column name="merlin_output">s_axi_control, register, offset, name=merlin_output_2 offset=0x2c range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.">
            <item name="Inferred Burst Summary">
                <table>
                    <keys size="6">HW Interface, Direction, Length, Width, Loop, Loop Location</keys>
                    <column name="m_axi_merlin_gmem_Cnn_128_0">read, 831744, 512, , </column>
                    <column name="m_axi_merlin_gmem_Cnn_32_0">read, 102400, 512, , </column>
                    <column name="m_axi_merlin_gmem_Cnn_512_merlin_output">read, 448, 512, L2, /workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1376:3</column>
                    <column name="m_axi_merlin_gmem_Cnn_512_merlin_output">write, 448, 512, L3, /workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1488:3</column>
                </table>
            </item>
            <item name="All M_AXI Variable Accesses">
                <table>
                    <keys size="10">HW Interface, Variable, Access Location, Direction, Burst Status, Length, Loop, Loop Location, Resolution, Problem</keys>
                    <column name="m_axi_merlin_gmem_Cnn_128_0">merlin_input, /workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/memcpy_128.h:56:14, read, Widened, 831744, L2, /workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1376:3, , </column>
                    <column name="m_axi_merlin_gmem_Cnn_128_0">merlin_input, /workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/memcpy_128.h:56:14, read, Fail, , merlinL7, /workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:78:3, 214-229, Could not analyze pattern</column>
                    <column name="m_axi_merlin_gmem_Cnn_128_0">merlin_input, /workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/memcpy_128.h:56:14, read, Inferred, 3326976, merlinL6, /workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:84:5, , </column>
                    <column name="m_axi_merlin_gmem_Cnn_32_0">src, /workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:39:132, read, Widened, 102400, merlinL0, /workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:34:3, , </column>
                    <column name="m_axi_merlin_gmem_Cnn_32_0">src, /workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:39:132, read, Inferred, 1638400, merlinL0, /workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_Cnn.c:34:3, , </column>
                    <column name="m_axi_merlin_gmem_Cnn_512_merlin_output">merlin_output, /workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/memcpy_512.h:56:14, read, Widen Fail, , L2, /workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1376:3, 214-353, Could not widen since type i512 size is greater than or equal to the max_widen_bitwidth threshold of 512</column>
                    <column name="m_axi_merlin_gmem_Cnn_512_merlin_output">merlin_output, /workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/memcpy_512.h:56:14, read, Fail, , , , 214-231, Access is clobbered by store</column>
                    <column name="m_axi_merlin_gmem_Cnn_512_merlin_output">merlin_output, /workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/memcpy_512.h:56:14, read, Inferred, 448, L2, /workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1376:3, , </column>
                    <column name="m_axi_merlin_gmem_Cnn_512_merlin_output">merlin_output, /workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/memcpy_512.h:95:23, write, Widen Fail, , L3, /workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1488:3, 214-353, Could not widen since type i512 size is greater than or equal to the max_widen_bitwidth threshold of 512</column>
                    <column name="m_axi_merlin_gmem_Cnn_512_merlin_output">merlin_output, /workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/memcpy_512.h:95:23, write, Fail, , , , 214-231, Access is clobbered by load</column>
                    <column name="m_axi_merlin_gmem_Cnn_512_merlin_output">merlin_output, /workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/memcpy_512.h:95:23, write, Inferred, 448, L3, /workspaces/cnn_nlp_dse/only_nlp1/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1488:3, , </column>
                </table>
            </item>
        </section>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="inline" location="../../../__merlinkernel_Cnn.c:27" status="valid" parentFunction="merlin_memcpy_0" variable="" isDirective="0" options="off"/>
        <Pragma type="function_instantiate" location="../../../__merlinkernel_Cnn.c:29" status="valid" parentFunction="merlin_memcpy_0" variable="dst_idx_0,dst_idx_1,dst_idx_2,dst_idx_3,src_idx_0" isDirective="0" options="variable=dst_idx_0,dst_idx_1,dst_idx_2,dst_idx_3,src_idx_0"/>
        <Pragma type="pipeline" location="../../../__merlinkernel_Cnn.c:36" status="valid" parentFunction="merlin_memcpy_0" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_tripcount" location="../../../__merlinkernel_Cnn.c:38" status="valid" parentFunction="merlin_memcpy_0" variable="" isDirective="0" options="max=1638400"/>
        <Pragma type="interface" location="../../../__merlinkernel_Cnn.c:46" status="valid" parentFunction="cnn" variable="merlin_input" isDirective="0" options="m_axi port=merlin_input offset=slave depth=3326976 bundle=merlin_gmem_Cnn_128_0"/>
        <Pragma type="interface" location="../../../__merlinkernel_Cnn.c:48" status="valid" parentFunction="cnn" variable="merlin_output" isDirective="0" options="m_axi port=merlin_output offset=slave depth=802816 bundle=merlin_gmem_Cnn_512_merlin_output"/>
        <Pragma type="interface" location="../../../__merlinkernel_Cnn.c:50" status="valid" parentFunction="cnn" variable="weight" isDirective="0" options="m_axi port=weight offset=slave depth=1638400 bundle=merlin_gmem_Cnn_32_0"/>
        <Pragma type="interface" location="../../../__merlinkernel_Cnn.c:52" status="valid" parentFunction="cnn" variable="merlin_input" isDirective="0" options="s_axilite port=merlin_input bundle=control"/>
        <Pragma type="interface" location="../../../__merlinkernel_Cnn.c:54" status="valid" parentFunction="cnn" variable="merlin_output" isDirective="0" options="s_axilite port=merlin_output bundle=control"/>
        <Pragma type="interface" location="../../../__merlinkernel_Cnn.c:56" status="valid" parentFunction="cnn" variable="weight" isDirective="0" options="s_axilite port=weight bundle=control"/>
        <Pragma type="interface" location="../../../__merlinkernel_Cnn.c:58" status="valid" parentFunction="cnn" variable="return" isDirective="0" options="s_axilite port=return bundle=control"/>
        <Pragma type="data_pack" location="../../../__merlinkernel_Cnn.c:60" status="invalid" parentFunction="cnn" variable="" isDirective="0" options="VARIABLE">
            <Msg msg_id="207-5514" msg_severity="WARNING" msg_body="the pragma is not supported and will be ignored"/>
        </Pragma>
        <Pragma type="data_pack" location="../../../__merlinkernel_Cnn.c:62" status="invalid" parentFunction="cnn" variable="" isDirective="0" options="VARIABLE">
            <Msg msg_id="207-5514" msg_severity="WARNING" msg_body="the pragma is not supported and will be ignored"/>
        </Pragma>
        <Pragma type="array_partition" location="../../../__merlinkernel_Cnn.c:71" status="valid" parentFunction="cnn" variable="weight_8_0_buf" isDirective="0" options="variable=weight_8_0_buf complete dim=4"/>
        <Pragma type="array_partition" location="../../../__merlinkernel_Cnn.c:73" status="valid" parentFunction="cnn" variable="weight_8_0_buf" isDirective="0" options="variable=weight_8_0_buf complete dim=3"/>
        <Pragma type="array_partition" location="../../../__merlinkernel_Cnn.c:87" status="valid" parentFunction="cnn" variable="merlin_input_8_0_buf" isDirective="0" options="variable=merlin_input_8_0_buf cyclic factor=5 dim=2"/>
        <Pragma type="array_partition" location="../../../__merlinkernel_Cnn.c:89" status="valid" parentFunction="cnn" variable="merlin_input_8_0_buf" isDirective="0" options="variable=merlin_input_8_0_buf cyclic factor=5 dim=1"/>
        <Pragma type="array_partition" location="../../../__merlinkernel_Cnn.c:100" status="valid" parentFunction="cnn" variable="merlin_output_buf" isDirective="0" options="variable=merlin_output_buf cyclic factor=16 dim=2"/>
        <Pragma type="dependence" location="../../../__merlinkernel_Cnn.c:117" status="valid" parentFunction="cnn" variable="merlin_output_buf" isDirective="0" options="variable=merlin_output_buf array inter false"/>
        <Pragma type="pipeline" location="../../../__merlinkernel_Cnn.c:119" status="valid" parentFunction="cnn" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../__merlinkernel_Cnn.c:127" status="valid" parentFunction="cnn" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../__merlinkernel_Cnn.c:135" status="valid" parentFunction="cnn" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:50" status="valid" parentFunction="memcpy_wide_bus_single_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:64" status="valid" parentFunction="memcpy_wide_bus_single_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:78" status="valid" parentFunction="memcpy_wide_bus_single_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:92" status="valid" parentFunction="memcpy_wide_bus_single_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:105" status="valid" parentFunction="memcpy_wide_bus_single_read_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:119" status="valid" parentFunction="memcpy_wide_bus_single_write_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:132" status="valid" parentFunction="memcpy_wide_bus_single_read_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:146" status="valid" parentFunction="memcpy_wide_bus_single_write_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:160" status="valid" parentFunction="memcpy_wide_bus_single_read_long_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:175" status="valid" parentFunction="memcpy_wide_bus_single_write_long_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:189" status="valid" parentFunction="memcpy_wide_bus_single_read_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:205" status="valid" parentFunction="memcpy_wide_bus_single_write_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:221" status="valid" parentFunction="memcpy_wide_bus_single_read_double_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:238" status="valid" parentFunction="memcpy_wide_bus_single_write_double_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:255" status="valid" parentFunction="memcpy_wide_bus_read_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:276" status="valid" parentFunction="memcpy_wide_bus_read_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus.h:286" status="invalid" parentFunction="memcpy_wide_bus_read_long_512" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus.h:290" status="valid" parentFunction="memcpy_wide_bus_read_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:295" status="valid" parentFunction="memcpy_wide_bus_read_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:305" status="valid" parentFunction="memcpy_wide_bus_read_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:317" status="valid" parentFunction="memcpy_wide_bus_read_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:329" status="valid" parentFunction="memcpy_wide_bus_read_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:341" status="valid" parentFunction="memcpy_wide_bus_read_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:353" status="valid" parentFunction="memcpy_wide_bus_read_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:365" status="valid" parentFunction="memcpy_wide_bus_read_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:377" status="valid" parentFunction="memcpy_wide_bus_read_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:389" status="valid" parentFunction="memcpy_wide_bus_read_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:401" status="valid" parentFunction="memcpy_wide_bus_read_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:413" status="valid" parentFunction="memcpy_wide_bus_read_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:425" status="valid" parentFunction="memcpy_wide_bus_read_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:437" status="valid" parentFunction="memcpy_wide_bus_read_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:449" status="valid" parentFunction="memcpy_wide_bus_read_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:461" status="valid" parentFunction="memcpy_wide_bus_read_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:473" status="valid" parentFunction="memcpy_wide_bus_read_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:489" status="valid" parentFunction="memcpy_wide_bus_write_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:507" status="valid" parentFunction="memcpy_wide_bus_write_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:518" status="valid" parentFunction="memcpy_wide_bus_write_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus.h:533" status="invalid" parentFunction="memcpy_wide_bus_write_long_512" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus.h:537" status="valid" parentFunction="memcpy_wide_bus_write_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:542" status="valid" parentFunction="memcpy_wide_bus_write_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:551" status="valid" parentFunction="memcpy_wide_bus_write_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:559" status="valid" parentFunction="memcpy_wide_bus_write_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:567" status="valid" parentFunction="memcpy_wide_bus_write_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:575" status="valid" parentFunction="memcpy_wide_bus_write_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:583" status="valid" parentFunction="memcpy_wide_bus_write_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:591" status="valid" parentFunction="memcpy_wide_bus_write_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:599" status="valid" parentFunction="memcpy_wide_bus_write_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:607" status="valid" parentFunction="memcpy_wide_bus_write_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:615" status="valid" parentFunction="memcpy_wide_bus_write_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:623" status="valid" parentFunction="memcpy_wide_bus_write_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:631" status="valid" parentFunction="memcpy_wide_bus_write_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:639" status="valid" parentFunction="memcpy_wide_bus_write_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:647" status="valid" parentFunction="memcpy_wide_bus_write_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:655" status="valid" parentFunction="memcpy_wide_bus_write_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:663" status="valid" parentFunction="memcpy_wide_bus_write_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:673" status="valid" parentFunction="memcpy_wide_bus_write_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:685" status="valid" parentFunction="memcpy_wide_bus_read_long_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:706" status="valid" parentFunction="memcpy_wide_bus_read_long_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus.h:716" status="invalid" parentFunction="memcpy_wide_bus_read_long_long_512" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus.h:720" status="valid" parentFunction="memcpy_wide_bus_read_long_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:725" status="valid" parentFunction="memcpy_wide_bus_read_long_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:735" status="valid" parentFunction="memcpy_wide_bus_read_long_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:747" status="valid" parentFunction="memcpy_wide_bus_read_long_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:759" status="valid" parentFunction="memcpy_wide_bus_read_long_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:771" status="valid" parentFunction="memcpy_wide_bus_read_long_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:783" status="valid" parentFunction="memcpy_wide_bus_read_long_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:795" status="valid" parentFunction="memcpy_wide_bus_read_long_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:807" status="valid" parentFunction="memcpy_wide_bus_read_long_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:823" status="valid" parentFunction="memcpy_wide_bus_write_long_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:841" status="valid" parentFunction="memcpy_wide_bus_write_long_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:852" status="valid" parentFunction="memcpy_wide_bus_write_long_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus.h:867" status="invalid" parentFunction="memcpy_wide_bus_write_long_long_512" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus.h:871" status="valid" parentFunction="memcpy_wide_bus_write_long_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:876" status="valid" parentFunction="memcpy_wide_bus_write_long_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:885" status="valid" parentFunction="memcpy_wide_bus_write_long_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:893" status="valid" parentFunction="memcpy_wide_bus_write_long_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:901" status="valid" parentFunction="memcpy_wide_bus_write_long_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:909" status="valid" parentFunction="memcpy_wide_bus_write_long_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:917" status="valid" parentFunction="memcpy_wide_bus_write_long_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:925" status="valid" parentFunction="memcpy_wide_bus_write_long_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:933" status="valid" parentFunction="memcpy_wide_bus_write_long_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:943" status="valid" parentFunction="memcpy_wide_bus_write_long_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:955" status="valid" parentFunction="memcpy_wide_bus_read_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:976" status="valid" parentFunction="memcpy_wide_bus_read_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus.h:986" status="invalid" parentFunction="memcpy_wide_bus_read_int_512" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus.h:990" status="valid" parentFunction="memcpy_wide_bus_read_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:995" status="valid" parentFunction="memcpy_wide_bus_read_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1005" status="valid" parentFunction="memcpy_wide_bus_read_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1017" status="valid" parentFunction="memcpy_wide_bus_read_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1029" status="valid" parentFunction="memcpy_wide_bus_read_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1041" status="valid" parentFunction="memcpy_wide_bus_read_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1053" status="valid" parentFunction="memcpy_wide_bus_read_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1065" status="valid" parentFunction="memcpy_wide_bus_read_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1077" status="valid" parentFunction="memcpy_wide_bus_read_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1089" status="valid" parentFunction="memcpy_wide_bus_read_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1101" status="valid" parentFunction="memcpy_wide_bus_read_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1113" status="valid" parentFunction="memcpy_wide_bus_read_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1125" status="valid" parentFunction="memcpy_wide_bus_read_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1137" status="valid" parentFunction="memcpy_wide_bus_read_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1149" status="valid" parentFunction="memcpy_wide_bus_read_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1161" status="valid" parentFunction="memcpy_wide_bus_read_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1173" status="valid" parentFunction="memcpy_wide_bus_read_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:1189" status="valid" parentFunction="memcpy_wide_bus_write_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1207" status="valid" parentFunction="memcpy_wide_bus_write_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1218" status="valid" parentFunction="memcpy_wide_bus_write_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus.h:1233" status="invalid" parentFunction="memcpy_wide_bus_write_int_512" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus.h:1237" status="valid" parentFunction="memcpy_wide_bus_write_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1242" status="valid" parentFunction="memcpy_wide_bus_write_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1251" status="valid" parentFunction="memcpy_wide_bus_write_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1259" status="valid" parentFunction="memcpy_wide_bus_write_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1267" status="valid" parentFunction="memcpy_wide_bus_write_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1275" status="valid" parentFunction="memcpy_wide_bus_write_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1283" status="valid" parentFunction="memcpy_wide_bus_write_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1291" status="valid" parentFunction="memcpy_wide_bus_write_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1299" status="valid" parentFunction="memcpy_wide_bus_write_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1307" status="valid" parentFunction="memcpy_wide_bus_write_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1315" status="valid" parentFunction="memcpy_wide_bus_write_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1323" status="valid" parentFunction="memcpy_wide_bus_write_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1331" status="valid" parentFunction="memcpy_wide_bus_write_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1339" status="valid" parentFunction="memcpy_wide_bus_write_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1347" status="valid" parentFunction="memcpy_wide_bus_write_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1355" status="valid" parentFunction="memcpy_wide_bus_write_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1363" status="valid" parentFunction="memcpy_wide_bus_write_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1373" status="valid" parentFunction="memcpy_wide_bus_write_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:1385" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1406" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus.h:1416" status="invalid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus.h:1420" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1425" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1435" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1447" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1459" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1471" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1483" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1495" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1507" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1519" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1531" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1543" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1555" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1567" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1579" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1591" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1601" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1611" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1621" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1631" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1641" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1651" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1661" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1671" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1681" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1691" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1701" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1711" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1721" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1731" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1741" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1751" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1761" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:1777" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1795" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1806" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus.h:1821" status="invalid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus.h:1825" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1830" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1837" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1845" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1853" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1861" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1869" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1877" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1885" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1893" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1901" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1909" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1917" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1925" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1933" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1941" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1949" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1957" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1965" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1973" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1981" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1989" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1997" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2005" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2013" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2021" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2029" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2037" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2045" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2053" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2061" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2069" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2077" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2087" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:2099" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2120" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus.h:2130" status="invalid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus.h:2134" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2139" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2149" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2161" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2173" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2185" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2197" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2209" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2221" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2233" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2245" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2257" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2269" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2281" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2293" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2305" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2315" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2325" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2335" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2345" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2355" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2365" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2375" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2385" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2395" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2405" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2415" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2425" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2435" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2445" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2455" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2465" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2475" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2485" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2495" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2505" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2515" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2525" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2535" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2545" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2555" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2565" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2575" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2585" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2595" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2605" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2615" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2625" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2635" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2645" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2655" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2665" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2675" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2685" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2695" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2705" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2715" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2725" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2735" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2745" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2755" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2765" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2775" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2785" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2795" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:2811" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2829" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2840" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus.h:2855" status="invalid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus.h:2859" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2864" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2871" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2879" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2887" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2895" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2903" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2911" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2919" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2927" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2935" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2943" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2951" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2959" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2967" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2975" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2983" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2991" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2999" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3007" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3015" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3023" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3031" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3039" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3047" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3055" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3063" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3071" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3079" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3087" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3095" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3103" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3111" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3119" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3127" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3135" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3143" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3151" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3159" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3167" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3175" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3183" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3191" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3199" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3207" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3215" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3223" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3231" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3239" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3247" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3255" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3263" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3271" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3279" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3287" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3295" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3303" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3311" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3319" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3327" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3335" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3343" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3351" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3359" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3367" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3377" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:3389" status="valid" parentFunction="memcpy_wide_bus_read_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3411" status="valid" parentFunction="memcpy_wide_bus_read_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus.h:3422" status="invalid" parentFunction="memcpy_wide_bus_read_float_512" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus.h:3426" status="valid" parentFunction="memcpy_wide_bus_read_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3431" status="valid" parentFunction="memcpy_wide_bus_read_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3441" status="valid" parentFunction="memcpy_wide_bus_read_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3453" status="valid" parentFunction="memcpy_wide_bus_read_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3465" status="valid" parentFunction="memcpy_wide_bus_read_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3477" status="valid" parentFunction="memcpy_wide_bus_read_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3489" status="valid" parentFunction="memcpy_wide_bus_read_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3501" status="valid" parentFunction="memcpy_wide_bus_read_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3513" status="valid" parentFunction="memcpy_wide_bus_read_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3525" status="valid" parentFunction="memcpy_wide_bus_read_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3537" status="valid" parentFunction="memcpy_wide_bus_read_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3549" status="valid" parentFunction="memcpy_wide_bus_read_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3561" status="valid" parentFunction="memcpy_wide_bus_read_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3573" status="valid" parentFunction="memcpy_wide_bus_read_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3585" status="valid" parentFunction="memcpy_wide_bus_read_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3597" status="valid" parentFunction="memcpy_wide_bus_read_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3609" status="valid" parentFunction="memcpy_wide_bus_read_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:3625" status="valid" parentFunction="memcpy_wide_bus_write_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3642" status="valid" parentFunction="memcpy_wide_bus_write_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3656" status="valid" parentFunction="memcpy_wide_bus_write_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus.h:3673" status="invalid" parentFunction="memcpy_wide_bus_write_float_512" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus.h:3677" status="valid" parentFunction="memcpy_wide_bus_write_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3682" status="valid" parentFunction="memcpy_wide_bus_write_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3692" status="valid" parentFunction="memcpy_wide_bus_write_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3701" status="valid" parentFunction="memcpy_wide_bus_write_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3710" status="valid" parentFunction="memcpy_wide_bus_write_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3719" status="valid" parentFunction="memcpy_wide_bus_write_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3728" status="valid" parentFunction="memcpy_wide_bus_write_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3737" status="valid" parentFunction="memcpy_wide_bus_write_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3746" status="valid" parentFunction="memcpy_wide_bus_write_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3755" status="valid" parentFunction="memcpy_wide_bus_write_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3764" status="valid" parentFunction="memcpy_wide_bus_write_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3773" status="valid" parentFunction="memcpy_wide_bus_write_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3782" status="valid" parentFunction="memcpy_wide_bus_write_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3791" status="valid" parentFunction="memcpy_wide_bus_write_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3800" status="valid" parentFunction="memcpy_wide_bus_write_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3809" status="valid" parentFunction="memcpy_wide_bus_write_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3818" status="valid" parentFunction="memcpy_wide_bus_write_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3829" status="valid" parentFunction="memcpy_wide_bus_write_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:3843" status="valid" parentFunction="memcpy_wide_bus_read_double_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3864" status="valid" parentFunction="memcpy_wide_bus_read_double_512" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus.h:3875" status="invalid" parentFunction="memcpy_wide_bus_read_double_512" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus.h:3879" status="valid" parentFunction="memcpy_wide_bus_read_double_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3884" status="valid" parentFunction="memcpy_wide_bus_read_double_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3894" status="valid" parentFunction="memcpy_wide_bus_read_double_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3906" status="valid" parentFunction="memcpy_wide_bus_read_double_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3918" status="valid" parentFunction="memcpy_wide_bus_read_double_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3930" status="valid" parentFunction="memcpy_wide_bus_read_double_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3942" status="valid" parentFunction="memcpy_wide_bus_read_double_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3954" status="valid" parentFunction="memcpy_wide_bus_read_double_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3966" status="valid" parentFunction="memcpy_wide_bus_read_double_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:3982" status="valid" parentFunction="memcpy_wide_bus_write_double_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3999" status="valid" parentFunction="memcpy_wide_bus_write_double_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:4013" status="valid" parentFunction="memcpy_wide_bus_write_double_512" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus.h:4030" status="invalid" parentFunction="memcpy_wide_bus_write_double_512" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus.h:4034" status="valid" parentFunction="memcpy_wide_bus_write_double_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:4039" status="valid" parentFunction="memcpy_wide_bus_write_double_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:4049" status="valid" parentFunction="memcpy_wide_bus_write_double_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:4058" status="valid" parentFunction="memcpy_wide_bus_write_double_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:4067" status="valid" parentFunction="memcpy_wide_bus_write_double_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:4076" status="valid" parentFunction="memcpy_wide_bus_write_double_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:4085" status="valid" parentFunction="memcpy_wide_bus_write_double_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:4094" status="valid" parentFunction="memcpy_wide_bus_write_double_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:4103" status="valid" parentFunction="memcpy_wide_bus_write_double_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:4114" status="valid" parentFunction="memcpy_wide_bus_write_double_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus_2d.h:279" status="valid" parentFunction="memcpy_wide_bus_read_char_2d_224_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:313" status="valid" parentFunction="memcpy_wide_bus_read_char_2d_224_512" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus_2d.h:325" status="invalid" parentFunction="memcpy_wide_bus_read_char_2d_224_512" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus_2d.h:329" status="valid" parentFunction="memcpy_wide_bus_read_char_2d_224_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:335" status="valid" parentFunction="memcpy_wide_bus_read_char_2d_224_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:357" status="valid" parentFunction="memcpy_wide_bus_read_char_2d_224_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus_2d.h:374" status="valid" parentFunction="memcpy_wide_bus_write_char_2d_224_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:393" status="valid" parentFunction="memcpy_wide_bus_write_char_2d_224_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:406" status="valid" parentFunction="memcpy_wide_bus_write_char_2d_224_512" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus_2d.h:435" status="invalid" parentFunction="memcpy_wide_bus_write_char_2d_224_512" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus_2d.h:439" status="valid" parentFunction="memcpy_wide_bus_write_char_2d_224_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:445" status="valid" parentFunction="memcpy_wide_bus_write_char_2d_224_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:463" status="valid" parentFunction="memcpy_wide_bus_write_char_2d_224_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:475" status="valid" parentFunction="memcpy_wide_bus_write_char_2d_224_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus_2d.h:488" status="valid" parentFunction="memcpy_wide_bus_read_short_2d_224_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:522" status="valid" parentFunction="memcpy_wide_bus_read_short_2d_224_512" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus_2d.h:534" status="invalid" parentFunction="memcpy_wide_bus_read_short_2d_224_512" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus_2d.h:538" status="valid" parentFunction="memcpy_wide_bus_read_short_2d_224_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:544" status="valid" parentFunction="memcpy_wide_bus_read_short_2d_224_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:566" status="valid" parentFunction="memcpy_wide_bus_read_short_2d_224_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus_2d.h:583" status="valid" parentFunction="memcpy_wide_bus_write_short_2d_224_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:602" status="valid" parentFunction="memcpy_wide_bus_write_short_2d_224_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:615" status="valid" parentFunction="memcpy_wide_bus_write_short_2d_224_512" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus_2d.h:644" status="invalid" parentFunction="memcpy_wide_bus_write_short_2d_224_512" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus_2d.h:648" status="valid" parentFunction="memcpy_wide_bus_write_short_2d_224_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:654" status="valid" parentFunction="memcpy_wide_bus_write_short_2d_224_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:672" status="valid" parentFunction="memcpy_wide_bus_write_short_2d_224_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:684" status="valid" parentFunction="memcpy_wide_bus_write_short_2d_224_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus_2d.h:698" status="valid" parentFunction="memcpy_wide_bus_read_long_2d_224_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:732" status="valid" parentFunction="memcpy_wide_bus_read_long_2d_224_512" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus_2d.h:744" status="invalid" parentFunction="memcpy_wide_bus_read_long_2d_224_512" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus_2d.h:748" status="valid" parentFunction="memcpy_wide_bus_read_long_2d_224_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:754" status="valid" parentFunction="memcpy_wide_bus_read_long_2d_224_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:777" status="valid" parentFunction="memcpy_wide_bus_read_long_2d_224_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus_2d.h:794" status="valid" parentFunction="memcpy_wide_bus_write_long_2d_224_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:813" status="valid" parentFunction="memcpy_wide_bus_write_long_2d_224_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:826" status="valid" parentFunction="memcpy_wide_bus_write_long_2d_224_512" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus_2d.h:855" status="invalid" parentFunction="memcpy_wide_bus_write_long_2d_224_512" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus_2d.h:859" status="valid" parentFunction="memcpy_wide_bus_write_long_2d_224_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:865" status="valid" parentFunction="memcpy_wide_bus_write_long_2d_224_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:883" status="valid" parentFunction="memcpy_wide_bus_write_long_2d_224_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:895" status="valid" parentFunction="memcpy_wide_bus_write_long_2d_224_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus_2d.h:909" status="valid" parentFunction="memcpy_wide_bus_read_int_2d_224_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:943" status="valid" parentFunction="memcpy_wide_bus_read_int_2d_224_512" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus_2d.h:955" status="invalid" parentFunction="memcpy_wide_bus_read_int_2d_224_512" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus_2d.h:959" status="valid" parentFunction="memcpy_wide_bus_read_int_2d_224_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:965" status="valid" parentFunction="memcpy_wide_bus_read_int_2d_224_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:988" status="valid" parentFunction="memcpy_wide_bus_read_int_2d_224_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus_2d.h:1005" status="valid" parentFunction="memcpy_wide_bus_write_long_long_2d_224_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:1024" status="valid" parentFunction="memcpy_wide_bus_write_long_long_2d_224_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:1037" status="valid" parentFunction="memcpy_wide_bus_write_long_long_2d_224_512" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus_2d.h:1066" status="invalid" parentFunction="memcpy_wide_bus_write_long_long_2d_224_512" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus_2d.h:1070" status="valid" parentFunction="memcpy_wide_bus_write_long_long_2d_224_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:1076" status="valid" parentFunction="memcpy_wide_bus_write_long_long_2d_224_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:1094" status="valid" parentFunction="memcpy_wide_bus_write_long_long_2d_224_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:1106" status="valid" parentFunction="memcpy_wide_bus_write_long_long_2d_224_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus_2d.h:1120" status="valid" parentFunction="memcpy_wide_bus_read_long_long_2d_224_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:1154" status="valid" parentFunction="memcpy_wide_bus_read_long_long_2d_224_512" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus_2d.h:1166" status="invalid" parentFunction="memcpy_wide_bus_read_long_long_2d_224_512" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus_2d.h:1170" status="valid" parentFunction="memcpy_wide_bus_read_long_long_2d_224_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:1176" status="valid" parentFunction="memcpy_wide_bus_read_long_long_2d_224_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:1199" status="valid" parentFunction="memcpy_wide_bus_read_long_long_2d_224_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus_2d.h:1216" status="valid" parentFunction="memcpy_wide_bus_write_int_2d_224_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:1235" status="valid" parentFunction="memcpy_wide_bus_write_int_2d_224_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:1248" status="valid" parentFunction="memcpy_wide_bus_write_int_2d_224_512" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus_2d.h:1277" status="invalid" parentFunction="memcpy_wide_bus_write_int_2d_224_512" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus_2d.h:1281" status="valid" parentFunction="memcpy_wide_bus_write_int_2d_224_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:1287" status="valid" parentFunction="memcpy_wide_bus_write_int_2d_224_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:1305" status="valid" parentFunction="memcpy_wide_bus_write_int_2d_224_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:1317" status="valid" parentFunction="memcpy_wide_bus_write_int_2d_224_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus_2d.h:1330" status="valid" parentFunction="memcpy_wide_bus_read_float_2d_224_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:1365" status="valid" parentFunction="memcpy_wide_bus_read_float_2d_224_512" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus_2d.h:1377" status="invalid" parentFunction="memcpy_wide_bus_read_float_2d_224_512" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus_2d.h:1381" status="valid" parentFunction="memcpy_wide_bus_read_float_2d_224_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:1387" status="valid" parentFunction="memcpy_wide_bus_read_float_2d_224_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:1409" status="valid" parentFunction="memcpy_wide_bus_read_float_2d_224_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus_2d.h:1426" status="valid" parentFunction="memcpy_wide_bus_write_float_2d_224_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:1444" status="valid" parentFunction="memcpy_wide_bus_write_float_2d_224_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:1459" status="valid" parentFunction="memcpy_wide_bus_write_float_2d_224_512" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus_2d.h:1489" status="invalid" parentFunction="memcpy_wide_bus_write_float_2d_224_512" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus_2d.h:1493" status="valid" parentFunction="memcpy_wide_bus_write_float_2d_224_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:1499" status="valid" parentFunction="memcpy_wide_bus_write_float_2d_224_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:1519" status="valid" parentFunction="memcpy_wide_bus_write_float_2d_224_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:1532" status="valid" parentFunction="memcpy_wide_bus_write_float_2d_224_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus_2d.h:1546" status="valid" parentFunction="memcpy_wide_bus_read_double_2d_224_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:1581" status="valid" parentFunction="memcpy_wide_bus_read_double_2d_224_512" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus_2d.h:1592" status="invalid" parentFunction="memcpy_wide_bus_read_double_2d_224_512" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus_2d.h:1596" status="valid" parentFunction="memcpy_wide_bus_read_double_2d_224_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:1602" status="valid" parentFunction="memcpy_wide_bus_read_double_2d_224_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:1624" status="valid" parentFunction="memcpy_wide_bus_read_double_2d_224_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus_2d.h:1641" status="valid" parentFunction="memcpy_wide_bus_write_double_2d_224_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:1659" status="valid" parentFunction="memcpy_wide_bus_write_double_2d_224_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:1674" status="valid" parentFunction="memcpy_wide_bus_write_double_2d_224_512" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus_2d.h:1706" status="invalid" parentFunction="memcpy_wide_bus_write_double_2d_224_512" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus_2d.h:1710" status="valid" parentFunction="memcpy_wide_bus_write_double_2d_224_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:1716" status="valid" parentFunction="memcpy_wide_bus_write_double_2d_224_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:1737" status="valid" parentFunction="memcpy_wide_bus_write_double_2d_224_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:1750" status="valid" parentFunction="memcpy_wide_bus_write_double_2d_224_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../memcpy_128.h:33" status="warning" parentFunction="merlin_get_range_128" variable="" isDirective="0" options="SELF">
            <Msg msg_id="207-5516" msg_severity="WARNING" msg_body="the 'self/all' option to 'Inline' pragma is not supported and will be ignored"/>
        </Pragma>
        <Pragma type="unroll" location="../../../memcpy_128.h:40" status="valid" parentFunction="merlin_get_range_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../memcpy_128.h:47" status="valid" parentFunction="merlin_get_range_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../memcpy_128.h:54" status="valid" parentFunction="merlin_get_range_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../memcpy_128.h:61" status="valid" parentFunction="merlin_get_range_128" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../memcpy_128.h:74" status="warning" parentFunction="merlin_set_range_128" variable="" isDirective="0" options="SELF">
            <Msg msg_id="207-5516" msg_severity="WARNING" msg_body="the 'self/all' option to 'Inline' pragma is not supported and will be ignored"/>
        </Pragma>
        <Pragma type="unroll" location="../../../memcpy_128.h:80" status="valid" parentFunction="merlin_set_range_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../memcpy_128.h:87" status="valid" parentFunction="merlin_set_range_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../memcpy_128.h:94" status="valid" parentFunction="merlin_set_range_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../memcpy_128.h:101" status="valid" parentFunction="merlin_set_range_128" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../memcpy_512.h:33" status="warning" parentFunction="merlin_get_range_512" variable="" isDirective="0" options="SELF">
            <Msg msg_id="207-5516" msg_severity="WARNING" msg_body="the 'self/all' option to 'Inline' pragma is not supported and will be ignored"/>
        </Pragma>
        <Pragma type="unroll" location="../../../memcpy_512.h:40" status="valid" parentFunction="merlin_get_range_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../memcpy_512.h:47" status="valid" parentFunction="merlin_get_range_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../memcpy_512.h:54" status="valid" parentFunction="merlin_get_range_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../memcpy_512.h:61" status="valid" parentFunction="merlin_get_range_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../memcpy_512.h:74" status="warning" parentFunction="merlin_set_range_512" variable="" isDirective="0" options="SELF">
            <Msg msg_id="207-5516" msg_severity="WARNING" msg_body="the 'self/all' option to 'Inline' pragma is not supported and will be ignored"/>
        </Pragma>
        <Pragma type="unroll" location="../../../memcpy_512.h:80" status="valid" parentFunction="merlin_set_range_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../memcpy_512.h:87" status="valid" parentFunction="merlin_set_range_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../memcpy_512.h:94" status="valid" parentFunction="merlin_set_range_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../memcpy_512.h:101" status="valid" parentFunction="merlin_set_range_512" variable="" isDirective="0" options=""/>
    </PragmaReport>
</profile>

