#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Apr 27 22:20:11 2019
# Process ID: 17112
# Current directory: C:/Users/jelon/Documents/Workspaces/School/ImageWatermark/FPGA/watermark/vivado/MIPS.runs/synth_1
# Command line: vivado.exe -log Graphics.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Graphics.tcl
# Log file: C:/Users/jelon/Documents/Workspaces/School/ImageWatermark/FPGA/watermark/vivado/MIPS.runs/synth_1/Graphics.vds
# Journal file: C:/Users/jelon/Documents/Workspaces/School/ImageWatermark/FPGA/watermark/vivado/MIPS.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Graphics.tcl -notrace
Command: synth_design -top Graphics -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 19056 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 363.102 ; gain = 101.676
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Graphics' [C:/Users/jelon/Documents/Workspaces/School/ImageWatermark/FPGA/vga/Graphics.v:3]
INFO: [Synth 8-6157] synthesizing module 'Processor' [C:/Users/jelon/Documents/Workspaces/School/ImageWatermark/FPGA/processor/mips.v:4]
INFO: [Synth 8-6157] synthesizing module 'PC' [C:/Users/jelon/Documents/Workspaces/School/ImageWatermark/FPGA/processor/pc.v:4]
INFO: [Synth 8-6155] done synthesizing module 'PC' (1#1) [C:/Users/jelon/Documents/Workspaces/School/ImageWatermark/FPGA/processor/pc.v:4]
INFO: [Synth 8-6157] synthesizing module 'PC_ALU' [C:/Users/jelon/Documents/Workspaces/School/ImageWatermark/FPGA/processor/pc.v:23]
INFO: [Synth 8-6155] done synthesizing module 'PC_ALU' (2#1) [C:/Users/jelon/Documents/Workspaces/School/ImageWatermark/FPGA/processor/pc.v:23]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile' [C:/Users/jelon/Documents/Workspaces/School/ImageWatermark/FPGA/processor/register_file.v:3]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/jelon/Documents/Workspaces/School/ImageWatermark/FPGA/processor/register_file.v:15]
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile' (3#1) [C:/Users/jelon/Documents/Workspaces/School/ImageWatermark/FPGA/processor/register_file.v:3]
INFO: [Synth 8-6157] synthesizing module 'InstructionMemory' [C:/Users/jelon/Documents/Workspaces/School/ImageWatermark/FPGA/processor/inst_memory.v:3]
INFO: [Synth 8-6155] done synthesizing module 'InstructionMemory' (4#1) [C:/Users/jelon/Documents/Workspaces/School/ImageWatermark/FPGA/processor/inst_memory.v:3]
INFO: [Synth 8-6157] synthesizing module 'DataMemory' [C:/Users/jelon/Documents/Workspaces/School/ImageWatermark/FPGA/processor/data_memory.v:3]
INFO: [Synth 8-6155] done synthesizing module 'DataMemory' (5#1) [C:/Users/jelon/Documents/Workspaces/School/ImageWatermark/FPGA/processor/data_memory.v:3]
INFO: [Synth 8-6157] synthesizing module 'Splitter' [C:/Users/jelon/Documents/Workspaces/School/ImageWatermark/FPGA/processor/splitter.v:4]
INFO: [Synth 8-6155] done synthesizing module 'Splitter' (6#1) [C:/Users/jelon/Documents/Workspaces/School/ImageWatermark/FPGA/processor/splitter.v:4]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/jelon/Documents/Workspaces/School/ImageWatermark/FPGA/processor/alu.v:4]
INFO: [Synth 8-6157] synthesizing module 'RippleCarryAdder' [C:/Users/jelon/Documents/Workspaces/School/ImageWatermark/FPGA/processor/arithmetic.v:20]
INFO: [Synth 8-6157] synthesizing module 'FullAdder' [C:/Users/jelon/Documents/Workspaces/School/ImageWatermark/FPGA/processor/arithmetic.v:4]
INFO: [Synth 8-6155] done synthesizing module 'FullAdder' (7#1) [C:/Users/jelon/Documents/Workspaces/School/ImageWatermark/FPGA/processor/arithmetic.v:4]
INFO: [Synth 8-6155] done synthesizing module 'RippleCarryAdder' (8#1) [C:/Users/jelon/Documents/Workspaces/School/ImageWatermark/FPGA/processor/arithmetic.v:20]
INFO: [Synth 8-6157] synthesizing module 'RippleCarrySubtractor' [C:/Users/jelon/Documents/Workspaces/School/ImageWatermark/FPGA/processor/arithmetic.v:65]
INFO: [Synth 8-6155] done synthesizing module 'RippleCarrySubtractor' (9#1) [C:/Users/jelon/Documents/Workspaces/School/ImageWatermark/FPGA/processor/arithmetic.v:65]
INFO: [Synth 8-6157] synthesizing module 'AND' [C:/Users/jelon/Documents/Workspaces/School/ImageWatermark/FPGA/processor/logic.v:3]
INFO: [Synth 8-6155] done synthesizing module 'AND' (10#1) [C:/Users/jelon/Documents/Workspaces/School/ImageWatermark/FPGA/processor/logic.v:3]
INFO: [Synth 8-6157] synthesizing module 'OR' [C:/Users/jelon/Documents/Workspaces/School/ImageWatermark/FPGA/processor/logic.v:45]
INFO: [Synth 8-6155] done synthesizing module 'OR' (11#1) [C:/Users/jelon/Documents/Workspaces/School/ImageWatermark/FPGA/processor/logic.v:45]
INFO: [Synth 8-6157] synthesizing module 'ShiftRight' [C:/Users/jelon/Documents/Workspaces/School/ImageWatermark/FPGA/processor/logic.v:88]
INFO: [Synth 8-6155] done synthesizing module 'ShiftRight' (12#1) [C:/Users/jelon/Documents/Workspaces/School/ImageWatermark/FPGA/processor/logic.v:88]
INFO: [Synth 8-6157] synthesizing module 'ShiftLeft' [C:/Users/jelon/Documents/Workspaces/School/ImageWatermark/FPGA/processor/logic.v:101]
INFO: [Synth 8-6155] done synthesizing module 'ShiftLeft' (13#1) [C:/Users/jelon/Documents/Workspaces/School/ImageWatermark/FPGA/processor/logic.v:101]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (14#1) [C:/Users/jelon/Documents/Workspaces/School/ImageWatermark/FPGA/processor/alu.v:4]
INFO: [Synth 8-6157] synthesizing module 'SignExtend' [C:/Users/jelon/Documents/Workspaces/School/ImageWatermark/FPGA/processor/signextend.v:4]
INFO: [Synth 8-6155] done synthesizing module 'SignExtend' (15#1) [C:/Users/jelon/Documents/Workspaces/School/ImageWatermark/FPGA/processor/signextend.v:4]
INFO: [Synth 8-6155] done synthesizing module 'Processor' (16#1) [C:/Users/jelon/Documents/Workspaces/School/ImageWatermark/FPGA/processor/mips.v:4]
INFO: [Synth 8-6157] synthesizing module 'GUI' [C:/Users/jelon/Documents/Workspaces/School/ImageWatermark/FPGA/vga/GUI.v:3]
	Parameter Size bound to: 13'b1000000000000 
	Parameter SizeXY bound to: 7'b1000000 
	Parameter COLUMN0 bound to: 0 - type: integer 
	Parameter COLUMN1 bound to: 64 - type: integer 
	Parameter COLUMN2 bound to: 128 - type: integer 
	Parameter COLUMN3 bound to: 192 - type: integer 
	Parameter COLUMN4 bound to: 256 - type: integer 
	Parameter COLUMN5 bound to: 320 - type: integer 
	Parameter COLUMN6 bound to: 384 - type: integer 
	Parameter COLUMN7 bound to: 448 - type: integer 
	Parameter ROW0 bound to: 0 - type: integer 
	Parameter ROW1 bound to: 64 - type: integer 
	Parameter ROW2 bound to: 128 - type: integer 
	Parameter ROW3 bound to: 192 - type: integer 
	Parameter ROW4 bound to: 256 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'image1.mem' is read successfully [C:/Users/jelon/Documents/Workspaces/School/ImageWatermark/FPGA/vga/GUI.v:99]
INFO: [Synth 8-3876] $readmem data file 'image2.mem' is read successfully [C:/Users/jelon/Documents/Workspaces/School/ImageWatermark/FPGA/vga/GUI.v:100]
INFO: [Synth 8-3876] $readmem data file 'water1.mem' is read successfully [C:/Users/jelon/Documents/Workspaces/School/ImageWatermark/FPGA/vga/GUI.v:101]
INFO: [Synth 8-3876] $readmem data file 'water2.mem' is read successfully [C:/Users/jelon/Documents/Workspaces/School/ImageWatermark/FPGA/vga/GUI.v:102]
INFO: [Synth 8-6157] synthesizing module 'VGAInterface' [C:/Users/jelon/Documents/Workspaces/School/ImageWatermark/FPGA/vga/VGAInterface.v:3]
	Parameter HorzTimeToPulseWidthEnd bound to: 10'b0001100000 
	Parameter HorzTimeToBackPorchEnd bound to: 10'b0010010000 
	Parameter HorzTimeToDisplayTimeEnd bound to: 10'b1100010000 
	Parameter HorzTimeToFrontPorchEnd bound to: 10'b1100100000 
	Parameter VertTimeToPulseWidthEnd bound to: 10'b0000000010 
	Parameter VertTimeToBackPorchEnd bound to: 10'b0000011111 
	Parameter VertTimeToDisplayTimeEnd bound to: 10'b0111111111 
	Parameter VertTimeToFrontPorchEnd bound to: 10'b1000001001 
INFO: [Synth 8-6157] synthesizing module 'Counter' [C:/Users/jelon/Documents/Workspaces/School/ImageWatermark/FPGA/vga/counter.v:3]
	Parameter MaxValue bound to: 799 - type: integer 
	Parameter Size bound to: 10 - type: integer 
	Parameter InitialValue bound to: 799 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Counter' (17#1) [C:/Users/jelon/Documents/Workspaces/School/ImageWatermark/FPGA/vga/counter.v:3]
INFO: [Synth 8-6157] synthesizing module 'Counter__parameterized0' [C:/Users/jelon/Documents/Workspaces/School/ImageWatermark/FPGA/vga/counter.v:3]
	Parameter MaxValue bound to: 520 - type: integer 
	Parameter Size bound to: 10 - type: integer 
	Parameter InitialValue bound to: 520 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Counter__parameterized0' (17#1) [C:/Users/jelon/Documents/Workspaces/School/ImageWatermark/FPGA/vga/counter.v:3]
INFO: [Synth 8-6157] synthesizing module 'PixCounter' [C:/Users/jelon/Documents/Workspaces/School/ImageWatermark/FPGA/vga/PixCounter.v:3]
	Parameter AddressSize bound to: 10 - type: integer 
	Parameter TimeToBackPorchEnd bound to: 143 - type: integer 
	Parameter TimeToDisplayTimeEnd bound to: 783 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'PixCounter' (18#1) [C:/Users/jelon/Documents/Workspaces/School/ImageWatermark/FPGA/vga/PixCounter.v:3]
INFO: [Synth 8-6157] synthesizing module 'PixCounter__parameterized0' [C:/Users/jelon/Documents/Workspaces/School/ImageWatermark/FPGA/vga/PixCounter.v:3]
	Parameter AddressSize bound to: 9 - type: integer 
	Parameter TimeToBackPorchEnd bound to: 30 - type: integer 
	Parameter TimeToDisplayTimeEnd bound to: 510 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'PixCounter__parameterized0' (18#1) [C:/Users/jelon/Documents/Workspaces/School/ImageWatermark/FPGA/vga/PixCounter.v:3]
INFO: [Synth 8-6155] done synthesizing module 'VGAInterface' (19#1) [C:/Users/jelon/Documents/Workspaces/School/ImageWatermark/FPGA/vga/VGAInterface.v:3]
INFO: [Synth 8-6155] done synthesizing module 'GUI' (20#1) [C:/Users/jelon/Documents/Workspaces/School/ImageWatermark/FPGA/vga/GUI.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Graphics' (21#1) [C:/Users/jelon/Documents/Workspaces/School/ImageWatermark/FPGA/vga/Graphics.v:3]
WARNING: [Synth 8-3331] design RippleCarrySubtractor has unconnected port carryin
WARNING: [Synth 8-3331] design ALU has unconnected port clk
WARNING: [Synth 8-3331] design DataMemory has unconnected port addr[31]
WARNING: [Synth 8-3331] design DataMemory has unconnected port addr[30]
WARNING: [Synth 8-3331] design DataMemory has unconnected port addr[29]
WARNING: [Synth 8-3331] design DataMemory has unconnected port addr[28]
WARNING: [Synth 8-3331] design DataMemory has unconnected port addr[27]
WARNING: [Synth 8-3331] design DataMemory has unconnected port addr[26]
WARNING: [Synth 8-3331] design DataMemory has unconnected port addr[25]
WARNING: [Synth 8-3331] design DataMemory has unconnected port addr[24]
WARNING: [Synth 8-3331] design DataMemory has unconnected port addr[23]
WARNING: [Synth 8-3331] design DataMemory has unconnected port addr[22]
WARNING: [Synth 8-3331] design DataMemory has unconnected port addr[21]
WARNING: [Synth 8-3331] design DataMemory has unconnected port addr[20]
WARNING: [Synth 8-3331] design DataMemory has unconnected port addr[19]
WARNING: [Synth 8-3331] design DataMemory has unconnected port addr[18]
WARNING: [Synth 8-3331] design DataMemory has unconnected port addr[17]
WARNING: [Synth 8-3331] design DataMemory has unconnected port addr[16]
WARNING: [Synth 8-3331] design DataMemory has unconnected port addr[15]
WARNING: [Synth 8-3331] design DataMemory has unconnected port addr[14]
WARNING: [Synth 8-3331] design DataMemory has unconnected port addr[13]
WARNING: [Synth 8-3331] design DataMemory has unconnected port addr[12]
WARNING: [Synth 8-3331] design DataMemory has unconnected port addr[11]
WARNING: [Synth 8-3331] design DataMemory has unconnected port addr[10]
WARNING: [Synth 8-3331] design DataMemory has unconnected port addr[9]
WARNING: [Synth 8-3331] design DataMemory has unconnected port addr[8]
WARNING: [Synth 8-3331] design DataMemory has unconnected port addr[7]
WARNING: [Synth 8-3331] design DataMemory has unconnected port addr[6]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 443.898 ; gain = 182.473
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 443.898 ; gain = 182.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 443.898 ; gain = 182.473
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/jelon/Documents/Workspaces/School/ImageWatermark/FPGA/watermark/vivado/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/jelon/Documents/Workspaces/School/ImageWatermark/FPGA/watermark/vivado/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/jelon/Documents/Workspaces/School/ImageWatermark/FPGA/watermark/vivado/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Graphics_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Graphics_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 801.266 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 801.266 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 801.266 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 801.266 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 801.266 ; gain = 539.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 801.266 ; gain = 539.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 801.266 ; gain = 539.840
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/jelon/Documents/Workspaces/School/ImageWatermark/FPGA/processor/pc.v:38]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/jelon/Documents/Workspaces/School/ImageWatermark/FPGA/processor/pc.v:38]
INFO: [Synth 8-5546] ROM "memdata" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memdata" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rw" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rw" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "result" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "result" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "in1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "chksignal" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "chksignal" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'rd_reg' [C:/Users/jelon/Documents/Workspaces/School/ImageWatermark/FPGA/processor/splitter.v:32]
WARNING: [Synth 8-327] inferring latch for variable 'shamt_reg' [C:/Users/jelon/Documents/Workspaces/School/ImageWatermark/FPGA/processor/splitter.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'funct_reg' [C:/Users/jelon/Documents/Workspaces/School/ImageWatermark/FPGA/processor/splitter.v:34]
WARNING: [Synth 8-327] inferring latch for variable 'addr_reg' [C:/Users/jelon/Documents/Workspaces/School/ImageWatermark/FPGA/processor/splitter.v:41]
WARNING: [Synth 8-327] inferring latch for variable 'result_reg' [C:/Users/jelon/Documents/Workspaces/School/ImageWatermark/FPGA/processor/alu.v:61]
WARNING: [Synth 8-327] inferring latch for variable 'rw_reg' [C:/Users/jelon/Documents/Workspaces/School/ImageWatermark/FPGA/processor/alu.v:60]
WARNING: [Synth 8-327] inferring latch for variable 'addr3_reg' [C:/Users/jelon/Documents/Workspaces/School/ImageWatermark/FPGA/processor/mips.v:61]
WARNING: [Synth 8-327] inferring latch for variable 'data3_reg' [C:/Users/jelon/Documents/Workspaces/School/ImageWatermark/FPGA/processor/mips.v:61]
WARNING: [Synth 8-327] inferring latch for variable 'in1_reg' [C:/Users/jelon/Documents/Workspaces/School/ImageWatermark/FPGA/processor/mips.v:67]
WARNING: [Synth 8-327] inferring latch for variable 'in2_reg' [C:/Users/jelon/Documents/Workspaces/School/ImageWatermark/FPGA/processor/mips.v:67]
WARNING: [Synth 8-327] inferring latch for variable 'address_reg' [C:/Users/jelon/Documents/Workspaces/School/ImageWatermark/FPGA/processor/mips.v:63]
WARNING: [Synth 8-327] inferring latch for variable 'in_reg' [C:/Users/jelon/Documents/Workspaces/School/ImageWatermark/FPGA/processor/mips.v:58]
WARNING: [Synth 8-327] inferring latch for variable 'chksignal_reg' [C:/Users/jelon/Documents/Workspaces/School/ImageWatermark/FPGA/processor/mips.v:59]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 801.266 ; gain = 539.840
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 160   
+---Registers : 
	               32 Bit    Registers := 34    
	               12 Bit    Registers := 4     
	               10 Bit    Registers := 3     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---RAMs : 
	              48K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 44    
	  27 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 7     
	   2 Input      5 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 14    
	   6 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module PC 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module PC_ALU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
Module RegisterFile 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 37    
Module InstructionMemory 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	  27 Input     32 Bit        Muxes := 1     
Module DataMemory 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Splitter 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module FullAdder 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module RippleCarrySubtractor 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 32    
Module ALU 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 1     
Module Processor 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 7     
	   5 Input      1 Bit        Muxes := 2     
Module Counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Counter__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module PixCounter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module PixCounter__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module VGAInterface 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module GUI 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---RAMs : 
	              48K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "result" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "result" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "chksignal" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3331] design ALU has unconnected port clk
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port pc[31]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port pc[30]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port pc[29]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port pc[28]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port pc[27]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port pc[26]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port pc[25]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port pc[24]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port pc[23]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port pc[22]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port pc[21]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port pc[20]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port pc[19]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port pc[18]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port pc[17]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port pc[16]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port pc[15]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port pc[14]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port pc[13]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port pc[12]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port pc[11]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port pc[10]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port pc[9]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port pc[8]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port pc[7]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port pc[6]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port pc[5]
INFO: [Synth 8-3886] merging instance 'GraphicsGUI/water_pix_reg[0]' (FD) to 'GraphicsGUI/water_pix_reg[4]'
INFO: [Synth 8-3886] merging instance 'GraphicsGUI/water_pix_reg[1]' (FD) to 'GraphicsGUI/water_pix_reg[5]'
INFO: [Synth 8-3886] merging instance 'GraphicsGUI/water_pix_reg[2]' (FD) to 'GraphicsGUI/water_pix_reg[6]'
INFO: [Synth 8-3886] merging instance 'GraphicsGUI/water_pix_reg[3]' (FD) to 'GraphicsGUI/water_pix_reg[7]'
INFO: [Synth 8-3886] merging instance 'GraphicsGUI/image_pix_reg[4]' (FD) to 'GraphicsGUI/image_pix_reg[5]'
INFO: [Synth 8-3886] merging instance 'GraphicsGUI/image_pix_reg[5]' (FD) to 'GraphicsGUI/image_pix_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GraphicsGUI/\image_pix_reg[7] )
INFO: [Synth 8-3886] merging instance 'MIPS/inst_mem/inst_reg[10]' (FD) to 'MIPS/inst_mem/inst_reg[7]'
INFO: [Synth 8-3886] merging instance 'MIPS/inst_mem/inst_reg[7]' (FD) to 'MIPS/inst_mem/inst_reg[26]'
INFO: [Synth 8-3886] merging instance 'MIPS/split/shamt_reg[4]' (LD) to 'MIPS/split/shamt_reg[1]'
INFO: [Synth 8-3886] merging instance 'MIPS/inst_mem/inst_reg[12]' (FD) to 'MIPS/inst_mem/inst_reg[14]'
INFO: [Synth 8-3886] merging instance 'MIPS/inst_mem/inst_reg[4]' (FD) to 'MIPS/inst_mem/inst_reg[31]'
INFO: [Synth 8-3886] merging instance 'MIPS/split/rd_reg[1]' (LD) to 'MIPS/split/rd_reg[3]'
INFO: [Synth 8-3886] merging instance 'MIPS/inst_mem/inst_reg[31]' (FD) to 'MIPS/inst_mem/inst_reg[30]'
INFO: [Synth 8-3886] merging instance 'MIPS/inst_mem/inst_reg[30]' (FD) to 'MIPS/inst_mem/inst_reg[29]'
INFO: [Synth 8-3886] merging instance 'MIPS/inst_mem/inst_reg[29]' (FD) to 'MIPS/inst_mem/inst_reg[27]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\MIPS/inst_mem/inst_reg[27] )
WARNING: [Synth 8-264] enable of latch \MIPS/address_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch \MIPS/address_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch \MIPS/address_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \MIPS/address_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \MIPS/address_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \MIPS/address_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \MIPS/address_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch \MIPS/address_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch \MIPS/address_reg[4]  is always disabled
WARNING: [Synth 8-264] enable of latch \MIPS/address_reg[4]  is always disabled
WARNING: [Synth 8-264] enable of latch \MIPS/address_reg[5]  is always disabled
WARNING: [Synth 8-264] enable of latch \MIPS/address_reg[5]  is always disabled
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\MIPS/split/addr_reg[4] )
INFO: [Synth 8-3886] merging instance 'MIPS/split/addr_reg[12]' (LD) to 'MIPS/split/addr_reg[14]'
INFO: [Synth 8-3886] merging instance 'MIPS/split/addr_reg[10]' (LD) to 'MIPS/split/addr_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\MIPS/split/funct_reg[4] )
WARNING: [Synth 8-264] enable of latch \MIPS/address_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch \MIPS/address_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch \MIPS/address_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \MIPS/address_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \MIPS/address_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \MIPS/address_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \MIPS/address_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch \MIPS/address_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch \MIPS/address_reg[4]  is always disabled
WARNING: [Synth 8-264] enable of latch \MIPS/address_reg[4]  is always disabled
WARNING: [Synth 8-264] enable of latch \MIPS/address_reg[5]  is always disabled
WARNING: [Synth 8-264] enable of latch \MIPS/address_reg[5]  is always disabled
WARNING: [Synth 8-3332] Sequential element (MIPS/split/funct_reg[4]) is unused and will be removed from module Graphics.
WARNING: [Synth 8-3332] Sequential element (MIPS/split/addr_reg[14]) is unused and will be removed from module Graphics.
WARNING: [Synth 8-3332] Sequential element (MIPS/split/addr_reg[13]) is unused and will be removed from module Graphics.
WARNING: [Synth 8-3332] Sequential element (MIPS/split/addr_reg[11]) is unused and will be removed from module Graphics.
WARNING: [Synth 8-3332] Sequential element (MIPS/split/addr_reg[9]) is unused and will be removed from module Graphics.
WARNING: [Synth 8-3332] Sequential element (MIPS/split/addr_reg[8]) is unused and will be removed from module Graphics.
WARNING: [Synth 8-3332] Sequential element (MIPS/split/addr_reg[7]) is unused and will be removed from module Graphics.
WARNING: [Synth 8-3332] Sequential element (MIPS/split/addr_reg[6]) is unused and will be removed from module Graphics.
WARNING: [Synth 8-3332] Sequential element (MIPS/split/addr_reg[5]) is unused and will be removed from module Graphics.
WARNING: [Synth 8-3332] Sequential element (MIPS/split/addr_reg[4]) is unused and will be removed from module Graphics.
WARNING: [Synth 8-3332] Sequential element (MIPS/address_reg[31]) is unused and will be removed from module Graphics.
WARNING: [Synth 8-3332] Sequential element (MIPS/address_reg[30]) is unused and will be removed from module Graphics.
WARNING: [Synth 8-3332] Sequential element (MIPS/address_reg[29]) is unused and will be removed from module Graphics.
WARNING: [Synth 8-3332] Sequential element (MIPS/address_reg[28]) is unused and will be removed from module Graphics.
WARNING: [Synth 8-3332] Sequential element (MIPS/address_reg[27]) is unused and will be removed from module Graphics.
WARNING: [Synth 8-3332] Sequential element (MIPS/address_reg[26]) is unused and will be removed from module Graphics.
WARNING: [Synth 8-3332] Sequential element (MIPS/address_reg[25]) is unused and will be removed from module Graphics.
WARNING: [Synth 8-3332] Sequential element (MIPS/address_reg[24]) is unused and will be removed from module Graphics.
WARNING: [Synth 8-3332] Sequential element (MIPS/address_reg[23]) is unused and will be removed from module Graphics.
WARNING: [Synth 8-3332] Sequential element (MIPS/address_reg[22]) is unused and will be removed from module Graphics.
WARNING: [Synth 8-3332] Sequential element (MIPS/address_reg[21]) is unused and will be removed from module Graphics.
WARNING: [Synth 8-3332] Sequential element (MIPS/address_reg[20]) is unused and will be removed from module Graphics.
WARNING: [Synth 8-3332] Sequential element (MIPS/address_reg[19]) is unused and will be removed from module Graphics.
WARNING: [Synth 8-3332] Sequential element (MIPS/address_reg[18]) is unused and will be removed from module Graphics.
WARNING: [Synth 8-3332] Sequential element (MIPS/address_reg[17]) is unused and will be removed from module Graphics.
WARNING: [Synth 8-3332] Sequential element (MIPS/address_reg[16]) is unused and will be removed from module Graphics.
WARNING: [Synth 8-3332] Sequential element (MIPS/address_reg[15]) is unused and will be removed from module Graphics.
WARNING: [Synth 8-3332] Sequential element (MIPS/address_reg[14]) is unused and will be removed from module Graphics.
WARNING: [Synth 8-3332] Sequential element (MIPS/address_reg[13]) is unused and will be removed from module Graphics.
WARNING: [Synth 8-3332] Sequential element (MIPS/address_reg[12]) is unused and will be removed from module Graphics.
WARNING: [Synth 8-3332] Sequential element (MIPS/address_reg[11]) is unused and will be removed from module Graphics.
WARNING: [Synth 8-3332] Sequential element (MIPS/address_reg[10]) is unused and will be removed from module Graphics.
WARNING: [Synth 8-3332] Sequential element (MIPS/address_reg[9]) is unused and will be removed from module Graphics.
WARNING: [Synth 8-3332] Sequential element (MIPS/address_reg[8]) is unused and will be removed from module Graphics.
WARNING: [Synth 8-3332] Sequential element (MIPS/address_reg[7]) is unused and will be removed from module Graphics.
WARNING: [Synth 8-3332] Sequential element (MIPS/address_reg[6]) is unused and will be removed from module Graphics.
WARNING: [Synth 8-3332] Sequential element (MIPS/in_reg[31]) is unused and will be removed from module Graphics.
WARNING: [Synth 8-3332] Sequential element (MIPS/in_reg[30]) is unused and will be removed from module Graphics.
WARNING: [Synth 8-3332] Sequential element (MIPS/in_reg[29]) is unused and will be removed from module Graphics.
WARNING: [Synth 8-3332] Sequential element (MIPS/in_reg[28]) is unused and will be removed from module Graphics.
WARNING: [Synth 8-3332] Sequential element (MIPS/in_reg[27]) is unused and will be removed from module Graphics.
WARNING: [Synth 8-3332] Sequential element (MIPS/in_reg[26]) is unused and will be removed from module Graphics.
WARNING: [Synth 8-3332] Sequential element (MIPS/in_reg[25]) is unused and will be removed from module Graphics.
WARNING: [Synth 8-3332] Sequential element (MIPS/in_reg[24]) is unused and will be removed from module Graphics.
WARNING: [Synth 8-3332] Sequential element (MIPS/in_reg[23]) is unused and will be removed from module Graphics.
WARNING: [Synth 8-3332] Sequential element (MIPS/in_reg[22]) is unused and will be removed from module Graphics.
WARNING: [Synth 8-3332] Sequential element (MIPS/in_reg[21]) is unused and will be removed from module Graphics.
WARNING: [Synth 8-3332] Sequential element (MIPS/in_reg[20]) is unused and will be removed from module Graphics.
WARNING: [Synth 8-3332] Sequential element (MIPS/in_reg[19]) is unused and will be removed from module Graphics.
WARNING: [Synth 8-3332] Sequential element (MIPS/in_reg[18]) is unused and will be removed from module Graphics.
WARNING: [Synth 8-3332] Sequential element (MIPS/in_reg[17]) is unused and will be removed from module Graphics.
WARNING: [Synth 8-3332] Sequential element (MIPS/in_reg[16]) is unused and will be removed from module Graphics.
WARNING: [Synth 8-3332] Sequential element (MIPS/in_reg[15]) is unused and will be removed from module Graphics.
WARNING: [Synth 8-3332] Sequential element (MIPS/in_reg[14]) is unused and will be removed from module Graphics.
WARNING: [Synth 8-3332] Sequential element (MIPS/in_reg[13]) is unused and will be removed from module Graphics.
WARNING: [Synth 8-3332] Sequential element (MIPS/in_reg[12]) is unused and will be removed from module Graphics.
WARNING: [Synth 8-3332] Sequential element (MIPS/in_reg[11]) is unused and will be removed from module Graphics.
WARNING: [Synth 8-3332] Sequential element (MIPS/in_reg[10]) is unused and will be removed from module Graphics.
WARNING: [Synth 8-3332] Sequential element (MIPS/in_reg[9]) is unused and will be removed from module Graphics.
WARNING: [Synth 8-3332] Sequential element (MIPS/in_reg[8]) is unused and will be removed from module Graphics.
WARNING: [Synth 8-3332] Sequential element (MIPS/in_reg[7]) is unused and will be removed from module Graphics.
WARNING: [Synth 8-3332] Sequential element (MIPS/in_reg[6]) is unused and will be removed from module Graphics.
WARNING: [Synth 8-3332] Sequential element (MIPS/in_reg[5]) is unused and will be removed from module Graphics.
WARNING: [Synth 8-264] enable of latch \MIPS/address_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch \MIPS/address_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch \MIPS/address_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \MIPS/address_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \MIPS/address_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \MIPS/address_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \MIPS/address_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch \MIPS/address_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch \MIPS/address_reg[4]  is always disabled
WARNING: [Synth 8-264] enable of latch \MIPS/address_reg[4]  is always disabled
WARNING: [Synth 8-264] enable of latch \MIPS/address_reg[5]  is always disabled
WARNING: [Synth 8-264] enable of latch \MIPS/address_reg[5]  is always disabled
WARNING: [Synth 8-264] enable of latch \MIPS/address_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch \MIPS/address_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch \MIPS/address_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \MIPS/address_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \MIPS/address_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \MIPS/address_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \MIPS/address_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch \MIPS/address_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch \MIPS/address_reg[4]  is always disabled
WARNING: [Synth 8-264] enable of latch \MIPS/address_reg[4]  is always disabled
WARNING: [Synth 8-264] enable of latch \MIPS/address_reg[5]  is always disabled
WARNING: [Synth 8-264] enable of latch \MIPS/address_reg[5]  is always disabled
WARNING: [Synth 8-264] enable of latch \MIPS/address_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch \MIPS/address_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch \MIPS/address_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \MIPS/address_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \MIPS/address_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \MIPS/address_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \MIPS/address_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch \MIPS/address_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch \MIPS/address_reg[4]  is always disabled
WARNING: [Synth 8-264] enable of latch \MIPS/address_reg[4]  is always disabled
WARNING: [Synth 8-264] enable of latch \MIPS/address_reg[5]  is always disabled
WARNING: [Synth 8-264] enable of latch \MIPS/address_reg[5]  is always disabled
WARNING: [Synth 8-264] enable of latch \MIPS/address_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch \MIPS/address_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch \MIPS/address_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \MIPS/address_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \MIPS/address_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \MIPS/address_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \MIPS/address_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch \MIPS/address_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch \MIPS/address_reg[4]  is always disabled
WARNING: [Synth 8-264] enable of latch \MIPS/address_reg[4]  is always disabled
WARNING: [Synth 8-264] enable of latch \MIPS/address_reg[5]  is always disabled
WARNING: [Synth 8-264] enable of latch \MIPS/address_reg[5]  is always disabled
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:26 ; elapsed = 00:01:33 . Memory (MB): peak = 844.934 ; gain = 583.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|GUI         | p_0_out    | 4096x12       | LUT            | 
|GUI         | p_0_out    | 4096x12       | LUT            | 
|GUI         | p_0_out    | 4096x12       | LUT            | 
|GUI         | p_0_out    | 4096x12       | LUT            | 
|GUI         | p_0_out    | 4096x12       | LUT            | 
|GUI         | p_0_out    | 4096x12       | LUT            | 
|GUI         | p_0_out    | 4096x12       | LUT            | 
|GUI         | p_0_out    | 4096x12       | LUT            | 
|GUI         | p_0_out    | 4096x12       | LUT            | 
|GUI         | p_0_out    | 4096x12       | LUT            | 
|GUI         | p_0_out    | 4096x12       | LUT            | 
|GUI         | p_0_out    | 4096x12       | LUT            | 
|GUI         | p_0_out    | 4096x12       | LUT            | 
|GUI         | p_0_out    | 4096x12       | LUT            | 
|GUI         | p_0_out    | 4096x12       | LUT            | 
|GUI         | p_0_out    | 4096x12       | LUT            | 
+------------+------------+---------------+----------------+


Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+---------------------------+-----------+----------------------+--------------------------------+
|Module Name | RTL Object                | Inference | Size (Depth x Width) | Primitives                     | 
+------------+---------------------------+-----------+----------------------+--------------------------------+
|Graphics    | MIPS/data_mem/memdata_reg | Implied   | 64 x 32              | RAM16X1S x 32  RAM32X1S x 32   | 
|GraphicsGUI | COLOR_IMAGE_OUT_reg       | Implied   | 4 K x 12             | RAM64M x 256                   | 
+------------+---------------------------+-----------+----------------------+--------------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:35 ; elapsed = 00:01:43 . Memory (MB): peak = 844.934 ; gain = 583.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-264] enable of latch \MIPS/address_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch \MIPS/address_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch \MIPS/address_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \MIPS/address_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \MIPS/address_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \MIPS/address_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \MIPS/address_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch \MIPS/address_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch \MIPS/address_reg[4]  is always disabled
WARNING: [Synth 8-264] enable of latch \MIPS/address_reg[4]  is always disabled
WARNING: [Synth 8-264] enable of latch \MIPS/address_reg[5]  is always disabled
WARNING: [Synth 8-264] enable of latch \MIPS/address_reg[5]  is always disabled
WARNING: [Synth 8-264] enable of latch \MIPS/address_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch \MIPS/address_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch \MIPS/address_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \MIPS/address_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \MIPS/address_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \MIPS/address_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \MIPS/address_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch \MIPS/address_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch \MIPS/address_reg[4]  is always disabled
WARNING: [Synth 8-264] enable of latch \MIPS/address_reg[4]  is always disabled
WARNING: [Synth 8-264] enable of latch \MIPS/address_reg[5]  is always disabled
WARNING: [Synth 8-264] enable of latch \MIPS/address_reg[5]  is always disabled
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:38 ; elapsed = 00:01:47 . Memory (MB): peak = 895.129 ; gain = 633.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+------------+---------------------------+-----------+----------------------+--------------------------------+
|Module Name | RTL Object                | Inference | Size (Depth x Width) | Primitives                     | 
+------------+---------------------------+-----------+----------------------+--------------------------------+
|Graphics    | MIPS/data_mem/memdata_reg | Implied   | 64 x 32              | RAM16X1S x 32  RAM32X1S x 32   | 
|GraphicsGUI | COLOR_IMAGE_OUT_reg       | Implied   | 4 K x 12             | RAM64M x 256                   | 
+------------+---------------------------+-----------+----------------------+--------------------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (MIPS/address_reg[5]) is unused and will be removed from module Graphics.
WARNING: [Synth 8-3332] Sequential element (MIPS/address_reg[4]) is unused and will be removed from module Graphics.
WARNING: [Synth 8-3332] Sequential element (MIPS/address_reg[3]) is unused and will be removed from module Graphics.
WARNING: [Synth 8-3332] Sequential element (MIPS/address_reg[2]) is unused and will be removed from module Graphics.
WARNING: [Synth 8-3332] Sequential element (MIPS/address_reg[1]) is unused and will be removed from module Graphics.
WARNING: [Synth 8-3332] Sequential element (MIPS/address_reg[0]) is unused and will be removed from module Graphics.
INFO: [Synth 8-3886] merging instance 'GraphicsGUI/water_pix_reg[4]' (FD) to 'GraphicsGUI/water_pix_reg[8]'
INFO: [Synth 8-3886] merging instance 'GraphicsGUI/water_pix_reg[5]' (FD) to 'GraphicsGUI/water_pix_reg[9]'
INFO: [Synth 8-3886] merging instance 'GraphicsGUI/water_pix_reg[6]' (FD) to 'GraphicsGUI/water_pix_reg[10]'
INFO: [Synth 8-3886] merging instance 'GraphicsGUI/water_pix_reg[7]' (FD) to 'GraphicsGUI/water_pix_reg[11]'
WARNING: [Synth 8-3332] Sequential element (MIPS/split/addr_reg[15]) is unused and will be removed from module Graphics.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:42 ; elapsed = 00:01:51 . Memory (MB): peak = 899.828 ; gain = 638.402
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:44 ; elapsed = 00:01:53 . Memory (MB): peak = 899.828 ; gain = 638.402
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:44 ; elapsed = 00:01:53 . Memory (MB): peak = 899.828 ; gain = 638.402
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:44 ; elapsed = 00:01:54 . Memory (MB): peak = 899.828 ; gain = 638.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:44 ; elapsed = 00:01:54 . Memory (MB): peak = 899.828 ; gain = 638.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:45 ; elapsed = 00:01:54 . Memory (MB): peak = 899.828 ; gain = 638.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:45 ; elapsed = 00:01:54 . Memory (MB): peak = 899.828 ; gain = 638.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     5|
|2     |CARRY4   |    10|
|3     |LUT1     |     9|
|4     |LUT2     |    85|
|5     |LUT3     |    75|
|6     |LUT4     |   223|
|7     |LUT5     |   493|
|8     |LUT6     |  2488|
|9     |MUXF7    |   672|
|10    |MUXF8    |   103|
|11    |RAM32X1S |    32|
|12    |RAM64M   |   256|
|13    |FDRE     |  1179|
|14    |FDSE     |    15|
|15    |LD       |   155|
|16    |LDC      |     1|
|17    |LDCP     |     1|
|18    |IBUF     |     3|
|19    |OBUF     |    14|
+------+---------+------+

Report Instance Areas: 
+------+----------------------------+---------------------------+------+
|      |Instance                    |Module                     |Cells |
+------+----------------------------+---------------------------+------+
|1     |top                         |                           |  5819|
|2     |  GraphicsGUI               |GUI                        |  3060|
|3     |    VGA                     |VGAInterface               |   624|
|4     |      HorzPix               |PixCounter                 |   397|
|5     |      TimeCounterHorizontal |Counter                    |    35|
|6     |      TimeCounterVertical   |Counter__parameterized0    |    61|
|7     |      VertPix               |PixCounter__parameterized0 |   117|
|8     |  MIPS                      |Processor                  |  2737|
|9     |    data_mem                |DataMemory                 |    32|
|10    |    alu_                    |ALU                        |   241|
|11    |    inst_mem                |InstructionMemory          |    99|
|12    |    pc_                     |PC                         |    41|
|13    |    pc_alu                  |PC_ALU                     |     2|
|14    |    register_file           |RegisterFile               |  1932|
|15    |    split                   |Splitter                   |   282|
+------+----------------------------+---------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:45 ; elapsed = 00:01:54 . Memory (MB): peak = 899.828 ; gain = 638.402
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 207 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:34 ; elapsed = 00:01:47 . Memory (MB): peak = 899.828 ; gain = 281.035
Synthesis Optimization Complete : Time (s): cpu = 00:01:45 ; elapsed = 00:01:54 . Memory (MB): peak = 899.828 ; gain = 638.402
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1230 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 32 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 899.828 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 445 instances were transformed.
  LD => LDCE: 155 instances
  LDC => LDCE: 1 instances
  LDCP => LDCP (GND, LUT3, LUT3, LDCE, VCC): 1 instances
  RAM32X1S => RAM32X1S (inverted pins: WCLK) (RAMS32): 32 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 256 instances

INFO: [Common 17-83] Releasing license: Synthesis
104 Infos, 235 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:47 ; elapsed = 00:01:58 . Memory (MB): peak = 899.828 ; gain = 646.559
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 899.828 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/jelon/Documents/Workspaces/School/ImageWatermark/FPGA/watermark/vivado/MIPS.runs/synth_1/Graphics.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Graphics_utilization_synth.rpt -pb Graphics_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Apr 27 22:22:14 2019...
