// Seed: 436453942
module module_0 (
    output tri id_0,
    input uwire id_1,
    input wor id_2,
    input tri1 id_3,
    input supply0 id_4
);
  wire id_6 = id_3;
  wire id_7;
  wire id_8;
endmodule
module module_1 (
    output uwire id_0,
    output wand id_1,
    input tri1 id_2,
    input tri1 id_3,
    input wire id_4,
    inout tri1 id_5,
    output supply1 id_6
);
  assign id_1 = 1;
  module_0 modCall_1 (
      id_0,
      id_5,
      id_5,
      id_2,
      id_5
  );
  assign modCall_1.id_0 = 0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28
);
  inout wire id_28;
  input wire id_27;
  output wire id_26;
  inout wire id_25;
  inout wire id_24;
  input wire id_23;
  output wire id_22;
  input wire id_21;
  inout wire id_20;
  input wire id_19;
  output wire id_18;
  input wire id_17;
  input wire id_16;
  output wire id_15;
  output wire id_14;
  output wire id_13;
  output wire id_12;
  input wire id_11;
  input wire id_10;
  input wire id_9;
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
endmodule
module module_3 (
    input  supply0 id_0,
    output logic   id_1
    , id_3
);
  logic id_4 = id_0;
  wire  id_5;
  ;
  assign id_3 = 1;
  assign id_3 = id_5 - 1;
  always
    if ((-1)) begin : LABEL_0
      id_1 <= id_4;
      if (1) id_3 = 1;
      else if (1'b0)
        fork
        join_any : SymbolIdentifier
      logic [(  -1  ) : -1] id_6 = id_5;
    end else begin : LABEL_1
      $signed(7);
      ;
    end
  tri1 id_7;
  assign id_7 = id_3;
  module_2 modCall_1 (
      id_4,
      id_7,
      id_4,
      id_4,
      id_7,
      id_4,
      id_5,
      id_5,
      id_4,
      id_7,
      id_7,
      id_4,
      id_4,
      id_4,
      id_4,
      id_5,
      id_7,
      id_5,
      id_7,
      id_4,
      id_4,
      id_5,
      id_7,
      id_7,
      id_7,
      id_5,
      id_4,
      id_5
  );
  wire id_8;
  assign id_7 = -1;
endmodule
