
LCD.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000050bc  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000038  0800517c  0800517c  0001517c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080051b4  080051b4  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  080051b4  080051b4  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  080051b4  080051b4  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080051b4  080051b4  000151b4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080051b8  080051b8  000151b8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  080051bc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000022c  2000000c  080051c8  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000238  080051c8  00020238  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001b5d7  00000000  00000000  00020077  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002ad3  00000000  00000000  0003b64e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000ad0  00000000  00000000  0003e128  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000086d  00000000  00000000  0003ebf8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00012fd2  00000000  00000000  0003f465  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000108ef  00000000  00000000  00052437  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00072aa2  00000000  00000000  00062d26  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00002604  00000000  00000000  000d57c8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004d  00000000  00000000  000d7dcc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000000c 	.word	0x2000000c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08005164 	.word	0x08005164

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000010 	.word	0x20000010
 8000104:	08005164 	.word	0x08005164

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <_ZN3LCDC1EP19__I2C_HandleTypeDefh>:
#include "LCD.h"

LCD::LCD(I2C_HandleTypeDef *i2cHandle, uint8_t lcdAddress) :
 8000220:	b580      	push	{r7, lr}
 8000222:	b084      	sub	sp, #16
 8000224:	af00      	add	r7, sp, #0
 8000226:	60f8      	str	r0, [r7, #12]
 8000228:	60b9      	str	r1, [r7, #8]
 800022a:	1dfb      	adds	r3, r7, #7
 800022c:	701a      	strb	r2, [r3, #0]
		i2cHandle(i2cHandle), lcdAddress(lcdAddress) {
 800022e:	68fb      	ldr	r3, [r7, #12]
 8000230:	68ba      	ldr	r2, [r7, #8]
 8000232:	601a      	str	r2, [r3, #0]
 8000234:	68fb      	ldr	r3, [r7, #12]
 8000236:	1dfa      	adds	r2, r7, #7
 8000238:	7812      	ldrb	r2, [r2, #0]
 800023a:	711a      	strb	r2, [r3, #4]

	sendInstruction(0b00110000); // 8ми битный интерфейс
 800023c:	68fb      	ldr	r3, [r7, #12]
 800023e:	2130      	movs	r1, #48	; 0x30
 8000240:	0018      	movs	r0, r3
 8000242:	f000 f87c 	bl	800033e <_ZN3LCD15sendInstructionEh>
	HAL_Delay(40);
 8000246:	2028      	movs	r0, #40	; 0x28
 8000248:	f000 fd60 	bl	8000d0c <HAL_Delay>

	sendInstruction(0b00000010); // Установка курсора в начале строки
 800024c:	68fb      	ldr	r3, [r7, #12]
 800024e:	2102      	movs	r1, #2
 8000250:	0018      	movs	r0, r3
 8000252:	f000 f874 	bl	800033e <_ZN3LCD15sendInstructionEh>
	HAL_Delay(40);
 8000256:	2028      	movs	r0, #40	; 0x28
 8000258:	f000 fd58 	bl	8000d0c <HAL_Delay>

	sendInstruction(0b00001100); // Нормальный режим работы, выкл курсор
 800025c:	68fb      	ldr	r3, [r7, #12]
 800025e:	210c      	movs	r1, #12
 8000260:	0018      	movs	r0, r3
 8000262:	f000 f86c 	bl	800033e <_ZN3LCD15sendInstructionEh>
	HAL_Delay(40);
 8000266:	2028      	movs	r0, #40	; 0x28
 8000268:	f000 fd50 	bl	8000d0c <HAL_Delay>

	sendInstruction(0b00000100);
 800026c:	68fb      	ldr	r3, [r7, #12]
 800026e:	2104      	movs	r1, #4
 8000270:	0018      	movs	r0, r3
 8000272:	f000 f864 	bl	800033e <_ZN3LCD15sendInstructionEh>
	HAL_Delay(40);
 8000276:	2028      	movs	r0, #40	; 0x28
 8000278:	f000 fd48 	bl	8000d0c <HAL_Delay>

	sendInstruction(0b00000001); // Очистка дисплея
 800027c:	68fb      	ldr	r3, [r7, #12]
 800027e:	2101      	movs	r1, #1
 8000280:	0018      	movs	r0, r3
 8000282:	f000 f85c 	bl	800033e <_ZN3LCD15sendInstructionEh>
	HAL_Delay(2);
 8000286:	2002      	movs	r0, #2
 8000288:	f000 fd40 	bl	8000d0c <HAL_Delay>
}
 800028c:	68fb      	ldr	r3, [r7, #12]
 800028e:	0018      	movs	r0, r3
 8000290:	46bd      	mov	sp, r7
 8000292:	b004      	add	sp, #16
 8000294:	bd80      	pop	{r7, pc}

08000296 <_ZN3LCD8sendByteEhh>:
	HAL_I2C_Master_Transmit_DMA(i2cHandle, lcdAddress, byteArr, 4);
	while (i2cHandle->State == HAL_I2C_STATE_BUSY_TX) {
	}
}

void LCD::sendByte(uint8_t byte, uint8_t isCharacter) {
 8000296:	b590      	push	{r4, r7, lr}
 8000298:	b085      	sub	sp, #20
 800029a:	af00      	add	r7, sp, #0
 800029c:	6078      	str	r0, [r7, #4]
 800029e:	0008      	movs	r0, r1
 80002a0:	0011      	movs	r1, r2
 80002a2:	1cfb      	adds	r3, r7, #3
 80002a4:	1c02      	adds	r2, r0, #0
 80002a6:	701a      	strb	r2, [r3, #0]
 80002a8:	1cbb      	adds	r3, r7, #2
 80002aa:	1c0a      	adds	r2, r1, #0
 80002ac:	701a      	strb	r2, [r3, #0]
	uint8_t upperBite = byte & 0xF0;
 80002ae:	200f      	movs	r0, #15
 80002b0:	183b      	adds	r3, r7, r0
 80002b2:	1cfa      	adds	r2, r7, #3
 80002b4:	7812      	ldrb	r2, [r2, #0]
 80002b6:	210f      	movs	r1, #15
 80002b8:	438a      	bics	r2, r1
 80002ba:	701a      	strb	r2, [r3, #0]
	uint8_t lowerBite = (byte << 4) & 0xF0;
 80002bc:	1cfb      	adds	r3, r7, #3
 80002be:	781b      	ldrb	r3, [r3, #0]
 80002c0:	011a      	lsls	r2, r3, #4
 80002c2:	240e      	movs	r4, #14
 80002c4:	193b      	adds	r3, r7, r4
 80002c6:	701a      	strb	r2, [r3, #0]

	uint8_t byteArr[4] { };
 80002c8:	2108      	movs	r1, #8
 80002ca:	187b      	adds	r3, r7, r1
 80002cc:	2200      	movs	r2, #0
 80002ce:	601a      	str	r2, [r3, #0]

	byteArr[0] = upperBite | isCharacter | E /*| BACKLIGHT */;
 80002d0:	183a      	adds	r2, r7, r0
 80002d2:	1cbb      	adds	r3, r7, #2
 80002d4:	7812      	ldrb	r2, [r2, #0]
 80002d6:	781b      	ldrb	r3, [r3, #0]
 80002d8:	4313      	orrs	r3, r2
 80002da:	b2db      	uxtb	r3, r3
 80002dc:	2204      	movs	r2, #4
 80002de:	4313      	orrs	r3, r2
 80002e0:	b2da      	uxtb	r2, r3
 80002e2:	187b      	adds	r3, r7, r1
 80002e4:	701a      	strb	r2, [r3, #0]
	byteArr[1] = 0;
 80002e6:	187b      	adds	r3, r7, r1
 80002e8:	2200      	movs	r2, #0
 80002ea:	705a      	strb	r2, [r3, #1]
	byteArr[2] = lowerBite | isCharacter | E /*| BACKLIGHT */;
 80002ec:	193a      	adds	r2, r7, r4
 80002ee:	1cbb      	adds	r3, r7, #2
 80002f0:	7812      	ldrb	r2, [r2, #0]
 80002f2:	781b      	ldrb	r3, [r3, #0]
 80002f4:	4313      	orrs	r3, r2
 80002f6:	b2db      	uxtb	r3, r3
 80002f8:	2204      	movs	r2, #4
 80002fa:	4313      	orrs	r3, r2
 80002fc:	b2da      	uxtb	r2, r3
 80002fe:	187b      	adds	r3, r7, r1
 8000300:	709a      	strb	r2, [r3, #2]
	byteArr[3] = 0;
 8000302:	000c      	movs	r4, r1
 8000304:	187b      	adds	r3, r7, r1
 8000306:	2200      	movs	r2, #0
 8000308:	70da      	strb	r2, [r3, #3]

	HAL_I2C_Master_Transmit_DMA(i2cHandle, lcdAddress, byteArr, 4);
 800030a:	687b      	ldr	r3, [r7, #4]
 800030c:	6818      	ldr	r0, [r3, #0]
 800030e:	687b      	ldr	r3, [r7, #4]
 8000310:	791b      	ldrb	r3, [r3, #4]
 8000312:	b299      	uxth	r1, r3
 8000314:	193a      	adds	r2, r7, r4
 8000316:	2304      	movs	r3, #4
 8000318:	f001 fa40 	bl	800179c <HAL_I2C_Master_Transmit_DMA>
	while (i2cHandle->State == HAL_I2C_STATE_BUSY_TX) {
 800031c:	46c0      	nop			; (mov r8, r8)
 800031e:	687b      	ldr	r3, [r7, #4]
 8000320:	681b      	ldr	r3, [r3, #0]
 8000322:	2241      	movs	r2, #65	; 0x41
 8000324:	5c9b      	ldrb	r3, [r3, r2]
 8000326:	b2db      	uxtb	r3, r3
 8000328:	3b21      	subs	r3, #33	; 0x21
 800032a:	425a      	negs	r2, r3
 800032c:	4153      	adcs	r3, r2
 800032e:	b2db      	uxtb	r3, r3
 8000330:	2b00      	cmp	r3, #0
 8000332:	d1f4      	bne.n	800031e <_ZN3LCD8sendByteEhh+0x88>
	}
}
 8000334:	46c0      	nop			; (mov r8, r8)
 8000336:	46c0      	nop			; (mov r8, r8)
 8000338:	46bd      	mov	sp, r7
 800033a:	b005      	add	sp, #20
 800033c:	bd90      	pop	{r4, r7, pc}

0800033e <_ZN3LCD15sendInstructionEh>:

void LCD::sendInstruction(uint8_t instruction) {
 800033e:	b580      	push	{r7, lr}
 8000340:	b082      	sub	sp, #8
 8000342:	af00      	add	r7, sp, #0
 8000344:	6078      	str	r0, [r7, #4]
 8000346:	000a      	movs	r2, r1
 8000348:	1cfb      	adds	r3, r7, #3
 800034a:	701a      	strb	r2, [r3, #0]
	sendByte(instruction);
 800034c:	1cfb      	adds	r3, r7, #3
 800034e:	7819      	ldrb	r1, [r3, #0]
 8000350:	687b      	ldr	r3, [r7, #4]
 8000352:	2200      	movs	r2, #0
 8000354:	0018      	movs	r0, r3
 8000356:	f7ff ff9e 	bl	8000296 <_ZN3LCD8sendByteEhh>
}
 800035a:	46c0      	nop			; (mov r8, r8)
 800035c:	46bd      	mov	sp, r7
 800035e:	b002      	add	sp, #8
 8000360:	bd80      	pop	{r7, pc}
	...

08000364 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000364:	b580      	push	{r7, lr}
 8000366:	b082      	sub	sp, #8
 8000368:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800036a:	f000 fc6b 	bl	8000c44 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800036e:	f000 f813 	bl	8000398 <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000372:	f000 f99b 	bl	80006ac <_ZL12MX_GPIO_Initv>
  MX_DMA_Init();
 8000376:	f000 f973 	bl	8000660 <_ZL11MX_DMA_Initv>
  MX_I2C1_Init();
 800037a:	f000 f883 	bl	8000484 <_ZL12MX_I2C1_Initv>
  MX_USART2_UART_Init();
 800037e:	f000 f93b 	bl	80005f8 <_ZL19MX_USART2_UART_Initv>
  MX_RTC_Init();
 8000382:	f000 f8cb 	bl	800051c <_ZL11MX_RTC_Initv>
  /* USER CODE BEGIN 2 */
	LCD WH2004(&hi2c1, 0x4E);
 8000386:	4903      	ldr	r1, [pc, #12]	; (8000394 <main+0x30>)
 8000388:	003b      	movs	r3, r7
 800038a:	224e      	movs	r2, #78	; 0x4e
 800038c:	0018      	movs	r0, r3
 800038e:	f7ff ff47 	bl	8000220 <_ZN3LCDC1EP19__I2C_HandleTypeDefh>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000392:	e7fe      	b.n	8000392 <main+0x2e>
 8000394:	20000028 	.word	0x20000028

08000398 <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000398:	b590      	push	{r4, r7, lr}
 800039a:	b095      	sub	sp, #84	; 0x54
 800039c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800039e:	2420      	movs	r4, #32
 80003a0:	193b      	adds	r3, r7, r4
 80003a2:	0018      	movs	r0, r3
 80003a4:	2330      	movs	r3, #48	; 0x30
 80003a6:	001a      	movs	r2, r3
 80003a8:	2100      	movs	r1, #0
 80003aa:	f004 feaf 	bl	800510c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80003ae:	2310      	movs	r3, #16
 80003b0:	18fb      	adds	r3, r7, r3
 80003b2:	0018      	movs	r0, r3
 80003b4:	2310      	movs	r3, #16
 80003b6:	001a      	movs	r2, r3
 80003b8:	2100      	movs	r1, #0
 80003ba:	f004 fea7 	bl	800510c <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80003be:	003b      	movs	r3, r7
 80003c0:	0018      	movs	r0, r3
 80003c2:	2310      	movs	r3, #16
 80003c4:	001a      	movs	r2, r3
 80003c6:	2100      	movs	r1, #0
 80003c8:	f004 fea0 	bl	800510c <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 80003cc:	0021      	movs	r1, r4
 80003ce:	187b      	adds	r3, r7, r1
 80003d0:	220a      	movs	r2, #10
 80003d2:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80003d4:	187b      	adds	r3, r7, r1
 80003d6:	2201      	movs	r2, #1
 80003d8:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80003da:	187b      	adds	r3, r7, r1
 80003dc:	2210      	movs	r2, #16
 80003de:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80003e0:	187b      	adds	r3, r7, r1
 80003e2:	2201      	movs	r2, #1
 80003e4:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80003e6:	187b      	adds	r3, r7, r1
 80003e8:	2202      	movs	r2, #2
 80003ea:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80003ec:	187b      	adds	r3, r7, r1
 80003ee:	2200      	movs	r2, #0
 80003f0:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 80003f2:	187b      	adds	r3, r7, r1
 80003f4:	22a0      	movs	r2, #160	; 0xa0
 80003f6:	0392      	lsls	r2, r2, #14
 80003f8:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 80003fa:	187b      	adds	r3, r7, r1
 80003fc:	2200      	movs	r2, #0
 80003fe:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000400:	187b      	adds	r3, r7, r1
 8000402:	0018      	movs	r0, r3
 8000404:	f002 ffee 	bl	80033e4 <HAL_RCC_OscConfig>
 8000408:	0003      	movs	r3, r0
 800040a:	1e5a      	subs	r2, r3, #1
 800040c:	4193      	sbcs	r3, r2
 800040e:	b2db      	uxtb	r3, r3
 8000410:	2b00      	cmp	r3, #0
 8000412:	d001      	beq.n	8000418 <_Z18SystemClock_Configv+0x80>
  {
    Error_Handler();
 8000414:	f000 f9f0 	bl	80007f8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000418:	2110      	movs	r1, #16
 800041a:	187b      	adds	r3, r7, r1
 800041c:	2207      	movs	r2, #7
 800041e:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000420:	187b      	adds	r3, r7, r1
 8000422:	2202      	movs	r2, #2
 8000424:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000426:	187b      	adds	r3, r7, r1
 8000428:	2200      	movs	r2, #0
 800042a:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800042c:	187b      	adds	r3, r7, r1
 800042e:	2200      	movs	r2, #0
 8000430:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000432:	187b      	adds	r3, r7, r1
 8000434:	2101      	movs	r1, #1
 8000436:	0018      	movs	r0, r3
 8000438:	f003 faee 	bl	8003a18 <HAL_RCC_ClockConfig>
 800043c:	0003      	movs	r3, r0
 800043e:	1e5a      	subs	r2, r3, #1
 8000440:	4193      	sbcs	r3, r2
 8000442:	b2db      	uxtb	r3, r3
 8000444:	2b00      	cmp	r3, #0
 8000446:	d001      	beq.n	800044c <_Z18SystemClock_Configv+0xb4>
  {
    Error_Handler();
 8000448:	f000 f9d6 	bl	80007f8 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1|RCC_PERIPHCLK_RTC;
 800044c:	003b      	movs	r3, r7
 800044e:	4a0c      	ldr	r2, [pc, #48]	; (8000480 <_Z18SystemClock_Configv+0xe8>)
 8000450:	601a      	str	r2, [r3, #0]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 8000452:	003b      	movs	r3, r7
 8000454:	2200      	movs	r2, #0
 8000456:	60da      	str	r2, [r3, #12]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8000458:	003b      	movs	r3, r7
 800045a:	2280      	movs	r2, #128	; 0x80
 800045c:	0092      	lsls	r2, r2, #2
 800045e:	605a      	str	r2, [r3, #4]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000460:	003b      	movs	r3, r7
 8000462:	0018      	movs	r0, r3
 8000464:	f003 fc1c 	bl	8003ca0 <HAL_RCCEx_PeriphCLKConfig>
 8000468:	0003      	movs	r3, r0
 800046a:	1e5a      	subs	r2, r3, #1
 800046c:	4193      	sbcs	r3, r2
 800046e:	b2db      	uxtb	r3, r3
 8000470:	2b00      	cmp	r3, #0
 8000472:	d001      	beq.n	8000478 <_Z18SystemClock_Configv+0xe0>
  {
    Error_Handler();
 8000474:	f000 f9c0 	bl	80007f8 <Error_Handler>
  }
}
 8000478:	46c0      	nop			; (mov r8, r8)
 800047a:	46bd      	mov	sp, r7
 800047c:	b015      	add	sp, #84	; 0x54
 800047e:	bd90      	pop	{r4, r7, pc}
 8000480:	00010020 	.word	0x00010020

08000484 <_ZL12MX_I2C1_Initv>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000484:	b580      	push	{r7, lr}
 8000486:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000488:	4b21      	ldr	r3, [pc, #132]	; (8000510 <_ZL12MX_I2C1_Initv+0x8c>)
 800048a:	4a22      	ldr	r2, [pc, #136]	; (8000514 <_ZL12MX_I2C1_Initv+0x90>)
 800048c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x0000020B;
 800048e:	4b20      	ldr	r3, [pc, #128]	; (8000510 <_ZL12MX_I2C1_Initv+0x8c>)
 8000490:	4a21      	ldr	r2, [pc, #132]	; (8000518 <_ZL12MX_I2C1_Initv+0x94>)
 8000492:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000494:	4b1e      	ldr	r3, [pc, #120]	; (8000510 <_ZL12MX_I2C1_Initv+0x8c>)
 8000496:	2200      	movs	r2, #0
 8000498:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800049a:	4b1d      	ldr	r3, [pc, #116]	; (8000510 <_ZL12MX_I2C1_Initv+0x8c>)
 800049c:	2201      	movs	r2, #1
 800049e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80004a0:	4b1b      	ldr	r3, [pc, #108]	; (8000510 <_ZL12MX_I2C1_Initv+0x8c>)
 80004a2:	2200      	movs	r2, #0
 80004a4:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80004a6:	4b1a      	ldr	r3, [pc, #104]	; (8000510 <_ZL12MX_I2C1_Initv+0x8c>)
 80004a8:	2200      	movs	r2, #0
 80004aa:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80004ac:	4b18      	ldr	r3, [pc, #96]	; (8000510 <_ZL12MX_I2C1_Initv+0x8c>)
 80004ae:	2200      	movs	r2, #0
 80004b0:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80004b2:	4b17      	ldr	r3, [pc, #92]	; (8000510 <_ZL12MX_I2C1_Initv+0x8c>)
 80004b4:	2200      	movs	r2, #0
 80004b6:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80004b8:	4b15      	ldr	r3, [pc, #84]	; (8000510 <_ZL12MX_I2C1_Initv+0x8c>)
 80004ba:	2200      	movs	r2, #0
 80004bc:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80004be:	4b14      	ldr	r3, [pc, #80]	; (8000510 <_ZL12MX_I2C1_Initv+0x8c>)
 80004c0:	0018      	movs	r0, r3
 80004c2:	f001 f8d5 	bl	8001670 <HAL_I2C_Init>
 80004c6:	0003      	movs	r3, r0
 80004c8:	1e5a      	subs	r2, r3, #1
 80004ca:	4193      	sbcs	r3, r2
 80004cc:	b2db      	uxtb	r3, r3
 80004ce:	2b00      	cmp	r3, #0
 80004d0:	d001      	beq.n	80004d6 <_ZL12MX_I2C1_Initv+0x52>
  {
    Error_Handler();
 80004d2:	f000 f991 	bl	80007f8 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80004d6:	4b0e      	ldr	r3, [pc, #56]	; (8000510 <_ZL12MX_I2C1_Initv+0x8c>)
 80004d8:	2100      	movs	r1, #0
 80004da:	0018      	movs	r0, r3
 80004dc:	f002 feea 	bl	80032b4 <HAL_I2CEx_ConfigAnalogFilter>
 80004e0:	0003      	movs	r3, r0
 80004e2:	1e5a      	subs	r2, r3, #1
 80004e4:	4193      	sbcs	r3, r2
 80004e6:	b2db      	uxtb	r3, r3
 80004e8:	2b00      	cmp	r3, #0
 80004ea:	d001      	beq.n	80004f0 <_ZL12MX_I2C1_Initv+0x6c>
  {
    Error_Handler();
 80004ec:	f000 f984 	bl	80007f8 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80004f0:	4b07      	ldr	r3, [pc, #28]	; (8000510 <_ZL12MX_I2C1_Initv+0x8c>)
 80004f2:	2100      	movs	r1, #0
 80004f4:	0018      	movs	r0, r3
 80004f6:	f002 ff29 	bl	800334c <HAL_I2CEx_ConfigDigitalFilter>
 80004fa:	0003      	movs	r3, r0
 80004fc:	1e5a      	subs	r2, r3, #1
 80004fe:	4193      	sbcs	r3, r2
 8000500:	b2db      	uxtb	r3, r3
 8000502:	2b00      	cmp	r3, #0
 8000504:	d001      	beq.n	800050a <_ZL12MX_I2C1_Initv+0x86>
  {
    Error_Handler();
 8000506:	f000 f977 	bl	80007f8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800050a:	46c0      	nop			; (mov r8, r8)
 800050c:	46bd      	mov	sp, r7
 800050e:	bd80      	pop	{r7, pc}
 8000510:	20000028 	.word	0x20000028
 8000514:	40005400 	.word	0x40005400
 8000518:	0000020b 	.word	0x0000020b

0800051c <_ZL11MX_RTC_Initv>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 800051c:	b580      	push	{r7, lr}
 800051e:	b086      	sub	sp, #24
 8000520:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8000522:	1d3b      	adds	r3, r7, #4
 8000524:	0018      	movs	r0, r3
 8000526:	2314      	movs	r3, #20
 8000528:	001a      	movs	r2, r3
 800052a:	2100      	movs	r1, #0
 800052c:	f004 fdee 	bl	800510c <memset>
  RTC_DateTypeDef sDate = {0};
 8000530:	003b      	movs	r3, r7
 8000532:	2200      	movs	r2, #0
 8000534:	601a      	str	r2, [r3, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8000536:	4b2e      	ldr	r3, [pc, #184]	; (80005f0 <_ZL11MX_RTC_Initv+0xd4>)
 8000538:	4a2e      	ldr	r2, [pc, #184]	; (80005f4 <_ZL11MX_RTC_Initv+0xd8>)
 800053a:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 800053c:	4b2c      	ldr	r3, [pc, #176]	; (80005f0 <_ZL11MX_RTC_Initv+0xd4>)
 800053e:	2200      	movs	r2, #0
 8000540:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8000542:	4b2b      	ldr	r3, [pc, #172]	; (80005f0 <_ZL11MX_RTC_Initv+0xd4>)
 8000544:	227f      	movs	r2, #127	; 0x7f
 8000546:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 311;
 8000548:	4b29      	ldr	r3, [pc, #164]	; (80005f0 <_ZL11MX_RTC_Initv+0xd4>)
 800054a:	2238      	movs	r2, #56	; 0x38
 800054c:	32ff      	adds	r2, #255	; 0xff
 800054e:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8000550:	4b27      	ldr	r3, [pc, #156]	; (80005f0 <_ZL11MX_RTC_Initv+0xd4>)
 8000552:	2200      	movs	r2, #0
 8000554:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8000556:	4b26      	ldr	r3, [pc, #152]	; (80005f0 <_ZL11MX_RTC_Initv+0xd4>)
 8000558:	2200      	movs	r2, #0
 800055a:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 800055c:	4b24      	ldr	r3, [pc, #144]	; (80005f0 <_ZL11MX_RTC_Initv+0xd4>)
 800055e:	2200      	movs	r2, #0
 8000560:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8000562:	4b23      	ldr	r3, [pc, #140]	; (80005f0 <_ZL11MX_RTC_Initv+0xd4>)
 8000564:	0018      	movs	r0, r3
 8000566:	f003 fc69 	bl	8003e3c <HAL_RTC_Init>
 800056a:	0003      	movs	r3, r0
 800056c:	1e5a      	subs	r2, r3, #1
 800056e:	4193      	sbcs	r3, r2
 8000570:	b2db      	uxtb	r3, r3
 8000572:	2b00      	cmp	r3, #0
 8000574:	d001      	beq.n	800057a <_ZL11MX_RTC_Initv+0x5e>
  {
    Error_Handler();
 8000576:	f000 f93f 	bl	80007f8 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x16;
 800057a:	1d3b      	adds	r3, r7, #4
 800057c:	2216      	movs	r2, #22
 800057e:	701a      	strb	r2, [r3, #0]
  sTime.Minutes = 0x10;
 8000580:	1d3b      	adds	r3, r7, #4
 8000582:	2210      	movs	r2, #16
 8000584:	705a      	strb	r2, [r3, #1]
  sTime.Seconds = 0x0;
 8000586:	1d3b      	adds	r3, r7, #4
 8000588:	2200      	movs	r2, #0
 800058a:	709a      	strb	r2, [r3, #2]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 800058c:	1d3b      	adds	r3, r7, #4
 800058e:	2200      	movs	r2, #0
 8000590:	60da      	str	r2, [r3, #12]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8000592:	1d3b      	adds	r3, r7, #4
 8000594:	2200      	movs	r2, #0
 8000596:	611a      	str	r2, [r3, #16]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8000598:	1d39      	adds	r1, r7, #4
 800059a:	4b15      	ldr	r3, [pc, #84]	; (80005f0 <_ZL11MX_RTC_Initv+0xd4>)
 800059c:	2201      	movs	r2, #1
 800059e:	0018      	movs	r0, r3
 80005a0:	f003 fce4 	bl	8003f6c <HAL_RTC_SetTime>
 80005a4:	0003      	movs	r3, r0
 80005a6:	1e5a      	subs	r2, r3, #1
 80005a8:	4193      	sbcs	r3, r2
 80005aa:	b2db      	uxtb	r3, r3
 80005ac:	2b00      	cmp	r3, #0
 80005ae:	d001      	beq.n	80005b4 <_ZL11MX_RTC_Initv+0x98>
  {
    Error_Handler();
 80005b0:	f000 f922 	bl	80007f8 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_THURSDAY;
 80005b4:	003b      	movs	r3, r7
 80005b6:	2204      	movs	r2, #4
 80005b8:	701a      	strb	r2, [r3, #0]
  sDate.Month = RTC_MONTH_MARCH;
 80005ba:	003b      	movs	r3, r7
 80005bc:	2203      	movs	r2, #3
 80005be:	705a      	strb	r2, [r3, #1]
  sDate.Date = 0x30;
 80005c0:	003b      	movs	r3, r7
 80005c2:	2230      	movs	r2, #48	; 0x30
 80005c4:	709a      	strb	r2, [r3, #2]
  sDate.Year = 0x23;
 80005c6:	003b      	movs	r3, r7
 80005c8:	2223      	movs	r2, #35	; 0x23
 80005ca:	70da      	strb	r2, [r3, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 80005cc:	0039      	movs	r1, r7
 80005ce:	4b08      	ldr	r3, [pc, #32]	; (80005f0 <_ZL11MX_RTC_Initv+0xd4>)
 80005d0:	2201      	movs	r2, #1
 80005d2:	0018      	movs	r0, r3
 80005d4:	f003 fd70 	bl	80040b8 <HAL_RTC_SetDate>
 80005d8:	0003      	movs	r3, r0
 80005da:	1e5a      	subs	r2, r3, #1
 80005dc:	4193      	sbcs	r3, r2
 80005de:	b2db      	uxtb	r3, r3
 80005e0:	2b00      	cmp	r3, #0
 80005e2:	d001      	beq.n	80005e8 <_ZL11MX_RTC_Initv+0xcc>
  {
    Error_Handler();
 80005e4:	f000 f908 	bl	80007f8 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 80005e8:	46c0      	nop			; (mov r8, r8)
 80005ea:	46bd      	mov	sp, r7
 80005ec:	b006      	add	sp, #24
 80005ee:	bd80      	pop	{r7, pc}
 80005f0:	20000104 	.word	0x20000104
 80005f4:	40002800 	.word	0x40002800

080005f8 <_ZL19MX_USART2_UART_Initv>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80005f8:	b580      	push	{r7, lr}
 80005fa:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80005fc:	4b16      	ldr	r3, [pc, #88]	; (8000658 <_ZL19MX_USART2_UART_Initv+0x60>)
 80005fe:	4a17      	ldr	r2, [pc, #92]	; (800065c <_ZL19MX_USART2_UART_Initv+0x64>)
 8000600:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 8000602:	4b15      	ldr	r3, [pc, #84]	; (8000658 <_ZL19MX_USART2_UART_Initv+0x60>)
 8000604:	2296      	movs	r2, #150	; 0x96
 8000606:	0212      	lsls	r2, r2, #8
 8000608:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800060a:	4b13      	ldr	r3, [pc, #76]	; (8000658 <_ZL19MX_USART2_UART_Initv+0x60>)
 800060c:	2200      	movs	r2, #0
 800060e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000610:	4b11      	ldr	r3, [pc, #68]	; (8000658 <_ZL19MX_USART2_UART_Initv+0x60>)
 8000612:	2200      	movs	r2, #0
 8000614:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000616:	4b10      	ldr	r3, [pc, #64]	; (8000658 <_ZL19MX_USART2_UART_Initv+0x60>)
 8000618:	2200      	movs	r2, #0
 800061a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800061c:	4b0e      	ldr	r3, [pc, #56]	; (8000658 <_ZL19MX_USART2_UART_Initv+0x60>)
 800061e:	220c      	movs	r2, #12
 8000620:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000622:	4b0d      	ldr	r3, [pc, #52]	; (8000658 <_ZL19MX_USART2_UART_Initv+0x60>)
 8000624:	2200      	movs	r2, #0
 8000626:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000628:	4b0b      	ldr	r3, [pc, #44]	; (8000658 <_ZL19MX_USART2_UART_Initv+0x60>)
 800062a:	2200      	movs	r2, #0
 800062c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800062e:	4b0a      	ldr	r3, [pc, #40]	; (8000658 <_ZL19MX_USART2_UART_Initv+0x60>)
 8000630:	2200      	movs	r2, #0
 8000632:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000634:	4b08      	ldr	r3, [pc, #32]	; (8000658 <_ZL19MX_USART2_UART_Initv+0x60>)
 8000636:	2200      	movs	r2, #0
 8000638:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800063a:	4b07      	ldr	r3, [pc, #28]	; (8000658 <_ZL19MX_USART2_UART_Initv+0x60>)
 800063c:	0018      	movs	r0, r3
 800063e:	f003 fe81 	bl	8004344 <HAL_UART_Init>
 8000642:	0003      	movs	r3, r0
 8000644:	1e5a      	subs	r2, r3, #1
 8000646:	4193      	sbcs	r3, r2
 8000648:	b2db      	uxtb	r3, r3
 800064a:	2b00      	cmp	r3, #0
 800064c:	d001      	beq.n	8000652 <_ZL19MX_USART2_UART_Initv+0x5a>
  {
    Error_Handler();
 800064e:	f000 f8d3 	bl	80007f8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000652:	46c0      	nop			; (mov r8, r8)
 8000654:	46bd      	mov	sp, r7
 8000656:	bd80      	pop	{r7, pc}
 8000658:	20000124 	.word	0x20000124
 800065c:	40004400 	.word	0x40004400

08000660 <_ZL11MX_DMA_Initv>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000660:	b580      	push	{r7, lr}
 8000662:	b082      	sub	sp, #8
 8000664:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000666:	4b10      	ldr	r3, [pc, #64]	; (80006a8 <_ZL11MX_DMA_Initv+0x48>)
 8000668:	695a      	ldr	r2, [r3, #20]
 800066a:	4b0f      	ldr	r3, [pc, #60]	; (80006a8 <_ZL11MX_DMA_Initv+0x48>)
 800066c:	2101      	movs	r1, #1
 800066e:	430a      	orrs	r2, r1
 8000670:	615a      	str	r2, [r3, #20]
 8000672:	4b0d      	ldr	r3, [pc, #52]	; (80006a8 <_ZL11MX_DMA_Initv+0x48>)
 8000674:	695b      	ldr	r3, [r3, #20]
 8000676:	2201      	movs	r2, #1
 8000678:	4013      	ands	r3, r2
 800067a:	607b      	str	r3, [r7, #4]
 800067c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel2_3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 0, 0);
 800067e:	2200      	movs	r2, #0
 8000680:	2100      	movs	r1, #0
 8000682:	200a      	movs	r0, #10
 8000684:	f000 fc12 	bl	8000eac <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_3_IRQn);
 8000688:	200a      	movs	r0, #10
 800068a:	f000 fc24 	bl	8000ed6 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_5_IRQn, 0, 0);
 800068e:	2200      	movs	r2, #0
 8000690:	2100      	movs	r1, #0
 8000692:	200b      	movs	r0, #11
 8000694:	f000 fc0a 	bl	8000eac <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_5_IRQn);
 8000698:	200b      	movs	r0, #11
 800069a:	f000 fc1c 	bl	8000ed6 <HAL_NVIC_EnableIRQ>

}
 800069e:	46c0      	nop			; (mov r8, r8)
 80006a0:	46bd      	mov	sp, r7
 80006a2:	b002      	add	sp, #8
 80006a4:	bd80      	pop	{r7, pc}
 80006a6:	46c0      	nop			; (mov r8, r8)
 80006a8:	40021000 	.word	0x40021000

080006ac <_ZL12MX_GPIO_Initv>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80006ac:	b590      	push	{r4, r7, lr}
 80006ae:	b089      	sub	sp, #36	; 0x24
 80006b0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006b2:	240c      	movs	r4, #12
 80006b4:	193b      	adds	r3, r7, r4
 80006b6:	0018      	movs	r0, r3
 80006b8:	2314      	movs	r3, #20
 80006ba:	001a      	movs	r2, r3
 80006bc:	2100      	movs	r1, #0
 80006be:	f004 fd25 	bl	800510c <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80006c2:	4b49      	ldr	r3, [pc, #292]	; (80007e8 <_ZL12MX_GPIO_Initv+0x13c>)
 80006c4:	695a      	ldr	r2, [r3, #20]
 80006c6:	4b48      	ldr	r3, [pc, #288]	; (80007e8 <_ZL12MX_GPIO_Initv+0x13c>)
 80006c8:	2180      	movs	r1, #128	; 0x80
 80006ca:	0289      	lsls	r1, r1, #10
 80006cc:	430a      	orrs	r2, r1
 80006ce:	615a      	str	r2, [r3, #20]
 80006d0:	4b45      	ldr	r3, [pc, #276]	; (80007e8 <_ZL12MX_GPIO_Initv+0x13c>)
 80006d2:	695a      	ldr	r2, [r3, #20]
 80006d4:	2380      	movs	r3, #128	; 0x80
 80006d6:	029b      	lsls	r3, r3, #10
 80006d8:	4013      	ands	r3, r2
 80006da:	60bb      	str	r3, [r7, #8]
 80006dc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80006de:	4b42      	ldr	r3, [pc, #264]	; (80007e8 <_ZL12MX_GPIO_Initv+0x13c>)
 80006e0:	695a      	ldr	r2, [r3, #20]
 80006e2:	4b41      	ldr	r3, [pc, #260]	; (80007e8 <_ZL12MX_GPIO_Initv+0x13c>)
 80006e4:	2180      	movs	r1, #128	; 0x80
 80006e6:	02c9      	lsls	r1, r1, #11
 80006e8:	430a      	orrs	r2, r1
 80006ea:	615a      	str	r2, [r3, #20]
 80006ec:	4b3e      	ldr	r3, [pc, #248]	; (80007e8 <_ZL12MX_GPIO_Initv+0x13c>)
 80006ee:	695a      	ldr	r2, [r3, #20]
 80006f0:	2380      	movs	r3, #128	; 0x80
 80006f2:	02db      	lsls	r3, r3, #11
 80006f4:	4013      	ands	r3, r2
 80006f6:	607b      	str	r3, [r7, #4]
 80006f8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80006fa:	4b3b      	ldr	r3, [pc, #236]	; (80007e8 <_ZL12MX_GPIO_Initv+0x13c>)
 80006fc:	695a      	ldr	r2, [r3, #20]
 80006fe:	4b3a      	ldr	r3, [pc, #232]	; (80007e8 <_ZL12MX_GPIO_Initv+0x13c>)
 8000700:	2180      	movs	r1, #128	; 0x80
 8000702:	0309      	lsls	r1, r1, #12
 8000704:	430a      	orrs	r2, r1
 8000706:	615a      	str	r2, [r3, #20]
 8000708:	4b37      	ldr	r3, [pc, #220]	; (80007e8 <_ZL12MX_GPIO_Initv+0x13c>)
 800070a:	695a      	ldr	r2, [r3, #20]
 800070c:	2380      	movs	r3, #128	; 0x80
 800070e:	031b      	lsls	r3, r3, #12
 8000710:	4013      	ands	r3, r2
 8000712:	603b      	str	r3, [r7, #0]
 8000714:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 8000716:	23f0      	movs	r3, #240	; 0xf0
 8000718:	021b      	lsls	r3, r3, #8
 800071a:	4834      	ldr	r0, [pc, #208]	; (80007ec <_ZL12MX_GPIO_Initv+0x140>)
 800071c:	2200      	movs	r2, #0
 800071e:	0019      	movs	r1, r3
 8000720:	f000 ff88 	bl	8001634 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);
 8000724:	23f0      	movs	r3, #240	; 0xf0
 8000726:	009b      	lsls	r3, r3, #2
 8000728:	4831      	ldr	r0, [pc, #196]	; (80007f0 <_ZL12MX_GPIO_Initv+0x144>)
 800072a:	2200      	movs	r2, #0
 800072c:	0019      	movs	r1, r3
 800072e:	f000 ff81 	bl	8001634 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_11|GPIO_PIN_12, GPIO_PIN_RESET);
 8000732:	23d8      	movs	r3, #216	; 0xd8
 8000734:	0159      	lsls	r1, r3, #5
 8000736:	2390      	movs	r3, #144	; 0x90
 8000738:	05db      	lsls	r3, r3, #23
 800073a:	2200      	movs	r2, #0
 800073c:	0018      	movs	r0, r3
 800073e:	f000 ff79 	bl	8001634 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA0 PA4 PA5 PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_10;
 8000742:	193b      	adds	r3, r7, r4
 8000744:	4a2b      	ldr	r2, [pc, #172]	; (80007f4 <_ZL12MX_GPIO_Initv+0x148>)
 8000746:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000748:	193b      	adds	r3, r7, r4
 800074a:	2200      	movs	r2, #0
 800074c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800074e:	193b      	adds	r3, r7, r4
 8000750:	2202      	movs	r2, #2
 8000752:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000754:	193a      	adds	r2, r7, r4
 8000756:	2390      	movs	r3, #144	; 0x90
 8000758:	05db      	lsls	r3, r3, #23
 800075a:	0011      	movs	r1, r2
 800075c:	0018      	movs	r0, r3
 800075e:	f000 fdf9 	bl	8001354 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB12 PB13 PB14 PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8000762:	0021      	movs	r1, r4
 8000764:	187b      	adds	r3, r7, r1
 8000766:	22f0      	movs	r2, #240	; 0xf0
 8000768:	0212      	lsls	r2, r2, #8
 800076a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800076c:	000c      	movs	r4, r1
 800076e:	193b      	adds	r3, r7, r4
 8000770:	2201      	movs	r2, #1
 8000772:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000774:	193b      	adds	r3, r7, r4
 8000776:	2200      	movs	r2, #0
 8000778:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800077a:	193b      	adds	r3, r7, r4
 800077c:	2200      	movs	r2, #0
 800077e:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000780:	193b      	adds	r3, r7, r4
 8000782:	4a1a      	ldr	r2, [pc, #104]	; (80007ec <_ZL12MX_GPIO_Initv+0x140>)
 8000784:	0019      	movs	r1, r3
 8000786:	0010      	movs	r0, r2
 8000788:	f000 fde4 	bl	8001354 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC6 PC7 PC8 PC9 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 800078c:	0021      	movs	r1, r4
 800078e:	187b      	adds	r3, r7, r1
 8000790:	22f0      	movs	r2, #240	; 0xf0
 8000792:	0092      	lsls	r2, r2, #2
 8000794:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000796:	000c      	movs	r4, r1
 8000798:	193b      	adds	r3, r7, r4
 800079a:	2201      	movs	r2, #1
 800079c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800079e:	193b      	adds	r3, r7, r4
 80007a0:	2200      	movs	r2, #0
 80007a2:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007a4:	193b      	adds	r3, r7, r4
 80007a6:	2200      	movs	r2, #0
 80007a8:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80007aa:	193b      	adds	r3, r7, r4
 80007ac:	4a10      	ldr	r2, [pc, #64]	; (80007f0 <_ZL12MX_GPIO_Initv+0x144>)
 80007ae:	0019      	movs	r1, r3
 80007b0:	0010      	movs	r0, r2
 80007b2:	f000 fdcf 	bl	8001354 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA9 PA11 PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_11|GPIO_PIN_12;
 80007b6:	0021      	movs	r1, r4
 80007b8:	187b      	adds	r3, r7, r1
 80007ba:	22d8      	movs	r2, #216	; 0xd8
 80007bc:	0152      	lsls	r2, r2, #5
 80007be:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007c0:	187b      	adds	r3, r7, r1
 80007c2:	2201      	movs	r2, #1
 80007c4:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007c6:	187b      	adds	r3, r7, r1
 80007c8:	2200      	movs	r2, #0
 80007ca:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007cc:	187b      	adds	r3, r7, r1
 80007ce:	2200      	movs	r2, #0
 80007d0:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007d2:	187a      	adds	r2, r7, r1
 80007d4:	2390      	movs	r3, #144	; 0x90
 80007d6:	05db      	lsls	r3, r3, #23
 80007d8:	0011      	movs	r1, r2
 80007da:	0018      	movs	r0, r3
 80007dc:	f000 fdba 	bl	8001354 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80007e0:	46c0      	nop			; (mov r8, r8)
 80007e2:	46bd      	mov	sp, r7
 80007e4:	b009      	add	sp, #36	; 0x24
 80007e6:	bd90      	pop	{r4, r7, pc}
 80007e8:	40021000 	.word	0x40021000
 80007ec:	48000400 	.word	0x48000400
 80007f0:	48000800 	.word	0x48000800
 80007f4:	00000431 	.word	0x00000431

080007f8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80007f8:	b580      	push	{r7, lr}
 80007fa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80007fc:	b672      	cpsid	i
}
 80007fe:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000800:	e7fe      	b.n	8000800 <Error_Handler+0x8>
	...

08000804 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000804:	b580      	push	{r7, lr}
 8000806:	b082      	sub	sp, #8
 8000808:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800080a:	4b0f      	ldr	r3, [pc, #60]	; (8000848 <HAL_MspInit+0x44>)
 800080c:	699a      	ldr	r2, [r3, #24]
 800080e:	4b0e      	ldr	r3, [pc, #56]	; (8000848 <HAL_MspInit+0x44>)
 8000810:	2101      	movs	r1, #1
 8000812:	430a      	orrs	r2, r1
 8000814:	619a      	str	r2, [r3, #24]
 8000816:	4b0c      	ldr	r3, [pc, #48]	; (8000848 <HAL_MspInit+0x44>)
 8000818:	699b      	ldr	r3, [r3, #24]
 800081a:	2201      	movs	r2, #1
 800081c:	4013      	ands	r3, r2
 800081e:	607b      	str	r3, [r7, #4]
 8000820:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000822:	4b09      	ldr	r3, [pc, #36]	; (8000848 <HAL_MspInit+0x44>)
 8000824:	69da      	ldr	r2, [r3, #28]
 8000826:	4b08      	ldr	r3, [pc, #32]	; (8000848 <HAL_MspInit+0x44>)
 8000828:	2180      	movs	r1, #128	; 0x80
 800082a:	0549      	lsls	r1, r1, #21
 800082c:	430a      	orrs	r2, r1
 800082e:	61da      	str	r2, [r3, #28]
 8000830:	4b05      	ldr	r3, [pc, #20]	; (8000848 <HAL_MspInit+0x44>)
 8000832:	69da      	ldr	r2, [r3, #28]
 8000834:	2380      	movs	r3, #128	; 0x80
 8000836:	055b      	lsls	r3, r3, #21
 8000838:	4013      	ands	r3, r2
 800083a:	603b      	str	r3, [r7, #0]
 800083c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800083e:	46c0      	nop			; (mov r8, r8)
 8000840:	46bd      	mov	sp, r7
 8000842:	b002      	add	sp, #8
 8000844:	bd80      	pop	{r7, pc}
 8000846:	46c0      	nop			; (mov r8, r8)
 8000848:	40021000 	.word	0x40021000

0800084c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800084c:	b590      	push	{r4, r7, lr}
 800084e:	b08b      	sub	sp, #44	; 0x2c
 8000850:	af00      	add	r7, sp, #0
 8000852:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000854:	2414      	movs	r4, #20
 8000856:	193b      	adds	r3, r7, r4
 8000858:	0018      	movs	r0, r3
 800085a:	2314      	movs	r3, #20
 800085c:	001a      	movs	r2, r3
 800085e:	2100      	movs	r1, #0
 8000860:	f004 fc54 	bl	800510c <memset>
  if(hi2c->Instance==I2C1)
 8000864:	687b      	ldr	r3, [r7, #4]
 8000866:	681b      	ldr	r3, [r3, #0]
 8000868:	4a46      	ldr	r2, [pc, #280]	; (8000984 <HAL_I2C_MspInit+0x138>)
 800086a:	4293      	cmp	r3, r2
 800086c:	d000      	beq.n	8000870 <HAL_I2C_MspInit+0x24>
 800086e:	e085      	b.n	800097c <HAL_I2C_MspInit+0x130>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000870:	4b45      	ldr	r3, [pc, #276]	; (8000988 <HAL_I2C_MspInit+0x13c>)
 8000872:	695a      	ldr	r2, [r3, #20]
 8000874:	4b44      	ldr	r3, [pc, #272]	; (8000988 <HAL_I2C_MspInit+0x13c>)
 8000876:	2180      	movs	r1, #128	; 0x80
 8000878:	02c9      	lsls	r1, r1, #11
 800087a:	430a      	orrs	r2, r1
 800087c:	615a      	str	r2, [r3, #20]
 800087e:	4b42      	ldr	r3, [pc, #264]	; (8000988 <HAL_I2C_MspInit+0x13c>)
 8000880:	695a      	ldr	r2, [r3, #20]
 8000882:	2380      	movs	r3, #128	; 0x80
 8000884:	02db      	lsls	r3, r3, #11
 8000886:	4013      	ands	r3, r2
 8000888:	613b      	str	r3, [r7, #16]
 800088a:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800088c:	0021      	movs	r1, r4
 800088e:	187b      	adds	r3, r7, r1
 8000890:	22c0      	movs	r2, #192	; 0xc0
 8000892:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000894:	187b      	adds	r3, r7, r1
 8000896:	2212      	movs	r2, #18
 8000898:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800089a:	187b      	adds	r3, r7, r1
 800089c:	2200      	movs	r2, #0
 800089e:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80008a0:	187b      	adds	r3, r7, r1
 80008a2:	2203      	movs	r2, #3
 80008a4:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 80008a6:	187b      	adds	r3, r7, r1
 80008a8:	2201      	movs	r2, #1
 80008aa:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80008ac:	187b      	adds	r3, r7, r1
 80008ae:	4a37      	ldr	r2, [pc, #220]	; (800098c <HAL_I2C_MspInit+0x140>)
 80008b0:	0019      	movs	r1, r3
 80008b2:	0010      	movs	r0, r2
 80008b4:	f000 fd4e 	bl	8001354 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80008b8:	4b33      	ldr	r3, [pc, #204]	; (8000988 <HAL_I2C_MspInit+0x13c>)
 80008ba:	69da      	ldr	r2, [r3, #28]
 80008bc:	4b32      	ldr	r3, [pc, #200]	; (8000988 <HAL_I2C_MspInit+0x13c>)
 80008be:	2180      	movs	r1, #128	; 0x80
 80008c0:	0389      	lsls	r1, r1, #14
 80008c2:	430a      	orrs	r2, r1
 80008c4:	61da      	str	r2, [r3, #28]
 80008c6:	4b30      	ldr	r3, [pc, #192]	; (8000988 <HAL_I2C_MspInit+0x13c>)
 80008c8:	69da      	ldr	r2, [r3, #28]
 80008ca:	2380      	movs	r3, #128	; 0x80
 80008cc:	039b      	lsls	r3, r3, #14
 80008ce:	4013      	ands	r3, r2
 80008d0:	60fb      	str	r3, [r7, #12]
 80008d2:	68fb      	ldr	r3, [r7, #12]

    /* I2C1 DMA Init */
    /* I2C1_RX Init */
    hdma_i2c1_rx.Instance = DMA1_Channel3;
 80008d4:	4b2e      	ldr	r3, [pc, #184]	; (8000990 <HAL_I2C_MspInit+0x144>)
 80008d6:	4a2f      	ldr	r2, [pc, #188]	; (8000994 <HAL_I2C_MspInit+0x148>)
 80008d8:	601a      	str	r2, [r3, #0]
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80008da:	4b2d      	ldr	r3, [pc, #180]	; (8000990 <HAL_I2C_MspInit+0x144>)
 80008dc:	2200      	movs	r2, #0
 80008de:	605a      	str	r2, [r3, #4]
    hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80008e0:	4b2b      	ldr	r3, [pc, #172]	; (8000990 <HAL_I2C_MspInit+0x144>)
 80008e2:	2200      	movs	r2, #0
 80008e4:	609a      	str	r2, [r3, #8]
    hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80008e6:	4b2a      	ldr	r3, [pc, #168]	; (8000990 <HAL_I2C_MspInit+0x144>)
 80008e8:	2280      	movs	r2, #128	; 0x80
 80008ea:	60da      	str	r2, [r3, #12]
    hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80008ec:	4b28      	ldr	r3, [pc, #160]	; (8000990 <HAL_I2C_MspInit+0x144>)
 80008ee:	2200      	movs	r2, #0
 80008f0:	611a      	str	r2, [r3, #16]
    hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80008f2:	4b27      	ldr	r3, [pc, #156]	; (8000990 <HAL_I2C_MspInit+0x144>)
 80008f4:	2200      	movs	r2, #0
 80008f6:	615a      	str	r2, [r3, #20]
    hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 80008f8:	4b25      	ldr	r3, [pc, #148]	; (8000990 <HAL_I2C_MspInit+0x144>)
 80008fa:	2200      	movs	r2, #0
 80008fc:	619a      	str	r2, [r3, #24]
    hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_LOW;
 80008fe:	4b24      	ldr	r3, [pc, #144]	; (8000990 <HAL_I2C_MspInit+0x144>)
 8000900:	2200      	movs	r2, #0
 8000902:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 8000904:	4b22      	ldr	r3, [pc, #136]	; (8000990 <HAL_I2C_MspInit+0x144>)
 8000906:	0018      	movs	r0, r3
 8000908:	f000 fb02 	bl	8000f10 <HAL_DMA_Init>
 800090c:	1e03      	subs	r3, r0, #0
 800090e:	d001      	beq.n	8000914 <HAL_I2C_MspInit+0xc8>
    {
      Error_Handler();
 8000910:	f7ff ff72 	bl	80007f8 <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmarx,hdma_i2c1_rx);
 8000914:	687b      	ldr	r3, [r7, #4]
 8000916:	4a1e      	ldr	r2, [pc, #120]	; (8000990 <HAL_I2C_MspInit+0x144>)
 8000918:	63da      	str	r2, [r3, #60]	; 0x3c
 800091a:	4b1d      	ldr	r3, [pc, #116]	; (8000990 <HAL_I2C_MspInit+0x144>)
 800091c:	687a      	ldr	r2, [r7, #4]
 800091e:	625a      	str	r2, [r3, #36]	; 0x24

    /* I2C1_TX Init */
    hdma_i2c1_tx.Instance = DMA1_Channel2;
 8000920:	4b1d      	ldr	r3, [pc, #116]	; (8000998 <HAL_I2C_MspInit+0x14c>)
 8000922:	4a1e      	ldr	r2, [pc, #120]	; (800099c <HAL_I2C_MspInit+0x150>)
 8000924:	601a      	str	r2, [r3, #0]
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000926:	4b1c      	ldr	r3, [pc, #112]	; (8000998 <HAL_I2C_MspInit+0x14c>)
 8000928:	2210      	movs	r2, #16
 800092a:	605a      	str	r2, [r3, #4]
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800092c:	4b1a      	ldr	r3, [pc, #104]	; (8000998 <HAL_I2C_MspInit+0x14c>)
 800092e:	2200      	movs	r2, #0
 8000930:	609a      	str	r2, [r3, #8]
    hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000932:	4b19      	ldr	r3, [pc, #100]	; (8000998 <HAL_I2C_MspInit+0x14c>)
 8000934:	2280      	movs	r2, #128	; 0x80
 8000936:	60da      	str	r2, [r3, #12]
    hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000938:	4b17      	ldr	r3, [pc, #92]	; (8000998 <HAL_I2C_MspInit+0x14c>)
 800093a:	2200      	movs	r2, #0
 800093c:	611a      	str	r2, [r3, #16]
    hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800093e:	4b16      	ldr	r3, [pc, #88]	; (8000998 <HAL_I2C_MspInit+0x14c>)
 8000940:	2200      	movs	r2, #0
 8000942:	615a      	str	r2, [r3, #20]
    hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 8000944:	4b14      	ldr	r3, [pc, #80]	; (8000998 <HAL_I2C_MspInit+0x14c>)
 8000946:	2200      	movs	r2, #0
 8000948:	619a      	str	r2, [r3, #24]
    hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_LOW;
 800094a:	4b13      	ldr	r3, [pc, #76]	; (8000998 <HAL_I2C_MspInit+0x14c>)
 800094c:	2200      	movs	r2, #0
 800094e:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 8000950:	4b11      	ldr	r3, [pc, #68]	; (8000998 <HAL_I2C_MspInit+0x14c>)
 8000952:	0018      	movs	r0, r3
 8000954:	f000 fadc 	bl	8000f10 <HAL_DMA_Init>
 8000958:	1e03      	subs	r3, r0, #0
 800095a:	d001      	beq.n	8000960 <HAL_I2C_MspInit+0x114>
    {
      Error_Handler();
 800095c:	f7ff ff4c 	bl	80007f8 <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmatx,hdma_i2c1_tx);
 8000960:	687b      	ldr	r3, [r7, #4]
 8000962:	4a0d      	ldr	r2, [pc, #52]	; (8000998 <HAL_I2C_MspInit+0x14c>)
 8000964:	639a      	str	r2, [r3, #56]	; 0x38
 8000966:	4b0c      	ldr	r3, [pc, #48]	; (8000998 <HAL_I2C_MspInit+0x14c>)
 8000968:	687a      	ldr	r2, [r7, #4]
 800096a:	625a      	str	r2, [r3, #36]	; 0x24

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_IRQn, 0, 0);
 800096c:	2200      	movs	r2, #0
 800096e:	2100      	movs	r1, #0
 8000970:	2017      	movs	r0, #23
 8000972:	f000 fa9b 	bl	8000eac <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_IRQn);
 8000976:	2017      	movs	r0, #23
 8000978:	f000 faad 	bl	8000ed6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 800097c:	46c0      	nop			; (mov r8, r8)
 800097e:	46bd      	mov	sp, r7
 8000980:	b00b      	add	sp, #44	; 0x2c
 8000982:	bd90      	pop	{r4, r7, pc}
 8000984:	40005400 	.word	0x40005400
 8000988:	40021000 	.word	0x40021000
 800098c:	48000400 	.word	0x48000400
 8000990:	2000007c 	.word	0x2000007c
 8000994:	40020030 	.word	0x40020030
 8000998:	200000c0 	.word	0x200000c0
 800099c:	4002001c 	.word	0x4002001c

080009a0 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 80009a0:	b580      	push	{r7, lr}
 80009a2:	b082      	sub	sp, #8
 80009a4:	af00      	add	r7, sp, #0
 80009a6:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 80009a8:	687b      	ldr	r3, [r7, #4]
 80009aa:	681b      	ldr	r3, [r3, #0]
 80009ac:	4a06      	ldr	r2, [pc, #24]	; (80009c8 <HAL_RTC_MspInit+0x28>)
 80009ae:	4293      	cmp	r3, r2
 80009b0:	d106      	bne.n	80009c0 <HAL_RTC_MspInit+0x20>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 80009b2:	4b06      	ldr	r3, [pc, #24]	; (80009cc <HAL_RTC_MspInit+0x2c>)
 80009b4:	6a1a      	ldr	r2, [r3, #32]
 80009b6:	4b05      	ldr	r3, [pc, #20]	; (80009cc <HAL_RTC_MspInit+0x2c>)
 80009b8:	2180      	movs	r1, #128	; 0x80
 80009ba:	0209      	lsls	r1, r1, #8
 80009bc:	430a      	orrs	r2, r1
 80009be:	621a      	str	r2, [r3, #32]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 80009c0:	46c0      	nop			; (mov r8, r8)
 80009c2:	46bd      	mov	sp, r7
 80009c4:	b002      	add	sp, #8
 80009c6:	bd80      	pop	{r7, pc}
 80009c8:	40002800 	.word	0x40002800
 80009cc:	40021000 	.word	0x40021000

080009d0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80009d0:	b590      	push	{r4, r7, lr}
 80009d2:	b08b      	sub	sp, #44	; 0x2c
 80009d4:	af00      	add	r7, sp, #0
 80009d6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009d8:	2414      	movs	r4, #20
 80009da:	193b      	adds	r3, r7, r4
 80009dc:	0018      	movs	r0, r3
 80009de:	2314      	movs	r3, #20
 80009e0:	001a      	movs	r2, r3
 80009e2:	2100      	movs	r1, #0
 80009e4:	f004 fb92 	bl	800510c <memset>
  if(huart->Instance==USART2)
 80009e8:	687b      	ldr	r3, [r7, #4]
 80009ea:	681b      	ldr	r3, [r3, #0]
 80009ec:	4a47      	ldr	r2, [pc, #284]	; (8000b0c <HAL_UART_MspInit+0x13c>)
 80009ee:	4293      	cmp	r3, r2
 80009f0:	d000      	beq.n	80009f4 <HAL_UART_MspInit+0x24>
 80009f2:	e086      	b.n	8000b02 <HAL_UART_MspInit+0x132>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80009f4:	4b46      	ldr	r3, [pc, #280]	; (8000b10 <HAL_UART_MspInit+0x140>)
 80009f6:	69da      	ldr	r2, [r3, #28]
 80009f8:	4b45      	ldr	r3, [pc, #276]	; (8000b10 <HAL_UART_MspInit+0x140>)
 80009fa:	2180      	movs	r1, #128	; 0x80
 80009fc:	0289      	lsls	r1, r1, #10
 80009fe:	430a      	orrs	r2, r1
 8000a00:	61da      	str	r2, [r3, #28]
 8000a02:	4b43      	ldr	r3, [pc, #268]	; (8000b10 <HAL_UART_MspInit+0x140>)
 8000a04:	69da      	ldr	r2, [r3, #28]
 8000a06:	2380      	movs	r3, #128	; 0x80
 8000a08:	029b      	lsls	r3, r3, #10
 8000a0a:	4013      	ands	r3, r2
 8000a0c:	613b      	str	r3, [r7, #16]
 8000a0e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a10:	4b3f      	ldr	r3, [pc, #252]	; (8000b10 <HAL_UART_MspInit+0x140>)
 8000a12:	695a      	ldr	r2, [r3, #20]
 8000a14:	4b3e      	ldr	r3, [pc, #248]	; (8000b10 <HAL_UART_MspInit+0x140>)
 8000a16:	2180      	movs	r1, #128	; 0x80
 8000a18:	0289      	lsls	r1, r1, #10
 8000a1a:	430a      	orrs	r2, r1
 8000a1c:	615a      	str	r2, [r3, #20]
 8000a1e:	4b3c      	ldr	r3, [pc, #240]	; (8000b10 <HAL_UART_MspInit+0x140>)
 8000a20:	695a      	ldr	r2, [r3, #20]
 8000a22:	2380      	movs	r3, #128	; 0x80
 8000a24:	029b      	lsls	r3, r3, #10
 8000a26:	4013      	ands	r3, r2
 8000a28:	60fb      	str	r3, [r7, #12]
 8000a2a:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000a2c:	0021      	movs	r1, r4
 8000a2e:	187b      	adds	r3, r7, r1
 8000a30:	220c      	movs	r2, #12
 8000a32:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a34:	187b      	adds	r3, r7, r1
 8000a36:	2202      	movs	r2, #2
 8000a38:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a3a:	187b      	adds	r3, r7, r1
 8000a3c:	2200      	movs	r2, #0
 8000a3e:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000a40:	187b      	adds	r3, r7, r1
 8000a42:	2203      	movs	r2, #3
 8000a44:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8000a46:	187b      	adds	r3, r7, r1
 8000a48:	2201      	movs	r2, #1
 8000a4a:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a4c:	187a      	adds	r2, r7, r1
 8000a4e:	2390      	movs	r3, #144	; 0x90
 8000a50:	05db      	lsls	r3, r3, #23
 8000a52:	0011      	movs	r1, r2
 8000a54:	0018      	movs	r0, r3
 8000a56:	f000 fc7d 	bl	8001354 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Channel5;
 8000a5a:	4b2e      	ldr	r3, [pc, #184]	; (8000b14 <HAL_UART_MspInit+0x144>)
 8000a5c:	4a2e      	ldr	r2, [pc, #184]	; (8000b18 <HAL_UART_MspInit+0x148>)
 8000a5e:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000a60:	4b2c      	ldr	r3, [pc, #176]	; (8000b14 <HAL_UART_MspInit+0x144>)
 8000a62:	2200      	movs	r2, #0
 8000a64:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000a66:	4b2b      	ldr	r3, [pc, #172]	; (8000b14 <HAL_UART_MspInit+0x144>)
 8000a68:	2200      	movs	r2, #0
 8000a6a:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000a6c:	4b29      	ldr	r3, [pc, #164]	; (8000b14 <HAL_UART_MspInit+0x144>)
 8000a6e:	2280      	movs	r2, #128	; 0x80
 8000a70:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000a72:	4b28      	ldr	r3, [pc, #160]	; (8000b14 <HAL_UART_MspInit+0x144>)
 8000a74:	2200      	movs	r2, #0
 8000a76:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000a78:	4b26      	ldr	r3, [pc, #152]	; (8000b14 <HAL_UART_MspInit+0x144>)
 8000a7a:	2200      	movs	r2, #0
 8000a7c:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 8000a7e:	4b25      	ldr	r3, [pc, #148]	; (8000b14 <HAL_UART_MspInit+0x144>)
 8000a80:	2200      	movs	r2, #0
 8000a82:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8000a84:	4b23      	ldr	r3, [pc, #140]	; (8000b14 <HAL_UART_MspInit+0x144>)
 8000a86:	2200      	movs	r2, #0
 8000a88:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8000a8a:	4b22      	ldr	r3, [pc, #136]	; (8000b14 <HAL_UART_MspInit+0x144>)
 8000a8c:	0018      	movs	r0, r3
 8000a8e:	f000 fa3f 	bl	8000f10 <HAL_DMA_Init>
 8000a92:	1e03      	subs	r3, r0, #0
 8000a94:	d001      	beq.n	8000a9a <HAL_UART_MspInit+0xca>
    {
      Error_Handler();
 8000a96:	f7ff feaf 	bl	80007f8 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8000a9a:	687b      	ldr	r3, [r7, #4]
 8000a9c:	4a1d      	ldr	r2, [pc, #116]	; (8000b14 <HAL_UART_MspInit+0x144>)
 8000a9e:	675a      	str	r2, [r3, #116]	; 0x74
 8000aa0:	4b1c      	ldr	r3, [pc, #112]	; (8000b14 <HAL_UART_MspInit+0x144>)
 8000aa2:	687a      	ldr	r2, [r7, #4]
 8000aa4:	625a      	str	r2, [r3, #36]	; 0x24

    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Channel4;
 8000aa6:	4b1d      	ldr	r3, [pc, #116]	; (8000b1c <HAL_UART_MspInit+0x14c>)
 8000aa8:	4a1d      	ldr	r2, [pc, #116]	; (8000b20 <HAL_UART_MspInit+0x150>)
 8000aaa:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000aac:	4b1b      	ldr	r3, [pc, #108]	; (8000b1c <HAL_UART_MspInit+0x14c>)
 8000aae:	2210      	movs	r2, #16
 8000ab0:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000ab2:	4b1a      	ldr	r3, [pc, #104]	; (8000b1c <HAL_UART_MspInit+0x14c>)
 8000ab4:	2200      	movs	r2, #0
 8000ab6:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000ab8:	4b18      	ldr	r3, [pc, #96]	; (8000b1c <HAL_UART_MspInit+0x14c>)
 8000aba:	2280      	movs	r2, #128	; 0x80
 8000abc:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000abe:	4b17      	ldr	r3, [pc, #92]	; (8000b1c <HAL_UART_MspInit+0x14c>)
 8000ac0:	2200      	movs	r2, #0
 8000ac2:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000ac4:	4b15      	ldr	r3, [pc, #84]	; (8000b1c <HAL_UART_MspInit+0x14c>)
 8000ac6:	2200      	movs	r2, #0
 8000ac8:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8000aca:	4b14      	ldr	r3, [pc, #80]	; (8000b1c <HAL_UART_MspInit+0x14c>)
 8000acc:	2200      	movs	r2, #0
 8000ace:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8000ad0:	4b12      	ldr	r3, [pc, #72]	; (8000b1c <HAL_UART_MspInit+0x14c>)
 8000ad2:	2200      	movs	r2, #0
 8000ad4:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8000ad6:	4b11      	ldr	r3, [pc, #68]	; (8000b1c <HAL_UART_MspInit+0x14c>)
 8000ad8:	0018      	movs	r0, r3
 8000ada:	f000 fa19 	bl	8000f10 <HAL_DMA_Init>
 8000ade:	1e03      	subs	r3, r0, #0
 8000ae0:	d001      	beq.n	8000ae6 <HAL_UART_MspInit+0x116>
    {
      Error_Handler();
 8000ae2:	f7ff fe89 	bl	80007f8 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 8000ae6:	687b      	ldr	r3, [r7, #4]
 8000ae8:	4a0c      	ldr	r2, [pc, #48]	; (8000b1c <HAL_UART_MspInit+0x14c>)
 8000aea:	671a      	str	r2, [r3, #112]	; 0x70
 8000aec:	4b0b      	ldr	r3, [pc, #44]	; (8000b1c <HAL_UART_MspInit+0x14c>)
 8000aee:	687a      	ldr	r2, [r7, #4]
 8000af0:	625a      	str	r2, [r3, #36]	; 0x24

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8000af2:	2200      	movs	r2, #0
 8000af4:	2100      	movs	r1, #0
 8000af6:	201c      	movs	r0, #28
 8000af8:	f000 f9d8 	bl	8000eac <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000afc:	201c      	movs	r0, #28
 8000afe:	f000 f9ea 	bl	8000ed6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000b02:	46c0      	nop			; (mov r8, r8)
 8000b04:	46bd      	mov	sp, r7
 8000b06:	b00b      	add	sp, #44	; 0x2c
 8000b08:	bd90      	pop	{r4, r7, pc}
 8000b0a:	46c0      	nop			; (mov r8, r8)
 8000b0c:	40004400 	.word	0x40004400
 8000b10:	40021000 	.word	0x40021000
 8000b14:	200001ac 	.word	0x200001ac
 8000b18:	40020058 	.word	0x40020058
 8000b1c:	200001f0 	.word	0x200001f0
 8000b20:	40020044 	.word	0x40020044

08000b24 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b24:	b580      	push	{r7, lr}
 8000b26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000b28:	e7fe      	b.n	8000b28 <NMI_Handler+0x4>

08000b2a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b2a:	b580      	push	{r7, lr}
 8000b2c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b2e:	e7fe      	b.n	8000b2e <HardFault_Handler+0x4>

08000b30 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000b30:	b580      	push	{r7, lr}
 8000b32:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000b34:	46c0      	nop			; (mov r8, r8)
 8000b36:	46bd      	mov	sp, r7
 8000b38:	bd80      	pop	{r7, pc}

08000b3a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000b3a:	b580      	push	{r7, lr}
 8000b3c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000b3e:	46c0      	nop			; (mov r8, r8)
 8000b40:	46bd      	mov	sp, r7
 8000b42:	bd80      	pop	{r7, pc}

08000b44 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000b44:	b580      	push	{r7, lr}
 8000b46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000b48:	f000 f8c4 	bl	8000cd4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000b4c:	46c0      	nop			; (mov r8, r8)
 8000b4e:	46bd      	mov	sp, r7
 8000b50:	bd80      	pop	{r7, pc}
	...

08000b54 <DMA1_Channel2_3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 2 and 3 interrupts.
  */
void DMA1_Channel2_3_IRQHandler(void)
{
 8000b54:	b580      	push	{r7, lr}
 8000b56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 0 */

  /* USER CODE END DMA1_Channel2_3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 8000b58:	4b05      	ldr	r3, [pc, #20]	; (8000b70 <DMA1_Channel2_3_IRQHandler+0x1c>)
 8000b5a:	0018      	movs	r0, r3
 8000b5c:	f000 fb03 	bl	8001166 <HAL_DMA_IRQHandler>
  HAL_DMA_IRQHandler(&hdma_i2c1_rx);
 8000b60:	4b04      	ldr	r3, [pc, #16]	; (8000b74 <DMA1_Channel2_3_IRQHandler+0x20>)
 8000b62:	0018      	movs	r0, r3
 8000b64:	f000 faff 	bl	8001166 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 1 */

  /* USER CODE END DMA1_Channel2_3_IRQn 1 */
}
 8000b68:	46c0      	nop			; (mov r8, r8)
 8000b6a:	46bd      	mov	sp, r7
 8000b6c:	bd80      	pop	{r7, pc}
 8000b6e:	46c0      	nop			; (mov r8, r8)
 8000b70:	200000c0 	.word	0x200000c0
 8000b74:	2000007c 	.word	0x2000007c

08000b78 <DMA1_Channel4_5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 4 and 5 interrupts.
  */
void DMA1_Channel4_5_IRQHandler(void)
{
 8000b78:	b580      	push	{r7, lr}
 8000b7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_5_IRQn 0 */

  /* USER CODE END DMA1_Channel4_5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8000b7c:	4b05      	ldr	r3, [pc, #20]	; (8000b94 <DMA1_Channel4_5_IRQHandler+0x1c>)
 8000b7e:	0018      	movs	r0, r3
 8000b80:	f000 faf1 	bl	8001166 <HAL_DMA_IRQHandler>
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8000b84:	4b04      	ldr	r3, [pc, #16]	; (8000b98 <DMA1_Channel4_5_IRQHandler+0x20>)
 8000b86:	0018      	movs	r0, r3
 8000b88:	f000 faed 	bl	8001166 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_5_IRQn 1 */

  /* USER CODE END DMA1_Channel4_5_IRQn 1 */
}
 8000b8c:	46c0      	nop			; (mov r8, r8)
 8000b8e:	46bd      	mov	sp, r7
 8000b90:	bd80      	pop	{r7, pc}
 8000b92:	46c0      	nop			; (mov r8, r8)
 8000b94:	200001f0 	.word	0x200001f0
 8000b98:	200001ac 	.word	0x200001ac

08000b9c <I2C1_IRQHandler>:

/**
  * @brief This function handles I2C1 global interrupt.
  */
void I2C1_IRQHandler(void)
{
 8000b9c:	b580      	push	{r7, lr}
 8000b9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_IRQn 0 */

  /* USER CODE END I2C1_IRQn 0 */
  if (hi2c1.Instance->ISR & (I2C_FLAG_BERR | I2C_FLAG_ARLO | I2C_FLAG_OVR)) {
 8000ba0:	4b09      	ldr	r3, [pc, #36]	; (8000bc8 <I2C1_IRQHandler+0x2c>)
 8000ba2:	681b      	ldr	r3, [r3, #0]
 8000ba4:	699a      	ldr	r2, [r3, #24]
 8000ba6:	23e0      	movs	r3, #224	; 0xe0
 8000ba8:	00db      	lsls	r3, r3, #3
 8000baa:	4013      	ands	r3, r2
 8000bac:	d004      	beq.n	8000bb8 <I2C1_IRQHandler+0x1c>
    HAL_I2C_ER_IRQHandler(&hi2c1);
 8000bae:	4b06      	ldr	r3, [pc, #24]	; (8000bc8 <I2C1_IRQHandler+0x2c>)
 8000bb0:	0018      	movs	r0, r3
 8000bb2:	f000 ff13 	bl	80019dc <HAL_I2C_ER_IRQHandler>
    HAL_I2C_EV_IRQHandler(&hi2c1);
  }
  /* USER CODE BEGIN I2C1_IRQn 1 */

  /* USER CODE END I2C1_IRQn 1 */
}
 8000bb6:	e003      	b.n	8000bc0 <I2C1_IRQHandler+0x24>
    HAL_I2C_EV_IRQHandler(&hi2c1);
 8000bb8:	4b03      	ldr	r3, [pc, #12]	; (8000bc8 <I2C1_IRQHandler+0x2c>)
 8000bba:	0018      	movs	r0, r3
 8000bbc:	f000 fef4 	bl	80019a8 <HAL_I2C_EV_IRQHandler>
}
 8000bc0:	46c0      	nop			; (mov r8, r8)
 8000bc2:	46bd      	mov	sp, r7
 8000bc4:	bd80      	pop	{r7, pc}
 8000bc6:	46c0      	nop			; (mov r8, r8)
 8000bc8:	20000028 	.word	0x20000028

08000bcc <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8000bcc:	b580      	push	{r7, lr}
 8000bce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000bd0:	4b03      	ldr	r3, [pc, #12]	; (8000be0 <USART2_IRQHandler+0x14>)
 8000bd2:	0018      	movs	r0, r3
 8000bd4:	f003 fc0a 	bl	80043ec <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000bd8:	46c0      	nop			; (mov r8, r8)
 8000bda:	46bd      	mov	sp, r7
 8000bdc:	bd80      	pop	{r7, pc}
 8000bde:	46c0      	nop			; (mov r8, r8)
 8000be0:	20000124 	.word	0x20000124

08000be4 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000be4:	b580      	push	{r7, lr}
 8000be6:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8000be8:	46c0      	nop			; (mov r8, r8)
 8000bea:	46bd      	mov	sp, r7
 8000bec:	bd80      	pop	{r7, pc}
	...

08000bf0 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000bf0:	480d      	ldr	r0, [pc, #52]	; (8000c28 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000bf2:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8000bf4:	f7ff fff6 	bl	8000be4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000bf8:	480c      	ldr	r0, [pc, #48]	; (8000c2c <LoopForever+0x6>)
  ldr r1, =_edata
 8000bfa:	490d      	ldr	r1, [pc, #52]	; (8000c30 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000bfc:	4a0d      	ldr	r2, [pc, #52]	; (8000c34 <LoopForever+0xe>)
  movs r3, #0
 8000bfe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000c00:	e002      	b.n	8000c08 <LoopCopyDataInit>

08000c02 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000c02:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000c04:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000c06:	3304      	adds	r3, #4

08000c08 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000c08:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000c0a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000c0c:	d3f9      	bcc.n	8000c02 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000c0e:	4a0a      	ldr	r2, [pc, #40]	; (8000c38 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000c10:	4c0a      	ldr	r4, [pc, #40]	; (8000c3c <LoopForever+0x16>)
  movs r3, #0
 8000c12:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000c14:	e001      	b.n	8000c1a <LoopFillZerobss>

08000c16 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000c16:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000c18:	3204      	adds	r2, #4

08000c1a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000c1a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000c1c:	d3fb      	bcc.n	8000c16 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000c1e:	f004 fa7d 	bl	800511c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000c22:	f7ff fb9f 	bl	8000364 <main>

08000c26 <LoopForever>:

LoopForever:
    b LoopForever
 8000c26:	e7fe      	b.n	8000c26 <LoopForever>
  ldr   r0, =_estack
 8000c28:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8000c2c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000c30:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000c34:	080051bc 	.word	0x080051bc
  ldr r2, =_sbss
 8000c38:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000c3c:	20000238 	.word	0x20000238

08000c40 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000c40:	e7fe      	b.n	8000c40 <ADC1_IRQHandler>
	...

08000c44 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000c44:	b580      	push	{r7, lr}
 8000c46:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000c48:	4b07      	ldr	r3, [pc, #28]	; (8000c68 <HAL_Init+0x24>)
 8000c4a:	681a      	ldr	r2, [r3, #0]
 8000c4c:	4b06      	ldr	r3, [pc, #24]	; (8000c68 <HAL_Init+0x24>)
 8000c4e:	2110      	movs	r1, #16
 8000c50:	430a      	orrs	r2, r1
 8000c52:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8000c54:	2000      	movs	r0, #0
 8000c56:	f000 f809 	bl	8000c6c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000c5a:	f7ff fdd3 	bl	8000804 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000c5e:	2300      	movs	r3, #0
}
 8000c60:	0018      	movs	r0, r3
 8000c62:	46bd      	mov	sp, r7
 8000c64:	bd80      	pop	{r7, pc}
 8000c66:	46c0      	nop			; (mov r8, r8)
 8000c68:	40022000 	.word	0x40022000

08000c6c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000c6c:	b590      	push	{r4, r7, lr}
 8000c6e:	b083      	sub	sp, #12
 8000c70:	af00      	add	r7, sp, #0
 8000c72:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000c74:	4b14      	ldr	r3, [pc, #80]	; (8000cc8 <HAL_InitTick+0x5c>)
 8000c76:	681c      	ldr	r4, [r3, #0]
 8000c78:	4b14      	ldr	r3, [pc, #80]	; (8000ccc <HAL_InitTick+0x60>)
 8000c7a:	781b      	ldrb	r3, [r3, #0]
 8000c7c:	0019      	movs	r1, r3
 8000c7e:	23fa      	movs	r3, #250	; 0xfa
 8000c80:	0098      	lsls	r0, r3, #2
 8000c82:	f7ff fa41 	bl	8000108 <__udivsi3>
 8000c86:	0003      	movs	r3, r0
 8000c88:	0019      	movs	r1, r3
 8000c8a:	0020      	movs	r0, r4
 8000c8c:	f7ff fa3c 	bl	8000108 <__udivsi3>
 8000c90:	0003      	movs	r3, r0
 8000c92:	0018      	movs	r0, r3
 8000c94:	f000 f92f 	bl	8000ef6 <HAL_SYSTICK_Config>
 8000c98:	1e03      	subs	r3, r0, #0
 8000c9a:	d001      	beq.n	8000ca0 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8000c9c:	2301      	movs	r3, #1
 8000c9e:	e00f      	b.n	8000cc0 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000ca0:	687b      	ldr	r3, [r7, #4]
 8000ca2:	2b03      	cmp	r3, #3
 8000ca4:	d80b      	bhi.n	8000cbe <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000ca6:	6879      	ldr	r1, [r7, #4]
 8000ca8:	2301      	movs	r3, #1
 8000caa:	425b      	negs	r3, r3
 8000cac:	2200      	movs	r2, #0
 8000cae:	0018      	movs	r0, r3
 8000cb0:	f000 f8fc 	bl	8000eac <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000cb4:	4b06      	ldr	r3, [pc, #24]	; (8000cd0 <HAL_InitTick+0x64>)
 8000cb6:	687a      	ldr	r2, [r7, #4]
 8000cb8:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 8000cba:	2300      	movs	r3, #0
 8000cbc:	e000      	b.n	8000cc0 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8000cbe:	2301      	movs	r3, #1
}
 8000cc0:	0018      	movs	r0, r3
 8000cc2:	46bd      	mov	sp, r7
 8000cc4:	b003      	add	sp, #12
 8000cc6:	bd90      	pop	{r4, r7, pc}
 8000cc8:	20000000 	.word	0x20000000
 8000ccc:	20000008 	.word	0x20000008
 8000cd0:	20000004 	.word	0x20000004

08000cd4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000cd4:	b580      	push	{r7, lr}
 8000cd6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000cd8:	4b05      	ldr	r3, [pc, #20]	; (8000cf0 <HAL_IncTick+0x1c>)
 8000cda:	781b      	ldrb	r3, [r3, #0]
 8000cdc:	001a      	movs	r2, r3
 8000cde:	4b05      	ldr	r3, [pc, #20]	; (8000cf4 <HAL_IncTick+0x20>)
 8000ce0:	681b      	ldr	r3, [r3, #0]
 8000ce2:	18d2      	adds	r2, r2, r3
 8000ce4:	4b03      	ldr	r3, [pc, #12]	; (8000cf4 <HAL_IncTick+0x20>)
 8000ce6:	601a      	str	r2, [r3, #0]
}
 8000ce8:	46c0      	nop			; (mov r8, r8)
 8000cea:	46bd      	mov	sp, r7
 8000cec:	bd80      	pop	{r7, pc}
 8000cee:	46c0      	nop			; (mov r8, r8)
 8000cf0:	20000008 	.word	0x20000008
 8000cf4:	20000234 	.word	0x20000234

08000cf8 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000cf8:	b580      	push	{r7, lr}
 8000cfa:	af00      	add	r7, sp, #0
  return uwTick;
 8000cfc:	4b02      	ldr	r3, [pc, #8]	; (8000d08 <HAL_GetTick+0x10>)
 8000cfe:	681b      	ldr	r3, [r3, #0]
}
 8000d00:	0018      	movs	r0, r3
 8000d02:	46bd      	mov	sp, r7
 8000d04:	bd80      	pop	{r7, pc}
 8000d06:	46c0      	nop			; (mov r8, r8)
 8000d08:	20000234 	.word	0x20000234

08000d0c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000d0c:	b580      	push	{r7, lr}
 8000d0e:	b084      	sub	sp, #16
 8000d10:	af00      	add	r7, sp, #0
 8000d12:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000d14:	f7ff fff0 	bl	8000cf8 <HAL_GetTick>
 8000d18:	0003      	movs	r3, r0
 8000d1a:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8000d1c:	687b      	ldr	r3, [r7, #4]
 8000d1e:	60fb      	str	r3, [r7, #12]
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000d20:	68fb      	ldr	r3, [r7, #12]
 8000d22:	3301      	adds	r3, #1
 8000d24:	d005      	beq.n	8000d32 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000d26:	4b0a      	ldr	r3, [pc, #40]	; (8000d50 <HAL_Delay+0x44>)
 8000d28:	781b      	ldrb	r3, [r3, #0]
 8000d2a:	001a      	movs	r2, r3
 8000d2c:	68fb      	ldr	r3, [r7, #12]
 8000d2e:	189b      	adds	r3, r3, r2
 8000d30:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8000d32:	46c0      	nop			; (mov r8, r8)
 8000d34:	f7ff ffe0 	bl	8000cf8 <HAL_GetTick>
 8000d38:	0002      	movs	r2, r0
 8000d3a:	68bb      	ldr	r3, [r7, #8]
 8000d3c:	1ad3      	subs	r3, r2, r3
 8000d3e:	68fa      	ldr	r2, [r7, #12]
 8000d40:	429a      	cmp	r2, r3
 8000d42:	d8f7      	bhi.n	8000d34 <HAL_Delay+0x28>
  {
  }
}
 8000d44:	46c0      	nop			; (mov r8, r8)
 8000d46:	46c0      	nop			; (mov r8, r8)
 8000d48:	46bd      	mov	sp, r7
 8000d4a:	b004      	add	sp, #16
 8000d4c:	bd80      	pop	{r7, pc}
 8000d4e:	46c0      	nop			; (mov r8, r8)
 8000d50:	20000008 	.word	0x20000008

08000d54 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000d54:	b580      	push	{r7, lr}
 8000d56:	b082      	sub	sp, #8
 8000d58:	af00      	add	r7, sp, #0
 8000d5a:	0002      	movs	r2, r0
 8000d5c:	1dfb      	adds	r3, r7, #7
 8000d5e:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000d60:	1dfb      	adds	r3, r7, #7
 8000d62:	781b      	ldrb	r3, [r3, #0]
 8000d64:	2b7f      	cmp	r3, #127	; 0x7f
 8000d66:	d809      	bhi.n	8000d7c <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000d68:	1dfb      	adds	r3, r7, #7
 8000d6a:	781b      	ldrb	r3, [r3, #0]
 8000d6c:	001a      	movs	r2, r3
 8000d6e:	231f      	movs	r3, #31
 8000d70:	401a      	ands	r2, r3
 8000d72:	4b04      	ldr	r3, [pc, #16]	; (8000d84 <__NVIC_EnableIRQ+0x30>)
 8000d74:	2101      	movs	r1, #1
 8000d76:	4091      	lsls	r1, r2
 8000d78:	000a      	movs	r2, r1
 8000d7a:	601a      	str	r2, [r3, #0]
  }
}
 8000d7c:	46c0      	nop			; (mov r8, r8)
 8000d7e:	46bd      	mov	sp, r7
 8000d80:	b002      	add	sp, #8
 8000d82:	bd80      	pop	{r7, pc}
 8000d84:	e000e100 	.word	0xe000e100

08000d88 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000d88:	b590      	push	{r4, r7, lr}
 8000d8a:	b083      	sub	sp, #12
 8000d8c:	af00      	add	r7, sp, #0
 8000d8e:	0002      	movs	r2, r0
 8000d90:	6039      	str	r1, [r7, #0]
 8000d92:	1dfb      	adds	r3, r7, #7
 8000d94:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000d96:	1dfb      	adds	r3, r7, #7
 8000d98:	781b      	ldrb	r3, [r3, #0]
 8000d9a:	2b7f      	cmp	r3, #127	; 0x7f
 8000d9c:	d828      	bhi.n	8000df0 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000d9e:	4a2f      	ldr	r2, [pc, #188]	; (8000e5c <__NVIC_SetPriority+0xd4>)
 8000da0:	1dfb      	adds	r3, r7, #7
 8000da2:	781b      	ldrb	r3, [r3, #0]
 8000da4:	b25b      	sxtb	r3, r3
 8000da6:	089b      	lsrs	r3, r3, #2
 8000da8:	33c0      	adds	r3, #192	; 0xc0
 8000daa:	009b      	lsls	r3, r3, #2
 8000dac:	589b      	ldr	r3, [r3, r2]
 8000dae:	1dfa      	adds	r2, r7, #7
 8000db0:	7812      	ldrb	r2, [r2, #0]
 8000db2:	0011      	movs	r1, r2
 8000db4:	2203      	movs	r2, #3
 8000db6:	400a      	ands	r2, r1
 8000db8:	00d2      	lsls	r2, r2, #3
 8000dba:	21ff      	movs	r1, #255	; 0xff
 8000dbc:	4091      	lsls	r1, r2
 8000dbe:	000a      	movs	r2, r1
 8000dc0:	43d2      	mvns	r2, r2
 8000dc2:	401a      	ands	r2, r3
 8000dc4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000dc6:	683b      	ldr	r3, [r7, #0]
 8000dc8:	019b      	lsls	r3, r3, #6
 8000dca:	22ff      	movs	r2, #255	; 0xff
 8000dcc:	401a      	ands	r2, r3
 8000dce:	1dfb      	adds	r3, r7, #7
 8000dd0:	781b      	ldrb	r3, [r3, #0]
 8000dd2:	0018      	movs	r0, r3
 8000dd4:	2303      	movs	r3, #3
 8000dd6:	4003      	ands	r3, r0
 8000dd8:	00db      	lsls	r3, r3, #3
 8000dda:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000ddc:	481f      	ldr	r0, [pc, #124]	; (8000e5c <__NVIC_SetPriority+0xd4>)
 8000dde:	1dfb      	adds	r3, r7, #7
 8000de0:	781b      	ldrb	r3, [r3, #0]
 8000de2:	b25b      	sxtb	r3, r3
 8000de4:	089b      	lsrs	r3, r3, #2
 8000de6:	430a      	orrs	r2, r1
 8000de8:	33c0      	adds	r3, #192	; 0xc0
 8000dea:	009b      	lsls	r3, r3, #2
 8000dec:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000dee:	e031      	b.n	8000e54 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000df0:	4a1b      	ldr	r2, [pc, #108]	; (8000e60 <__NVIC_SetPriority+0xd8>)
 8000df2:	1dfb      	adds	r3, r7, #7
 8000df4:	781b      	ldrb	r3, [r3, #0]
 8000df6:	0019      	movs	r1, r3
 8000df8:	230f      	movs	r3, #15
 8000dfa:	400b      	ands	r3, r1
 8000dfc:	3b08      	subs	r3, #8
 8000dfe:	089b      	lsrs	r3, r3, #2
 8000e00:	3306      	adds	r3, #6
 8000e02:	009b      	lsls	r3, r3, #2
 8000e04:	18d3      	adds	r3, r2, r3
 8000e06:	3304      	adds	r3, #4
 8000e08:	681b      	ldr	r3, [r3, #0]
 8000e0a:	1dfa      	adds	r2, r7, #7
 8000e0c:	7812      	ldrb	r2, [r2, #0]
 8000e0e:	0011      	movs	r1, r2
 8000e10:	2203      	movs	r2, #3
 8000e12:	400a      	ands	r2, r1
 8000e14:	00d2      	lsls	r2, r2, #3
 8000e16:	21ff      	movs	r1, #255	; 0xff
 8000e18:	4091      	lsls	r1, r2
 8000e1a:	000a      	movs	r2, r1
 8000e1c:	43d2      	mvns	r2, r2
 8000e1e:	401a      	ands	r2, r3
 8000e20:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000e22:	683b      	ldr	r3, [r7, #0]
 8000e24:	019b      	lsls	r3, r3, #6
 8000e26:	22ff      	movs	r2, #255	; 0xff
 8000e28:	401a      	ands	r2, r3
 8000e2a:	1dfb      	adds	r3, r7, #7
 8000e2c:	781b      	ldrb	r3, [r3, #0]
 8000e2e:	0018      	movs	r0, r3
 8000e30:	2303      	movs	r3, #3
 8000e32:	4003      	ands	r3, r0
 8000e34:	00db      	lsls	r3, r3, #3
 8000e36:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000e38:	4809      	ldr	r0, [pc, #36]	; (8000e60 <__NVIC_SetPriority+0xd8>)
 8000e3a:	1dfb      	adds	r3, r7, #7
 8000e3c:	781b      	ldrb	r3, [r3, #0]
 8000e3e:	001c      	movs	r4, r3
 8000e40:	230f      	movs	r3, #15
 8000e42:	4023      	ands	r3, r4
 8000e44:	3b08      	subs	r3, #8
 8000e46:	089b      	lsrs	r3, r3, #2
 8000e48:	430a      	orrs	r2, r1
 8000e4a:	3306      	adds	r3, #6
 8000e4c:	009b      	lsls	r3, r3, #2
 8000e4e:	18c3      	adds	r3, r0, r3
 8000e50:	3304      	adds	r3, #4
 8000e52:	601a      	str	r2, [r3, #0]
}
 8000e54:	46c0      	nop			; (mov r8, r8)
 8000e56:	46bd      	mov	sp, r7
 8000e58:	b003      	add	sp, #12
 8000e5a:	bd90      	pop	{r4, r7, pc}
 8000e5c:	e000e100 	.word	0xe000e100
 8000e60:	e000ed00 	.word	0xe000ed00

08000e64 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000e64:	b580      	push	{r7, lr}
 8000e66:	b082      	sub	sp, #8
 8000e68:	af00      	add	r7, sp, #0
 8000e6a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000e6c:	687b      	ldr	r3, [r7, #4]
 8000e6e:	1e5a      	subs	r2, r3, #1
 8000e70:	2380      	movs	r3, #128	; 0x80
 8000e72:	045b      	lsls	r3, r3, #17
 8000e74:	429a      	cmp	r2, r3
 8000e76:	d301      	bcc.n	8000e7c <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000e78:	2301      	movs	r3, #1
 8000e7a:	e010      	b.n	8000e9e <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000e7c:	4b0a      	ldr	r3, [pc, #40]	; (8000ea8 <SysTick_Config+0x44>)
 8000e7e:	687a      	ldr	r2, [r7, #4]
 8000e80:	3a01      	subs	r2, #1
 8000e82:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000e84:	2301      	movs	r3, #1
 8000e86:	425b      	negs	r3, r3
 8000e88:	2103      	movs	r1, #3
 8000e8a:	0018      	movs	r0, r3
 8000e8c:	f7ff ff7c 	bl	8000d88 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000e90:	4b05      	ldr	r3, [pc, #20]	; (8000ea8 <SysTick_Config+0x44>)
 8000e92:	2200      	movs	r2, #0
 8000e94:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000e96:	4b04      	ldr	r3, [pc, #16]	; (8000ea8 <SysTick_Config+0x44>)
 8000e98:	2207      	movs	r2, #7
 8000e9a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000e9c:	2300      	movs	r3, #0
}
 8000e9e:	0018      	movs	r0, r3
 8000ea0:	46bd      	mov	sp, r7
 8000ea2:	b002      	add	sp, #8
 8000ea4:	bd80      	pop	{r7, pc}
 8000ea6:	46c0      	nop			; (mov r8, r8)
 8000ea8:	e000e010 	.word	0xe000e010

08000eac <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000eac:	b580      	push	{r7, lr}
 8000eae:	b084      	sub	sp, #16
 8000eb0:	af00      	add	r7, sp, #0
 8000eb2:	60b9      	str	r1, [r7, #8]
 8000eb4:	607a      	str	r2, [r7, #4]
 8000eb6:	210f      	movs	r1, #15
 8000eb8:	187b      	adds	r3, r7, r1
 8000eba:	1c02      	adds	r2, r0, #0
 8000ebc:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8000ebe:	68ba      	ldr	r2, [r7, #8]
 8000ec0:	187b      	adds	r3, r7, r1
 8000ec2:	781b      	ldrb	r3, [r3, #0]
 8000ec4:	b25b      	sxtb	r3, r3
 8000ec6:	0011      	movs	r1, r2
 8000ec8:	0018      	movs	r0, r3
 8000eca:	f7ff ff5d 	bl	8000d88 <__NVIC_SetPriority>
}
 8000ece:	46c0      	nop			; (mov r8, r8)
 8000ed0:	46bd      	mov	sp, r7
 8000ed2:	b004      	add	sp, #16
 8000ed4:	bd80      	pop	{r7, pc}

08000ed6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000ed6:	b580      	push	{r7, lr}
 8000ed8:	b082      	sub	sp, #8
 8000eda:	af00      	add	r7, sp, #0
 8000edc:	0002      	movs	r2, r0
 8000ede:	1dfb      	adds	r3, r7, #7
 8000ee0:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000ee2:	1dfb      	adds	r3, r7, #7
 8000ee4:	781b      	ldrb	r3, [r3, #0]
 8000ee6:	b25b      	sxtb	r3, r3
 8000ee8:	0018      	movs	r0, r3
 8000eea:	f7ff ff33 	bl	8000d54 <__NVIC_EnableIRQ>
}
 8000eee:	46c0      	nop			; (mov r8, r8)
 8000ef0:	46bd      	mov	sp, r7
 8000ef2:	b002      	add	sp, #8
 8000ef4:	bd80      	pop	{r7, pc}

08000ef6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000ef6:	b580      	push	{r7, lr}
 8000ef8:	b082      	sub	sp, #8
 8000efa:	af00      	add	r7, sp, #0
 8000efc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	0018      	movs	r0, r3
 8000f02:	f7ff ffaf 	bl	8000e64 <SysTick_Config>
 8000f06:	0003      	movs	r3, r0
}
 8000f08:	0018      	movs	r0, r3
 8000f0a:	46bd      	mov	sp, r7
 8000f0c:	b002      	add	sp, #8
 8000f0e:	bd80      	pop	{r7, pc}

08000f10 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8000f10:	b580      	push	{r7, lr}
 8000f12:	b084      	sub	sp, #16
 8000f14:	af00      	add	r7, sp, #0
 8000f16:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8000f18:	2300      	movs	r3, #0
 8000f1a:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if (NULL == hdma)
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	2b00      	cmp	r3, #0
 8000f20:	d101      	bne.n	8000f26 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8000f22:	2301      	movs	r3, #1
 8000f24:	e036      	b.n	8000f94 <HAL_DMA_Init+0x84>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8000f26:	687b      	ldr	r3, [r7, #4]
 8000f28:	2221      	movs	r2, #33	; 0x21
 8000f2a:	2102      	movs	r1, #2
 8000f2c:	5499      	strb	r1, [r3, r2]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	681b      	ldr	r3, [r3, #0]
 8000f32:	681b      	ldr	r3, [r3, #0]
 8000f34:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8000f36:	68fb      	ldr	r3, [r7, #12]
 8000f38:	4a18      	ldr	r2, [pc, #96]	; (8000f9c <HAL_DMA_Init+0x8c>)
 8000f3a:	4013      	ands	r3, r2
 8000f3c:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000f42:	687b      	ldr	r3, [r7, #4]
 8000f44:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8000f46:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	68db      	ldr	r3, [r3, #12]
 8000f4c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000f52:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	695b      	ldr	r3, [r3, #20]
 8000f58:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000f5e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000f60:	687b      	ldr	r3, [r7, #4]
 8000f62:	69db      	ldr	r3, [r3, #28]
 8000f64:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8000f66:	68fa      	ldr	r2, [r7, #12]
 8000f68:	4313      	orrs	r3, r2
 8000f6a:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	681b      	ldr	r3, [r3, #0]
 8000f70:	68fa      	ldr	r2, [r7, #12]
 8000f72:	601a      	str	r2, [r3, #0]

  /* Initialize DmaBaseAddress and ChannelIndex parameters used
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	0018      	movs	r0, r3
 8000f78:	f000 f9d0 	bl	800131c <DMA_CalcBaseAndBitshift>

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	2200      	movs	r2, #0
 8000f80:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	2221      	movs	r2, #33	; 0x21
 8000f86:	2101      	movs	r1, #1
 8000f88:	5499      	strb	r1, [r3, r2]

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	2220      	movs	r2, #32
 8000f8e:	2100      	movs	r1, #0
 8000f90:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8000f92:	2300      	movs	r3, #0
}
 8000f94:	0018      	movs	r0, r3
 8000f96:	46bd      	mov	sp, r7
 8000f98:	b004      	add	sp, #16
 8000f9a:	bd80      	pop	{r7, pc}
 8000f9c:	ffffc00f 	.word	0xffffc00f

08000fa0 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8000fa0:	b580      	push	{r7, lr}
 8000fa2:	b086      	sub	sp, #24
 8000fa4:	af00      	add	r7, sp, #0
 8000fa6:	60f8      	str	r0, [r7, #12]
 8000fa8:	60b9      	str	r1, [r7, #8]
 8000faa:	607a      	str	r2, [r7, #4]
 8000fac:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8000fae:	2317      	movs	r3, #23
 8000fb0:	18fb      	adds	r3, r7, r3
 8000fb2:	2200      	movs	r2, #0
 8000fb4:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8000fb6:	68fb      	ldr	r3, [r7, #12]
 8000fb8:	2220      	movs	r2, #32
 8000fba:	5c9b      	ldrb	r3, [r3, r2]
 8000fbc:	2b01      	cmp	r3, #1
 8000fbe:	d101      	bne.n	8000fc4 <HAL_DMA_Start_IT+0x24>
 8000fc0:	2302      	movs	r3, #2
 8000fc2:	e04f      	b.n	8001064 <HAL_DMA_Start_IT+0xc4>
 8000fc4:	68fb      	ldr	r3, [r7, #12]
 8000fc6:	2220      	movs	r2, #32
 8000fc8:	2101      	movs	r1, #1
 8000fca:	5499      	strb	r1, [r3, r2]

  if (HAL_DMA_STATE_READY == hdma->State)
 8000fcc:	68fb      	ldr	r3, [r7, #12]
 8000fce:	2221      	movs	r2, #33	; 0x21
 8000fd0:	5c9b      	ldrb	r3, [r3, r2]
 8000fd2:	b2db      	uxtb	r3, r3
 8000fd4:	2b01      	cmp	r3, #1
 8000fd6:	d13a      	bne.n	800104e <HAL_DMA_Start_IT+0xae>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8000fd8:	68fb      	ldr	r3, [r7, #12]
 8000fda:	2221      	movs	r2, #33	; 0x21
 8000fdc:	2102      	movs	r1, #2
 8000fde:	5499      	strb	r1, [r3, r2]

    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000fe0:	68fb      	ldr	r3, [r7, #12]
 8000fe2:	2200      	movs	r2, #0
 8000fe4:	639a      	str	r2, [r3, #56]	; 0x38

    /* Disable the peripheral */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8000fe6:	68fb      	ldr	r3, [r7, #12]
 8000fe8:	681b      	ldr	r3, [r3, #0]
 8000fea:	681a      	ldr	r2, [r3, #0]
 8000fec:	68fb      	ldr	r3, [r7, #12]
 8000fee:	681b      	ldr	r3, [r3, #0]
 8000ff0:	2101      	movs	r1, #1
 8000ff2:	438a      	bics	r2, r1
 8000ff4:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8000ff6:	683b      	ldr	r3, [r7, #0]
 8000ff8:	687a      	ldr	r2, [r7, #4]
 8000ffa:	68b9      	ldr	r1, [r7, #8]
 8000ffc:	68f8      	ldr	r0, [r7, #12]
 8000ffe:	f000 f960 	bl	80012c2 <DMA_SetConfig>

    /* Enable the transfer complete, & transfer error interrupts */
    /* Half transfer interrupt is optional: enable it only if associated callback is available */
    if (NULL != hdma->XferHalfCpltCallback)
 8001002:	68fb      	ldr	r3, [r7, #12]
 8001004:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001006:	2b00      	cmp	r3, #0
 8001008:	d008      	beq.n	800101c <HAL_DMA_Start_IT+0x7c>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 800100a:	68fb      	ldr	r3, [r7, #12]
 800100c:	681b      	ldr	r3, [r3, #0]
 800100e:	681a      	ldr	r2, [r3, #0]
 8001010:	68fb      	ldr	r3, [r7, #12]
 8001012:	681b      	ldr	r3, [r3, #0]
 8001014:	210e      	movs	r1, #14
 8001016:	430a      	orrs	r2, r1
 8001018:	601a      	str	r2, [r3, #0]
 800101a:	e00f      	b.n	800103c <HAL_DMA_Start_IT+0x9c>
    }
    else
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 800101c:	68fb      	ldr	r3, [r7, #12]
 800101e:	681b      	ldr	r3, [r3, #0]
 8001020:	681a      	ldr	r2, [r3, #0]
 8001022:	68fb      	ldr	r3, [r7, #12]
 8001024:	681b      	ldr	r3, [r3, #0]
 8001026:	210a      	movs	r1, #10
 8001028:	430a      	orrs	r2, r1
 800102a:	601a      	str	r2, [r3, #0]
      hdma->Instance->CCR &= ~DMA_IT_HT;
 800102c:	68fb      	ldr	r3, [r7, #12]
 800102e:	681b      	ldr	r3, [r3, #0]
 8001030:	681a      	ldr	r2, [r3, #0]
 8001032:	68fb      	ldr	r3, [r7, #12]
 8001034:	681b      	ldr	r3, [r3, #0]
 8001036:	2104      	movs	r1, #4
 8001038:	438a      	bics	r2, r1
 800103a:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    hdma->Instance->CCR |= DMA_CCR_EN;
 800103c:	68fb      	ldr	r3, [r7, #12]
 800103e:	681b      	ldr	r3, [r3, #0]
 8001040:	681a      	ldr	r2, [r3, #0]
 8001042:	68fb      	ldr	r3, [r7, #12]
 8001044:	681b      	ldr	r3, [r3, #0]
 8001046:	2101      	movs	r1, #1
 8001048:	430a      	orrs	r2, r1
 800104a:	601a      	str	r2, [r3, #0]
 800104c:	e007      	b.n	800105e <HAL_DMA_Start_IT+0xbe>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800104e:	68fb      	ldr	r3, [r7, #12]
 8001050:	2220      	movs	r2, #32
 8001052:	2100      	movs	r1, #0
 8001054:	5499      	strb	r1, [r3, r2]

    /* Remain BUSY */
    status = HAL_BUSY;
 8001056:	2317      	movs	r3, #23
 8001058:	18fb      	adds	r3, r7, r3
 800105a:	2202      	movs	r2, #2
 800105c:	701a      	strb	r2, [r3, #0]
  }

  return status;
 800105e:	2317      	movs	r3, #23
 8001060:	18fb      	adds	r3, r7, r3
 8001062:	781b      	ldrb	r3, [r3, #0]
}
 8001064:	0018      	movs	r0, r3
 8001066:	46bd      	mov	sp, r7
 8001068:	b006      	add	sp, #24
 800106a:	bd80      	pop	{r7, pc}

0800106c <HAL_DMA_Abort>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800106c:	b580      	push	{r7, lr}
 800106e:	b082      	sub	sp, #8
 8001070:	af00      	add	r7, sp, #0
 8001072:	6078      	str	r0, [r7, #4]
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	2221      	movs	r2, #33	; 0x21
 8001078:	5c9b      	ldrb	r3, [r3, r2]
 800107a:	b2db      	uxtb	r3, r3
 800107c:	2b02      	cmp	r3, #2
 800107e:	d008      	beq.n	8001092 <HAL_DMA_Abort+0x26>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	2204      	movs	r2, #4
 8001084:	639a      	str	r2, [r3, #56]	; 0x38

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	2220      	movs	r2, #32
 800108a:	2100      	movs	r1, #0
 800108c:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 800108e:	2301      	movs	r3, #1
 8001090:	e020      	b.n	80010d4 <HAL_DMA_Abort+0x68>
  }
  else
  {
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	681b      	ldr	r3, [r3, #0]
 8001096:	681a      	ldr	r2, [r3, #0]
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	681b      	ldr	r3, [r3, #0]
 800109c:	210e      	movs	r1, #14
 800109e:	438a      	bics	r2, r1
 80010a0:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	681b      	ldr	r3, [r3, #0]
 80010a6:	681a      	ldr	r2, [r3, #0]
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	681b      	ldr	r3, [r3, #0]
 80010ac:	2101      	movs	r1, #1
 80010ae:	438a      	bics	r2, r1
 80010b0:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80010ba:	2101      	movs	r1, #1
 80010bc:	4091      	lsls	r1, r2
 80010be:	000a      	movs	r2, r1
 80010c0:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	2221      	movs	r2, #33	; 0x21
 80010c6:	2101      	movs	r1, #1
 80010c8:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	2220      	movs	r2, #32
 80010ce:	2100      	movs	r1, #0
 80010d0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80010d2:	2300      	movs	r3, #0
}
 80010d4:	0018      	movs	r0, r3
 80010d6:	46bd      	mov	sp, r7
 80010d8:	b002      	add	sp, #8
 80010da:	bd80      	pop	{r7, pc}

080010dc <HAL_DMA_Abort_IT>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80010dc:	b580      	push	{r7, lr}
 80010de:	b084      	sub	sp, #16
 80010e0:	af00      	add	r7, sp, #0
 80010e2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80010e4:	210f      	movs	r1, #15
 80010e6:	187b      	adds	r3, r7, r1
 80010e8:	2200      	movs	r2, #0
 80010ea:	701a      	strb	r2, [r3, #0]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	2221      	movs	r2, #33	; 0x21
 80010f0:	5c9b      	ldrb	r3, [r3, r2]
 80010f2:	b2db      	uxtb	r3, r3
 80010f4:	2b02      	cmp	r3, #2
 80010f6:	d006      	beq.n	8001106 <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	2204      	movs	r2, #4
 80010fc:	639a      	str	r2, [r3, #56]	; 0x38

    status = HAL_ERROR;
 80010fe:	187b      	adds	r3, r7, r1
 8001100:	2201      	movs	r2, #1
 8001102:	701a      	strb	r2, [r3, #0]
 8001104:	e028      	b.n	8001158 <HAL_DMA_Abort_IT+0x7c>
  }
  else
  {

    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	681b      	ldr	r3, [r3, #0]
 800110a:	681a      	ldr	r2, [r3, #0]
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	681b      	ldr	r3, [r3, #0]
 8001110:	210e      	movs	r1, #14
 8001112:	438a      	bics	r2, r1
 8001114:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	681b      	ldr	r3, [r3, #0]
 800111a:	681a      	ldr	r2, [r3, #0]
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	681b      	ldr	r3, [r3, #0]
 8001120:	2101      	movs	r1, #1
 8001122:	438a      	bics	r2, r1
 8001124:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800112e:	2101      	movs	r1, #1
 8001130:	4091      	lsls	r1, r2
 8001132:	000a      	movs	r2, r1
 8001134:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	2221      	movs	r2, #33	; 0x21
 800113a:	2101      	movs	r1, #1
 800113c:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	2220      	movs	r2, #32
 8001142:	2100      	movs	r1, #0
 8001144:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800114a:	2b00      	cmp	r3, #0
 800114c:	d004      	beq.n	8001158 <HAL_DMA_Abort_IT+0x7c>
    {
      hdma->XferAbortCallback(hdma);
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001152:	687a      	ldr	r2, [r7, #4]
 8001154:	0010      	movs	r0, r2
 8001156:	4798      	blx	r3
    }
  }
  return status;
 8001158:	230f      	movs	r3, #15
 800115a:	18fb      	adds	r3, r7, r3
 800115c:	781b      	ldrb	r3, [r3, #0]
}
 800115e:	0018      	movs	r0, r3
 8001160:	46bd      	mov	sp, r7
 8001162:	b004      	add	sp, #16
 8001164:	bd80      	pop	{r7, pc}

08001166 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001166:	b580      	push	{r7, lr}
 8001168:	b084      	sub	sp, #16
 800116a:	af00      	add	r7, sp, #0
 800116c:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001172:	681b      	ldr	r3, [r3, #0]
 8001174:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	681b      	ldr	r3, [r3, #0]
 800117a:	681b      	ldr	r3, [r3, #0]
 800117c:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001182:	2204      	movs	r2, #4
 8001184:	409a      	lsls	r2, r3
 8001186:	0013      	movs	r3, r2
 8001188:	68fa      	ldr	r2, [r7, #12]
 800118a:	4013      	ands	r3, r2
 800118c:	d024      	beq.n	80011d8 <HAL_DMA_IRQHandler+0x72>
 800118e:	68bb      	ldr	r3, [r7, #8]
 8001190:	2204      	movs	r2, #4
 8001192:	4013      	ands	r3, r2
 8001194:	d020      	beq.n	80011d8 <HAL_DMA_IRQHandler+0x72>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	681b      	ldr	r3, [r3, #0]
 800119a:	681b      	ldr	r3, [r3, #0]
 800119c:	2220      	movs	r2, #32
 800119e:	4013      	ands	r3, r2
 80011a0:	d107      	bne.n	80011b2 <HAL_DMA_IRQHandler+0x4c>
    {
      /* Disable the half transfer interrupt */
      hdma->Instance->CCR &= ~DMA_IT_HT;
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	681b      	ldr	r3, [r3, #0]
 80011a6:	681a      	ldr	r2, [r3, #0]
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	681b      	ldr	r3, [r3, #0]
 80011ac:	2104      	movs	r1, #4
 80011ae:	438a      	bics	r2, r1
 80011b0:	601a      	str	r2, [r3, #0]
    }

    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80011ba:	2104      	movs	r1, #4
 80011bc:	4091      	lsls	r1, r2
 80011be:	000a      	movs	r2, r1
 80011c0:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* State is updated only in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80011c6:	2b00      	cmp	r3, #0
 80011c8:	d100      	bne.n	80011cc <HAL_DMA_IRQHandler+0x66>
 80011ca:	e06a      	b.n	80012a2 <HAL_DMA_IRQHandler+0x13c>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80011d0:	687a      	ldr	r2, [r7, #4]
 80011d2:	0010      	movs	r0, r2
 80011d4:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 80011d6:	e064      	b.n	80012a2 <HAL_DMA_IRQHandler+0x13c>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011dc:	2202      	movs	r2, #2
 80011de:	409a      	lsls	r2, r3
 80011e0:	0013      	movs	r3, r2
 80011e2:	68fa      	ldr	r2, [r7, #12]
 80011e4:	4013      	ands	r3, r2
 80011e6:	d02b      	beq.n	8001240 <HAL_DMA_IRQHandler+0xda>
 80011e8:	68bb      	ldr	r3, [r7, #8]
 80011ea:	2202      	movs	r2, #2
 80011ec:	4013      	ands	r3, r2
 80011ee:	d027      	beq.n	8001240 <HAL_DMA_IRQHandler+0xda>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	681b      	ldr	r3, [r3, #0]
 80011f4:	681b      	ldr	r3, [r3, #0]
 80011f6:	2220      	movs	r2, #32
 80011f8:	4013      	ands	r3, r2
 80011fa:	d10b      	bne.n	8001214 <HAL_DMA_IRQHandler+0xae>
    {
      /* Disable the transfer complete  & transfer error interrupts */
      /* if the DMA mode is not CIRCULAR */
      hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	681b      	ldr	r3, [r3, #0]
 8001200:	681a      	ldr	r2, [r3, #0]
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	681b      	ldr	r3, [r3, #0]
 8001206:	210a      	movs	r1, #10
 8001208:	438a      	bics	r2, r1
 800120a:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	2221      	movs	r2, #33	; 0x21
 8001210:	2101      	movs	r1, #1
 8001212:	5499      	strb	r1, [r3, r2]
    }

    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800121c:	2102      	movs	r1, #2
 800121e:	4091      	lsls	r1, r2
 8001220:	000a      	movs	r2, r1
 8001222:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	2220      	movs	r2, #32
 8001228:	2100      	movs	r1, #0
 800122a:	5499      	strb	r1, [r3, r2]

    if (hdma->XferCpltCallback != NULL)
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001230:	2b00      	cmp	r3, #0
 8001232:	d036      	beq.n	80012a2 <HAL_DMA_IRQHandler+0x13c>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001238:	687a      	ldr	r2, [r7, #4]
 800123a:	0010      	movs	r0, r2
 800123c:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 800123e:	e030      	b.n	80012a2 <HAL_DMA_IRQHandler+0x13c>
    }
  }

  /* Transfer Error Interrupt management ***************************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001244:	2208      	movs	r2, #8
 8001246:	409a      	lsls	r2, r3
 8001248:	0013      	movs	r3, r2
 800124a:	68fa      	ldr	r2, [r7, #12]
 800124c:	4013      	ands	r3, r2
 800124e:	d028      	beq.n	80012a2 <HAL_DMA_IRQHandler+0x13c>
 8001250:	68bb      	ldr	r3, [r7, #8]
 8001252:	2208      	movs	r2, #8
 8001254:	4013      	ands	r3, r2
 8001256:	d024      	beq.n	80012a2 <HAL_DMA_IRQHandler+0x13c>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	681b      	ldr	r3, [r3, #0]
 800125c:	681a      	ldr	r2, [r3, #0]
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	681b      	ldr	r3, [r3, #0]
 8001262:	210e      	movs	r1, #14
 8001264:	438a      	bics	r2, r1
 8001266:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001270:	2101      	movs	r1, #1
 8001272:	4091      	lsls	r1, r2
 8001274:	000a      	movs	r2, r1
 8001276:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	2201      	movs	r2, #1
 800127c:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	2221      	movs	r2, #33	; 0x21
 8001282:	2101      	movs	r1, #1
 8001284:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	2220      	movs	r2, #32
 800128a:	2100      	movs	r1, #0
 800128c:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001292:	2b00      	cmp	r3, #0
 8001294:	d005      	beq.n	80012a2 <HAL_DMA_IRQHandler+0x13c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800129a:	687a      	ldr	r2, [r7, #4]
 800129c:	0010      	movs	r0, r2
 800129e:	4798      	blx	r3
    }
  }
}
 80012a0:	e7ff      	b.n	80012a2 <HAL_DMA_IRQHandler+0x13c>
 80012a2:	46c0      	nop			; (mov r8, r8)
 80012a4:	46bd      	mov	sp, r7
 80012a6:	b004      	add	sp, #16
 80012a8:	bd80      	pop	{r7, pc}

080012aa <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 80012aa:	b580      	push	{r7, lr}
 80012ac:	b082      	sub	sp, #8
 80012ae:	af00      	add	r7, sp, #0
 80012b0:	6078      	str	r0, [r7, #4]
  return hdma->State;
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	2221      	movs	r2, #33	; 0x21
 80012b6:	5c9b      	ldrb	r3, [r3, r2]
 80012b8:	b2db      	uxtb	r3, r3
}
 80012ba:	0018      	movs	r0, r3
 80012bc:	46bd      	mov	sp, r7
 80012be:	b002      	add	sp, #8
 80012c0:	bd80      	pop	{r7, pc}

080012c2 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80012c2:	b580      	push	{r7, lr}
 80012c4:	b084      	sub	sp, #16
 80012c6:	af00      	add	r7, sp, #0
 80012c8:	60f8      	str	r0, [r7, #12]
 80012ca:	60b9      	str	r1, [r7, #8]
 80012cc:	607a      	str	r2, [r7, #4]
 80012ce:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 80012d0:	68fb      	ldr	r3, [r7, #12]
 80012d2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80012d4:	68fb      	ldr	r3, [r7, #12]
 80012d6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80012d8:	2101      	movs	r1, #1
 80012da:	4091      	lsls	r1, r2
 80012dc:	000a      	movs	r2, r1
 80012de:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80012e0:	68fb      	ldr	r3, [r7, #12]
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	683a      	ldr	r2, [r7, #0]
 80012e6:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80012e8:	68fb      	ldr	r3, [r7, #12]
 80012ea:	685b      	ldr	r3, [r3, #4]
 80012ec:	2b10      	cmp	r3, #16
 80012ee:	d108      	bne.n	8001302 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80012f0:	68fb      	ldr	r3, [r7, #12]
 80012f2:	681b      	ldr	r3, [r3, #0]
 80012f4:	687a      	ldr	r2, [r7, #4]
 80012f6:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80012f8:	68fb      	ldr	r3, [r7, #12]
 80012fa:	681b      	ldr	r3, [r3, #0]
 80012fc:	68ba      	ldr	r2, [r7, #8]
 80012fe:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8001300:	e007      	b.n	8001312 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8001302:	68fb      	ldr	r3, [r7, #12]
 8001304:	681b      	ldr	r3, [r3, #0]
 8001306:	68ba      	ldr	r2, [r7, #8]
 8001308:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800130a:	68fb      	ldr	r3, [r7, #12]
 800130c:	681b      	ldr	r3, [r3, #0]
 800130e:	687a      	ldr	r2, [r7, #4]
 8001310:	60da      	str	r2, [r3, #12]
}
 8001312:	46c0      	nop			; (mov r8, r8)
 8001314:	46bd      	mov	sp, r7
 8001316:	b004      	add	sp, #16
 8001318:	bd80      	pop	{r7, pc}
	...

0800131c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800131c:	b580      	push	{r7, lr}
 800131e:	b082      	sub	sp, #8
 8001320:	af00      	add	r7, sp, #0
 8001322:	6078      	str	r0, [r7, #4]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	681b      	ldr	r3, [r3, #0]
 8001328:	4a08      	ldr	r2, [pc, #32]	; (800134c <DMA_CalcBaseAndBitshift+0x30>)
 800132a:	4694      	mov	ip, r2
 800132c:	4463      	add	r3, ip
 800132e:	2114      	movs	r1, #20
 8001330:	0018      	movs	r0, r3
 8001332:	f7fe fee9 	bl	8000108 <__udivsi3>
 8001336:	0003      	movs	r3, r0
 8001338:	009a      	lsls	r2, r3, #2
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	4a03      	ldr	r2, [pc, #12]	; (8001350 <DMA_CalcBaseAndBitshift+0x34>)
 8001342:	63da      	str	r2, [r3, #60]	; 0x3c
#endif
}
 8001344:	46c0      	nop			; (mov r8, r8)
 8001346:	46bd      	mov	sp, r7
 8001348:	b002      	add	sp, #8
 800134a:	bd80      	pop	{r7, pc}
 800134c:	bffdfff8 	.word	0xbffdfff8
 8001350:	40020000 	.word	0x40020000

08001354 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001354:	b580      	push	{r7, lr}
 8001356:	b086      	sub	sp, #24
 8001358:	af00      	add	r7, sp, #0
 800135a:	6078      	str	r0, [r7, #4]
 800135c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800135e:	2300      	movs	r3, #0
 8001360:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001362:	e14f      	b.n	8001604 <HAL_GPIO_Init+0x2b0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001364:	683b      	ldr	r3, [r7, #0]
 8001366:	681b      	ldr	r3, [r3, #0]
 8001368:	2101      	movs	r1, #1
 800136a:	697a      	ldr	r2, [r7, #20]
 800136c:	4091      	lsls	r1, r2
 800136e:	000a      	movs	r2, r1
 8001370:	4013      	ands	r3, r2
 8001372:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001374:	68fb      	ldr	r3, [r7, #12]
 8001376:	2b00      	cmp	r3, #0
 8001378:	d100      	bne.n	800137c <HAL_GPIO_Init+0x28>
 800137a:	e140      	b.n	80015fe <HAL_GPIO_Init+0x2aa>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800137c:	683b      	ldr	r3, [r7, #0]
 800137e:	685b      	ldr	r3, [r3, #4]
 8001380:	2203      	movs	r2, #3
 8001382:	4013      	ands	r3, r2
 8001384:	2b01      	cmp	r3, #1
 8001386:	d005      	beq.n	8001394 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001388:	683b      	ldr	r3, [r7, #0]
 800138a:	685b      	ldr	r3, [r3, #4]
 800138c:	2203      	movs	r2, #3
 800138e:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001390:	2b02      	cmp	r3, #2
 8001392:	d130      	bne.n	80013f6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	689b      	ldr	r3, [r3, #8]
 8001398:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800139a:	697b      	ldr	r3, [r7, #20]
 800139c:	005b      	lsls	r3, r3, #1
 800139e:	2203      	movs	r2, #3
 80013a0:	409a      	lsls	r2, r3
 80013a2:	0013      	movs	r3, r2
 80013a4:	43da      	mvns	r2, r3
 80013a6:	693b      	ldr	r3, [r7, #16]
 80013a8:	4013      	ands	r3, r2
 80013aa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80013ac:	683b      	ldr	r3, [r7, #0]
 80013ae:	68da      	ldr	r2, [r3, #12]
 80013b0:	697b      	ldr	r3, [r7, #20]
 80013b2:	005b      	lsls	r3, r3, #1
 80013b4:	409a      	lsls	r2, r3
 80013b6:	0013      	movs	r3, r2
 80013b8:	693a      	ldr	r2, [r7, #16]
 80013ba:	4313      	orrs	r3, r2
 80013bc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	693a      	ldr	r2, [r7, #16]
 80013c2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	685b      	ldr	r3, [r3, #4]
 80013c8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80013ca:	2201      	movs	r2, #1
 80013cc:	697b      	ldr	r3, [r7, #20]
 80013ce:	409a      	lsls	r2, r3
 80013d0:	0013      	movs	r3, r2
 80013d2:	43da      	mvns	r2, r3
 80013d4:	693b      	ldr	r3, [r7, #16]
 80013d6:	4013      	ands	r3, r2
 80013d8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80013da:	683b      	ldr	r3, [r7, #0]
 80013dc:	685b      	ldr	r3, [r3, #4]
 80013de:	091b      	lsrs	r3, r3, #4
 80013e0:	2201      	movs	r2, #1
 80013e2:	401a      	ands	r2, r3
 80013e4:	697b      	ldr	r3, [r7, #20]
 80013e6:	409a      	lsls	r2, r3
 80013e8:	0013      	movs	r3, r2
 80013ea:	693a      	ldr	r2, [r7, #16]
 80013ec:	4313      	orrs	r3, r2
 80013ee:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	693a      	ldr	r2, [r7, #16]
 80013f4:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80013f6:	683b      	ldr	r3, [r7, #0]
 80013f8:	685b      	ldr	r3, [r3, #4]
 80013fa:	2203      	movs	r2, #3
 80013fc:	4013      	ands	r3, r2
 80013fe:	2b03      	cmp	r3, #3
 8001400:	d017      	beq.n	8001432 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	68db      	ldr	r3, [r3, #12]
 8001406:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8001408:	697b      	ldr	r3, [r7, #20]
 800140a:	005b      	lsls	r3, r3, #1
 800140c:	2203      	movs	r2, #3
 800140e:	409a      	lsls	r2, r3
 8001410:	0013      	movs	r3, r2
 8001412:	43da      	mvns	r2, r3
 8001414:	693b      	ldr	r3, [r7, #16]
 8001416:	4013      	ands	r3, r2
 8001418:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 800141a:	683b      	ldr	r3, [r7, #0]
 800141c:	689a      	ldr	r2, [r3, #8]
 800141e:	697b      	ldr	r3, [r7, #20]
 8001420:	005b      	lsls	r3, r3, #1
 8001422:	409a      	lsls	r2, r3
 8001424:	0013      	movs	r3, r2
 8001426:	693a      	ldr	r2, [r7, #16]
 8001428:	4313      	orrs	r3, r2
 800142a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	693a      	ldr	r2, [r7, #16]
 8001430:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001432:	683b      	ldr	r3, [r7, #0]
 8001434:	685b      	ldr	r3, [r3, #4]
 8001436:	2203      	movs	r2, #3
 8001438:	4013      	ands	r3, r2
 800143a:	2b02      	cmp	r3, #2
 800143c:	d123      	bne.n	8001486 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800143e:	697b      	ldr	r3, [r7, #20]
 8001440:	08da      	lsrs	r2, r3, #3
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	3208      	adds	r2, #8
 8001446:	0092      	lsls	r2, r2, #2
 8001448:	58d3      	ldr	r3, [r2, r3]
 800144a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800144c:	697b      	ldr	r3, [r7, #20]
 800144e:	2207      	movs	r2, #7
 8001450:	4013      	ands	r3, r2
 8001452:	009b      	lsls	r3, r3, #2
 8001454:	220f      	movs	r2, #15
 8001456:	409a      	lsls	r2, r3
 8001458:	0013      	movs	r3, r2
 800145a:	43da      	mvns	r2, r3
 800145c:	693b      	ldr	r3, [r7, #16]
 800145e:	4013      	ands	r3, r2
 8001460:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001462:	683b      	ldr	r3, [r7, #0]
 8001464:	691a      	ldr	r2, [r3, #16]
 8001466:	697b      	ldr	r3, [r7, #20]
 8001468:	2107      	movs	r1, #7
 800146a:	400b      	ands	r3, r1
 800146c:	009b      	lsls	r3, r3, #2
 800146e:	409a      	lsls	r2, r3
 8001470:	0013      	movs	r3, r2
 8001472:	693a      	ldr	r2, [r7, #16]
 8001474:	4313      	orrs	r3, r2
 8001476:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001478:	697b      	ldr	r3, [r7, #20]
 800147a:	08da      	lsrs	r2, r3, #3
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	3208      	adds	r2, #8
 8001480:	0092      	lsls	r2, r2, #2
 8001482:	6939      	ldr	r1, [r7, #16]
 8001484:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 800148c:	697b      	ldr	r3, [r7, #20]
 800148e:	005b      	lsls	r3, r3, #1
 8001490:	2203      	movs	r2, #3
 8001492:	409a      	lsls	r2, r3
 8001494:	0013      	movs	r3, r2
 8001496:	43da      	mvns	r2, r3
 8001498:	693b      	ldr	r3, [r7, #16]
 800149a:	4013      	ands	r3, r2
 800149c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800149e:	683b      	ldr	r3, [r7, #0]
 80014a0:	685b      	ldr	r3, [r3, #4]
 80014a2:	2203      	movs	r2, #3
 80014a4:	401a      	ands	r2, r3
 80014a6:	697b      	ldr	r3, [r7, #20]
 80014a8:	005b      	lsls	r3, r3, #1
 80014aa:	409a      	lsls	r2, r3
 80014ac:	0013      	movs	r3, r2
 80014ae:	693a      	ldr	r2, [r7, #16]
 80014b0:	4313      	orrs	r3, r2
 80014b2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	693a      	ldr	r2, [r7, #16]
 80014b8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80014ba:	683b      	ldr	r3, [r7, #0]
 80014bc:	685a      	ldr	r2, [r3, #4]
 80014be:	23c0      	movs	r3, #192	; 0xc0
 80014c0:	029b      	lsls	r3, r3, #10
 80014c2:	4013      	ands	r3, r2
 80014c4:	d100      	bne.n	80014c8 <HAL_GPIO_Init+0x174>
 80014c6:	e09a      	b.n	80015fe <HAL_GPIO_Init+0x2aa>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80014c8:	4b54      	ldr	r3, [pc, #336]	; (800161c <HAL_GPIO_Init+0x2c8>)
 80014ca:	699a      	ldr	r2, [r3, #24]
 80014cc:	4b53      	ldr	r3, [pc, #332]	; (800161c <HAL_GPIO_Init+0x2c8>)
 80014ce:	2101      	movs	r1, #1
 80014d0:	430a      	orrs	r2, r1
 80014d2:	619a      	str	r2, [r3, #24]
 80014d4:	4b51      	ldr	r3, [pc, #324]	; (800161c <HAL_GPIO_Init+0x2c8>)
 80014d6:	699b      	ldr	r3, [r3, #24]
 80014d8:	2201      	movs	r2, #1
 80014da:	4013      	ands	r3, r2
 80014dc:	60bb      	str	r3, [r7, #8]
 80014de:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80014e0:	4a4f      	ldr	r2, [pc, #316]	; (8001620 <HAL_GPIO_Init+0x2cc>)
 80014e2:	697b      	ldr	r3, [r7, #20]
 80014e4:	089b      	lsrs	r3, r3, #2
 80014e6:	3302      	adds	r3, #2
 80014e8:	009b      	lsls	r3, r3, #2
 80014ea:	589b      	ldr	r3, [r3, r2]
 80014ec:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80014ee:	697b      	ldr	r3, [r7, #20]
 80014f0:	2203      	movs	r2, #3
 80014f2:	4013      	ands	r3, r2
 80014f4:	009b      	lsls	r3, r3, #2
 80014f6:	220f      	movs	r2, #15
 80014f8:	409a      	lsls	r2, r3
 80014fa:	0013      	movs	r3, r2
 80014fc:	43da      	mvns	r2, r3
 80014fe:	693b      	ldr	r3, [r7, #16]
 8001500:	4013      	ands	r3, r2
 8001502:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001504:	687a      	ldr	r2, [r7, #4]
 8001506:	2390      	movs	r3, #144	; 0x90
 8001508:	05db      	lsls	r3, r3, #23
 800150a:	429a      	cmp	r2, r3
 800150c:	d013      	beq.n	8001536 <HAL_GPIO_Init+0x1e2>
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	4a44      	ldr	r2, [pc, #272]	; (8001624 <HAL_GPIO_Init+0x2d0>)
 8001512:	4293      	cmp	r3, r2
 8001514:	d00d      	beq.n	8001532 <HAL_GPIO_Init+0x1de>
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	4a43      	ldr	r2, [pc, #268]	; (8001628 <HAL_GPIO_Init+0x2d4>)
 800151a:	4293      	cmp	r3, r2
 800151c:	d007      	beq.n	800152e <HAL_GPIO_Init+0x1da>
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	4a42      	ldr	r2, [pc, #264]	; (800162c <HAL_GPIO_Init+0x2d8>)
 8001522:	4293      	cmp	r3, r2
 8001524:	d101      	bne.n	800152a <HAL_GPIO_Init+0x1d6>
 8001526:	2303      	movs	r3, #3
 8001528:	e006      	b.n	8001538 <HAL_GPIO_Init+0x1e4>
 800152a:	2305      	movs	r3, #5
 800152c:	e004      	b.n	8001538 <HAL_GPIO_Init+0x1e4>
 800152e:	2302      	movs	r3, #2
 8001530:	e002      	b.n	8001538 <HAL_GPIO_Init+0x1e4>
 8001532:	2301      	movs	r3, #1
 8001534:	e000      	b.n	8001538 <HAL_GPIO_Init+0x1e4>
 8001536:	2300      	movs	r3, #0
 8001538:	697a      	ldr	r2, [r7, #20]
 800153a:	2103      	movs	r1, #3
 800153c:	400a      	ands	r2, r1
 800153e:	0092      	lsls	r2, r2, #2
 8001540:	4093      	lsls	r3, r2
 8001542:	693a      	ldr	r2, [r7, #16]
 8001544:	4313      	orrs	r3, r2
 8001546:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001548:	4935      	ldr	r1, [pc, #212]	; (8001620 <HAL_GPIO_Init+0x2cc>)
 800154a:	697b      	ldr	r3, [r7, #20]
 800154c:	089b      	lsrs	r3, r3, #2
 800154e:	3302      	adds	r3, #2
 8001550:	009b      	lsls	r3, r3, #2
 8001552:	693a      	ldr	r2, [r7, #16]
 8001554:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001556:	4b36      	ldr	r3, [pc, #216]	; (8001630 <HAL_GPIO_Init+0x2dc>)
 8001558:	689b      	ldr	r3, [r3, #8]
 800155a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800155c:	68fb      	ldr	r3, [r7, #12]
 800155e:	43da      	mvns	r2, r3
 8001560:	693b      	ldr	r3, [r7, #16]
 8001562:	4013      	ands	r3, r2
 8001564:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001566:	683b      	ldr	r3, [r7, #0]
 8001568:	685a      	ldr	r2, [r3, #4]
 800156a:	2380      	movs	r3, #128	; 0x80
 800156c:	035b      	lsls	r3, r3, #13
 800156e:	4013      	ands	r3, r2
 8001570:	d003      	beq.n	800157a <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 8001572:	693a      	ldr	r2, [r7, #16]
 8001574:	68fb      	ldr	r3, [r7, #12]
 8001576:	4313      	orrs	r3, r2
 8001578:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 800157a:	4b2d      	ldr	r3, [pc, #180]	; (8001630 <HAL_GPIO_Init+0x2dc>)
 800157c:	693a      	ldr	r2, [r7, #16]
 800157e:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8001580:	4b2b      	ldr	r3, [pc, #172]	; (8001630 <HAL_GPIO_Init+0x2dc>)
 8001582:	68db      	ldr	r3, [r3, #12]
 8001584:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001586:	68fb      	ldr	r3, [r7, #12]
 8001588:	43da      	mvns	r2, r3
 800158a:	693b      	ldr	r3, [r7, #16]
 800158c:	4013      	ands	r3, r2
 800158e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001590:	683b      	ldr	r3, [r7, #0]
 8001592:	685a      	ldr	r2, [r3, #4]
 8001594:	2380      	movs	r3, #128	; 0x80
 8001596:	039b      	lsls	r3, r3, #14
 8001598:	4013      	ands	r3, r2
 800159a:	d003      	beq.n	80015a4 <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 800159c:	693a      	ldr	r2, [r7, #16]
 800159e:	68fb      	ldr	r3, [r7, #12]
 80015a0:	4313      	orrs	r3, r2
 80015a2:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80015a4:	4b22      	ldr	r3, [pc, #136]	; (8001630 <HAL_GPIO_Init+0x2dc>)
 80015a6:	693a      	ldr	r2, [r7, #16]
 80015a8:	60da      	str	r2, [r3, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR;
 80015aa:	4b21      	ldr	r3, [pc, #132]	; (8001630 <HAL_GPIO_Init+0x2dc>)
 80015ac:	685b      	ldr	r3, [r3, #4]
 80015ae:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80015b0:	68fb      	ldr	r3, [r7, #12]
 80015b2:	43da      	mvns	r2, r3
 80015b4:	693b      	ldr	r3, [r7, #16]
 80015b6:	4013      	ands	r3, r2
 80015b8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80015ba:	683b      	ldr	r3, [r7, #0]
 80015bc:	685a      	ldr	r2, [r3, #4]
 80015be:	2380      	movs	r3, #128	; 0x80
 80015c0:	029b      	lsls	r3, r3, #10
 80015c2:	4013      	ands	r3, r2
 80015c4:	d003      	beq.n	80015ce <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 80015c6:	693a      	ldr	r2, [r7, #16]
 80015c8:	68fb      	ldr	r3, [r7, #12]
 80015ca:	4313      	orrs	r3, r2
 80015cc:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80015ce:	4b18      	ldr	r3, [pc, #96]	; (8001630 <HAL_GPIO_Init+0x2dc>)
 80015d0:	693a      	ldr	r2, [r7, #16]
 80015d2:	605a      	str	r2, [r3, #4]

        temp = EXTI->IMR;
 80015d4:	4b16      	ldr	r3, [pc, #88]	; (8001630 <HAL_GPIO_Init+0x2dc>)
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80015da:	68fb      	ldr	r3, [r7, #12]
 80015dc:	43da      	mvns	r2, r3
 80015de:	693b      	ldr	r3, [r7, #16]
 80015e0:	4013      	ands	r3, r2
 80015e2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80015e4:	683b      	ldr	r3, [r7, #0]
 80015e6:	685a      	ldr	r2, [r3, #4]
 80015e8:	2380      	movs	r3, #128	; 0x80
 80015ea:	025b      	lsls	r3, r3, #9
 80015ec:	4013      	ands	r3, r2
 80015ee:	d003      	beq.n	80015f8 <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 80015f0:	693a      	ldr	r2, [r7, #16]
 80015f2:	68fb      	ldr	r3, [r7, #12]
 80015f4:	4313      	orrs	r3, r2
 80015f6:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80015f8:	4b0d      	ldr	r3, [pc, #52]	; (8001630 <HAL_GPIO_Init+0x2dc>)
 80015fa:	693a      	ldr	r2, [r7, #16]
 80015fc:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 80015fe:	697b      	ldr	r3, [r7, #20]
 8001600:	3301      	adds	r3, #1
 8001602:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001604:	683b      	ldr	r3, [r7, #0]
 8001606:	681a      	ldr	r2, [r3, #0]
 8001608:	697b      	ldr	r3, [r7, #20]
 800160a:	40da      	lsrs	r2, r3
 800160c:	1e13      	subs	r3, r2, #0
 800160e:	d000      	beq.n	8001612 <HAL_GPIO_Init+0x2be>
 8001610:	e6a8      	b.n	8001364 <HAL_GPIO_Init+0x10>
  } 
}
 8001612:	46c0      	nop			; (mov r8, r8)
 8001614:	46c0      	nop			; (mov r8, r8)
 8001616:	46bd      	mov	sp, r7
 8001618:	b006      	add	sp, #24
 800161a:	bd80      	pop	{r7, pc}
 800161c:	40021000 	.word	0x40021000
 8001620:	40010000 	.word	0x40010000
 8001624:	48000400 	.word	0x48000400
 8001628:	48000800 	.word	0x48000800
 800162c:	48000c00 	.word	0x48000c00
 8001630:	40010400 	.word	0x40010400

08001634 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001634:	b580      	push	{r7, lr}
 8001636:	b082      	sub	sp, #8
 8001638:	af00      	add	r7, sp, #0
 800163a:	6078      	str	r0, [r7, #4]
 800163c:	0008      	movs	r0, r1
 800163e:	0011      	movs	r1, r2
 8001640:	1cbb      	adds	r3, r7, #2
 8001642:	1c02      	adds	r2, r0, #0
 8001644:	801a      	strh	r2, [r3, #0]
 8001646:	1c7b      	adds	r3, r7, #1
 8001648:	1c0a      	adds	r2, r1, #0
 800164a:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800164c:	1c7b      	adds	r3, r7, #1
 800164e:	781b      	ldrb	r3, [r3, #0]
 8001650:	2b00      	cmp	r3, #0
 8001652:	d004      	beq.n	800165e <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001654:	1cbb      	adds	r3, r7, #2
 8001656:	881a      	ldrh	r2, [r3, #0]
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800165c:	e003      	b.n	8001666 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800165e:	1cbb      	adds	r3, r7, #2
 8001660:	881a      	ldrh	r2, [r3, #0]
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001666:	46c0      	nop			; (mov r8, r8)
 8001668:	46bd      	mov	sp, r7
 800166a:	b002      	add	sp, #8
 800166c:	bd80      	pop	{r7, pc}
	...

08001670 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001670:	b580      	push	{r7, lr}
 8001672:	b082      	sub	sp, #8
 8001674:	af00      	add	r7, sp, #0
 8001676:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	2b00      	cmp	r3, #0
 800167c:	d101      	bne.n	8001682 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800167e:	2301      	movs	r3, #1
 8001680:	e082      	b.n	8001788 <HAL_I2C_Init+0x118>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	2241      	movs	r2, #65	; 0x41
 8001686:	5c9b      	ldrb	r3, [r3, r2]
 8001688:	b2db      	uxtb	r3, r3
 800168a:	2b00      	cmp	r3, #0
 800168c:	d107      	bne.n	800169e <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	2240      	movs	r2, #64	; 0x40
 8001692:	2100      	movs	r1, #0
 8001694:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	0018      	movs	r0, r3
 800169a:	f7ff f8d7 	bl	800084c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	2241      	movs	r2, #65	; 0x41
 80016a2:	2124      	movs	r1, #36	; 0x24
 80016a4:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	681b      	ldr	r3, [r3, #0]
 80016aa:	681a      	ldr	r2, [r3, #0]
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	2101      	movs	r1, #1
 80016b2:	438a      	bics	r2, r1
 80016b4:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	685a      	ldr	r2, [r3, #4]
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	4934      	ldr	r1, [pc, #208]	; (8001790 <HAL_I2C_Init+0x120>)
 80016c0:	400a      	ands	r2, r1
 80016c2:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	689a      	ldr	r2, [r3, #8]
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	681b      	ldr	r3, [r3, #0]
 80016ce:	4931      	ldr	r1, [pc, #196]	; (8001794 <HAL_I2C_Init+0x124>)
 80016d0:	400a      	ands	r2, r1
 80016d2:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	68db      	ldr	r3, [r3, #12]
 80016d8:	2b01      	cmp	r3, #1
 80016da:	d108      	bne.n	80016ee <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	689a      	ldr	r2, [r3, #8]
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	681b      	ldr	r3, [r3, #0]
 80016e4:	2180      	movs	r1, #128	; 0x80
 80016e6:	0209      	lsls	r1, r1, #8
 80016e8:	430a      	orrs	r2, r1
 80016ea:	609a      	str	r2, [r3, #8]
 80016ec:	e007      	b.n	80016fe <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	689a      	ldr	r2, [r3, #8]
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	2184      	movs	r1, #132	; 0x84
 80016f8:	0209      	lsls	r1, r1, #8
 80016fa:	430a      	orrs	r2, r1
 80016fc:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	68db      	ldr	r3, [r3, #12]
 8001702:	2b02      	cmp	r3, #2
 8001704:	d104      	bne.n	8001710 <HAL_I2C_Init+0xa0>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	681b      	ldr	r3, [r3, #0]
 800170a:	2280      	movs	r2, #128	; 0x80
 800170c:	0112      	lsls	r2, r2, #4
 800170e:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	685a      	ldr	r2, [r3, #4]
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	681b      	ldr	r3, [r3, #0]
 800171a:	491f      	ldr	r1, [pc, #124]	; (8001798 <HAL_I2C_Init+0x128>)
 800171c:	430a      	orrs	r2, r1
 800171e:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	681b      	ldr	r3, [r3, #0]
 8001724:	68da      	ldr	r2, [r3, #12]
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	681b      	ldr	r3, [r3, #0]
 800172a:	491a      	ldr	r1, [pc, #104]	; (8001794 <HAL_I2C_Init+0x124>)
 800172c:	400a      	ands	r2, r1
 800172e:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	691a      	ldr	r2, [r3, #16]
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	695b      	ldr	r3, [r3, #20]
 8001738:	431a      	orrs	r2, r3
 800173a:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	699b      	ldr	r3, [r3, #24]
 8001740:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	681b      	ldr	r3, [r3, #0]
 8001746:	430a      	orrs	r2, r1
 8001748:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	69d9      	ldr	r1, [r3, #28]
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	6a1a      	ldr	r2, [r3, #32]
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	681b      	ldr	r3, [r3, #0]
 8001756:	430a      	orrs	r2, r1
 8001758:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	681b      	ldr	r3, [r3, #0]
 800175e:	681a      	ldr	r2, [r3, #0]
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	2101      	movs	r1, #1
 8001766:	430a      	orrs	r2, r1
 8001768:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	2200      	movs	r2, #0
 800176e:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	2241      	movs	r2, #65	; 0x41
 8001774:	2120      	movs	r1, #32
 8001776:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	2200      	movs	r2, #0
 800177c:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	2242      	movs	r2, #66	; 0x42
 8001782:	2100      	movs	r1, #0
 8001784:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001786:	2300      	movs	r3, #0
}
 8001788:	0018      	movs	r0, r3
 800178a:	46bd      	mov	sp, r7
 800178c:	b002      	add	sp, #8
 800178e:	bd80      	pop	{r7, pc}
 8001790:	f0ffffff 	.word	0xf0ffffff
 8001794:	ffff7fff 	.word	0xffff7fff
 8001798:	02008000 	.word	0x02008000

0800179c <HAL_I2C_Master_Transmit_DMA>:
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                              uint16_t Size)
{
 800179c:	b5b0      	push	{r4, r5, r7, lr}
 800179e:	b088      	sub	sp, #32
 80017a0:	af02      	add	r7, sp, #8
 80017a2:	60f8      	str	r0, [r7, #12]
 80017a4:	0008      	movs	r0, r1
 80017a6:	607a      	str	r2, [r7, #4]
 80017a8:	0019      	movs	r1, r3
 80017aa:	230a      	movs	r3, #10
 80017ac:	18fb      	adds	r3, r7, r3
 80017ae:	1c02      	adds	r2, r0, #0
 80017b0:	801a      	strh	r2, [r3, #0]
 80017b2:	2308      	movs	r3, #8
 80017b4:	18fb      	adds	r3, r7, r3
 80017b6:	1c0a      	adds	r2, r1, #0
 80017b8:	801a      	strh	r2, [r3, #0]
  uint32_t xfermode;
  HAL_StatusTypeDef dmaxferstatus;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80017ba:	68fb      	ldr	r3, [r7, #12]
 80017bc:	2241      	movs	r2, #65	; 0x41
 80017be:	5c9b      	ldrb	r3, [r3, r2]
 80017c0:	b2db      	uxtb	r3, r3
 80017c2:	2b20      	cmp	r3, #32
 80017c4:	d000      	beq.n	80017c8 <HAL_I2C_Master_Transmit_DMA+0x2c>
 80017c6:	e0dd      	b.n	8001984 <HAL_I2C_Master_Transmit_DMA+0x1e8>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 80017c8:	68fb      	ldr	r3, [r7, #12]
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	699a      	ldr	r2, [r3, #24]
 80017ce:	2380      	movs	r3, #128	; 0x80
 80017d0:	021b      	lsls	r3, r3, #8
 80017d2:	401a      	ands	r2, r3
 80017d4:	2380      	movs	r3, #128	; 0x80
 80017d6:	021b      	lsls	r3, r3, #8
 80017d8:	429a      	cmp	r2, r3
 80017da:	d101      	bne.n	80017e0 <HAL_I2C_Master_Transmit_DMA+0x44>
    {
      return HAL_BUSY;
 80017dc:	2302      	movs	r3, #2
 80017de:	e0d2      	b.n	8001986 <HAL_I2C_Master_Transmit_DMA+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80017e0:	68fb      	ldr	r3, [r7, #12]
 80017e2:	2240      	movs	r2, #64	; 0x40
 80017e4:	5c9b      	ldrb	r3, [r3, r2]
 80017e6:	2b01      	cmp	r3, #1
 80017e8:	d101      	bne.n	80017ee <HAL_I2C_Master_Transmit_DMA+0x52>
 80017ea:	2302      	movs	r3, #2
 80017ec:	e0cb      	b.n	8001986 <HAL_I2C_Master_Transmit_DMA+0x1ea>
 80017ee:	68fb      	ldr	r3, [r7, #12]
 80017f0:	2240      	movs	r2, #64	; 0x40
 80017f2:	2101      	movs	r1, #1
 80017f4:	5499      	strb	r1, [r3, r2]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80017f6:	68fb      	ldr	r3, [r7, #12]
 80017f8:	2241      	movs	r2, #65	; 0x41
 80017fa:	2121      	movs	r1, #33	; 0x21
 80017fc:	5499      	strb	r1, [r3, r2]
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80017fe:	68fb      	ldr	r3, [r7, #12]
 8001800:	2242      	movs	r2, #66	; 0x42
 8001802:	2110      	movs	r1, #16
 8001804:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8001806:	68fb      	ldr	r3, [r7, #12]
 8001808:	2200      	movs	r2, #0
 800180a:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800180c:	68fb      	ldr	r3, [r7, #12]
 800180e:	687a      	ldr	r2, [r7, #4]
 8001810:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8001812:	68fb      	ldr	r3, [r7, #12]
 8001814:	2208      	movs	r2, #8
 8001816:	18ba      	adds	r2, r7, r2
 8001818:	8812      	ldrh	r2, [r2, #0]
 800181a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800181c:	68fb      	ldr	r3, [r7, #12]
 800181e:	4a5c      	ldr	r2, [pc, #368]	; (8001990 <HAL_I2C_Master_Transmit_DMA+0x1f4>)
 8001820:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->XferISR     = I2C_Master_ISR_DMA;
 8001822:	68fb      	ldr	r3, [r7, #12]
 8001824:	4a5b      	ldr	r2, [pc, #364]	; (8001994 <HAL_I2C_Master_Transmit_DMA+0x1f8>)
 8001826:	635a      	str	r2, [r3, #52]	; 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001828:	68fb      	ldr	r3, [r7, #12]
 800182a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800182c:	b29b      	uxth	r3, r3
 800182e:	2bff      	cmp	r3, #255	; 0xff
 8001830:	d906      	bls.n	8001840 <HAL_I2C_Master_Transmit_DMA+0xa4>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001832:	68fb      	ldr	r3, [r7, #12]
 8001834:	22ff      	movs	r2, #255	; 0xff
 8001836:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_RELOAD_MODE;
 8001838:	2380      	movs	r3, #128	; 0x80
 800183a:	045b      	lsls	r3, r3, #17
 800183c:	617b      	str	r3, [r7, #20]
 800183e:	e007      	b.n	8001850 <HAL_I2C_Master_Transmit_DMA+0xb4>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8001840:	68fb      	ldr	r3, [r7, #12]
 8001842:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001844:	b29a      	uxth	r2, r3
 8001846:	68fb      	ldr	r3, [r7, #12]
 8001848:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_AUTOEND_MODE;
 800184a:	2380      	movs	r3, #128	; 0x80
 800184c:	049b      	lsls	r3, r3, #18
 800184e:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8001850:	68fb      	ldr	r3, [r7, #12]
 8001852:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001854:	2b00      	cmp	r3, #0
 8001856:	d100      	bne.n	800185a <HAL_I2C_Master_Transmit_DMA+0xbe>
 8001858:	e078      	b.n	800194c <HAL_I2C_Master_Transmit_DMA+0x1b0>
    {
      if (hi2c->hdmatx != NULL)
 800185a:	68fb      	ldr	r3, [r7, #12]
 800185c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800185e:	2b00      	cmp	r3, #0
 8001860:	d023      	beq.n	80018aa <HAL_I2C_Master_Transmit_DMA+0x10e>
      {
        /* Set the I2C DMA transfer complete callback */
        hi2c->hdmatx->XferCpltCallback = I2C_DMAMasterTransmitCplt;
 8001862:	68fb      	ldr	r3, [r7, #12]
 8001864:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001866:	4a4c      	ldr	r2, [pc, #304]	; (8001998 <HAL_I2C_Master_Transmit_DMA+0x1fc>)
 8001868:	629a      	str	r2, [r3, #40]	; 0x28

        /* Set the DMA error callback */
        hi2c->hdmatx->XferErrorCallback = I2C_DMAError;
 800186a:	68fb      	ldr	r3, [r7, #12]
 800186c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800186e:	4a4b      	ldr	r2, [pc, #300]	; (800199c <HAL_I2C_Master_Transmit_DMA+0x200>)
 8001870:	631a      	str	r2, [r3, #48]	; 0x30

        /* Set the unused DMA callbacks to NULL */
        hi2c->hdmatx->XferHalfCpltCallback = NULL;
 8001872:	68fb      	ldr	r3, [r7, #12]
 8001874:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001876:	2200      	movs	r2, #0
 8001878:	62da      	str	r2, [r3, #44]	; 0x2c
        hi2c->hdmatx->XferAbortCallback = NULL;
 800187a:	68fb      	ldr	r3, [r7, #12]
 800187c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800187e:	2200      	movs	r2, #0
 8001880:	635a      	str	r2, [r3, #52]	; 0x34

        /* Enable the DMA channel */
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)pData, (uint32_t)&hi2c->Instance->TXDR,
 8001882:	68fb      	ldr	r3, [r7, #12]
 8001884:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8001886:	6879      	ldr	r1, [r7, #4]
 8001888:	68fb      	ldr	r3, [r7, #12]
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	3328      	adds	r3, #40	; 0x28
 800188e:	001a      	movs	r2, r3
                                         hi2c->XferSize);
 8001890:	68fb      	ldr	r3, [r7, #12]
 8001892:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)pData, (uint32_t)&hi2c->Instance->TXDR,
 8001894:	2513      	movs	r5, #19
 8001896:	197c      	adds	r4, r7, r5
 8001898:	f7ff fb82 	bl	8000fa0 <HAL_DMA_Start_IT>
 800189c:	0003      	movs	r3, r0
 800189e:	7023      	strb	r3, [r4, #0]
        __HAL_UNLOCK(hi2c);

        return HAL_ERROR;
      }

      if (dmaxferstatus == HAL_OK)
 80018a0:	197b      	adds	r3, r7, r5
 80018a2:	781b      	ldrb	r3, [r3, #0]
 80018a4:	2b00      	cmp	r3, #0
 80018a6:	d13d      	bne.n	8001924 <HAL_I2C_Master_Transmit_DMA+0x188>
 80018a8:	e013      	b.n	80018d2 <HAL_I2C_Master_Transmit_DMA+0x136>
        hi2c->State     = HAL_I2C_STATE_READY;
 80018aa:	68fb      	ldr	r3, [r7, #12]
 80018ac:	2241      	movs	r2, #65	; 0x41
 80018ae:	2120      	movs	r1, #32
 80018b0:	5499      	strb	r1, [r3, r2]
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 80018b2:	68fb      	ldr	r3, [r7, #12]
 80018b4:	2242      	movs	r2, #66	; 0x42
 80018b6:	2100      	movs	r1, #0
 80018b8:	5499      	strb	r1, [r3, r2]
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 80018ba:	68fb      	ldr	r3, [r7, #12]
 80018bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018be:	2280      	movs	r2, #128	; 0x80
 80018c0:	431a      	orrs	r2, r3
 80018c2:	68fb      	ldr	r3, [r7, #12]
 80018c4:	645a      	str	r2, [r3, #68]	; 0x44
        __HAL_UNLOCK(hi2c);
 80018c6:	68fb      	ldr	r3, [r7, #12]
 80018c8:	2240      	movs	r2, #64	; 0x40
 80018ca:	2100      	movs	r1, #0
 80018cc:	5499      	strb	r1, [r3, r2]
        return HAL_ERROR;
 80018ce:	2301      	movs	r3, #1
 80018d0:	e059      	b.n	8001986 <HAL_I2C_Master_Transmit_DMA+0x1ea>
      {
        /* Send Slave Address */
        /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
        I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, I2C_GENERATE_START_WRITE);
 80018d2:	68fb      	ldr	r3, [r7, #12]
 80018d4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80018d6:	b2da      	uxtb	r2, r3
 80018d8:	697c      	ldr	r4, [r7, #20]
 80018da:	230a      	movs	r3, #10
 80018dc:	18fb      	adds	r3, r7, r3
 80018de:	8819      	ldrh	r1, [r3, #0]
 80018e0:	68f8      	ldr	r0, [r7, #12]
 80018e2:	4b2f      	ldr	r3, [pc, #188]	; (80019a0 <HAL_I2C_Master_Transmit_DMA+0x204>)
 80018e4:	9300      	str	r3, [sp, #0]
 80018e6:	0023      	movs	r3, r4
 80018e8:	f001 fbb8 	bl	800305c <I2C_TransferConfig>

        /* Update XferCount value */
        hi2c->XferCount -= hi2c->XferSize;
 80018ec:	68fb      	ldr	r3, [r7, #12]
 80018ee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80018f0:	b29a      	uxth	r2, r3
 80018f2:	68fb      	ldr	r3, [r7, #12]
 80018f4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80018f6:	1ad3      	subs	r3, r2, r3
 80018f8:	b29a      	uxth	r2, r3
 80018fa:	68fb      	ldr	r3, [r7, #12]
 80018fc:	855a      	strh	r2, [r3, #42]	; 0x2a

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80018fe:	68fb      	ldr	r3, [r7, #12]
 8001900:	2240      	movs	r2, #64	; 0x40
 8001902:	2100      	movs	r1, #0
 8001904:	5499      	strb	r1, [r3, r2]

        /* Note : The I2C interrupts must be enabled after unlocking current process
                  to avoid the risk of I2C interrupt handle execution before current
                  process unlock */
        /* Enable ERR and NACK interrupts */
        I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 8001906:	68fb      	ldr	r3, [r7, #12]
 8001908:	2110      	movs	r1, #16
 800190a:	0018      	movs	r0, r3
 800190c:	f001 fbe0 	bl	80030d0 <I2C_Enable_IRQ>

        /* Enable DMA Request */
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8001910:	68fb      	ldr	r3, [r7, #12]
 8001912:	681b      	ldr	r3, [r3, #0]
 8001914:	681a      	ldr	r2, [r3, #0]
 8001916:	68fb      	ldr	r3, [r7, #12]
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	2180      	movs	r1, #128	; 0x80
 800191c:	01c9      	lsls	r1, r1, #7
 800191e:	430a      	orrs	r2, r1
 8001920:	601a      	str	r2, [r3, #0]
 8001922:	e02d      	b.n	8001980 <HAL_I2C_Master_Transmit_DMA+0x1e4>
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 8001924:	68fb      	ldr	r3, [r7, #12]
 8001926:	2241      	movs	r2, #65	; 0x41
 8001928:	2120      	movs	r1, #32
 800192a:	5499      	strb	r1, [r3, r2]
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 800192c:	68fb      	ldr	r3, [r7, #12]
 800192e:	2242      	movs	r2, #66	; 0x42
 8001930:	2100      	movs	r1, #0
 8001932:	5499      	strb	r1, [r3, r2]

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 8001934:	68fb      	ldr	r3, [r7, #12]
 8001936:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001938:	2210      	movs	r2, #16
 800193a:	431a      	orrs	r2, r3
 800193c:	68fb      	ldr	r3, [r7, #12]
 800193e:	645a      	str	r2, [r3, #68]	; 0x44

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001940:	68fb      	ldr	r3, [r7, #12]
 8001942:	2240      	movs	r2, #64	; 0x40
 8001944:	2100      	movs	r1, #0
 8001946:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8001948:	2301      	movs	r3, #1
 800194a:	e01c      	b.n	8001986 <HAL_I2C_Master_Transmit_DMA+0x1ea>
      }
    }
    else
    {
      /* Update Transfer ISR function pointer */
      hi2c->XferISR = I2C_Master_ISR_IT;
 800194c:	68fb      	ldr	r3, [r7, #12]
 800194e:	4a15      	ldr	r2, [pc, #84]	; (80019a4 <HAL_I2C_Master_Transmit_DMA+0x208>)
 8001950:	635a      	str	r2, [r3, #52]	; 0x34

      /* Send Slave Address */
      /* Set NBYTES to write and generate START condition */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001952:	68fb      	ldr	r3, [r7, #12]
 8001954:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001956:	b2da      	uxtb	r2, r3
 8001958:	2380      	movs	r3, #128	; 0x80
 800195a:	049c      	lsls	r4, r3, #18
 800195c:	230a      	movs	r3, #10
 800195e:	18fb      	adds	r3, r7, r3
 8001960:	8819      	ldrh	r1, [r3, #0]
 8001962:	68f8      	ldr	r0, [r7, #12]
 8001964:	4b0e      	ldr	r3, [pc, #56]	; (80019a0 <HAL_I2C_Master_Transmit_DMA+0x204>)
 8001966:	9300      	str	r3, [sp, #0]
 8001968:	0023      	movs	r3, r4
 800196a:	f001 fb77 	bl	800305c <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800196e:	68fb      	ldr	r3, [r7, #12]
 8001970:	2240      	movs	r2, #64	; 0x40
 8001972:	2100      	movs	r1, #0
 8001974:	5499      	strb	r1, [r3, r2]
                process unlock */
      /* Enable ERR, TC, STOP, NACK, TXI interrupt */
      /* possible to enable all of these */
      /* I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI |
        I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
      I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT);
 8001976:	68fb      	ldr	r3, [r7, #12]
 8001978:	2101      	movs	r1, #1
 800197a:	0018      	movs	r0, r3
 800197c:	f001 fba8 	bl	80030d0 <I2C_Enable_IRQ>
    }

    return HAL_OK;
 8001980:	2300      	movs	r3, #0
 8001982:	e000      	b.n	8001986 <HAL_I2C_Master_Transmit_DMA+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8001984:	2302      	movs	r3, #2
  }
}
 8001986:	0018      	movs	r0, r3
 8001988:	46bd      	mov	sp, r7
 800198a:	b006      	add	sp, #24
 800198c:	bdb0      	pop	{r4, r5, r7, pc}
 800198e:	46c0      	nop			; (mov r8, r8)
 8001990:	ffff0000 	.word	0xffff0000
 8001994:	08001f95 	.word	0x08001f95
 8001998:	08002f4d 	.word	0x08002f4d
 800199c:	08002fed 	.word	0x08002fed
 80019a0:	80002000 	.word	0x80002000
 80019a4:	08001b41 	.word	0x08001b41

080019a8 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c) /* Derogation MISRAC2012-Rule-8.13 */
{
 80019a8:	b580      	push	{r7, lr}
 80019aa:	b084      	sub	sp, #16
 80019ac:	af00      	add	r7, sp, #0
 80019ae:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	699b      	ldr	r3, [r3, #24]
 80019b6:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	681b      	ldr	r3, [r3, #0]
 80019be:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80019c4:	2b00      	cmp	r3, #0
 80019c6:	d005      	beq.n	80019d4 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80019cc:	68ba      	ldr	r2, [r7, #8]
 80019ce:	68f9      	ldr	r1, [r7, #12]
 80019d0:	6878      	ldr	r0, [r7, #4]
 80019d2:	4798      	blx	r3
  }
}
 80019d4:	46c0      	nop			; (mov r8, r8)
 80019d6:	46bd      	mov	sp, r7
 80019d8:	b004      	add	sp, #16
 80019da:	bd80      	pop	{r7, pc}

080019dc <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80019dc:	b580      	push	{r7, lr}
 80019de:	b086      	sub	sp, #24
 80019e0:	af00      	add	r7, sp, #0
 80019e2:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	699b      	ldr	r3, [r3, #24]
 80019ea:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 80019f4:	697a      	ldr	r2, [r7, #20]
 80019f6:	2380      	movs	r3, #128	; 0x80
 80019f8:	005b      	lsls	r3, r3, #1
 80019fa:	4013      	ands	r3, r2
 80019fc:	d00e      	beq.n	8001a1c <HAL_I2C_ER_IRQHandler+0x40>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 80019fe:	693b      	ldr	r3, [r7, #16]
 8001a00:	2280      	movs	r2, #128	; 0x80
 8001a02:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8001a04:	d00a      	beq.n	8001a1c <HAL_I2C_ER_IRQHandler+0x40>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a0a:	2201      	movs	r2, #1
 8001a0c:	431a      	orrs	r2, r3
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	2280      	movs	r2, #128	; 0x80
 8001a18:	0052      	lsls	r2, r2, #1
 8001a1a:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8001a1c:	697a      	ldr	r2, [r7, #20]
 8001a1e:	2380      	movs	r3, #128	; 0x80
 8001a20:	00db      	lsls	r3, r3, #3
 8001a22:	4013      	ands	r3, r2
 8001a24:	d00e      	beq.n	8001a44 <HAL_I2C_ER_IRQHandler+0x68>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8001a26:	693b      	ldr	r3, [r7, #16]
 8001a28:	2280      	movs	r2, #128	; 0x80
 8001a2a:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8001a2c:	d00a      	beq.n	8001a44 <HAL_I2C_ER_IRQHandler+0x68>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a32:	2208      	movs	r2, #8
 8001a34:	431a      	orrs	r2, r3
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	2280      	movs	r2, #128	; 0x80
 8001a40:	00d2      	lsls	r2, r2, #3
 8001a42:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8001a44:	697a      	ldr	r2, [r7, #20]
 8001a46:	2380      	movs	r3, #128	; 0x80
 8001a48:	009b      	lsls	r3, r3, #2
 8001a4a:	4013      	ands	r3, r2
 8001a4c:	d00e      	beq.n	8001a6c <HAL_I2C_ER_IRQHandler+0x90>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8001a4e:	693b      	ldr	r3, [r7, #16]
 8001a50:	2280      	movs	r2, #128	; 0x80
 8001a52:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8001a54:	d00a      	beq.n	8001a6c <HAL_I2C_ER_IRQHandler+0x90>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a5a:	2202      	movs	r2, #2
 8001a5c:	431a      	orrs	r2, r3
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	2280      	movs	r2, #128	; 0x80
 8001a68:	0092      	lsls	r2, r2, #2
 8001a6a:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a70:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 8001a72:	68fb      	ldr	r3, [r7, #12]
 8001a74:	220b      	movs	r2, #11
 8001a76:	4013      	ands	r3, r2
 8001a78:	d005      	beq.n	8001a86 <HAL_I2C_ER_IRQHandler+0xaa>
  {
    I2C_ITError(hi2c, tmperror);
 8001a7a:	68fa      	ldr	r2, [r7, #12]
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	0011      	movs	r1, r2
 8001a80:	0018      	movs	r0, r3
 8001a82:	f001 f915 	bl	8002cb0 <I2C_ITError>
  }
}
 8001a86:	46c0      	nop			; (mov r8, r8)
 8001a88:	46bd      	mov	sp, r7
 8001a8a:	b006      	add	sp, #24
 8001a8c:	bd80      	pop	{r7, pc}

08001a8e <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8001a8e:	b580      	push	{r7, lr}
 8001a90:	b082      	sub	sp, #8
 8001a92:	af00      	add	r7, sp, #0
 8001a94:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8001a96:	46c0      	nop			; (mov r8, r8)
 8001a98:	46bd      	mov	sp, r7
 8001a9a:	b002      	add	sp, #8
 8001a9c:	bd80      	pop	{r7, pc}

08001a9e <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8001a9e:	b580      	push	{r7, lr}
 8001aa0:	b082      	sub	sp, #8
 8001aa2:	af00      	add	r7, sp, #0
 8001aa4:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8001aa6:	46c0      	nop			; (mov r8, r8)
 8001aa8:	46bd      	mov	sp, r7
 8001aaa:	b002      	add	sp, #8
 8001aac:	bd80      	pop	{r7, pc}

08001aae <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8001aae:	b580      	push	{r7, lr}
 8001ab0:	b082      	sub	sp, #8
 8001ab2:	af00      	add	r7, sp, #0
 8001ab4:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8001ab6:	46c0      	nop			; (mov r8, r8)
 8001ab8:	46bd      	mov	sp, r7
 8001aba:	b002      	add	sp, #8
 8001abc:	bd80      	pop	{r7, pc}

08001abe <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8001abe:	b580      	push	{r7, lr}
 8001ac0:	b082      	sub	sp, #8
 8001ac2:	af00      	add	r7, sp, #0
 8001ac4:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8001ac6:	46c0      	nop			; (mov r8, r8)
 8001ac8:	46bd      	mov	sp, r7
 8001aca:	b002      	add	sp, #8
 8001acc:	bd80      	pop	{r7, pc}

08001ace <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8001ace:	b580      	push	{r7, lr}
 8001ad0:	b082      	sub	sp, #8
 8001ad2:	af00      	add	r7, sp, #0
 8001ad4:	6078      	str	r0, [r7, #4]
 8001ad6:	0008      	movs	r0, r1
 8001ad8:	0011      	movs	r1, r2
 8001ada:	1cfb      	adds	r3, r7, #3
 8001adc:	1c02      	adds	r2, r0, #0
 8001ade:	701a      	strb	r2, [r3, #0]
 8001ae0:	003b      	movs	r3, r7
 8001ae2:	1c0a      	adds	r2, r1, #0
 8001ae4:	801a      	strh	r2, [r3, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8001ae6:	46c0      	nop			; (mov r8, r8)
 8001ae8:	46bd      	mov	sp, r7
 8001aea:	b002      	add	sp, #8
 8001aec:	bd80      	pop	{r7, pc}

08001aee <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8001aee:	b580      	push	{r7, lr}
 8001af0:	b082      	sub	sp, #8
 8001af2:	af00      	add	r7, sp, #0
 8001af4:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 8001af6:	46c0      	nop			; (mov r8, r8)
 8001af8:	46bd      	mov	sp, r7
 8001afa:	b002      	add	sp, #8
 8001afc:	bd80      	pop	{r7, pc}

08001afe <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8001afe:	b580      	push	{r7, lr}
 8001b00:	b082      	sub	sp, #8
 8001b02:	af00      	add	r7, sp, #0
 8001b04:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8001b06:	46c0      	nop			; (mov r8, r8)
 8001b08:	46bd      	mov	sp, r7
 8001b0a:	b002      	add	sp, #8
 8001b0c:	bd80      	pop	{r7, pc}

08001b0e <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8001b0e:	b580      	push	{r7, lr}
 8001b10:	b082      	sub	sp, #8
 8001b12:	af00      	add	r7, sp, #0
 8001b14:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8001b16:	46c0      	nop			; (mov r8, r8)
 8001b18:	46bd      	mov	sp, r7
 8001b1a:	b002      	add	sp, #8
 8001b1c:	bd80      	pop	{r7, pc}

08001b1e <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8001b1e:	b580      	push	{r7, lr}
 8001b20:	b082      	sub	sp, #8
 8001b22:	af00      	add	r7, sp, #0
 8001b24:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8001b26:	46c0      	nop			; (mov r8, r8)
 8001b28:	46bd      	mov	sp, r7
 8001b2a:	b002      	add	sp, #8
 8001b2c:	bd80      	pop	{r7, pc}

08001b2e <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8001b2e:	b580      	push	{r7, lr}
 8001b30:	b082      	sub	sp, #8
 8001b32:	af00      	add	r7, sp, #0
 8001b34:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8001b36:	46c0      	nop			; (mov r8, r8)
 8001b38:	46bd      	mov	sp, r7
 8001b3a:	b002      	add	sp, #8
 8001b3c:	bd80      	pop	{r7, pc}
	...

08001b40 <I2C_Master_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                           uint32_t ITSources)
{
 8001b40:	b590      	push	{r4, r7, lr}
 8001b42:	b089      	sub	sp, #36	; 0x24
 8001b44:	af02      	add	r7, sp, #8
 8001b46:	60f8      	str	r0, [r7, #12]
 8001b48:	60b9      	str	r1, [r7, #8]
 8001b4a:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t tmpITFlags = ITFlags;
 8001b4c:	68bb      	ldr	r3, [r7, #8]
 8001b4e:	617b      	str	r3, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hi2c);
 8001b50:	68fb      	ldr	r3, [r7, #12]
 8001b52:	2240      	movs	r2, #64	; 0x40
 8001b54:	5c9b      	ldrb	r3, [r3, r2]
 8001b56:	2b01      	cmp	r3, #1
 8001b58:	d101      	bne.n	8001b5e <I2C_Master_ISR_IT+0x1e>
 8001b5a:	2302      	movs	r3, #2
 8001b5c:	e113      	b.n	8001d86 <I2C_Master_ISR_IT+0x246>
 8001b5e:	68fb      	ldr	r3, [r7, #12]
 8001b60:	2240      	movs	r2, #64	; 0x40
 8001b62:	2101      	movs	r1, #1
 8001b64:	5499      	strb	r1, [r3, r2]

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8001b66:	697b      	ldr	r3, [r7, #20]
 8001b68:	2210      	movs	r2, #16
 8001b6a:	4013      	ands	r3, r2
 8001b6c:	d012      	beq.n	8001b94 <I2C_Master_ISR_IT+0x54>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	2210      	movs	r2, #16
 8001b72:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8001b74:	d00e      	beq.n	8001b94 <I2C_Master_ISR_IT+0x54>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001b76:	68fb      	ldr	r3, [r7, #12]
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	2210      	movs	r2, #16
 8001b7c:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    /* No need to generate STOP, it is automatically done */
    /* Error callback will be send during stop flag treatment */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8001b7e:	68fb      	ldr	r3, [r7, #12]
 8001b80:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b82:	2204      	movs	r2, #4
 8001b84:	431a      	orrs	r2, r3
 8001b86:	68fb      	ldr	r3, [r7, #12]
 8001b88:	645a      	str	r2, [r3, #68]	; 0x44

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8001b8a:	68fb      	ldr	r3, [r7, #12]
 8001b8c:	0018      	movs	r0, r3
 8001b8e:	f001 f9ba 	bl	8002f06 <I2C_Flush_TXDR>
 8001b92:	e0e5      	b.n	8001d60 <I2C_Master_ISR_IT+0x220>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8001b94:	697b      	ldr	r3, [r7, #20]
 8001b96:	2204      	movs	r2, #4
 8001b98:	4013      	ands	r3, r2
 8001b9a:	d021      	beq.n	8001be0 <I2C_Master_ISR_IT+0xa0>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	2204      	movs	r2, #4
 8001ba0:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8001ba2:	d01d      	beq.n	8001be0 <I2C_Master_ISR_IT+0xa0>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8001ba4:	697b      	ldr	r3, [r7, #20]
 8001ba6:	2204      	movs	r2, #4
 8001ba8:	4393      	bics	r3, r2
 8001baa:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8001bac:	68fb      	ldr	r3, [r7, #12]
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001bb2:	68fb      	ldr	r3, [r7, #12]
 8001bb4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001bb6:	b2d2      	uxtb	r2, r2
 8001bb8:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8001bba:	68fb      	ldr	r3, [r7, #12]
 8001bbc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001bbe:	1c5a      	adds	r2, r3, #1
 8001bc0:	68fb      	ldr	r3, [r7, #12]
 8001bc2:	625a      	str	r2, [r3, #36]	; 0x24

    hi2c->XferSize--;
 8001bc4:	68fb      	ldr	r3, [r7, #12]
 8001bc6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001bc8:	3b01      	subs	r3, #1
 8001bca:	b29a      	uxth	r2, r3
 8001bcc:	68fb      	ldr	r3, [r7, #12]
 8001bce:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferCount--;
 8001bd0:	68fb      	ldr	r3, [r7, #12]
 8001bd2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001bd4:	b29b      	uxth	r3, r3
 8001bd6:	3b01      	subs	r3, #1
 8001bd8:	b29a      	uxth	r2, r3
 8001bda:	68fb      	ldr	r3, [r7, #12]
 8001bdc:	855a      	strh	r2, [r3, #42]	; 0x2a
 8001bde:	e0bf      	b.n	8001d60 <I2C_Master_ISR_IT+0x220>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8001be0:	697b      	ldr	r3, [r7, #20]
 8001be2:	2202      	movs	r2, #2
 8001be4:	4013      	ands	r3, r2
 8001be6:	d01c      	beq.n	8001c22 <I2C_Master_ISR_IT+0xe2>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	2202      	movs	r2, #2
 8001bec:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8001bee:	d018      	beq.n	8001c22 <I2C_Master_ISR_IT+0xe2>
  {
    /* Write data to TXDR */
    hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8001bf0:	68fb      	ldr	r3, [r7, #12]
 8001bf2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001bf4:	781a      	ldrb	r2, [r3, #0]
 8001bf6:	68fb      	ldr	r3, [r7, #12]
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	629a      	str	r2, [r3, #40]	; 0x28

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8001bfc:	68fb      	ldr	r3, [r7, #12]
 8001bfe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c00:	1c5a      	adds	r2, r3, #1
 8001c02:	68fb      	ldr	r3, [r7, #12]
 8001c04:	625a      	str	r2, [r3, #36]	; 0x24

    hi2c->XferSize--;
 8001c06:	68fb      	ldr	r3, [r7, #12]
 8001c08:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001c0a:	3b01      	subs	r3, #1
 8001c0c:	b29a      	uxth	r2, r3
 8001c0e:	68fb      	ldr	r3, [r7, #12]
 8001c10:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferCount--;
 8001c12:	68fb      	ldr	r3, [r7, #12]
 8001c14:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001c16:	b29b      	uxth	r3, r3
 8001c18:	3b01      	subs	r3, #1
 8001c1a:	b29a      	uxth	r2, r3
 8001c1c:	68fb      	ldr	r3, [r7, #12]
 8001c1e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8001c20:	e09e      	b.n	8001d60 <I2C_Master_ISR_IT+0x220>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && \
 8001c22:	697b      	ldr	r3, [r7, #20]
 8001c24:	2280      	movs	r2, #128	; 0x80
 8001c26:	4013      	ands	r3, r2
 8001c28:	d100      	bne.n	8001c2c <I2C_Master_ISR_IT+0xec>
 8001c2a:	e069      	b.n	8001d00 <I2C_Master_ISR_IT+0x1c0>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	2240      	movs	r2, #64	; 0x40
 8001c30:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && \
 8001c32:	d065      	beq.n	8001d00 <I2C_Master_ISR_IT+0x1c0>
  {
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001c34:	68fb      	ldr	r3, [r7, #12]
 8001c36:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001c38:	b29b      	uxth	r3, r3
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	d04a      	beq.n	8001cd4 <I2C_Master_ISR_IT+0x194>
 8001c3e:	68fb      	ldr	r3, [r7, #12]
 8001c40:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	d146      	bne.n	8001cd4 <I2C_Master_ISR_IT+0x194>
    {
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 8001c46:	68fb      	ldr	r3, [r7, #12]
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	685b      	ldr	r3, [r3, #4]
 8001c4c:	b29a      	uxth	r2, r3
 8001c4e:	2112      	movs	r1, #18
 8001c50:	187b      	adds	r3, r7, r1
 8001c52:	0592      	lsls	r2, r2, #22
 8001c54:	0d92      	lsrs	r2, r2, #22
 8001c56:	801a      	strh	r2, [r3, #0]

      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001c58:	68fb      	ldr	r3, [r7, #12]
 8001c5a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001c5c:	b29b      	uxth	r3, r3
 8001c5e:	2bff      	cmp	r3, #255	; 0xff
 8001c60:	d910      	bls.n	8001c84 <I2C_Master_ISR_IT+0x144>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 8001c62:	68fb      	ldr	r3, [r7, #12]
 8001c64:	22ff      	movs	r2, #255	; 0xff
 8001c66:	851a      	strh	r2, [r3, #40]	; 0x28
        I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8001c68:	68fb      	ldr	r3, [r7, #12]
 8001c6a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001c6c:	b2da      	uxtb	r2, r3
 8001c6e:	2380      	movs	r3, #128	; 0x80
 8001c70:	045c      	lsls	r4, r3, #17
 8001c72:	187b      	adds	r3, r7, r1
 8001c74:	8819      	ldrh	r1, [r3, #0]
 8001c76:	68f8      	ldr	r0, [r7, #12]
 8001c78:	2300      	movs	r3, #0
 8001c7a:	9300      	str	r3, [sp, #0]
 8001c7c:	0023      	movs	r3, r4
 8001c7e:	f001 f9ed 	bl	800305c <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001c82:	e03c      	b.n	8001cfe <I2C_Master_ISR_IT+0x1be>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 8001c84:	68fb      	ldr	r3, [r7, #12]
 8001c86:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001c88:	b29a      	uxth	r2, r3
 8001c8a:	68fb      	ldr	r3, [r7, #12]
 8001c8c:	851a      	strh	r2, [r3, #40]	; 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8001c8e:	68fb      	ldr	r3, [r7, #12]
 8001c90:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c92:	4a3f      	ldr	r2, [pc, #252]	; (8001d90 <I2C_Master_ISR_IT+0x250>)
 8001c94:	4293      	cmp	r3, r2
 8001c96:	d00e      	beq.n	8001cb6 <I2C_Master_ISR_IT+0x176>
        {
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize,
 8001c98:	68fb      	ldr	r3, [r7, #12]
 8001c9a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001c9c:	b2da      	uxtb	r2, r3
                             hi2c->XferOptions, I2C_NO_STARTSTOP);
 8001c9e:	68fb      	ldr	r3, [r7, #12]
 8001ca0:	6adc      	ldr	r4, [r3, #44]	; 0x2c
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize,
 8001ca2:	2312      	movs	r3, #18
 8001ca4:	18fb      	adds	r3, r7, r3
 8001ca6:	8819      	ldrh	r1, [r3, #0]
 8001ca8:	68f8      	ldr	r0, [r7, #12]
 8001caa:	2300      	movs	r3, #0
 8001cac:	9300      	str	r3, [sp, #0]
 8001cae:	0023      	movs	r3, r4
 8001cb0:	f001 f9d4 	bl	800305c <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001cb4:	e023      	b.n	8001cfe <I2C_Master_ISR_IT+0x1be>
        }
        else
        {
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize,
 8001cb6:	68fb      	ldr	r3, [r7, #12]
 8001cb8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001cba:	b2da      	uxtb	r2, r3
 8001cbc:	2380      	movs	r3, #128	; 0x80
 8001cbe:	049c      	lsls	r4, r3, #18
 8001cc0:	2312      	movs	r3, #18
 8001cc2:	18fb      	adds	r3, r7, r3
 8001cc4:	8819      	ldrh	r1, [r3, #0]
 8001cc6:	68f8      	ldr	r0, [r7, #12]
 8001cc8:	2300      	movs	r3, #0
 8001cca:	9300      	str	r3, [sp, #0]
 8001ccc:	0023      	movs	r3, r4
 8001cce:	f001 f9c5 	bl	800305c <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001cd2:	e014      	b.n	8001cfe <I2C_Master_ISR_IT+0x1be>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8001cd4:	68fb      	ldr	r3, [r7, #12]
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	685a      	ldr	r2, [r3, #4]
 8001cda:	2380      	movs	r3, #128	; 0x80
 8001cdc:	049b      	lsls	r3, r3, #18
 8001cde:	401a      	ands	r2, r3
 8001ce0:	2380      	movs	r3, #128	; 0x80
 8001ce2:	049b      	lsls	r3, r3, #18
 8001ce4:	429a      	cmp	r2, r3
 8001ce6:	d004      	beq.n	8001cf2 <I2C_Master_ISR_IT+0x1b2>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 8001ce8:	68fb      	ldr	r3, [r7, #12]
 8001cea:	0018      	movs	r0, r3
 8001cec:	f000 fcf4 	bl	80026d8 <I2C_ITMasterSeqCplt>
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001cf0:	e036      	b.n	8001d60 <I2C_Master_ISR_IT+0x220>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8001cf2:	68fb      	ldr	r3, [r7, #12]
 8001cf4:	2140      	movs	r1, #64	; 0x40
 8001cf6:	0018      	movs	r0, r3
 8001cf8:	f000 ffda 	bl	8002cb0 <I2C_ITError>
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001cfc:	e030      	b.n	8001d60 <I2C_Master_ISR_IT+0x220>
 8001cfe:	e02f      	b.n	8001d60 <I2C_Master_ISR_IT+0x220>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && \
 8001d00:	697b      	ldr	r3, [r7, #20]
 8001d02:	2240      	movs	r2, #64	; 0x40
 8001d04:	4013      	ands	r3, r2
 8001d06:	d02b      	beq.n	8001d60 <I2C_Master_ISR_IT+0x220>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	2240      	movs	r2, #64	; 0x40
 8001d0c:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && \
 8001d0e:	d027      	beq.n	8001d60 <I2C_Master_ISR_IT+0x220>
  {
    if (hi2c->XferCount == 0U)
 8001d10:	68fb      	ldr	r3, [r7, #12]
 8001d12:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001d14:	b29b      	uxth	r3, r3
 8001d16:	2b00      	cmp	r3, #0
 8001d18:	d11d      	bne.n	8001d56 <I2C_Master_ISR_IT+0x216>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8001d1a:	68fb      	ldr	r3, [r7, #12]
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	685a      	ldr	r2, [r3, #4]
 8001d20:	2380      	movs	r3, #128	; 0x80
 8001d22:	049b      	lsls	r3, r3, #18
 8001d24:	401a      	ands	r2, r3
 8001d26:	2380      	movs	r3, #128	; 0x80
 8001d28:	049b      	lsls	r3, r3, #18
 8001d2a:	429a      	cmp	r2, r3
 8001d2c:	d018      	beq.n	8001d60 <I2C_Master_ISR_IT+0x220>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 8001d2e:	68fb      	ldr	r3, [r7, #12]
 8001d30:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d32:	4a17      	ldr	r2, [pc, #92]	; (8001d90 <I2C_Master_ISR_IT+0x250>)
 8001d34:	4293      	cmp	r3, r2
 8001d36:	d109      	bne.n	8001d4c <I2C_Master_ISR_IT+0x20c>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8001d38:	68fb      	ldr	r3, [r7, #12]
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	685a      	ldr	r2, [r3, #4]
 8001d3e:	68fb      	ldr	r3, [r7, #12]
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	2180      	movs	r1, #128	; 0x80
 8001d44:	01c9      	lsls	r1, r1, #7
 8001d46:	430a      	orrs	r2, r1
 8001d48:	605a      	str	r2, [r3, #4]
 8001d4a:	e009      	b.n	8001d60 <I2C_Master_ISR_IT+0x220>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 8001d4c:	68fb      	ldr	r3, [r7, #12]
 8001d4e:	0018      	movs	r0, r3
 8001d50:	f000 fcc2 	bl	80026d8 <I2C_ITMasterSeqCplt>
 8001d54:	e004      	b.n	8001d60 <I2C_Master_ISR_IT+0x220>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8001d56:	68fb      	ldr	r3, [r7, #12]
 8001d58:	2140      	movs	r1, #64	; 0x40
 8001d5a:	0018      	movs	r0, r3
 8001d5c:	f000 ffa8 	bl	8002cb0 <I2C_ITError>
  else
  {
    /* Nothing to do */
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8001d60:	697b      	ldr	r3, [r7, #20]
 8001d62:	2220      	movs	r2, #32
 8001d64:	4013      	ands	r3, r2
 8001d66:	d009      	beq.n	8001d7c <I2C_Master_ISR_IT+0x23c>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	2220      	movs	r2, #32
 8001d6c:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8001d6e:	d005      	beq.n	8001d7c <I2C_Master_ISR_IT+0x23c>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, tmpITFlags);
 8001d70:	697a      	ldr	r2, [r7, #20]
 8001d72:	68fb      	ldr	r3, [r7, #12]
 8001d74:	0011      	movs	r1, r2
 8001d76:	0018      	movs	r0, r3
 8001d78:	f000 fd54 	bl	8002824 <I2C_ITMasterCplt>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8001d7c:	68fb      	ldr	r3, [r7, #12]
 8001d7e:	2240      	movs	r2, #64	; 0x40
 8001d80:	2100      	movs	r1, #0
 8001d82:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001d84:	2300      	movs	r3, #0
}
 8001d86:	0018      	movs	r0, r3
 8001d88:	46bd      	mov	sp, r7
 8001d8a:	b007      	add	sp, #28
 8001d8c:	bd90      	pop	{r4, r7, pc}
 8001d8e:	46c0      	nop			; (mov r8, r8)
 8001d90:	ffff0000 	.word	0xffff0000

08001d94 <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 8001d94:	b580      	push	{r7, lr}
 8001d96:	b086      	sub	sp, #24
 8001d98:	af00      	add	r7, sp, #0
 8001d9a:	60f8      	str	r0, [r7, #12]
 8001d9c:	60b9      	str	r1, [r7, #8]
 8001d9e:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8001da0:	68fb      	ldr	r3, [r7, #12]
 8001da2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001da4:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 8001da6:	68bb      	ldr	r3, [r7, #8]
 8001da8:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 8001daa:	68fb      	ldr	r3, [r7, #12]
 8001dac:	2240      	movs	r2, #64	; 0x40
 8001dae:	5c9b      	ldrb	r3, [r3, r2]
 8001db0:	2b01      	cmp	r3, #1
 8001db2:	d101      	bne.n	8001db8 <I2C_Slave_ISR_IT+0x24>
 8001db4:	2302      	movs	r3, #2
 8001db6:	e0e6      	b.n	8001f86 <I2C_Slave_ISR_IT+0x1f2>
 8001db8:	68fb      	ldr	r3, [r7, #12]
 8001dba:	2240      	movs	r2, #64	; 0x40
 8001dbc:	2101      	movs	r1, #1
 8001dbe:	5499      	strb	r1, [r3, r2]

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8001dc0:	693b      	ldr	r3, [r7, #16]
 8001dc2:	2220      	movs	r2, #32
 8001dc4:	4013      	ands	r3, r2
 8001dc6:	d009      	beq.n	8001ddc <I2C_Slave_ISR_IT+0x48>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	2220      	movs	r2, #32
 8001dcc:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8001dce:	d005      	beq.n	8001ddc <I2C_Slave_ISR_IT+0x48>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 8001dd0:	693a      	ldr	r2, [r7, #16]
 8001dd2:	68fb      	ldr	r3, [r7, #12]
 8001dd4:	0011      	movs	r1, r2
 8001dd6:	0018      	movs	r0, r3
 8001dd8:	f000 fdf2 	bl	80029c0 <I2C_ITSlaveCplt>
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8001ddc:	693b      	ldr	r3, [r7, #16]
 8001dde:	2210      	movs	r2, #16
 8001de0:	4013      	ands	r3, r2
 8001de2:	d052      	beq.n	8001e8a <I2C_Slave_ISR_IT+0xf6>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	2210      	movs	r2, #16
 8001de8:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8001dea:	d04e      	beq.n	8001e8a <I2C_Slave_ISR_IT+0xf6>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8001dec:	68fb      	ldr	r3, [r7, #12]
 8001dee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001df0:	b29b      	uxth	r3, r3
 8001df2:	2b00      	cmp	r3, #0
 8001df4:	d12d      	bne.n	8001e52 <I2C_Slave_ISR_IT+0xbe>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8001df6:	68fb      	ldr	r3, [r7, #12]
 8001df8:	2241      	movs	r2, #65	; 0x41
 8001dfa:	5c9b      	ldrb	r3, [r3, r2]
 8001dfc:	b2db      	uxtb	r3, r3
 8001dfe:	2b28      	cmp	r3, #40	; 0x28
 8001e00:	d10b      	bne.n	8001e1a <I2C_Slave_ISR_IT+0x86>
 8001e02:	697a      	ldr	r2, [r7, #20]
 8001e04:	2380      	movs	r3, #128	; 0x80
 8001e06:	049b      	lsls	r3, r3, #18
 8001e08:	429a      	cmp	r2, r3
 8001e0a:	d106      	bne.n	8001e1a <I2C_Slave_ISR_IT+0x86>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8001e0c:	693a      	ldr	r2, [r7, #16]
 8001e0e:	68fb      	ldr	r3, [r7, #12]
 8001e10:	0011      	movs	r1, r2
 8001e12:	0018      	movs	r0, r3
 8001e14:	f000 fef4 	bl	8002c00 <I2C_ITListenCplt>
 8001e18:	e036      	b.n	8001e88 <I2C_Slave_ISR_IT+0xf4>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8001e1a:	68fb      	ldr	r3, [r7, #12]
 8001e1c:	2241      	movs	r2, #65	; 0x41
 8001e1e:	5c9b      	ldrb	r3, [r3, r2]
 8001e20:	b2db      	uxtb	r3, r3
 8001e22:	2b29      	cmp	r3, #41	; 0x29
 8001e24:	d110      	bne.n	8001e48 <I2C_Slave_ISR_IT+0xb4>
 8001e26:	697b      	ldr	r3, [r7, #20]
 8001e28:	4a59      	ldr	r2, [pc, #356]	; (8001f90 <I2C_Slave_ISR_IT+0x1fc>)
 8001e2a:	4293      	cmp	r3, r2
 8001e2c:	d00c      	beq.n	8001e48 <I2C_Slave_ISR_IT+0xb4>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001e2e:	68fb      	ldr	r3, [r7, #12]
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	2210      	movs	r2, #16
 8001e34:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8001e36:	68fb      	ldr	r3, [r7, #12]
 8001e38:	0018      	movs	r0, r3
 8001e3a:	f001 f864 	bl	8002f06 <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8001e3e:	68fb      	ldr	r3, [r7, #12]
 8001e40:	0018      	movs	r0, r3
 8001e42:	f000 fc8b 	bl	800275c <I2C_ITSlaveSeqCplt>
 8001e46:	e01f      	b.n	8001e88 <I2C_Slave_ISR_IT+0xf4>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001e48:	68fb      	ldr	r3, [r7, #12]
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	2210      	movs	r2, #16
 8001e4e:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 8001e50:	e091      	b.n	8001f76 <I2C_Slave_ISR_IT+0x1e2>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001e52:	68fb      	ldr	r3, [r7, #12]
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	2210      	movs	r2, #16
 8001e58:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8001e5a:	68fb      	ldr	r3, [r7, #12]
 8001e5c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e5e:	2204      	movs	r2, #4
 8001e60:	431a      	orrs	r2, r3
 8001e62:	68fb      	ldr	r3, [r7, #12]
 8001e64:	645a      	str	r2, [r3, #68]	; 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8001e66:	697b      	ldr	r3, [r7, #20]
 8001e68:	2b00      	cmp	r3, #0
 8001e6a:	d005      	beq.n	8001e78 <I2C_Slave_ISR_IT+0xe4>
 8001e6c:	697a      	ldr	r2, [r7, #20]
 8001e6e:	2380      	movs	r3, #128	; 0x80
 8001e70:	045b      	lsls	r3, r3, #17
 8001e72:	429a      	cmp	r2, r3
 8001e74:	d000      	beq.n	8001e78 <I2C_Slave_ISR_IT+0xe4>
 8001e76:	e07e      	b.n	8001f76 <I2C_Slave_ISR_IT+0x1e2>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8001e78:	68fb      	ldr	r3, [r7, #12]
 8001e7a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001e7c:	68fb      	ldr	r3, [r7, #12]
 8001e7e:	0011      	movs	r1, r2
 8001e80:	0018      	movs	r0, r3
 8001e82:	f000 ff15 	bl	8002cb0 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8001e86:	e076      	b.n	8001f76 <I2C_Slave_ISR_IT+0x1e2>
 8001e88:	e075      	b.n	8001f76 <I2C_Slave_ISR_IT+0x1e2>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8001e8a:	693b      	ldr	r3, [r7, #16]
 8001e8c:	2204      	movs	r2, #4
 8001e8e:	4013      	ands	r3, r2
 8001e90:	d02f      	beq.n	8001ef2 <I2C_Slave_ISR_IT+0x15e>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	2204      	movs	r2, #4
 8001e96:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8001e98:	d02b      	beq.n	8001ef2 <I2C_Slave_ISR_IT+0x15e>
  {
    if (hi2c->XferCount > 0U)
 8001e9a:	68fb      	ldr	r3, [r7, #12]
 8001e9c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001e9e:	b29b      	uxth	r3, r3
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	d018      	beq.n	8001ed6 <I2C_Slave_ISR_IT+0x142>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8001ea4:	68fb      	ldr	r3, [r7, #12]
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001eaa:	68fb      	ldr	r3, [r7, #12]
 8001eac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001eae:	b2d2      	uxtb	r2, r2
 8001eb0:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001eb2:	68fb      	ldr	r3, [r7, #12]
 8001eb4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001eb6:	1c5a      	adds	r2, r3, #1
 8001eb8:	68fb      	ldr	r3, [r7, #12]
 8001eba:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8001ebc:	68fb      	ldr	r3, [r7, #12]
 8001ebe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001ec0:	3b01      	subs	r3, #1
 8001ec2:	b29a      	uxth	r2, r3
 8001ec4:	68fb      	ldr	r3, [r7, #12]
 8001ec6:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8001ec8:	68fb      	ldr	r3, [r7, #12]
 8001eca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001ecc:	b29b      	uxth	r3, r3
 8001ece:	3b01      	subs	r3, #1
 8001ed0:	b29a      	uxth	r2, r3
 8001ed2:	68fb      	ldr	r3, [r7, #12]
 8001ed4:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 8001ed6:	68fb      	ldr	r3, [r7, #12]
 8001ed8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001eda:	b29b      	uxth	r3, r3
 8001edc:	2b00      	cmp	r3, #0
 8001ede:	d14c      	bne.n	8001f7a <I2C_Slave_ISR_IT+0x1e6>
 8001ee0:	697b      	ldr	r3, [r7, #20]
 8001ee2:	4a2b      	ldr	r2, [pc, #172]	; (8001f90 <I2C_Slave_ISR_IT+0x1fc>)
 8001ee4:	4293      	cmp	r3, r2
 8001ee6:	d048      	beq.n	8001f7a <I2C_Slave_ISR_IT+0x1e6>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 8001ee8:	68fb      	ldr	r3, [r7, #12]
 8001eea:	0018      	movs	r0, r3
 8001eec:	f000 fc36 	bl	800275c <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 8001ef0:	e043      	b.n	8001f7a <I2C_Slave_ISR_IT+0x1e6>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8001ef2:	693b      	ldr	r3, [r7, #16]
 8001ef4:	2208      	movs	r2, #8
 8001ef6:	4013      	ands	r3, r2
 8001ef8:	d00a      	beq.n	8001f10 <I2C_Slave_ISR_IT+0x17c>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	2208      	movs	r2, #8
 8001efe:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8001f00:	d006      	beq.n	8001f10 <I2C_Slave_ISR_IT+0x17c>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 8001f02:	693a      	ldr	r2, [r7, #16]
 8001f04:	68fb      	ldr	r3, [r7, #12]
 8001f06:	0011      	movs	r1, r2
 8001f08:	0018      	movs	r0, r3
 8001f0a:	f000 fb41 	bl	8002590 <I2C_ITAddrCplt>
 8001f0e:	e035      	b.n	8001f7c <I2C_Slave_ISR_IT+0x1e8>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8001f10:	693b      	ldr	r3, [r7, #16]
 8001f12:	2202      	movs	r2, #2
 8001f14:	4013      	ands	r3, r2
 8001f16:	d031      	beq.n	8001f7c <I2C_Slave_ISR_IT+0x1e8>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	2202      	movs	r2, #2
 8001f1c:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8001f1e:	d02d      	beq.n	8001f7c <I2C_Slave_ISR_IT+0x1e8>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 8001f20:	68fb      	ldr	r3, [r7, #12]
 8001f22:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001f24:	b29b      	uxth	r3, r3
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	d018      	beq.n	8001f5c <I2C_Slave_ISR_IT+0x1c8>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8001f2a:	68fb      	ldr	r3, [r7, #12]
 8001f2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f2e:	781a      	ldrb	r2, [r3, #0]
 8001f30:	68fb      	ldr	r3, [r7, #12]
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001f36:	68fb      	ldr	r3, [r7, #12]
 8001f38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f3a:	1c5a      	adds	r2, r3, #1
 8001f3c:	68fb      	ldr	r3, [r7, #12]
 8001f3e:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8001f40:	68fb      	ldr	r3, [r7, #12]
 8001f42:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001f44:	b29b      	uxth	r3, r3
 8001f46:	3b01      	subs	r3, #1
 8001f48:	b29a      	uxth	r2, r3
 8001f4a:	68fb      	ldr	r3, [r7, #12]
 8001f4c:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8001f4e:	68fb      	ldr	r3, [r7, #12]
 8001f50:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001f52:	3b01      	subs	r3, #1
 8001f54:	b29a      	uxth	r2, r3
 8001f56:	68fb      	ldr	r3, [r7, #12]
 8001f58:	851a      	strh	r2, [r3, #40]	; 0x28
 8001f5a:	e00f      	b.n	8001f7c <I2C_Slave_ISR_IT+0x1e8>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 8001f5c:	697a      	ldr	r2, [r7, #20]
 8001f5e:	2380      	movs	r3, #128	; 0x80
 8001f60:	045b      	lsls	r3, r3, #17
 8001f62:	429a      	cmp	r2, r3
 8001f64:	d002      	beq.n	8001f6c <I2C_Slave_ISR_IT+0x1d8>
 8001f66:	697b      	ldr	r3, [r7, #20]
 8001f68:	2b00      	cmp	r3, #0
 8001f6a:	d107      	bne.n	8001f7c <I2C_Slave_ISR_IT+0x1e8>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8001f6c:	68fb      	ldr	r3, [r7, #12]
 8001f6e:	0018      	movs	r0, r3
 8001f70:	f000 fbf4 	bl	800275c <I2C_ITSlaveSeqCplt>
 8001f74:	e002      	b.n	8001f7c <I2C_Slave_ISR_IT+0x1e8>
    if (hi2c->XferCount == 0U)
 8001f76:	46c0      	nop			; (mov r8, r8)
 8001f78:	e000      	b.n	8001f7c <I2C_Slave_ISR_IT+0x1e8>
    if ((hi2c->XferCount == 0U) && \
 8001f7a:	46c0      	nop			; (mov r8, r8)
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8001f7c:	68fb      	ldr	r3, [r7, #12]
 8001f7e:	2240      	movs	r2, #64	; 0x40
 8001f80:	2100      	movs	r1, #0
 8001f82:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001f84:	2300      	movs	r3, #0
}
 8001f86:	0018      	movs	r0, r3
 8001f88:	46bd      	mov	sp, r7
 8001f8a:	b006      	add	sp, #24
 8001f8c:	bd80      	pop	{r7, pc}
 8001f8e:	46c0      	nop			; (mov r8, r8)
 8001f90:	ffff0000 	.word	0xffff0000

08001f94 <I2C_Master_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                            uint32_t ITSources)
{
 8001f94:	b590      	push	{r4, r7, lr}
 8001f96:	b089      	sub	sp, #36	; 0x24
 8001f98:	af02      	add	r7, sp, #8
 8001f9a:	60f8      	str	r0, [r7, #12]
 8001f9c:	60b9      	str	r1, [r7, #8]
 8001f9e:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t xfermode;

  /* Process Locked */
  __HAL_LOCK(hi2c);
 8001fa0:	68fb      	ldr	r3, [r7, #12]
 8001fa2:	2240      	movs	r2, #64	; 0x40
 8001fa4:	5c9b      	ldrb	r3, [r3, r2]
 8001fa6:	2b01      	cmp	r3, #1
 8001fa8:	d101      	bne.n	8001fae <I2C_Master_ISR_DMA+0x1a>
 8001faa:	2302      	movs	r3, #2
 8001fac:	e0e7      	b.n	800217e <I2C_Master_ISR_DMA+0x1ea>
 8001fae:	68fb      	ldr	r3, [r7, #12]
 8001fb0:	2240      	movs	r2, #64	; 0x40
 8001fb2:	2101      	movs	r1, #1
 8001fb4:	5499      	strb	r1, [r3, r2]

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8001fb6:	68bb      	ldr	r3, [r7, #8]
 8001fb8:	2210      	movs	r2, #16
 8001fba:	4013      	ands	r3, r2
 8001fbc:	d017      	beq.n	8001fee <I2C_Master_ISR_DMA+0x5a>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	2210      	movs	r2, #16
 8001fc2:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8001fc4:	d013      	beq.n	8001fee <I2C_Master_ISR_DMA+0x5a>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001fc6:	68fb      	ldr	r3, [r7, #12]
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	2210      	movs	r2, #16
 8001fcc:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8001fce:	68fb      	ldr	r3, [r7, #12]
 8001fd0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001fd2:	2204      	movs	r2, #4
 8001fd4:	431a      	orrs	r2, r3
 8001fd6:	68fb      	ldr	r3, [r7, #12]
 8001fd8:	645a      	str	r2, [r3, #68]	; 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 8001fda:	68fb      	ldr	r3, [r7, #12]
 8001fdc:	2120      	movs	r1, #32
 8001fde:	0018      	movs	r0, r3
 8001fe0:	f001 f876 	bl	80030d0 <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8001fe4:	68fb      	ldr	r3, [r7, #12]
 8001fe6:	0018      	movs	r0, r3
 8001fe8:	f000 ff8d 	bl	8002f06 <I2C_Flush_TXDR>
 8001fec:	e0c2      	b.n	8002174 <I2C_Master_ISR_DMA+0x1e0>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8001fee:	68bb      	ldr	r3, [r7, #8]
 8001ff0:	2280      	movs	r2, #128	; 0x80
 8001ff2:	4013      	ands	r3, r2
 8001ff4:	d100      	bne.n	8001ff8 <I2C_Master_ISR_DMA+0x64>
 8001ff6:	e07c      	b.n	80020f2 <I2C_Master_ISR_DMA+0x15e>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	2240      	movs	r2, #64	; 0x40
 8001ffc:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8001ffe:	d100      	bne.n	8002002 <I2C_Master_ISR_DMA+0x6e>
 8002000:	e077      	b.n	80020f2 <I2C_Master_ISR_DMA+0x15e>
  {
    /* Disable TC interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_TCI);
 8002002:	68fb      	ldr	r3, [r7, #12]
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	681a      	ldr	r2, [r3, #0]
 8002008:	68fb      	ldr	r3, [r7, #12]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	2140      	movs	r1, #64	; 0x40
 800200e:	438a      	bics	r2, r1
 8002010:	601a      	str	r2, [r3, #0]

    if (hi2c->XferCount != 0U)
 8002012:	68fb      	ldr	r3, [r7, #12]
 8002014:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002016:	b29b      	uxth	r3, r3
 8002018:	2b00      	cmp	r3, #0
 800201a:	d055      	beq.n	80020c8 <I2C_Master_ISR_DMA+0x134>
    {
      /* Recover Slave address */
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 800201c:	68fb      	ldr	r3, [r7, #12]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	685b      	ldr	r3, [r3, #4]
 8002022:	b29a      	uxth	r2, r3
 8002024:	2312      	movs	r3, #18
 8002026:	18fb      	adds	r3, r7, r3
 8002028:	0592      	lsls	r2, r2, #22
 800202a:	0d92      	lsrs	r2, r2, #22
 800202c:	801a      	strh	r2, [r3, #0]

      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800202e:	68fb      	ldr	r3, [r7, #12]
 8002030:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002032:	b29b      	uxth	r3, r3
 8002034:	2bff      	cmp	r3, #255	; 0xff
 8002036:	d906      	bls.n	8002046 <I2C_Master_ISR_DMA+0xb2>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 8002038:	68fb      	ldr	r3, [r7, #12]
 800203a:	22ff      	movs	r2, #255	; 0xff
 800203c:	851a      	strh	r2, [r3, #40]	; 0x28
        xfermode = I2C_RELOAD_MODE;
 800203e:	2380      	movs	r3, #128	; 0x80
 8002040:	045b      	lsls	r3, r3, #17
 8002042:	617b      	str	r3, [r7, #20]
 8002044:	e010      	b.n	8002068 <I2C_Master_ISR_DMA+0xd4>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 8002046:	68fb      	ldr	r3, [r7, #12]
 8002048:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800204a:	b29a      	uxth	r2, r3
 800204c:	68fb      	ldr	r3, [r7, #12]
 800204e:	851a      	strh	r2, [r3, #40]	; 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8002050:	68fb      	ldr	r3, [r7, #12]
 8002052:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002054:	4a4c      	ldr	r2, [pc, #304]	; (8002188 <I2C_Master_ISR_DMA+0x1f4>)
 8002056:	4293      	cmp	r3, r2
 8002058:	d003      	beq.n	8002062 <I2C_Master_ISR_DMA+0xce>
        {
          xfermode = hi2c->XferOptions;
 800205a:	68fb      	ldr	r3, [r7, #12]
 800205c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800205e:	617b      	str	r3, [r7, #20]
 8002060:	e002      	b.n	8002068 <I2C_Master_ISR_DMA+0xd4>
        }
        else
        {
          xfermode = I2C_AUTOEND_MODE;
 8002062:	2380      	movs	r3, #128	; 0x80
 8002064:	049b      	lsls	r3, r3, #18
 8002066:	617b      	str	r3, [r7, #20]
        }
      }

      /* Set the new XferSize in Nbytes register */
      I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, xfermode, I2C_NO_STARTSTOP);
 8002068:	68fb      	ldr	r3, [r7, #12]
 800206a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800206c:	b2da      	uxtb	r2, r3
 800206e:	697c      	ldr	r4, [r7, #20]
 8002070:	2312      	movs	r3, #18
 8002072:	18fb      	adds	r3, r7, r3
 8002074:	8819      	ldrh	r1, [r3, #0]
 8002076:	68f8      	ldr	r0, [r7, #12]
 8002078:	2300      	movs	r3, #0
 800207a:	9300      	str	r3, [sp, #0]
 800207c:	0023      	movs	r3, r4
 800207e:	f000 ffed 	bl	800305c <I2C_TransferConfig>

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 8002082:	68fb      	ldr	r3, [r7, #12]
 8002084:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002086:	b29a      	uxth	r2, r3
 8002088:	68fb      	ldr	r3, [r7, #12]
 800208a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800208c:	1ad3      	subs	r3, r2, r3
 800208e:	b29a      	uxth	r2, r3
 8002090:	68fb      	ldr	r3, [r7, #12]
 8002092:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8002094:	68fb      	ldr	r3, [r7, #12]
 8002096:	2241      	movs	r2, #65	; 0x41
 8002098:	5c9b      	ldrb	r3, [r3, r2]
 800209a:	b2db      	uxtb	r3, r3
 800209c:	2b22      	cmp	r3, #34	; 0x22
 800209e:	d109      	bne.n	80020b4 <I2C_Master_ISR_DMA+0x120>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 80020a0:	68fb      	ldr	r3, [r7, #12]
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	681a      	ldr	r2, [r3, #0]
 80020a6:	68fb      	ldr	r3, [r7, #12]
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	2180      	movs	r1, #128	; 0x80
 80020ac:	0209      	lsls	r1, r1, #8
 80020ae:	430a      	orrs	r2, r1
 80020b0:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 80020b2:	e05f      	b.n	8002174 <I2C_Master_ISR_DMA+0x1e0>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 80020b4:	68fb      	ldr	r3, [r7, #12]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	681a      	ldr	r2, [r3, #0]
 80020ba:	68fb      	ldr	r3, [r7, #12]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	2180      	movs	r1, #128	; 0x80
 80020c0:	01c9      	lsls	r1, r1, #7
 80020c2:	430a      	orrs	r2, r1
 80020c4:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 80020c6:	e055      	b.n	8002174 <I2C_Master_ISR_DMA+0x1e0>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 80020c8:	68fb      	ldr	r3, [r7, #12]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	685a      	ldr	r2, [r3, #4]
 80020ce:	2380      	movs	r3, #128	; 0x80
 80020d0:	049b      	lsls	r3, r3, #18
 80020d2:	401a      	ands	r2, r3
 80020d4:	2380      	movs	r3, #128	; 0x80
 80020d6:	049b      	lsls	r3, r3, #18
 80020d8:	429a      	cmp	r2, r3
 80020da:	d004      	beq.n	80020e6 <I2C_Master_ISR_DMA+0x152>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 80020dc:	68fb      	ldr	r3, [r7, #12]
 80020de:	0018      	movs	r0, r3
 80020e0:	f000 fafa 	bl	80026d8 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount != 0U)
 80020e4:	e046      	b.n	8002174 <I2C_Master_ISR_DMA+0x1e0>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 80020e6:	68fb      	ldr	r3, [r7, #12]
 80020e8:	2140      	movs	r1, #64	; 0x40
 80020ea:	0018      	movs	r0, r3
 80020ec:	f000 fde0 	bl	8002cb0 <I2C_ITError>
    if (hi2c->XferCount != 0U)
 80020f0:	e040      	b.n	8002174 <I2C_Master_ISR_DMA+0x1e0>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 80020f2:	68bb      	ldr	r3, [r7, #8]
 80020f4:	2240      	movs	r2, #64	; 0x40
 80020f6:	4013      	ands	r3, r2
 80020f8:	d02c      	beq.n	8002154 <I2C_Master_ISR_DMA+0x1c0>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	2240      	movs	r2, #64	; 0x40
 80020fe:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8002100:	d028      	beq.n	8002154 <I2C_Master_ISR_DMA+0x1c0>
  {
    if (hi2c->XferCount == 0U)
 8002102:	68fb      	ldr	r3, [r7, #12]
 8002104:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002106:	b29b      	uxth	r3, r3
 8002108:	2b00      	cmp	r3, #0
 800210a:	d11d      	bne.n	8002148 <I2C_Master_ISR_DMA+0x1b4>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 800210c:	68fb      	ldr	r3, [r7, #12]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	685a      	ldr	r2, [r3, #4]
 8002112:	2380      	movs	r3, #128	; 0x80
 8002114:	049b      	lsls	r3, r3, #18
 8002116:	401a      	ands	r2, r3
 8002118:	2380      	movs	r3, #128	; 0x80
 800211a:	049b      	lsls	r3, r3, #18
 800211c:	429a      	cmp	r2, r3
 800211e:	d028      	beq.n	8002172 <I2C_Master_ISR_DMA+0x1de>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 8002120:	68fb      	ldr	r3, [r7, #12]
 8002122:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002124:	4a18      	ldr	r2, [pc, #96]	; (8002188 <I2C_Master_ISR_DMA+0x1f4>)
 8002126:	4293      	cmp	r3, r2
 8002128:	d109      	bne.n	800213e <I2C_Master_ISR_DMA+0x1aa>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800212a:	68fb      	ldr	r3, [r7, #12]
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	685a      	ldr	r2, [r3, #4]
 8002130:	68fb      	ldr	r3, [r7, #12]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	2180      	movs	r1, #128	; 0x80
 8002136:	01c9      	lsls	r1, r1, #7
 8002138:	430a      	orrs	r2, r1
 800213a:	605a      	str	r2, [r3, #4]
    if (hi2c->XferCount == 0U)
 800213c:	e019      	b.n	8002172 <I2C_Master_ISR_DMA+0x1de>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 800213e:	68fb      	ldr	r3, [r7, #12]
 8002140:	0018      	movs	r0, r3
 8002142:	f000 fac9 	bl	80026d8 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount == 0U)
 8002146:	e014      	b.n	8002172 <I2C_Master_ISR_DMA+0x1de>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8002148:	68fb      	ldr	r3, [r7, #12]
 800214a:	2140      	movs	r1, #64	; 0x40
 800214c:	0018      	movs	r0, r3
 800214e:	f000 fdaf 	bl	8002cb0 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8002152:	e00e      	b.n	8002172 <I2C_Master_ISR_DMA+0x1de>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8002154:	68bb      	ldr	r3, [r7, #8]
 8002156:	2220      	movs	r2, #32
 8002158:	4013      	ands	r3, r2
 800215a:	d00b      	beq.n	8002174 <I2C_Master_ISR_DMA+0x1e0>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	2220      	movs	r2, #32
 8002160:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8002162:	d007      	beq.n	8002174 <I2C_Master_ISR_DMA+0x1e0>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 8002164:	68ba      	ldr	r2, [r7, #8]
 8002166:	68fb      	ldr	r3, [r7, #12]
 8002168:	0011      	movs	r1, r2
 800216a:	0018      	movs	r0, r3
 800216c:	f000 fb5a 	bl	8002824 <I2C_ITMasterCplt>
 8002170:	e000      	b.n	8002174 <I2C_Master_ISR_DMA+0x1e0>
    if (hi2c->XferCount == 0U)
 8002172:	46c0      	nop			; (mov r8, r8)
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8002174:	68fb      	ldr	r3, [r7, #12]
 8002176:	2240      	movs	r2, #64	; 0x40
 8002178:	2100      	movs	r1, #0
 800217a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800217c:	2300      	movs	r3, #0
}
 800217e:	0018      	movs	r0, r3
 8002180:	46bd      	mov	sp, r7
 8002182:	b007      	add	sp, #28
 8002184:	bd90      	pop	{r4, r7, pc}
 8002186:	46c0      	nop			; (mov r8, r8)
 8002188:	ffff0000 	.word	0xffff0000

0800218c <I2C_Mem_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Mem_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                         uint32_t ITSources)
{
 800218c:	b590      	push	{r4, r7, lr}
 800218e:	b089      	sub	sp, #36	; 0x24
 8002190:	af02      	add	r7, sp, #8
 8002192:	60f8      	str	r0, [r7, #12]
 8002194:	60b9      	str	r1, [r7, #8]
 8002196:	607a      	str	r2, [r7, #4]
  uint32_t direction = I2C_GENERATE_START_WRITE;
 8002198:	4b88      	ldr	r3, [pc, #544]	; (80023bc <I2C_Mem_ISR_DMA+0x230>)
 800219a:	617b      	str	r3, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hi2c);
 800219c:	68fb      	ldr	r3, [r7, #12]
 800219e:	2240      	movs	r2, #64	; 0x40
 80021a0:	5c9b      	ldrb	r3, [r3, r2]
 80021a2:	2b01      	cmp	r3, #1
 80021a4:	d101      	bne.n	80021aa <I2C_Mem_ISR_DMA+0x1e>
 80021a6:	2302      	movs	r3, #2
 80021a8:	e104      	b.n	80023b4 <I2C_Mem_ISR_DMA+0x228>
 80021aa:	68fb      	ldr	r3, [r7, #12]
 80021ac:	2240      	movs	r2, #64	; 0x40
 80021ae:	2101      	movs	r1, #1
 80021b0:	5499      	strb	r1, [r3, r2]

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 80021b2:	68bb      	ldr	r3, [r7, #8]
 80021b4:	2210      	movs	r2, #16
 80021b6:	4013      	ands	r3, r2
 80021b8:	d017      	beq.n	80021ea <I2C_Mem_ISR_DMA+0x5e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	2210      	movs	r2, #16
 80021be:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 80021c0:	d013      	beq.n	80021ea <I2C_Mem_ISR_DMA+0x5e>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80021c2:	68fb      	ldr	r3, [r7, #12]
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	2210      	movs	r2, #16
 80021c8:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80021ca:	68fb      	ldr	r3, [r7, #12]
 80021cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021ce:	2204      	movs	r2, #4
 80021d0:	431a      	orrs	r2, r3
 80021d2:	68fb      	ldr	r3, [r7, #12]
 80021d4:	645a      	str	r2, [r3, #68]	; 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 80021d6:	68fb      	ldr	r3, [r7, #12]
 80021d8:	2120      	movs	r1, #32
 80021da:	0018      	movs	r0, r3
 80021dc:	f000 ff78 	bl	80030d0 <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80021e0:	68fb      	ldr	r3, [r7, #12]
 80021e2:	0018      	movs	r0, r3
 80021e4:	f000 fe8f 	bl	8002f06 <I2C_Flush_TXDR>
 80021e8:	e0df      	b.n	80023aa <I2C_Mem_ISR_DMA+0x21e>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TXIS) != RESET) && \
 80021ea:	68bb      	ldr	r3, [r7, #8]
 80021ec:	2202      	movs	r2, #2
 80021ee:	4013      	ands	r3, r2
 80021f0:	d00d      	beq.n	800220e <I2C_Mem_ISR_DMA+0x82>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	2202      	movs	r2, #2
 80021f6:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TXIS) != RESET) && \
 80021f8:	d009      	beq.n	800220e <I2C_Mem_ISR_DMA+0x82>
  {
    /* Write LSB part of Memory Address */
    hi2c->Instance->TXDR = hi2c->Memaddress;
 80021fa:	68fb      	ldr	r3, [r7, #12]
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	68fa      	ldr	r2, [r7, #12]
 8002200:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8002202:	629a      	str	r2, [r3, #40]	; 0x28

    /* Reset Memaddress content */
    hi2c->Memaddress = 0xFFFFFFFFU;
 8002204:	68fb      	ldr	r3, [r7, #12]
 8002206:	2201      	movs	r2, #1
 8002208:	4252      	negs	r2, r2
 800220a:	651a      	str	r2, [r3, #80]	; 0x50
 800220c:	e0cd      	b.n	80023aa <I2C_Mem_ISR_DMA+0x21e>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 800220e:	68bb      	ldr	r3, [r7, #8]
 8002210:	2280      	movs	r2, #128	; 0x80
 8002212:	4013      	ands	r3, r2
 8002214:	d05e      	beq.n	80022d4 <I2C_Mem_ISR_DMA+0x148>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	2240      	movs	r2, #64	; 0x40
 800221a:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 800221c:	d05a      	beq.n	80022d4 <I2C_Mem_ISR_DMA+0x148>
  {
    /* Enable only Error interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 800221e:	68fb      	ldr	r3, [r7, #12]
 8002220:	2110      	movs	r1, #16
 8002222:	0018      	movs	r0, r3
 8002224:	f000 ff54 	bl	80030d0 <I2C_Enable_IRQ>

    if (hi2c->XferCount != 0U)
 8002228:	68fb      	ldr	r3, [r7, #12]
 800222a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800222c:	b29b      	uxth	r3, r3
 800222e:	2b00      	cmp	r3, #0
 8002230:	d04a      	beq.n	80022c8 <I2C_Mem_ISR_DMA+0x13c>
    {
      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002232:	68fb      	ldr	r3, [r7, #12]
 8002234:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002236:	b29b      	uxth	r3, r3
 8002238:	2bff      	cmp	r3, #255	; 0xff
 800223a:	d910      	bls.n	800225e <I2C_Mem_ISR_DMA+0xd2>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 800223c:	68fb      	ldr	r3, [r7, #12]
 800223e:	22ff      	movs	r2, #255	; 0xff
 8002240:	851a      	strh	r2, [r3, #40]	; 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8002242:	68fb      	ldr	r3, [r7, #12]
 8002244:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002246:	b299      	uxth	r1, r3
 8002248:	68fb      	ldr	r3, [r7, #12]
 800224a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800224c:	b2da      	uxtb	r2, r3
 800224e:	2380      	movs	r3, #128	; 0x80
 8002250:	045b      	lsls	r3, r3, #17
 8002252:	68f8      	ldr	r0, [r7, #12]
 8002254:	2400      	movs	r4, #0
 8002256:	9400      	str	r4, [sp, #0]
 8002258:	f000 ff00 	bl	800305c <I2C_TransferConfig>
 800225c:	e011      	b.n	8002282 <I2C_Mem_ISR_DMA+0xf6>
                           I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 800225e:	68fb      	ldr	r3, [r7, #12]
 8002260:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002262:	b29a      	uxth	r2, r3
 8002264:	68fb      	ldr	r3, [r7, #12]
 8002266:	851a      	strh	r2, [r3, #40]	; 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8002268:	68fb      	ldr	r3, [r7, #12]
 800226a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800226c:	b299      	uxth	r1, r3
 800226e:	68fb      	ldr	r3, [r7, #12]
 8002270:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002272:	b2da      	uxtb	r2, r3
 8002274:	2380      	movs	r3, #128	; 0x80
 8002276:	049b      	lsls	r3, r3, #18
 8002278:	68f8      	ldr	r0, [r7, #12]
 800227a:	2400      	movs	r4, #0
 800227c:	9400      	str	r4, [sp, #0]
 800227e:	f000 feed 	bl	800305c <I2C_TransferConfig>
                           I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
      }

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 8002282:	68fb      	ldr	r3, [r7, #12]
 8002284:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002286:	b29a      	uxth	r2, r3
 8002288:	68fb      	ldr	r3, [r7, #12]
 800228a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800228c:	1ad3      	subs	r3, r2, r3
 800228e:	b29a      	uxth	r2, r3
 8002290:	68fb      	ldr	r3, [r7, #12]
 8002292:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8002294:	68fb      	ldr	r3, [r7, #12]
 8002296:	2241      	movs	r2, #65	; 0x41
 8002298:	5c9b      	ldrb	r3, [r3, r2]
 800229a:	b2db      	uxtb	r3, r3
 800229c:	2b22      	cmp	r3, #34	; 0x22
 800229e:	d109      	bne.n	80022b4 <I2C_Mem_ISR_DMA+0x128>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 80022a0:	68fb      	ldr	r3, [r7, #12]
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	681a      	ldr	r2, [r3, #0]
 80022a6:	68fb      	ldr	r3, [r7, #12]
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	2180      	movs	r1, #128	; 0x80
 80022ac:	0209      	lsls	r1, r1, #8
 80022ae:	430a      	orrs	r2, r1
 80022b0:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 80022b2:	e07a      	b.n	80023aa <I2C_Mem_ISR_DMA+0x21e>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 80022b4:	68fb      	ldr	r3, [r7, #12]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	681a      	ldr	r2, [r3, #0]
 80022ba:	68fb      	ldr	r3, [r7, #12]
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	2180      	movs	r1, #128	; 0x80
 80022c0:	01c9      	lsls	r1, r1, #7
 80022c2:	430a      	orrs	r2, r1
 80022c4:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 80022c6:	e070      	b.n	80023aa <I2C_Mem_ISR_DMA+0x21e>
    }
    else
    {
      /* Wrong size Status regarding TCR flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 80022c8:	68fb      	ldr	r3, [r7, #12]
 80022ca:	2140      	movs	r1, #64	; 0x40
 80022cc:	0018      	movs	r0, r3
 80022ce:	f000 fcef 	bl	8002cb0 <I2C_ITError>
    if (hi2c->XferCount != 0U)
 80022d2:	e06a      	b.n	80023aa <I2C_Mem_ISR_DMA+0x21e>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 80022d4:	68bb      	ldr	r3, [r7, #8]
 80022d6:	2240      	movs	r2, #64	; 0x40
 80022d8:	4013      	ands	r3, r2
 80022da:	d058      	beq.n	800238e <I2C_Mem_ISR_DMA+0x202>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	2240      	movs	r2, #64	; 0x40
 80022e0:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 80022e2:	d054      	beq.n	800238e <I2C_Mem_ISR_DMA+0x202>
  {
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80022e4:	68fb      	ldr	r3, [r7, #12]
 80022e6:	2241      	movs	r2, #65	; 0x41
 80022e8:	5c9b      	ldrb	r3, [r3, r2]
 80022ea:	b2db      	uxtb	r3, r3
 80022ec:	2b22      	cmp	r3, #34	; 0x22
 80022ee:	d101      	bne.n	80022f4 <I2C_Mem_ISR_DMA+0x168>
    {
      direction = I2C_GENERATE_START_READ;
 80022f0:	4b33      	ldr	r3, [pc, #204]	; (80023c0 <I2C_Mem_ISR_DMA+0x234>)
 80022f2:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80022f4:	68fb      	ldr	r3, [r7, #12]
 80022f6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80022f8:	b29b      	uxth	r3, r3
 80022fa:	2bff      	cmp	r3, #255	; 0xff
 80022fc:	d911      	bls.n	8002322 <I2C_Mem_ISR_DMA+0x196>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80022fe:	68fb      	ldr	r3, [r7, #12]
 8002300:	22ff      	movs	r2, #255	; 0xff
 8002302:	851a      	strh	r2, [r3, #40]	; 0x28

      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8002304:	68fb      	ldr	r3, [r7, #12]
 8002306:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002308:	b299      	uxth	r1, r3
 800230a:	68fb      	ldr	r3, [r7, #12]
 800230c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800230e:	b2da      	uxtb	r2, r3
 8002310:	2380      	movs	r3, #128	; 0x80
 8002312:	045c      	lsls	r4, r3, #17
 8002314:	68f8      	ldr	r0, [r7, #12]
 8002316:	697b      	ldr	r3, [r7, #20]
 8002318:	9300      	str	r3, [sp, #0]
 800231a:	0023      	movs	r3, r4
 800231c:	f000 fe9e 	bl	800305c <I2C_TransferConfig>
 8002320:	e012      	b.n	8002348 <I2C_Mem_ISR_DMA+0x1bc>
                         I2C_RELOAD_MODE, direction);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002322:	68fb      	ldr	r3, [r7, #12]
 8002324:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002326:	b29a      	uxth	r2, r3
 8002328:	68fb      	ldr	r3, [r7, #12]
 800232a:	851a      	strh	r2, [r3, #40]	; 0x28

      /* Set NBYTES to write and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 800232c:	68fb      	ldr	r3, [r7, #12]
 800232e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002330:	b299      	uxth	r1, r3
 8002332:	68fb      	ldr	r3, [r7, #12]
 8002334:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002336:	b2da      	uxtb	r2, r3
 8002338:	2380      	movs	r3, #128	; 0x80
 800233a:	049c      	lsls	r4, r3, #18
 800233c:	68f8      	ldr	r0, [r7, #12]
 800233e:	697b      	ldr	r3, [r7, #20]
 8002340:	9300      	str	r3, [sp, #0]
 8002342:	0023      	movs	r3, r4
 8002344:	f000 fe8a 	bl	800305c <I2C_TransferConfig>
                         I2C_AUTOEND_MODE, direction);
    }

    /* Update XferCount value */
    hi2c->XferCount -= hi2c->XferSize;
 8002348:	68fb      	ldr	r3, [r7, #12]
 800234a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800234c:	b29a      	uxth	r2, r3
 800234e:	68fb      	ldr	r3, [r7, #12]
 8002350:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002352:	1ad3      	subs	r3, r2, r3
 8002354:	b29a      	uxth	r2, r3
 8002356:	68fb      	ldr	r3, [r7, #12]
 8002358:	855a      	strh	r2, [r3, #42]	; 0x2a

    /* Enable DMA Request */
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800235a:	68fb      	ldr	r3, [r7, #12]
 800235c:	2241      	movs	r2, #65	; 0x41
 800235e:	5c9b      	ldrb	r3, [r3, r2]
 8002360:	b2db      	uxtb	r3, r3
 8002362:	2b22      	cmp	r3, #34	; 0x22
 8002364:	d109      	bne.n	800237a <I2C_Mem_ISR_DMA+0x1ee>
    {
      hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8002366:	68fb      	ldr	r3, [r7, #12]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	681a      	ldr	r2, [r3, #0]
 800236c:	68fb      	ldr	r3, [r7, #12]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	2180      	movs	r1, #128	; 0x80
 8002372:	0209      	lsls	r1, r1, #8
 8002374:	430a      	orrs	r2, r1
 8002376:	601a      	str	r2, [r3, #0]
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8002378:	e017      	b.n	80023aa <I2C_Mem_ISR_DMA+0x21e>
    }
    else
    {
      hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 800237a:	68fb      	ldr	r3, [r7, #12]
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	681a      	ldr	r2, [r3, #0]
 8002380:	68fb      	ldr	r3, [r7, #12]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	2180      	movs	r1, #128	; 0x80
 8002386:	01c9      	lsls	r1, r1, #7
 8002388:	430a      	orrs	r2, r1
 800238a:	601a      	str	r2, [r3, #0]
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800238c:	e00d      	b.n	80023aa <I2C_Mem_ISR_DMA+0x21e>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 800238e:	68bb      	ldr	r3, [r7, #8]
 8002390:	2220      	movs	r2, #32
 8002392:	4013      	ands	r3, r2
 8002394:	d009      	beq.n	80023aa <I2C_Mem_ISR_DMA+0x21e>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	2220      	movs	r2, #32
 800239a:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 800239c:	d005      	beq.n	80023aa <I2C_Mem_ISR_DMA+0x21e>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 800239e:	68ba      	ldr	r2, [r7, #8]
 80023a0:	68fb      	ldr	r3, [r7, #12]
 80023a2:	0011      	movs	r1, r2
 80023a4:	0018      	movs	r0, r3
 80023a6:	f000 fa3d 	bl	8002824 <I2C_ITMasterCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80023aa:	68fb      	ldr	r3, [r7, #12]
 80023ac:	2240      	movs	r2, #64	; 0x40
 80023ae:	2100      	movs	r1, #0
 80023b0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80023b2:	2300      	movs	r3, #0
}
 80023b4:	0018      	movs	r0, r3
 80023b6:	46bd      	mov	sp, r7
 80023b8:	b007      	add	sp, #28
 80023ba:	bd90      	pop	{r4, r7, pc}
 80023bc:	80002000 	.word	0x80002000
 80023c0:	80002400 	.word	0x80002400

080023c4 <I2C_Slave_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                           uint32_t ITSources)
{
 80023c4:	b580      	push	{r7, lr}
 80023c6:	b088      	sub	sp, #32
 80023c8:	af00      	add	r7, sp, #0
 80023ca:	60f8      	str	r0, [r7, #12]
 80023cc:	60b9      	str	r1, [r7, #8]
 80023ce:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 80023d0:	68fb      	ldr	r3, [r7, #12]
 80023d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80023d4:	61bb      	str	r3, [r7, #24]
  uint32_t treatdmanack = 0U;
 80023d6:	2300      	movs	r3, #0
 80023d8:	61fb      	str	r3, [r7, #28]
  HAL_I2C_StateTypeDef tmpstate;

  /* Process locked */
  __HAL_LOCK(hi2c);
 80023da:	68fb      	ldr	r3, [r7, #12]
 80023dc:	2240      	movs	r2, #64	; 0x40
 80023de:	5c9b      	ldrb	r3, [r3, r2]
 80023e0:	2b01      	cmp	r3, #1
 80023e2:	d101      	bne.n	80023e8 <I2C_Slave_ISR_DMA+0x24>
 80023e4:	2302      	movs	r3, #2
 80023e6:	e0cd      	b.n	8002584 <I2C_Slave_ISR_DMA+0x1c0>
 80023e8:	68fb      	ldr	r3, [r7, #12]
 80023ea:	2240      	movs	r2, #64	; 0x40
 80023ec:	2101      	movs	r1, #1
 80023ee:	5499      	strb	r1, [r3, r2]

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 80023f0:	68bb      	ldr	r3, [r7, #8]
 80023f2:	2220      	movs	r2, #32
 80023f4:	4013      	ands	r3, r2
 80023f6:	d009      	beq.n	800240c <I2C_Slave_ISR_DMA+0x48>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	2220      	movs	r2, #32
 80023fc:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 80023fe:	d005      	beq.n	800240c <I2C_Slave_ISR_DMA+0x48>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, ITFlags);
 8002400:	68ba      	ldr	r2, [r7, #8]
 8002402:	68fb      	ldr	r3, [r7, #12]
 8002404:	0011      	movs	r1, r2
 8002406:	0018      	movs	r0, r3
 8002408:	f000 fada 	bl	80029c0 <I2C_ITSlaveCplt>
  }

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 800240c:	68bb      	ldr	r3, [r7, #8]
 800240e:	2210      	movs	r2, #16
 8002410:	4013      	ands	r3, r2
 8002412:	d100      	bne.n	8002416 <I2C_Slave_ISR_DMA+0x52>
 8002414:	e0a3      	b.n	800255e <I2C_Slave_ISR_DMA+0x19a>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	2210      	movs	r2, #16
 800241a:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 800241c:	d100      	bne.n	8002420 <I2C_Slave_ISR_DMA+0x5c>
 800241e:	e09e      	b.n	800255e <I2C_Slave_ISR_DMA+0x19a>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0 */
    /* So clear Flag NACKF only */
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8002420:	687a      	ldr	r2, [r7, #4]
 8002422:	2380      	movs	r3, #128	; 0x80
 8002424:	01db      	lsls	r3, r3, #7
 8002426:	4013      	ands	r3, r2
 8002428:	d105      	bne.n	8002436 <I2C_Slave_ISR_DMA+0x72>
        (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET))
 800242a:	687a      	ldr	r2, [r7, #4]
 800242c:	2380      	movs	r3, #128	; 0x80
 800242e:	021b      	lsls	r3, r3, #8
 8002430:	4013      	ands	r3, r2
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8002432:	d100      	bne.n	8002436 <I2C_Slave_ISR_DMA+0x72>
 8002434:	e08c      	b.n	8002550 <I2C_Slave_ISR_DMA+0x18c>
    {
      /* Split check of hdmarx, for MISRA compliance */
      if (hi2c->hdmarx != NULL)
 8002436:	68fb      	ldr	r3, [r7, #12]
 8002438:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800243a:	2b00      	cmp	r3, #0
 800243c:	d00c      	beq.n	8002458 <I2C_Slave_ISR_DMA+0x94>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET)
 800243e:	687a      	ldr	r2, [r7, #4]
 8002440:	2380      	movs	r3, #128	; 0x80
 8002442:	021b      	lsls	r3, r3, #8
 8002444:	4013      	ands	r3, r2
 8002446:	d007      	beq.n	8002458 <I2C_Slave_ISR_DMA+0x94>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx) == 0U)
 8002448:	68fb      	ldr	r3, [r7, #12]
 800244a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	685b      	ldr	r3, [r3, #4]
 8002450:	2b00      	cmp	r3, #0
 8002452:	d101      	bne.n	8002458 <I2C_Slave_ISR_DMA+0x94>
          {
            treatdmanack = 1U;
 8002454:	2301      	movs	r3, #1
 8002456:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      /* Split check of hdmatx, for MISRA compliance  */
      if (hi2c->hdmatx != NULL)
 8002458:	68fb      	ldr	r3, [r7, #12]
 800245a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800245c:	2b00      	cmp	r3, #0
 800245e:	d00c      	beq.n	800247a <I2C_Slave_ISR_DMA+0xb6>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET)
 8002460:	687a      	ldr	r2, [r7, #4]
 8002462:	2380      	movs	r3, #128	; 0x80
 8002464:	01db      	lsls	r3, r3, #7
 8002466:	4013      	ands	r3, r2
 8002468:	d007      	beq.n	800247a <I2C_Slave_ISR_DMA+0xb6>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx) == 0U)
 800246a:	68fb      	ldr	r3, [r7, #12]
 800246c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	685b      	ldr	r3, [r3, #4]
 8002472:	2b00      	cmp	r3, #0
 8002474:	d101      	bne.n	800247a <I2C_Slave_ISR_DMA+0xb6>
          {
            treatdmanack = 1U;
 8002476:	2301      	movs	r3, #1
 8002478:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      if (treatdmanack == 1U)
 800247a:	69fb      	ldr	r3, [r7, #28]
 800247c:	2b01      	cmp	r3, #1
 800247e:	d12d      	bne.n	80024dc <I2C_Slave_ISR_DMA+0x118>
      {
        if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8002480:	68fb      	ldr	r3, [r7, #12]
 8002482:	2241      	movs	r2, #65	; 0x41
 8002484:	5c9b      	ldrb	r3, [r3, r2]
 8002486:	b2db      	uxtb	r3, r3
 8002488:	2b28      	cmp	r3, #40	; 0x28
 800248a:	d10b      	bne.n	80024a4 <I2C_Slave_ISR_DMA+0xe0>
 800248c:	69ba      	ldr	r2, [r7, #24]
 800248e:	2380      	movs	r3, #128	; 0x80
 8002490:	049b      	lsls	r3, r3, #18
 8002492:	429a      	cmp	r2, r3
 8002494:	d106      	bne.n	80024a4 <I2C_Slave_ISR_DMA+0xe0>
          /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
             Warning[Pa134]: left and right operands are identical */
        {
          /* Call I2C Listen complete process */
          I2C_ITListenCplt(hi2c, ITFlags);
 8002496:	68ba      	ldr	r2, [r7, #8]
 8002498:	68fb      	ldr	r3, [r7, #12]
 800249a:	0011      	movs	r1, r2
 800249c:	0018      	movs	r0, r3
 800249e:	f000 fbaf 	bl	8002c00 <I2C_ITListenCplt>
 80024a2:	e054      	b.n	800254e <I2C_Slave_ISR_DMA+0x18a>
        }
        else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 80024a4:	68fb      	ldr	r3, [r7, #12]
 80024a6:	2241      	movs	r2, #65	; 0x41
 80024a8:	5c9b      	ldrb	r3, [r3, r2]
 80024aa:	b2db      	uxtb	r3, r3
 80024ac:	2b29      	cmp	r3, #41	; 0x29
 80024ae:	d110      	bne.n	80024d2 <I2C_Slave_ISR_DMA+0x10e>
 80024b0:	69bb      	ldr	r3, [r7, #24]
 80024b2:	4a36      	ldr	r2, [pc, #216]	; (800258c <I2C_Slave_ISR_DMA+0x1c8>)
 80024b4:	4293      	cmp	r3, r2
 80024b6:	d00c      	beq.n	80024d2 <I2C_Slave_ISR_DMA+0x10e>
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80024b8:	68fb      	ldr	r3, [r7, #12]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	2210      	movs	r2, #16
 80024be:	61da      	str	r2, [r3, #28]

          /* Flush TX register */
          I2C_Flush_TXDR(hi2c);
 80024c0:	68fb      	ldr	r3, [r7, #12]
 80024c2:	0018      	movs	r0, r3
 80024c4:	f000 fd1f 	bl	8002f06 <I2C_Flush_TXDR>

          /* Last Byte is Transmitted */
          /* Call I2C Slave Sequential complete process */
          I2C_ITSlaveSeqCplt(hi2c);
 80024c8:	68fb      	ldr	r3, [r7, #12]
 80024ca:	0018      	movs	r0, r3
 80024cc:	f000 f946 	bl	800275c <I2C_ITSlaveSeqCplt>
 80024d0:	e03d      	b.n	800254e <I2C_Slave_ISR_DMA+0x18a>
        }
        else
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80024d2:	68fb      	ldr	r3, [r7, #12]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	2210      	movs	r2, #16
 80024d8:	61da      	str	r2, [r3, #28]
      if (treatdmanack == 1U)
 80024da:	e03e      	b.n	800255a <I2C_Slave_ISR_DMA+0x196>
      }
      else
      {
        /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80024dc:	68fb      	ldr	r3, [r7, #12]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	2210      	movs	r2, #16
 80024e2:	61da      	str	r2, [r3, #28]

        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80024e4:	68fb      	ldr	r3, [r7, #12]
 80024e6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80024e8:	2204      	movs	r2, #4
 80024ea:	431a      	orrs	r2, r3
 80024ec:	68fb      	ldr	r3, [r7, #12]
 80024ee:	645a      	str	r2, [r3, #68]	; 0x44

        /* Store current hi2c->State, solve MISRA2012-Rule-13.5 */
        tmpstate = hi2c->State;
 80024f0:	2317      	movs	r3, #23
 80024f2:	18fb      	adds	r3, r7, r3
 80024f4:	68fa      	ldr	r2, [r7, #12]
 80024f6:	2141      	movs	r1, #65	; 0x41
 80024f8:	5c52      	ldrb	r2, [r2, r1]
 80024fa:	701a      	strb	r2, [r3, #0]

        if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 80024fc:	69bb      	ldr	r3, [r7, #24]
 80024fe:	2b00      	cmp	r3, #0
 8002500:	d004      	beq.n	800250c <I2C_Slave_ISR_DMA+0x148>
 8002502:	69ba      	ldr	r2, [r7, #24]
 8002504:	2380      	movs	r3, #128	; 0x80
 8002506:	045b      	lsls	r3, r3, #17
 8002508:	429a      	cmp	r2, r3
 800250a:	d126      	bne.n	800255a <I2C_Slave_ISR_DMA+0x196>
        {
          if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800250c:	2217      	movs	r2, #23
 800250e:	18bb      	adds	r3, r7, r2
 8002510:	781b      	ldrb	r3, [r3, #0]
 8002512:	2b21      	cmp	r3, #33	; 0x21
 8002514:	d003      	beq.n	800251e <I2C_Slave_ISR_DMA+0x15a>
 8002516:	18bb      	adds	r3, r7, r2
 8002518:	781b      	ldrb	r3, [r3, #0]
 800251a:	2b29      	cmp	r3, #41	; 0x29
 800251c:	d103      	bne.n	8002526 <I2C_Slave_ISR_DMA+0x162>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800251e:	68fb      	ldr	r3, [r7, #12]
 8002520:	2221      	movs	r2, #33	; 0x21
 8002522:	631a      	str	r2, [r3, #48]	; 0x30
 8002524:	e00b      	b.n	800253e <I2C_Slave_ISR_DMA+0x17a>
          }
          else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8002526:	2217      	movs	r2, #23
 8002528:	18bb      	adds	r3, r7, r2
 800252a:	781b      	ldrb	r3, [r3, #0]
 800252c:	2b22      	cmp	r3, #34	; 0x22
 800252e:	d003      	beq.n	8002538 <I2C_Slave_ISR_DMA+0x174>
 8002530:	18bb      	adds	r3, r7, r2
 8002532:	781b      	ldrb	r3, [r3, #0]
 8002534:	2b2a      	cmp	r3, #42	; 0x2a
 8002536:	d102      	bne.n	800253e <I2C_Slave_ISR_DMA+0x17a>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8002538:	68fb      	ldr	r3, [r7, #12]
 800253a:	2222      	movs	r2, #34	; 0x22
 800253c:	631a      	str	r2, [r3, #48]	; 0x30
          {
            /* Do nothing */
          }

          /* Call the corresponding callback to inform upper layer of End of Transfer */
          I2C_ITError(hi2c, hi2c->ErrorCode);
 800253e:	68fb      	ldr	r3, [r7, #12]
 8002540:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002542:	68fb      	ldr	r3, [r7, #12]
 8002544:	0011      	movs	r1, r2
 8002546:	0018      	movs	r0, r3
 8002548:	f000 fbb2 	bl	8002cb0 <I2C_ITError>
      if (treatdmanack == 1U)
 800254c:	e005      	b.n	800255a <I2C_Slave_ISR_DMA+0x196>
 800254e:	e004      	b.n	800255a <I2C_Slave_ISR_DMA+0x196>
      }
    }
    else
    {
      /* Only Clear NACK Flag, no DMA treatment is pending */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002550:	68fb      	ldr	r3, [r7, #12]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	2210      	movs	r2, #16
 8002556:	61da      	str	r2, [r3, #28]
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8002558:	e00f      	b.n	800257a <I2C_Slave_ISR_DMA+0x1b6>
      if (treatdmanack == 1U)
 800255a:	46c0      	nop			; (mov r8, r8)
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 800255c:	e00d      	b.n	800257a <I2C_Slave_ISR_DMA+0x1b6>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 800255e:	68bb      	ldr	r3, [r7, #8]
 8002560:	2208      	movs	r2, #8
 8002562:	4013      	ands	r3, r2
 8002564:	d009      	beq.n	800257a <I2C_Slave_ISR_DMA+0x1b6>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	2208      	movs	r2, #8
 800256a:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 800256c:	d005      	beq.n	800257a <I2C_Slave_ISR_DMA+0x1b6>
  {
    I2C_ITAddrCplt(hi2c, ITFlags);
 800256e:	68ba      	ldr	r2, [r7, #8]
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	0011      	movs	r1, r2
 8002574:	0018      	movs	r0, r3
 8002576:	f000 f80b 	bl	8002590 <I2C_ITAddrCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800257a:	68fb      	ldr	r3, [r7, #12]
 800257c:	2240      	movs	r2, #64	; 0x40
 800257e:	2100      	movs	r1, #0
 8002580:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002582:	2300      	movs	r3, #0
}
 8002584:	0018      	movs	r0, r3
 8002586:	46bd      	mov	sp, r7
 8002588:	b008      	add	sp, #32
 800258a:	bd80      	pop	{r7, pc}
 800258c:	ffff0000 	.word	0xffff0000

08002590 <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8002590:	b5b0      	push	{r4, r5, r7, lr}
 8002592:	b084      	sub	sp, #16
 8002594:	af00      	add	r7, sp, #0
 8002596:	6078      	str	r0, [r7, #4]
 8002598:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	2241      	movs	r2, #65	; 0x41
 800259e:	5c9b      	ldrb	r3, [r3, r2]
 80025a0:	b2db      	uxtb	r3, r3
 80025a2:	001a      	movs	r2, r3
 80025a4:	2328      	movs	r3, #40	; 0x28
 80025a6:	4013      	ands	r3, r2
 80025a8:	2b28      	cmp	r3, #40	; 0x28
 80025aa:	d000      	beq.n	80025ae <I2C_ITAddrCplt+0x1e>
 80025ac:	e088      	b.n	80026c0 <I2C_ITAddrCplt+0x130>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	699b      	ldr	r3, [r3, #24]
 80025b4:	0c1b      	lsrs	r3, r3, #16
 80025b6:	b2da      	uxtb	r2, r3
 80025b8:	250f      	movs	r5, #15
 80025ba:	197b      	adds	r3, r7, r5
 80025bc:	2101      	movs	r1, #1
 80025be:	400a      	ands	r2, r1
 80025c0:	701a      	strb	r2, [r3, #0]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	699b      	ldr	r3, [r3, #24]
 80025c8:	0c1b      	lsrs	r3, r3, #16
 80025ca:	b29a      	uxth	r2, r3
 80025cc:	200c      	movs	r0, #12
 80025ce:	183b      	adds	r3, r7, r0
 80025d0:	21fe      	movs	r1, #254	; 0xfe
 80025d2:	400a      	ands	r2, r1
 80025d4:	801a      	strh	r2, [r3, #0]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	689b      	ldr	r3, [r3, #8]
 80025dc:	b29a      	uxth	r2, r3
 80025de:	240a      	movs	r4, #10
 80025e0:	193b      	adds	r3, r7, r4
 80025e2:	0592      	lsls	r2, r2, #22
 80025e4:	0d92      	lsrs	r2, r2, #22
 80025e6:	801a      	strh	r2, [r3, #0]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	68db      	ldr	r3, [r3, #12]
 80025ee:	b29a      	uxth	r2, r3
 80025f0:	2308      	movs	r3, #8
 80025f2:	18fb      	adds	r3, r7, r3
 80025f4:	21fe      	movs	r1, #254	; 0xfe
 80025f6:	400a      	ands	r2, r1
 80025f8:	801a      	strh	r2, [r3, #0]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	68db      	ldr	r3, [r3, #12]
 80025fe:	2b02      	cmp	r3, #2
 8002600:	d148      	bne.n	8002694 <I2C_ITAddrCplt+0x104>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 8002602:	0021      	movs	r1, r4
 8002604:	187b      	adds	r3, r7, r1
 8002606:	881b      	ldrh	r3, [r3, #0]
 8002608:	09db      	lsrs	r3, r3, #7
 800260a:	b29a      	uxth	r2, r3
 800260c:	183b      	adds	r3, r7, r0
 800260e:	881b      	ldrh	r3, [r3, #0]
 8002610:	4053      	eors	r3, r2
 8002612:	b29b      	uxth	r3, r3
 8002614:	001a      	movs	r2, r3
 8002616:	2306      	movs	r3, #6
 8002618:	4013      	ands	r3, r2
 800261a:	d120      	bne.n	800265e <I2C_ITAddrCplt+0xce>
      {
        slaveaddrcode = ownadd1code;
 800261c:	183b      	adds	r3, r7, r0
 800261e:	187a      	adds	r2, r7, r1
 8002620:	8812      	ldrh	r2, [r2, #0]
 8002622:	801a      	strh	r2, [r3, #0]
        hi2c->AddrEventCount++;
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002628:	1c5a      	adds	r2, r3, #1
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	649a      	str	r2, [r3, #72]	; 0x48
        if (hi2c->AddrEventCount == 2U)
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002632:	2b02      	cmp	r3, #2
 8002634:	d14c      	bne.n	80026d0 <I2C_ITAddrCplt+0x140>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	2200      	movs	r2, #0
 800263a:	649a      	str	r2, [r3, #72]	; 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	2208      	movs	r2, #8
 8002642:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	2240      	movs	r2, #64	; 0x40
 8002648:	2100      	movs	r1, #0
 800264a:	5499      	strb	r1, [r3, r2]

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 800264c:	183b      	adds	r3, r7, r0
 800264e:	881a      	ldrh	r2, [r3, #0]
 8002650:	197b      	adds	r3, r7, r5
 8002652:	7819      	ldrb	r1, [r3, #0]
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	0018      	movs	r0, r3
 8002658:	f7ff fa39 	bl	8001ace <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 800265c:	e038      	b.n	80026d0 <I2C_ITAddrCplt+0x140>
        slaveaddrcode = ownadd2code;
 800265e:	240c      	movs	r4, #12
 8002660:	193b      	adds	r3, r7, r4
 8002662:	2208      	movs	r2, #8
 8002664:	18ba      	adds	r2, r7, r2
 8002666:	8812      	ldrh	r2, [r2, #0]
 8002668:	801a      	strh	r2, [r3, #0]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 800266a:	2380      	movs	r3, #128	; 0x80
 800266c:	021a      	lsls	r2, r3, #8
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	0011      	movs	r1, r2
 8002672:	0018      	movs	r0, r3
 8002674:	f000 fdba 	bl	80031ec <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	2240      	movs	r2, #64	; 0x40
 800267c:	2100      	movs	r1, #0
 800267e:	5499      	strb	r1, [r3, r2]
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8002680:	193b      	adds	r3, r7, r4
 8002682:	881a      	ldrh	r2, [r3, #0]
 8002684:	230f      	movs	r3, #15
 8002686:	18fb      	adds	r3, r7, r3
 8002688:	7819      	ldrb	r1, [r3, #0]
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	0018      	movs	r0, r3
 800268e:	f7ff fa1e 	bl	8001ace <HAL_I2C_AddrCallback>
}
 8002692:	e01d      	b.n	80026d0 <I2C_ITAddrCplt+0x140>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8002694:	2380      	movs	r3, #128	; 0x80
 8002696:	021a      	lsls	r2, r3, #8
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	0011      	movs	r1, r2
 800269c:	0018      	movs	r0, r3
 800269e:	f000 fda5 	bl	80031ec <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	2240      	movs	r2, #64	; 0x40
 80026a6:	2100      	movs	r1, #0
 80026a8:	5499      	strb	r1, [r3, r2]
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 80026aa:	230c      	movs	r3, #12
 80026ac:	18fb      	adds	r3, r7, r3
 80026ae:	881a      	ldrh	r2, [r3, #0]
 80026b0:	230f      	movs	r3, #15
 80026b2:	18fb      	adds	r3, r7, r3
 80026b4:	7819      	ldrb	r1, [r3, #0]
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	0018      	movs	r0, r3
 80026ba:	f7ff fa08 	bl	8001ace <HAL_I2C_AddrCallback>
}
 80026be:	e007      	b.n	80026d0 <I2C_ITAddrCplt+0x140>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	2208      	movs	r2, #8
 80026c6:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	2240      	movs	r2, #64	; 0x40
 80026cc:	2100      	movs	r1, #0
 80026ce:	5499      	strb	r1, [r3, r2]
}
 80026d0:	46c0      	nop			; (mov r8, r8)
 80026d2:	46bd      	mov	sp, r7
 80026d4:	b004      	add	sp, #16
 80026d6:	bdb0      	pop	{r4, r5, r7, pc}

080026d8 <I2C_ITMasterSeqCplt>:
  * @brief  I2C Master sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITMasterSeqCplt(I2C_HandleTypeDef *hi2c)
{
 80026d8:	b580      	push	{r7, lr}
 80026da:	b082      	sub	sp, #8
 80026dc:	af00      	add	r7, sp, #0
 80026de:	6078      	str	r0, [r7, #4]
  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	2242      	movs	r2, #66	; 0x42
 80026e4:	2100      	movs	r1, #0
 80026e6:	5499      	strb	r1, [r3, r2]

  /* No Generate Stop, to permit restart mode */
  /* The stop will be done at the end of transfer, when I2C_AUTOEND_MODE enable */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	2241      	movs	r2, #65	; 0x41
 80026ec:	5c9b      	ldrb	r3, [r3, r2]
 80026ee:	b2db      	uxtb	r3, r3
 80026f0:	2b21      	cmp	r3, #33	; 0x21
 80026f2:	d117      	bne.n	8002724 <I2C_ITMasterSeqCplt+0x4c>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	2241      	movs	r2, #65	; 0x41
 80026f8:	2120      	movs	r1, #32
 80026fa:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	2211      	movs	r2, #17
 8002700:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->XferISR       = NULL;
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	2200      	movs	r2, #0
 8002706:	635a      	str	r2, [r3, #52]	; 0x34

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	2101      	movs	r1, #1
 800270c:	0018      	movs	r0, r3
 800270e:	f000 fd6d 	bl	80031ec <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	2240      	movs	r2, #64	; 0x40
 8002716:	2100      	movs	r1, #0
 8002718:	5499      	strb	r1, [r3, r2]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->MasterTxCpltCallback(hi2c);
#else
    HAL_I2C_MasterTxCpltCallback(hi2c);
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	0018      	movs	r0, r3
 800271e:	f7ff f9b6 	bl	8001a8e <HAL_I2C_MasterTxCpltCallback>
    hi2c->MasterRxCpltCallback(hi2c);
#else
    HAL_I2C_MasterRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8002722:	e016      	b.n	8002752 <I2C_ITMasterSeqCplt+0x7a>
    hi2c->State         = HAL_I2C_STATE_READY;
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	2241      	movs	r2, #65	; 0x41
 8002728:	2120      	movs	r1, #32
 800272a:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	2212      	movs	r2, #18
 8002730:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->XferISR       = NULL;
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	2200      	movs	r2, #0
 8002736:	635a      	str	r2, [r3, #52]	; 0x34
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	2102      	movs	r1, #2
 800273c:	0018      	movs	r0, r3
 800273e:	f000 fd55 	bl	80031ec <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	2240      	movs	r2, #64	; 0x40
 8002746:	2100      	movs	r1, #0
 8002748:	5499      	strb	r1, [r3, r2]
    HAL_I2C_MasterRxCpltCallback(hi2c);
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	0018      	movs	r0, r3
 800274e:	f7ff f9a6 	bl	8001a9e <HAL_I2C_MasterRxCpltCallback>
}
 8002752:	46c0      	nop			; (mov r8, r8)
 8002754:	46bd      	mov	sp, r7
 8002756:	b002      	add	sp, #8
 8002758:	bd80      	pop	{r7, pc}
	...

0800275c <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 800275c:	b580      	push	{r7, lr}
 800275e:	b084      	sub	sp, #16
 8002760:	af00      	add	r7, sp, #0
 8002762:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	2242      	movs	r2, #66	; 0x42
 8002770:	2100      	movs	r1, #0
 8002772:	5499      	strb	r1, [r3, r2]

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8002774:	68fa      	ldr	r2, [r7, #12]
 8002776:	2380      	movs	r3, #128	; 0x80
 8002778:	01db      	lsls	r3, r3, #7
 800277a:	4013      	ands	r3, r2
 800277c:	d008      	beq.n	8002790 <I2C_ITSlaveSeqCplt+0x34>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	681a      	ldr	r2, [r3, #0]
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	4924      	ldr	r1, [pc, #144]	; (800281c <I2C_ITSlaveSeqCplt+0xc0>)
 800278a:	400a      	ands	r2, r1
 800278c:	601a      	str	r2, [r3, #0]
 800278e:	e00c      	b.n	80027aa <I2C_ITSlaveSeqCplt+0x4e>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8002790:	68fa      	ldr	r2, [r7, #12]
 8002792:	2380      	movs	r3, #128	; 0x80
 8002794:	021b      	lsls	r3, r3, #8
 8002796:	4013      	ands	r3, r2
 8002798:	d007      	beq.n	80027aa <I2C_ITSlaveSeqCplt+0x4e>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	681a      	ldr	r2, [r3, #0]
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	491e      	ldr	r1, [pc, #120]	; (8002820 <I2C_ITSlaveSeqCplt+0xc4>)
 80027a6:	400a      	ands	r2, r1
 80027a8:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	2241      	movs	r2, #65	; 0x41
 80027ae:	5c9b      	ldrb	r3, [r3, r2]
 80027b0:	b2db      	uxtb	r3, r3
 80027b2:	2b29      	cmp	r3, #41	; 0x29
 80027b4:	d114      	bne.n	80027e0 <I2C_ITSlaveSeqCplt+0x84>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	2241      	movs	r2, #65	; 0x41
 80027ba:	2128      	movs	r1, #40	; 0x28
 80027bc:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	2221      	movs	r2, #33	; 0x21
 80027c2:	631a      	str	r2, [r3, #48]	; 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	2101      	movs	r1, #1
 80027c8:	0018      	movs	r0, r3
 80027ca:	f000 fd0f 	bl	80031ec <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	2240      	movs	r2, #64	; 0x40
 80027d2:	2100      	movs	r1, #0
 80027d4:	5499      	strb	r1, [r3, r2]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	0018      	movs	r0, r3
 80027da:	f7ff f968 	bl	8001aae <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 80027de:	e019      	b.n	8002814 <I2C_ITSlaveSeqCplt+0xb8>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	2241      	movs	r2, #65	; 0x41
 80027e4:	5c9b      	ldrb	r3, [r3, r2]
 80027e6:	b2db      	uxtb	r3, r3
 80027e8:	2b2a      	cmp	r3, #42	; 0x2a
 80027ea:	d113      	bne.n	8002814 <I2C_ITSlaveSeqCplt+0xb8>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	2241      	movs	r2, #65	; 0x41
 80027f0:	2128      	movs	r1, #40	; 0x28
 80027f2:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	2222      	movs	r2, #34	; 0x22
 80027f8:	631a      	str	r2, [r3, #48]	; 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	2102      	movs	r1, #2
 80027fe:	0018      	movs	r0, r3
 8002800:	f000 fcf4 	bl	80031ec <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	2240      	movs	r2, #64	; 0x40
 8002808:	2100      	movs	r1, #0
 800280a:	5499      	strb	r1, [r3, r2]
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	0018      	movs	r0, r3
 8002810:	f7ff f955 	bl	8001abe <HAL_I2C_SlaveRxCpltCallback>
}
 8002814:	46c0      	nop			; (mov r8, r8)
 8002816:	46bd      	mov	sp, r7
 8002818:	b004      	add	sp, #16
 800281a:	bd80      	pop	{r7, pc}
 800281c:	ffffbfff 	.word	0xffffbfff
 8002820:	ffff7fff 	.word	0xffff7fff

08002824 <I2C_ITMasterCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITMasterCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8002824:	b580      	push	{r7, lr}
 8002826:	b086      	sub	sp, #24
 8002828:	af00      	add	r7, sp, #0
 800282a:	6078      	str	r0, [r7, #4]
 800282c:	6039      	str	r1, [r7, #0]
  uint32_t tmperror;
  uint32_t tmpITFlags = ITFlags;
 800282e:	683b      	ldr	r3, [r7, #0]
 8002830:	617b      	str	r3, [r7, #20]
  __IO uint32_t tmpreg;

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	2220      	movs	r2, #32
 8002838:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	2241      	movs	r2, #65	; 0x41
 800283e:	5c9b      	ldrb	r3, [r3, r2]
 8002840:	b2db      	uxtb	r3, r3
 8002842:	2b21      	cmp	r3, #33	; 0x21
 8002844:	d108      	bne.n	8002858 <I2C_ITMasterCplt+0x34>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	2101      	movs	r1, #1
 800284a:	0018      	movs	r0, r3
 800284c:	f000 fcce 	bl	80031ec <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	2211      	movs	r2, #17
 8002854:	631a      	str	r2, [r3, #48]	; 0x30
 8002856:	e00d      	b.n	8002874 <I2C_ITMasterCplt+0x50>
  }
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	2241      	movs	r2, #65	; 0x41
 800285c:	5c9b      	ldrb	r3, [r3, r2]
 800285e:	b2db      	uxtb	r3, r3
 8002860:	2b22      	cmp	r3, #34	; 0x22
 8002862:	d107      	bne.n	8002874 <I2C_ITMasterCplt+0x50>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	2102      	movs	r1, #2
 8002868:	0018      	movs	r0, r3
 800286a:	f000 fcbf 	bl	80031ec <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	2212      	movs	r2, #18
 8002872:	631a      	str	r2, [r3, #48]	; 0x30
  {
    /* Do nothing */
  }

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	685a      	ldr	r2, [r3, #4]
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	494e      	ldr	r1, [pc, #312]	; (80029b8 <I2C_ITMasterCplt+0x194>)
 8002880:	400a      	ands	r2, r1
 8002882:	605a      	str	r2, [r3, #4]

  /* Reset handle parameters */
  hi2c->XferISR       = NULL;
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	2200      	movs	r2, #0
 8002888:	635a      	str	r2, [r3, #52]	; 0x34
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	4a4b      	ldr	r2, [pc, #300]	; (80029bc <I2C_ITMasterCplt+0x198>)
 800288e:	62da      	str	r2, [r3, #44]	; 0x2c

  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET)
 8002890:	697b      	ldr	r3, [r7, #20]
 8002892:	2210      	movs	r2, #16
 8002894:	4013      	ands	r3, r2
 8002896:	d009      	beq.n	80028ac <I2C_ITMasterCplt+0x88>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	2210      	movs	r2, #16
 800289e:	61da      	str	r2, [r3, #28]

    /* Set acknowledge error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80028a4:	2204      	movs	r2, #4
 80028a6:	431a      	orrs	r2, r3
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Fetch Last receive data if any */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) && (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET))
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	2241      	movs	r2, #65	; 0x41
 80028b0:	5c9b      	ldrb	r3, [r3, r2]
 80028b2:	b2db      	uxtb	r3, r3
 80028b4:	2b60      	cmp	r3, #96	; 0x60
 80028b6:	d109      	bne.n	80028cc <I2C_ITMasterCplt+0xa8>
 80028b8:	697b      	ldr	r3, [r7, #20]
 80028ba:	2204      	movs	r2, #4
 80028bc:	4013      	ands	r3, r2
 80028be:	d005      	beq.n	80028cc <I2C_ITMasterCplt+0xa8>
  {
    /* Read data from RXDR */
    tmpreg = (uint8_t)hi2c->Instance->RXDR;
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028c6:	b2db      	uxtb	r3, r3
 80028c8:	60fb      	str	r3, [r7, #12]
    UNUSED(tmpreg);
 80028ca:	68fb      	ldr	r3, [r7, #12]
  }

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	0018      	movs	r0, r3
 80028d0:	f000 fb19 	bl	8002f06 <I2C_Flush_TXDR>

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80028d8:	613b      	str	r3, [r7, #16]

  /* Call the corresponding callback to inform upper layer of End of Transfer */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) || (tmperror != HAL_I2C_ERROR_NONE))
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	2241      	movs	r2, #65	; 0x41
 80028de:	5c9b      	ldrb	r3, [r3, r2]
 80028e0:	b2db      	uxtb	r3, r3
 80028e2:	2b60      	cmp	r3, #96	; 0x60
 80028e4:	d002      	beq.n	80028ec <I2C_ITMasterCplt+0xc8>
 80028e6:	693b      	ldr	r3, [r7, #16]
 80028e8:	2b00      	cmp	r3, #0
 80028ea:	d007      	beq.n	80028fc <I2C_ITMasterCplt+0xd8>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	0011      	movs	r1, r2
 80028f4:	0018      	movs	r0, r3
 80028f6:	f000 f9db 	bl	8002cb0 <I2C_ITError>
  }
  else
  {
    /* Nothing to do */
  }
}
 80028fa:	e058      	b.n	80029ae <I2C_ITMasterCplt+0x18a>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	2241      	movs	r2, #65	; 0x41
 8002900:	5c9b      	ldrb	r3, [r3, r2]
 8002902:	b2db      	uxtb	r3, r3
 8002904:	2b21      	cmp	r3, #33	; 0x21
 8002906:	d126      	bne.n	8002956 <I2C_ITMasterCplt+0x132>
    hi2c->State = HAL_I2C_STATE_READY;
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	2241      	movs	r2, #65	; 0x41
 800290c:	2120      	movs	r1, #32
 800290e:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	2200      	movs	r2, #0
 8002914:	631a      	str	r2, [r3, #48]	; 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	2242      	movs	r2, #66	; 0x42
 800291a:	5c9b      	ldrb	r3, [r3, r2]
 800291c:	b2db      	uxtb	r3, r3
 800291e:	2b40      	cmp	r3, #64	; 0x40
 8002920:	d10c      	bne.n	800293c <I2C_ITMasterCplt+0x118>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	2242      	movs	r2, #66	; 0x42
 8002926:	2100      	movs	r1, #0
 8002928:	5499      	strb	r1, [r3, r2]
      __HAL_UNLOCK(hi2c);
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	2240      	movs	r2, #64	; 0x40
 800292e:	2100      	movs	r1, #0
 8002930:	5499      	strb	r1, [r3, r2]
      HAL_I2C_MemTxCpltCallback(hi2c);
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	0018      	movs	r0, r3
 8002936:	f7ff f8e2 	bl	8001afe <HAL_I2C_MemTxCpltCallback>
}
 800293a:	e038      	b.n	80029ae <I2C_ITMasterCplt+0x18a>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	2242      	movs	r2, #66	; 0x42
 8002940:	2100      	movs	r1, #0
 8002942:	5499      	strb	r1, [r3, r2]
      __HAL_UNLOCK(hi2c);
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	2240      	movs	r2, #64	; 0x40
 8002948:	2100      	movs	r1, #0
 800294a:	5499      	strb	r1, [r3, r2]
      HAL_I2C_MasterTxCpltCallback(hi2c);
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	0018      	movs	r0, r3
 8002950:	f7ff f89d 	bl	8001a8e <HAL_I2C_MasterTxCpltCallback>
}
 8002954:	e02b      	b.n	80029ae <I2C_ITMasterCplt+0x18a>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	2241      	movs	r2, #65	; 0x41
 800295a:	5c9b      	ldrb	r3, [r3, r2]
 800295c:	b2db      	uxtb	r3, r3
 800295e:	2b22      	cmp	r3, #34	; 0x22
 8002960:	d125      	bne.n	80029ae <I2C_ITMasterCplt+0x18a>
    hi2c->State = HAL_I2C_STATE_READY;
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	2241      	movs	r2, #65	; 0x41
 8002966:	2120      	movs	r1, #32
 8002968:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	2200      	movs	r2, #0
 800296e:	631a      	str	r2, [r3, #48]	; 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	2242      	movs	r2, #66	; 0x42
 8002974:	5c9b      	ldrb	r3, [r3, r2]
 8002976:	b2db      	uxtb	r3, r3
 8002978:	2b40      	cmp	r3, #64	; 0x40
 800297a:	d10c      	bne.n	8002996 <I2C_ITMasterCplt+0x172>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	2242      	movs	r2, #66	; 0x42
 8002980:	2100      	movs	r1, #0
 8002982:	5499      	strb	r1, [r3, r2]
      __HAL_UNLOCK(hi2c);
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	2240      	movs	r2, #64	; 0x40
 8002988:	2100      	movs	r1, #0
 800298a:	5499      	strb	r1, [r3, r2]
      HAL_I2C_MemRxCpltCallback(hi2c);
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	0018      	movs	r0, r3
 8002990:	f7ff f8bd 	bl	8001b0e <HAL_I2C_MemRxCpltCallback>
}
 8002994:	e00b      	b.n	80029ae <I2C_ITMasterCplt+0x18a>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	2242      	movs	r2, #66	; 0x42
 800299a:	2100      	movs	r1, #0
 800299c:	5499      	strb	r1, [r3, r2]
      __HAL_UNLOCK(hi2c);
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	2240      	movs	r2, #64	; 0x40
 80029a2:	2100      	movs	r1, #0
 80029a4:	5499      	strb	r1, [r3, r2]
      HAL_I2C_MasterRxCpltCallback(hi2c);
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	0018      	movs	r0, r3
 80029aa:	f7ff f878 	bl	8001a9e <HAL_I2C_MasterRxCpltCallback>
}
 80029ae:	46c0      	nop			; (mov r8, r8)
 80029b0:	46bd      	mov	sp, r7
 80029b2:	b006      	add	sp, #24
 80029b4:	bd80      	pop	{r7, pc}
 80029b6:	46c0      	nop			; (mov r8, r8)
 80029b8:	fe00e800 	.word	0xfe00e800
 80029bc:	ffff0000 	.word	0xffff0000

080029c0 <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 80029c0:	b580      	push	{r7, lr}
 80029c2:	b086      	sub	sp, #24
 80029c4:	af00      	add	r7, sp, #0
 80029c6:	6078      	str	r0, [r7, #4]
 80029c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 80029d2:	683b      	ldr	r3, [r7, #0]
 80029d4:	617b      	str	r3, [r7, #20]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 80029d6:	200f      	movs	r0, #15
 80029d8:	183b      	adds	r3, r7, r0
 80029da:	687a      	ldr	r2, [r7, #4]
 80029dc:	2141      	movs	r1, #65	; 0x41
 80029de:	5c52      	ldrb	r2, [r2, r1]
 80029e0:	701a      	strb	r2, [r3, #0]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	2220      	movs	r2, #32
 80029e8:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80029ea:	183b      	adds	r3, r7, r0
 80029ec:	781b      	ldrb	r3, [r3, #0]
 80029ee:	2b21      	cmp	r3, #33	; 0x21
 80029f0:	d003      	beq.n	80029fa <I2C_ITSlaveCplt+0x3a>
 80029f2:	183b      	adds	r3, r7, r0
 80029f4:	781b      	ldrb	r3, [r3, #0]
 80029f6:	2b29      	cmp	r3, #41	; 0x29
 80029f8:	d109      	bne.n	8002a0e <I2C_ITSlaveCplt+0x4e>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 80029fa:	4a7b      	ldr	r2, [pc, #492]	; (8002be8 <I2C_ITSlaveCplt+0x228>)
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	0011      	movs	r1, r2
 8002a00:	0018      	movs	r0, r3
 8002a02:	f000 fbf3 	bl	80031ec <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	2221      	movs	r2, #33	; 0x21
 8002a0a:	631a      	str	r2, [r3, #48]	; 0x30
 8002a0c:	e011      	b.n	8002a32 <I2C_ITSlaveCplt+0x72>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8002a0e:	220f      	movs	r2, #15
 8002a10:	18bb      	adds	r3, r7, r2
 8002a12:	781b      	ldrb	r3, [r3, #0]
 8002a14:	2b22      	cmp	r3, #34	; 0x22
 8002a16:	d003      	beq.n	8002a20 <I2C_ITSlaveCplt+0x60>
 8002a18:	18bb      	adds	r3, r7, r2
 8002a1a:	781b      	ldrb	r3, [r3, #0]
 8002a1c:	2b2a      	cmp	r3, #42	; 0x2a
 8002a1e:	d108      	bne.n	8002a32 <I2C_ITSlaveCplt+0x72>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 8002a20:	4a72      	ldr	r2, [pc, #456]	; (8002bec <I2C_ITSlaveCplt+0x22c>)
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	0011      	movs	r1, r2
 8002a26:	0018      	movs	r0, r3
 8002a28:	f000 fbe0 	bl	80031ec <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	2222      	movs	r2, #34	; 0x22
 8002a30:	631a      	str	r2, [r3, #48]	; 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	685a      	ldr	r2, [r3, #4]
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	2180      	movs	r1, #128	; 0x80
 8002a3e:	0209      	lsls	r1, r1, #8
 8002a40:	430a      	orrs	r2, r1
 8002a42:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	685a      	ldr	r2, [r3, #4]
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	4968      	ldr	r1, [pc, #416]	; (8002bf0 <I2C_ITSlaveCplt+0x230>)
 8002a50:	400a      	ands	r2, r1
 8002a52:	605a      	str	r2, [r3, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	0018      	movs	r0, r3
 8002a58:	f000 fa55 	bl	8002f06 <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8002a5c:	693a      	ldr	r2, [r7, #16]
 8002a5e:	2380      	movs	r3, #128	; 0x80
 8002a60:	01db      	lsls	r3, r3, #7
 8002a62:	4013      	ands	r3, r2
 8002a64:	d013      	beq.n	8002a8e <I2C_ITSlaveCplt+0xce>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	681a      	ldr	r2, [r3, #0]
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	4960      	ldr	r1, [pc, #384]	; (8002bf4 <I2C_ITSlaveCplt+0x234>)
 8002a72:	400a      	ands	r2, r1
 8002a74:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	d01f      	beq.n	8002abe <I2C_ITSlaveCplt+0xfe>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	685b      	ldr	r3, [r3, #4]
 8002a86:	b29a      	uxth	r2, r3
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002a8c:	e017      	b.n	8002abe <I2C_ITSlaveCplt+0xfe>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8002a8e:	693a      	ldr	r2, [r7, #16]
 8002a90:	2380      	movs	r3, #128	; 0x80
 8002a92:	021b      	lsls	r3, r3, #8
 8002a94:	4013      	ands	r3, r2
 8002a96:	d012      	beq.n	8002abe <I2C_ITSlaveCplt+0xfe>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	681a      	ldr	r2, [r3, #0]
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	4955      	ldr	r1, [pc, #340]	; (8002bf8 <I2C_ITSlaveCplt+0x238>)
 8002aa4:	400a      	ands	r2, r1
 8002aa6:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	d006      	beq.n	8002abe <I2C_ITSlaveCplt+0xfe>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	685b      	ldr	r3, [r3, #4]
 8002ab8:	b29a      	uxth	r2, r3
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	855a      	strh	r2, [r3, #42]	; 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 8002abe:	697b      	ldr	r3, [r7, #20]
 8002ac0:	2204      	movs	r2, #4
 8002ac2:	4013      	ands	r3, r2
 8002ac4:	d020      	beq.n	8002b08 <I2C_ITSlaveCplt+0x148>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8002ac6:	697b      	ldr	r3, [r7, #20]
 8002ac8:	2204      	movs	r2, #4
 8002aca:	4393      	bics	r3, r2
 8002acc:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ad8:	b2d2      	uxtb	r2, r2
 8002ada:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ae0:	1c5a      	adds	r2, r3, #1
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d00c      	beq.n	8002b08 <I2C_ITSlaveCplt+0x148>
    {
      hi2c->XferSize--;
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002af2:	3b01      	subs	r3, #1
 8002af4:	b29a      	uxth	r2, r3
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002afe:	b29b      	uxth	r3, r3
 8002b00:	3b01      	subs	r3, #1
 8002b02:	b29a      	uxth	r2, r3
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	855a      	strh	r2, [r3, #42]	; 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002b0c:	b29b      	uxth	r3, r3
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d005      	beq.n	8002b1e <I2C_ITSlaveCplt+0x15e>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b16:	2204      	movs	r2, #4
 8002b18:	431a      	orrs	r2, r3
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	2242      	movs	r2, #66	; 0x42
 8002b22:	2100      	movs	r1, #0
 8002b24:	5499      	strb	r1, [r3, r2]
  hi2c->XferISR = NULL;
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	2200      	movs	r2, #0
 8002b2a:	635a      	str	r2, [r3, #52]	; 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	d013      	beq.n	8002b5c <I2C_ITSlaveCplt+0x19c>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	0011      	movs	r1, r2
 8002b3c:	0018      	movs	r0, r3
 8002b3e:	f000 f8b7 	bl	8002cb0 <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	2241      	movs	r2, #65	; 0x41
 8002b46:	5c9b      	ldrb	r3, [r3, r2]
 8002b48:	b2db      	uxtb	r3, r3
 8002b4a:	2b28      	cmp	r3, #40	; 0x28
 8002b4c:	d147      	bne.n	8002bde <I2C_ITSlaveCplt+0x21e>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 8002b4e:	697a      	ldr	r2, [r7, #20]
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	0011      	movs	r1, r2
 8002b54:	0018      	movs	r0, r3
 8002b56:	f000 f853 	bl	8002c00 <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8002b5a:	e040      	b.n	8002bde <I2C_ITSlaveCplt+0x21e>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b60:	4a26      	ldr	r2, [pc, #152]	; (8002bfc <I2C_ITSlaveCplt+0x23c>)
 8002b62:	4293      	cmp	r3, r2
 8002b64:	d016      	beq.n	8002b94 <I2C_ITSlaveCplt+0x1d4>
    I2C_ITSlaveSeqCplt(hi2c);
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	0018      	movs	r0, r3
 8002b6a:	f7ff fdf7 	bl	800275c <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	4a22      	ldr	r2, [pc, #136]	; (8002bfc <I2C_ITSlaveCplt+0x23c>)
 8002b72:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	2241      	movs	r2, #65	; 0x41
 8002b78:	2120      	movs	r1, #32
 8002b7a:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	2200      	movs	r2, #0
 8002b80:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	2240      	movs	r2, #64	; 0x40
 8002b86:	2100      	movs	r1, #0
 8002b88:	5499      	strb	r1, [r3, r2]
    HAL_I2C_ListenCpltCallback(hi2c);
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	0018      	movs	r0, r3
 8002b8e:	f7fe ffae 	bl	8001aee <HAL_I2C_ListenCpltCallback>
}
 8002b92:	e024      	b.n	8002bde <I2C_ITSlaveCplt+0x21e>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	2241      	movs	r2, #65	; 0x41
 8002b98:	5c9b      	ldrb	r3, [r3, r2]
 8002b9a:	b2db      	uxtb	r3, r3
 8002b9c:	2b22      	cmp	r3, #34	; 0x22
 8002b9e:	d10f      	bne.n	8002bc0 <I2C_ITSlaveCplt+0x200>
    hi2c->State = HAL_I2C_STATE_READY;
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	2241      	movs	r2, #65	; 0x41
 8002ba4:	2120      	movs	r1, #32
 8002ba6:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	2200      	movs	r2, #0
 8002bac:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	2240      	movs	r2, #64	; 0x40
 8002bb2:	2100      	movs	r1, #0
 8002bb4:	5499      	strb	r1, [r3, r2]
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	0018      	movs	r0, r3
 8002bba:	f7fe ff80 	bl	8001abe <HAL_I2C_SlaveRxCpltCallback>
}
 8002bbe:	e00e      	b.n	8002bde <I2C_ITSlaveCplt+0x21e>
    hi2c->State = HAL_I2C_STATE_READY;
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	2241      	movs	r2, #65	; 0x41
 8002bc4:	2120      	movs	r1, #32
 8002bc6:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	2200      	movs	r2, #0
 8002bcc:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	2240      	movs	r2, #64	; 0x40
 8002bd2:	2100      	movs	r1, #0
 8002bd4:	5499      	strb	r1, [r3, r2]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	0018      	movs	r0, r3
 8002bda:	f7fe ff68 	bl	8001aae <HAL_I2C_SlaveTxCpltCallback>
}
 8002bde:	46c0      	nop			; (mov r8, r8)
 8002be0:	46bd      	mov	sp, r7
 8002be2:	b006      	add	sp, #24
 8002be4:	bd80      	pop	{r7, pc}
 8002be6:	46c0      	nop			; (mov r8, r8)
 8002be8:	00008001 	.word	0x00008001
 8002bec:	00008002 	.word	0x00008002
 8002bf0:	fe00e800 	.word	0xfe00e800
 8002bf4:	ffffbfff 	.word	0xffffbfff
 8002bf8:	ffff7fff 	.word	0xffff7fff
 8002bfc:	ffff0000 	.word	0xffff0000

08002c00 <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8002c00:	b580      	push	{r7, lr}
 8002c02:	b082      	sub	sp, #8
 8002c04:	af00      	add	r7, sp, #0
 8002c06:	6078      	str	r0, [r7, #4]
 8002c08:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	4a26      	ldr	r2, [pc, #152]	; (8002ca8 <I2C_ITListenCplt+0xa8>)
 8002c0e:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	2200      	movs	r2, #0
 8002c14:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	2241      	movs	r2, #65	; 0x41
 8002c1a:	2120      	movs	r1, #32
 8002c1c:	5499      	strb	r1, [r3, r2]
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	2242      	movs	r2, #66	; 0x42
 8002c22:	2100      	movs	r1, #0
 8002c24:	5499      	strb	r1, [r3, r2]
  hi2c->XferISR = NULL;
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	2200      	movs	r2, #0
 8002c2a:	635a      	str	r2, [r3, #52]	; 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 8002c2c:	683b      	ldr	r3, [r7, #0]
 8002c2e:	2204      	movs	r2, #4
 8002c30:	4013      	ands	r3, r2
 8002c32:	d022      	beq.n	8002c7a <I2C_ITListenCplt+0x7a>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c3e:	b2d2      	uxtb	r2, r2
 8002c40:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c46:	1c5a      	adds	r2, r3, #1
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	d012      	beq.n	8002c7a <I2C_ITListenCplt+0x7a>
    {
      hi2c->XferSize--;
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002c58:	3b01      	subs	r3, #1
 8002c5a:	b29a      	uxth	r2, r3
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002c64:	b29b      	uxth	r3, r3
 8002c66:	3b01      	subs	r3, #1
 8002c68:	b29a      	uxth	r2, r3
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c72:	2204      	movs	r2, #4
 8002c74:	431a      	orrs	r2, r3
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	645a      	str	r2, [r3, #68]	; 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8002c7a:	4a0c      	ldr	r2, [pc, #48]	; (8002cac <I2C_ITListenCplt+0xac>)
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	0011      	movs	r1, r2
 8002c80:	0018      	movs	r0, r3
 8002c82:	f000 fab3 	bl	80031ec <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	2210      	movs	r2, #16
 8002c8c:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	2240      	movs	r2, #64	; 0x40
 8002c92:	2100      	movs	r1, #0
 8002c94:	5499      	strb	r1, [r3, r2]

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	0018      	movs	r0, r3
 8002c9a:	f7fe ff28 	bl	8001aee <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 8002c9e:	46c0      	nop			; (mov r8, r8)
 8002ca0:	46bd      	mov	sp, r7
 8002ca2:	b002      	add	sp, #8
 8002ca4:	bd80      	pop	{r7, pc}
 8002ca6:	46c0      	nop			; (mov r8, r8)
 8002ca8:	ffff0000 	.word	0xffff0000
 8002cac:	00008003 	.word	0x00008003

08002cb0 <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 8002cb0:	b580      	push	{r7, lr}
 8002cb2:	b084      	sub	sp, #16
 8002cb4:	af00      	add	r7, sp, #0
 8002cb6:	6078      	str	r0, [r7, #4]
 8002cb8:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8002cba:	200f      	movs	r0, #15
 8002cbc:	183b      	adds	r3, r7, r0
 8002cbe:	687a      	ldr	r2, [r7, #4]
 8002cc0:	2141      	movs	r1, #65	; 0x41
 8002cc2:	5c52      	ldrb	r2, [r2, r1]
 8002cc4:	701a      	strb	r2, [r3, #0]

  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	2242      	movs	r2, #66	; 0x42
 8002cca:	2100      	movs	r1, #0
 8002ccc:	5499      	strb	r1, [r3, r2]
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	4a72      	ldr	r2, [pc, #456]	; (8002e9c <I2C_ITError+0x1ec>)
 8002cd2:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->XferCount     = 0U;
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	2200      	movs	r2, #0
 8002cd8:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002cde:	683b      	ldr	r3, [r7, #0]
 8002ce0:	431a      	orrs	r2, r3
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	645a      	str	r2, [r3, #68]	; 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 8002ce6:	183b      	adds	r3, r7, r0
 8002ce8:	781b      	ldrb	r3, [r3, #0]
 8002cea:	2b28      	cmp	r3, #40	; 0x28
 8002cec:	d007      	beq.n	8002cfe <I2C_ITError+0x4e>
 8002cee:	183b      	adds	r3, r7, r0
 8002cf0:	781b      	ldrb	r3, [r3, #0]
 8002cf2:	2b29      	cmp	r3, #41	; 0x29
 8002cf4:	d003      	beq.n	8002cfe <I2C_ITError+0x4e>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 8002cf6:	183b      	adds	r3, r7, r0
 8002cf8:	781b      	ldrb	r3, [r3, #0]
 8002cfa:	2b2a      	cmp	r3, #42	; 0x2a
 8002cfc:	d10c      	bne.n	8002d18 <I2C_ITError+0x68>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	2103      	movs	r1, #3
 8002d02:	0018      	movs	r0, r3
 8002d04:	f000 fa72 	bl	80031ec <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	2241      	movs	r2, #65	; 0x41
 8002d0c:	2128      	movs	r1, #40	; 0x28
 8002d0e:	5499      	strb	r1, [r3, r2]
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	4a63      	ldr	r2, [pc, #396]	; (8002ea0 <I2C_ITError+0x1f0>)
 8002d14:	635a      	str	r2, [r3, #52]	; 0x34
 8002d16:	e032      	b.n	8002d7e <I2C_ITError+0xce>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8002d18:	4a62      	ldr	r2, [pc, #392]	; (8002ea4 <I2C_ITError+0x1f4>)
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	0011      	movs	r1, r2
 8002d1e:	0018      	movs	r0, r3
 8002d20:	f000 fa64 	bl	80031ec <I2C_Disable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	0018      	movs	r0, r3
 8002d28:	f000 f8ed 	bl	8002f06 <I2C_Flush_TXDR>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	2241      	movs	r2, #65	; 0x41
 8002d30:	5c9b      	ldrb	r3, [r3, r2]
 8002d32:	b2db      	uxtb	r3, r3
 8002d34:	2b60      	cmp	r3, #96	; 0x60
 8002d36:	d01f      	beq.n	8002d78 <I2C_ITError+0xc8>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	2241      	movs	r2, #65	; 0x41
 8002d3c:	2120      	movs	r1, #32
 8002d3e:	5499      	strb	r1, [r3, r2]

      /* Check if a STOPF is detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	699b      	ldr	r3, [r3, #24]
 8002d46:	2220      	movs	r2, #32
 8002d48:	4013      	ands	r3, r2
 8002d4a:	2b20      	cmp	r3, #32
 8002d4c:	d114      	bne.n	8002d78 <I2C_ITError+0xc8>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	699b      	ldr	r3, [r3, #24]
 8002d54:	2210      	movs	r2, #16
 8002d56:	4013      	ands	r3, r2
 8002d58:	2b10      	cmp	r3, #16
 8002d5a:	d109      	bne.n	8002d70 <I2C_ITError+0xc0>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	2210      	movs	r2, #16
 8002d62:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d68:	2204      	movs	r2, #4
 8002d6a:	431a      	orrs	r2, r3
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	645a      	str	r2, [r3, #68]	; 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	2220      	movs	r2, #32
 8002d76:	61da      	str	r2, [r3, #28]
      }

    }
    hi2c->XferISR       = NULL;
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	2200      	movs	r2, #0
 8002d7c:	635a      	str	r2, [r3, #52]	; 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d82:	60bb      	str	r3, [r7, #8]

  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d88:	2b00      	cmp	r3, #0
 8002d8a:	d03b      	beq.n	8002e04 <I2C_ITError+0x154>
 8002d8c:	68bb      	ldr	r3, [r7, #8]
 8002d8e:	2b11      	cmp	r3, #17
 8002d90:	d002      	beq.n	8002d98 <I2C_ITError+0xe8>
 8002d92:	68bb      	ldr	r3, [r7, #8]
 8002d94:	2b21      	cmp	r3, #33	; 0x21
 8002d96:	d135      	bne.n	8002e04 <I2C_ITError+0x154>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	681a      	ldr	r2, [r3, #0]
 8002d9e:	2380      	movs	r3, #128	; 0x80
 8002da0:	01db      	lsls	r3, r3, #7
 8002da2:	401a      	ands	r2, r3
 8002da4:	2380      	movs	r3, #128	; 0x80
 8002da6:	01db      	lsls	r3, r3, #7
 8002da8:	429a      	cmp	r2, r3
 8002daa:	d107      	bne.n	8002dbc <I2C_ITError+0x10c>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	681a      	ldr	r2, [r3, #0]
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	493c      	ldr	r1, [pc, #240]	; (8002ea8 <I2C_ITError+0x1f8>)
 8002db8:	400a      	ands	r2, r1
 8002dba:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002dc0:	0018      	movs	r0, r3
 8002dc2:	f7fe fa72 	bl	80012aa <HAL_DMA_GetState>
 8002dc6:	0003      	movs	r3, r0
 8002dc8:	2b01      	cmp	r3, #1
 8002dca:	d016      	beq.n	8002dfa <I2C_ITError+0x14a>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002dd0:	4a36      	ldr	r2, [pc, #216]	; (8002eac <I2C_ITError+0x1fc>)
 8002dd2:	635a      	str	r2, [r3, #52]	; 0x34

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	2240      	movs	r2, #64	; 0x40
 8002dd8:	2100      	movs	r1, #0
 8002dda:	5499      	strb	r1, [r3, r2]

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002de0:	0018      	movs	r0, r3
 8002de2:	f7fe f97b 	bl	80010dc <HAL_DMA_Abort_IT>
 8002de6:	1e03      	subs	r3, r0, #0
 8002de8:	d051      	beq.n	8002e8e <I2C_ITError+0x1de>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002dee:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002df4:	0018      	movs	r0, r3
 8002df6:	4790      	blx	r2
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8002df8:	e049      	b.n	8002e8e <I2C_ITError+0x1de>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	0018      	movs	r0, r3
 8002dfe:	f000 f859 	bl	8002eb4 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8002e02:	e044      	b.n	8002e8e <I2C_ITError+0x1de>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d03b      	beq.n	8002e84 <I2C_ITError+0x1d4>
 8002e0c:	68bb      	ldr	r3, [r7, #8]
 8002e0e:	2b12      	cmp	r3, #18
 8002e10:	d002      	beq.n	8002e18 <I2C_ITError+0x168>
 8002e12:	68bb      	ldr	r3, [r7, #8]
 8002e14:	2b22      	cmp	r3, #34	; 0x22
 8002e16:	d135      	bne.n	8002e84 <I2C_ITError+0x1d4>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	681a      	ldr	r2, [r3, #0]
 8002e1e:	2380      	movs	r3, #128	; 0x80
 8002e20:	021b      	lsls	r3, r3, #8
 8002e22:	401a      	ands	r2, r3
 8002e24:	2380      	movs	r3, #128	; 0x80
 8002e26:	021b      	lsls	r3, r3, #8
 8002e28:	429a      	cmp	r2, r3
 8002e2a:	d107      	bne.n	8002e3c <I2C_ITError+0x18c>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	681a      	ldr	r2, [r3, #0]
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	491e      	ldr	r1, [pc, #120]	; (8002eb0 <I2C_ITError+0x200>)
 8002e38:	400a      	ands	r2, r1
 8002e3a:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002e40:	0018      	movs	r0, r3
 8002e42:	f7fe fa32 	bl	80012aa <HAL_DMA_GetState>
 8002e46:	0003      	movs	r3, r0
 8002e48:	2b01      	cmp	r3, #1
 8002e4a:	d016      	beq.n	8002e7a <I2C_ITError+0x1ca>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002e50:	4a16      	ldr	r2, [pc, #88]	; (8002eac <I2C_ITError+0x1fc>)
 8002e52:	635a      	str	r2, [r3, #52]	; 0x34

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	2240      	movs	r2, #64	; 0x40
 8002e58:	2100      	movs	r1, #0
 8002e5a:	5499      	strb	r1, [r3, r2]

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002e60:	0018      	movs	r0, r3
 8002e62:	f7fe f93b 	bl	80010dc <HAL_DMA_Abort_IT>
 8002e66:	1e03      	subs	r3, r0, #0
 8002e68:	d013      	beq.n	8002e92 <I2C_ITError+0x1e2>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002e6e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002e74:	0018      	movs	r0, r3
 8002e76:	4790      	blx	r2
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8002e78:	e00b      	b.n	8002e92 <I2C_ITError+0x1e2>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	0018      	movs	r0, r3
 8002e7e:	f000 f819 	bl	8002eb4 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8002e82:	e006      	b.n	8002e92 <I2C_ITError+0x1e2>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	0018      	movs	r0, r3
 8002e88:	f000 f814 	bl	8002eb4 <I2C_TreatErrorCallback>
  }
}
 8002e8c:	e002      	b.n	8002e94 <I2C_ITError+0x1e4>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8002e8e:	46c0      	nop			; (mov r8, r8)
 8002e90:	e000      	b.n	8002e94 <I2C_ITError+0x1e4>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8002e92:	46c0      	nop			; (mov r8, r8)
}
 8002e94:	46c0      	nop			; (mov r8, r8)
 8002e96:	46bd      	mov	sp, r7
 8002e98:	b004      	add	sp, #16
 8002e9a:	bd80      	pop	{r7, pc}
 8002e9c:	ffff0000 	.word	0xffff0000
 8002ea0:	08001d95 	.word	0x08001d95
 8002ea4:	00008003 	.word	0x00008003
 8002ea8:	ffffbfff 	.word	0xffffbfff
 8002eac:	0800301f 	.word	0x0800301f
 8002eb0:	ffff7fff 	.word	0xffff7fff

08002eb4 <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8002eb4:	b580      	push	{r7, lr}
 8002eb6:	b082      	sub	sp, #8
 8002eb8:	af00      	add	r7, sp, #0
 8002eba:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	2241      	movs	r2, #65	; 0x41
 8002ec0:	5c9b      	ldrb	r3, [r3, r2]
 8002ec2:	b2db      	uxtb	r3, r3
 8002ec4:	2b60      	cmp	r3, #96	; 0x60
 8002ec6:	d10f      	bne.n	8002ee8 <I2C_TreatErrorCallback+0x34>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	2241      	movs	r2, #65	; 0x41
 8002ecc:	2120      	movs	r1, #32
 8002ece:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	2200      	movs	r2, #0
 8002ed4:	631a      	str	r2, [r3, #48]	; 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	2240      	movs	r2, #64	; 0x40
 8002eda:	2100      	movs	r1, #0
 8002edc:	5499      	strb	r1, [r3, r2]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	0018      	movs	r0, r3
 8002ee2:	f7fe fe24 	bl	8001b2e <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8002ee6:	e00a      	b.n	8002efe <I2C_TreatErrorCallback+0x4a>
    hi2c->PreviousState = I2C_STATE_NONE;
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	2200      	movs	r2, #0
 8002eec:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	2240      	movs	r2, #64	; 0x40
 8002ef2:	2100      	movs	r1, #0
 8002ef4:	5499      	strb	r1, [r3, r2]
    HAL_I2C_ErrorCallback(hi2c);
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	0018      	movs	r0, r3
 8002efa:	f7fe fe10 	bl	8001b1e <HAL_I2C_ErrorCallback>
}
 8002efe:	46c0      	nop			; (mov r8, r8)
 8002f00:	46bd      	mov	sp, r7
 8002f02:	b002      	add	sp, #8
 8002f04:	bd80      	pop	{r7, pc}

08002f06 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8002f06:	b580      	push	{r7, lr}
 8002f08:	b082      	sub	sp, #8
 8002f0a:	af00      	add	r7, sp, #0
 8002f0c:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	699b      	ldr	r3, [r3, #24]
 8002f14:	2202      	movs	r2, #2
 8002f16:	4013      	ands	r3, r2
 8002f18:	2b02      	cmp	r3, #2
 8002f1a:	d103      	bne.n	8002f24 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	2200      	movs	r2, #0
 8002f22:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	699b      	ldr	r3, [r3, #24]
 8002f2a:	2201      	movs	r2, #1
 8002f2c:	4013      	ands	r3, r2
 8002f2e:	2b01      	cmp	r3, #1
 8002f30:	d007      	beq.n	8002f42 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	699a      	ldr	r2, [r3, #24]
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	2101      	movs	r1, #1
 8002f3e:	430a      	orrs	r2, r1
 8002f40:	619a      	str	r2, [r3, #24]
  }
}
 8002f42:	46c0      	nop			; (mov r8, r8)
 8002f44:	46bd      	mov	sp, r7
 8002f46:	b002      	add	sp, #8
 8002f48:	bd80      	pop	{r7, pc}
	...

08002f4c <I2C_DMAMasterTransmitCplt>:
  * @brief  DMA I2C master transmit process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAMasterTransmitCplt(DMA_HandleTypeDef *hdma)
{
 8002f4c:	b580      	push	{r7, lr}
 8002f4e:	b084      	sub	sp, #16
 8002f50:	af00      	add	r7, sp, #0
 8002f52:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f58:	60fb      	str	r3, [r7, #12]

  /* Disable DMA Request */
  hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8002f5a:	68fb      	ldr	r3, [r7, #12]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	681a      	ldr	r2, [r3, #0]
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	4920      	ldr	r1, [pc, #128]	; (8002fe8 <I2C_DMAMasterTransmitCplt+0x9c>)
 8002f66:	400a      	ands	r2, r1
 8002f68:	601a      	str	r2, [r3, #0]

  /* If last transfer, enable STOP interrupt */
  if (hi2c->XferCount == 0U)
 8002f6a:	68fb      	ldr	r3, [r7, #12]
 8002f6c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002f6e:	b29b      	uxth	r3, r3
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	d105      	bne.n	8002f80 <I2C_DMAMasterTransmitCplt+0x34>
  {
    /* Enable STOP interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	2120      	movs	r1, #32
 8002f78:	0018      	movs	r0, r3
 8002f7a:	f000 f8a9 	bl	80030d0 <I2C_Enable_IRQ>
    {
      /* Enable TC interrupts */
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
    }
  }
}
 8002f7e:	e02e      	b.n	8002fde <I2C_DMAMasterTransmitCplt+0x92>
    hi2c->pBuffPtr += hi2c->XferSize;
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f84:	68fa      	ldr	r2, [r7, #12]
 8002f86:	8d12      	ldrh	r2, [r2, #40]	; 0x28
 8002f88:	189a      	adds	r2, r3, r2
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	625a      	str	r2, [r3, #36]	; 0x24
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002f92:	b29b      	uxth	r3, r3
 8002f94:	2bff      	cmp	r3, #255	; 0xff
 8002f96:	d903      	bls.n	8002fa0 <I2C_DMAMasterTransmitCplt+0x54>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	22ff      	movs	r2, #255	; 0xff
 8002f9c:	851a      	strh	r2, [r3, #40]	; 0x28
 8002f9e:	e004      	b.n	8002faa <I2C_DMAMasterTransmitCplt+0x5e>
      hi2c->XferSize = hi2c->XferCount;
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002fa4:	b29a      	uxth	r2, r3
 8002fa6:	68fb      	ldr	r3, [r7, #12]
 8002fa8:	851a      	strh	r2, [r3, #40]	; 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->TXDR,
 8002faa:	68fb      	ldr	r3, [r7, #12]
 8002fac:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8002fae:	68fb      	ldr	r3, [r7, #12]
 8002fb0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fb2:	0019      	movs	r1, r3
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	3328      	adds	r3, #40	; 0x28
 8002fba:	001a      	movs	r2, r3
                         hi2c->XferSize) != HAL_OK)
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->TXDR,
 8002fc0:	f7fd ffee 	bl	8000fa0 <HAL_DMA_Start_IT>
 8002fc4:	1e03      	subs	r3, r0, #0
 8002fc6:	d005      	beq.n	8002fd4 <I2C_DMAMasterTransmitCplt+0x88>
      I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 8002fc8:	68fb      	ldr	r3, [r7, #12]
 8002fca:	2110      	movs	r1, #16
 8002fcc:	0018      	movs	r0, r3
 8002fce:	f7ff fe6f 	bl	8002cb0 <I2C_ITError>
}
 8002fd2:	e004      	b.n	8002fde <I2C_DMAMasterTransmitCplt+0x92>
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	2140      	movs	r1, #64	; 0x40
 8002fd8:	0018      	movs	r0, r3
 8002fda:	f000 f879 	bl	80030d0 <I2C_Enable_IRQ>
}
 8002fde:	46c0      	nop			; (mov r8, r8)
 8002fe0:	46bd      	mov	sp, r7
 8002fe2:	b004      	add	sp, #16
 8002fe4:	bd80      	pop	{r7, pc}
 8002fe6:	46c0      	nop			; (mov r8, r8)
 8002fe8:	ffffbfff 	.word	0xffffbfff

08002fec <I2C_DMAError>:
  * @brief  DMA I2C communication error callback.
  * @param hdma DMA handle
  * @retval None
  */
static void I2C_DMAError(DMA_HandleTypeDef *hdma)
{
 8002fec:	b580      	push	{r7, lr}
 8002fee:	b084      	sub	sp, #16
 8002ff0:	af00      	add	r7, sp, #0
 8002ff2:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ff8:	60fb      	str	r3, [r7, #12]

  /* Disable Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8002ffa:	68fb      	ldr	r3, [r7, #12]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	685a      	ldr	r2, [r3, #4]
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	2180      	movs	r1, #128	; 0x80
 8003006:	0209      	lsls	r1, r1, #8
 8003008:	430a      	orrs	r2, r1
 800300a:	605a      	str	r2, [r3, #4]

  /* Call the corresponding callback to inform upper layer of End of Transfer */
  I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	2110      	movs	r1, #16
 8003010:	0018      	movs	r0, r3
 8003012:	f7ff fe4d 	bl	8002cb0 <I2C_ITError>
}
 8003016:	46c0      	nop			; (mov r8, r8)
 8003018:	46bd      	mov	sp, r7
 800301a:	b004      	add	sp, #16
 800301c:	bd80      	pop	{r7, pc}

0800301e <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 800301e:	b580      	push	{r7, lr}
 8003020:	b084      	sub	sp, #16
 8003022:	af00      	add	r7, sp, #0
 8003024:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800302a:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003030:	2b00      	cmp	r3, #0
 8003032:	d003      	beq.n	800303c <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003038:	2200      	movs	r2, #0
 800303a:	635a      	str	r2, [r3, #52]	; 0x34
  }
  if (hi2c->hdmarx != NULL)
 800303c:	68fb      	ldr	r3, [r7, #12]
 800303e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003040:	2b00      	cmp	r3, #0
 8003042:	d003      	beq.n	800304c <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003048:	2200      	movs	r2, #0
 800304a:	635a      	str	r2, [r3, #52]	; 0x34
  }

  I2C_TreatErrorCallback(hi2c);
 800304c:	68fb      	ldr	r3, [r7, #12]
 800304e:	0018      	movs	r0, r3
 8003050:	f7ff ff30 	bl	8002eb4 <I2C_TreatErrorCallback>
}
 8003054:	46c0      	nop			; (mov r8, r8)
 8003056:	46bd      	mov	sp, r7
 8003058:	b004      	add	sp, #16
 800305a:	bd80      	pop	{r7, pc}

0800305c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800305c:	b590      	push	{r4, r7, lr}
 800305e:	b087      	sub	sp, #28
 8003060:	af00      	add	r7, sp, #0
 8003062:	60f8      	str	r0, [r7, #12]
 8003064:	0008      	movs	r0, r1
 8003066:	0011      	movs	r1, r2
 8003068:	607b      	str	r3, [r7, #4]
 800306a:	240a      	movs	r4, #10
 800306c:	193b      	adds	r3, r7, r4
 800306e:	1c02      	adds	r2, r0, #0
 8003070:	801a      	strh	r2, [r3, #0]
 8003072:	2009      	movs	r0, #9
 8003074:	183b      	adds	r3, r7, r0
 8003076:	1c0a      	adds	r2, r1, #0
 8003078:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800307a:	193b      	adds	r3, r7, r4
 800307c:	881b      	ldrh	r3, [r3, #0]
 800307e:	059b      	lsls	r3, r3, #22
 8003080:	0d9a      	lsrs	r2, r3, #22
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003082:	183b      	adds	r3, r7, r0
 8003084:	781b      	ldrb	r3, [r3, #0]
 8003086:	0419      	lsls	r1, r3, #16
 8003088:	23ff      	movs	r3, #255	; 0xff
 800308a:	041b      	lsls	r3, r3, #16
 800308c:	400b      	ands	r3, r1
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800308e:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003094:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003096:	4313      	orrs	r3, r2
 8003098:	005b      	lsls	r3, r3, #1
 800309a:	085b      	lsrs	r3, r3, #1
 800309c:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800309e:	68fb      	ldr	r3, [r7, #12]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	685b      	ldr	r3, [r3, #4]
 80030a4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80030a6:	0d51      	lsrs	r1, r2, #21
 80030a8:	2280      	movs	r2, #128	; 0x80
 80030aa:	00d2      	lsls	r2, r2, #3
 80030ac:	400a      	ands	r2, r1
 80030ae:	4907      	ldr	r1, [pc, #28]	; (80030cc <I2C_TransferConfig+0x70>)
 80030b0:	430a      	orrs	r2, r1
 80030b2:	43d2      	mvns	r2, r2
 80030b4:	401a      	ands	r2, r3
 80030b6:	0011      	movs	r1, r2
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	697a      	ldr	r2, [r7, #20]
 80030be:	430a      	orrs	r2, r1
 80030c0:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80030c2:	46c0      	nop			; (mov r8, r8)
 80030c4:	46bd      	mov	sp, r7
 80030c6:	b007      	add	sp, #28
 80030c8:	bd90      	pop	{r4, r7, pc}
 80030ca:	46c0      	nop			; (mov r8, r8)
 80030cc:	03ff63ff 	.word	0x03ff63ff

080030d0 <I2C_Enable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Enable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 80030d0:	b580      	push	{r7, lr}
 80030d2:	b084      	sub	sp, #16
 80030d4:	af00      	add	r7, sp, #0
 80030d6:	6078      	str	r0, [r7, #4]
 80030d8:	000a      	movs	r2, r1
 80030da:	1cbb      	adds	r3, r7, #2
 80030dc:	801a      	strh	r2, [r3, #0]
  uint32_t tmpisr = 0U;
 80030de:	2300      	movs	r3, #0
 80030e0:	60fb      	str	r3, [r7, #12]

  if ((hi2c->XferISR != I2C_Master_ISR_DMA) && \
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80030e6:	4b3e      	ldr	r3, [pc, #248]	; (80031e0 <I2C_Enable_IRQ+0x110>)
 80030e8:	429a      	cmp	r2, r3
 80030ea:	d035      	beq.n	8003158 <I2C_Enable_IRQ+0x88>
      (hi2c->XferISR != I2C_Slave_ISR_DMA) && \
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	6b5a      	ldr	r2, [r3, #52]	; 0x34
  if ((hi2c->XferISR != I2C_Master_ISR_DMA) && \
 80030f0:	4b3c      	ldr	r3, [pc, #240]	; (80031e4 <I2C_Enable_IRQ+0x114>)
 80030f2:	429a      	cmp	r2, r3
 80030f4:	d030      	beq.n	8003158 <I2C_Enable_IRQ+0x88>
      (hi2c->XferISR != I2C_Mem_ISR_DMA))
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
      (hi2c->XferISR != I2C_Slave_ISR_DMA) && \
 80030fa:	4b3b      	ldr	r3, [pc, #236]	; (80031e8 <I2C_Enable_IRQ+0x118>)
 80030fc:	429a      	cmp	r2, r3
 80030fe:	d02b      	beq.n	8003158 <I2C_Enable_IRQ+0x88>
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8003100:	1cbb      	adds	r3, r7, #2
 8003102:	2200      	movs	r2, #0
 8003104:	5e9b      	ldrsh	r3, [r3, r2]
 8003106:	2b00      	cmp	r3, #0
 8003108:	da03      	bge.n	8003112 <I2C_Enable_IRQ+0x42>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800310a:	68fb      	ldr	r3, [r7, #12]
 800310c:	22b8      	movs	r2, #184	; 0xb8
 800310e:	4313      	orrs	r3, r2
 8003110:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8003112:	1cbb      	adds	r3, r7, #2
 8003114:	881b      	ldrh	r3, [r3, #0]
 8003116:	2201      	movs	r2, #1
 8003118:	4013      	ands	r3, r2
 800311a:	d003      	beq.n	8003124 <I2C_Enable_IRQ+0x54>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	22f2      	movs	r2, #242	; 0xf2
 8003120:	4313      	orrs	r3, r2
 8003122:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8003124:	1cbb      	adds	r3, r7, #2
 8003126:	881b      	ldrh	r3, [r3, #0]
 8003128:	2202      	movs	r2, #2
 800312a:	4013      	ands	r3, r2
 800312c:	d003      	beq.n	8003136 <I2C_Enable_IRQ+0x66>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 800312e:	68fb      	ldr	r3, [r7, #12]
 8003130:	22f4      	movs	r2, #244	; 0xf4
 8003132:	4313      	orrs	r3, r2
 8003134:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 8003136:	1cbb      	adds	r3, r7, #2
 8003138:	881b      	ldrh	r3, [r3, #0]
 800313a:	2b10      	cmp	r3, #16
 800313c:	d103      	bne.n	8003146 <I2C_Enable_IRQ+0x76>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 800313e:	68fb      	ldr	r3, [r7, #12]
 8003140:	2290      	movs	r2, #144	; 0x90
 8003142:	4313      	orrs	r3, r2
 8003144:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8003146:	1cbb      	adds	r3, r7, #2
 8003148:	881b      	ldrh	r3, [r3, #0]
 800314a:	2b20      	cmp	r3, #32
 800314c:	d13c      	bne.n	80031c8 <I2C_Enable_IRQ+0xf8>
    {
      /* Enable STOP interrupts */
      tmpisr |= I2C_IT_STOPI;
 800314e:	68fb      	ldr	r3, [r7, #12]
 8003150:	2220      	movs	r2, #32
 8003152:	4313      	orrs	r3, r2
 8003154:	60fb      	str	r3, [r7, #12]
    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8003156:	e037      	b.n	80031c8 <I2C_Enable_IRQ+0xf8>
    }
  }

  else
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8003158:	1cbb      	adds	r3, r7, #2
 800315a:	2200      	movs	r2, #0
 800315c:	5e9b      	ldrsh	r3, [r3, r2]
 800315e:	2b00      	cmp	r3, #0
 8003160:	da03      	bge.n	800316a <I2C_Enable_IRQ+0x9a>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8003162:	68fb      	ldr	r3, [r7, #12]
 8003164:	22b8      	movs	r2, #184	; 0xb8
 8003166:	4313      	orrs	r3, r2
 8003168:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 800316a:	1cbb      	adds	r3, r7, #2
 800316c:	881b      	ldrh	r3, [r3, #0]
 800316e:	2201      	movs	r2, #1
 8003170:	4013      	ands	r3, r2
 8003172:	d003      	beq.n	800317c <I2C_Enable_IRQ+0xac>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	22f2      	movs	r2, #242	; 0xf2
 8003178:	4313      	orrs	r3, r2
 800317a:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 800317c:	1cbb      	adds	r3, r7, #2
 800317e:	881b      	ldrh	r3, [r3, #0]
 8003180:	2202      	movs	r2, #2
 8003182:	4013      	ands	r3, r2
 8003184:	d003      	beq.n	800318e <I2C_Enable_IRQ+0xbe>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	22f4      	movs	r2, #244	; 0xf4
 800318a:	4313      	orrs	r3, r2
 800318c:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 800318e:	1cbb      	adds	r3, r7, #2
 8003190:	881b      	ldrh	r3, [r3, #0]
 8003192:	2b10      	cmp	r3, #16
 8003194:	d103      	bne.n	800319e <I2C_Enable_IRQ+0xce>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8003196:	68fb      	ldr	r3, [r7, #12]
 8003198:	2290      	movs	r2, #144	; 0x90
 800319a:	4313      	orrs	r3, r2
 800319c:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 800319e:	1cbb      	adds	r3, r7, #2
 80031a0:	881b      	ldrh	r3, [r3, #0]
 80031a2:	2b20      	cmp	r3, #32
 80031a4:	d103      	bne.n	80031ae <I2C_Enable_IRQ+0xde>
    {
      /* Enable STOP interrupts */
      tmpisr |= (I2C_IT_STOPI | I2C_IT_TCI);
 80031a6:	68fb      	ldr	r3, [r7, #12]
 80031a8:	2260      	movs	r2, #96	; 0x60
 80031aa:	4313      	orrs	r3, r2
 80031ac:	60fb      	str	r3, [r7, #12]
    }

    if ((hi2c->XferISR != I2C_Mem_ISR_DMA) && (InterruptRequest == I2C_XFER_RELOAD_IT))
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80031b2:	4b0d      	ldr	r3, [pc, #52]	; (80031e8 <I2C_Enable_IRQ+0x118>)
 80031b4:	429a      	cmp	r2, r3
 80031b6:	d007      	beq.n	80031c8 <I2C_Enable_IRQ+0xf8>
 80031b8:	1cbb      	adds	r3, r7, #2
 80031ba:	881b      	ldrh	r3, [r3, #0]
 80031bc:	2b40      	cmp	r3, #64	; 0x40
 80031be:	d103      	bne.n	80031c8 <I2C_Enable_IRQ+0xf8>
    {
      /* Enable TC interrupts */
      tmpisr |= I2C_IT_TCI;
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	2240      	movs	r2, #64	; 0x40
 80031c4:	4313      	orrs	r3, r2
 80031c6:	60fb      	str	r3, [r7, #12]
  }

  /* Enable interrupts only at the end */
  /* to avoid the risk of I2C interrupt handle execution before */
  /* all interrupts requested done */
  __HAL_I2C_ENABLE_IT(hi2c, tmpisr);
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	6819      	ldr	r1, [r3, #0]
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	68fa      	ldr	r2, [r7, #12]
 80031d4:	430a      	orrs	r2, r1
 80031d6:	601a      	str	r2, [r3, #0]
}
 80031d8:	46c0      	nop			; (mov r8, r8)
 80031da:	46bd      	mov	sp, r7
 80031dc:	b004      	add	sp, #16
 80031de:	bd80      	pop	{r7, pc}
 80031e0:	08001f95 	.word	0x08001f95
 80031e4:	080023c5 	.word	0x080023c5
 80031e8:	0800218d 	.word	0x0800218d

080031ec <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 80031ec:	b580      	push	{r7, lr}
 80031ee:	b084      	sub	sp, #16
 80031f0:	af00      	add	r7, sp, #0
 80031f2:	6078      	str	r0, [r7, #4]
 80031f4:	000a      	movs	r2, r1
 80031f6:	1cbb      	adds	r3, r7, #2
 80031f8:	801a      	strh	r2, [r3, #0]
  uint32_t tmpisr = 0U;
 80031fa:	2300      	movs	r3, #0
 80031fc:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 80031fe:	1cbb      	adds	r3, r7, #2
 8003200:	881b      	ldrh	r3, [r3, #0]
 8003202:	2201      	movs	r2, #1
 8003204:	4013      	ands	r3, r2
 8003206:	d010      	beq.n	800322a <I2C_Disable_IRQ+0x3e>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	2242      	movs	r2, #66	; 0x42
 800320c:	4313      	orrs	r3, r2
 800320e:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	2241      	movs	r2, #65	; 0x41
 8003214:	5c9b      	ldrb	r3, [r3, r2]
 8003216:	b2db      	uxtb	r3, r3
 8003218:	001a      	movs	r2, r3
 800321a:	2328      	movs	r3, #40	; 0x28
 800321c:	4013      	ands	r3, r2
 800321e:	2b28      	cmp	r3, #40	; 0x28
 8003220:	d003      	beq.n	800322a <I2C_Disable_IRQ+0x3e>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	22b0      	movs	r2, #176	; 0xb0
 8003226:	4313      	orrs	r3, r2
 8003228:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 800322a:	1cbb      	adds	r3, r7, #2
 800322c:	881b      	ldrh	r3, [r3, #0]
 800322e:	2202      	movs	r2, #2
 8003230:	4013      	ands	r3, r2
 8003232:	d010      	beq.n	8003256 <I2C_Disable_IRQ+0x6a>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	2244      	movs	r2, #68	; 0x44
 8003238:	4313      	orrs	r3, r2
 800323a:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	2241      	movs	r2, #65	; 0x41
 8003240:	5c9b      	ldrb	r3, [r3, r2]
 8003242:	b2db      	uxtb	r3, r3
 8003244:	001a      	movs	r2, r3
 8003246:	2328      	movs	r3, #40	; 0x28
 8003248:	4013      	ands	r3, r2
 800324a:	2b28      	cmp	r3, #40	; 0x28
 800324c:	d003      	beq.n	8003256 <I2C_Disable_IRQ+0x6a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800324e:	68fb      	ldr	r3, [r7, #12]
 8003250:	22b0      	movs	r2, #176	; 0xb0
 8003252:	4313      	orrs	r3, r2
 8003254:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8003256:	1cbb      	adds	r3, r7, #2
 8003258:	2200      	movs	r2, #0
 800325a:	5e9b      	ldrsh	r3, [r3, r2]
 800325c:	2b00      	cmp	r3, #0
 800325e:	da03      	bge.n	8003268 <I2C_Disable_IRQ+0x7c>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	22b8      	movs	r2, #184	; 0xb8
 8003264:	4313      	orrs	r3, r2
 8003266:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 8003268:	1cbb      	adds	r3, r7, #2
 800326a:	881b      	ldrh	r3, [r3, #0]
 800326c:	2b10      	cmp	r3, #16
 800326e:	d103      	bne.n	8003278 <I2C_Disable_IRQ+0x8c>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	2290      	movs	r2, #144	; 0x90
 8003274:	4313      	orrs	r3, r2
 8003276:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 8003278:	1cbb      	adds	r3, r7, #2
 800327a:	881b      	ldrh	r3, [r3, #0]
 800327c:	2b20      	cmp	r3, #32
 800327e:	d103      	bne.n	8003288 <I2C_Disable_IRQ+0x9c>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	2220      	movs	r2, #32
 8003284:	4313      	orrs	r3, r2
 8003286:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8003288:	1cbb      	adds	r3, r7, #2
 800328a:	881b      	ldrh	r3, [r3, #0]
 800328c:	2b40      	cmp	r3, #64	; 0x40
 800328e:	d103      	bne.n	8003298 <I2C_Disable_IRQ+0xac>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	2240      	movs	r2, #64	; 0x40
 8003294:	4313      	orrs	r3, r2
 8003296:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	681a      	ldr	r2, [r3, #0]
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	43d9      	mvns	r1, r3
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	400a      	ands	r2, r1
 80032a8:	601a      	str	r2, [r3, #0]
}
 80032aa:	46c0      	nop			; (mov r8, r8)
 80032ac:	46bd      	mov	sp, r7
 80032ae:	b004      	add	sp, #16
 80032b0:	bd80      	pop	{r7, pc}
	...

080032b4 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80032b4:	b580      	push	{r7, lr}
 80032b6:	b082      	sub	sp, #8
 80032b8:	af00      	add	r7, sp, #0
 80032ba:	6078      	str	r0, [r7, #4]
 80032bc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	2241      	movs	r2, #65	; 0x41
 80032c2:	5c9b      	ldrb	r3, [r3, r2]
 80032c4:	b2db      	uxtb	r3, r3
 80032c6:	2b20      	cmp	r3, #32
 80032c8:	d138      	bne.n	800333c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	2240      	movs	r2, #64	; 0x40
 80032ce:	5c9b      	ldrb	r3, [r3, r2]
 80032d0:	2b01      	cmp	r3, #1
 80032d2:	d101      	bne.n	80032d8 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80032d4:	2302      	movs	r3, #2
 80032d6:	e032      	b.n	800333e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	2240      	movs	r2, #64	; 0x40
 80032dc:	2101      	movs	r1, #1
 80032de:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	2241      	movs	r2, #65	; 0x41
 80032e4:	2124      	movs	r1, #36	; 0x24
 80032e6:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	681a      	ldr	r2, [r3, #0]
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	2101      	movs	r1, #1
 80032f4:	438a      	bics	r2, r1
 80032f6:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	681a      	ldr	r2, [r3, #0]
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	4911      	ldr	r1, [pc, #68]	; (8003348 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8003304:	400a      	ands	r2, r1
 8003306:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	6819      	ldr	r1, [r3, #0]
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	683a      	ldr	r2, [r7, #0]
 8003314:	430a      	orrs	r2, r1
 8003316:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	681a      	ldr	r2, [r3, #0]
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	2101      	movs	r1, #1
 8003324:	430a      	orrs	r2, r1
 8003326:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	2241      	movs	r2, #65	; 0x41
 800332c:	2120      	movs	r1, #32
 800332e:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	2240      	movs	r2, #64	; 0x40
 8003334:	2100      	movs	r1, #0
 8003336:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8003338:	2300      	movs	r3, #0
 800333a:	e000      	b.n	800333e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800333c:	2302      	movs	r3, #2
  }
}
 800333e:	0018      	movs	r0, r3
 8003340:	46bd      	mov	sp, r7
 8003342:	b002      	add	sp, #8
 8003344:	bd80      	pop	{r7, pc}
 8003346:	46c0      	nop			; (mov r8, r8)
 8003348:	ffffefff 	.word	0xffffefff

0800334c <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800334c:	b580      	push	{r7, lr}
 800334e:	b084      	sub	sp, #16
 8003350:	af00      	add	r7, sp, #0
 8003352:	6078      	str	r0, [r7, #4]
 8003354:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	2241      	movs	r2, #65	; 0x41
 800335a:	5c9b      	ldrb	r3, [r3, r2]
 800335c:	b2db      	uxtb	r3, r3
 800335e:	2b20      	cmp	r3, #32
 8003360:	d139      	bne.n	80033d6 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	2240      	movs	r2, #64	; 0x40
 8003366:	5c9b      	ldrb	r3, [r3, r2]
 8003368:	2b01      	cmp	r3, #1
 800336a:	d101      	bne.n	8003370 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800336c:	2302      	movs	r3, #2
 800336e:	e033      	b.n	80033d8 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	2240      	movs	r2, #64	; 0x40
 8003374:	2101      	movs	r1, #1
 8003376:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	2241      	movs	r2, #65	; 0x41
 800337c:	2124      	movs	r1, #36	; 0x24
 800337e:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	681a      	ldr	r2, [r3, #0]
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	2101      	movs	r1, #1
 800338c:	438a      	bics	r2, r1
 800338e:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	4a11      	ldr	r2, [pc, #68]	; (80033e0 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 800339c:	4013      	ands	r3, r2
 800339e:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80033a0:	683b      	ldr	r3, [r7, #0]
 80033a2:	021b      	lsls	r3, r3, #8
 80033a4:	68fa      	ldr	r2, [r7, #12]
 80033a6:	4313      	orrs	r3, r2
 80033a8:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	68fa      	ldr	r2, [r7, #12]
 80033b0:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	681a      	ldr	r2, [r3, #0]
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	2101      	movs	r1, #1
 80033be:	430a      	orrs	r2, r1
 80033c0:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	2241      	movs	r2, #65	; 0x41
 80033c6:	2120      	movs	r1, #32
 80033c8:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	2240      	movs	r2, #64	; 0x40
 80033ce:	2100      	movs	r1, #0
 80033d0:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80033d2:	2300      	movs	r3, #0
 80033d4:	e000      	b.n	80033d8 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80033d6:	2302      	movs	r3, #2
  }
}
 80033d8:	0018      	movs	r0, r3
 80033da:	46bd      	mov	sp, r7
 80033dc:	b004      	add	sp, #16
 80033de:	bd80      	pop	{r7, pc}
 80033e0:	fffff0ff 	.word	0xfffff0ff

080033e4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80033e4:	b580      	push	{r7, lr}
 80033e6:	b088      	sub	sp, #32
 80033e8:	af00      	add	r7, sp, #0
 80033ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d101      	bne.n	80033f6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80033f2:	2301      	movs	r3, #1
 80033f4:	e301      	b.n	80039fa <HAL_RCC_OscConfig+0x616>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	2201      	movs	r2, #1
 80033fc:	4013      	ands	r3, r2
 80033fe:	d100      	bne.n	8003402 <HAL_RCC_OscConfig+0x1e>
 8003400:	e08d      	b.n	800351e <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8003402:	4bc3      	ldr	r3, [pc, #780]	; (8003710 <HAL_RCC_OscConfig+0x32c>)
 8003404:	685b      	ldr	r3, [r3, #4]
 8003406:	220c      	movs	r2, #12
 8003408:	4013      	ands	r3, r2
 800340a:	2b04      	cmp	r3, #4
 800340c:	d00e      	beq.n	800342c <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800340e:	4bc0      	ldr	r3, [pc, #768]	; (8003710 <HAL_RCC_OscConfig+0x32c>)
 8003410:	685b      	ldr	r3, [r3, #4]
 8003412:	220c      	movs	r2, #12
 8003414:	4013      	ands	r3, r2
 8003416:	2b08      	cmp	r3, #8
 8003418:	d116      	bne.n	8003448 <HAL_RCC_OscConfig+0x64>
 800341a:	4bbd      	ldr	r3, [pc, #756]	; (8003710 <HAL_RCC_OscConfig+0x32c>)
 800341c:	685a      	ldr	r2, [r3, #4]
 800341e:	2380      	movs	r3, #128	; 0x80
 8003420:	025b      	lsls	r3, r3, #9
 8003422:	401a      	ands	r2, r3
 8003424:	2380      	movs	r3, #128	; 0x80
 8003426:	025b      	lsls	r3, r3, #9
 8003428:	429a      	cmp	r2, r3
 800342a:	d10d      	bne.n	8003448 <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800342c:	4bb8      	ldr	r3, [pc, #736]	; (8003710 <HAL_RCC_OscConfig+0x32c>)
 800342e:	681a      	ldr	r2, [r3, #0]
 8003430:	2380      	movs	r3, #128	; 0x80
 8003432:	029b      	lsls	r3, r3, #10
 8003434:	4013      	ands	r3, r2
 8003436:	d100      	bne.n	800343a <HAL_RCC_OscConfig+0x56>
 8003438:	e070      	b.n	800351c <HAL_RCC_OscConfig+0x138>
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	685b      	ldr	r3, [r3, #4]
 800343e:	2b00      	cmp	r3, #0
 8003440:	d000      	beq.n	8003444 <HAL_RCC_OscConfig+0x60>
 8003442:	e06b      	b.n	800351c <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 8003444:	2301      	movs	r3, #1
 8003446:	e2d8      	b.n	80039fa <HAL_RCC_OscConfig+0x616>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	685b      	ldr	r3, [r3, #4]
 800344c:	2b01      	cmp	r3, #1
 800344e:	d107      	bne.n	8003460 <HAL_RCC_OscConfig+0x7c>
 8003450:	4baf      	ldr	r3, [pc, #700]	; (8003710 <HAL_RCC_OscConfig+0x32c>)
 8003452:	681a      	ldr	r2, [r3, #0]
 8003454:	4bae      	ldr	r3, [pc, #696]	; (8003710 <HAL_RCC_OscConfig+0x32c>)
 8003456:	2180      	movs	r1, #128	; 0x80
 8003458:	0249      	lsls	r1, r1, #9
 800345a:	430a      	orrs	r2, r1
 800345c:	601a      	str	r2, [r3, #0]
 800345e:	e02f      	b.n	80034c0 <HAL_RCC_OscConfig+0xdc>
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	685b      	ldr	r3, [r3, #4]
 8003464:	2b00      	cmp	r3, #0
 8003466:	d10c      	bne.n	8003482 <HAL_RCC_OscConfig+0x9e>
 8003468:	4ba9      	ldr	r3, [pc, #676]	; (8003710 <HAL_RCC_OscConfig+0x32c>)
 800346a:	681a      	ldr	r2, [r3, #0]
 800346c:	4ba8      	ldr	r3, [pc, #672]	; (8003710 <HAL_RCC_OscConfig+0x32c>)
 800346e:	49a9      	ldr	r1, [pc, #676]	; (8003714 <HAL_RCC_OscConfig+0x330>)
 8003470:	400a      	ands	r2, r1
 8003472:	601a      	str	r2, [r3, #0]
 8003474:	4ba6      	ldr	r3, [pc, #664]	; (8003710 <HAL_RCC_OscConfig+0x32c>)
 8003476:	681a      	ldr	r2, [r3, #0]
 8003478:	4ba5      	ldr	r3, [pc, #660]	; (8003710 <HAL_RCC_OscConfig+0x32c>)
 800347a:	49a7      	ldr	r1, [pc, #668]	; (8003718 <HAL_RCC_OscConfig+0x334>)
 800347c:	400a      	ands	r2, r1
 800347e:	601a      	str	r2, [r3, #0]
 8003480:	e01e      	b.n	80034c0 <HAL_RCC_OscConfig+0xdc>
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	685b      	ldr	r3, [r3, #4]
 8003486:	2b05      	cmp	r3, #5
 8003488:	d10e      	bne.n	80034a8 <HAL_RCC_OscConfig+0xc4>
 800348a:	4ba1      	ldr	r3, [pc, #644]	; (8003710 <HAL_RCC_OscConfig+0x32c>)
 800348c:	681a      	ldr	r2, [r3, #0]
 800348e:	4ba0      	ldr	r3, [pc, #640]	; (8003710 <HAL_RCC_OscConfig+0x32c>)
 8003490:	2180      	movs	r1, #128	; 0x80
 8003492:	02c9      	lsls	r1, r1, #11
 8003494:	430a      	orrs	r2, r1
 8003496:	601a      	str	r2, [r3, #0]
 8003498:	4b9d      	ldr	r3, [pc, #628]	; (8003710 <HAL_RCC_OscConfig+0x32c>)
 800349a:	681a      	ldr	r2, [r3, #0]
 800349c:	4b9c      	ldr	r3, [pc, #624]	; (8003710 <HAL_RCC_OscConfig+0x32c>)
 800349e:	2180      	movs	r1, #128	; 0x80
 80034a0:	0249      	lsls	r1, r1, #9
 80034a2:	430a      	orrs	r2, r1
 80034a4:	601a      	str	r2, [r3, #0]
 80034a6:	e00b      	b.n	80034c0 <HAL_RCC_OscConfig+0xdc>
 80034a8:	4b99      	ldr	r3, [pc, #612]	; (8003710 <HAL_RCC_OscConfig+0x32c>)
 80034aa:	681a      	ldr	r2, [r3, #0]
 80034ac:	4b98      	ldr	r3, [pc, #608]	; (8003710 <HAL_RCC_OscConfig+0x32c>)
 80034ae:	4999      	ldr	r1, [pc, #612]	; (8003714 <HAL_RCC_OscConfig+0x330>)
 80034b0:	400a      	ands	r2, r1
 80034b2:	601a      	str	r2, [r3, #0]
 80034b4:	4b96      	ldr	r3, [pc, #600]	; (8003710 <HAL_RCC_OscConfig+0x32c>)
 80034b6:	681a      	ldr	r2, [r3, #0]
 80034b8:	4b95      	ldr	r3, [pc, #596]	; (8003710 <HAL_RCC_OscConfig+0x32c>)
 80034ba:	4997      	ldr	r1, [pc, #604]	; (8003718 <HAL_RCC_OscConfig+0x334>)
 80034bc:	400a      	ands	r2, r1
 80034be:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	685b      	ldr	r3, [r3, #4]
 80034c4:	2b00      	cmp	r3, #0
 80034c6:	d014      	beq.n	80034f2 <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80034c8:	f7fd fc16 	bl	8000cf8 <HAL_GetTick>
 80034cc:	0003      	movs	r3, r0
 80034ce:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80034d0:	e008      	b.n	80034e4 <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80034d2:	f7fd fc11 	bl	8000cf8 <HAL_GetTick>
 80034d6:	0002      	movs	r2, r0
 80034d8:	69bb      	ldr	r3, [r7, #24]
 80034da:	1ad3      	subs	r3, r2, r3
 80034dc:	2b64      	cmp	r3, #100	; 0x64
 80034de:	d901      	bls.n	80034e4 <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 80034e0:	2303      	movs	r3, #3
 80034e2:	e28a      	b.n	80039fa <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80034e4:	4b8a      	ldr	r3, [pc, #552]	; (8003710 <HAL_RCC_OscConfig+0x32c>)
 80034e6:	681a      	ldr	r2, [r3, #0]
 80034e8:	2380      	movs	r3, #128	; 0x80
 80034ea:	029b      	lsls	r3, r3, #10
 80034ec:	4013      	ands	r3, r2
 80034ee:	d0f0      	beq.n	80034d2 <HAL_RCC_OscConfig+0xee>
 80034f0:	e015      	b.n	800351e <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80034f2:	f7fd fc01 	bl	8000cf8 <HAL_GetTick>
 80034f6:	0003      	movs	r3, r0
 80034f8:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80034fa:	e008      	b.n	800350e <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80034fc:	f7fd fbfc 	bl	8000cf8 <HAL_GetTick>
 8003500:	0002      	movs	r2, r0
 8003502:	69bb      	ldr	r3, [r7, #24]
 8003504:	1ad3      	subs	r3, r2, r3
 8003506:	2b64      	cmp	r3, #100	; 0x64
 8003508:	d901      	bls.n	800350e <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 800350a:	2303      	movs	r3, #3
 800350c:	e275      	b.n	80039fa <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800350e:	4b80      	ldr	r3, [pc, #512]	; (8003710 <HAL_RCC_OscConfig+0x32c>)
 8003510:	681a      	ldr	r2, [r3, #0]
 8003512:	2380      	movs	r3, #128	; 0x80
 8003514:	029b      	lsls	r3, r3, #10
 8003516:	4013      	ands	r3, r2
 8003518:	d1f0      	bne.n	80034fc <HAL_RCC_OscConfig+0x118>
 800351a:	e000      	b.n	800351e <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800351c:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	2202      	movs	r2, #2
 8003524:	4013      	ands	r3, r2
 8003526:	d100      	bne.n	800352a <HAL_RCC_OscConfig+0x146>
 8003528:	e069      	b.n	80035fe <HAL_RCC_OscConfig+0x21a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 800352a:	4b79      	ldr	r3, [pc, #484]	; (8003710 <HAL_RCC_OscConfig+0x32c>)
 800352c:	685b      	ldr	r3, [r3, #4]
 800352e:	220c      	movs	r2, #12
 8003530:	4013      	ands	r3, r2
 8003532:	d00b      	beq.n	800354c <HAL_RCC_OscConfig+0x168>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8003534:	4b76      	ldr	r3, [pc, #472]	; (8003710 <HAL_RCC_OscConfig+0x32c>)
 8003536:	685b      	ldr	r3, [r3, #4]
 8003538:	220c      	movs	r2, #12
 800353a:	4013      	ands	r3, r2
 800353c:	2b08      	cmp	r3, #8
 800353e:	d11c      	bne.n	800357a <HAL_RCC_OscConfig+0x196>
 8003540:	4b73      	ldr	r3, [pc, #460]	; (8003710 <HAL_RCC_OscConfig+0x32c>)
 8003542:	685a      	ldr	r2, [r3, #4]
 8003544:	2380      	movs	r3, #128	; 0x80
 8003546:	025b      	lsls	r3, r3, #9
 8003548:	4013      	ands	r3, r2
 800354a:	d116      	bne.n	800357a <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800354c:	4b70      	ldr	r3, [pc, #448]	; (8003710 <HAL_RCC_OscConfig+0x32c>)
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	2202      	movs	r2, #2
 8003552:	4013      	ands	r3, r2
 8003554:	d005      	beq.n	8003562 <HAL_RCC_OscConfig+0x17e>
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	68db      	ldr	r3, [r3, #12]
 800355a:	2b01      	cmp	r3, #1
 800355c:	d001      	beq.n	8003562 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 800355e:	2301      	movs	r3, #1
 8003560:	e24b      	b.n	80039fa <HAL_RCC_OscConfig+0x616>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003562:	4b6b      	ldr	r3, [pc, #428]	; (8003710 <HAL_RCC_OscConfig+0x32c>)
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	22f8      	movs	r2, #248	; 0xf8
 8003568:	4393      	bics	r3, r2
 800356a:	0019      	movs	r1, r3
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	691b      	ldr	r3, [r3, #16]
 8003570:	00da      	lsls	r2, r3, #3
 8003572:	4b67      	ldr	r3, [pc, #412]	; (8003710 <HAL_RCC_OscConfig+0x32c>)
 8003574:	430a      	orrs	r2, r1
 8003576:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003578:	e041      	b.n	80035fe <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	68db      	ldr	r3, [r3, #12]
 800357e:	2b00      	cmp	r3, #0
 8003580:	d024      	beq.n	80035cc <HAL_RCC_OscConfig+0x1e8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003582:	4b63      	ldr	r3, [pc, #396]	; (8003710 <HAL_RCC_OscConfig+0x32c>)
 8003584:	681a      	ldr	r2, [r3, #0]
 8003586:	4b62      	ldr	r3, [pc, #392]	; (8003710 <HAL_RCC_OscConfig+0x32c>)
 8003588:	2101      	movs	r1, #1
 800358a:	430a      	orrs	r2, r1
 800358c:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800358e:	f7fd fbb3 	bl	8000cf8 <HAL_GetTick>
 8003592:	0003      	movs	r3, r0
 8003594:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003596:	e008      	b.n	80035aa <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003598:	f7fd fbae 	bl	8000cf8 <HAL_GetTick>
 800359c:	0002      	movs	r2, r0
 800359e:	69bb      	ldr	r3, [r7, #24]
 80035a0:	1ad3      	subs	r3, r2, r3
 80035a2:	2b02      	cmp	r3, #2
 80035a4:	d901      	bls.n	80035aa <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 80035a6:	2303      	movs	r3, #3
 80035a8:	e227      	b.n	80039fa <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80035aa:	4b59      	ldr	r3, [pc, #356]	; (8003710 <HAL_RCC_OscConfig+0x32c>)
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	2202      	movs	r2, #2
 80035b0:	4013      	ands	r3, r2
 80035b2:	d0f1      	beq.n	8003598 <HAL_RCC_OscConfig+0x1b4>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80035b4:	4b56      	ldr	r3, [pc, #344]	; (8003710 <HAL_RCC_OscConfig+0x32c>)
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	22f8      	movs	r2, #248	; 0xf8
 80035ba:	4393      	bics	r3, r2
 80035bc:	0019      	movs	r1, r3
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	691b      	ldr	r3, [r3, #16]
 80035c2:	00da      	lsls	r2, r3, #3
 80035c4:	4b52      	ldr	r3, [pc, #328]	; (8003710 <HAL_RCC_OscConfig+0x32c>)
 80035c6:	430a      	orrs	r2, r1
 80035c8:	601a      	str	r2, [r3, #0]
 80035ca:	e018      	b.n	80035fe <HAL_RCC_OscConfig+0x21a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80035cc:	4b50      	ldr	r3, [pc, #320]	; (8003710 <HAL_RCC_OscConfig+0x32c>)
 80035ce:	681a      	ldr	r2, [r3, #0]
 80035d0:	4b4f      	ldr	r3, [pc, #316]	; (8003710 <HAL_RCC_OscConfig+0x32c>)
 80035d2:	2101      	movs	r1, #1
 80035d4:	438a      	bics	r2, r1
 80035d6:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80035d8:	f7fd fb8e 	bl	8000cf8 <HAL_GetTick>
 80035dc:	0003      	movs	r3, r0
 80035de:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80035e0:	e008      	b.n	80035f4 <HAL_RCC_OscConfig+0x210>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80035e2:	f7fd fb89 	bl	8000cf8 <HAL_GetTick>
 80035e6:	0002      	movs	r2, r0
 80035e8:	69bb      	ldr	r3, [r7, #24]
 80035ea:	1ad3      	subs	r3, r2, r3
 80035ec:	2b02      	cmp	r3, #2
 80035ee:	d901      	bls.n	80035f4 <HAL_RCC_OscConfig+0x210>
          {
            return HAL_TIMEOUT;
 80035f0:	2303      	movs	r3, #3
 80035f2:	e202      	b.n	80039fa <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80035f4:	4b46      	ldr	r3, [pc, #280]	; (8003710 <HAL_RCC_OscConfig+0x32c>)
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	2202      	movs	r2, #2
 80035fa:	4013      	ands	r3, r2
 80035fc:	d1f1      	bne.n	80035e2 <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	2208      	movs	r2, #8
 8003604:	4013      	ands	r3, r2
 8003606:	d036      	beq.n	8003676 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	69db      	ldr	r3, [r3, #28]
 800360c:	2b00      	cmp	r3, #0
 800360e:	d019      	beq.n	8003644 <HAL_RCC_OscConfig+0x260>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003610:	4b3f      	ldr	r3, [pc, #252]	; (8003710 <HAL_RCC_OscConfig+0x32c>)
 8003612:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003614:	4b3e      	ldr	r3, [pc, #248]	; (8003710 <HAL_RCC_OscConfig+0x32c>)
 8003616:	2101      	movs	r1, #1
 8003618:	430a      	orrs	r2, r1
 800361a:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800361c:	f7fd fb6c 	bl	8000cf8 <HAL_GetTick>
 8003620:	0003      	movs	r3, r0
 8003622:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003624:	e008      	b.n	8003638 <HAL_RCC_OscConfig+0x254>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003626:	f7fd fb67 	bl	8000cf8 <HAL_GetTick>
 800362a:	0002      	movs	r2, r0
 800362c:	69bb      	ldr	r3, [r7, #24]
 800362e:	1ad3      	subs	r3, r2, r3
 8003630:	2b02      	cmp	r3, #2
 8003632:	d901      	bls.n	8003638 <HAL_RCC_OscConfig+0x254>
        {
          return HAL_TIMEOUT;
 8003634:	2303      	movs	r3, #3
 8003636:	e1e0      	b.n	80039fa <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003638:	4b35      	ldr	r3, [pc, #212]	; (8003710 <HAL_RCC_OscConfig+0x32c>)
 800363a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800363c:	2202      	movs	r2, #2
 800363e:	4013      	ands	r3, r2
 8003640:	d0f1      	beq.n	8003626 <HAL_RCC_OscConfig+0x242>
 8003642:	e018      	b.n	8003676 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003644:	4b32      	ldr	r3, [pc, #200]	; (8003710 <HAL_RCC_OscConfig+0x32c>)
 8003646:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003648:	4b31      	ldr	r3, [pc, #196]	; (8003710 <HAL_RCC_OscConfig+0x32c>)
 800364a:	2101      	movs	r1, #1
 800364c:	438a      	bics	r2, r1
 800364e:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003650:	f7fd fb52 	bl	8000cf8 <HAL_GetTick>
 8003654:	0003      	movs	r3, r0
 8003656:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003658:	e008      	b.n	800366c <HAL_RCC_OscConfig+0x288>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800365a:	f7fd fb4d 	bl	8000cf8 <HAL_GetTick>
 800365e:	0002      	movs	r2, r0
 8003660:	69bb      	ldr	r3, [r7, #24]
 8003662:	1ad3      	subs	r3, r2, r3
 8003664:	2b02      	cmp	r3, #2
 8003666:	d901      	bls.n	800366c <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 8003668:	2303      	movs	r3, #3
 800366a:	e1c6      	b.n	80039fa <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800366c:	4b28      	ldr	r3, [pc, #160]	; (8003710 <HAL_RCC_OscConfig+0x32c>)
 800366e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003670:	2202      	movs	r2, #2
 8003672:	4013      	ands	r3, r2
 8003674:	d1f1      	bne.n	800365a <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	2204      	movs	r2, #4
 800367c:	4013      	ands	r3, r2
 800367e:	d100      	bne.n	8003682 <HAL_RCC_OscConfig+0x29e>
 8003680:	e0b4      	b.n	80037ec <HAL_RCC_OscConfig+0x408>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003682:	201f      	movs	r0, #31
 8003684:	183b      	adds	r3, r7, r0
 8003686:	2200      	movs	r2, #0
 8003688:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800368a:	4b21      	ldr	r3, [pc, #132]	; (8003710 <HAL_RCC_OscConfig+0x32c>)
 800368c:	69da      	ldr	r2, [r3, #28]
 800368e:	2380      	movs	r3, #128	; 0x80
 8003690:	055b      	lsls	r3, r3, #21
 8003692:	4013      	ands	r3, r2
 8003694:	d110      	bne.n	80036b8 <HAL_RCC_OscConfig+0x2d4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003696:	4b1e      	ldr	r3, [pc, #120]	; (8003710 <HAL_RCC_OscConfig+0x32c>)
 8003698:	69da      	ldr	r2, [r3, #28]
 800369a:	4b1d      	ldr	r3, [pc, #116]	; (8003710 <HAL_RCC_OscConfig+0x32c>)
 800369c:	2180      	movs	r1, #128	; 0x80
 800369e:	0549      	lsls	r1, r1, #21
 80036a0:	430a      	orrs	r2, r1
 80036a2:	61da      	str	r2, [r3, #28]
 80036a4:	4b1a      	ldr	r3, [pc, #104]	; (8003710 <HAL_RCC_OscConfig+0x32c>)
 80036a6:	69da      	ldr	r2, [r3, #28]
 80036a8:	2380      	movs	r3, #128	; 0x80
 80036aa:	055b      	lsls	r3, r3, #21
 80036ac:	4013      	ands	r3, r2
 80036ae:	60fb      	str	r3, [r7, #12]
 80036b0:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80036b2:	183b      	adds	r3, r7, r0
 80036b4:	2201      	movs	r2, #1
 80036b6:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80036b8:	4b18      	ldr	r3, [pc, #96]	; (800371c <HAL_RCC_OscConfig+0x338>)
 80036ba:	681a      	ldr	r2, [r3, #0]
 80036bc:	2380      	movs	r3, #128	; 0x80
 80036be:	005b      	lsls	r3, r3, #1
 80036c0:	4013      	ands	r3, r2
 80036c2:	d11a      	bne.n	80036fa <HAL_RCC_OscConfig+0x316>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80036c4:	4b15      	ldr	r3, [pc, #84]	; (800371c <HAL_RCC_OscConfig+0x338>)
 80036c6:	681a      	ldr	r2, [r3, #0]
 80036c8:	4b14      	ldr	r3, [pc, #80]	; (800371c <HAL_RCC_OscConfig+0x338>)
 80036ca:	2180      	movs	r1, #128	; 0x80
 80036cc:	0049      	lsls	r1, r1, #1
 80036ce:	430a      	orrs	r2, r1
 80036d0:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80036d2:	f7fd fb11 	bl	8000cf8 <HAL_GetTick>
 80036d6:	0003      	movs	r3, r0
 80036d8:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80036da:	e008      	b.n	80036ee <HAL_RCC_OscConfig+0x30a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80036dc:	f7fd fb0c 	bl	8000cf8 <HAL_GetTick>
 80036e0:	0002      	movs	r2, r0
 80036e2:	69bb      	ldr	r3, [r7, #24]
 80036e4:	1ad3      	subs	r3, r2, r3
 80036e6:	2b64      	cmp	r3, #100	; 0x64
 80036e8:	d901      	bls.n	80036ee <HAL_RCC_OscConfig+0x30a>
        {
          return HAL_TIMEOUT;
 80036ea:	2303      	movs	r3, #3
 80036ec:	e185      	b.n	80039fa <HAL_RCC_OscConfig+0x616>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80036ee:	4b0b      	ldr	r3, [pc, #44]	; (800371c <HAL_RCC_OscConfig+0x338>)
 80036f0:	681a      	ldr	r2, [r3, #0]
 80036f2:	2380      	movs	r3, #128	; 0x80
 80036f4:	005b      	lsls	r3, r3, #1
 80036f6:	4013      	ands	r3, r2
 80036f8:	d0f0      	beq.n	80036dc <HAL_RCC_OscConfig+0x2f8>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	689b      	ldr	r3, [r3, #8]
 80036fe:	2b01      	cmp	r3, #1
 8003700:	d10e      	bne.n	8003720 <HAL_RCC_OscConfig+0x33c>
 8003702:	4b03      	ldr	r3, [pc, #12]	; (8003710 <HAL_RCC_OscConfig+0x32c>)
 8003704:	6a1a      	ldr	r2, [r3, #32]
 8003706:	4b02      	ldr	r3, [pc, #8]	; (8003710 <HAL_RCC_OscConfig+0x32c>)
 8003708:	2101      	movs	r1, #1
 800370a:	430a      	orrs	r2, r1
 800370c:	621a      	str	r2, [r3, #32]
 800370e:	e035      	b.n	800377c <HAL_RCC_OscConfig+0x398>
 8003710:	40021000 	.word	0x40021000
 8003714:	fffeffff 	.word	0xfffeffff
 8003718:	fffbffff 	.word	0xfffbffff
 800371c:	40007000 	.word	0x40007000
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	689b      	ldr	r3, [r3, #8]
 8003724:	2b00      	cmp	r3, #0
 8003726:	d10c      	bne.n	8003742 <HAL_RCC_OscConfig+0x35e>
 8003728:	4bb6      	ldr	r3, [pc, #728]	; (8003a04 <HAL_RCC_OscConfig+0x620>)
 800372a:	6a1a      	ldr	r2, [r3, #32]
 800372c:	4bb5      	ldr	r3, [pc, #724]	; (8003a04 <HAL_RCC_OscConfig+0x620>)
 800372e:	2101      	movs	r1, #1
 8003730:	438a      	bics	r2, r1
 8003732:	621a      	str	r2, [r3, #32]
 8003734:	4bb3      	ldr	r3, [pc, #716]	; (8003a04 <HAL_RCC_OscConfig+0x620>)
 8003736:	6a1a      	ldr	r2, [r3, #32]
 8003738:	4bb2      	ldr	r3, [pc, #712]	; (8003a04 <HAL_RCC_OscConfig+0x620>)
 800373a:	2104      	movs	r1, #4
 800373c:	438a      	bics	r2, r1
 800373e:	621a      	str	r2, [r3, #32]
 8003740:	e01c      	b.n	800377c <HAL_RCC_OscConfig+0x398>
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	689b      	ldr	r3, [r3, #8]
 8003746:	2b05      	cmp	r3, #5
 8003748:	d10c      	bne.n	8003764 <HAL_RCC_OscConfig+0x380>
 800374a:	4bae      	ldr	r3, [pc, #696]	; (8003a04 <HAL_RCC_OscConfig+0x620>)
 800374c:	6a1a      	ldr	r2, [r3, #32]
 800374e:	4bad      	ldr	r3, [pc, #692]	; (8003a04 <HAL_RCC_OscConfig+0x620>)
 8003750:	2104      	movs	r1, #4
 8003752:	430a      	orrs	r2, r1
 8003754:	621a      	str	r2, [r3, #32]
 8003756:	4bab      	ldr	r3, [pc, #684]	; (8003a04 <HAL_RCC_OscConfig+0x620>)
 8003758:	6a1a      	ldr	r2, [r3, #32]
 800375a:	4baa      	ldr	r3, [pc, #680]	; (8003a04 <HAL_RCC_OscConfig+0x620>)
 800375c:	2101      	movs	r1, #1
 800375e:	430a      	orrs	r2, r1
 8003760:	621a      	str	r2, [r3, #32]
 8003762:	e00b      	b.n	800377c <HAL_RCC_OscConfig+0x398>
 8003764:	4ba7      	ldr	r3, [pc, #668]	; (8003a04 <HAL_RCC_OscConfig+0x620>)
 8003766:	6a1a      	ldr	r2, [r3, #32]
 8003768:	4ba6      	ldr	r3, [pc, #664]	; (8003a04 <HAL_RCC_OscConfig+0x620>)
 800376a:	2101      	movs	r1, #1
 800376c:	438a      	bics	r2, r1
 800376e:	621a      	str	r2, [r3, #32]
 8003770:	4ba4      	ldr	r3, [pc, #656]	; (8003a04 <HAL_RCC_OscConfig+0x620>)
 8003772:	6a1a      	ldr	r2, [r3, #32]
 8003774:	4ba3      	ldr	r3, [pc, #652]	; (8003a04 <HAL_RCC_OscConfig+0x620>)
 8003776:	2104      	movs	r1, #4
 8003778:	438a      	bics	r2, r1
 800377a:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	689b      	ldr	r3, [r3, #8]
 8003780:	2b00      	cmp	r3, #0
 8003782:	d014      	beq.n	80037ae <HAL_RCC_OscConfig+0x3ca>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003784:	f7fd fab8 	bl	8000cf8 <HAL_GetTick>
 8003788:	0003      	movs	r3, r0
 800378a:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800378c:	e009      	b.n	80037a2 <HAL_RCC_OscConfig+0x3be>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800378e:	f7fd fab3 	bl	8000cf8 <HAL_GetTick>
 8003792:	0002      	movs	r2, r0
 8003794:	69bb      	ldr	r3, [r7, #24]
 8003796:	1ad3      	subs	r3, r2, r3
 8003798:	4a9b      	ldr	r2, [pc, #620]	; (8003a08 <HAL_RCC_OscConfig+0x624>)
 800379a:	4293      	cmp	r3, r2
 800379c:	d901      	bls.n	80037a2 <HAL_RCC_OscConfig+0x3be>
        {
          return HAL_TIMEOUT;
 800379e:	2303      	movs	r3, #3
 80037a0:	e12b      	b.n	80039fa <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80037a2:	4b98      	ldr	r3, [pc, #608]	; (8003a04 <HAL_RCC_OscConfig+0x620>)
 80037a4:	6a1b      	ldr	r3, [r3, #32]
 80037a6:	2202      	movs	r2, #2
 80037a8:	4013      	ands	r3, r2
 80037aa:	d0f0      	beq.n	800378e <HAL_RCC_OscConfig+0x3aa>
 80037ac:	e013      	b.n	80037d6 <HAL_RCC_OscConfig+0x3f2>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80037ae:	f7fd faa3 	bl	8000cf8 <HAL_GetTick>
 80037b2:	0003      	movs	r3, r0
 80037b4:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80037b6:	e009      	b.n	80037cc <HAL_RCC_OscConfig+0x3e8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80037b8:	f7fd fa9e 	bl	8000cf8 <HAL_GetTick>
 80037bc:	0002      	movs	r2, r0
 80037be:	69bb      	ldr	r3, [r7, #24]
 80037c0:	1ad3      	subs	r3, r2, r3
 80037c2:	4a91      	ldr	r2, [pc, #580]	; (8003a08 <HAL_RCC_OscConfig+0x624>)
 80037c4:	4293      	cmp	r3, r2
 80037c6:	d901      	bls.n	80037cc <HAL_RCC_OscConfig+0x3e8>
        {
          return HAL_TIMEOUT;
 80037c8:	2303      	movs	r3, #3
 80037ca:	e116      	b.n	80039fa <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80037cc:	4b8d      	ldr	r3, [pc, #564]	; (8003a04 <HAL_RCC_OscConfig+0x620>)
 80037ce:	6a1b      	ldr	r3, [r3, #32]
 80037d0:	2202      	movs	r2, #2
 80037d2:	4013      	ands	r3, r2
 80037d4:	d1f0      	bne.n	80037b8 <HAL_RCC_OscConfig+0x3d4>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80037d6:	231f      	movs	r3, #31
 80037d8:	18fb      	adds	r3, r7, r3
 80037da:	781b      	ldrb	r3, [r3, #0]
 80037dc:	2b01      	cmp	r3, #1
 80037de:	d105      	bne.n	80037ec <HAL_RCC_OscConfig+0x408>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80037e0:	4b88      	ldr	r3, [pc, #544]	; (8003a04 <HAL_RCC_OscConfig+0x620>)
 80037e2:	69da      	ldr	r2, [r3, #28]
 80037e4:	4b87      	ldr	r3, [pc, #540]	; (8003a04 <HAL_RCC_OscConfig+0x620>)
 80037e6:	4989      	ldr	r1, [pc, #548]	; (8003a0c <HAL_RCC_OscConfig+0x628>)
 80037e8:	400a      	ands	r2, r1
 80037ea:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	2210      	movs	r2, #16
 80037f2:	4013      	ands	r3, r2
 80037f4:	d063      	beq.n	80038be <HAL_RCC_OscConfig+0x4da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	695b      	ldr	r3, [r3, #20]
 80037fa:	2b01      	cmp	r3, #1
 80037fc:	d12a      	bne.n	8003854 <HAL_RCC_OscConfig+0x470>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 80037fe:	4b81      	ldr	r3, [pc, #516]	; (8003a04 <HAL_RCC_OscConfig+0x620>)
 8003800:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003802:	4b80      	ldr	r3, [pc, #512]	; (8003a04 <HAL_RCC_OscConfig+0x620>)
 8003804:	2104      	movs	r1, #4
 8003806:	430a      	orrs	r2, r1
 8003808:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 800380a:	4b7e      	ldr	r3, [pc, #504]	; (8003a04 <HAL_RCC_OscConfig+0x620>)
 800380c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800380e:	4b7d      	ldr	r3, [pc, #500]	; (8003a04 <HAL_RCC_OscConfig+0x620>)
 8003810:	2101      	movs	r1, #1
 8003812:	430a      	orrs	r2, r1
 8003814:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003816:	f7fd fa6f 	bl	8000cf8 <HAL_GetTick>
 800381a:	0003      	movs	r3, r0
 800381c:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800381e:	e008      	b.n	8003832 <HAL_RCC_OscConfig+0x44e>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8003820:	f7fd fa6a 	bl	8000cf8 <HAL_GetTick>
 8003824:	0002      	movs	r2, r0
 8003826:	69bb      	ldr	r3, [r7, #24]
 8003828:	1ad3      	subs	r3, r2, r3
 800382a:	2b02      	cmp	r3, #2
 800382c:	d901      	bls.n	8003832 <HAL_RCC_OscConfig+0x44e>
        {
          return HAL_TIMEOUT;
 800382e:	2303      	movs	r3, #3
 8003830:	e0e3      	b.n	80039fa <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8003832:	4b74      	ldr	r3, [pc, #464]	; (8003a04 <HAL_RCC_OscConfig+0x620>)
 8003834:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003836:	2202      	movs	r2, #2
 8003838:	4013      	ands	r3, r2
 800383a:	d0f1      	beq.n	8003820 <HAL_RCC_OscConfig+0x43c>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 800383c:	4b71      	ldr	r3, [pc, #452]	; (8003a04 <HAL_RCC_OscConfig+0x620>)
 800383e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003840:	22f8      	movs	r2, #248	; 0xf8
 8003842:	4393      	bics	r3, r2
 8003844:	0019      	movs	r1, r3
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	699b      	ldr	r3, [r3, #24]
 800384a:	00da      	lsls	r2, r3, #3
 800384c:	4b6d      	ldr	r3, [pc, #436]	; (8003a04 <HAL_RCC_OscConfig+0x620>)
 800384e:	430a      	orrs	r2, r1
 8003850:	635a      	str	r2, [r3, #52]	; 0x34
 8003852:	e034      	b.n	80038be <HAL_RCC_OscConfig+0x4da>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	695b      	ldr	r3, [r3, #20]
 8003858:	3305      	adds	r3, #5
 800385a:	d111      	bne.n	8003880 <HAL_RCC_OscConfig+0x49c>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 800385c:	4b69      	ldr	r3, [pc, #420]	; (8003a04 <HAL_RCC_OscConfig+0x620>)
 800385e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003860:	4b68      	ldr	r3, [pc, #416]	; (8003a04 <HAL_RCC_OscConfig+0x620>)
 8003862:	2104      	movs	r1, #4
 8003864:	438a      	bics	r2, r1
 8003866:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8003868:	4b66      	ldr	r3, [pc, #408]	; (8003a04 <HAL_RCC_OscConfig+0x620>)
 800386a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800386c:	22f8      	movs	r2, #248	; 0xf8
 800386e:	4393      	bics	r3, r2
 8003870:	0019      	movs	r1, r3
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	699b      	ldr	r3, [r3, #24]
 8003876:	00da      	lsls	r2, r3, #3
 8003878:	4b62      	ldr	r3, [pc, #392]	; (8003a04 <HAL_RCC_OscConfig+0x620>)
 800387a:	430a      	orrs	r2, r1
 800387c:	635a      	str	r2, [r3, #52]	; 0x34
 800387e:	e01e      	b.n	80038be <HAL_RCC_OscConfig+0x4da>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8003880:	4b60      	ldr	r3, [pc, #384]	; (8003a04 <HAL_RCC_OscConfig+0x620>)
 8003882:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003884:	4b5f      	ldr	r3, [pc, #380]	; (8003a04 <HAL_RCC_OscConfig+0x620>)
 8003886:	2104      	movs	r1, #4
 8003888:	430a      	orrs	r2, r1
 800388a:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 800388c:	4b5d      	ldr	r3, [pc, #372]	; (8003a04 <HAL_RCC_OscConfig+0x620>)
 800388e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003890:	4b5c      	ldr	r3, [pc, #368]	; (8003a04 <HAL_RCC_OscConfig+0x620>)
 8003892:	2101      	movs	r1, #1
 8003894:	438a      	bics	r2, r1
 8003896:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003898:	f7fd fa2e 	bl	8000cf8 <HAL_GetTick>
 800389c:	0003      	movs	r3, r0
 800389e:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80038a0:	e008      	b.n	80038b4 <HAL_RCC_OscConfig+0x4d0>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80038a2:	f7fd fa29 	bl	8000cf8 <HAL_GetTick>
 80038a6:	0002      	movs	r2, r0
 80038a8:	69bb      	ldr	r3, [r7, #24]
 80038aa:	1ad3      	subs	r3, r2, r3
 80038ac:	2b02      	cmp	r3, #2
 80038ae:	d901      	bls.n	80038b4 <HAL_RCC_OscConfig+0x4d0>
        {
          return HAL_TIMEOUT;
 80038b0:	2303      	movs	r3, #3
 80038b2:	e0a2      	b.n	80039fa <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80038b4:	4b53      	ldr	r3, [pc, #332]	; (8003a04 <HAL_RCC_OscConfig+0x620>)
 80038b6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80038b8:	2202      	movs	r2, #2
 80038ba:	4013      	ands	r3, r2
 80038bc:	d1f1      	bne.n	80038a2 <HAL_RCC_OscConfig+0x4be>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	6a1b      	ldr	r3, [r3, #32]
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d100      	bne.n	80038c8 <HAL_RCC_OscConfig+0x4e4>
 80038c6:	e097      	b.n	80039f8 <HAL_RCC_OscConfig+0x614>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80038c8:	4b4e      	ldr	r3, [pc, #312]	; (8003a04 <HAL_RCC_OscConfig+0x620>)
 80038ca:	685b      	ldr	r3, [r3, #4]
 80038cc:	220c      	movs	r2, #12
 80038ce:	4013      	ands	r3, r2
 80038d0:	2b08      	cmp	r3, #8
 80038d2:	d100      	bne.n	80038d6 <HAL_RCC_OscConfig+0x4f2>
 80038d4:	e06b      	b.n	80039ae <HAL_RCC_OscConfig+0x5ca>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	6a1b      	ldr	r3, [r3, #32]
 80038da:	2b02      	cmp	r3, #2
 80038dc:	d14c      	bne.n	8003978 <HAL_RCC_OscConfig+0x594>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80038de:	4b49      	ldr	r3, [pc, #292]	; (8003a04 <HAL_RCC_OscConfig+0x620>)
 80038e0:	681a      	ldr	r2, [r3, #0]
 80038e2:	4b48      	ldr	r3, [pc, #288]	; (8003a04 <HAL_RCC_OscConfig+0x620>)
 80038e4:	494a      	ldr	r1, [pc, #296]	; (8003a10 <HAL_RCC_OscConfig+0x62c>)
 80038e6:	400a      	ands	r2, r1
 80038e8:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80038ea:	f7fd fa05 	bl	8000cf8 <HAL_GetTick>
 80038ee:	0003      	movs	r3, r0
 80038f0:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80038f2:	e008      	b.n	8003906 <HAL_RCC_OscConfig+0x522>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80038f4:	f7fd fa00 	bl	8000cf8 <HAL_GetTick>
 80038f8:	0002      	movs	r2, r0
 80038fa:	69bb      	ldr	r3, [r7, #24]
 80038fc:	1ad3      	subs	r3, r2, r3
 80038fe:	2b02      	cmp	r3, #2
 8003900:	d901      	bls.n	8003906 <HAL_RCC_OscConfig+0x522>
          {
            return HAL_TIMEOUT;
 8003902:	2303      	movs	r3, #3
 8003904:	e079      	b.n	80039fa <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003906:	4b3f      	ldr	r3, [pc, #252]	; (8003a04 <HAL_RCC_OscConfig+0x620>)
 8003908:	681a      	ldr	r2, [r3, #0]
 800390a:	2380      	movs	r3, #128	; 0x80
 800390c:	049b      	lsls	r3, r3, #18
 800390e:	4013      	ands	r3, r2
 8003910:	d1f0      	bne.n	80038f4 <HAL_RCC_OscConfig+0x510>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003912:	4b3c      	ldr	r3, [pc, #240]	; (8003a04 <HAL_RCC_OscConfig+0x620>)
 8003914:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003916:	220f      	movs	r2, #15
 8003918:	4393      	bics	r3, r2
 800391a:	0019      	movs	r1, r3
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003920:	4b38      	ldr	r3, [pc, #224]	; (8003a04 <HAL_RCC_OscConfig+0x620>)
 8003922:	430a      	orrs	r2, r1
 8003924:	62da      	str	r2, [r3, #44]	; 0x2c
 8003926:	4b37      	ldr	r3, [pc, #220]	; (8003a04 <HAL_RCC_OscConfig+0x620>)
 8003928:	685b      	ldr	r3, [r3, #4]
 800392a:	4a3a      	ldr	r2, [pc, #232]	; (8003a14 <HAL_RCC_OscConfig+0x630>)
 800392c:	4013      	ands	r3, r2
 800392e:	0019      	movs	r1, r3
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003938:	431a      	orrs	r2, r3
 800393a:	4b32      	ldr	r3, [pc, #200]	; (8003a04 <HAL_RCC_OscConfig+0x620>)
 800393c:	430a      	orrs	r2, r1
 800393e:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003940:	4b30      	ldr	r3, [pc, #192]	; (8003a04 <HAL_RCC_OscConfig+0x620>)
 8003942:	681a      	ldr	r2, [r3, #0]
 8003944:	4b2f      	ldr	r3, [pc, #188]	; (8003a04 <HAL_RCC_OscConfig+0x620>)
 8003946:	2180      	movs	r1, #128	; 0x80
 8003948:	0449      	lsls	r1, r1, #17
 800394a:	430a      	orrs	r2, r1
 800394c:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800394e:	f7fd f9d3 	bl	8000cf8 <HAL_GetTick>
 8003952:	0003      	movs	r3, r0
 8003954:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003956:	e008      	b.n	800396a <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003958:	f7fd f9ce 	bl	8000cf8 <HAL_GetTick>
 800395c:	0002      	movs	r2, r0
 800395e:	69bb      	ldr	r3, [r7, #24]
 8003960:	1ad3      	subs	r3, r2, r3
 8003962:	2b02      	cmp	r3, #2
 8003964:	d901      	bls.n	800396a <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 8003966:	2303      	movs	r3, #3
 8003968:	e047      	b.n	80039fa <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800396a:	4b26      	ldr	r3, [pc, #152]	; (8003a04 <HAL_RCC_OscConfig+0x620>)
 800396c:	681a      	ldr	r2, [r3, #0]
 800396e:	2380      	movs	r3, #128	; 0x80
 8003970:	049b      	lsls	r3, r3, #18
 8003972:	4013      	ands	r3, r2
 8003974:	d0f0      	beq.n	8003958 <HAL_RCC_OscConfig+0x574>
 8003976:	e03f      	b.n	80039f8 <HAL_RCC_OscConfig+0x614>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003978:	4b22      	ldr	r3, [pc, #136]	; (8003a04 <HAL_RCC_OscConfig+0x620>)
 800397a:	681a      	ldr	r2, [r3, #0]
 800397c:	4b21      	ldr	r3, [pc, #132]	; (8003a04 <HAL_RCC_OscConfig+0x620>)
 800397e:	4924      	ldr	r1, [pc, #144]	; (8003a10 <HAL_RCC_OscConfig+0x62c>)
 8003980:	400a      	ands	r2, r1
 8003982:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003984:	f7fd f9b8 	bl	8000cf8 <HAL_GetTick>
 8003988:	0003      	movs	r3, r0
 800398a:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800398c:	e008      	b.n	80039a0 <HAL_RCC_OscConfig+0x5bc>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800398e:	f7fd f9b3 	bl	8000cf8 <HAL_GetTick>
 8003992:	0002      	movs	r2, r0
 8003994:	69bb      	ldr	r3, [r7, #24]
 8003996:	1ad3      	subs	r3, r2, r3
 8003998:	2b02      	cmp	r3, #2
 800399a:	d901      	bls.n	80039a0 <HAL_RCC_OscConfig+0x5bc>
          {
            return HAL_TIMEOUT;
 800399c:	2303      	movs	r3, #3
 800399e:	e02c      	b.n	80039fa <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80039a0:	4b18      	ldr	r3, [pc, #96]	; (8003a04 <HAL_RCC_OscConfig+0x620>)
 80039a2:	681a      	ldr	r2, [r3, #0]
 80039a4:	2380      	movs	r3, #128	; 0x80
 80039a6:	049b      	lsls	r3, r3, #18
 80039a8:	4013      	ands	r3, r2
 80039aa:	d1f0      	bne.n	800398e <HAL_RCC_OscConfig+0x5aa>
 80039ac:	e024      	b.n	80039f8 <HAL_RCC_OscConfig+0x614>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	6a1b      	ldr	r3, [r3, #32]
 80039b2:	2b01      	cmp	r3, #1
 80039b4:	d101      	bne.n	80039ba <HAL_RCC_OscConfig+0x5d6>
      {
        return HAL_ERROR;
 80039b6:	2301      	movs	r3, #1
 80039b8:	e01f      	b.n	80039fa <HAL_RCC_OscConfig+0x616>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 80039ba:	4b12      	ldr	r3, [pc, #72]	; (8003a04 <HAL_RCC_OscConfig+0x620>)
 80039bc:	685b      	ldr	r3, [r3, #4]
 80039be:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 80039c0:	4b10      	ldr	r3, [pc, #64]	; (8003a04 <HAL_RCC_OscConfig+0x620>)
 80039c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80039c4:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80039c6:	697a      	ldr	r2, [r7, #20]
 80039c8:	2380      	movs	r3, #128	; 0x80
 80039ca:	025b      	lsls	r3, r3, #9
 80039cc:	401a      	ands	r2, r3
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039d2:	429a      	cmp	r2, r3
 80039d4:	d10e      	bne.n	80039f4 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 80039d6:	693b      	ldr	r3, [r7, #16]
 80039d8:	220f      	movs	r2, #15
 80039da:	401a      	ands	r2, r3
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80039e0:	429a      	cmp	r2, r3
 80039e2:	d107      	bne.n	80039f4 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 80039e4:	697a      	ldr	r2, [r7, #20]
 80039e6:	23f0      	movs	r3, #240	; 0xf0
 80039e8:	039b      	lsls	r3, r3, #14
 80039ea:	401a      	ands	r2, r3
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 80039f0:	429a      	cmp	r2, r3
 80039f2:	d001      	beq.n	80039f8 <HAL_RCC_OscConfig+0x614>
        {
          return HAL_ERROR;
 80039f4:	2301      	movs	r3, #1
 80039f6:	e000      	b.n	80039fa <HAL_RCC_OscConfig+0x616>
        }
      }
    }
  }

  return HAL_OK;
 80039f8:	2300      	movs	r3, #0
}
 80039fa:	0018      	movs	r0, r3
 80039fc:	46bd      	mov	sp, r7
 80039fe:	b008      	add	sp, #32
 8003a00:	bd80      	pop	{r7, pc}
 8003a02:	46c0      	nop			; (mov r8, r8)
 8003a04:	40021000 	.word	0x40021000
 8003a08:	00001388 	.word	0x00001388
 8003a0c:	efffffff 	.word	0xefffffff
 8003a10:	feffffff 	.word	0xfeffffff
 8003a14:	ffc2ffff 	.word	0xffc2ffff

08003a18 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003a18:	b580      	push	{r7, lr}
 8003a1a:	b084      	sub	sp, #16
 8003a1c:	af00      	add	r7, sp, #0
 8003a1e:	6078      	str	r0, [r7, #4]
 8003a20:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	d101      	bne.n	8003a2c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003a28:	2301      	movs	r3, #1
 8003a2a:	e0b3      	b.n	8003b94 <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003a2c:	4b5b      	ldr	r3, [pc, #364]	; (8003b9c <HAL_RCC_ClockConfig+0x184>)
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	2201      	movs	r2, #1
 8003a32:	4013      	ands	r3, r2
 8003a34:	683a      	ldr	r2, [r7, #0]
 8003a36:	429a      	cmp	r2, r3
 8003a38:	d911      	bls.n	8003a5e <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003a3a:	4b58      	ldr	r3, [pc, #352]	; (8003b9c <HAL_RCC_ClockConfig+0x184>)
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	2201      	movs	r2, #1
 8003a40:	4393      	bics	r3, r2
 8003a42:	0019      	movs	r1, r3
 8003a44:	4b55      	ldr	r3, [pc, #340]	; (8003b9c <HAL_RCC_ClockConfig+0x184>)
 8003a46:	683a      	ldr	r2, [r7, #0]
 8003a48:	430a      	orrs	r2, r1
 8003a4a:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003a4c:	4b53      	ldr	r3, [pc, #332]	; (8003b9c <HAL_RCC_ClockConfig+0x184>)
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	2201      	movs	r2, #1
 8003a52:	4013      	ands	r3, r2
 8003a54:	683a      	ldr	r2, [r7, #0]
 8003a56:	429a      	cmp	r2, r3
 8003a58:	d001      	beq.n	8003a5e <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8003a5a:	2301      	movs	r3, #1
 8003a5c:	e09a      	b.n	8003b94 <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	2202      	movs	r2, #2
 8003a64:	4013      	ands	r3, r2
 8003a66:	d015      	beq.n	8003a94 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	2204      	movs	r2, #4
 8003a6e:	4013      	ands	r3, r2
 8003a70:	d006      	beq.n	8003a80 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8003a72:	4b4b      	ldr	r3, [pc, #300]	; (8003ba0 <HAL_RCC_ClockConfig+0x188>)
 8003a74:	685a      	ldr	r2, [r3, #4]
 8003a76:	4b4a      	ldr	r3, [pc, #296]	; (8003ba0 <HAL_RCC_ClockConfig+0x188>)
 8003a78:	21e0      	movs	r1, #224	; 0xe0
 8003a7a:	00c9      	lsls	r1, r1, #3
 8003a7c:	430a      	orrs	r2, r1
 8003a7e:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003a80:	4b47      	ldr	r3, [pc, #284]	; (8003ba0 <HAL_RCC_ClockConfig+0x188>)
 8003a82:	685b      	ldr	r3, [r3, #4]
 8003a84:	22f0      	movs	r2, #240	; 0xf0
 8003a86:	4393      	bics	r3, r2
 8003a88:	0019      	movs	r1, r3
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	689a      	ldr	r2, [r3, #8]
 8003a8e:	4b44      	ldr	r3, [pc, #272]	; (8003ba0 <HAL_RCC_ClockConfig+0x188>)
 8003a90:	430a      	orrs	r2, r1
 8003a92:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	2201      	movs	r2, #1
 8003a9a:	4013      	ands	r3, r2
 8003a9c:	d040      	beq.n	8003b20 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	685b      	ldr	r3, [r3, #4]
 8003aa2:	2b01      	cmp	r3, #1
 8003aa4:	d107      	bne.n	8003ab6 <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003aa6:	4b3e      	ldr	r3, [pc, #248]	; (8003ba0 <HAL_RCC_ClockConfig+0x188>)
 8003aa8:	681a      	ldr	r2, [r3, #0]
 8003aaa:	2380      	movs	r3, #128	; 0x80
 8003aac:	029b      	lsls	r3, r3, #10
 8003aae:	4013      	ands	r3, r2
 8003ab0:	d114      	bne.n	8003adc <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8003ab2:	2301      	movs	r3, #1
 8003ab4:	e06e      	b.n	8003b94 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	685b      	ldr	r3, [r3, #4]
 8003aba:	2b02      	cmp	r3, #2
 8003abc:	d107      	bne.n	8003ace <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003abe:	4b38      	ldr	r3, [pc, #224]	; (8003ba0 <HAL_RCC_ClockConfig+0x188>)
 8003ac0:	681a      	ldr	r2, [r3, #0]
 8003ac2:	2380      	movs	r3, #128	; 0x80
 8003ac4:	049b      	lsls	r3, r3, #18
 8003ac6:	4013      	ands	r3, r2
 8003ac8:	d108      	bne.n	8003adc <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8003aca:	2301      	movs	r3, #1
 8003acc:	e062      	b.n	8003b94 <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003ace:	4b34      	ldr	r3, [pc, #208]	; (8003ba0 <HAL_RCC_ClockConfig+0x188>)
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	2202      	movs	r2, #2
 8003ad4:	4013      	ands	r3, r2
 8003ad6:	d101      	bne.n	8003adc <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8003ad8:	2301      	movs	r3, #1
 8003ada:	e05b      	b.n	8003b94 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003adc:	4b30      	ldr	r3, [pc, #192]	; (8003ba0 <HAL_RCC_ClockConfig+0x188>)
 8003ade:	685b      	ldr	r3, [r3, #4]
 8003ae0:	2203      	movs	r2, #3
 8003ae2:	4393      	bics	r3, r2
 8003ae4:	0019      	movs	r1, r3
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	685a      	ldr	r2, [r3, #4]
 8003aea:	4b2d      	ldr	r3, [pc, #180]	; (8003ba0 <HAL_RCC_ClockConfig+0x188>)
 8003aec:	430a      	orrs	r2, r1
 8003aee:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003af0:	f7fd f902 	bl	8000cf8 <HAL_GetTick>
 8003af4:	0003      	movs	r3, r0
 8003af6:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003af8:	e009      	b.n	8003b0e <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003afa:	f7fd f8fd 	bl	8000cf8 <HAL_GetTick>
 8003afe:	0002      	movs	r2, r0
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	1ad3      	subs	r3, r2, r3
 8003b04:	4a27      	ldr	r2, [pc, #156]	; (8003ba4 <HAL_RCC_ClockConfig+0x18c>)
 8003b06:	4293      	cmp	r3, r2
 8003b08:	d901      	bls.n	8003b0e <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 8003b0a:	2303      	movs	r3, #3
 8003b0c:	e042      	b.n	8003b94 <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003b0e:	4b24      	ldr	r3, [pc, #144]	; (8003ba0 <HAL_RCC_ClockConfig+0x188>)
 8003b10:	685b      	ldr	r3, [r3, #4]
 8003b12:	220c      	movs	r2, #12
 8003b14:	401a      	ands	r2, r3
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	685b      	ldr	r3, [r3, #4]
 8003b1a:	009b      	lsls	r3, r3, #2
 8003b1c:	429a      	cmp	r2, r3
 8003b1e:	d1ec      	bne.n	8003afa <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003b20:	4b1e      	ldr	r3, [pc, #120]	; (8003b9c <HAL_RCC_ClockConfig+0x184>)
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	2201      	movs	r2, #1
 8003b26:	4013      	ands	r3, r2
 8003b28:	683a      	ldr	r2, [r7, #0]
 8003b2a:	429a      	cmp	r2, r3
 8003b2c:	d211      	bcs.n	8003b52 <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003b2e:	4b1b      	ldr	r3, [pc, #108]	; (8003b9c <HAL_RCC_ClockConfig+0x184>)
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	2201      	movs	r2, #1
 8003b34:	4393      	bics	r3, r2
 8003b36:	0019      	movs	r1, r3
 8003b38:	4b18      	ldr	r3, [pc, #96]	; (8003b9c <HAL_RCC_ClockConfig+0x184>)
 8003b3a:	683a      	ldr	r2, [r7, #0]
 8003b3c:	430a      	orrs	r2, r1
 8003b3e:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003b40:	4b16      	ldr	r3, [pc, #88]	; (8003b9c <HAL_RCC_ClockConfig+0x184>)
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	2201      	movs	r2, #1
 8003b46:	4013      	ands	r3, r2
 8003b48:	683a      	ldr	r2, [r7, #0]
 8003b4a:	429a      	cmp	r2, r3
 8003b4c:	d001      	beq.n	8003b52 <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 8003b4e:	2301      	movs	r3, #1
 8003b50:	e020      	b.n	8003b94 <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	2204      	movs	r2, #4
 8003b58:	4013      	ands	r3, r2
 8003b5a:	d009      	beq.n	8003b70 <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8003b5c:	4b10      	ldr	r3, [pc, #64]	; (8003ba0 <HAL_RCC_ClockConfig+0x188>)
 8003b5e:	685b      	ldr	r3, [r3, #4]
 8003b60:	4a11      	ldr	r2, [pc, #68]	; (8003ba8 <HAL_RCC_ClockConfig+0x190>)
 8003b62:	4013      	ands	r3, r2
 8003b64:	0019      	movs	r1, r3
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	68da      	ldr	r2, [r3, #12]
 8003b6a:	4b0d      	ldr	r3, [pc, #52]	; (8003ba0 <HAL_RCC_ClockConfig+0x188>)
 8003b6c:	430a      	orrs	r2, r1
 8003b6e:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8003b70:	f000 f820 	bl	8003bb4 <HAL_RCC_GetSysClockFreq>
 8003b74:	0001      	movs	r1, r0
 8003b76:	4b0a      	ldr	r3, [pc, #40]	; (8003ba0 <HAL_RCC_ClockConfig+0x188>)
 8003b78:	685b      	ldr	r3, [r3, #4]
 8003b7a:	091b      	lsrs	r3, r3, #4
 8003b7c:	220f      	movs	r2, #15
 8003b7e:	4013      	ands	r3, r2
 8003b80:	4a0a      	ldr	r2, [pc, #40]	; (8003bac <HAL_RCC_ClockConfig+0x194>)
 8003b82:	5cd3      	ldrb	r3, [r2, r3]
 8003b84:	000a      	movs	r2, r1
 8003b86:	40da      	lsrs	r2, r3
 8003b88:	4b09      	ldr	r3, [pc, #36]	; (8003bb0 <HAL_RCC_ClockConfig+0x198>)
 8003b8a:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8003b8c:	2000      	movs	r0, #0
 8003b8e:	f7fd f86d 	bl	8000c6c <HAL_InitTick>
  
  return HAL_OK;
 8003b92:	2300      	movs	r3, #0
}
 8003b94:	0018      	movs	r0, r3
 8003b96:	46bd      	mov	sp, r7
 8003b98:	b004      	add	sp, #16
 8003b9a:	bd80      	pop	{r7, pc}
 8003b9c:	40022000 	.word	0x40022000
 8003ba0:	40021000 	.word	0x40021000
 8003ba4:	00001388 	.word	0x00001388
 8003ba8:	fffff8ff 	.word	0xfffff8ff
 8003bac:	0800517c 	.word	0x0800517c
 8003bb0:	20000000 	.word	0x20000000

08003bb4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003bb4:	b580      	push	{r7, lr}
 8003bb6:	b086      	sub	sp, #24
 8003bb8:	af00      	add	r7, sp, #0
  static const uint8_t aPLLMULFactorTable[16U] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
                                                   10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  static const uint8_t aPredivFactorTable[16U] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
                                                   9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003bba:	2300      	movs	r3, #0
 8003bbc:	60fb      	str	r3, [r7, #12]
 8003bbe:	2300      	movs	r3, #0
 8003bc0:	60bb      	str	r3, [r7, #8]
 8003bc2:	2300      	movs	r3, #0
 8003bc4:	617b      	str	r3, [r7, #20]
 8003bc6:	2300      	movs	r3, #0
 8003bc8:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8003bca:	2300      	movs	r3, #0
 8003bcc:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 8003bce:	4b20      	ldr	r3, [pc, #128]	; (8003c50 <HAL_RCC_GetSysClockFreq+0x9c>)
 8003bd0:	685b      	ldr	r3, [r3, #4]
 8003bd2:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	220c      	movs	r2, #12
 8003bd8:	4013      	ands	r3, r2
 8003bda:	2b04      	cmp	r3, #4
 8003bdc:	d002      	beq.n	8003be4 <HAL_RCC_GetSysClockFreq+0x30>
 8003bde:	2b08      	cmp	r3, #8
 8003be0:	d003      	beq.n	8003bea <HAL_RCC_GetSysClockFreq+0x36>
 8003be2:	e02c      	b.n	8003c3e <HAL_RCC_GetSysClockFreq+0x8a>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003be4:	4b1b      	ldr	r3, [pc, #108]	; (8003c54 <HAL_RCC_GetSysClockFreq+0xa0>)
 8003be6:	613b      	str	r3, [r7, #16]
      break;
 8003be8:	e02c      	b.n	8003c44 <HAL_RCC_GetSysClockFreq+0x90>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	0c9b      	lsrs	r3, r3, #18
 8003bee:	220f      	movs	r2, #15
 8003bf0:	4013      	ands	r3, r2
 8003bf2:	4a19      	ldr	r2, [pc, #100]	; (8003c58 <HAL_RCC_GetSysClockFreq+0xa4>)
 8003bf4:	5cd3      	ldrb	r3, [r2, r3]
 8003bf6:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8003bf8:	4b15      	ldr	r3, [pc, #84]	; (8003c50 <HAL_RCC_GetSysClockFreq+0x9c>)
 8003bfa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003bfc:	220f      	movs	r2, #15
 8003bfe:	4013      	ands	r3, r2
 8003c00:	4a16      	ldr	r2, [pc, #88]	; (8003c5c <HAL_RCC_GetSysClockFreq+0xa8>)
 8003c02:	5cd3      	ldrb	r3, [r2, r3]
 8003c04:	60bb      	str	r3, [r7, #8]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8003c06:	68fa      	ldr	r2, [r7, #12]
 8003c08:	2380      	movs	r3, #128	; 0x80
 8003c0a:	025b      	lsls	r3, r3, #9
 8003c0c:	4013      	ands	r3, r2
 8003c0e:	d009      	beq.n	8003c24 <HAL_RCC_GetSysClockFreq+0x70>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8003c10:	68b9      	ldr	r1, [r7, #8]
 8003c12:	4810      	ldr	r0, [pc, #64]	; (8003c54 <HAL_RCC_GetSysClockFreq+0xa0>)
 8003c14:	f7fc fa78 	bl	8000108 <__udivsi3>
 8003c18:	0003      	movs	r3, r0
 8003c1a:	001a      	movs	r2, r3
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	4353      	muls	r3, r2
 8003c20:	617b      	str	r3, [r7, #20]
 8003c22:	e009      	b.n	8003c38 <HAL_RCC_GetSysClockFreq+0x84>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8003c24:	6879      	ldr	r1, [r7, #4]
 8003c26:	000a      	movs	r2, r1
 8003c28:	0152      	lsls	r2, r2, #5
 8003c2a:	1a52      	subs	r2, r2, r1
 8003c2c:	0193      	lsls	r3, r2, #6
 8003c2e:	1a9b      	subs	r3, r3, r2
 8003c30:	00db      	lsls	r3, r3, #3
 8003c32:	185b      	adds	r3, r3, r1
 8003c34:	021b      	lsls	r3, r3, #8
 8003c36:	617b      	str	r3, [r7, #20]
#endif
      }
      sysclockfreq = pllclk;
 8003c38:	697b      	ldr	r3, [r7, #20]
 8003c3a:	613b      	str	r3, [r7, #16]
      break;
 8003c3c:	e002      	b.n	8003c44 <HAL_RCC_GetSysClockFreq+0x90>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003c3e:	4b05      	ldr	r3, [pc, #20]	; (8003c54 <HAL_RCC_GetSysClockFreq+0xa0>)
 8003c40:	613b      	str	r3, [r7, #16]
      break;
 8003c42:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8003c44:	693b      	ldr	r3, [r7, #16]
}
 8003c46:	0018      	movs	r0, r3
 8003c48:	46bd      	mov	sp, r7
 8003c4a:	b006      	add	sp, #24
 8003c4c:	bd80      	pop	{r7, pc}
 8003c4e:	46c0      	nop			; (mov r8, r8)
 8003c50:	40021000 	.word	0x40021000
 8003c54:	007a1200 	.word	0x007a1200
 8003c58:	08005194 	.word	0x08005194
 8003c5c:	080051a4 	.word	0x080051a4

08003c60 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003c60:	b580      	push	{r7, lr}
 8003c62:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003c64:	4b02      	ldr	r3, [pc, #8]	; (8003c70 <HAL_RCC_GetHCLKFreq+0x10>)
 8003c66:	681b      	ldr	r3, [r3, #0]
}
 8003c68:	0018      	movs	r0, r3
 8003c6a:	46bd      	mov	sp, r7
 8003c6c:	bd80      	pop	{r7, pc}
 8003c6e:	46c0      	nop			; (mov r8, r8)
 8003c70:	20000000 	.word	0x20000000

08003c74 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003c74:	b580      	push	{r7, lr}
 8003c76:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8003c78:	f7ff fff2 	bl	8003c60 <HAL_RCC_GetHCLKFreq>
 8003c7c:	0001      	movs	r1, r0
 8003c7e:	4b06      	ldr	r3, [pc, #24]	; (8003c98 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003c80:	685b      	ldr	r3, [r3, #4]
 8003c82:	0a1b      	lsrs	r3, r3, #8
 8003c84:	2207      	movs	r2, #7
 8003c86:	4013      	ands	r3, r2
 8003c88:	4a04      	ldr	r2, [pc, #16]	; (8003c9c <HAL_RCC_GetPCLK1Freq+0x28>)
 8003c8a:	5cd3      	ldrb	r3, [r2, r3]
 8003c8c:	40d9      	lsrs	r1, r3
 8003c8e:	000b      	movs	r3, r1
}    
 8003c90:	0018      	movs	r0, r3
 8003c92:	46bd      	mov	sp, r7
 8003c94:	bd80      	pop	{r7, pc}
 8003c96:	46c0      	nop			; (mov r8, r8)
 8003c98:	40021000 	.word	0x40021000
 8003c9c:	0800518c 	.word	0x0800518c

08003ca0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003ca0:	b580      	push	{r7, lr}
 8003ca2:	b086      	sub	sp, #24
 8003ca4:	af00      	add	r7, sp, #0
 8003ca6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003ca8:	2300      	movs	r3, #0
 8003caa:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 8003cac:	2300      	movs	r3, #0
 8003cae:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	681a      	ldr	r2, [r3, #0]
 8003cb4:	2380      	movs	r3, #128	; 0x80
 8003cb6:	025b      	lsls	r3, r3, #9
 8003cb8:	4013      	ands	r3, r2
 8003cba:	d100      	bne.n	8003cbe <HAL_RCCEx_PeriphCLKConfig+0x1e>
 8003cbc:	e08e      	b.n	8003ddc <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 8003cbe:	2017      	movs	r0, #23
 8003cc0:	183b      	adds	r3, r7, r0
 8003cc2:	2200      	movs	r2, #0
 8003cc4:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003cc6:	4b57      	ldr	r3, [pc, #348]	; (8003e24 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8003cc8:	69da      	ldr	r2, [r3, #28]
 8003cca:	2380      	movs	r3, #128	; 0x80
 8003ccc:	055b      	lsls	r3, r3, #21
 8003cce:	4013      	ands	r3, r2
 8003cd0:	d110      	bne.n	8003cf4 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003cd2:	4b54      	ldr	r3, [pc, #336]	; (8003e24 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8003cd4:	69da      	ldr	r2, [r3, #28]
 8003cd6:	4b53      	ldr	r3, [pc, #332]	; (8003e24 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8003cd8:	2180      	movs	r1, #128	; 0x80
 8003cda:	0549      	lsls	r1, r1, #21
 8003cdc:	430a      	orrs	r2, r1
 8003cde:	61da      	str	r2, [r3, #28]
 8003ce0:	4b50      	ldr	r3, [pc, #320]	; (8003e24 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8003ce2:	69da      	ldr	r2, [r3, #28]
 8003ce4:	2380      	movs	r3, #128	; 0x80
 8003ce6:	055b      	lsls	r3, r3, #21
 8003ce8:	4013      	ands	r3, r2
 8003cea:	60bb      	str	r3, [r7, #8]
 8003cec:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003cee:	183b      	adds	r3, r7, r0
 8003cf0:	2201      	movs	r2, #1
 8003cf2:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003cf4:	4b4c      	ldr	r3, [pc, #304]	; (8003e28 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8003cf6:	681a      	ldr	r2, [r3, #0]
 8003cf8:	2380      	movs	r3, #128	; 0x80
 8003cfa:	005b      	lsls	r3, r3, #1
 8003cfc:	4013      	ands	r3, r2
 8003cfe:	d11a      	bne.n	8003d36 <HAL_RCCEx_PeriphCLKConfig+0x96>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003d00:	4b49      	ldr	r3, [pc, #292]	; (8003e28 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8003d02:	681a      	ldr	r2, [r3, #0]
 8003d04:	4b48      	ldr	r3, [pc, #288]	; (8003e28 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8003d06:	2180      	movs	r1, #128	; 0x80
 8003d08:	0049      	lsls	r1, r1, #1
 8003d0a:	430a      	orrs	r2, r1
 8003d0c:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003d0e:	f7fc fff3 	bl	8000cf8 <HAL_GetTick>
 8003d12:	0003      	movs	r3, r0
 8003d14:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003d16:	e008      	b.n	8003d2a <HAL_RCCEx_PeriphCLKConfig+0x8a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003d18:	f7fc ffee 	bl	8000cf8 <HAL_GetTick>
 8003d1c:	0002      	movs	r2, r0
 8003d1e:	693b      	ldr	r3, [r7, #16]
 8003d20:	1ad3      	subs	r3, r2, r3
 8003d22:	2b64      	cmp	r3, #100	; 0x64
 8003d24:	d901      	bls.n	8003d2a <HAL_RCCEx_PeriphCLKConfig+0x8a>
        {
          return HAL_TIMEOUT;
 8003d26:	2303      	movs	r3, #3
 8003d28:	e077      	b.n	8003e1a <HAL_RCCEx_PeriphCLKConfig+0x17a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003d2a:	4b3f      	ldr	r3, [pc, #252]	; (8003e28 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8003d2c:	681a      	ldr	r2, [r3, #0]
 8003d2e:	2380      	movs	r3, #128	; 0x80
 8003d30:	005b      	lsls	r3, r3, #1
 8003d32:	4013      	ands	r3, r2
 8003d34:	d0f0      	beq.n	8003d18 <HAL_RCCEx_PeriphCLKConfig+0x78>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003d36:	4b3b      	ldr	r3, [pc, #236]	; (8003e24 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8003d38:	6a1a      	ldr	r2, [r3, #32]
 8003d3a:	23c0      	movs	r3, #192	; 0xc0
 8003d3c:	009b      	lsls	r3, r3, #2
 8003d3e:	4013      	ands	r3, r2
 8003d40:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	d034      	beq.n	8003db2 <HAL_RCCEx_PeriphCLKConfig+0x112>
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	685a      	ldr	r2, [r3, #4]
 8003d4c:	23c0      	movs	r3, #192	; 0xc0
 8003d4e:	009b      	lsls	r3, r3, #2
 8003d50:	4013      	ands	r3, r2
 8003d52:	68fa      	ldr	r2, [r7, #12]
 8003d54:	429a      	cmp	r2, r3
 8003d56:	d02c      	beq.n	8003db2 <HAL_RCCEx_PeriphCLKConfig+0x112>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003d58:	4b32      	ldr	r3, [pc, #200]	; (8003e24 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8003d5a:	6a1b      	ldr	r3, [r3, #32]
 8003d5c:	4a33      	ldr	r2, [pc, #204]	; (8003e2c <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 8003d5e:	4013      	ands	r3, r2
 8003d60:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003d62:	4b30      	ldr	r3, [pc, #192]	; (8003e24 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8003d64:	6a1a      	ldr	r2, [r3, #32]
 8003d66:	4b2f      	ldr	r3, [pc, #188]	; (8003e24 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8003d68:	2180      	movs	r1, #128	; 0x80
 8003d6a:	0249      	lsls	r1, r1, #9
 8003d6c:	430a      	orrs	r2, r1
 8003d6e:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003d70:	4b2c      	ldr	r3, [pc, #176]	; (8003e24 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8003d72:	6a1a      	ldr	r2, [r3, #32]
 8003d74:	4b2b      	ldr	r3, [pc, #172]	; (8003e24 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8003d76:	492e      	ldr	r1, [pc, #184]	; (8003e30 <HAL_RCCEx_PeriphCLKConfig+0x190>)
 8003d78:	400a      	ands	r2, r1
 8003d7a:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8003d7c:	4b29      	ldr	r3, [pc, #164]	; (8003e24 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8003d7e:	68fa      	ldr	r2, [r7, #12]
 8003d80:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	2201      	movs	r2, #1
 8003d86:	4013      	ands	r3, r2
 8003d88:	d013      	beq.n	8003db2 <HAL_RCCEx_PeriphCLKConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d8a:	f7fc ffb5 	bl	8000cf8 <HAL_GetTick>
 8003d8e:	0003      	movs	r3, r0
 8003d90:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003d92:	e009      	b.n	8003da8 <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003d94:	f7fc ffb0 	bl	8000cf8 <HAL_GetTick>
 8003d98:	0002      	movs	r2, r0
 8003d9a:	693b      	ldr	r3, [r7, #16]
 8003d9c:	1ad3      	subs	r3, r2, r3
 8003d9e:	4a25      	ldr	r2, [pc, #148]	; (8003e34 <HAL_RCCEx_PeriphCLKConfig+0x194>)
 8003da0:	4293      	cmp	r3, r2
 8003da2:	d901      	bls.n	8003da8 <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            return HAL_TIMEOUT;
 8003da4:	2303      	movs	r3, #3
 8003da6:	e038      	b.n	8003e1a <HAL_RCCEx_PeriphCLKConfig+0x17a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003da8:	4b1e      	ldr	r3, [pc, #120]	; (8003e24 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8003daa:	6a1b      	ldr	r3, [r3, #32]
 8003dac:	2202      	movs	r2, #2
 8003dae:	4013      	ands	r3, r2
 8003db0:	d0f0      	beq.n	8003d94 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003db2:	4b1c      	ldr	r3, [pc, #112]	; (8003e24 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8003db4:	6a1b      	ldr	r3, [r3, #32]
 8003db6:	4a1d      	ldr	r2, [pc, #116]	; (8003e2c <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 8003db8:	4013      	ands	r3, r2
 8003dba:	0019      	movs	r1, r3
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	685a      	ldr	r2, [r3, #4]
 8003dc0:	4b18      	ldr	r3, [pc, #96]	; (8003e24 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8003dc2:	430a      	orrs	r2, r1
 8003dc4:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003dc6:	2317      	movs	r3, #23
 8003dc8:	18fb      	adds	r3, r7, r3
 8003dca:	781b      	ldrb	r3, [r3, #0]
 8003dcc:	2b01      	cmp	r3, #1
 8003dce:	d105      	bne.n	8003ddc <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003dd0:	4b14      	ldr	r3, [pc, #80]	; (8003e24 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8003dd2:	69da      	ldr	r2, [r3, #28]
 8003dd4:	4b13      	ldr	r3, [pc, #76]	; (8003e24 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8003dd6:	4918      	ldr	r1, [pc, #96]	; (8003e38 <HAL_RCCEx_PeriphCLKConfig+0x198>)
 8003dd8:	400a      	ands	r2, r1
 8003dda:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	2201      	movs	r2, #1
 8003de2:	4013      	ands	r3, r2
 8003de4:	d009      	beq.n	8003dfa <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003de6:	4b0f      	ldr	r3, [pc, #60]	; (8003e24 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8003de8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003dea:	2203      	movs	r2, #3
 8003dec:	4393      	bics	r3, r2
 8003dee:	0019      	movs	r1, r3
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	689a      	ldr	r2, [r3, #8]
 8003df4:	4b0b      	ldr	r3, [pc, #44]	; (8003e24 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8003df6:	430a      	orrs	r2, r1
 8003df8:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	2220      	movs	r2, #32
 8003e00:	4013      	ands	r3, r2
 8003e02:	d009      	beq.n	8003e18 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003e04:	4b07      	ldr	r3, [pc, #28]	; (8003e24 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8003e06:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e08:	2210      	movs	r2, #16
 8003e0a:	4393      	bics	r3, r2
 8003e0c:	0019      	movs	r1, r3
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	68da      	ldr	r2, [r3, #12]
 8003e12:	4b04      	ldr	r3, [pc, #16]	; (8003e24 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8003e14:	430a      	orrs	r2, r1
 8003e16:	631a      	str	r2, [r3, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8003e18:	2300      	movs	r3, #0
}
 8003e1a:	0018      	movs	r0, r3
 8003e1c:	46bd      	mov	sp, r7
 8003e1e:	b006      	add	sp, #24
 8003e20:	bd80      	pop	{r7, pc}
 8003e22:	46c0      	nop			; (mov r8, r8)
 8003e24:	40021000 	.word	0x40021000
 8003e28:	40007000 	.word	0x40007000
 8003e2c:	fffffcff 	.word	0xfffffcff
 8003e30:	fffeffff 	.word	0xfffeffff
 8003e34:	00001388 	.word	0x00001388
 8003e38:	efffffff 	.word	0xefffffff

08003e3c <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8003e3c:	b5b0      	push	{r4, r5, r7, lr}
 8003e3e:	b084      	sub	sp, #16
 8003e40:	af00      	add	r7, sp, #0
 8003e42:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8003e44:	230f      	movs	r3, #15
 8003e46:	18fb      	adds	r3, r7, r3
 8003e48:	2201      	movs	r2, #1
 8003e4a:	701a      	strb	r2, [r3, #0]

  /* Check RTC handler validity */
  if (hrtc == NULL)
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	2b00      	cmp	r3, #0
 8003e50:	d101      	bne.n	8003e56 <HAL_RTC_Init+0x1a>
  {
    return HAL_ERROR;
 8003e52:	2301      	movs	r3, #1
 8003e54:	e081      	b.n	8003f5a <HAL_RTC_Init+0x11e>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	7f5b      	ldrb	r3, [r3, #29]
 8003e5a:	b2db      	uxtb	r3, r3
 8003e5c:	2b00      	cmp	r3, #0
 8003e5e:	d106      	bne.n	8003e6e <HAL_RTC_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	2200      	movs	r2, #0
 8003e64:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	0018      	movs	r0, r3
 8003e6a:	f7fc fd99 	bl	80009a0 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	2202      	movs	r2, #2
 8003e72:	775a      	strb	r2, [r3, #29]

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	68db      	ldr	r3, [r3, #12]
 8003e7a:	2210      	movs	r2, #16
 8003e7c:	4013      	ands	r3, r2
 8003e7e:	2b10      	cmp	r3, #16
 8003e80:	d05c      	beq.n	8003f3c <HAL_RTC_Init+0x100>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	22ca      	movs	r2, #202	; 0xca
 8003e88:	625a      	str	r2, [r3, #36]	; 0x24
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	2253      	movs	r2, #83	; 0x53
 8003e90:	625a      	str	r2, [r3, #36]	; 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 8003e92:	250f      	movs	r5, #15
 8003e94:	197c      	adds	r4, r7, r5
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	0018      	movs	r0, r3
 8003e9a:	f000 f9c5 	bl	8004228 <RTC_EnterInitMode>
 8003e9e:	0003      	movs	r3, r0
 8003ea0:	7023      	strb	r3, [r4, #0]

    if (status == HAL_OK)
 8003ea2:	0028      	movs	r0, r5
 8003ea4:	183b      	adds	r3, r7, r0
 8003ea6:	781b      	ldrb	r3, [r3, #0]
 8003ea8:	2b00      	cmp	r3, #0
 8003eaa:	d12c      	bne.n	8003f06 <HAL_RTC_Init+0xca>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	689a      	ldr	r2, [r3, #8]
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	492b      	ldr	r1, [pc, #172]	; (8003f64 <HAL_RTC_Init+0x128>)
 8003eb8:	400a      	ands	r2, r1
 8003eba:	609a      	str	r2, [r3, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	6899      	ldr	r1, [r3, #8]
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	685a      	ldr	r2, [r3, #4]
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	691b      	ldr	r3, [r3, #16]
 8003eca:	431a      	orrs	r2, r3
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	695b      	ldr	r3, [r3, #20]
 8003ed0:	431a      	orrs	r2, r3
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	430a      	orrs	r2, r1
 8003ed8:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	687a      	ldr	r2, [r7, #4]
 8003ee0:	68d2      	ldr	r2, [r2, #12]
 8003ee2:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	6919      	ldr	r1, [r3, #16]
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	689b      	ldr	r3, [r3, #8]
 8003eee:	041a      	lsls	r2, r3, #16
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	430a      	orrs	r2, r1
 8003ef6:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8003ef8:	183c      	adds	r4, r7, r0
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	0018      	movs	r0, r3
 8003efe:	f000 f9d6 	bl	80042ae <RTC_ExitInitMode>
 8003f02:	0003      	movs	r3, r0
 8003f04:	7023      	strb	r3, [r4, #0]
    }

    if (status == HAL_OK)
 8003f06:	230f      	movs	r3, #15
 8003f08:	18fb      	adds	r3, r7, r3
 8003f0a:	781b      	ldrb	r3, [r3, #0]
 8003f0c:	2b00      	cmp	r3, #0
 8003f0e:	d110      	bne.n	8003f32 <HAL_RTC_Init+0xf6>
    {
      hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	4913      	ldr	r1, [pc, #76]	; (8003f68 <HAL_RTC_Init+0x12c>)
 8003f1c:	400a      	ands	r2, r1
 8003f1e:	641a      	str	r2, [r3, #64]	; 0x40
      hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	699a      	ldr	r2, [r3, #24]
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	430a      	orrs	r2, r1
 8003f30:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	22ff      	movs	r2, #255	; 0xff
 8003f38:	625a      	str	r2, [r3, #36]	; 0x24
 8003f3a:	e003      	b.n	8003f44 <HAL_RTC_Init+0x108>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 8003f3c:	230f      	movs	r3, #15
 8003f3e:	18fb      	adds	r3, r7, r3
 8003f40:	2200      	movs	r2, #0
 8003f42:	701a      	strb	r2, [r3, #0]
  }

  if (status == HAL_OK)
 8003f44:	230f      	movs	r3, #15
 8003f46:	18fb      	adds	r3, r7, r3
 8003f48:	781b      	ldrb	r3, [r3, #0]
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d102      	bne.n	8003f54 <HAL_RTC_Init+0x118>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	2201      	movs	r2, #1
 8003f52:	775a      	strb	r2, [r3, #29]
  }

  return status;
 8003f54:	230f      	movs	r3, #15
 8003f56:	18fb      	adds	r3, r7, r3
 8003f58:	781b      	ldrb	r3, [r3, #0]
}
 8003f5a:	0018      	movs	r0, r3
 8003f5c:	46bd      	mov	sp, r7
 8003f5e:	b004      	add	sp, #16
 8003f60:	bdb0      	pop	{r4, r5, r7, pc}
 8003f62:	46c0      	nop			; (mov r8, r8)
 8003f64:	ff8fffbf 	.word	0xff8fffbf
 8003f68:	fffbffff 	.word	0xfffbffff

08003f6c <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8003f6c:	b5b0      	push	{r4, r5, r7, lr}
 8003f6e:	b086      	sub	sp, #24
 8003f70:	af00      	add	r7, sp, #0
 8003f72:	60f8      	str	r0, [r7, #12]
 8003f74:	60b9      	str	r1, [r7, #8]
 8003f76:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8003f78:	2300      	movs	r3, #0
 8003f7a:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	7f1b      	ldrb	r3, [r3, #28]
 8003f80:	2b01      	cmp	r3, #1
 8003f82:	d101      	bne.n	8003f88 <HAL_RTC_SetTime+0x1c>
 8003f84:	2302      	movs	r3, #2
 8003f86:	e08e      	b.n	80040a6 <HAL_RTC_SetTime+0x13a>
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	2201      	movs	r2, #1
 8003f8c:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	2202      	movs	r2, #2
 8003f92:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	d125      	bne.n	8003fe6 <HAL_RTC_SetTime+0x7a>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	689b      	ldr	r3, [r3, #8]
 8003fa0:	2240      	movs	r2, #64	; 0x40
 8003fa2:	4013      	ands	r3, r2
 8003fa4:	d102      	bne.n	8003fac <HAL_RTC_SetTime+0x40>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8003fa6:	68bb      	ldr	r3, [r7, #8]
 8003fa8:	2200      	movs	r2, #0
 8003faa:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8003fac:	68bb      	ldr	r3, [r7, #8]
 8003fae:	781b      	ldrb	r3, [r3, #0]
 8003fb0:	0018      	movs	r0, r3
 8003fb2:	f000 f9a5 	bl	8004300 <RTC_ByteToBcd2>
 8003fb6:	0003      	movs	r3, r0
 8003fb8:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8003fba:	68bb      	ldr	r3, [r7, #8]
 8003fbc:	785b      	ldrb	r3, [r3, #1]
 8003fbe:	0018      	movs	r0, r3
 8003fc0:	f000 f99e 	bl	8004300 <RTC_ByteToBcd2>
 8003fc4:	0003      	movs	r3, r0
 8003fc6:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8003fc8:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 8003fca:	68bb      	ldr	r3, [r7, #8]
 8003fcc:	789b      	ldrb	r3, [r3, #2]
 8003fce:	0018      	movs	r0, r3
 8003fd0:	f000 f996 	bl	8004300 <RTC_ByteToBcd2>
 8003fd4:	0003      	movs	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8003fd6:	0022      	movs	r2, r4
 8003fd8:	431a      	orrs	r2, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 8003fda:	68bb      	ldr	r3, [r7, #8]
 8003fdc:	78db      	ldrb	r3, [r3, #3]
 8003fde:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8003fe0:	4313      	orrs	r3, r2
 8003fe2:	617b      	str	r3, [r7, #20]
 8003fe4:	e017      	b.n	8004016 <HAL_RTC_SetTime+0xaa>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	689b      	ldr	r3, [r3, #8]
 8003fec:	2240      	movs	r2, #64	; 0x40
 8003fee:	4013      	ands	r3, r2
 8003ff0:	d102      	bne.n	8003ff8 <HAL_RTC_SetTime+0x8c>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8003ff2:	68bb      	ldr	r3, [r7, #8]
 8003ff4:	2200      	movs	r2, #0
 8003ff6:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8003ff8:	68bb      	ldr	r3, [r7, #8]
 8003ffa:	781b      	ldrb	r3, [r3, #0]
 8003ffc:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8003ffe:	68bb      	ldr	r3, [r7, #8]
 8004000:	785b      	ldrb	r3, [r3, #1]
 8004002:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8004004:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 8004006:	68ba      	ldr	r2, [r7, #8]
 8004008:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 800400a:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 800400c:	68bb      	ldr	r3, [r7, #8]
 800400e:	78db      	ldrb	r3, [r3, #3]
 8004010:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8004012:	4313      	orrs	r3, r2
 8004014:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	22ca      	movs	r2, #202	; 0xca
 800401c:	625a      	str	r2, [r3, #36]	; 0x24
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	2253      	movs	r2, #83	; 0x53
 8004024:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8004026:	2513      	movs	r5, #19
 8004028:	197c      	adds	r4, r7, r5
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	0018      	movs	r0, r3
 800402e:	f000 f8fb 	bl	8004228 <RTC_EnterInitMode>
 8004032:	0003      	movs	r3, r0
 8004034:	7023      	strb	r3, [r4, #0]

  if (status == HAL_OK)
 8004036:	0028      	movs	r0, r5
 8004038:	183b      	adds	r3, r7, r0
 800403a:	781b      	ldrb	r3, [r3, #0]
 800403c:	2b00      	cmp	r3, #0
 800403e:	d120      	bne.n	8004082 <HAL_RTC_SetTime+0x116>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	697a      	ldr	r2, [r7, #20]
 8004046:	491a      	ldr	r1, [pc, #104]	; (80040b0 <HAL_RTC_SetTime+0x144>)
 8004048:	400a      	ands	r2, r1
 800404a:	601a      	str	r2, [r3, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 800404c:	68fb      	ldr	r3, [r7, #12]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	689a      	ldr	r2, [r3, #8]
 8004052:	68fb      	ldr	r3, [r7, #12]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	4917      	ldr	r1, [pc, #92]	; (80040b4 <HAL_RTC_SetTime+0x148>)
 8004058:	400a      	ands	r2, r1
 800405a:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	6899      	ldr	r1, [r3, #8]
 8004062:	68bb      	ldr	r3, [r7, #8]
 8004064:	68da      	ldr	r2, [r3, #12]
 8004066:	68bb      	ldr	r3, [r7, #8]
 8004068:	691b      	ldr	r3, [r3, #16]
 800406a:	431a      	orrs	r2, r3
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	430a      	orrs	r2, r1
 8004072:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8004074:	183c      	adds	r4, r7, r0
 8004076:	68fb      	ldr	r3, [r7, #12]
 8004078:	0018      	movs	r0, r3
 800407a:	f000 f918 	bl	80042ae <RTC_ExitInitMode>
 800407e:	0003      	movs	r3, r0
 8004080:	7023      	strb	r3, [r4, #0]
  }

  if (status == HAL_OK)
 8004082:	2313      	movs	r3, #19
 8004084:	18fb      	adds	r3, r7, r3
 8004086:	781b      	ldrb	r3, [r3, #0]
 8004088:	2b00      	cmp	r3, #0
 800408a:	d102      	bne.n	8004092 <HAL_RTC_SetTime+0x126>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	2201      	movs	r2, #1
 8004090:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004092:	68fb      	ldr	r3, [r7, #12]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	22ff      	movs	r2, #255	; 0xff
 8004098:	625a      	str	r2, [r3, #36]	; 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	2200      	movs	r2, #0
 800409e:	771a      	strb	r2, [r3, #28]

  return status;
 80040a0:	2313      	movs	r3, #19
 80040a2:	18fb      	adds	r3, r7, r3
 80040a4:	781b      	ldrb	r3, [r3, #0]
}
 80040a6:	0018      	movs	r0, r3
 80040a8:	46bd      	mov	sp, r7
 80040aa:	b006      	add	sp, #24
 80040ac:	bdb0      	pop	{r4, r5, r7, pc}
 80040ae:	46c0      	nop			; (mov r8, r8)
 80040b0:	007f7f7f 	.word	0x007f7f7f
 80040b4:	fffbffff 	.word	0xfffbffff

080040b8 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80040b8:	b5b0      	push	{r4, r5, r7, lr}
 80040ba:	b086      	sub	sp, #24
 80040bc:	af00      	add	r7, sp, #0
 80040be:	60f8      	str	r0, [r7, #12]
 80040c0:	60b9      	str	r1, [r7, #8]
 80040c2:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 80040c4:	2300      	movs	r3, #0
 80040c6:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	7f1b      	ldrb	r3, [r3, #28]
 80040cc:	2b01      	cmp	r3, #1
 80040ce:	d101      	bne.n	80040d4 <HAL_RTC_SetDate+0x1c>
 80040d0:	2302      	movs	r3, #2
 80040d2:	e07a      	b.n	80041ca <HAL_RTC_SetDate+0x112>
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	2201      	movs	r2, #1
 80040d8:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	2202      	movs	r2, #2
 80040de:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	2b00      	cmp	r3, #0
 80040e4:	d10e      	bne.n	8004104 <HAL_RTC_SetDate+0x4c>
 80040e6:	68bb      	ldr	r3, [r7, #8]
 80040e8:	785b      	ldrb	r3, [r3, #1]
 80040ea:	001a      	movs	r2, r3
 80040ec:	2310      	movs	r3, #16
 80040ee:	4013      	ands	r3, r2
 80040f0:	d008      	beq.n	8004104 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 80040f2:	68bb      	ldr	r3, [r7, #8]
 80040f4:	785b      	ldrb	r3, [r3, #1]
 80040f6:	2210      	movs	r2, #16
 80040f8:	4393      	bics	r3, r2
 80040fa:	b2db      	uxtb	r3, r3
 80040fc:	330a      	adds	r3, #10
 80040fe:	b2da      	uxtb	r2, r3
 8004100:	68bb      	ldr	r3, [r7, #8]
 8004102:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	2b00      	cmp	r3, #0
 8004108:	d11c      	bne.n	8004144 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800410a:	68bb      	ldr	r3, [r7, #8]
 800410c:	78db      	ldrb	r3, [r3, #3]
 800410e:	0018      	movs	r0, r3
 8004110:	f000 f8f6 	bl	8004300 <RTC_ByteToBcd2>
 8004114:	0003      	movs	r3, r0
 8004116:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8004118:	68bb      	ldr	r3, [r7, #8]
 800411a:	785b      	ldrb	r3, [r3, #1]
 800411c:	0018      	movs	r0, r3
 800411e:	f000 f8ef 	bl	8004300 <RTC_ByteToBcd2>
 8004122:	0003      	movs	r3, r0
 8004124:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8004126:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 8004128:	68bb      	ldr	r3, [r7, #8]
 800412a:	789b      	ldrb	r3, [r3, #2]
 800412c:	0018      	movs	r0, r3
 800412e:	f000 f8e7 	bl	8004300 <RTC_ByteToBcd2>
 8004132:	0003      	movs	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8004134:	0022      	movs	r2, r4
 8004136:	431a      	orrs	r2, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 8004138:	68bb      	ldr	r3, [r7, #8]
 800413a:	781b      	ldrb	r3, [r3, #0]
 800413c:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800413e:	4313      	orrs	r3, r2
 8004140:	617b      	str	r3, [r7, #20]
 8004142:	e00e      	b.n	8004162 <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8004144:	68bb      	ldr	r3, [r7, #8]
 8004146:	78db      	ldrb	r3, [r3, #3]
 8004148:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 800414a:	68bb      	ldr	r3, [r7, #8]
 800414c:	785b      	ldrb	r3, [r3, #1]
 800414e:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8004150:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 8004152:	68ba      	ldr	r2, [r7, #8]
 8004154:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8004156:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8004158:	68bb      	ldr	r3, [r7, #8]
 800415a:	781b      	ldrb	r3, [r3, #0]
 800415c:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800415e:	4313      	orrs	r3, r2
 8004160:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	22ca      	movs	r2, #202	; 0xca
 8004168:	625a      	str	r2, [r3, #36]	; 0x24
 800416a:	68fb      	ldr	r3, [r7, #12]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	2253      	movs	r2, #83	; 0x53
 8004170:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8004172:	2513      	movs	r5, #19
 8004174:	197c      	adds	r4, r7, r5
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	0018      	movs	r0, r3
 800417a:	f000 f855 	bl	8004228 <RTC_EnterInitMode>
 800417e:	0003      	movs	r3, r0
 8004180:	7023      	strb	r3, [r4, #0]

  if (status == HAL_OK)
 8004182:	0028      	movs	r0, r5
 8004184:	183b      	adds	r3, r7, r0
 8004186:	781b      	ldrb	r3, [r3, #0]
 8004188:	2b00      	cmp	r3, #0
 800418a:	d10c      	bne.n	80041a6 <HAL_RTC_SetDate+0xee>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 800418c:	68fb      	ldr	r3, [r7, #12]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	697a      	ldr	r2, [r7, #20]
 8004192:	4910      	ldr	r1, [pc, #64]	; (80041d4 <HAL_RTC_SetDate+0x11c>)
 8004194:	400a      	ands	r2, r1
 8004196:	605a      	str	r2, [r3, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8004198:	183c      	adds	r4, r7, r0
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	0018      	movs	r0, r3
 800419e:	f000 f886 	bl	80042ae <RTC_ExitInitMode>
 80041a2:	0003      	movs	r3, r0
 80041a4:	7023      	strb	r3, [r4, #0]
  }

  if (status == HAL_OK)
 80041a6:	2313      	movs	r3, #19
 80041a8:	18fb      	adds	r3, r7, r3
 80041aa:	781b      	ldrb	r3, [r3, #0]
 80041ac:	2b00      	cmp	r3, #0
 80041ae:	d102      	bne.n	80041b6 <HAL_RTC_SetDate+0xfe>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	2201      	movs	r2, #1
 80041b4:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	22ff      	movs	r2, #255	; 0xff
 80041bc:	625a      	str	r2, [r3, #36]	; 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80041be:	68fb      	ldr	r3, [r7, #12]
 80041c0:	2200      	movs	r2, #0
 80041c2:	771a      	strb	r2, [r3, #28]

  return status;
 80041c4:	2313      	movs	r3, #19
 80041c6:	18fb      	adds	r3, r7, r3
 80041c8:	781b      	ldrb	r3, [r3, #0]
}
 80041ca:	0018      	movs	r0, r3
 80041cc:	46bd      	mov	sp, r7
 80041ce:	b006      	add	sp, #24
 80041d0:	bdb0      	pop	{r4, r5, r7, pc}
 80041d2:	46c0      	nop			; (mov r8, r8)
 80041d4:	00ffff3f 	.word	0x00ffff3f

080041d8 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 80041d8:	b580      	push	{r7, lr}
 80041da:	b084      	sub	sp, #16
 80041dc:	af00      	add	r7, sp, #0
 80041de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80041e0:	2300      	movs	r3, #0
 80041e2:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	4a0e      	ldr	r2, [pc, #56]	; (8004224 <HAL_RTC_WaitForSynchro+0x4c>)
 80041ea:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 80041ec:	f7fc fd84 	bl	8000cf8 <HAL_GetTick>
 80041f0:	0003      	movs	r3, r0
 80041f2:	60fb      	str	r3, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80041f4:	e00a      	b.n	800420c <HAL_RTC_WaitForSynchro+0x34>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80041f6:	f7fc fd7f 	bl	8000cf8 <HAL_GetTick>
 80041fa:	0002      	movs	r2, r0
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	1ad2      	subs	r2, r2, r3
 8004200:	23fa      	movs	r3, #250	; 0xfa
 8004202:	009b      	lsls	r3, r3, #2
 8004204:	429a      	cmp	r2, r3
 8004206:	d901      	bls.n	800420c <HAL_RTC_WaitForSynchro+0x34>
    {
      return HAL_TIMEOUT;
 8004208:	2303      	movs	r3, #3
 800420a:	e006      	b.n	800421a <HAL_RTC_WaitForSynchro+0x42>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	68db      	ldr	r3, [r3, #12]
 8004212:	2220      	movs	r2, #32
 8004214:	4013      	ands	r3, r2
 8004216:	d0ee      	beq.n	80041f6 <HAL_RTC_WaitForSynchro+0x1e>
    }
  }

  return HAL_OK;
 8004218:	2300      	movs	r3, #0
}
 800421a:	0018      	movs	r0, r3
 800421c:	46bd      	mov	sp, r7
 800421e:	b004      	add	sp, #16
 8004220:	bd80      	pop	{r7, pc}
 8004222:	46c0      	nop			; (mov r8, r8)
 8004224:	00017959 	.word	0x00017959

08004228 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8004228:	b580      	push	{r7, lr}
 800422a:	b084      	sub	sp, #16
 800422c:	af00      	add	r7, sp, #0
 800422e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004230:	2300      	movs	r3, #0
 8004232:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8004234:	230f      	movs	r3, #15
 8004236:	18fb      	adds	r3, r7, r3
 8004238:	2200      	movs	r2, #0
 800423a:	701a      	strb	r2, [r3, #0]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	68db      	ldr	r3, [r3, #12]
 8004242:	2240      	movs	r2, #64	; 0x40
 8004244:	4013      	ands	r3, r2
 8004246:	d12b      	bne.n	80042a0 <RTC_EnterInitMode+0x78>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	68da      	ldr	r2, [r3, #12]
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	2180      	movs	r1, #128	; 0x80
 8004254:	430a      	orrs	r2, r1
 8004256:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8004258:	f7fc fd4e 	bl	8000cf8 <HAL_GetTick>
 800425c:	0003      	movs	r3, r0
 800425e:	60bb      	str	r3, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8004260:	e013      	b.n	800428a <RTC_EnterInitMode+0x62>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8004262:	f7fc fd49 	bl	8000cf8 <HAL_GetTick>
 8004266:	0002      	movs	r2, r0
 8004268:	68bb      	ldr	r3, [r7, #8]
 800426a:	1ad2      	subs	r2, r2, r3
 800426c:	200f      	movs	r0, #15
 800426e:	183b      	adds	r3, r7, r0
 8004270:	1839      	adds	r1, r7, r0
 8004272:	7809      	ldrb	r1, [r1, #0]
 8004274:	7019      	strb	r1, [r3, #0]
 8004276:	23fa      	movs	r3, #250	; 0xfa
 8004278:	009b      	lsls	r3, r3, #2
 800427a:	429a      	cmp	r2, r3
 800427c:	d905      	bls.n	800428a <RTC_EnterInitMode+0x62>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	2204      	movs	r2, #4
 8004282:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 8004284:	183b      	adds	r3, r7, r0
 8004286:	2201      	movs	r2, #1
 8004288:	701a      	strb	r2, [r3, #0]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	68db      	ldr	r3, [r3, #12]
 8004290:	2240      	movs	r2, #64	; 0x40
 8004292:	4013      	ands	r3, r2
 8004294:	d104      	bne.n	80042a0 <RTC_EnterInitMode+0x78>
 8004296:	230f      	movs	r3, #15
 8004298:	18fb      	adds	r3, r7, r3
 800429a:	781b      	ldrb	r3, [r3, #0]
 800429c:	2b01      	cmp	r3, #1
 800429e:	d1e0      	bne.n	8004262 <RTC_EnterInitMode+0x3a>
      }
    }
  }

  return status;
 80042a0:	230f      	movs	r3, #15
 80042a2:	18fb      	adds	r3, r7, r3
 80042a4:	781b      	ldrb	r3, [r3, #0]
}
 80042a6:	0018      	movs	r0, r3
 80042a8:	46bd      	mov	sp, r7
 80042aa:	b004      	add	sp, #16
 80042ac:	bd80      	pop	{r7, pc}

080042ae <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 80042ae:	b590      	push	{r4, r7, lr}
 80042b0:	b085      	sub	sp, #20
 80042b2:	af00      	add	r7, sp, #0
 80042b4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80042b6:	240f      	movs	r4, #15
 80042b8:	193b      	adds	r3, r7, r4
 80042ba:	2200      	movs	r2, #0
 80042bc:	701a      	strb	r2, [r3, #0]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	68da      	ldr	r2, [r3, #12]
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	2180      	movs	r1, #128	; 0x80
 80042ca:	438a      	bics	r2, r1
 80042cc:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	689b      	ldr	r3, [r3, #8]
 80042d4:	2220      	movs	r2, #32
 80042d6:	4013      	ands	r3, r2
 80042d8:	d10b      	bne.n	80042f2 <RTC_ExitInitMode+0x44>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	0018      	movs	r0, r3
 80042de:	f7ff ff7b 	bl	80041d8 <HAL_RTC_WaitForSynchro>
 80042e2:	1e03      	subs	r3, r0, #0
 80042e4:	d005      	beq.n	80042f2 <RTC_ExitInitMode+0x44>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	2204      	movs	r2, #4
 80042ea:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 80042ec:	193b      	adds	r3, r7, r4
 80042ee:	2201      	movs	r2, #1
 80042f0:	701a      	strb	r2, [r3, #0]
    }
  }

  return status;
 80042f2:	230f      	movs	r3, #15
 80042f4:	18fb      	adds	r3, r7, r3
 80042f6:	781b      	ldrb	r3, [r3, #0]
}
 80042f8:	0018      	movs	r0, r3
 80042fa:	46bd      	mov	sp, r7
 80042fc:	b005      	add	sp, #20
 80042fe:	bd90      	pop	{r4, r7, pc}

08004300 <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 8004300:	b580      	push	{r7, lr}
 8004302:	b084      	sub	sp, #16
 8004304:	af00      	add	r7, sp, #0
 8004306:	0002      	movs	r2, r0
 8004308:	1dfb      	adds	r3, r7, #7
 800430a:	701a      	strb	r2, [r3, #0]
  uint32_t bcdhigh = 0U;
 800430c:	2300      	movs	r3, #0
 800430e:	60fb      	str	r3, [r7, #12]

  while (number >= 10U)
 8004310:	e007      	b.n	8004322 <RTC_ByteToBcd2+0x22>
  {
    bcdhigh++;
 8004312:	68fb      	ldr	r3, [r7, #12]
 8004314:	3301      	adds	r3, #1
 8004316:	60fb      	str	r3, [r7, #12]
    number -= 10U;
 8004318:	1dfb      	adds	r3, r7, #7
 800431a:	1dfa      	adds	r2, r7, #7
 800431c:	7812      	ldrb	r2, [r2, #0]
 800431e:	3a0a      	subs	r2, #10
 8004320:	701a      	strb	r2, [r3, #0]
  while (number >= 10U)
 8004322:	1dfb      	adds	r3, r7, #7
 8004324:	781b      	ldrb	r3, [r3, #0]
 8004326:	2b09      	cmp	r3, #9
 8004328:	d8f3      	bhi.n	8004312 <RTC_ByteToBcd2+0x12>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	b2db      	uxtb	r3, r3
 800432e:	011b      	lsls	r3, r3, #4
 8004330:	b2da      	uxtb	r2, r3
 8004332:	1dfb      	adds	r3, r7, #7
 8004334:	781b      	ldrb	r3, [r3, #0]
 8004336:	4313      	orrs	r3, r2
 8004338:	b2db      	uxtb	r3, r3
}
 800433a:	0018      	movs	r0, r3
 800433c:	46bd      	mov	sp, r7
 800433e:	b004      	add	sp, #16
 8004340:	bd80      	pop	{r7, pc}
	...

08004344 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004344:	b580      	push	{r7, lr}
 8004346:	b082      	sub	sp, #8
 8004348:	af00      	add	r7, sp, #0
 800434a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	2b00      	cmp	r3, #0
 8004350:	d101      	bne.n	8004356 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004352:	2301      	movs	r3, #1
 8004354:	e044      	b.n	80043e0 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800435a:	2b00      	cmp	r3, #0
 800435c:	d107      	bne.n	800436e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	2278      	movs	r2, #120	; 0x78
 8004362:	2100      	movs	r1, #0
 8004364:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	0018      	movs	r0, r3
 800436a:	f7fc fb31 	bl	80009d0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	2224      	movs	r2, #36	; 0x24
 8004372:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	681a      	ldr	r2, [r3, #0]
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	2101      	movs	r1, #1
 8004380:	438a      	bics	r2, r1
 8004382:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	0018      	movs	r0, r3
 8004388:	f000 fb14 	bl	80049b4 <UART_SetConfig>
 800438c:	0003      	movs	r3, r0
 800438e:	2b01      	cmp	r3, #1
 8004390:	d101      	bne.n	8004396 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8004392:	2301      	movs	r3, #1
 8004394:	e024      	b.n	80043e0 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800439a:	2b00      	cmp	r3, #0
 800439c:	d003      	beq.n	80043a6 <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	0018      	movs	r0, r3
 80043a2:	f000 fc47 	bl	8004c34 <UART_AdvFeatureConfig>
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	685a      	ldr	r2, [r3, #4]
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	490d      	ldr	r1, [pc, #52]	; (80043e8 <HAL_UART_Init+0xa4>)
 80043b2:	400a      	ands	r2, r1
 80043b4:	605a      	str	r2, [r3, #4]
#endif /* USART_CR3_IREN */
#else
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_HDSEL | USART_CR3_IREN));
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	689a      	ldr	r2, [r3, #8]
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	2108      	movs	r1, #8
 80043c2:	438a      	bics	r2, r1
 80043c4:	609a      	str	r2, [r3, #8]
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	681a      	ldr	r2, [r3, #0]
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	2101      	movs	r1, #1
 80043d2:	430a      	orrs	r2, r1
 80043d4:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	0018      	movs	r0, r3
 80043da:	f000 fcdf 	bl	8004d9c <UART_CheckIdleState>
 80043de:	0003      	movs	r3, r0
}
 80043e0:	0018      	movs	r0, r3
 80043e2:	46bd      	mov	sp, r7
 80043e4:	b002      	add	sp, #8
 80043e6:	bd80      	pop	{r7, pc}
 80043e8:	fffff7ff 	.word	0xfffff7ff

080043ec <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80043ec:	b590      	push	{r4, r7, lr}
 80043ee:	b0ab      	sub	sp, #172	; 0xac
 80043f0:	af00      	add	r7, sp, #0
 80043f2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	69db      	ldr	r3, [r3, #28]
 80043fa:	22a4      	movs	r2, #164	; 0xa4
 80043fc:	18b9      	adds	r1, r7, r2
 80043fe:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	20a0      	movs	r0, #160	; 0xa0
 8004408:	1839      	adds	r1, r7, r0
 800440a:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	689b      	ldr	r3, [r3, #8]
 8004412:	219c      	movs	r1, #156	; 0x9c
 8004414:	1879      	adds	r1, r7, r1
 8004416:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8004418:	0011      	movs	r1, r2
 800441a:	18bb      	adds	r3, r7, r2
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	4a99      	ldr	r2, [pc, #612]	; (8004684 <HAL_UART_IRQHandler+0x298>)
 8004420:	4013      	ands	r3, r2
 8004422:	2298      	movs	r2, #152	; 0x98
 8004424:	18bc      	adds	r4, r7, r2
 8004426:	6023      	str	r3, [r4, #0]
  if (errorflags == 0U)
 8004428:	18bb      	adds	r3, r7, r2
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	2b00      	cmp	r3, #0
 800442e:	d114      	bne.n	800445a <HAL_UART_IRQHandler+0x6e>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8004430:	187b      	adds	r3, r7, r1
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	2220      	movs	r2, #32
 8004436:	4013      	ands	r3, r2
 8004438:	d00f      	beq.n	800445a <HAL_UART_IRQHandler+0x6e>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800443a:	183b      	adds	r3, r7, r0
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	2220      	movs	r2, #32
 8004440:	4013      	ands	r3, r2
 8004442:	d00a      	beq.n	800445a <HAL_UART_IRQHandler+0x6e>
    {
      if (huart->RxISR != NULL)
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004448:	2b00      	cmp	r3, #0
 800444a:	d100      	bne.n	800444e <HAL_UART_IRQHandler+0x62>
 800444c:	e286      	b.n	800495c <HAL_UART_IRQHandler+0x570>
      {
        huart->RxISR(huart);
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004452:	687a      	ldr	r2, [r7, #4]
 8004454:	0010      	movs	r0, r2
 8004456:	4798      	blx	r3
      }
      return;
 8004458:	e280      	b.n	800495c <HAL_UART_IRQHandler+0x570>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800445a:	2398      	movs	r3, #152	; 0x98
 800445c:	18fb      	adds	r3, r7, r3
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	2b00      	cmp	r3, #0
 8004462:	d100      	bne.n	8004466 <HAL_UART_IRQHandler+0x7a>
 8004464:	e114      	b.n	8004690 <HAL_UART_IRQHandler+0x2a4>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8004466:	239c      	movs	r3, #156	; 0x9c
 8004468:	18fb      	adds	r3, r7, r3
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	2201      	movs	r2, #1
 800446e:	4013      	ands	r3, r2
 8004470:	d106      	bne.n	8004480 <HAL_UART_IRQHandler+0x94>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8004472:	23a0      	movs	r3, #160	; 0xa0
 8004474:	18fb      	adds	r3, r7, r3
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	4a83      	ldr	r2, [pc, #524]	; (8004688 <HAL_UART_IRQHandler+0x29c>)
 800447a:	4013      	ands	r3, r2
 800447c:	d100      	bne.n	8004480 <HAL_UART_IRQHandler+0x94>
 800447e:	e107      	b.n	8004690 <HAL_UART_IRQHandler+0x2a4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8004480:	23a4      	movs	r3, #164	; 0xa4
 8004482:	18fb      	adds	r3, r7, r3
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	2201      	movs	r2, #1
 8004488:	4013      	ands	r3, r2
 800448a:	d012      	beq.n	80044b2 <HAL_UART_IRQHandler+0xc6>
 800448c:	23a0      	movs	r3, #160	; 0xa0
 800448e:	18fb      	adds	r3, r7, r3
 8004490:	681a      	ldr	r2, [r3, #0]
 8004492:	2380      	movs	r3, #128	; 0x80
 8004494:	005b      	lsls	r3, r3, #1
 8004496:	4013      	ands	r3, r2
 8004498:	d00b      	beq.n	80044b2 <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	2201      	movs	r2, #1
 80044a0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	2284      	movs	r2, #132	; 0x84
 80044a6:	589b      	ldr	r3, [r3, r2]
 80044a8:	2201      	movs	r2, #1
 80044aa:	431a      	orrs	r2, r3
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	2184      	movs	r1, #132	; 0x84
 80044b0:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80044b2:	23a4      	movs	r3, #164	; 0xa4
 80044b4:	18fb      	adds	r3, r7, r3
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	2202      	movs	r2, #2
 80044ba:	4013      	ands	r3, r2
 80044bc:	d011      	beq.n	80044e2 <HAL_UART_IRQHandler+0xf6>
 80044be:	239c      	movs	r3, #156	; 0x9c
 80044c0:	18fb      	adds	r3, r7, r3
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	2201      	movs	r2, #1
 80044c6:	4013      	ands	r3, r2
 80044c8:	d00b      	beq.n	80044e2 <HAL_UART_IRQHandler+0xf6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	2202      	movs	r2, #2
 80044d0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	2284      	movs	r2, #132	; 0x84
 80044d6:	589b      	ldr	r3, [r3, r2]
 80044d8:	2204      	movs	r2, #4
 80044da:	431a      	orrs	r2, r3
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	2184      	movs	r1, #132	; 0x84
 80044e0:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80044e2:	23a4      	movs	r3, #164	; 0xa4
 80044e4:	18fb      	adds	r3, r7, r3
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	2204      	movs	r2, #4
 80044ea:	4013      	ands	r3, r2
 80044ec:	d011      	beq.n	8004512 <HAL_UART_IRQHandler+0x126>
 80044ee:	239c      	movs	r3, #156	; 0x9c
 80044f0:	18fb      	adds	r3, r7, r3
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	2201      	movs	r2, #1
 80044f6:	4013      	ands	r3, r2
 80044f8:	d00b      	beq.n	8004512 <HAL_UART_IRQHandler+0x126>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	2204      	movs	r2, #4
 8004500:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	2284      	movs	r2, #132	; 0x84
 8004506:	589b      	ldr	r3, [r3, r2]
 8004508:	2202      	movs	r2, #2
 800450a:	431a      	orrs	r2, r3
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	2184      	movs	r1, #132	; 0x84
 8004510:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8004512:	23a4      	movs	r3, #164	; 0xa4
 8004514:	18fb      	adds	r3, r7, r3
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	2208      	movs	r2, #8
 800451a:	4013      	ands	r3, r2
 800451c:	d017      	beq.n	800454e <HAL_UART_IRQHandler+0x162>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800451e:	23a0      	movs	r3, #160	; 0xa0
 8004520:	18fb      	adds	r3, r7, r3
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	2220      	movs	r2, #32
 8004526:	4013      	ands	r3, r2
 8004528:	d105      	bne.n	8004536 <HAL_UART_IRQHandler+0x14a>
            ((cr3its & USART_CR3_EIE) != 0U)))
 800452a:	239c      	movs	r3, #156	; 0x9c
 800452c:	18fb      	adds	r3, r7, r3
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	2201      	movs	r2, #1
 8004532:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8004534:	d00b      	beq.n	800454e <HAL_UART_IRQHandler+0x162>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	2208      	movs	r2, #8
 800453c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	2284      	movs	r2, #132	; 0x84
 8004542:	589b      	ldr	r3, [r3, r2]
 8004544:	2208      	movs	r2, #8
 8004546:	431a      	orrs	r2, r3
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	2184      	movs	r1, #132	; 0x84
 800454c:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800454e:	23a4      	movs	r3, #164	; 0xa4
 8004550:	18fb      	adds	r3, r7, r3
 8004552:	681a      	ldr	r2, [r3, #0]
 8004554:	2380      	movs	r3, #128	; 0x80
 8004556:	011b      	lsls	r3, r3, #4
 8004558:	4013      	ands	r3, r2
 800455a:	d013      	beq.n	8004584 <HAL_UART_IRQHandler+0x198>
 800455c:	23a0      	movs	r3, #160	; 0xa0
 800455e:	18fb      	adds	r3, r7, r3
 8004560:	681a      	ldr	r2, [r3, #0]
 8004562:	2380      	movs	r3, #128	; 0x80
 8004564:	04db      	lsls	r3, r3, #19
 8004566:	4013      	ands	r3, r2
 8004568:	d00c      	beq.n	8004584 <HAL_UART_IRQHandler+0x198>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	2280      	movs	r2, #128	; 0x80
 8004570:	0112      	lsls	r2, r2, #4
 8004572:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	2284      	movs	r2, #132	; 0x84
 8004578:	589b      	ldr	r3, [r3, r2]
 800457a:	2220      	movs	r2, #32
 800457c:	431a      	orrs	r2, r3
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	2184      	movs	r1, #132	; 0x84
 8004582:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	2284      	movs	r2, #132	; 0x84
 8004588:	589b      	ldr	r3, [r3, r2]
 800458a:	2b00      	cmp	r3, #0
 800458c:	d100      	bne.n	8004590 <HAL_UART_IRQHandler+0x1a4>
 800458e:	e1e7      	b.n	8004960 <HAL_UART_IRQHandler+0x574>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8004590:	23a4      	movs	r3, #164	; 0xa4
 8004592:	18fb      	adds	r3, r7, r3
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	2220      	movs	r2, #32
 8004598:	4013      	ands	r3, r2
 800459a:	d00e      	beq.n	80045ba <HAL_UART_IRQHandler+0x1ce>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800459c:	23a0      	movs	r3, #160	; 0xa0
 800459e:	18fb      	adds	r3, r7, r3
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	2220      	movs	r2, #32
 80045a4:	4013      	ands	r3, r2
 80045a6:	d008      	beq.n	80045ba <HAL_UART_IRQHandler+0x1ce>
      {
        if (huart->RxISR != NULL)
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	d004      	beq.n	80045ba <HAL_UART_IRQHandler+0x1ce>
        {
          huart->RxISR(huart);
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80045b4:	687a      	ldr	r2, [r7, #4]
 80045b6:	0010      	movs	r0, r2
 80045b8:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	2284      	movs	r2, #132	; 0x84
 80045be:	589b      	ldr	r3, [r3, r2]
 80045c0:	2194      	movs	r1, #148	; 0x94
 80045c2:	187a      	adds	r2, r7, r1
 80045c4:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	689b      	ldr	r3, [r3, #8]
 80045cc:	2240      	movs	r2, #64	; 0x40
 80045ce:	4013      	ands	r3, r2
 80045d0:	2b40      	cmp	r3, #64	; 0x40
 80045d2:	d004      	beq.n	80045de <HAL_UART_IRQHandler+0x1f2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80045d4:	187b      	adds	r3, r7, r1
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	2228      	movs	r2, #40	; 0x28
 80045da:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80045dc:	d047      	beq.n	800466e <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	0018      	movs	r0, r3
 80045e2:	f000 fced 	bl	8004fc0 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	689b      	ldr	r3, [r3, #8]
 80045ec:	2240      	movs	r2, #64	; 0x40
 80045ee:	4013      	ands	r3, r2
 80045f0:	2b40      	cmp	r3, #64	; 0x40
 80045f2:	d137      	bne.n	8004664 <HAL_UART_IRQHandler+0x278>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80045f4:	f3ef 8310 	mrs	r3, PRIMASK
 80045f8:	663b      	str	r3, [r7, #96]	; 0x60
  return(result);
 80045fa:	6e3b      	ldr	r3, [r7, #96]	; 0x60
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80045fc:	2090      	movs	r0, #144	; 0x90
 80045fe:	183a      	adds	r2, r7, r0
 8004600:	6013      	str	r3, [r2, #0]
 8004602:	2301      	movs	r3, #1
 8004604:	667b      	str	r3, [r7, #100]	; 0x64
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004606:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004608:	f383 8810 	msr	PRIMASK, r3
}
 800460c:	46c0      	nop			; (mov r8, r8)
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	689a      	ldr	r2, [r3, #8]
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	2140      	movs	r1, #64	; 0x40
 800461a:	438a      	bics	r2, r1
 800461c:	609a      	str	r2, [r3, #8]
 800461e:	183b      	adds	r3, r7, r0
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	66bb      	str	r3, [r7, #104]	; 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004624:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8004626:	f383 8810 	msr	PRIMASK, r3
}
 800462a:	46c0      	nop			; (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004630:	2b00      	cmp	r3, #0
 8004632:	d012      	beq.n	800465a <HAL_UART_IRQHandler+0x26e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004638:	4a14      	ldr	r2, [pc, #80]	; (800468c <HAL_UART_IRQHandler+0x2a0>)
 800463a:	635a      	str	r2, [r3, #52]	; 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004640:	0018      	movs	r0, r3
 8004642:	f7fc fd4b 	bl	80010dc <HAL_DMA_Abort_IT>
 8004646:	1e03      	subs	r3, r0, #0
 8004648:	d01a      	beq.n	8004680 <HAL_UART_IRQHandler+0x294>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800464e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004654:	0018      	movs	r0, r3
 8004656:	4790      	blx	r2
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004658:	e012      	b.n	8004680 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	0018      	movs	r0, r3
 800465e:	f000 f995 	bl	800498c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004662:	e00d      	b.n	8004680 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	0018      	movs	r0, r3
 8004668:	f000 f990 	bl	800498c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800466c:	e008      	b.n	8004680 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	0018      	movs	r0, r3
 8004672:	f000 f98b 	bl	800498c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	2284      	movs	r2, #132	; 0x84
 800467a:	2100      	movs	r1, #0
 800467c:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 800467e:	e16f      	b.n	8004960 <HAL_UART_IRQHandler+0x574>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004680:	46c0      	nop			; (mov r8, r8)
    return;
 8004682:	e16d      	b.n	8004960 <HAL_UART_IRQHandler+0x574>
 8004684:	0000080f 	.word	0x0000080f
 8004688:	04000120 	.word	0x04000120
 800468c:	08005089 	.word	0x08005089

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004694:	2b01      	cmp	r3, #1
 8004696:	d000      	beq.n	800469a <HAL_UART_IRQHandler+0x2ae>
 8004698:	e139      	b.n	800490e <HAL_UART_IRQHandler+0x522>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800469a:	23a4      	movs	r3, #164	; 0xa4
 800469c:	18fb      	adds	r3, r7, r3
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	2210      	movs	r2, #16
 80046a2:	4013      	ands	r3, r2
 80046a4:	d100      	bne.n	80046a8 <HAL_UART_IRQHandler+0x2bc>
 80046a6:	e132      	b.n	800490e <HAL_UART_IRQHandler+0x522>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80046a8:	23a0      	movs	r3, #160	; 0xa0
 80046aa:	18fb      	adds	r3, r7, r3
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	2210      	movs	r2, #16
 80046b0:	4013      	ands	r3, r2
 80046b2:	d100      	bne.n	80046b6 <HAL_UART_IRQHandler+0x2ca>
 80046b4:	e12b      	b.n	800490e <HAL_UART_IRQHandler+0x522>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	2210      	movs	r2, #16
 80046bc:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	689b      	ldr	r3, [r3, #8]
 80046c4:	2240      	movs	r2, #64	; 0x40
 80046c6:	4013      	ands	r3, r2
 80046c8:	2b40      	cmp	r3, #64	; 0x40
 80046ca:	d000      	beq.n	80046ce <HAL_UART_IRQHandler+0x2e2>
 80046cc:	e09f      	b.n	800480e <HAL_UART_IRQHandler+0x422>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	685a      	ldr	r2, [r3, #4]
 80046d6:	217e      	movs	r1, #126	; 0x7e
 80046d8:	187b      	adds	r3, r7, r1
 80046da:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 80046dc:	187b      	adds	r3, r7, r1
 80046de:	881b      	ldrh	r3, [r3, #0]
 80046e0:	2b00      	cmp	r3, #0
 80046e2:	d100      	bne.n	80046e6 <HAL_UART_IRQHandler+0x2fa>
 80046e4:	e13e      	b.n	8004964 <HAL_UART_IRQHandler+0x578>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	2258      	movs	r2, #88	; 0x58
 80046ea:	5a9b      	ldrh	r3, [r3, r2]
 80046ec:	187a      	adds	r2, r7, r1
 80046ee:	8812      	ldrh	r2, [r2, #0]
 80046f0:	429a      	cmp	r2, r3
 80046f2:	d300      	bcc.n	80046f6 <HAL_UART_IRQHandler+0x30a>
 80046f4:	e136      	b.n	8004964 <HAL_UART_IRQHandler+0x578>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	187a      	adds	r2, r7, r1
 80046fa:	215a      	movs	r1, #90	; 0x5a
 80046fc:	8812      	ldrh	r2, [r2, #0]
 80046fe:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004704:	699b      	ldr	r3, [r3, #24]
 8004706:	2b20      	cmp	r3, #32
 8004708:	d06f      	beq.n	80047ea <HAL_UART_IRQHandler+0x3fe>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800470a:	f3ef 8310 	mrs	r3, PRIMASK
 800470e:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 8004710:	6b3b      	ldr	r3, [r7, #48]	; 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004712:	67bb      	str	r3, [r7, #120]	; 0x78
 8004714:	2301      	movs	r3, #1
 8004716:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004718:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800471a:	f383 8810 	msr	PRIMASK, r3
}
 800471e:	46c0      	nop			; (mov r8, r8)
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	681a      	ldr	r2, [r3, #0]
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	4992      	ldr	r1, [pc, #584]	; (8004974 <HAL_UART_IRQHandler+0x588>)
 800472c:	400a      	ands	r2, r1
 800472e:	601a      	str	r2, [r3, #0]
 8004730:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004732:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004734:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004736:	f383 8810 	msr	PRIMASK, r3
}
 800473a:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800473c:	f3ef 8310 	mrs	r3, PRIMASK
 8004740:	63fb      	str	r3, [r7, #60]	; 0x3c
  return(result);
 8004742:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004744:	677b      	str	r3, [r7, #116]	; 0x74
 8004746:	2301      	movs	r3, #1
 8004748:	643b      	str	r3, [r7, #64]	; 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800474a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800474c:	f383 8810 	msr	PRIMASK, r3
}
 8004750:	46c0      	nop			; (mov r8, r8)
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	689a      	ldr	r2, [r3, #8]
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	2101      	movs	r1, #1
 800475e:	438a      	bics	r2, r1
 8004760:	609a      	str	r2, [r3, #8]
 8004762:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004764:	647b      	str	r3, [r7, #68]	; 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004766:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004768:	f383 8810 	msr	PRIMASK, r3
}
 800476c:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800476e:	f3ef 8310 	mrs	r3, PRIMASK
 8004772:	64bb      	str	r3, [r7, #72]	; 0x48
  return(result);
 8004774:	6cbb      	ldr	r3, [r7, #72]	; 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004776:	673b      	str	r3, [r7, #112]	; 0x70
 8004778:	2301      	movs	r3, #1
 800477a:	64fb      	str	r3, [r7, #76]	; 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800477c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800477e:	f383 8810 	msr	PRIMASK, r3
}
 8004782:	46c0      	nop			; (mov r8, r8)
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	689a      	ldr	r2, [r3, #8]
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	2140      	movs	r1, #64	; 0x40
 8004790:	438a      	bics	r2, r1
 8004792:	609a      	str	r2, [r3, #8]
 8004794:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004796:	653b      	str	r3, [r7, #80]	; 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004798:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800479a:	f383 8810 	msr	PRIMASK, r3
}
 800479e:	46c0      	nop			; (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	2280      	movs	r2, #128	; 0x80
 80047a4:	2120      	movs	r1, #32
 80047a6:	5099      	str	r1, [r3, r2]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	2200      	movs	r2, #0
 80047ac:	661a      	str	r2, [r3, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80047ae:	f3ef 8310 	mrs	r3, PRIMASK
 80047b2:	657b      	str	r3, [r7, #84]	; 0x54
  return(result);
 80047b4:	6d7b      	ldr	r3, [r7, #84]	; 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80047b6:	66fb      	str	r3, [r7, #108]	; 0x6c
 80047b8:	2301      	movs	r3, #1
 80047ba:	65bb      	str	r3, [r7, #88]	; 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80047bc:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80047be:	f383 8810 	msr	PRIMASK, r3
}
 80047c2:	46c0      	nop			; (mov r8, r8)
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	681a      	ldr	r2, [r3, #0]
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	2110      	movs	r1, #16
 80047d0:	438a      	bics	r2, r1
 80047d2:	601a      	str	r2, [r3, #0]
 80047d4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80047d6:	65fb      	str	r3, [r7, #92]	; 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80047d8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80047da:	f383 8810 	msr	PRIMASK, r3
}
 80047de:	46c0      	nop			; (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80047e4:	0018      	movs	r0, r3
 80047e6:	f7fc fc41 	bl	800106c <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	2202      	movs	r2, #2
 80047ee:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	2258      	movs	r2, #88	; 0x58
 80047f4:	5a9a      	ldrh	r2, [r3, r2]
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	215a      	movs	r1, #90	; 0x5a
 80047fa:	5a5b      	ldrh	r3, [r3, r1]
 80047fc:	b29b      	uxth	r3, r3
 80047fe:	1ad3      	subs	r3, r2, r3
 8004800:	b29a      	uxth	r2, r3
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	0011      	movs	r1, r2
 8004806:	0018      	movs	r0, r3
 8004808:	f000 f8c8 	bl	800499c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800480c:	e0aa      	b.n	8004964 <HAL_UART_IRQHandler+0x578>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	2258      	movs	r2, #88	; 0x58
 8004812:	5a99      	ldrh	r1, [r3, r2]
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	225a      	movs	r2, #90	; 0x5a
 8004818:	5a9b      	ldrh	r3, [r3, r2]
 800481a:	b29a      	uxth	r2, r3
 800481c:	208e      	movs	r0, #142	; 0x8e
 800481e:	183b      	adds	r3, r7, r0
 8004820:	1a8a      	subs	r2, r1, r2
 8004822:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	225a      	movs	r2, #90	; 0x5a
 8004828:	5a9b      	ldrh	r3, [r3, r2]
 800482a:	b29b      	uxth	r3, r3
 800482c:	2b00      	cmp	r3, #0
 800482e:	d100      	bne.n	8004832 <HAL_UART_IRQHandler+0x446>
 8004830:	e09a      	b.n	8004968 <HAL_UART_IRQHandler+0x57c>
          && (nb_rx_data > 0U))
 8004832:	183b      	adds	r3, r7, r0
 8004834:	881b      	ldrh	r3, [r3, #0]
 8004836:	2b00      	cmp	r3, #0
 8004838:	d100      	bne.n	800483c <HAL_UART_IRQHandler+0x450>
 800483a:	e095      	b.n	8004968 <HAL_UART_IRQHandler+0x57c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800483c:	f3ef 8310 	mrs	r3, PRIMASK
 8004840:	60fb      	str	r3, [r7, #12]
  return(result);
 8004842:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004844:	2488      	movs	r4, #136	; 0x88
 8004846:	193a      	adds	r2, r7, r4
 8004848:	6013      	str	r3, [r2, #0]
 800484a:	2301      	movs	r3, #1
 800484c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800484e:	693b      	ldr	r3, [r7, #16]
 8004850:	f383 8810 	msr	PRIMASK, r3
}
 8004854:	46c0      	nop			; (mov r8, r8)
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	681a      	ldr	r2, [r3, #0]
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	4945      	ldr	r1, [pc, #276]	; (8004978 <HAL_UART_IRQHandler+0x58c>)
 8004862:	400a      	ands	r2, r1
 8004864:	601a      	str	r2, [r3, #0]
 8004866:	193b      	adds	r3, r7, r4
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800486c:	697b      	ldr	r3, [r7, #20]
 800486e:	f383 8810 	msr	PRIMASK, r3
}
 8004872:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004874:	f3ef 8310 	mrs	r3, PRIMASK
 8004878:	61bb      	str	r3, [r7, #24]
  return(result);
 800487a:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800487c:	2484      	movs	r4, #132	; 0x84
 800487e:	193a      	adds	r2, r7, r4
 8004880:	6013      	str	r3, [r2, #0]
 8004882:	2301      	movs	r3, #1
 8004884:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004886:	69fb      	ldr	r3, [r7, #28]
 8004888:	f383 8810 	msr	PRIMASK, r3
}
 800488c:	46c0      	nop			; (mov r8, r8)
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	689a      	ldr	r2, [r3, #8]
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	2101      	movs	r1, #1
 800489a:	438a      	bics	r2, r1
 800489c:	609a      	str	r2, [r3, #8]
 800489e:	193b      	adds	r3, r7, r4
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80048a4:	6a3b      	ldr	r3, [r7, #32]
 80048a6:	f383 8810 	msr	PRIMASK, r3
}
 80048aa:	46c0      	nop			; (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	2280      	movs	r2, #128	; 0x80
 80048b0:	2120      	movs	r1, #32
 80048b2:	5099      	str	r1, [r3, r2]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	2200      	movs	r2, #0
 80048b8:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	2200      	movs	r2, #0
 80048be:	669a      	str	r2, [r3, #104]	; 0x68
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80048c0:	f3ef 8310 	mrs	r3, PRIMASK
 80048c4:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 80048c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80048c8:	2480      	movs	r4, #128	; 0x80
 80048ca:	193a      	adds	r2, r7, r4
 80048cc:	6013      	str	r3, [r2, #0]
 80048ce:	2301      	movs	r3, #1
 80048d0:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80048d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80048d4:	f383 8810 	msr	PRIMASK, r3
}
 80048d8:	46c0      	nop			; (mov r8, r8)
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	681a      	ldr	r2, [r3, #0]
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	2110      	movs	r1, #16
 80048e6:	438a      	bics	r2, r1
 80048e8:	601a      	str	r2, [r3, #0]
 80048ea:	193b      	adds	r3, r7, r4
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80048f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80048f2:	f383 8810 	msr	PRIMASK, r3
}
 80048f6:	46c0      	nop			; (mov r8, r8)

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	2202      	movs	r2, #2
 80048fc:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80048fe:	183b      	adds	r3, r7, r0
 8004900:	881a      	ldrh	r2, [r3, #0]
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	0011      	movs	r1, r2
 8004906:	0018      	movs	r0, r3
 8004908:	f000 f848 	bl	800499c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800490c:	e02c      	b.n	8004968 <HAL_UART_IRQHandler+0x57c>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 800490e:	23a4      	movs	r3, #164	; 0xa4
 8004910:	18fb      	adds	r3, r7, r3
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	2280      	movs	r2, #128	; 0x80
 8004916:	4013      	ands	r3, r2
 8004918:	d00f      	beq.n	800493a <HAL_UART_IRQHandler+0x54e>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800491a:	23a0      	movs	r3, #160	; 0xa0
 800491c:	18fb      	adds	r3, r7, r3
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	2280      	movs	r2, #128	; 0x80
 8004922:	4013      	ands	r3, r2
 8004924:	d009      	beq.n	800493a <HAL_UART_IRQHandler+0x54e>
  {
    if (huart->TxISR != NULL)
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800492a:	2b00      	cmp	r3, #0
 800492c:	d01e      	beq.n	800496c <HAL_UART_IRQHandler+0x580>
    {
      huart->TxISR(huart);
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004932:	687a      	ldr	r2, [r7, #4]
 8004934:	0010      	movs	r0, r2
 8004936:	4798      	blx	r3
    }
    return;
 8004938:	e018      	b.n	800496c <HAL_UART_IRQHandler+0x580>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800493a:	23a4      	movs	r3, #164	; 0xa4
 800493c:	18fb      	adds	r3, r7, r3
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	2240      	movs	r2, #64	; 0x40
 8004942:	4013      	ands	r3, r2
 8004944:	d013      	beq.n	800496e <HAL_UART_IRQHandler+0x582>
 8004946:	23a0      	movs	r3, #160	; 0xa0
 8004948:	18fb      	adds	r3, r7, r3
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	2240      	movs	r2, #64	; 0x40
 800494e:	4013      	ands	r3, r2
 8004950:	d00d      	beq.n	800496e <HAL_UART_IRQHandler+0x582>
  {
    UART_EndTransmit_IT(huart);
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	0018      	movs	r0, r3
 8004956:	f000 fbae 	bl	80050b6 <UART_EndTransmit_IT>
    return;
 800495a:	e008      	b.n	800496e <HAL_UART_IRQHandler+0x582>
      return;
 800495c:	46c0      	nop			; (mov r8, r8)
 800495e:	e006      	b.n	800496e <HAL_UART_IRQHandler+0x582>
    return;
 8004960:	46c0      	nop			; (mov r8, r8)
 8004962:	e004      	b.n	800496e <HAL_UART_IRQHandler+0x582>
      return;
 8004964:	46c0      	nop			; (mov r8, r8)
 8004966:	e002      	b.n	800496e <HAL_UART_IRQHandler+0x582>
      return;
 8004968:	46c0      	nop			; (mov r8, r8)
 800496a:	e000      	b.n	800496e <HAL_UART_IRQHandler+0x582>
    return;
 800496c:	46c0      	nop			; (mov r8, r8)
  }

}
 800496e:	46bd      	mov	sp, r7
 8004970:	b02b      	add	sp, #172	; 0xac
 8004972:	bd90      	pop	{r4, r7, pc}
 8004974:	fffffeff 	.word	0xfffffeff
 8004978:	fffffedf 	.word	0xfffffedf

0800497c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800497c:	b580      	push	{r7, lr}
 800497e:	b082      	sub	sp, #8
 8004980:	af00      	add	r7, sp, #0
 8004982:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8004984:	46c0      	nop			; (mov r8, r8)
 8004986:	46bd      	mov	sp, r7
 8004988:	b002      	add	sp, #8
 800498a:	bd80      	pop	{r7, pc}

0800498c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800498c:	b580      	push	{r7, lr}
 800498e:	b082      	sub	sp, #8
 8004990:	af00      	add	r7, sp, #0
 8004992:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8004994:	46c0      	nop			; (mov r8, r8)
 8004996:	46bd      	mov	sp, r7
 8004998:	b002      	add	sp, #8
 800499a:	bd80      	pop	{r7, pc}

0800499c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800499c:	b580      	push	{r7, lr}
 800499e:	b082      	sub	sp, #8
 80049a0:	af00      	add	r7, sp, #0
 80049a2:	6078      	str	r0, [r7, #4]
 80049a4:	000a      	movs	r2, r1
 80049a6:	1cbb      	adds	r3, r7, #2
 80049a8:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80049aa:	46c0      	nop			; (mov r8, r8)
 80049ac:	46bd      	mov	sp, r7
 80049ae:	b002      	add	sp, #8
 80049b0:	bd80      	pop	{r7, pc}
	...

080049b4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80049b4:	b580      	push	{r7, lr}
 80049b6:	b088      	sub	sp, #32
 80049b8:	af00      	add	r7, sp, #0
 80049ba:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80049bc:	231e      	movs	r3, #30
 80049be:	18fb      	adds	r3, r7, r3
 80049c0:	2200      	movs	r2, #0
 80049c2:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	689a      	ldr	r2, [r3, #8]
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	691b      	ldr	r3, [r3, #16]
 80049cc:	431a      	orrs	r2, r3
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	695b      	ldr	r3, [r3, #20]
 80049d2:	431a      	orrs	r2, r3
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	69db      	ldr	r3, [r3, #28]
 80049d8:	4313      	orrs	r3, r2
 80049da:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	4a8d      	ldr	r2, [pc, #564]	; (8004c18 <UART_SetConfig+0x264>)
 80049e4:	4013      	ands	r3, r2
 80049e6:	0019      	movs	r1, r3
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	697a      	ldr	r2, [r7, #20]
 80049ee:	430a      	orrs	r2, r1
 80049f0:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	685b      	ldr	r3, [r3, #4]
 80049f8:	4a88      	ldr	r2, [pc, #544]	; (8004c1c <UART_SetConfig+0x268>)
 80049fa:	4013      	ands	r3, r2
 80049fc:	0019      	movs	r1, r3
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	68da      	ldr	r2, [r3, #12]
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	430a      	orrs	r2, r1
 8004a08:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	699b      	ldr	r3, [r3, #24]
 8004a0e:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	6a1b      	ldr	r3, [r3, #32]
 8004a14:	697a      	ldr	r2, [r7, #20]
 8004a16:	4313      	orrs	r3, r2
 8004a18:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	689b      	ldr	r3, [r3, #8]
 8004a20:	4a7f      	ldr	r2, [pc, #508]	; (8004c20 <UART_SetConfig+0x26c>)
 8004a22:	4013      	ands	r3, r2
 8004a24:	0019      	movs	r1, r3
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	697a      	ldr	r2, [r7, #20]
 8004a2c:	430a      	orrs	r2, r1
 8004a2e:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	4a7b      	ldr	r2, [pc, #492]	; (8004c24 <UART_SetConfig+0x270>)
 8004a36:	4293      	cmp	r3, r2
 8004a38:	d127      	bne.n	8004a8a <UART_SetConfig+0xd6>
 8004a3a:	4b7b      	ldr	r3, [pc, #492]	; (8004c28 <UART_SetConfig+0x274>)
 8004a3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a3e:	2203      	movs	r2, #3
 8004a40:	4013      	ands	r3, r2
 8004a42:	2b03      	cmp	r3, #3
 8004a44:	d00d      	beq.n	8004a62 <UART_SetConfig+0xae>
 8004a46:	d81b      	bhi.n	8004a80 <UART_SetConfig+0xcc>
 8004a48:	2b02      	cmp	r3, #2
 8004a4a:	d014      	beq.n	8004a76 <UART_SetConfig+0xc2>
 8004a4c:	d818      	bhi.n	8004a80 <UART_SetConfig+0xcc>
 8004a4e:	2b00      	cmp	r3, #0
 8004a50:	d002      	beq.n	8004a58 <UART_SetConfig+0xa4>
 8004a52:	2b01      	cmp	r3, #1
 8004a54:	d00a      	beq.n	8004a6c <UART_SetConfig+0xb8>
 8004a56:	e013      	b.n	8004a80 <UART_SetConfig+0xcc>
 8004a58:	231f      	movs	r3, #31
 8004a5a:	18fb      	adds	r3, r7, r3
 8004a5c:	2200      	movs	r2, #0
 8004a5e:	701a      	strb	r2, [r3, #0]
 8004a60:	e021      	b.n	8004aa6 <UART_SetConfig+0xf2>
 8004a62:	231f      	movs	r3, #31
 8004a64:	18fb      	adds	r3, r7, r3
 8004a66:	2202      	movs	r2, #2
 8004a68:	701a      	strb	r2, [r3, #0]
 8004a6a:	e01c      	b.n	8004aa6 <UART_SetConfig+0xf2>
 8004a6c:	231f      	movs	r3, #31
 8004a6e:	18fb      	adds	r3, r7, r3
 8004a70:	2204      	movs	r2, #4
 8004a72:	701a      	strb	r2, [r3, #0]
 8004a74:	e017      	b.n	8004aa6 <UART_SetConfig+0xf2>
 8004a76:	231f      	movs	r3, #31
 8004a78:	18fb      	adds	r3, r7, r3
 8004a7a:	2208      	movs	r2, #8
 8004a7c:	701a      	strb	r2, [r3, #0]
 8004a7e:	e012      	b.n	8004aa6 <UART_SetConfig+0xf2>
 8004a80:	231f      	movs	r3, #31
 8004a82:	18fb      	adds	r3, r7, r3
 8004a84:	2210      	movs	r2, #16
 8004a86:	701a      	strb	r2, [r3, #0]
 8004a88:	e00d      	b.n	8004aa6 <UART_SetConfig+0xf2>
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	4a67      	ldr	r2, [pc, #412]	; (8004c2c <UART_SetConfig+0x278>)
 8004a90:	4293      	cmp	r3, r2
 8004a92:	d104      	bne.n	8004a9e <UART_SetConfig+0xea>
 8004a94:	231f      	movs	r3, #31
 8004a96:	18fb      	adds	r3, r7, r3
 8004a98:	2200      	movs	r2, #0
 8004a9a:	701a      	strb	r2, [r3, #0]
 8004a9c:	e003      	b.n	8004aa6 <UART_SetConfig+0xf2>
 8004a9e:	231f      	movs	r3, #31
 8004aa0:	18fb      	adds	r3, r7, r3
 8004aa2:	2210      	movs	r2, #16
 8004aa4:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	69da      	ldr	r2, [r3, #28]
 8004aaa:	2380      	movs	r3, #128	; 0x80
 8004aac:	021b      	lsls	r3, r3, #8
 8004aae:	429a      	cmp	r2, r3
 8004ab0:	d15c      	bne.n	8004b6c <UART_SetConfig+0x1b8>
  {
    switch (clocksource)
 8004ab2:	231f      	movs	r3, #31
 8004ab4:	18fb      	adds	r3, r7, r3
 8004ab6:	781b      	ldrb	r3, [r3, #0]
 8004ab8:	2b08      	cmp	r3, #8
 8004aba:	d015      	beq.n	8004ae8 <UART_SetConfig+0x134>
 8004abc:	dc18      	bgt.n	8004af0 <UART_SetConfig+0x13c>
 8004abe:	2b04      	cmp	r3, #4
 8004ac0:	d00d      	beq.n	8004ade <UART_SetConfig+0x12a>
 8004ac2:	dc15      	bgt.n	8004af0 <UART_SetConfig+0x13c>
 8004ac4:	2b00      	cmp	r3, #0
 8004ac6:	d002      	beq.n	8004ace <UART_SetConfig+0x11a>
 8004ac8:	2b02      	cmp	r3, #2
 8004aca:	d005      	beq.n	8004ad8 <UART_SetConfig+0x124>
 8004acc:	e010      	b.n	8004af0 <UART_SetConfig+0x13c>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004ace:	f7ff f8d1 	bl	8003c74 <HAL_RCC_GetPCLK1Freq>
 8004ad2:	0003      	movs	r3, r0
 8004ad4:	61bb      	str	r3, [r7, #24]
        break;
 8004ad6:	e012      	b.n	8004afe <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004ad8:	4b55      	ldr	r3, [pc, #340]	; (8004c30 <UART_SetConfig+0x27c>)
 8004ada:	61bb      	str	r3, [r7, #24]
        break;
 8004adc:	e00f      	b.n	8004afe <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004ade:	f7ff f869 	bl	8003bb4 <HAL_RCC_GetSysClockFreq>
 8004ae2:	0003      	movs	r3, r0
 8004ae4:	61bb      	str	r3, [r7, #24]
        break;
 8004ae6:	e00a      	b.n	8004afe <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004ae8:	2380      	movs	r3, #128	; 0x80
 8004aea:	021b      	lsls	r3, r3, #8
 8004aec:	61bb      	str	r3, [r7, #24]
        break;
 8004aee:	e006      	b.n	8004afe <UART_SetConfig+0x14a>
      default:
        pclk = 0U;
 8004af0:	2300      	movs	r3, #0
 8004af2:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8004af4:	231e      	movs	r3, #30
 8004af6:	18fb      	adds	r3, r7, r3
 8004af8:	2201      	movs	r2, #1
 8004afa:	701a      	strb	r2, [r3, #0]
        break;
 8004afc:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004afe:	69bb      	ldr	r3, [r7, #24]
 8004b00:	2b00      	cmp	r3, #0
 8004b02:	d100      	bne.n	8004b06 <UART_SetConfig+0x152>
 8004b04:	e07a      	b.n	8004bfc <UART_SetConfig+0x248>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004b06:	69bb      	ldr	r3, [r7, #24]
 8004b08:	005a      	lsls	r2, r3, #1
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	685b      	ldr	r3, [r3, #4]
 8004b0e:	085b      	lsrs	r3, r3, #1
 8004b10:	18d2      	adds	r2, r2, r3
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	685b      	ldr	r3, [r3, #4]
 8004b16:	0019      	movs	r1, r3
 8004b18:	0010      	movs	r0, r2
 8004b1a:	f7fb faf5 	bl	8000108 <__udivsi3>
 8004b1e:	0003      	movs	r3, r0
 8004b20:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004b22:	693b      	ldr	r3, [r7, #16]
 8004b24:	2b0f      	cmp	r3, #15
 8004b26:	d91c      	bls.n	8004b62 <UART_SetConfig+0x1ae>
 8004b28:	693a      	ldr	r2, [r7, #16]
 8004b2a:	2380      	movs	r3, #128	; 0x80
 8004b2c:	025b      	lsls	r3, r3, #9
 8004b2e:	429a      	cmp	r2, r3
 8004b30:	d217      	bcs.n	8004b62 <UART_SetConfig+0x1ae>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004b32:	693b      	ldr	r3, [r7, #16]
 8004b34:	b29a      	uxth	r2, r3
 8004b36:	200e      	movs	r0, #14
 8004b38:	183b      	adds	r3, r7, r0
 8004b3a:	210f      	movs	r1, #15
 8004b3c:	438a      	bics	r2, r1
 8004b3e:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004b40:	693b      	ldr	r3, [r7, #16]
 8004b42:	085b      	lsrs	r3, r3, #1
 8004b44:	b29b      	uxth	r3, r3
 8004b46:	2207      	movs	r2, #7
 8004b48:	4013      	ands	r3, r2
 8004b4a:	b299      	uxth	r1, r3
 8004b4c:	183b      	adds	r3, r7, r0
 8004b4e:	183a      	adds	r2, r7, r0
 8004b50:	8812      	ldrh	r2, [r2, #0]
 8004b52:	430a      	orrs	r2, r1
 8004b54:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	183a      	adds	r2, r7, r0
 8004b5c:	8812      	ldrh	r2, [r2, #0]
 8004b5e:	60da      	str	r2, [r3, #12]
 8004b60:	e04c      	b.n	8004bfc <UART_SetConfig+0x248>
      }
      else
      {
        ret = HAL_ERROR;
 8004b62:	231e      	movs	r3, #30
 8004b64:	18fb      	adds	r3, r7, r3
 8004b66:	2201      	movs	r2, #1
 8004b68:	701a      	strb	r2, [r3, #0]
 8004b6a:	e047      	b.n	8004bfc <UART_SetConfig+0x248>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004b6c:	231f      	movs	r3, #31
 8004b6e:	18fb      	adds	r3, r7, r3
 8004b70:	781b      	ldrb	r3, [r3, #0]
 8004b72:	2b08      	cmp	r3, #8
 8004b74:	d015      	beq.n	8004ba2 <UART_SetConfig+0x1ee>
 8004b76:	dc18      	bgt.n	8004baa <UART_SetConfig+0x1f6>
 8004b78:	2b04      	cmp	r3, #4
 8004b7a:	d00d      	beq.n	8004b98 <UART_SetConfig+0x1e4>
 8004b7c:	dc15      	bgt.n	8004baa <UART_SetConfig+0x1f6>
 8004b7e:	2b00      	cmp	r3, #0
 8004b80:	d002      	beq.n	8004b88 <UART_SetConfig+0x1d4>
 8004b82:	2b02      	cmp	r3, #2
 8004b84:	d005      	beq.n	8004b92 <UART_SetConfig+0x1de>
 8004b86:	e010      	b.n	8004baa <UART_SetConfig+0x1f6>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004b88:	f7ff f874 	bl	8003c74 <HAL_RCC_GetPCLK1Freq>
 8004b8c:	0003      	movs	r3, r0
 8004b8e:	61bb      	str	r3, [r7, #24]
        break;
 8004b90:	e012      	b.n	8004bb8 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004b92:	4b27      	ldr	r3, [pc, #156]	; (8004c30 <UART_SetConfig+0x27c>)
 8004b94:	61bb      	str	r3, [r7, #24]
        break;
 8004b96:	e00f      	b.n	8004bb8 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004b98:	f7ff f80c 	bl	8003bb4 <HAL_RCC_GetSysClockFreq>
 8004b9c:	0003      	movs	r3, r0
 8004b9e:	61bb      	str	r3, [r7, #24]
        break;
 8004ba0:	e00a      	b.n	8004bb8 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004ba2:	2380      	movs	r3, #128	; 0x80
 8004ba4:	021b      	lsls	r3, r3, #8
 8004ba6:	61bb      	str	r3, [r7, #24]
        break;
 8004ba8:	e006      	b.n	8004bb8 <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 8004baa:	2300      	movs	r3, #0
 8004bac:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8004bae:	231e      	movs	r3, #30
 8004bb0:	18fb      	adds	r3, r7, r3
 8004bb2:	2201      	movs	r2, #1
 8004bb4:	701a      	strb	r2, [r3, #0]
        break;
 8004bb6:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8004bb8:	69bb      	ldr	r3, [r7, #24]
 8004bba:	2b00      	cmp	r3, #0
 8004bbc:	d01e      	beq.n	8004bfc <UART_SetConfig+0x248>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	685b      	ldr	r3, [r3, #4]
 8004bc2:	085a      	lsrs	r2, r3, #1
 8004bc4:	69bb      	ldr	r3, [r7, #24]
 8004bc6:	18d2      	adds	r2, r2, r3
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	685b      	ldr	r3, [r3, #4]
 8004bcc:	0019      	movs	r1, r3
 8004bce:	0010      	movs	r0, r2
 8004bd0:	f7fb fa9a 	bl	8000108 <__udivsi3>
 8004bd4:	0003      	movs	r3, r0
 8004bd6:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004bd8:	693b      	ldr	r3, [r7, #16]
 8004bda:	2b0f      	cmp	r3, #15
 8004bdc:	d90a      	bls.n	8004bf4 <UART_SetConfig+0x240>
 8004bde:	693a      	ldr	r2, [r7, #16]
 8004be0:	2380      	movs	r3, #128	; 0x80
 8004be2:	025b      	lsls	r3, r3, #9
 8004be4:	429a      	cmp	r2, r3
 8004be6:	d205      	bcs.n	8004bf4 <UART_SetConfig+0x240>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004be8:	693b      	ldr	r3, [r7, #16]
 8004bea:	b29a      	uxth	r2, r3
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	60da      	str	r2, [r3, #12]
 8004bf2:	e003      	b.n	8004bfc <UART_SetConfig+0x248>
      }
      else
      {
        ret = HAL_ERROR;
 8004bf4:	231e      	movs	r3, #30
 8004bf6:	18fb      	adds	r3, r7, r3
 8004bf8:	2201      	movs	r2, #1
 8004bfa:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	2200      	movs	r2, #0
 8004c00:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	2200      	movs	r2, #0
 8004c06:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8004c08:	231e      	movs	r3, #30
 8004c0a:	18fb      	adds	r3, r7, r3
 8004c0c:	781b      	ldrb	r3, [r3, #0]
}
 8004c0e:	0018      	movs	r0, r3
 8004c10:	46bd      	mov	sp, r7
 8004c12:	b008      	add	sp, #32
 8004c14:	bd80      	pop	{r7, pc}
 8004c16:	46c0      	nop			; (mov r8, r8)
 8004c18:	ffff69f3 	.word	0xffff69f3
 8004c1c:	ffffcfff 	.word	0xffffcfff
 8004c20:	fffff4ff 	.word	0xfffff4ff
 8004c24:	40013800 	.word	0x40013800
 8004c28:	40021000 	.word	0x40021000
 8004c2c:	40004400 	.word	0x40004400
 8004c30:	007a1200 	.word	0x007a1200

08004c34 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004c34:	b580      	push	{r7, lr}
 8004c36:	b082      	sub	sp, #8
 8004c38:	af00      	add	r7, sp, #0
 8004c3a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c40:	2201      	movs	r2, #1
 8004c42:	4013      	ands	r3, r2
 8004c44:	d00b      	beq.n	8004c5e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	685b      	ldr	r3, [r3, #4]
 8004c4c:	4a4a      	ldr	r2, [pc, #296]	; (8004d78 <UART_AdvFeatureConfig+0x144>)
 8004c4e:	4013      	ands	r3, r2
 8004c50:	0019      	movs	r1, r3
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	430a      	orrs	r2, r1
 8004c5c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c62:	2202      	movs	r2, #2
 8004c64:	4013      	ands	r3, r2
 8004c66:	d00b      	beq.n	8004c80 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	685b      	ldr	r3, [r3, #4]
 8004c6e:	4a43      	ldr	r2, [pc, #268]	; (8004d7c <UART_AdvFeatureConfig+0x148>)
 8004c70:	4013      	ands	r3, r2
 8004c72:	0019      	movs	r1, r3
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	430a      	orrs	r2, r1
 8004c7e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c84:	2204      	movs	r2, #4
 8004c86:	4013      	ands	r3, r2
 8004c88:	d00b      	beq.n	8004ca2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	685b      	ldr	r3, [r3, #4]
 8004c90:	4a3b      	ldr	r2, [pc, #236]	; (8004d80 <UART_AdvFeatureConfig+0x14c>)
 8004c92:	4013      	ands	r3, r2
 8004c94:	0019      	movs	r1, r3
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	430a      	orrs	r2, r1
 8004ca0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ca6:	2208      	movs	r2, #8
 8004ca8:	4013      	ands	r3, r2
 8004caa:	d00b      	beq.n	8004cc4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	685b      	ldr	r3, [r3, #4]
 8004cb2:	4a34      	ldr	r2, [pc, #208]	; (8004d84 <UART_AdvFeatureConfig+0x150>)
 8004cb4:	4013      	ands	r3, r2
 8004cb6:	0019      	movs	r1, r3
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	430a      	orrs	r2, r1
 8004cc2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cc8:	2210      	movs	r2, #16
 8004cca:	4013      	ands	r3, r2
 8004ccc:	d00b      	beq.n	8004ce6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	689b      	ldr	r3, [r3, #8]
 8004cd4:	4a2c      	ldr	r2, [pc, #176]	; (8004d88 <UART_AdvFeatureConfig+0x154>)
 8004cd6:	4013      	ands	r3, r2
 8004cd8:	0019      	movs	r1, r3
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	430a      	orrs	r2, r1
 8004ce4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cea:	2220      	movs	r2, #32
 8004cec:	4013      	ands	r3, r2
 8004cee:	d00b      	beq.n	8004d08 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	689b      	ldr	r3, [r3, #8]
 8004cf6:	4a25      	ldr	r2, [pc, #148]	; (8004d8c <UART_AdvFeatureConfig+0x158>)
 8004cf8:	4013      	ands	r3, r2
 8004cfa:	0019      	movs	r1, r3
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	430a      	orrs	r2, r1
 8004d06:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d0c:	2240      	movs	r2, #64	; 0x40
 8004d0e:	4013      	ands	r3, r2
 8004d10:	d01d      	beq.n	8004d4e <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	685b      	ldr	r3, [r3, #4]
 8004d18:	4a1d      	ldr	r2, [pc, #116]	; (8004d90 <UART_AdvFeatureConfig+0x15c>)
 8004d1a:	4013      	ands	r3, r2
 8004d1c:	0019      	movs	r1, r3
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	430a      	orrs	r2, r1
 8004d28:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004d2e:	2380      	movs	r3, #128	; 0x80
 8004d30:	035b      	lsls	r3, r3, #13
 8004d32:	429a      	cmp	r2, r3
 8004d34:	d10b      	bne.n	8004d4e <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	685b      	ldr	r3, [r3, #4]
 8004d3c:	4a15      	ldr	r2, [pc, #84]	; (8004d94 <UART_AdvFeatureConfig+0x160>)
 8004d3e:	4013      	ands	r3, r2
 8004d40:	0019      	movs	r1, r3
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	430a      	orrs	r2, r1
 8004d4c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d52:	2280      	movs	r2, #128	; 0x80
 8004d54:	4013      	ands	r3, r2
 8004d56:	d00b      	beq.n	8004d70 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	685b      	ldr	r3, [r3, #4]
 8004d5e:	4a0e      	ldr	r2, [pc, #56]	; (8004d98 <UART_AdvFeatureConfig+0x164>)
 8004d60:	4013      	ands	r3, r2
 8004d62:	0019      	movs	r1, r3
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	430a      	orrs	r2, r1
 8004d6e:	605a      	str	r2, [r3, #4]
  }
}
 8004d70:	46c0      	nop			; (mov r8, r8)
 8004d72:	46bd      	mov	sp, r7
 8004d74:	b002      	add	sp, #8
 8004d76:	bd80      	pop	{r7, pc}
 8004d78:	fffdffff 	.word	0xfffdffff
 8004d7c:	fffeffff 	.word	0xfffeffff
 8004d80:	fffbffff 	.word	0xfffbffff
 8004d84:	ffff7fff 	.word	0xffff7fff
 8004d88:	ffffefff 	.word	0xffffefff
 8004d8c:	ffffdfff 	.word	0xffffdfff
 8004d90:	ffefffff 	.word	0xffefffff
 8004d94:	ff9fffff 	.word	0xff9fffff
 8004d98:	fff7ffff 	.word	0xfff7ffff

08004d9c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004d9c:	b580      	push	{r7, lr}
 8004d9e:	b092      	sub	sp, #72	; 0x48
 8004da0:	af02      	add	r7, sp, #8
 8004da2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	2284      	movs	r2, #132	; 0x84
 8004da8:	2100      	movs	r1, #0
 8004daa:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004dac:	f7fb ffa4 	bl	8000cf8 <HAL_GetTick>
 8004db0:	0003      	movs	r3, r0
 8004db2:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	2208      	movs	r2, #8
 8004dbc:	4013      	ands	r3, r2
 8004dbe:	2b08      	cmp	r3, #8
 8004dc0:	d12c      	bne.n	8004e1c <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004dc2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004dc4:	2280      	movs	r2, #128	; 0x80
 8004dc6:	0391      	lsls	r1, r2, #14
 8004dc8:	6878      	ldr	r0, [r7, #4]
 8004dca:	4a46      	ldr	r2, [pc, #280]	; (8004ee4 <UART_CheckIdleState+0x148>)
 8004dcc:	9200      	str	r2, [sp, #0]
 8004dce:	2200      	movs	r2, #0
 8004dd0:	f000 f88c 	bl	8004eec <UART_WaitOnFlagUntilTimeout>
 8004dd4:	1e03      	subs	r3, r0, #0
 8004dd6:	d021      	beq.n	8004e1c <UART_CheckIdleState+0x80>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004dd8:	f3ef 8310 	mrs	r3, PRIMASK
 8004ddc:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8004dde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8004de0:	63bb      	str	r3, [r7, #56]	; 0x38
 8004de2:	2301      	movs	r3, #1
 8004de4:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004de6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004de8:	f383 8810 	msr	PRIMASK, r3
}
 8004dec:	46c0      	nop			; (mov r8, r8)
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	681a      	ldr	r2, [r3, #0]
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	2180      	movs	r1, #128	; 0x80
 8004dfa:	438a      	bics	r2, r1
 8004dfc:	601a      	str	r2, [r3, #0]
 8004dfe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004e00:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004e02:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004e04:	f383 8810 	msr	PRIMASK, r3
}
 8004e08:	46c0      	nop			; (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	2220      	movs	r2, #32
 8004e0e:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	2278      	movs	r2, #120	; 0x78
 8004e14:	2100      	movs	r1, #0
 8004e16:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004e18:	2303      	movs	r3, #3
 8004e1a:	e05f      	b.n	8004edc <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	2204      	movs	r2, #4
 8004e24:	4013      	ands	r3, r2
 8004e26:	2b04      	cmp	r3, #4
 8004e28:	d146      	bne.n	8004eb8 <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004e2a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004e2c:	2280      	movs	r2, #128	; 0x80
 8004e2e:	03d1      	lsls	r1, r2, #15
 8004e30:	6878      	ldr	r0, [r7, #4]
 8004e32:	4a2c      	ldr	r2, [pc, #176]	; (8004ee4 <UART_CheckIdleState+0x148>)
 8004e34:	9200      	str	r2, [sp, #0]
 8004e36:	2200      	movs	r2, #0
 8004e38:	f000 f858 	bl	8004eec <UART_WaitOnFlagUntilTimeout>
 8004e3c:	1e03      	subs	r3, r0, #0
 8004e3e:	d03b      	beq.n	8004eb8 <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004e40:	f3ef 8310 	mrs	r3, PRIMASK
 8004e44:	60fb      	str	r3, [r7, #12]
  return(result);
 8004e46:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004e48:	637b      	str	r3, [r7, #52]	; 0x34
 8004e4a:	2301      	movs	r3, #1
 8004e4c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004e4e:	693b      	ldr	r3, [r7, #16]
 8004e50:	f383 8810 	msr	PRIMASK, r3
}
 8004e54:	46c0      	nop			; (mov r8, r8)
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	681a      	ldr	r2, [r3, #0]
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	4921      	ldr	r1, [pc, #132]	; (8004ee8 <UART_CheckIdleState+0x14c>)
 8004e62:	400a      	ands	r2, r1
 8004e64:	601a      	str	r2, [r3, #0]
 8004e66:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004e68:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004e6a:	697b      	ldr	r3, [r7, #20]
 8004e6c:	f383 8810 	msr	PRIMASK, r3
}
 8004e70:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004e72:	f3ef 8310 	mrs	r3, PRIMASK
 8004e76:	61bb      	str	r3, [r7, #24]
  return(result);
 8004e78:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004e7a:	633b      	str	r3, [r7, #48]	; 0x30
 8004e7c:	2301      	movs	r3, #1
 8004e7e:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004e80:	69fb      	ldr	r3, [r7, #28]
 8004e82:	f383 8810 	msr	PRIMASK, r3
}
 8004e86:	46c0      	nop			; (mov r8, r8)
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	689a      	ldr	r2, [r3, #8]
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	2101      	movs	r1, #1
 8004e94:	438a      	bics	r2, r1
 8004e96:	609a      	str	r2, [r3, #8]
 8004e98:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e9a:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004e9c:	6a3b      	ldr	r3, [r7, #32]
 8004e9e:	f383 8810 	msr	PRIMASK, r3
}
 8004ea2:	46c0      	nop			; (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	2280      	movs	r2, #128	; 0x80
 8004ea8:	2120      	movs	r1, #32
 8004eaa:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	2278      	movs	r2, #120	; 0x78
 8004eb0:	2100      	movs	r1, #0
 8004eb2:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004eb4:	2303      	movs	r3, #3
 8004eb6:	e011      	b.n	8004edc <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	2220      	movs	r2, #32
 8004ebc:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	2280      	movs	r2, #128	; 0x80
 8004ec2:	2120      	movs	r1, #32
 8004ec4:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	2200      	movs	r2, #0
 8004eca:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	2200      	movs	r2, #0
 8004ed0:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	2278      	movs	r2, #120	; 0x78
 8004ed6:	2100      	movs	r1, #0
 8004ed8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004eda:	2300      	movs	r3, #0
}
 8004edc:	0018      	movs	r0, r3
 8004ede:	46bd      	mov	sp, r7
 8004ee0:	b010      	add	sp, #64	; 0x40
 8004ee2:	bd80      	pop	{r7, pc}
 8004ee4:	01ffffff 	.word	0x01ffffff
 8004ee8:	fffffedf 	.word	0xfffffedf

08004eec <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004eec:	b580      	push	{r7, lr}
 8004eee:	b084      	sub	sp, #16
 8004ef0:	af00      	add	r7, sp, #0
 8004ef2:	60f8      	str	r0, [r7, #12]
 8004ef4:	60b9      	str	r1, [r7, #8]
 8004ef6:	603b      	str	r3, [r7, #0]
 8004ef8:	1dfb      	adds	r3, r7, #7
 8004efa:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004efc:	e04b      	b.n	8004f96 <UART_WaitOnFlagUntilTimeout+0xaa>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004efe:	69bb      	ldr	r3, [r7, #24]
 8004f00:	3301      	adds	r3, #1
 8004f02:	d048      	beq.n	8004f96 <UART_WaitOnFlagUntilTimeout+0xaa>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004f04:	f7fb fef8 	bl	8000cf8 <HAL_GetTick>
 8004f08:	0002      	movs	r2, r0
 8004f0a:	683b      	ldr	r3, [r7, #0]
 8004f0c:	1ad3      	subs	r3, r2, r3
 8004f0e:	69ba      	ldr	r2, [r7, #24]
 8004f10:	429a      	cmp	r2, r3
 8004f12:	d302      	bcc.n	8004f1a <UART_WaitOnFlagUntilTimeout+0x2e>
 8004f14:	69bb      	ldr	r3, [r7, #24]
 8004f16:	2b00      	cmp	r3, #0
 8004f18:	d101      	bne.n	8004f1e <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8004f1a:	2303      	movs	r3, #3
 8004f1c:	e04b      	b.n	8004fb6 <UART_WaitOnFlagUntilTimeout+0xca>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8004f1e:	68fb      	ldr	r3, [r7, #12]
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	2204      	movs	r2, #4
 8004f26:	4013      	ands	r3, r2
 8004f28:	d035      	beq.n	8004f96 <UART_WaitOnFlagUntilTimeout+0xaa>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	69db      	ldr	r3, [r3, #28]
 8004f30:	2208      	movs	r2, #8
 8004f32:	4013      	ands	r3, r2
 8004f34:	2b08      	cmp	r3, #8
 8004f36:	d111      	bne.n	8004f5c <UART_WaitOnFlagUntilTimeout+0x70>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	2208      	movs	r2, #8
 8004f3e:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	0018      	movs	r0, r3
 8004f44:	f000 f83c 	bl	8004fc0 <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	2284      	movs	r2, #132	; 0x84
 8004f4c:	2108      	movs	r1, #8
 8004f4e:	5099      	str	r1, [r3, r2]

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	2278      	movs	r2, #120	; 0x78
 8004f54:	2100      	movs	r1, #0
 8004f56:	5499      	strb	r1, [r3, r2]

           return HAL_ERROR;
 8004f58:	2301      	movs	r3, #1
 8004f5a:	e02c      	b.n	8004fb6 <UART_WaitOnFlagUntilTimeout+0xca>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	69da      	ldr	r2, [r3, #28]
 8004f62:	2380      	movs	r3, #128	; 0x80
 8004f64:	011b      	lsls	r3, r3, #4
 8004f66:	401a      	ands	r2, r3
 8004f68:	2380      	movs	r3, #128	; 0x80
 8004f6a:	011b      	lsls	r3, r3, #4
 8004f6c:	429a      	cmp	r2, r3
 8004f6e:	d112      	bne.n	8004f96 <UART_WaitOnFlagUntilTimeout+0xaa>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004f70:	68fb      	ldr	r3, [r7, #12]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	2280      	movs	r2, #128	; 0x80
 8004f76:	0112      	lsls	r2, r2, #4
 8004f78:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004f7a:	68fb      	ldr	r3, [r7, #12]
 8004f7c:	0018      	movs	r0, r3
 8004f7e:	f000 f81f 	bl	8004fc0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004f82:	68fb      	ldr	r3, [r7, #12]
 8004f84:	2284      	movs	r2, #132	; 0x84
 8004f86:	2120      	movs	r1, #32
 8004f88:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004f8a:	68fb      	ldr	r3, [r7, #12]
 8004f8c:	2278      	movs	r2, #120	; 0x78
 8004f8e:	2100      	movs	r1, #0
 8004f90:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8004f92:	2303      	movs	r3, #3
 8004f94:	e00f      	b.n	8004fb6 <UART_WaitOnFlagUntilTimeout+0xca>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004f96:	68fb      	ldr	r3, [r7, #12]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	69db      	ldr	r3, [r3, #28]
 8004f9c:	68ba      	ldr	r2, [r7, #8]
 8004f9e:	4013      	ands	r3, r2
 8004fa0:	68ba      	ldr	r2, [r7, #8]
 8004fa2:	1ad3      	subs	r3, r2, r3
 8004fa4:	425a      	negs	r2, r3
 8004fa6:	4153      	adcs	r3, r2
 8004fa8:	b2db      	uxtb	r3, r3
 8004faa:	001a      	movs	r2, r3
 8004fac:	1dfb      	adds	r3, r7, #7
 8004fae:	781b      	ldrb	r3, [r3, #0]
 8004fb0:	429a      	cmp	r2, r3
 8004fb2:	d0a4      	beq.n	8004efe <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004fb4:	2300      	movs	r3, #0
}
 8004fb6:	0018      	movs	r0, r3
 8004fb8:	46bd      	mov	sp, r7
 8004fba:	b004      	add	sp, #16
 8004fbc:	bd80      	pop	{r7, pc}
	...

08004fc0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004fc0:	b580      	push	{r7, lr}
 8004fc2:	b08e      	sub	sp, #56	; 0x38
 8004fc4:	af00      	add	r7, sp, #0
 8004fc6:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004fc8:	f3ef 8310 	mrs	r3, PRIMASK
 8004fcc:	617b      	str	r3, [r7, #20]
  return(result);
 8004fce:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004fd0:	637b      	str	r3, [r7, #52]	; 0x34
 8004fd2:	2301      	movs	r3, #1
 8004fd4:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004fd6:	69bb      	ldr	r3, [r7, #24]
 8004fd8:	f383 8810 	msr	PRIMASK, r3
}
 8004fdc:	46c0      	nop			; (mov r8, r8)
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	681a      	ldr	r2, [r3, #0]
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	4926      	ldr	r1, [pc, #152]	; (8005084 <UART_EndRxTransfer+0xc4>)
 8004fea:	400a      	ands	r2, r1
 8004fec:	601a      	str	r2, [r3, #0]
 8004fee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004ff0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004ff2:	69fb      	ldr	r3, [r7, #28]
 8004ff4:	f383 8810 	msr	PRIMASK, r3
}
 8004ff8:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004ffa:	f3ef 8310 	mrs	r3, PRIMASK
 8004ffe:	623b      	str	r3, [r7, #32]
  return(result);
 8005000:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005002:	633b      	str	r3, [r7, #48]	; 0x30
 8005004:	2301      	movs	r3, #1
 8005006:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005008:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800500a:	f383 8810 	msr	PRIMASK, r3
}
 800500e:	46c0      	nop			; (mov r8, r8)
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	689a      	ldr	r2, [r3, #8]
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	2101      	movs	r1, #1
 800501c:	438a      	bics	r2, r1
 800501e:	609a      	str	r2, [r3, #8]
 8005020:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005022:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005024:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005026:	f383 8810 	msr	PRIMASK, r3
}
 800502a:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005030:	2b01      	cmp	r3, #1
 8005032:	d118      	bne.n	8005066 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005034:	f3ef 8310 	mrs	r3, PRIMASK
 8005038:	60bb      	str	r3, [r7, #8]
  return(result);
 800503a:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800503c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800503e:	2301      	movs	r3, #1
 8005040:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	f383 8810 	msr	PRIMASK, r3
}
 8005048:	46c0      	nop			; (mov r8, r8)
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	681a      	ldr	r2, [r3, #0]
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	2110      	movs	r1, #16
 8005056:	438a      	bics	r2, r1
 8005058:	601a      	str	r2, [r3, #0]
 800505a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800505c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800505e:	693b      	ldr	r3, [r7, #16]
 8005060:	f383 8810 	msr	PRIMASK, r3
}
 8005064:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	2280      	movs	r2, #128	; 0x80
 800506a:	2120      	movs	r1, #32
 800506c:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	2200      	movs	r2, #0
 8005072:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	2200      	movs	r2, #0
 8005078:	669a      	str	r2, [r3, #104]	; 0x68
}
 800507a:	46c0      	nop			; (mov r8, r8)
 800507c:	46bd      	mov	sp, r7
 800507e:	b00e      	add	sp, #56	; 0x38
 8005080:	bd80      	pop	{r7, pc}
 8005082:	46c0      	nop			; (mov r8, r8)
 8005084:	fffffedf 	.word	0xfffffedf

08005088 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005088:	b580      	push	{r7, lr}
 800508a:	b084      	sub	sp, #16
 800508c:	af00      	add	r7, sp, #0
 800508e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005094:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8005096:	68fb      	ldr	r3, [r7, #12]
 8005098:	225a      	movs	r2, #90	; 0x5a
 800509a:	2100      	movs	r1, #0
 800509c:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 800509e:	68fb      	ldr	r3, [r7, #12]
 80050a0:	2252      	movs	r2, #82	; 0x52
 80050a2:	2100      	movs	r1, #0
 80050a4:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	0018      	movs	r0, r3
 80050aa:	f7ff fc6f 	bl	800498c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80050ae:	46c0      	nop			; (mov r8, r8)
 80050b0:	46bd      	mov	sp, r7
 80050b2:	b004      	add	sp, #16
 80050b4:	bd80      	pop	{r7, pc}

080050b6 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80050b6:	b580      	push	{r7, lr}
 80050b8:	b086      	sub	sp, #24
 80050ba:	af00      	add	r7, sp, #0
 80050bc:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80050be:	f3ef 8310 	mrs	r3, PRIMASK
 80050c2:	60bb      	str	r3, [r7, #8]
  return(result);
 80050c4:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80050c6:	617b      	str	r3, [r7, #20]
 80050c8:	2301      	movs	r3, #1
 80050ca:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	f383 8810 	msr	PRIMASK, r3
}
 80050d2:	46c0      	nop			; (mov r8, r8)
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	681a      	ldr	r2, [r3, #0]
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	2140      	movs	r1, #64	; 0x40
 80050e0:	438a      	bics	r2, r1
 80050e2:	601a      	str	r2, [r3, #0]
 80050e4:	697b      	ldr	r3, [r7, #20]
 80050e6:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80050e8:	693b      	ldr	r3, [r7, #16]
 80050ea:	f383 8810 	msr	PRIMASK, r3
}
 80050ee:	46c0      	nop			; (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	2220      	movs	r2, #32
 80050f4:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	2200      	movs	r2, #0
 80050fa:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	0018      	movs	r0, r3
 8005100:	f7ff fc3c 	bl	800497c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005104:	46c0      	nop			; (mov r8, r8)
 8005106:	46bd      	mov	sp, r7
 8005108:	b006      	add	sp, #24
 800510a:	bd80      	pop	{r7, pc}

0800510c <memset>:
 800510c:	0003      	movs	r3, r0
 800510e:	1882      	adds	r2, r0, r2
 8005110:	4293      	cmp	r3, r2
 8005112:	d100      	bne.n	8005116 <memset+0xa>
 8005114:	4770      	bx	lr
 8005116:	7019      	strb	r1, [r3, #0]
 8005118:	3301      	adds	r3, #1
 800511a:	e7f9      	b.n	8005110 <memset+0x4>

0800511c <__libc_init_array>:
 800511c:	b570      	push	{r4, r5, r6, lr}
 800511e:	2600      	movs	r6, #0
 8005120:	4c0c      	ldr	r4, [pc, #48]	; (8005154 <__libc_init_array+0x38>)
 8005122:	4d0d      	ldr	r5, [pc, #52]	; (8005158 <__libc_init_array+0x3c>)
 8005124:	1b64      	subs	r4, r4, r5
 8005126:	10a4      	asrs	r4, r4, #2
 8005128:	42a6      	cmp	r6, r4
 800512a:	d109      	bne.n	8005140 <__libc_init_array+0x24>
 800512c:	2600      	movs	r6, #0
 800512e:	f000 f819 	bl	8005164 <_init>
 8005132:	4c0a      	ldr	r4, [pc, #40]	; (800515c <__libc_init_array+0x40>)
 8005134:	4d0a      	ldr	r5, [pc, #40]	; (8005160 <__libc_init_array+0x44>)
 8005136:	1b64      	subs	r4, r4, r5
 8005138:	10a4      	asrs	r4, r4, #2
 800513a:	42a6      	cmp	r6, r4
 800513c:	d105      	bne.n	800514a <__libc_init_array+0x2e>
 800513e:	bd70      	pop	{r4, r5, r6, pc}
 8005140:	00b3      	lsls	r3, r6, #2
 8005142:	58eb      	ldr	r3, [r5, r3]
 8005144:	4798      	blx	r3
 8005146:	3601      	adds	r6, #1
 8005148:	e7ee      	b.n	8005128 <__libc_init_array+0xc>
 800514a:	00b3      	lsls	r3, r6, #2
 800514c:	58eb      	ldr	r3, [r5, r3]
 800514e:	4798      	blx	r3
 8005150:	3601      	adds	r6, #1
 8005152:	e7f2      	b.n	800513a <__libc_init_array+0x1e>
 8005154:	080051b4 	.word	0x080051b4
 8005158:	080051b4 	.word	0x080051b4
 800515c:	080051b8 	.word	0x080051b8
 8005160:	080051b4 	.word	0x080051b4

08005164 <_init>:
 8005164:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005166:	46c0      	nop			; (mov r8, r8)
 8005168:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800516a:	bc08      	pop	{r3}
 800516c:	469e      	mov	lr, r3
 800516e:	4770      	bx	lr

08005170 <_fini>:
 8005170:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005172:	46c0      	nop			; (mov r8, r8)
 8005174:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005176:	bc08      	pop	{r3}
 8005178:	469e      	mov	lr, r3
 800517a:	4770      	bx	lr
