/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  reg [7:0] _03_;
  wire [3:0] _04_;
  wire [8:0] _05_;
  wire celloutsig_0_0z;
  wire [3:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire celloutsig_0_1z;
  wire celloutsig_0_23z;
  wire [24:0] celloutsig_0_2z;
  wire [6:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_65z;
  wire celloutsig_0_66z;
  wire celloutsig_0_6z;
  wire [2:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [6:0] celloutsig_1_0z;
  wire [4:0] celloutsig_1_10z;
  wire [9:0] celloutsig_1_12z;
  wire [6:0] celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire [3:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [7:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [6:0] celloutsig_1_7z;
  wire [4:0] celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_6z = ~((celloutsig_1_5z | celloutsig_1_5z) & celloutsig_1_5z);
  assign celloutsig_0_23z = ~((_01_ | celloutsig_0_12z) & celloutsig_0_14z);
  assign celloutsig_0_4z = celloutsig_0_2z[1] | ~(celloutsig_0_3z[0]);
  assign celloutsig_0_66z = ~(_02_ ^ celloutsig_0_11z);
  reg [3:0] _10_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _10_ <= 4'h0;
    else _10_ <= in_data[23:20];
  assign { _02_, _04_[2:1], _00_ } = _10_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _03_ <= 8'h00;
    else _03_ <= celloutsig_0_2z[19:12];
  reg [8:0] _12_;
  always_ff @(negedge clkin_data[32], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _12_ <= 9'h000;
    else _12_ <= { celloutsig_0_7z[0], celloutsig_0_4z, celloutsig_0_3z };
  assign { _05_[8:7], _01_, _05_[5:0] } = _12_;
  assign celloutsig_1_7z = { celloutsig_1_2z[7:2], celloutsig_1_3z } & { in_data[168:164], celloutsig_1_6z, celloutsig_1_6z };
  assign celloutsig_1_9z = { celloutsig_1_2z[5:2], celloutsig_1_5z } & in_data[161:157];
  assign celloutsig_1_14z = in_data[148:142] & celloutsig_1_7z;
  assign celloutsig_1_0z = in_data[178:172] / { 1'h1, in_data[134:129] };
  assign celloutsig_0_10z = { celloutsig_0_7z, celloutsig_0_8z } / { 1'h1, celloutsig_0_3z[2:0] };
  assign celloutsig_1_10z = celloutsig_1_9z / { 1'h1, celloutsig_1_0z[3:0] };
  assign celloutsig_0_12z = { celloutsig_0_2z[18:0], celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_11z } >= { celloutsig_0_3z[5:0], _02_, _04_[2:1], _00_, _05_[8:7], _01_, _05_[5:0], celloutsig_0_11z, celloutsig_0_0z, _02_, _04_[2:1], _00_ };
  assign celloutsig_0_0z = in_data[19:9] && in_data[75:65];
  assign celloutsig_0_6z = { celloutsig_0_2z[19:12], celloutsig_0_3z, celloutsig_0_3z } && in_data[40:19];
  assign celloutsig_0_14z = ! _05_[4:2];
  assign celloutsig_1_1z = celloutsig_1_0z[6:2] < celloutsig_1_0z[6:2];
  assign celloutsig_1_18z = { celloutsig_1_4z, celloutsig_1_2z } < { celloutsig_1_14z[5:4], celloutsig_1_0z };
  assign celloutsig_1_5z = celloutsig_1_0z[4] & ~(celloutsig_1_1z);
  assign celloutsig_1_19z = celloutsig_1_12z[6:3] * { in_data[120:119], celloutsig_1_6z, celloutsig_1_4z };
  assign celloutsig_1_2z = celloutsig_1_0z[4] ? { celloutsig_1_1z, celloutsig_1_0z[6:5], 1'h1, celloutsig_1_0z[3:0] } : { in_data[104:100], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_65z = { _03_[5:4], celloutsig_0_23z } != { _01_, _05_[5:4] };
  assign celloutsig_0_7z = - { celloutsig_0_3z[2], celloutsig_0_6z, celloutsig_0_4z };
  assign celloutsig_1_12z = - { celloutsig_1_2z[4:2], celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_10z };
  assign celloutsig_0_3z = in_data[10:4] | celloutsig_0_2z[20:14];
  assign celloutsig_1_4z = & celloutsig_1_2z[5:1];
  assign celloutsig_1_3z = celloutsig_1_1z & celloutsig_1_2z[1];
  assign celloutsig_0_11z = _02_ & celloutsig_0_10z[0];
  assign celloutsig_0_1z = ^ { in_data[32:31], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_2z = { in_data[40:22], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z } <<< { in_data[83:62], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_8z = ~((celloutsig_0_4z & in_data[6]) | celloutsig_0_3z[6]);
  assign { _04_[3], _04_[0] } = { _02_, _00_ };
  assign _05_[6] = _01_;
  assign { out_data[128], out_data[99:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_65z, celloutsig_0_66z };
endmodule
