library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use ieee.numeric_std.all;

entity Timer is
	port(
	Data_In :  in std_logic_vector (9 downto 0);
	Clk, start : in std_logic;
	Time_Out : out std_logic;
	SevenSeg_Out_ones : out std_logic_vector (6 downto 0);
	SevenSeg_Out_tens : out std_logic_vector (6 downto 0);
	SevenSeg_Out_mins : out std_logic_vector (6 downto 0)
	);
end entity;

architecture arc of Timer is

component three_digit_counter is
Port (
	Data_in : in std_logic_vector(9 downto 0);
        Clk : in STD_LOGIC;
        Reset : in STD_LOGIC;
        Enable : in STD_LOGIC;
        Q_sec_ones : out STD_LOGIC_VECTOR (3 downto 0);
 	Q_sec_tens : out STD_LOGIC_VECTOR (3 downto 0);
	Q_min : out std_logic_vector (3 downto 0)
);
end component;

component BCD_to_SevenSeg
port (
	BCD_digit : in std_logic_vector(3 downto 0);
        SevenSeg_out : out std_logic_vector(6 downto 0)
);
end component;


signal timer_enable : std_logic;
signal ones_place, tens_place, mins_place : std_logic_vector(3 downto 0);
signal value_in : std_logic_vector (3 downto 0);

begin

timer : three_digit_counter port map(
	Data_in => Data_in,
	Clk => Clk,
	Reset => start,
	Enable => timer_enable,
	Q_sec_ones => ones_place,
	Q_sec_tens => tens_place,
	Q_min => mins_place
);

SevenSeg_Ones : BCD_to_SevenSeg port map(
	BCD_digit => ones_place,
	SevenSeg_out => SevenSeg_Out_ones
);

SevenSeg_Tens : BCD_to_SevenSeg port map(
	BCD_digit => tens_place,
	SevenSeg_out => SevenSeg_Out_tens
);

SevenSeg_Mins : BCD_to_SevenSeg port map(
	BCD_digit => mins_place,
	SevenSeg_out => SevenSeg_Out_mins
);


timer_enable <= '0' when (ones_place = "0000") and (tens_place = "0000") and (mins_place = "0000") and (start = '0') else '1';

Time_Out <= '1'; 

--when (ones_place = "0000") and (tens_place = "0000") and (mins_place = "0000") and (start = '0') else '0';



end arc;