// Seed: 3489677276
module module_0 (
    output wire  id_0,
    output tri   id_1,
    input  tri   id_2,
    input  wand  id_3,
    output wire  id_4,
    input  tri1  id_5,
    input  tri0  id_6,
    input  uwire id_7,
    input  wor   id_8
);
  wire id_10;
  id_11(
      .id_0(1), .id_1(1), .id_2(1), .id_3(id_7)
  );
  wire id_12;
  wor  id_13 = id_7;
endmodule
module module_1 (
    output wor id_0,
    output tri id_1,
    output tri1 id_2,
    output supply1 id_3,
    inout tri id_4,
    output wor id_5,
    input uwire id_6,
    input supply1 id_7,
    output tri1 id_8,
    input wor id_9,
    output supply1 id_10,
    input wor id_11,
    input tri1 id_12,
    input wor id_13,
    output supply0 id_14,
    output supply0 id_15,
    input tri1 id_16
    , id_24,
    input wor id_17,
    output wor id_18,
    input tri1 id_19,
    output uwire id_20,
    input tri id_21,
    input supply1 id_22
);
  assign id_0 = 1;
  module_0(
      id_2, id_18, id_13, id_13, id_15, id_16, id_11, id_13, id_22
  );
endmodule
