# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Step3.srcs/sources_1/new/Inequality Counter.vhd" \

# Do not sort compile order
nosort
