strict digraph "" {
	node [label="\N"];
	"73:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fdb0bedb050>",
		fillcolor=firebrick,
		label="73:NS
RTS_FF_in <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fdb0bedb050>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_65:AL"	 [def_var="['RTS_FF_in']",
		label="Leaf_65:AL"];
	"73:NS" -> "Leaf_65:AL"	 [cond="[]",
		lineno=None];
	"75:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fdb0bedb210>",
		fillcolor=firebrick,
		label="75:NS
RTS_FF_in <= 1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fdb0bedb210>]",
		style=filled,
		typ=NonblockingSubstitution];
	"75:NS" -> "Leaf_65:AL"	 [cond="[]",
		lineno=None];
	"66:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fdb0bedb350>",
		fillcolor=springgreen,
		label="66:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"71:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7fdb0bedb3d0>",
		fillcolor=turquoise,
		label="71:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"66:IF" -> "71:BL"	 [cond="['state', 'IDLE']",
		label="!((state == IDLE))",
		lineno=66];
	"66:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7fdb0bedb550>",
		fillcolor=turquoise,
		label="66:BL
RTS_FF_in <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fdb0bedb590>]",
		style=filled,
		typ=Block];
	"66:IF" -> "66:BL"	 [cond="['state', 'IDLE']",
		label="(state == IDLE)",
		lineno=66];
	"65:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7fdb0bed62d0>",
		fillcolor=turquoise,
		label="65:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"65:BL" -> "66:IF"	 [cond="[]",
		lineno=None];
	"72:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fdb0bedb410>",
		fillcolor=springgreen,
		label="72:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"71:BL" -> "72:IF"	 [cond="[]",
		lineno=None];
	"66:BL" -> "Leaf_65:AL"	 [cond="[]",
		lineno=None];
	"72:IF" -> "73:NS"	 [cond="['RTS_FF', 'DCTS']",
		label="(RTS_FF && DCTS)",
		lineno=72];
	"72:IF" -> "75:NS"	 [cond="['RTS_FF', 'DCTS']",
		label="!((RTS_FF && DCTS))",
		lineno=72];
	"65:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7fdb0bedb790>",
		clk_sens=False,
		fillcolor=gold,
		label="65:AL",
		sens="['state', 'RTS_FF', 'DCTS']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['RTS_FF', 'IDLE', 'DCTS', 'state']"];
	"65:AL" -> "65:BL"	 [cond="[]",
		lineno=None];
}
