// Seed: 3409009351
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  id_4 :
  assert property (@(posedge id_2[1]) 1)
  else $display(id_3 & 1, 1'b0);
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_4[1] = 1'b0 - 1;
  module_0(
      id_1, id_4, id_3
  );
  wire id_6;
endmodule
