<stg><name>matrixmul</name>


<trans_list>

<trans id="951" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1288" from="2" to="169">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1289" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1122" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1123" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1124" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1125" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1126" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1127" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1128" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1129" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1130" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1131" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1132" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1133" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1134" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1135" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1136" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1137" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1138" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1139" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1140" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1141" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1142" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1143" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1144" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1145" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1146" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1147" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1148" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1149" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1150" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1151" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1152" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1153" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1154" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1155" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1156" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1157" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1158" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1159" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1160" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1161" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1162" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1163" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1164" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1165" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1166" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1167" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1168" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1169" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1170" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1171" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1172" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1173" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1174" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1175" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1176" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1177" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1178" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1179" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1180" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1181" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1182" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1183" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1184" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1185" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1186" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1187" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1188" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1189" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1190" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1191" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1192" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1193" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1194" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1195" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1196" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1197" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1198" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1199" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1200" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1201" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1202" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1203" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1204" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1205" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1206" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1207" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1208" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1209" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1210" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1211" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1212" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1213" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1214" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1215" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1216" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1217" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1218" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1219" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1220" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1221" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1222" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1223" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1224" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1225" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1226" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1227" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1228" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1229" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1230" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1231" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1232" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1233" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1234" from="115" to="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1235" from="116" to="117">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1236" from="117" to="118">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1237" from="118" to="119">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1238" from="119" to="120">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1239" from="120" to="121">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1240" from="121" to="122">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1241" from="122" to="123">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1242" from="123" to="124">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1243" from="124" to="125">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1244" from="125" to="126">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1245" from="126" to="127">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1246" from="127" to="128">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1247" from="128" to="129">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1248" from="129" to="130">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1249" from="130" to="131">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1250" from="131" to="132">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1251" from="132" to="133">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1252" from="133" to="134">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1253" from="134" to="135">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1254" from="135" to="136">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1255" from="136" to="137">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1256" from="137" to="138">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1257" from="138" to="139">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1258" from="139" to="140">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1259" from="140" to="141">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1260" from="141" to="142">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1261" from="142" to="143">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1262" from="143" to="144">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1263" from="144" to="145">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1264" from="145" to="146">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1265" from="146" to="147">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1266" from="147" to="148">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1267" from="148" to="149">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1268" from="149" to="150">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1269" from="150" to="151">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1270" from="151" to="152">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1271" from="152" to="153">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1272" from="153" to="154">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1273" from="154" to="155">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1274" from="155" to="156">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1275" from="156" to="157">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1276" from="157" to="158">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1277" from="158" to="159">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1278" from="159" to="160">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1279" from="160" to="161">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1280" from="161" to="162">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1281" from="162" to="163">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1282" from="163" to="164">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1283" from="164" to="165">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1284" from="165" to="166">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1285" from="166" to="167">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1286" from="167" to="168">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1287" from="168" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="170" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln118 = br void

]]></Node>
<StgValue><ssdm name="br_ln118"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="171" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
:0 %indvar_flatten = phi i11, void, i11 %add_ln118_1, void %.split3

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="172" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:1 %i = phi i6, void, i6 %select_ln118_1, void %.split3

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="173" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:2 %j = phi i6, void, i6 %add_ln121, void %.split3

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="174" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="5" op_0_bw="6">
<![CDATA[
:3 %trunc_ln125 = trunc i6 %i

]]></Node>
<StgValue><ssdm name="trunc_ln125"/></StgValue>
</operation>

<operation id="175" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
:4 %tmp_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln125, i5

]]></Node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="176" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:5 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="177" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:6 %icmp_ln118 = icmp_eq  i11 %indvar_flatten, i11

]]></Node>
<StgValue><ssdm name="icmp_ln118"/></StgValue>
</operation>

<operation id="178" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:7 %add_ln118_1 = add i11, i11 %indvar_flatten

]]></Node>
<StgValue><ssdm name="add_ln118_1"/></StgValue>
</operation>

<operation id="179" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8 %br_ln118 = br i1 %icmp_ln118, void %.split3, void

]]></Node>
<StgValue><ssdm name="br_ln118"/></StgValue>
</operation>

<operation id="180" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split3:0 %add_ln118 = add i6 %i, i6

]]></Node>
<StgValue><ssdm name="add_ln118"/></StgValue>
</operation>

<operation id="181" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split3:3 %icmp_ln121 = icmp_eq  i6 %j, i6

]]></Node>
<StgValue><ssdm name="icmp_ln121"/></StgValue>
</operation>

<operation id="182" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split3:4 %select_ln118 = select i1 %icmp_ln121, i6, i6 %j

]]></Node>
<StgValue><ssdm name="select_ln118"/></StgValue>
</operation>

<operation id="183" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="5" op_0_bw="6">
<![CDATA[
.split3:5 %trunc_ln125_1 = trunc i6 %add_ln118

]]></Node>
<StgValue><ssdm name="trunc_ln125_1"/></StgValue>
</operation>

<operation id="184" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split3:6 %tmp_52_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln125_1, i5

]]></Node>
<StgValue><ssdm name="tmp_52_cast"/></StgValue>
</operation>

<operation id="185" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.split3:10 %select_ln118_2 = select i1 %icmp_ln121, i10 %tmp_52_cast, i10 %tmp_cast

]]></Node>
<StgValue><ssdm name="select_ln118_2"/></StgValue>
</operation>

<operation id="186" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="10">
<![CDATA[
.split3:11 %zext_ln118 = zext i10 %select_ln118_2

]]></Node>
<StgValue><ssdm name="zext_ln118"/></StgValue>
</operation>

<operation id="187" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:12 %a_addr = getelementptr i32 %a, i64, i64 %zext_ln118

]]></Node>
<StgValue><ssdm name="a_addr"/></StgValue>
</operation>

<operation id="188" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="10">
<![CDATA[
.split3:13 %a_load = load i10 %a_addr

]]></Node>
<StgValue><ssdm name="a_load"/></StgValue>
</operation>

<operation id="189" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="5" op_0_bw="6">
<![CDATA[
.split3:14 %trunc_ln118 = trunc i6 %add_ln118

]]></Node>
<StgValue><ssdm name="trunc_ln118"/></StgValue>
</operation>

<operation id="190" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split3:15 %tmp = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln118, i5

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="191" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="5" op_0_bw="6">
<![CDATA[
.split3:16 %trunc_ln118_1 = trunc i6 %i

]]></Node>
<StgValue><ssdm name="trunc_ln118_1"/></StgValue>
</operation>

<operation id="192" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split3:17 %tmp_6 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln118_1, i5

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="193" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.split3:18 %select_ln118_34 = select i1 %icmp_ln121, i10 %tmp, i10 %tmp_6

]]></Node>
<StgValue><ssdm name="select_ln118_34"/></StgValue>
</operation>

<operation id="194" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split3:19 %or_ln118 = or i10 %select_ln118_34, i10

]]></Node>
<StgValue><ssdm name="or_ln118"/></StgValue>
</operation>

<operation id="195" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="10">
<![CDATA[
.split3:20 %zext_ln125 = zext i10 %or_ln118

]]></Node>
<StgValue><ssdm name="zext_ln125"/></StgValue>
</operation>

<operation id="196" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:21 %a_addr_1 = getelementptr i32 %a, i64, i64 %zext_ln125

]]></Node>
<StgValue><ssdm name="a_addr_1"/></StgValue>
</operation>

<operation id="197" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="10">
<![CDATA[
.split3:22 %a_load_1 = load i10 %a_addr_1

]]></Node>
<StgValue><ssdm name="a_load_1"/></StgValue>
</operation>

<operation id="198" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="5" op_0_bw="6">
<![CDATA[
.split3:23 %trunc_ln118_2 = trunc i6 %add_ln118

]]></Node>
<StgValue><ssdm name="trunc_ln118_2"/></StgValue>
</operation>

<operation id="199" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="5" op_0_bw="6">
<![CDATA[
.split3:32 %trunc_ln118_4 = trunc i6 %add_ln118

]]></Node>
<StgValue><ssdm name="trunc_ln118_4"/></StgValue>
</operation>

<operation id="200" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="5" op_0_bw="6">
<![CDATA[
.split3:41 %trunc_ln118_6 = trunc i6 %add_ln118

]]></Node>
<StgValue><ssdm name="trunc_ln118_6"/></StgValue>
</operation>

<operation id="201" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="5" op_0_bw="6">
<![CDATA[
.split3:50 %trunc_ln118_8 = trunc i6 %add_ln118

]]></Node>
<StgValue><ssdm name="trunc_ln118_8"/></StgValue>
</operation>

<operation id="202" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="5" op_0_bw="6">
<![CDATA[
.split3:59 %trunc_ln118_10 = trunc i6 %add_ln118

]]></Node>
<StgValue><ssdm name="trunc_ln118_10"/></StgValue>
</operation>

<operation id="203" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="5" op_0_bw="6">
<![CDATA[
.split3:68 %trunc_ln118_12 = trunc i6 %add_ln118

]]></Node>
<StgValue><ssdm name="trunc_ln118_12"/></StgValue>
</operation>

<operation id="204" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="5" op_0_bw="6">
<![CDATA[
.split3:77 %trunc_ln118_14 = trunc i6 %add_ln118

]]></Node>
<StgValue><ssdm name="trunc_ln118_14"/></StgValue>
</operation>

<operation id="205" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="5" op_0_bw="6">
<![CDATA[
.split3:86 %trunc_ln118_16 = trunc i6 %add_ln118

]]></Node>
<StgValue><ssdm name="trunc_ln118_16"/></StgValue>
</operation>

<operation id="206" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="5" op_0_bw="6">
<![CDATA[
.split3:95 %trunc_ln118_18 = trunc i6 %add_ln118

]]></Node>
<StgValue><ssdm name="trunc_ln118_18"/></StgValue>
</operation>

<operation id="207" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="5" op_0_bw="6">
<![CDATA[
.split3:104 %trunc_ln118_20 = trunc i6 %add_ln118

]]></Node>
<StgValue><ssdm name="trunc_ln118_20"/></StgValue>
</operation>

<operation id="208" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="5" op_0_bw="6">
<![CDATA[
.split3:113 %trunc_ln118_22 = trunc i6 %add_ln118

]]></Node>
<StgValue><ssdm name="trunc_ln118_22"/></StgValue>
</operation>

<operation id="209" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="5" op_0_bw="6">
<![CDATA[
.split3:122 %trunc_ln118_24 = trunc i6 %add_ln118

]]></Node>
<StgValue><ssdm name="trunc_ln118_24"/></StgValue>
</operation>

<operation id="210" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="5" op_0_bw="6">
<![CDATA[
.split3:131 %trunc_ln118_26 = trunc i6 %add_ln118

]]></Node>
<StgValue><ssdm name="trunc_ln118_26"/></StgValue>
</operation>

<operation id="211" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="5" op_0_bw="6">
<![CDATA[
.split3:140 %trunc_ln118_28 = trunc i6 %add_ln118

]]></Node>
<StgValue><ssdm name="trunc_ln118_28"/></StgValue>
</operation>

<operation id="212" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="5" op_0_bw="6">
<![CDATA[
.split3:149 %trunc_ln118_30 = trunc i6 %add_ln118

]]></Node>
<StgValue><ssdm name="trunc_ln118_30"/></StgValue>
</operation>

<operation id="213" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="5" op_0_bw="6">
<![CDATA[
.split3:158 %trunc_ln118_32 = trunc i6 %add_ln118

]]></Node>
<StgValue><ssdm name="trunc_ln118_32"/></StgValue>
</operation>

<operation id="214" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="5" op_0_bw="6">
<![CDATA[
.split3:167 %trunc_ln118_34 = trunc i6 %add_ln118

]]></Node>
<StgValue><ssdm name="trunc_ln118_34"/></StgValue>
</operation>

<operation id="215" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="5" op_0_bw="6">
<![CDATA[
.split3:176 %trunc_ln118_36 = trunc i6 %add_ln118

]]></Node>
<StgValue><ssdm name="trunc_ln118_36"/></StgValue>
</operation>

<operation id="216" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="5" op_0_bw="6">
<![CDATA[
.split3:185 %trunc_ln118_38 = trunc i6 %add_ln118

]]></Node>
<StgValue><ssdm name="trunc_ln118_38"/></StgValue>
</operation>

<operation id="217" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="5" op_0_bw="6">
<![CDATA[
.split3:194 %trunc_ln118_40 = trunc i6 %add_ln118

]]></Node>
<StgValue><ssdm name="trunc_ln118_40"/></StgValue>
</operation>

<operation id="218" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="5" op_0_bw="6">
<![CDATA[
.split3:203 %trunc_ln118_42 = trunc i6 %add_ln118

]]></Node>
<StgValue><ssdm name="trunc_ln118_42"/></StgValue>
</operation>

<operation id="219" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="5" op_0_bw="6">
<![CDATA[
.split3:212 %trunc_ln118_44 = trunc i6 %add_ln118

]]></Node>
<StgValue><ssdm name="trunc_ln118_44"/></StgValue>
</operation>

<operation id="220" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="5" op_0_bw="6">
<![CDATA[
.split3:221 %trunc_ln118_46 = trunc i6 %add_ln118

]]></Node>
<StgValue><ssdm name="trunc_ln118_46"/></StgValue>
</operation>

<operation id="221" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="5" op_0_bw="6">
<![CDATA[
.split3:230 %trunc_ln118_48 = trunc i6 %add_ln118

]]></Node>
<StgValue><ssdm name="trunc_ln118_48"/></StgValue>
</operation>

<operation id="222" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="5" op_0_bw="6">
<![CDATA[
.split3:239 %trunc_ln118_50 = trunc i6 %add_ln118

]]></Node>
<StgValue><ssdm name="trunc_ln118_50"/></StgValue>
</operation>

<operation id="223" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="5" op_0_bw="6">
<![CDATA[
.split3:248 %trunc_ln118_52 = trunc i6 %add_ln118

]]></Node>
<StgValue><ssdm name="trunc_ln118_52"/></StgValue>
</operation>

<operation id="224" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="5" op_0_bw="6">
<![CDATA[
.split3:257 %trunc_ln118_54 = trunc i6 %add_ln118

]]></Node>
<StgValue><ssdm name="trunc_ln118_54"/></StgValue>
</operation>

<operation id="225" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="5" op_0_bw="6">
<![CDATA[
.split3:266 %trunc_ln118_56 = trunc i6 %add_ln118

]]></Node>
<StgValue><ssdm name="trunc_ln118_56"/></StgValue>
</operation>

<operation id="226" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="5" op_0_bw="6">
<![CDATA[
.split3:275 %trunc_ln118_58 = trunc i6 %add_ln118

]]></Node>
<StgValue><ssdm name="trunc_ln118_58"/></StgValue>
</operation>

<operation id="227" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="5" op_0_bw="6">
<![CDATA[
.split3:284 %trunc_ln118_60 = trunc i6 %add_ln118

]]></Node>
<StgValue><ssdm name="trunc_ln118_60"/></StgValue>
</operation>

<operation id="228" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="64" op_0_bw="6">
<![CDATA[
.split3:294 %j_cast = zext i6 %select_ln118

]]></Node>
<StgValue><ssdm name="j_cast"/></StgValue>
</operation>

<operation id="229" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:299 %b_addr = getelementptr i32 %b, i64, i64 %j_cast

]]></Node>
<StgValue><ssdm name="b_addr"/></StgValue>
</operation>

<operation id="230" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="64" op_0_bw="64" op_1_bw="58" op_2_bw="6">
<![CDATA[
.split3:303 %tmp_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i6, i58, i6 %select_ln118

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="231" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:304 %b_addr_2 = getelementptr i32 %b, i64, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="b_addr_2"/></StgValue>
</operation>

<operation id="232" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="10">
<![CDATA[
.split3:383 %b_load = load i10 %b_addr

]]></Node>
<StgValue><ssdm name="b_load"/></StgValue>
</operation>

<operation id="233" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="10">
<![CDATA[
.split3:389 %b_load_2 = load i10 %b_addr_2

]]></Node>
<StgValue><ssdm name="b_load_2"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="234" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="10">
<![CDATA[
.split3:13 %a_load = load i10 %a_addr

]]></Node>
<StgValue><ssdm name="a_load"/></StgValue>
</operation>

<operation id="235" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="10">
<![CDATA[
.split3:22 %a_load_1 = load i10 %a_addr_1

]]></Node>
<StgValue><ssdm name="a_load_1"/></StgValue>
</operation>

<operation id="236" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="icmp_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split3:24 %tmp_7 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln118_2, i5

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="237" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="5" op_0_bw="6">
<![CDATA[
.split3:25 %trunc_ln118_3 = trunc i6 %i

]]></Node>
<StgValue><ssdm name="trunc_ln118_3"/></StgValue>
</operation>

<operation id="238" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split3:26 %tmp_8 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln118_3, i5

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="239" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.split3:27 %select_ln118_35 = select i1 %icmp_ln121, i10 %tmp_7, i10 %tmp_8

]]></Node>
<StgValue><ssdm name="select_ln118_35"/></StgValue>
</operation>

<operation id="240" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split3:28 %or_ln118_1 = or i10 %select_ln118_35, i10

]]></Node>
<StgValue><ssdm name="or_ln118_1"/></StgValue>
</operation>

<operation id="241" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="10">
<![CDATA[
.split3:29 %zext_ln125_1 = zext i10 %or_ln118_1

]]></Node>
<StgValue><ssdm name="zext_ln125_1"/></StgValue>
</operation>

<operation id="242" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:30 %a_addr_2 = getelementptr i32 %a, i64, i64 %zext_ln125_1

]]></Node>
<StgValue><ssdm name="a_addr_2"/></StgValue>
</operation>

<operation id="243" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="10">
<![CDATA[
.split3:31 %a_load_2 = load i10 %a_addr_2

]]></Node>
<StgValue><ssdm name="a_load_2"/></StgValue>
</operation>

<operation id="244" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="icmp_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split3:33 %tmp_9 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln118_4, i5

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="245" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="5" op_0_bw="6">
<![CDATA[
.split3:34 %trunc_ln118_5 = trunc i6 %i

]]></Node>
<StgValue><ssdm name="trunc_ln118_5"/></StgValue>
</operation>

<operation id="246" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split3:35 %tmp_10 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln118_5, i5

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="247" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.split3:36 %select_ln118_36 = select i1 %icmp_ln121, i10 %tmp_9, i10 %tmp_10

]]></Node>
<StgValue><ssdm name="select_ln118_36"/></StgValue>
</operation>

<operation id="248" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split3:37 %or_ln118_2 = or i10 %select_ln118_36, i10

]]></Node>
<StgValue><ssdm name="or_ln118_2"/></StgValue>
</operation>

<operation id="249" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="10">
<![CDATA[
.split3:38 %zext_ln125_2 = zext i10 %or_ln118_2

]]></Node>
<StgValue><ssdm name="zext_ln125_2"/></StgValue>
</operation>

<operation id="250" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:39 %a_addr_3 = getelementptr i32 %a, i64, i64 %zext_ln125_2

]]></Node>
<StgValue><ssdm name="a_addr_3"/></StgValue>
</operation>

<operation id="251" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="10">
<![CDATA[
.split3:40 %a_load_3 = load i10 %a_addr_3

]]></Node>
<StgValue><ssdm name="a_load_3"/></StgValue>
</operation>

<operation id="252" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="8" op_0_bw="6">
<![CDATA[
.split3:296 %zext_ln125_32 = zext i6 %select_ln118

]]></Node>
<StgValue><ssdm name="zext_ln125_32"/></StgValue>
</operation>

<operation id="253" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="7" op_0_bw="6">
<![CDATA[
.split3:298 %zext_ln125_34 = zext i6 %select_ln118

]]></Node>
<StgValue><ssdm name="zext_ln125_34"/></StgValue>
</operation>

<operation id="254" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split3:300 %add_ln125 = add i7 %zext_ln125_34, i7

]]></Node>
<StgValue><ssdm name="add_ln125"/></StgValue>
</operation>

<operation id="255" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="64" op_0_bw="7">
<![CDATA[
.split3:301 %zext_ln125_35 = zext i7 %add_ln125

]]></Node>
<StgValue><ssdm name="zext_ln125_35"/></StgValue>
</operation>

<operation id="256" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:302 %b_addr_1 = getelementptr i32 %b, i64, i64 %zext_ln125_35

]]></Node>
<StgValue><ssdm name="b_addr_1"/></StgValue>
</operation>

<operation id="257" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split3:305 %add_ln125_1 = add i8 %zext_ln125_32, i8

]]></Node>
<StgValue><ssdm name="add_ln125_1"/></StgValue>
</operation>

<operation id="258" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="64" op_0_bw="8">
<![CDATA[
.split3:306 %zext_ln125_36 = zext i8 %add_ln125_1

]]></Node>
<StgValue><ssdm name="zext_ln125_36"/></StgValue>
</operation>

<operation id="259" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:307 %b_addr_3 = getelementptr i32 %b, i64, i64 %zext_ln125_36

]]></Node>
<StgValue><ssdm name="b_addr_3"/></StgValue>
</operation>

<operation id="260" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="10">
<![CDATA[
.split3:383 %b_load = load i10 %b_addr

]]></Node>
<StgValue><ssdm name="b_load"/></StgValue>
</operation>

<operation id="261" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="10">
<![CDATA[
.split3:386 %b_load_1 = load i10 %b_addr_1

]]></Node>
<StgValue><ssdm name="b_load_1"/></StgValue>
</operation>

<operation id="262" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="10">
<![CDATA[
.split3:389 %b_load_2 = load i10 %b_addr_2

]]></Node>
<StgValue><ssdm name="b_load_2"/></StgValue>
</operation>

<operation id="263" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="10">
<![CDATA[
.split3:392 %b_load_3 = load i10 %b_addr_3

]]></Node>
<StgValue><ssdm name="b_load_3"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="264" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="10">
<![CDATA[
.split3:31 %a_load_2 = load i10 %a_addr_2

]]></Node>
<StgValue><ssdm name="a_load_2"/></StgValue>
</operation>

<operation id="265" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="10">
<![CDATA[
.split3:40 %a_load_3 = load i10 %a_addr_3

]]></Node>
<StgValue><ssdm name="a_load_3"/></StgValue>
</operation>

<operation id="266" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="icmp_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split3:42 %tmp_11 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln118_6, i5

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="267" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="5" op_0_bw="6">
<![CDATA[
.split3:43 %trunc_ln118_7 = trunc i6 %i

]]></Node>
<StgValue><ssdm name="trunc_ln118_7"/></StgValue>
</operation>

<operation id="268" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split3:44 %tmp_12 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln118_7, i5

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="269" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.split3:45 %select_ln118_37 = select i1 %icmp_ln121, i10 %tmp_11, i10 %tmp_12

]]></Node>
<StgValue><ssdm name="select_ln118_37"/></StgValue>
</operation>

<operation id="270" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split3:46 %or_ln118_3 = or i10 %select_ln118_37, i10

]]></Node>
<StgValue><ssdm name="or_ln118_3"/></StgValue>
</operation>

<operation id="271" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="10">
<![CDATA[
.split3:47 %zext_ln125_3 = zext i10 %or_ln118_3

]]></Node>
<StgValue><ssdm name="zext_ln125_3"/></StgValue>
</operation>

<operation id="272" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:48 %a_addr_4 = getelementptr i32 %a, i64, i64 %zext_ln125_3

]]></Node>
<StgValue><ssdm name="a_addr_4"/></StgValue>
</operation>

<operation id="273" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="10">
<![CDATA[
.split3:49 %a_load_4 = load i10 %a_addr_4

]]></Node>
<StgValue><ssdm name="a_load_4"/></StgValue>
</operation>

<operation id="274" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="icmp_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split3:51 %tmp_13 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln118_8, i5

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="275" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="5" op_0_bw="6">
<![CDATA[
.split3:52 %trunc_ln118_9 = trunc i6 %i

]]></Node>
<StgValue><ssdm name="trunc_ln118_9"/></StgValue>
</operation>

<operation id="276" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split3:53 %tmp_14 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln118_9, i5

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="277" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.split3:54 %select_ln118_38 = select i1 %icmp_ln121, i10 %tmp_13, i10 %tmp_14

]]></Node>
<StgValue><ssdm name="select_ln118_38"/></StgValue>
</operation>

<operation id="278" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split3:55 %or_ln118_4 = or i10 %select_ln118_38, i10

]]></Node>
<StgValue><ssdm name="or_ln118_4"/></StgValue>
</operation>

<operation id="279" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="10">
<![CDATA[
.split3:56 %zext_ln125_4 = zext i10 %or_ln118_4

]]></Node>
<StgValue><ssdm name="zext_ln125_4"/></StgValue>
</operation>

<operation id="280" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:57 %a_addr_5 = getelementptr i32 %a, i64, i64 %zext_ln125_4

]]></Node>
<StgValue><ssdm name="a_addr_5"/></StgValue>
</operation>

<operation id="281" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="10">
<![CDATA[
.split3:58 %a_load_5 = load i10 %a_addr_5

]]></Node>
<StgValue><ssdm name="a_load_5"/></StgValue>
</operation>

<operation id="282" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="64" op_0_bw="64" op_1_bw="58" op_2_bw="6">
<![CDATA[
.split3:308 %tmp_67 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i6, i58, i6 %select_ln118

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="283" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:309 %b_addr_4 = getelementptr i32 %b, i64, i64 %tmp_67

]]></Node>
<StgValue><ssdm name="b_addr_4"/></StgValue>
</operation>

<operation id="284" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split3:310 %add_ln125_2 = add i8 %zext_ln125_32, i8

]]></Node>
<StgValue><ssdm name="add_ln125_2"/></StgValue>
</operation>

<operation id="285" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="64" op_0_bw="8">
<![CDATA[
.split3:311 %zext_ln125_37 = zext i8 %add_ln125_2

]]></Node>
<StgValue><ssdm name="zext_ln125_37"/></StgValue>
</operation>

<operation id="286" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:312 %b_addr_5 = getelementptr i32 %b, i64, i64 %zext_ln125_37

]]></Node>
<StgValue><ssdm name="b_addr_5"/></StgValue>
</operation>

<operation id="287" st_id="4" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:384 %mul = fmul i32 %a_load, i32 %b_load

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="288" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="10">
<![CDATA[
.split3:386 %b_load_1 = load i10 %b_addr_1

]]></Node>
<StgValue><ssdm name="b_load_1"/></StgValue>
</operation>

<operation id="289" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="10">
<![CDATA[
.split3:392 %b_load_3 = load i10 %b_addr_3

]]></Node>
<StgValue><ssdm name="b_load_3"/></StgValue>
</operation>

<operation id="290" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="10">
<![CDATA[
.split3:395 %b_load_4 = load i10 %b_addr_4

]]></Node>
<StgValue><ssdm name="b_load_4"/></StgValue>
</operation>

<operation id="291" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="10">
<![CDATA[
.split3:398 %b_load_5 = load i10 %b_addr_5

]]></Node>
<StgValue><ssdm name="b_load_5"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="292" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="10">
<![CDATA[
.split3:49 %a_load_4 = load i10 %a_addr_4

]]></Node>
<StgValue><ssdm name="a_load_4"/></StgValue>
</operation>

<operation id="293" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="10">
<![CDATA[
.split3:58 %a_load_5 = load i10 %a_addr_5

]]></Node>
<StgValue><ssdm name="a_load_5"/></StgValue>
</operation>

<operation id="294" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="icmp_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split3:60 %tmp_15 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln118_10, i5

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="295" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="5" op_0_bw="6">
<![CDATA[
.split3:61 %trunc_ln118_11 = trunc i6 %i

]]></Node>
<StgValue><ssdm name="trunc_ln118_11"/></StgValue>
</operation>

<operation id="296" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split3:62 %tmp_16 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln118_11, i5

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="297" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.split3:63 %select_ln118_39 = select i1 %icmp_ln121, i10 %tmp_15, i10 %tmp_16

]]></Node>
<StgValue><ssdm name="select_ln118_39"/></StgValue>
</operation>

<operation id="298" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split3:64 %or_ln118_5 = or i10 %select_ln118_39, i10

]]></Node>
<StgValue><ssdm name="or_ln118_5"/></StgValue>
</operation>

<operation id="299" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="10">
<![CDATA[
.split3:65 %zext_ln125_5 = zext i10 %or_ln118_5

]]></Node>
<StgValue><ssdm name="zext_ln125_5"/></StgValue>
</operation>

<operation id="300" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:66 %a_addr_6 = getelementptr i32 %a, i64, i64 %zext_ln125_5

]]></Node>
<StgValue><ssdm name="a_addr_6"/></StgValue>
</operation>

<operation id="301" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="10">
<![CDATA[
.split3:67 %a_load_6 = load i10 %a_addr_6

]]></Node>
<StgValue><ssdm name="a_load_6"/></StgValue>
</operation>

<operation id="302" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="icmp_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split3:69 %tmp_17 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln118_12, i5

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="303" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="5" op_0_bw="6">
<![CDATA[
.split3:70 %trunc_ln118_13 = trunc i6 %i

]]></Node>
<StgValue><ssdm name="trunc_ln118_13"/></StgValue>
</operation>

<operation id="304" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split3:71 %tmp_18 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln118_13, i5

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="305" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.split3:72 %select_ln118_40 = select i1 %icmp_ln121, i10 %tmp_17, i10 %tmp_18

]]></Node>
<StgValue><ssdm name="select_ln118_40"/></StgValue>
</operation>

<operation id="306" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split3:73 %or_ln118_6 = or i10 %select_ln118_40, i10

]]></Node>
<StgValue><ssdm name="or_ln118_6"/></StgValue>
</operation>

<operation id="307" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="10">
<![CDATA[
.split3:74 %zext_ln125_6 = zext i10 %or_ln118_6

]]></Node>
<StgValue><ssdm name="zext_ln125_6"/></StgValue>
</operation>

<operation id="308" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:75 %a_addr_7 = getelementptr i32 %a, i64, i64 %zext_ln125_6

]]></Node>
<StgValue><ssdm name="a_addr_7"/></StgValue>
</operation>

<operation id="309" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="10">
<![CDATA[
.split3:76 %a_load_7 = load i10 %a_addr_7

]]></Node>
<StgValue><ssdm name="a_load_7"/></StgValue>
</operation>

<operation id="310" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="9" op_0_bw="6">
<![CDATA[
.split3:297 %zext_ln125_33 = zext i6 %select_ln118

]]></Node>
<StgValue><ssdm name="zext_ln125_33"/></StgValue>
</operation>

<operation id="311" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="64" op_0_bw="64" op_1_bw="58" op_2_bw="6">
<![CDATA[
.split3:313 %tmp_68 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i6, i58, i6 %select_ln118

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="312" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:314 %b_addr_6 = getelementptr i32 %b, i64, i64 %tmp_68

]]></Node>
<StgValue><ssdm name="b_addr_6"/></StgValue>
</operation>

<operation id="313" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split3:315 %add_ln125_3 = add i9 %zext_ln125_33, i9

]]></Node>
<StgValue><ssdm name="add_ln125_3"/></StgValue>
</operation>

<operation id="314" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="64" op_0_bw="9">
<![CDATA[
.split3:316 %zext_ln125_38 = zext i9 %add_ln125_3

]]></Node>
<StgValue><ssdm name="zext_ln125_38"/></StgValue>
</operation>

<operation id="315" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:317 %b_addr_7 = getelementptr i32 %b, i64, i64 %zext_ln125_38

]]></Node>
<StgValue><ssdm name="b_addr_7"/></StgValue>
</operation>

<operation id="316" st_id="5" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:384 %mul = fmul i32 %a_load, i32 %b_load

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="317" st_id="5" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:387 %mul_1 = fmul i32 %a_load_1, i32 %b_load_1

]]></Node>
<StgValue><ssdm name="mul_1"/></StgValue>
</operation>

<operation id="318" st_id="5" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:390 %mul_2 = fmul i32 %a_load_2, i32 %b_load_2

]]></Node>
<StgValue><ssdm name="mul_2"/></StgValue>
</operation>

<operation id="319" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="10">
<![CDATA[
.split3:395 %b_load_4 = load i10 %b_addr_4

]]></Node>
<StgValue><ssdm name="b_load_4"/></StgValue>
</operation>

<operation id="320" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="10">
<![CDATA[
.split3:398 %b_load_5 = load i10 %b_addr_5

]]></Node>
<StgValue><ssdm name="b_load_5"/></StgValue>
</operation>

<operation id="321" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="10">
<![CDATA[
.split3:401 %b_load_6 = load i10 %b_addr_6

]]></Node>
<StgValue><ssdm name="b_load_6"/></StgValue>
</operation>

<operation id="322" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="10">
<![CDATA[
.split3:404 %b_load_7 = load i10 %b_addr_7

]]></Node>
<StgValue><ssdm name="b_load_7"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="323" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="10">
<![CDATA[
.split3:67 %a_load_6 = load i10 %a_addr_6

]]></Node>
<StgValue><ssdm name="a_load_6"/></StgValue>
</operation>

<operation id="324" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="10">
<![CDATA[
.split3:76 %a_load_7 = load i10 %a_addr_7

]]></Node>
<StgValue><ssdm name="a_load_7"/></StgValue>
</operation>

<operation id="325" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="icmp_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split3:78 %tmp_19 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln118_14, i5

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="326" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="5" op_0_bw="6">
<![CDATA[
.split3:79 %trunc_ln118_15 = trunc i6 %i

]]></Node>
<StgValue><ssdm name="trunc_ln118_15"/></StgValue>
</operation>

<operation id="327" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split3:80 %tmp_20 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln118_15, i5

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="328" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.split3:81 %select_ln118_41 = select i1 %icmp_ln121, i10 %tmp_19, i10 %tmp_20

]]></Node>
<StgValue><ssdm name="select_ln118_41"/></StgValue>
</operation>

<operation id="329" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split3:82 %or_ln118_7 = or i10 %select_ln118_41, i10

]]></Node>
<StgValue><ssdm name="or_ln118_7"/></StgValue>
</operation>

<operation id="330" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="10">
<![CDATA[
.split3:83 %zext_ln125_7 = zext i10 %or_ln118_7

]]></Node>
<StgValue><ssdm name="zext_ln125_7"/></StgValue>
</operation>

<operation id="331" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:84 %a_addr_8 = getelementptr i32 %a, i64, i64 %zext_ln125_7

]]></Node>
<StgValue><ssdm name="a_addr_8"/></StgValue>
</operation>

<operation id="332" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="10">
<![CDATA[
.split3:85 %a_load_8 = load i10 %a_addr_8

]]></Node>
<StgValue><ssdm name="a_load_8"/></StgValue>
</operation>

<operation id="333" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="icmp_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split3:87 %tmp_21 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln118_16, i5

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="334" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="5" op_0_bw="6">
<![CDATA[
.split3:88 %trunc_ln118_17 = trunc i6 %i

]]></Node>
<StgValue><ssdm name="trunc_ln118_17"/></StgValue>
</operation>

<operation id="335" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split3:89 %tmp_22 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln118_17, i5

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="336" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.split3:90 %select_ln118_42 = select i1 %icmp_ln121, i10 %tmp_21, i10 %tmp_22

]]></Node>
<StgValue><ssdm name="select_ln118_42"/></StgValue>
</operation>

<operation id="337" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split3:91 %or_ln118_8 = or i10 %select_ln118_42, i10

]]></Node>
<StgValue><ssdm name="or_ln118_8"/></StgValue>
</operation>

<operation id="338" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="10">
<![CDATA[
.split3:92 %zext_ln125_8 = zext i10 %or_ln118_8

]]></Node>
<StgValue><ssdm name="zext_ln125_8"/></StgValue>
</operation>

<operation id="339" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:93 %a_addr_9 = getelementptr i32 %a, i64, i64 %zext_ln125_8

]]></Node>
<StgValue><ssdm name="a_addr_9"/></StgValue>
</operation>

<operation id="340" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="10">
<![CDATA[
.split3:94 %a_load_9 = load i10 %a_addr_9

]]></Node>
<StgValue><ssdm name="a_load_9"/></StgValue>
</operation>

<operation id="341" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="64" op_0_bw="64" op_1_bw="58" op_2_bw="6">
<![CDATA[
.split3:318 %tmp_69 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i6, i58, i6 %select_ln118

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="342" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:319 %b_addr_8 = getelementptr i32 %b, i64, i64 %tmp_69

]]></Node>
<StgValue><ssdm name="b_addr_8"/></StgValue>
</operation>

<operation id="343" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split3:320 %add_ln125_4 = add i9 %zext_ln125_33, i9

]]></Node>
<StgValue><ssdm name="add_ln125_4"/></StgValue>
</operation>

<operation id="344" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="64" op_0_bw="9">
<![CDATA[
.split3:321 %zext_ln125_39 = zext i9 %add_ln125_4

]]></Node>
<StgValue><ssdm name="zext_ln125_39"/></StgValue>
</operation>

<operation id="345" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:322 %b_addr_9 = getelementptr i32 %b, i64, i64 %zext_ln125_39

]]></Node>
<StgValue><ssdm name="b_addr_9"/></StgValue>
</operation>

<operation id="346" st_id="6" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:384 %mul = fmul i32 %a_load, i32 %b_load

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="347" st_id="6" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:387 %mul_1 = fmul i32 %a_load_1, i32 %b_load_1

]]></Node>
<StgValue><ssdm name="mul_1"/></StgValue>
</operation>

<operation id="348" st_id="6" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:390 %mul_2 = fmul i32 %a_load_2, i32 %b_load_2

]]></Node>
<StgValue><ssdm name="mul_2"/></StgValue>
</operation>

<operation id="349" st_id="6" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:393 %mul_3 = fmul i32 %a_load_3, i32 %b_load_3

]]></Node>
<StgValue><ssdm name="mul_3"/></StgValue>
</operation>

<operation id="350" st_id="6" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:396 %mul_4 = fmul i32 %a_load_4, i32 %b_load_4

]]></Node>
<StgValue><ssdm name="mul_4"/></StgValue>
</operation>

<operation id="351" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="10">
<![CDATA[
.split3:401 %b_load_6 = load i10 %b_addr_6

]]></Node>
<StgValue><ssdm name="b_load_6"/></StgValue>
</operation>

<operation id="352" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="10">
<![CDATA[
.split3:404 %b_load_7 = load i10 %b_addr_7

]]></Node>
<StgValue><ssdm name="b_load_7"/></StgValue>
</operation>

<operation id="353" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="10">
<![CDATA[
.split3:407 %b_load_8 = load i10 %b_addr_8

]]></Node>
<StgValue><ssdm name="b_load_8"/></StgValue>
</operation>

<operation id="354" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="10">
<![CDATA[
.split3:410 %b_load_9 = load i10 %b_addr_9

]]></Node>
<StgValue><ssdm name="b_load_9"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="355" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="10">
<![CDATA[
.split3:85 %a_load_8 = load i10 %a_addr_8

]]></Node>
<StgValue><ssdm name="a_load_8"/></StgValue>
</operation>

<operation id="356" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="10">
<![CDATA[
.split3:94 %a_load_9 = load i10 %a_addr_9

]]></Node>
<StgValue><ssdm name="a_load_9"/></StgValue>
</operation>

<operation id="357" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="icmp_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split3:96 %tmp_23 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln118_18, i5

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="358" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="5" op_0_bw="6">
<![CDATA[
.split3:97 %trunc_ln118_19 = trunc i6 %i

]]></Node>
<StgValue><ssdm name="trunc_ln118_19"/></StgValue>
</operation>

<operation id="359" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split3:98 %tmp_24 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln118_19, i5

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="360" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.split3:99 %select_ln118_43 = select i1 %icmp_ln121, i10 %tmp_23, i10 %tmp_24

]]></Node>
<StgValue><ssdm name="select_ln118_43"/></StgValue>
</operation>

<operation id="361" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split3:100 %or_ln118_9 = or i10 %select_ln118_43, i10

]]></Node>
<StgValue><ssdm name="or_ln118_9"/></StgValue>
</operation>

<operation id="362" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="10">
<![CDATA[
.split3:101 %zext_ln125_9 = zext i10 %or_ln118_9

]]></Node>
<StgValue><ssdm name="zext_ln125_9"/></StgValue>
</operation>

<operation id="363" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:102 %a_addr_10 = getelementptr i32 %a, i64, i64 %zext_ln125_9

]]></Node>
<StgValue><ssdm name="a_addr_10"/></StgValue>
</operation>

<operation id="364" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="10">
<![CDATA[
.split3:103 %a_load_10 = load i10 %a_addr_10

]]></Node>
<StgValue><ssdm name="a_load_10"/></StgValue>
</operation>

<operation id="365" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="icmp_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split3:105 %tmp_25 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln118_20, i5

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="366" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="5" op_0_bw="6">
<![CDATA[
.split3:106 %trunc_ln118_21 = trunc i6 %i

]]></Node>
<StgValue><ssdm name="trunc_ln118_21"/></StgValue>
</operation>

<operation id="367" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split3:107 %tmp_26 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln118_21, i5

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="368" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.split3:108 %select_ln118_44 = select i1 %icmp_ln121, i10 %tmp_25, i10 %tmp_26

]]></Node>
<StgValue><ssdm name="select_ln118_44"/></StgValue>
</operation>

<operation id="369" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split3:109 %or_ln118_10 = or i10 %select_ln118_44, i10

]]></Node>
<StgValue><ssdm name="or_ln118_10"/></StgValue>
</operation>

<operation id="370" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="10">
<![CDATA[
.split3:110 %zext_ln125_10 = zext i10 %or_ln118_10

]]></Node>
<StgValue><ssdm name="zext_ln125_10"/></StgValue>
</operation>

<operation id="371" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:111 %a_addr_11 = getelementptr i32 %a, i64, i64 %zext_ln125_10

]]></Node>
<StgValue><ssdm name="a_addr_11"/></StgValue>
</operation>

<operation id="372" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="10">
<![CDATA[
.split3:112 %a_load_11 = load i10 %a_addr_11

]]></Node>
<StgValue><ssdm name="a_load_11"/></StgValue>
</operation>

<operation id="373" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="64" op_0_bw="64" op_1_bw="58" op_2_bw="6">
<![CDATA[
.split3:323 %tmp_70 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i6, i58, i6 %select_ln118

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="374" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:324 %b_addr_10 = getelementptr i32 %b, i64, i64 %tmp_70

]]></Node>
<StgValue><ssdm name="b_addr_10"/></StgValue>
</operation>

<operation id="375" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split3:325 %add_ln125_5 = add i9 %zext_ln125_33, i9

]]></Node>
<StgValue><ssdm name="add_ln125_5"/></StgValue>
</operation>

<operation id="376" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="64" op_0_bw="9">
<![CDATA[
.split3:326 %zext_ln125_40 = zext i9 %add_ln125_5

]]></Node>
<StgValue><ssdm name="zext_ln125_40"/></StgValue>
</operation>

<operation id="377" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:327 %b_addr_11 = getelementptr i32 %b, i64, i64 %zext_ln125_40

]]></Node>
<StgValue><ssdm name="b_addr_11"/></StgValue>
</operation>

<operation id="378" st_id="7" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:384 %mul = fmul i32 %a_load, i32 %b_load

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="379" st_id="7" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:387 %mul_1 = fmul i32 %a_load_1, i32 %b_load_1

]]></Node>
<StgValue><ssdm name="mul_1"/></StgValue>
</operation>

<operation id="380" st_id="7" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:390 %mul_2 = fmul i32 %a_load_2, i32 %b_load_2

]]></Node>
<StgValue><ssdm name="mul_2"/></StgValue>
</operation>

<operation id="381" st_id="7" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:393 %mul_3 = fmul i32 %a_load_3, i32 %b_load_3

]]></Node>
<StgValue><ssdm name="mul_3"/></StgValue>
</operation>

<operation id="382" st_id="7" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:396 %mul_4 = fmul i32 %a_load_4, i32 %b_load_4

]]></Node>
<StgValue><ssdm name="mul_4"/></StgValue>
</operation>

<operation id="383" st_id="7" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:399 %mul_5 = fmul i32 %a_load_5, i32 %b_load_5

]]></Node>
<StgValue><ssdm name="mul_5"/></StgValue>
</operation>

<operation id="384" st_id="7" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:402 %mul_6 = fmul i32 %a_load_6, i32 %b_load_6

]]></Node>
<StgValue><ssdm name="mul_6"/></StgValue>
</operation>

<operation id="385" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="10">
<![CDATA[
.split3:407 %b_load_8 = load i10 %b_addr_8

]]></Node>
<StgValue><ssdm name="b_load_8"/></StgValue>
</operation>

<operation id="386" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="10">
<![CDATA[
.split3:410 %b_load_9 = load i10 %b_addr_9

]]></Node>
<StgValue><ssdm name="b_load_9"/></StgValue>
</operation>

<operation id="387" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="10">
<![CDATA[
.split3:413 %b_load_10 = load i10 %b_addr_10

]]></Node>
<StgValue><ssdm name="b_load_10"/></StgValue>
</operation>

<operation id="388" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="32" op_0_bw="10">
<![CDATA[
.split3:416 %b_load_11 = load i10 %b_addr_11

]]></Node>
<StgValue><ssdm name="b_load_11"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="389" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="10">
<![CDATA[
.split3:103 %a_load_10 = load i10 %a_addr_10

]]></Node>
<StgValue><ssdm name="a_load_10"/></StgValue>
</operation>

<operation id="390" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="10">
<![CDATA[
.split3:112 %a_load_11 = load i10 %a_addr_11

]]></Node>
<StgValue><ssdm name="a_load_11"/></StgValue>
</operation>

<operation id="391" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="icmp_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split3:114 %tmp_27 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln118_22, i5

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="392" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="5" op_0_bw="6">
<![CDATA[
.split3:115 %trunc_ln118_23 = trunc i6 %i

]]></Node>
<StgValue><ssdm name="trunc_ln118_23"/></StgValue>
</operation>

<operation id="393" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split3:116 %tmp_28 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln118_23, i5

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="394" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.split3:117 %select_ln118_45 = select i1 %icmp_ln121, i10 %tmp_27, i10 %tmp_28

]]></Node>
<StgValue><ssdm name="select_ln118_45"/></StgValue>
</operation>

<operation id="395" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split3:118 %or_ln118_11 = or i10 %select_ln118_45, i10

]]></Node>
<StgValue><ssdm name="or_ln118_11"/></StgValue>
</operation>

<operation id="396" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="10">
<![CDATA[
.split3:119 %zext_ln125_11 = zext i10 %or_ln118_11

]]></Node>
<StgValue><ssdm name="zext_ln125_11"/></StgValue>
</operation>

<operation id="397" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:120 %a_addr_12 = getelementptr i32 %a, i64, i64 %zext_ln125_11

]]></Node>
<StgValue><ssdm name="a_addr_12"/></StgValue>
</operation>

<operation id="398" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="10">
<![CDATA[
.split3:121 %a_load_12 = load i10 %a_addr_12

]]></Node>
<StgValue><ssdm name="a_load_12"/></StgValue>
</operation>

<operation id="399" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="icmp_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split3:123 %tmp_29 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln118_24, i5

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="400" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="5" op_0_bw="6">
<![CDATA[
.split3:124 %trunc_ln118_25 = trunc i6 %i

]]></Node>
<StgValue><ssdm name="trunc_ln118_25"/></StgValue>
</operation>

<operation id="401" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split3:125 %tmp_30 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln118_25, i5

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="402" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.split3:126 %select_ln118_46 = select i1 %icmp_ln121, i10 %tmp_29, i10 %tmp_30

]]></Node>
<StgValue><ssdm name="select_ln118_46"/></StgValue>
</operation>

<operation id="403" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split3:127 %or_ln118_12 = or i10 %select_ln118_46, i10

]]></Node>
<StgValue><ssdm name="or_ln118_12"/></StgValue>
</operation>

<operation id="404" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="64" op_0_bw="10">
<![CDATA[
.split3:128 %zext_ln125_12 = zext i10 %or_ln118_12

]]></Node>
<StgValue><ssdm name="zext_ln125_12"/></StgValue>
</operation>

<operation id="405" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:129 %a_addr_13 = getelementptr i32 %a, i64, i64 %zext_ln125_12

]]></Node>
<StgValue><ssdm name="a_addr_13"/></StgValue>
</operation>

<operation id="406" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="10">
<![CDATA[
.split3:130 %a_load_13 = load i10 %a_addr_13

]]></Node>
<StgValue><ssdm name="a_load_13"/></StgValue>
</operation>

<operation id="407" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="64" op_0_bw="64" op_1_bw="58" op_2_bw="6">
<![CDATA[
.split3:328 %tmp_71 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i6, i58, i6 %select_ln118

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="408" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:329 %b_addr_12 = getelementptr i32 %b, i64, i64 %tmp_71

]]></Node>
<StgValue><ssdm name="b_addr_12"/></StgValue>
</operation>

<operation id="409" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="9" op_0_bw="8">
<![CDATA[
.split3:330 %sext_ln125 = sext i8 %add_ln125_2

]]></Node>
<StgValue><ssdm name="sext_ln125"/></StgValue>
</operation>

<operation id="410" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="64" op_0_bw="9">
<![CDATA[
.split3:331 %zext_ln125_41 = zext i9 %sext_ln125

]]></Node>
<StgValue><ssdm name="zext_ln125_41"/></StgValue>
</operation>

<operation id="411" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:332 %b_addr_13 = getelementptr i32 %b, i64, i64 %zext_ln125_41

]]></Node>
<StgValue><ssdm name="b_addr_13"/></StgValue>
</operation>

<operation id="412" st_id="8" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:385 %accum_1 = fadd i32 %mul, i32

]]></Node>
<StgValue><ssdm name="accum_1"/></StgValue>
</operation>

<operation id="413" st_id="8" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:387 %mul_1 = fmul i32 %a_load_1, i32 %b_load_1

]]></Node>
<StgValue><ssdm name="mul_1"/></StgValue>
</operation>

<operation id="414" st_id="8" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:390 %mul_2 = fmul i32 %a_load_2, i32 %b_load_2

]]></Node>
<StgValue><ssdm name="mul_2"/></StgValue>
</operation>

<operation id="415" st_id="8" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:393 %mul_3 = fmul i32 %a_load_3, i32 %b_load_3

]]></Node>
<StgValue><ssdm name="mul_3"/></StgValue>
</operation>

<operation id="416" st_id="8" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:396 %mul_4 = fmul i32 %a_load_4, i32 %b_load_4

]]></Node>
<StgValue><ssdm name="mul_4"/></StgValue>
</operation>

<operation id="417" st_id="8" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:399 %mul_5 = fmul i32 %a_load_5, i32 %b_load_5

]]></Node>
<StgValue><ssdm name="mul_5"/></StgValue>
</operation>

<operation id="418" st_id="8" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:402 %mul_6 = fmul i32 %a_load_6, i32 %b_load_6

]]></Node>
<StgValue><ssdm name="mul_6"/></StgValue>
</operation>

<operation id="419" st_id="8" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:405 %mul_7 = fmul i32 %a_load_7, i32 %b_load_7

]]></Node>
<StgValue><ssdm name="mul_7"/></StgValue>
</operation>

<operation id="420" st_id="8" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:408 %mul_8 = fmul i32 %a_load_8, i32 %b_load_8

]]></Node>
<StgValue><ssdm name="mul_8"/></StgValue>
</operation>

<operation id="421" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="10">
<![CDATA[
.split3:413 %b_load_10 = load i10 %b_addr_10

]]></Node>
<StgValue><ssdm name="b_load_10"/></StgValue>
</operation>

<operation id="422" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="32" op_0_bw="10">
<![CDATA[
.split3:416 %b_load_11 = load i10 %b_addr_11

]]></Node>
<StgValue><ssdm name="b_load_11"/></StgValue>
</operation>

<operation id="423" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="32" op_0_bw="10">
<![CDATA[
.split3:419 %b_load_12 = load i10 %b_addr_12

]]></Node>
<StgValue><ssdm name="b_load_12"/></StgValue>
</operation>

<operation id="424" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="10">
<![CDATA[
.split3:422 %b_load_13 = load i10 %b_addr_13

]]></Node>
<StgValue><ssdm name="b_load_13"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="425" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="10">
<![CDATA[
.split3:121 %a_load_12 = load i10 %a_addr_12

]]></Node>
<StgValue><ssdm name="a_load_12"/></StgValue>
</operation>

<operation id="426" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="10">
<![CDATA[
.split3:130 %a_load_13 = load i10 %a_addr_13

]]></Node>
<StgValue><ssdm name="a_load_13"/></StgValue>
</operation>

<operation id="427" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="icmp_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split3:132 %tmp_31 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln118_26, i5

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="428" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="5" op_0_bw="6">
<![CDATA[
.split3:133 %trunc_ln118_27 = trunc i6 %i

]]></Node>
<StgValue><ssdm name="trunc_ln118_27"/></StgValue>
</operation>

<operation id="429" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split3:134 %tmp_32 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln118_27, i5

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="430" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.split3:135 %select_ln118_47 = select i1 %icmp_ln121, i10 %tmp_31, i10 %tmp_32

]]></Node>
<StgValue><ssdm name="select_ln118_47"/></StgValue>
</operation>

<operation id="431" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split3:136 %or_ln118_13 = or i10 %select_ln118_47, i10

]]></Node>
<StgValue><ssdm name="or_ln118_13"/></StgValue>
</operation>

<operation id="432" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="10">
<![CDATA[
.split3:137 %zext_ln125_13 = zext i10 %or_ln118_13

]]></Node>
<StgValue><ssdm name="zext_ln125_13"/></StgValue>
</operation>

<operation id="433" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:138 %a_addr_14 = getelementptr i32 %a, i64, i64 %zext_ln125_13

]]></Node>
<StgValue><ssdm name="a_addr_14"/></StgValue>
</operation>

<operation id="434" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="10">
<![CDATA[
.split3:139 %a_load_14 = load i10 %a_addr_14

]]></Node>
<StgValue><ssdm name="a_load_14"/></StgValue>
</operation>

<operation id="435" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="icmp_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split3:141 %tmp_33 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln118_28, i5

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="436" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="5" op_0_bw="6">
<![CDATA[
.split3:142 %trunc_ln118_29 = trunc i6 %i

]]></Node>
<StgValue><ssdm name="trunc_ln118_29"/></StgValue>
</operation>

<operation id="437" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split3:143 %tmp_34 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln118_29, i5

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="438" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.split3:144 %select_ln118_48 = select i1 %icmp_ln121, i10 %tmp_33, i10 %tmp_34

]]></Node>
<StgValue><ssdm name="select_ln118_48"/></StgValue>
</operation>

<operation id="439" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split3:145 %or_ln118_14 = or i10 %select_ln118_48, i10

]]></Node>
<StgValue><ssdm name="or_ln118_14"/></StgValue>
</operation>

<operation id="440" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="10">
<![CDATA[
.split3:146 %zext_ln125_14 = zext i10 %or_ln118_14

]]></Node>
<StgValue><ssdm name="zext_ln125_14"/></StgValue>
</operation>

<operation id="441" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:147 %a_addr_15 = getelementptr i32 %a, i64, i64 %zext_ln125_14

]]></Node>
<StgValue><ssdm name="a_addr_15"/></StgValue>
</operation>

<operation id="442" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="10">
<![CDATA[
.split3:148 %a_load_15 = load i10 %a_addr_15

]]></Node>
<StgValue><ssdm name="a_load_15"/></StgValue>
</operation>

<operation id="443" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="10" op_0_bw="6">
<![CDATA[
.split3:295 %zext_ln125_31 = zext i6 %select_ln118

]]></Node>
<StgValue><ssdm name="zext_ln125_31"/></StgValue>
</operation>

<operation id="444" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="64" op_0_bw="64" op_1_bw="58" op_2_bw="6">
<![CDATA[
.split3:333 %tmp_72 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i6, i58, i6 %select_ln118

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="445" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:334 %b_addr_14 = getelementptr i32 %b, i64, i64 %tmp_72

]]></Node>
<StgValue><ssdm name="b_addr_14"/></StgValue>
</operation>

<operation id="446" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split3:335 %add_ln125_6 = add i10 %zext_ln125_31, i10

]]></Node>
<StgValue><ssdm name="add_ln125_6"/></StgValue>
</operation>

<operation id="447" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="64" op_0_bw="10">
<![CDATA[
.split3:336 %zext_ln125_42 = zext i10 %add_ln125_6

]]></Node>
<StgValue><ssdm name="zext_ln125_42"/></StgValue>
</operation>

<operation id="448" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:337 %b_addr_15 = getelementptr i32 %b, i64, i64 %zext_ln125_42

]]></Node>
<StgValue><ssdm name="b_addr_15"/></StgValue>
</operation>

<operation id="449" st_id="9" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:385 %accum_1 = fadd i32 %mul, i32

]]></Node>
<StgValue><ssdm name="accum_1"/></StgValue>
</operation>

<operation id="450" st_id="9" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:393 %mul_3 = fmul i32 %a_load_3, i32 %b_load_3

]]></Node>
<StgValue><ssdm name="mul_3"/></StgValue>
</operation>

<operation id="451" st_id="9" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:396 %mul_4 = fmul i32 %a_load_4, i32 %b_load_4

]]></Node>
<StgValue><ssdm name="mul_4"/></StgValue>
</operation>

<operation id="452" st_id="9" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:399 %mul_5 = fmul i32 %a_load_5, i32 %b_load_5

]]></Node>
<StgValue><ssdm name="mul_5"/></StgValue>
</operation>

<operation id="453" st_id="9" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:402 %mul_6 = fmul i32 %a_load_6, i32 %b_load_6

]]></Node>
<StgValue><ssdm name="mul_6"/></StgValue>
</operation>

<operation id="454" st_id="9" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:405 %mul_7 = fmul i32 %a_load_7, i32 %b_load_7

]]></Node>
<StgValue><ssdm name="mul_7"/></StgValue>
</operation>

<operation id="455" st_id="9" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:408 %mul_8 = fmul i32 %a_load_8, i32 %b_load_8

]]></Node>
<StgValue><ssdm name="mul_8"/></StgValue>
</operation>

<operation id="456" st_id="9" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:411 %mul_9 = fmul i32 %a_load_9, i32 %b_load_9

]]></Node>
<StgValue><ssdm name="mul_9"/></StgValue>
</operation>

<operation id="457" st_id="9" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:414 %mul_s = fmul i32 %a_load_10, i32 %b_load_10

]]></Node>
<StgValue><ssdm name="mul_s"/></StgValue>
</operation>

<operation id="458" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="32" op_0_bw="10">
<![CDATA[
.split3:419 %b_load_12 = load i10 %b_addr_12

]]></Node>
<StgValue><ssdm name="b_load_12"/></StgValue>
</operation>

<operation id="459" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="10">
<![CDATA[
.split3:422 %b_load_13 = load i10 %b_addr_13

]]></Node>
<StgValue><ssdm name="b_load_13"/></StgValue>
</operation>

<operation id="460" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="32" op_0_bw="10">
<![CDATA[
.split3:425 %b_load_14 = load i10 %b_addr_14

]]></Node>
<StgValue><ssdm name="b_load_14"/></StgValue>
</operation>

<operation id="461" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="32" op_0_bw="10">
<![CDATA[
.split3:428 %b_load_15 = load i10 %b_addr_15

]]></Node>
<StgValue><ssdm name="b_load_15"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="462" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="10">
<![CDATA[
.split3:139 %a_load_14 = load i10 %a_addr_14

]]></Node>
<StgValue><ssdm name="a_load_14"/></StgValue>
</operation>

<operation id="463" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="10">
<![CDATA[
.split3:148 %a_load_15 = load i10 %a_addr_15

]]></Node>
<StgValue><ssdm name="a_load_15"/></StgValue>
</operation>

<operation id="464" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="icmp_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split3:150 %tmp_35 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln118_30, i5

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="465" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="5" op_0_bw="6">
<![CDATA[
.split3:151 %trunc_ln118_31 = trunc i6 %i

]]></Node>
<StgValue><ssdm name="trunc_ln118_31"/></StgValue>
</operation>

<operation id="466" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split3:152 %tmp_36 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln118_31, i5

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="467" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.split3:153 %select_ln118_49 = select i1 %icmp_ln121, i10 %tmp_35, i10 %tmp_36

]]></Node>
<StgValue><ssdm name="select_ln118_49"/></StgValue>
</operation>

<operation id="468" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split3:154 %or_ln118_15 = or i10 %select_ln118_49, i10

]]></Node>
<StgValue><ssdm name="or_ln118_15"/></StgValue>
</operation>

<operation id="469" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="64" op_0_bw="10">
<![CDATA[
.split3:155 %zext_ln125_15 = zext i10 %or_ln118_15

]]></Node>
<StgValue><ssdm name="zext_ln125_15"/></StgValue>
</operation>

<operation id="470" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:156 %a_addr_16 = getelementptr i32 %a, i64, i64 %zext_ln125_15

]]></Node>
<StgValue><ssdm name="a_addr_16"/></StgValue>
</operation>

<operation id="471" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="10">
<![CDATA[
.split3:157 %a_load_16 = load i10 %a_addr_16

]]></Node>
<StgValue><ssdm name="a_load_16"/></StgValue>
</operation>

<operation id="472" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="icmp_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split3:159 %tmp_37 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln118_32, i5

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="473" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="5" op_0_bw="6">
<![CDATA[
.split3:160 %trunc_ln118_33 = trunc i6 %i

]]></Node>
<StgValue><ssdm name="trunc_ln118_33"/></StgValue>
</operation>

<operation id="474" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split3:161 %tmp_38 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln118_33, i5

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="475" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.split3:162 %select_ln118_50 = select i1 %icmp_ln121, i10 %tmp_37, i10 %tmp_38

]]></Node>
<StgValue><ssdm name="select_ln118_50"/></StgValue>
</operation>

<operation id="476" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split3:163 %or_ln118_16 = or i10 %select_ln118_50, i10

]]></Node>
<StgValue><ssdm name="or_ln118_16"/></StgValue>
</operation>

<operation id="477" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="64" op_0_bw="10">
<![CDATA[
.split3:164 %zext_ln125_16 = zext i10 %or_ln118_16

]]></Node>
<StgValue><ssdm name="zext_ln125_16"/></StgValue>
</operation>

<operation id="478" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:165 %a_addr_17 = getelementptr i32 %a, i64, i64 %zext_ln125_16

]]></Node>
<StgValue><ssdm name="a_addr_17"/></StgValue>
</operation>

<operation id="479" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="10">
<![CDATA[
.split3:166 %a_load_17 = load i10 %a_addr_17

]]></Node>
<StgValue><ssdm name="a_load_17"/></StgValue>
</operation>

<operation id="480" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="64" op_0_bw="64" op_1_bw="58" op_2_bw="6">
<![CDATA[
.split3:338 %tmp_73 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i6, i58, i6 %select_ln118

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="481" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:339 %b_addr_16 = getelementptr i32 %b, i64, i64 %tmp_73

]]></Node>
<StgValue><ssdm name="b_addr_16"/></StgValue>
</operation>

<operation id="482" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split3:340 %add_ln125_7 = add i10 %zext_ln125_31, i10

]]></Node>
<StgValue><ssdm name="add_ln125_7"/></StgValue>
</operation>

<operation id="483" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="64" op_0_bw="10">
<![CDATA[
.split3:341 %zext_ln125_43 = zext i10 %add_ln125_7

]]></Node>
<StgValue><ssdm name="zext_ln125_43"/></StgValue>
</operation>

<operation id="484" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:342 %b_addr_17 = getelementptr i32 %b, i64, i64 %zext_ln125_43

]]></Node>
<StgValue><ssdm name="b_addr_17"/></StgValue>
</operation>

<operation id="485" st_id="10" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:385 %accum_1 = fadd i32 %mul, i32

]]></Node>
<StgValue><ssdm name="accum_1"/></StgValue>
</operation>

<operation id="486" st_id="10" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:399 %mul_5 = fmul i32 %a_load_5, i32 %b_load_5

]]></Node>
<StgValue><ssdm name="mul_5"/></StgValue>
</operation>

<operation id="487" st_id="10" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:402 %mul_6 = fmul i32 %a_load_6, i32 %b_load_6

]]></Node>
<StgValue><ssdm name="mul_6"/></StgValue>
</operation>

<operation id="488" st_id="10" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:405 %mul_7 = fmul i32 %a_load_7, i32 %b_load_7

]]></Node>
<StgValue><ssdm name="mul_7"/></StgValue>
</operation>

<operation id="489" st_id="10" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:408 %mul_8 = fmul i32 %a_load_8, i32 %b_load_8

]]></Node>
<StgValue><ssdm name="mul_8"/></StgValue>
</operation>

<operation id="490" st_id="10" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:411 %mul_9 = fmul i32 %a_load_9, i32 %b_load_9

]]></Node>
<StgValue><ssdm name="mul_9"/></StgValue>
</operation>

<operation id="491" st_id="10" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:414 %mul_s = fmul i32 %a_load_10, i32 %b_load_10

]]></Node>
<StgValue><ssdm name="mul_s"/></StgValue>
</operation>

<operation id="492" st_id="10" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:417 %mul_10 = fmul i32 %a_load_11, i32 %b_load_11

]]></Node>
<StgValue><ssdm name="mul_10"/></StgValue>
</operation>

<operation id="493" st_id="10" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:420 %mul_11 = fmul i32 %a_load_12, i32 %b_load_12

]]></Node>
<StgValue><ssdm name="mul_11"/></StgValue>
</operation>

<operation id="494" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="32" op_0_bw="10">
<![CDATA[
.split3:425 %b_load_14 = load i10 %b_addr_14

]]></Node>
<StgValue><ssdm name="b_load_14"/></StgValue>
</operation>

<operation id="495" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="32" op_0_bw="10">
<![CDATA[
.split3:428 %b_load_15 = load i10 %b_addr_15

]]></Node>
<StgValue><ssdm name="b_load_15"/></StgValue>
</operation>

<operation id="496" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="32" op_0_bw="10">
<![CDATA[
.split3:431 %b_load_16 = load i10 %b_addr_16

]]></Node>
<StgValue><ssdm name="b_load_16"/></StgValue>
</operation>

<operation id="497" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="32" op_0_bw="10">
<![CDATA[
.split3:434 %b_load_17 = load i10 %b_addr_17

]]></Node>
<StgValue><ssdm name="b_load_17"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="498" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="10">
<![CDATA[
.split3:157 %a_load_16 = load i10 %a_addr_16

]]></Node>
<StgValue><ssdm name="a_load_16"/></StgValue>
</operation>

<operation id="499" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="10">
<![CDATA[
.split3:166 %a_load_17 = load i10 %a_addr_17

]]></Node>
<StgValue><ssdm name="a_load_17"/></StgValue>
</operation>

<operation id="500" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="icmp_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split3:168 %tmp_39 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln118_34, i5

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="501" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="5" op_0_bw="6">
<![CDATA[
.split3:169 %trunc_ln118_35 = trunc i6 %i

]]></Node>
<StgValue><ssdm name="trunc_ln118_35"/></StgValue>
</operation>

<operation id="502" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split3:170 %tmp_40 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln118_35, i5

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="503" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.split3:171 %select_ln118_51 = select i1 %icmp_ln121, i10 %tmp_39, i10 %tmp_40

]]></Node>
<StgValue><ssdm name="select_ln118_51"/></StgValue>
</operation>

<operation id="504" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split3:172 %or_ln118_17 = or i10 %select_ln118_51, i10

]]></Node>
<StgValue><ssdm name="or_ln118_17"/></StgValue>
</operation>

<operation id="505" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="64" op_0_bw="10">
<![CDATA[
.split3:173 %zext_ln125_17 = zext i10 %or_ln118_17

]]></Node>
<StgValue><ssdm name="zext_ln125_17"/></StgValue>
</operation>

<operation id="506" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:174 %a_addr_18 = getelementptr i32 %a, i64, i64 %zext_ln125_17

]]></Node>
<StgValue><ssdm name="a_addr_18"/></StgValue>
</operation>

<operation id="507" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="10">
<![CDATA[
.split3:175 %a_load_18 = load i10 %a_addr_18

]]></Node>
<StgValue><ssdm name="a_load_18"/></StgValue>
</operation>

<operation id="508" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="icmp_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split3:177 %tmp_41 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln118_36, i5

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="509" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="5" op_0_bw="6">
<![CDATA[
.split3:178 %trunc_ln118_37 = trunc i6 %i

]]></Node>
<StgValue><ssdm name="trunc_ln118_37"/></StgValue>
</operation>

<operation id="510" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split3:179 %tmp_42 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln118_37, i5

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="511" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.split3:180 %select_ln118_52 = select i1 %icmp_ln121, i10 %tmp_41, i10 %tmp_42

]]></Node>
<StgValue><ssdm name="select_ln118_52"/></StgValue>
</operation>

<operation id="512" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split3:181 %or_ln118_18 = or i10 %select_ln118_52, i10

]]></Node>
<StgValue><ssdm name="or_ln118_18"/></StgValue>
</operation>

<operation id="513" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="64" op_0_bw="10">
<![CDATA[
.split3:182 %zext_ln125_18 = zext i10 %or_ln118_18

]]></Node>
<StgValue><ssdm name="zext_ln125_18"/></StgValue>
</operation>

<operation id="514" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:183 %a_addr_19 = getelementptr i32 %a, i64, i64 %zext_ln125_18

]]></Node>
<StgValue><ssdm name="a_addr_19"/></StgValue>
</operation>

<operation id="515" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="10">
<![CDATA[
.split3:184 %a_load_19 = load i10 %a_addr_19

]]></Node>
<StgValue><ssdm name="a_load_19"/></StgValue>
</operation>

<operation id="516" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="64" op_0_bw="64" op_1_bw="58" op_2_bw="6">
<![CDATA[
.split3:343 %tmp_74 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i6, i58, i6 %select_ln118

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="517" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:344 %b_addr_18 = getelementptr i32 %b, i64, i64 %tmp_74

]]></Node>
<StgValue><ssdm name="b_addr_18"/></StgValue>
</operation>

<operation id="518" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split3:345 %add_ln125_8 = add i10 %zext_ln125_31, i10

]]></Node>
<StgValue><ssdm name="add_ln125_8"/></StgValue>
</operation>

<operation id="519" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="64" op_0_bw="10">
<![CDATA[
.split3:346 %zext_ln125_44 = zext i10 %add_ln125_8

]]></Node>
<StgValue><ssdm name="zext_ln125_44"/></StgValue>
</operation>

<operation id="520" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:347 %b_addr_19 = getelementptr i32 %b, i64, i64 %zext_ln125_44

]]></Node>
<StgValue><ssdm name="b_addr_19"/></StgValue>
</operation>

<operation id="521" st_id="11" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:385 %accum_1 = fadd i32 %mul, i32

]]></Node>
<StgValue><ssdm name="accum_1"/></StgValue>
</operation>

<operation id="522" st_id="11" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:405 %mul_7 = fmul i32 %a_load_7, i32 %b_load_7

]]></Node>
<StgValue><ssdm name="mul_7"/></StgValue>
</operation>

<operation id="523" st_id="11" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:408 %mul_8 = fmul i32 %a_load_8, i32 %b_load_8

]]></Node>
<StgValue><ssdm name="mul_8"/></StgValue>
</operation>

<operation id="524" st_id="11" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:411 %mul_9 = fmul i32 %a_load_9, i32 %b_load_9

]]></Node>
<StgValue><ssdm name="mul_9"/></StgValue>
</operation>

<operation id="525" st_id="11" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:414 %mul_s = fmul i32 %a_load_10, i32 %b_load_10

]]></Node>
<StgValue><ssdm name="mul_s"/></StgValue>
</operation>

<operation id="526" st_id="11" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:417 %mul_10 = fmul i32 %a_load_11, i32 %b_load_11

]]></Node>
<StgValue><ssdm name="mul_10"/></StgValue>
</operation>

<operation id="527" st_id="11" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:420 %mul_11 = fmul i32 %a_load_12, i32 %b_load_12

]]></Node>
<StgValue><ssdm name="mul_11"/></StgValue>
</operation>

<operation id="528" st_id="11" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:423 %mul_12 = fmul i32 %a_load_13, i32 %b_load_13

]]></Node>
<StgValue><ssdm name="mul_12"/></StgValue>
</operation>

<operation id="529" st_id="11" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:426 %mul_13 = fmul i32 %a_load_14, i32 %b_load_14

]]></Node>
<StgValue><ssdm name="mul_13"/></StgValue>
</operation>

<operation id="530" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="32" op_0_bw="10">
<![CDATA[
.split3:431 %b_load_16 = load i10 %b_addr_16

]]></Node>
<StgValue><ssdm name="b_load_16"/></StgValue>
</operation>

<operation id="531" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="32" op_0_bw="10">
<![CDATA[
.split3:434 %b_load_17 = load i10 %b_addr_17

]]></Node>
<StgValue><ssdm name="b_load_17"/></StgValue>
</operation>

<operation id="532" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="32" op_0_bw="10">
<![CDATA[
.split3:437 %b_load_18 = load i10 %b_addr_18

]]></Node>
<StgValue><ssdm name="b_load_18"/></StgValue>
</operation>

<operation id="533" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="32" op_0_bw="10">
<![CDATA[
.split3:440 %b_load_19 = load i10 %b_addr_19

]]></Node>
<StgValue><ssdm name="b_load_19"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="534" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="10">
<![CDATA[
.split3:175 %a_load_18 = load i10 %a_addr_18

]]></Node>
<StgValue><ssdm name="a_load_18"/></StgValue>
</operation>

<operation id="535" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="10">
<![CDATA[
.split3:184 %a_load_19 = load i10 %a_addr_19

]]></Node>
<StgValue><ssdm name="a_load_19"/></StgValue>
</operation>

<operation id="536" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="icmp_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split3:186 %tmp_43 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln118_38, i5

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="537" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="5" op_0_bw="6">
<![CDATA[
.split3:187 %trunc_ln118_39 = trunc i6 %i

]]></Node>
<StgValue><ssdm name="trunc_ln118_39"/></StgValue>
</operation>

<operation id="538" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split3:188 %tmp_44 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln118_39, i5

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="539" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.split3:189 %select_ln118_53 = select i1 %icmp_ln121, i10 %tmp_43, i10 %tmp_44

]]></Node>
<StgValue><ssdm name="select_ln118_53"/></StgValue>
</operation>

<operation id="540" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split3:190 %or_ln118_19 = or i10 %select_ln118_53, i10

]]></Node>
<StgValue><ssdm name="or_ln118_19"/></StgValue>
</operation>

<operation id="541" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="10">
<![CDATA[
.split3:191 %zext_ln125_19 = zext i10 %or_ln118_19

]]></Node>
<StgValue><ssdm name="zext_ln125_19"/></StgValue>
</operation>

<operation id="542" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:192 %a_addr_20 = getelementptr i32 %a, i64, i64 %zext_ln125_19

]]></Node>
<StgValue><ssdm name="a_addr_20"/></StgValue>
</operation>

<operation id="543" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="10">
<![CDATA[
.split3:193 %a_load_20 = load i10 %a_addr_20

]]></Node>
<StgValue><ssdm name="a_load_20"/></StgValue>
</operation>

<operation id="544" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="icmp_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split3:195 %tmp_45 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln118_40, i5

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="545" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="5" op_0_bw="6">
<![CDATA[
.split3:196 %trunc_ln118_41 = trunc i6 %i

]]></Node>
<StgValue><ssdm name="trunc_ln118_41"/></StgValue>
</operation>

<operation id="546" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split3:197 %tmp_46 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln118_41, i5

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="547" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.split3:198 %select_ln118_54 = select i1 %icmp_ln121, i10 %tmp_45, i10 %tmp_46

]]></Node>
<StgValue><ssdm name="select_ln118_54"/></StgValue>
</operation>

<operation id="548" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split3:199 %or_ln118_20 = or i10 %select_ln118_54, i10

]]></Node>
<StgValue><ssdm name="or_ln118_20"/></StgValue>
</operation>

<operation id="549" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="64" op_0_bw="10">
<![CDATA[
.split3:200 %zext_ln125_20 = zext i10 %or_ln118_20

]]></Node>
<StgValue><ssdm name="zext_ln125_20"/></StgValue>
</operation>

<operation id="550" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:201 %a_addr_21 = getelementptr i32 %a, i64, i64 %zext_ln125_20

]]></Node>
<StgValue><ssdm name="a_addr_21"/></StgValue>
</operation>

<operation id="551" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="10">
<![CDATA[
.split3:202 %a_load_21 = load i10 %a_addr_21

]]></Node>
<StgValue><ssdm name="a_load_21"/></StgValue>
</operation>

<operation id="552" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="64" op_0_bw="64" op_1_bw="58" op_2_bw="6">
<![CDATA[
.split3:348 %tmp_75 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i6, i58, i6 %select_ln118

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="553" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:349 %b_addr_20 = getelementptr i32 %b, i64, i64 %tmp_75

]]></Node>
<StgValue><ssdm name="b_addr_20"/></StgValue>
</operation>

<operation id="554" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split3:350 %add_ln125_9 = add i10 %zext_ln125_31, i10

]]></Node>
<StgValue><ssdm name="add_ln125_9"/></StgValue>
</operation>

<operation id="555" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="64" op_0_bw="10">
<![CDATA[
.split3:351 %zext_ln125_45 = zext i10 %add_ln125_9

]]></Node>
<StgValue><ssdm name="zext_ln125_45"/></StgValue>
</operation>

<operation id="556" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:352 %b_addr_21 = getelementptr i32 %b, i64, i64 %zext_ln125_45

]]></Node>
<StgValue><ssdm name="b_addr_21"/></StgValue>
</operation>

<operation id="557" st_id="12" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:385 %accum_1 = fadd i32 %mul, i32

]]></Node>
<StgValue><ssdm name="accum_1"/></StgValue>
</operation>

<operation id="558" st_id="12" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:411 %mul_9 = fmul i32 %a_load_9, i32 %b_load_9

]]></Node>
<StgValue><ssdm name="mul_9"/></StgValue>
</operation>

<operation id="559" st_id="12" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:414 %mul_s = fmul i32 %a_load_10, i32 %b_load_10

]]></Node>
<StgValue><ssdm name="mul_s"/></StgValue>
</operation>

<operation id="560" st_id="12" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:417 %mul_10 = fmul i32 %a_load_11, i32 %b_load_11

]]></Node>
<StgValue><ssdm name="mul_10"/></StgValue>
</operation>

<operation id="561" st_id="12" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:420 %mul_11 = fmul i32 %a_load_12, i32 %b_load_12

]]></Node>
<StgValue><ssdm name="mul_11"/></StgValue>
</operation>

<operation id="562" st_id="12" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:423 %mul_12 = fmul i32 %a_load_13, i32 %b_load_13

]]></Node>
<StgValue><ssdm name="mul_12"/></StgValue>
</operation>

<operation id="563" st_id="12" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:426 %mul_13 = fmul i32 %a_load_14, i32 %b_load_14

]]></Node>
<StgValue><ssdm name="mul_13"/></StgValue>
</operation>

<operation id="564" st_id="12" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:429 %mul_14 = fmul i32 %a_load_15, i32 %b_load_15

]]></Node>
<StgValue><ssdm name="mul_14"/></StgValue>
</operation>

<operation id="565" st_id="12" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:432 %mul_15 = fmul i32 %a_load_16, i32 %b_load_16

]]></Node>
<StgValue><ssdm name="mul_15"/></StgValue>
</operation>

<operation id="566" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="32" op_0_bw="10">
<![CDATA[
.split3:437 %b_load_18 = load i10 %b_addr_18

]]></Node>
<StgValue><ssdm name="b_load_18"/></StgValue>
</operation>

<operation id="567" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="32" op_0_bw="10">
<![CDATA[
.split3:440 %b_load_19 = load i10 %b_addr_19

]]></Node>
<StgValue><ssdm name="b_load_19"/></StgValue>
</operation>

<operation id="568" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="32" op_0_bw="10">
<![CDATA[
.split3:443 %b_load_20 = load i10 %b_addr_20

]]></Node>
<StgValue><ssdm name="b_load_20"/></StgValue>
</operation>

<operation id="569" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="10">
<![CDATA[
.split3:446 %b_load_21 = load i10 %b_addr_21

]]></Node>
<StgValue><ssdm name="b_load_21"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="570" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="10">
<![CDATA[
.split3:193 %a_load_20 = load i10 %a_addr_20

]]></Node>
<StgValue><ssdm name="a_load_20"/></StgValue>
</operation>

<operation id="571" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="10">
<![CDATA[
.split3:202 %a_load_21 = load i10 %a_addr_21

]]></Node>
<StgValue><ssdm name="a_load_21"/></StgValue>
</operation>

<operation id="572" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="icmp_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split3:204 %tmp_47 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln118_42, i5

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="573" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="5" op_0_bw="6">
<![CDATA[
.split3:205 %trunc_ln118_43 = trunc i6 %i

]]></Node>
<StgValue><ssdm name="trunc_ln118_43"/></StgValue>
</operation>

<operation id="574" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split3:206 %tmp_48 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln118_43, i5

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="575" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.split3:207 %select_ln118_55 = select i1 %icmp_ln121, i10 %tmp_47, i10 %tmp_48

]]></Node>
<StgValue><ssdm name="select_ln118_55"/></StgValue>
</operation>

<operation id="576" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split3:208 %or_ln118_21 = or i10 %select_ln118_55, i10

]]></Node>
<StgValue><ssdm name="or_ln118_21"/></StgValue>
</operation>

<operation id="577" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="64" op_0_bw="10">
<![CDATA[
.split3:209 %zext_ln125_21 = zext i10 %or_ln118_21

]]></Node>
<StgValue><ssdm name="zext_ln125_21"/></StgValue>
</operation>

<operation id="578" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:210 %a_addr_22 = getelementptr i32 %a, i64, i64 %zext_ln125_21

]]></Node>
<StgValue><ssdm name="a_addr_22"/></StgValue>
</operation>

<operation id="579" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="10">
<![CDATA[
.split3:211 %a_load_22 = load i10 %a_addr_22

]]></Node>
<StgValue><ssdm name="a_load_22"/></StgValue>
</operation>

<operation id="580" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="icmp_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split3:213 %tmp_49 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln118_44, i5

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="581" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="5" op_0_bw="6">
<![CDATA[
.split3:214 %trunc_ln118_45 = trunc i6 %i

]]></Node>
<StgValue><ssdm name="trunc_ln118_45"/></StgValue>
</operation>

<operation id="582" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split3:215 %tmp_50 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln118_45, i5

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="583" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.split3:216 %select_ln118_56 = select i1 %icmp_ln121, i10 %tmp_49, i10 %tmp_50

]]></Node>
<StgValue><ssdm name="select_ln118_56"/></StgValue>
</operation>

<operation id="584" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split3:217 %or_ln118_22 = or i10 %select_ln118_56, i10

]]></Node>
<StgValue><ssdm name="or_ln118_22"/></StgValue>
</operation>

<operation id="585" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="64" op_0_bw="10">
<![CDATA[
.split3:218 %zext_ln125_22 = zext i10 %or_ln118_22

]]></Node>
<StgValue><ssdm name="zext_ln125_22"/></StgValue>
</operation>

<operation id="586" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:219 %a_addr_23 = getelementptr i32 %a, i64, i64 %zext_ln125_22

]]></Node>
<StgValue><ssdm name="a_addr_23"/></StgValue>
</operation>

<operation id="587" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="10">
<![CDATA[
.split3:220 %a_load_23 = load i10 %a_addr_23

]]></Node>
<StgValue><ssdm name="a_load_23"/></StgValue>
</operation>

<operation id="588" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="64" op_0_bw="64" op_1_bw="58" op_2_bw="6">
<![CDATA[
.split3:353 %tmp_76 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i6, i58, i6 %select_ln118

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="589" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:354 %b_addr_22 = getelementptr i32 %b, i64, i64 %tmp_76

]]></Node>
<StgValue><ssdm name="b_addr_22"/></StgValue>
</operation>

<operation id="590" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split3:355 %add_ln125_10 = add i10 %zext_ln125_31, i10

]]></Node>
<StgValue><ssdm name="add_ln125_10"/></StgValue>
</operation>

<operation id="591" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="64" op_0_bw="10">
<![CDATA[
.split3:356 %zext_ln125_46 = zext i10 %add_ln125_10

]]></Node>
<StgValue><ssdm name="zext_ln125_46"/></StgValue>
</operation>

<operation id="592" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:357 %b_addr_23 = getelementptr i32 %b, i64, i64 %zext_ln125_46

]]></Node>
<StgValue><ssdm name="b_addr_23"/></StgValue>
</operation>

<operation id="593" st_id="13" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:388 %accum_1_1 = fadd i32 %accum_1, i32 %mul_1

]]></Node>
<StgValue><ssdm name="accum_1_1"/></StgValue>
</operation>

<operation id="594" st_id="13" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:417 %mul_10 = fmul i32 %a_load_11, i32 %b_load_11

]]></Node>
<StgValue><ssdm name="mul_10"/></StgValue>
</operation>

<operation id="595" st_id="13" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:420 %mul_11 = fmul i32 %a_load_12, i32 %b_load_12

]]></Node>
<StgValue><ssdm name="mul_11"/></StgValue>
</operation>

<operation id="596" st_id="13" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:423 %mul_12 = fmul i32 %a_load_13, i32 %b_load_13

]]></Node>
<StgValue><ssdm name="mul_12"/></StgValue>
</operation>

<operation id="597" st_id="13" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:426 %mul_13 = fmul i32 %a_load_14, i32 %b_load_14

]]></Node>
<StgValue><ssdm name="mul_13"/></StgValue>
</operation>

<operation id="598" st_id="13" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:429 %mul_14 = fmul i32 %a_load_15, i32 %b_load_15

]]></Node>
<StgValue><ssdm name="mul_14"/></StgValue>
</operation>

<operation id="599" st_id="13" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:432 %mul_15 = fmul i32 %a_load_16, i32 %b_load_16

]]></Node>
<StgValue><ssdm name="mul_15"/></StgValue>
</operation>

<operation id="600" st_id="13" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:435 %mul_16 = fmul i32 %a_load_17, i32 %b_load_17

]]></Node>
<StgValue><ssdm name="mul_16"/></StgValue>
</operation>

<operation id="601" st_id="13" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:438 %mul_17 = fmul i32 %a_load_18, i32 %b_load_18

]]></Node>
<StgValue><ssdm name="mul_17"/></StgValue>
</operation>

<operation id="602" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="32" op_0_bw="10">
<![CDATA[
.split3:443 %b_load_20 = load i10 %b_addr_20

]]></Node>
<StgValue><ssdm name="b_load_20"/></StgValue>
</operation>

<operation id="603" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="10">
<![CDATA[
.split3:446 %b_load_21 = load i10 %b_addr_21

]]></Node>
<StgValue><ssdm name="b_load_21"/></StgValue>
</operation>

<operation id="604" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="32" op_0_bw="10">
<![CDATA[
.split3:449 %b_load_22 = load i10 %b_addr_22

]]></Node>
<StgValue><ssdm name="b_load_22"/></StgValue>
</operation>

<operation id="605" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="32" op_0_bw="10">
<![CDATA[
.split3:452 %b_load_23 = load i10 %b_addr_23

]]></Node>
<StgValue><ssdm name="b_load_23"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="606" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="10">
<![CDATA[
.split3:211 %a_load_22 = load i10 %a_addr_22

]]></Node>
<StgValue><ssdm name="a_load_22"/></StgValue>
</operation>

<operation id="607" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="10">
<![CDATA[
.split3:220 %a_load_23 = load i10 %a_addr_23

]]></Node>
<StgValue><ssdm name="a_load_23"/></StgValue>
</operation>

<operation id="608" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="icmp_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split3:222 %tmp_51 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln118_46, i5

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="609" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="5" op_0_bw="6">
<![CDATA[
.split3:223 %trunc_ln118_47 = trunc i6 %i

]]></Node>
<StgValue><ssdm name="trunc_ln118_47"/></StgValue>
</operation>

<operation id="610" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split3:224 %tmp_52 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln118_47, i5

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="611" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.split3:225 %select_ln118_57 = select i1 %icmp_ln121, i10 %tmp_51, i10 %tmp_52

]]></Node>
<StgValue><ssdm name="select_ln118_57"/></StgValue>
</operation>

<operation id="612" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split3:226 %or_ln118_23 = or i10 %select_ln118_57, i10

]]></Node>
<StgValue><ssdm name="or_ln118_23"/></StgValue>
</operation>

<operation id="613" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="64" op_0_bw="10">
<![CDATA[
.split3:227 %zext_ln125_23 = zext i10 %or_ln118_23

]]></Node>
<StgValue><ssdm name="zext_ln125_23"/></StgValue>
</operation>

<operation id="614" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:228 %a_addr_24 = getelementptr i32 %a, i64, i64 %zext_ln125_23

]]></Node>
<StgValue><ssdm name="a_addr_24"/></StgValue>
</operation>

<operation id="615" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="10">
<![CDATA[
.split3:229 %a_load_24 = load i10 %a_addr_24

]]></Node>
<StgValue><ssdm name="a_load_24"/></StgValue>
</operation>

<operation id="616" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="icmp_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split3:231 %tmp_53 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln118_48, i5

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="617" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="5" op_0_bw="6">
<![CDATA[
.split3:232 %trunc_ln118_49 = trunc i6 %i

]]></Node>
<StgValue><ssdm name="trunc_ln118_49"/></StgValue>
</operation>

<operation id="618" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split3:233 %tmp_54 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln118_49, i5

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="619" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.split3:234 %select_ln118_58 = select i1 %icmp_ln121, i10 %tmp_53, i10 %tmp_54

]]></Node>
<StgValue><ssdm name="select_ln118_58"/></StgValue>
</operation>

<operation id="620" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split3:235 %or_ln118_24 = or i10 %select_ln118_58, i10

]]></Node>
<StgValue><ssdm name="or_ln118_24"/></StgValue>
</operation>

<operation id="621" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="64" op_0_bw="10">
<![CDATA[
.split3:236 %zext_ln125_24 = zext i10 %or_ln118_24

]]></Node>
<StgValue><ssdm name="zext_ln125_24"/></StgValue>
</operation>

<operation id="622" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:237 %a_addr_25 = getelementptr i32 %a, i64, i64 %zext_ln125_24

]]></Node>
<StgValue><ssdm name="a_addr_25"/></StgValue>
</operation>

<operation id="623" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="10">
<![CDATA[
.split3:238 %a_load_25 = load i10 %a_addr_25

]]></Node>
<StgValue><ssdm name="a_load_25"/></StgValue>
</operation>

<operation id="624" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="64" op_0_bw="64" op_1_bw="58" op_2_bw="6">
<![CDATA[
.split3:358 %tmp_77 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i6, i58, i6 %select_ln118

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="625" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:359 %b_addr_24 = getelementptr i32 %b, i64, i64 %tmp_77

]]></Node>
<StgValue><ssdm name="b_addr_24"/></StgValue>
</operation>

<operation id="626" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="10" op_0_bw="9">
<![CDATA[
.split3:360 %sext_ln125_1 = sext i9 %add_ln125_4

]]></Node>
<StgValue><ssdm name="sext_ln125_1"/></StgValue>
</operation>

<operation id="627" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="64" op_0_bw="10">
<![CDATA[
.split3:361 %zext_ln125_47 = zext i10 %sext_ln125_1

]]></Node>
<StgValue><ssdm name="zext_ln125_47"/></StgValue>
</operation>

<operation id="628" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:362 %b_addr_25 = getelementptr i32 %b, i64, i64 %zext_ln125_47

]]></Node>
<StgValue><ssdm name="b_addr_25"/></StgValue>
</operation>

<operation id="629" st_id="14" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:388 %accum_1_1 = fadd i32 %accum_1, i32 %mul_1

]]></Node>
<StgValue><ssdm name="accum_1_1"/></StgValue>
</operation>

<operation id="630" st_id="14" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:423 %mul_12 = fmul i32 %a_load_13, i32 %b_load_13

]]></Node>
<StgValue><ssdm name="mul_12"/></StgValue>
</operation>

<operation id="631" st_id="14" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:426 %mul_13 = fmul i32 %a_load_14, i32 %b_load_14

]]></Node>
<StgValue><ssdm name="mul_13"/></StgValue>
</operation>

<operation id="632" st_id="14" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:429 %mul_14 = fmul i32 %a_load_15, i32 %b_load_15

]]></Node>
<StgValue><ssdm name="mul_14"/></StgValue>
</operation>

<operation id="633" st_id="14" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:432 %mul_15 = fmul i32 %a_load_16, i32 %b_load_16

]]></Node>
<StgValue><ssdm name="mul_15"/></StgValue>
</operation>

<operation id="634" st_id="14" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:435 %mul_16 = fmul i32 %a_load_17, i32 %b_load_17

]]></Node>
<StgValue><ssdm name="mul_16"/></StgValue>
</operation>

<operation id="635" st_id="14" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:438 %mul_17 = fmul i32 %a_load_18, i32 %b_load_18

]]></Node>
<StgValue><ssdm name="mul_17"/></StgValue>
</operation>

<operation id="636" st_id="14" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:441 %mul_18 = fmul i32 %a_load_19, i32 %b_load_19

]]></Node>
<StgValue><ssdm name="mul_18"/></StgValue>
</operation>

<operation id="637" st_id="14" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:444 %mul_19 = fmul i32 %a_load_20, i32 %b_load_20

]]></Node>
<StgValue><ssdm name="mul_19"/></StgValue>
</operation>

<operation id="638" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="32" op_0_bw="10">
<![CDATA[
.split3:449 %b_load_22 = load i10 %b_addr_22

]]></Node>
<StgValue><ssdm name="b_load_22"/></StgValue>
</operation>

<operation id="639" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="32" op_0_bw="10">
<![CDATA[
.split3:452 %b_load_23 = load i10 %b_addr_23

]]></Node>
<StgValue><ssdm name="b_load_23"/></StgValue>
</operation>

<operation id="640" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="32" op_0_bw="10">
<![CDATA[
.split3:455 %b_load_24 = load i10 %b_addr_24

]]></Node>
<StgValue><ssdm name="b_load_24"/></StgValue>
</operation>

<operation id="641" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="32" op_0_bw="10">
<![CDATA[
.split3:458 %b_load_25 = load i10 %b_addr_25

]]></Node>
<StgValue><ssdm name="b_load_25"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="642" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="10">
<![CDATA[
.split3:229 %a_load_24 = load i10 %a_addr_24

]]></Node>
<StgValue><ssdm name="a_load_24"/></StgValue>
</operation>

<operation id="643" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="10">
<![CDATA[
.split3:238 %a_load_25 = load i10 %a_addr_25

]]></Node>
<StgValue><ssdm name="a_load_25"/></StgValue>
</operation>

<operation id="644" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="icmp_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split3:240 %tmp_55 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln118_50, i5

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="645" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="5" op_0_bw="6">
<![CDATA[
.split3:241 %trunc_ln118_51 = trunc i6 %i

]]></Node>
<StgValue><ssdm name="trunc_ln118_51"/></StgValue>
</operation>

<operation id="646" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split3:242 %tmp_56 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln118_51, i5

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="647" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.split3:243 %select_ln118_59 = select i1 %icmp_ln121, i10 %tmp_55, i10 %tmp_56

]]></Node>
<StgValue><ssdm name="select_ln118_59"/></StgValue>
</operation>

<operation id="648" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split3:244 %or_ln118_25 = or i10 %select_ln118_59, i10

]]></Node>
<StgValue><ssdm name="or_ln118_25"/></StgValue>
</operation>

<operation id="649" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="64" op_0_bw="10">
<![CDATA[
.split3:245 %zext_ln125_25 = zext i10 %or_ln118_25

]]></Node>
<StgValue><ssdm name="zext_ln125_25"/></StgValue>
</operation>

<operation id="650" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:246 %a_addr_26 = getelementptr i32 %a, i64, i64 %zext_ln125_25

]]></Node>
<StgValue><ssdm name="a_addr_26"/></StgValue>
</operation>

<operation id="651" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="10">
<![CDATA[
.split3:247 %a_load_26 = load i10 %a_addr_26

]]></Node>
<StgValue><ssdm name="a_load_26"/></StgValue>
</operation>

<operation id="652" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="icmp_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split3:249 %tmp_57 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln118_52, i5

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="653" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="5" op_0_bw="6">
<![CDATA[
.split3:250 %trunc_ln118_53 = trunc i6 %i

]]></Node>
<StgValue><ssdm name="trunc_ln118_53"/></StgValue>
</operation>

<operation id="654" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split3:251 %tmp_58 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln118_53, i5

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="655" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.split3:252 %select_ln118_60 = select i1 %icmp_ln121, i10 %tmp_57, i10 %tmp_58

]]></Node>
<StgValue><ssdm name="select_ln118_60"/></StgValue>
</operation>

<operation id="656" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split3:253 %or_ln118_26 = or i10 %select_ln118_60, i10

]]></Node>
<StgValue><ssdm name="or_ln118_26"/></StgValue>
</operation>

<operation id="657" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="64" op_0_bw="10">
<![CDATA[
.split3:254 %zext_ln125_26 = zext i10 %or_ln118_26

]]></Node>
<StgValue><ssdm name="zext_ln125_26"/></StgValue>
</operation>

<operation id="658" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:255 %a_addr_27 = getelementptr i32 %a, i64, i64 %zext_ln125_26

]]></Node>
<StgValue><ssdm name="a_addr_27"/></StgValue>
</operation>

<operation id="659" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="10">
<![CDATA[
.split3:256 %a_load_27 = load i10 %a_addr_27

]]></Node>
<StgValue><ssdm name="a_load_27"/></StgValue>
</operation>

<operation id="660" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="64" op_0_bw="64" op_1_bw="58" op_2_bw="6">
<![CDATA[
.split3:363 %tmp_78 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i6, i58, i6 %select_ln118

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="661" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:364 %b_addr_26 = getelementptr i32 %b, i64, i64 %tmp_78

]]></Node>
<StgValue><ssdm name="b_addr_26"/></StgValue>
</operation>

<operation id="662" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="10" op_0_bw="9">
<![CDATA[
.split3:365 %sext_ln125_2 = sext i9 %add_ln125_5

]]></Node>
<StgValue><ssdm name="sext_ln125_2"/></StgValue>
</operation>

<operation id="663" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="64" op_0_bw="10">
<![CDATA[
.split3:366 %zext_ln125_48 = zext i10 %sext_ln125_2

]]></Node>
<StgValue><ssdm name="zext_ln125_48"/></StgValue>
</operation>

<operation id="664" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:367 %b_addr_27 = getelementptr i32 %b, i64, i64 %zext_ln125_48

]]></Node>
<StgValue><ssdm name="b_addr_27"/></StgValue>
</operation>

<operation id="665" st_id="15" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:388 %accum_1_1 = fadd i32 %accum_1, i32 %mul_1

]]></Node>
<StgValue><ssdm name="accum_1_1"/></StgValue>
</operation>

<operation id="666" st_id="15" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:429 %mul_14 = fmul i32 %a_load_15, i32 %b_load_15

]]></Node>
<StgValue><ssdm name="mul_14"/></StgValue>
</operation>

<operation id="667" st_id="15" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:432 %mul_15 = fmul i32 %a_load_16, i32 %b_load_16

]]></Node>
<StgValue><ssdm name="mul_15"/></StgValue>
</operation>

<operation id="668" st_id="15" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:435 %mul_16 = fmul i32 %a_load_17, i32 %b_load_17

]]></Node>
<StgValue><ssdm name="mul_16"/></StgValue>
</operation>

<operation id="669" st_id="15" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:438 %mul_17 = fmul i32 %a_load_18, i32 %b_load_18

]]></Node>
<StgValue><ssdm name="mul_17"/></StgValue>
</operation>

<operation id="670" st_id="15" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:441 %mul_18 = fmul i32 %a_load_19, i32 %b_load_19

]]></Node>
<StgValue><ssdm name="mul_18"/></StgValue>
</operation>

<operation id="671" st_id="15" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:444 %mul_19 = fmul i32 %a_load_20, i32 %b_load_20

]]></Node>
<StgValue><ssdm name="mul_19"/></StgValue>
</operation>

<operation id="672" st_id="15" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:447 %mul_20 = fmul i32 %a_load_21, i32 %b_load_21

]]></Node>
<StgValue><ssdm name="mul_20"/></StgValue>
</operation>

<operation id="673" st_id="15" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:450 %mul_21 = fmul i32 %a_load_22, i32 %b_load_22

]]></Node>
<StgValue><ssdm name="mul_21"/></StgValue>
</operation>

<operation id="674" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="32" op_0_bw="10">
<![CDATA[
.split3:455 %b_load_24 = load i10 %b_addr_24

]]></Node>
<StgValue><ssdm name="b_load_24"/></StgValue>
</operation>

<operation id="675" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="32" op_0_bw="10">
<![CDATA[
.split3:458 %b_load_25 = load i10 %b_addr_25

]]></Node>
<StgValue><ssdm name="b_load_25"/></StgValue>
</operation>

<operation id="676" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="32" op_0_bw="10">
<![CDATA[
.split3:461 %b_load_26 = load i10 %b_addr_26

]]></Node>
<StgValue><ssdm name="b_load_26"/></StgValue>
</operation>

<operation id="677" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="32" op_0_bw="10">
<![CDATA[
.split3:464 %b_load_27 = load i10 %b_addr_27

]]></Node>
<StgValue><ssdm name="b_load_27"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="678" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="10">
<![CDATA[
.split3:247 %a_load_26 = load i10 %a_addr_26

]]></Node>
<StgValue><ssdm name="a_load_26"/></StgValue>
</operation>

<operation id="679" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="10">
<![CDATA[
.split3:256 %a_load_27 = load i10 %a_addr_27

]]></Node>
<StgValue><ssdm name="a_load_27"/></StgValue>
</operation>

<operation id="680" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="icmp_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split3:258 %tmp_59 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln118_54, i5

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="681" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="5" op_0_bw="6">
<![CDATA[
.split3:259 %trunc_ln118_55 = trunc i6 %i

]]></Node>
<StgValue><ssdm name="trunc_ln118_55"/></StgValue>
</operation>

<operation id="682" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split3:260 %tmp_60 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln118_55, i5

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="683" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.split3:261 %select_ln118_61 = select i1 %icmp_ln121, i10 %tmp_59, i10 %tmp_60

]]></Node>
<StgValue><ssdm name="select_ln118_61"/></StgValue>
</operation>

<operation id="684" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split3:262 %or_ln118_27 = or i10 %select_ln118_61, i10

]]></Node>
<StgValue><ssdm name="or_ln118_27"/></StgValue>
</operation>

<operation id="685" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="64" op_0_bw="10">
<![CDATA[
.split3:263 %zext_ln125_27 = zext i10 %or_ln118_27

]]></Node>
<StgValue><ssdm name="zext_ln125_27"/></StgValue>
</operation>

<operation id="686" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:264 %a_addr_28 = getelementptr i32 %a, i64, i64 %zext_ln125_27

]]></Node>
<StgValue><ssdm name="a_addr_28"/></StgValue>
</operation>

<operation id="687" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="10">
<![CDATA[
.split3:265 %a_load_28 = load i10 %a_addr_28

]]></Node>
<StgValue><ssdm name="a_load_28"/></StgValue>
</operation>

<operation id="688" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="icmp_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split3:267 %tmp_61 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln118_56, i5

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="689" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="5" op_0_bw="6">
<![CDATA[
.split3:268 %trunc_ln118_57 = trunc i6 %i

]]></Node>
<StgValue><ssdm name="trunc_ln118_57"/></StgValue>
</operation>

<operation id="690" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split3:269 %tmp_62 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln118_57, i5

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="691" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.split3:270 %select_ln118_62 = select i1 %icmp_ln121, i10 %tmp_61, i10 %tmp_62

]]></Node>
<StgValue><ssdm name="select_ln118_62"/></StgValue>
</operation>

<operation id="692" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split3:271 %or_ln118_28 = or i10 %select_ln118_62, i10

]]></Node>
<StgValue><ssdm name="or_ln118_28"/></StgValue>
</operation>

<operation id="693" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="64" op_0_bw="10">
<![CDATA[
.split3:272 %zext_ln125_28 = zext i10 %or_ln118_28

]]></Node>
<StgValue><ssdm name="zext_ln125_28"/></StgValue>
</operation>

<operation id="694" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:273 %a_addr_29 = getelementptr i32 %a, i64, i64 %zext_ln125_28

]]></Node>
<StgValue><ssdm name="a_addr_29"/></StgValue>
</operation>

<operation id="695" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="10">
<![CDATA[
.split3:274 %a_load_29 = load i10 %a_addr_29

]]></Node>
<StgValue><ssdm name="a_load_29"/></StgValue>
</operation>

<operation id="696" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="64" op_0_bw="64" op_1_bw="58" op_2_bw="6">
<![CDATA[
.split3:368 %tmp_79 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i6, i58, i6 %select_ln118

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="697" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:369 %b_addr_28 = getelementptr i32 %b, i64, i64 %tmp_79

]]></Node>
<StgValue><ssdm name="b_addr_28"/></StgValue>
</operation>

<operation id="698" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="10" op_0_bw="8">
<![CDATA[
.split3:370 %sext_ln125_3 = sext i8 %add_ln125_2

]]></Node>
<StgValue><ssdm name="sext_ln125_3"/></StgValue>
</operation>

<operation id="699" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="64" op_0_bw="10">
<![CDATA[
.split3:371 %zext_ln125_49 = zext i10 %sext_ln125_3

]]></Node>
<StgValue><ssdm name="zext_ln125_49"/></StgValue>
</operation>

<operation id="700" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:372 %b_addr_29 = getelementptr i32 %b, i64, i64 %zext_ln125_49

]]></Node>
<StgValue><ssdm name="b_addr_29"/></StgValue>
</operation>

<operation id="701" st_id="16" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:388 %accum_1_1 = fadd i32 %accum_1, i32 %mul_1

]]></Node>
<StgValue><ssdm name="accum_1_1"/></StgValue>
</operation>

<operation id="702" st_id="16" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:435 %mul_16 = fmul i32 %a_load_17, i32 %b_load_17

]]></Node>
<StgValue><ssdm name="mul_16"/></StgValue>
</operation>

<operation id="703" st_id="16" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:438 %mul_17 = fmul i32 %a_load_18, i32 %b_load_18

]]></Node>
<StgValue><ssdm name="mul_17"/></StgValue>
</operation>

<operation id="704" st_id="16" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:441 %mul_18 = fmul i32 %a_load_19, i32 %b_load_19

]]></Node>
<StgValue><ssdm name="mul_18"/></StgValue>
</operation>

<operation id="705" st_id="16" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:444 %mul_19 = fmul i32 %a_load_20, i32 %b_load_20

]]></Node>
<StgValue><ssdm name="mul_19"/></StgValue>
</operation>

<operation id="706" st_id="16" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:447 %mul_20 = fmul i32 %a_load_21, i32 %b_load_21

]]></Node>
<StgValue><ssdm name="mul_20"/></StgValue>
</operation>

<operation id="707" st_id="16" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:450 %mul_21 = fmul i32 %a_load_22, i32 %b_load_22

]]></Node>
<StgValue><ssdm name="mul_21"/></StgValue>
</operation>

<operation id="708" st_id="16" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:453 %mul_22 = fmul i32 %a_load_23, i32 %b_load_23

]]></Node>
<StgValue><ssdm name="mul_22"/></StgValue>
</operation>

<operation id="709" st_id="16" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:456 %mul_23 = fmul i32 %a_load_24, i32 %b_load_24

]]></Node>
<StgValue><ssdm name="mul_23"/></StgValue>
</operation>

<operation id="710" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="32" op_0_bw="10">
<![CDATA[
.split3:461 %b_load_26 = load i10 %b_addr_26

]]></Node>
<StgValue><ssdm name="b_load_26"/></StgValue>
</operation>

<operation id="711" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="32" op_0_bw="10">
<![CDATA[
.split3:464 %b_load_27 = load i10 %b_addr_27

]]></Node>
<StgValue><ssdm name="b_load_27"/></StgValue>
</operation>

<operation id="712" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="32" op_0_bw="10">
<![CDATA[
.split3:467 %b_load_28 = load i10 %b_addr_28

]]></Node>
<StgValue><ssdm name="b_load_28"/></StgValue>
</operation>

<operation id="713" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="32" op_0_bw="10">
<![CDATA[
.split3:470 %b_load_29 = load i10 %b_addr_29

]]></Node>
<StgValue><ssdm name="b_load_29"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="714" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split3:7 %select_ln118_1 = select i1 %icmp_ln121, i6 %add_ln118, i6 %i

]]></Node>
<StgValue><ssdm name="select_ln118_1"/></StgValue>
</operation>

<operation id="715" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="5" op_0_bw="6">
<![CDATA[
.split3:8 %empty_27 = trunc i6 %select_ln118_1

]]></Node>
<StgValue><ssdm name="empty_27"/></StgValue>
</operation>

<operation id="716" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split3:9 %tmp_84_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %empty_27, i5

]]></Node>
<StgValue><ssdm name="tmp_84_cast"/></StgValue>
</operation>

<operation id="717" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="10">
<![CDATA[
.split3:265 %a_load_28 = load i10 %a_addr_28

]]></Node>
<StgValue><ssdm name="a_load_28"/></StgValue>
</operation>

<operation id="718" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="10">
<![CDATA[
.split3:274 %a_load_29 = load i10 %a_addr_29

]]></Node>
<StgValue><ssdm name="a_load_29"/></StgValue>
</operation>

<operation id="719" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="icmp_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split3:276 %tmp_63 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln118_58, i5

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="720" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="5" op_0_bw="6">
<![CDATA[
.split3:277 %trunc_ln118_59 = trunc i6 %i

]]></Node>
<StgValue><ssdm name="trunc_ln118_59"/></StgValue>
</operation>

<operation id="721" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split3:278 %tmp_64 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln118_59, i5

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="722" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.split3:279 %select_ln118_63 = select i1 %icmp_ln121, i10 %tmp_63, i10 %tmp_64

]]></Node>
<StgValue><ssdm name="select_ln118_63"/></StgValue>
</operation>

<operation id="723" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split3:280 %or_ln118_29 = or i10 %select_ln118_63, i10

]]></Node>
<StgValue><ssdm name="or_ln118_29"/></StgValue>
</operation>

<operation id="724" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="64" op_0_bw="10">
<![CDATA[
.split3:281 %zext_ln125_29 = zext i10 %or_ln118_29

]]></Node>
<StgValue><ssdm name="zext_ln125_29"/></StgValue>
</operation>

<operation id="725" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:282 %a_addr_30 = getelementptr i32 %a, i64, i64 %zext_ln125_29

]]></Node>
<StgValue><ssdm name="a_addr_30"/></StgValue>
</operation>

<operation id="726" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="10">
<![CDATA[
.split3:283 %a_load_30 = load i10 %a_addr_30

]]></Node>
<StgValue><ssdm name="a_load_30"/></StgValue>
</operation>

<operation id="727" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="icmp_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split3:285 %tmp_65 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln118_60, i5

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="728" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="5" op_0_bw="6">
<![CDATA[
.split3:286 %trunc_ln118_61 = trunc i6 %i

]]></Node>
<StgValue><ssdm name="trunc_ln118_61"/></StgValue>
</operation>

<operation id="729" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split3:287 %tmp_66 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln118_61, i5

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="730" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.split3:288 %select_ln118_64 = select i1 %icmp_ln121, i10 %tmp_65, i10 %tmp_66

]]></Node>
<StgValue><ssdm name="select_ln118_64"/></StgValue>
</operation>

<operation id="731" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split3:289 %or_ln118_30 = or i10 %select_ln118_64, i10

]]></Node>
<StgValue><ssdm name="or_ln118_30"/></StgValue>
</operation>

<operation id="732" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="64" op_0_bw="10">
<![CDATA[
.split3:290 %zext_ln125_30 = zext i10 %or_ln118_30

]]></Node>
<StgValue><ssdm name="zext_ln125_30"/></StgValue>
</operation>

<operation id="733" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:291 %a_addr_31 = getelementptr i32 %a, i64, i64 %zext_ln125_30

]]></Node>
<StgValue><ssdm name="a_addr_31"/></StgValue>
</operation>

<operation id="734" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="10">
<![CDATA[
.split3:292 %a_load_31 = load i10 %a_addr_31

]]></Node>
<StgValue><ssdm name="a_load_31"/></StgValue>
</operation>

<operation id="735" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="64" op_0_bw="64" op_1_bw="58" op_2_bw="6">
<![CDATA[
.split3:373 %tmp_80 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i6, i58, i6 %select_ln118

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="736" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:374 %b_addr_30 = getelementptr i32 %b, i64, i64 %tmp_80

]]></Node>
<StgValue><ssdm name="b_addr_30"/></StgValue>
</operation>

<operation id="737" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split3:375 %xor_ln125 = xor i6 %select_ln118, i6

]]></Node>
<StgValue><ssdm name="xor_ln125"/></StgValue>
</operation>

<operation id="738" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="10" op_0_bw="6">
<![CDATA[
.split3:376 %sext_ln125_4 = sext i6 %xor_ln125

]]></Node>
<StgValue><ssdm name="sext_ln125_4"/></StgValue>
</operation>

<operation id="739" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="64" op_0_bw="10">
<![CDATA[
.split3:377 %zext_ln125_50 = zext i10 %sext_ln125_4

]]></Node>
<StgValue><ssdm name="zext_ln125_50"/></StgValue>
</operation>

<operation id="740" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:378 %b_addr_31 = getelementptr i32 %b, i64, i64 %zext_ln125_50

]]></Node>
<StgValue><ssdm name="b_addr_31"/></StgValue>
</operation>

<operation id="741" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split3:379 %empty_28 = add i10 %zext_ln125_31, i10 %tmp_84_cast

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>

<operation id="742" st_id="17" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:388 %accum_1_1 = fadd i32 %accum_1, i32 %mul_1

]]></Node>
<StgValue><ssdm name="accum_1_1"/></StgValue>
</operation>

<operation id="743" st_id="17" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:441 %mul_18 = fmul i32 %a_load_19, i32 %b_load_19

]]></Node>
<StgValue><ssdm name="mul_18"/></StgValue>
</operation>

<operation id="744" st_id="17" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:444 %mul_19 = fmul i32 %a_load_20, i32 %b_load_20

]]></Node>
<StgValue><ssdm name="mul_19"/></StgValue>
</operation>

<operation id="745" st_id="17" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:447 %mul_20 = fmul i32 %a_load_21, i32 %b_load_21

]]></Node>
<StgValue><ssdm name="mul_20"/></StgValue>
</operation>

<operation id="746" st_id="17" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:450 %mul_21 = fmul i32 %a_load_22, i32 %b_load_22

]]></Node>
<StgValue><ssdm name="mul_21"/></StgValue>
</operation>

<operation id="747" st_id="17" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:453 %mul_22 = fmul i32 %a_load_23, i32 %b_load_23

]]></Node>
<StgValue><ssdm name="mul_22"/></StgValue>
</operation>

<operation id="748" st_id="17" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:456 %mul_23 = fmul i32 %a_load_24, i32 %b_load_24

]]></Node>
<StgValue><ssdm name="mul_23"/></StgValue>
</operation>

<operation id="749" st_id="17" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:459 %mul_24 = fmul i32 %a_load_25, i32 %b_load_25

]]></Node>
<StgValue><ssdm name="mul_24"/></StgValue>
</operation>

<operation id="750" st_id="17" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:462 %mul_25 = fmul i32 %a_load_26, i32 %b_load_26

]]></Node>
<StgValue><ssdm name="mul_25"/></StgValue>
</operation>

<operation id="751" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="32" op_0_bw="10">
<![CDATA[
.split3:467 %b_load_28 = load i10 %b_addr_28

]]></Node>
<StgValue><ssdm name="b_load_28"/></StgValue>
</operation>

<operation id="752" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="32" op_0_bw="10">
<![CDATA[
.split3:470 %b_load_29 = load i10 %b_addr_29

]]></Node>
<StgValue><ssdm name="b_load_29"/></StgValue>
</operation>

<operation id="753" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="32" op_0_bw="10">
<![CDATA[
.split3:473 %b_load_30 = load i10 %b_addr_30

]]></Node>
<StgValue><ssdm name="b_load_30"/></StgValue>
</operation>

<operation id="754" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="32" op_0_bw="10">
<![CDATA[
.split3:476 %b_load_31 = load i10 %b_addr_31

]]></Node>
<StgValue><ssdm name="b_load_31"/></StgValue>
</operation>

<operation id="755" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split3:480 %add_ln121 = add i6 %select_ln118, i6

]]></Node>
<StgValue><ssdm name="add_ln121"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="756" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="10">
<![CDATA[
.split3:283 %a_load_30 = load i10 %a_addr_30

]]></Node>
<StgValue><ssdm name="a_load_30"/></StgValue>
</operation>

<operation id="757" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="10">
<![CDATA[
.split3:292 %a_load_31 = load i10 %a_addr_31

]]></Node>
<StgValue><ssdm name="a_load_31"/></StgValue>
</operation>

<operation id="758" st_id="18" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:391 %accum_1_2 = fadd i32 %accum_1_1, i32 %mul_2

]]></Node>
<StgValue><ssdm name="accum_1_2"/></StgValue>
</operation>

<operation id="759" st_id="18" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:447 %mul_20 = fmul i32 %a_load_21, i32 %b_load_21

]]></Node>
<StgValue><ssdm name="mul_20"/></StgValue>
</operation>

<operation id="760" st_id="18" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:450 %mul_21 = fmul i32 %a_load_22, i32 %b_load_22

]]></Node>
<StgValue><ssdm name="mul_21"/></StgValue>
</operation>

<operation id="761" st_id="18" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:453 %mul_22 = fmul i32 %a_load_23, i32 %b_load_23

]]></Node>
<StgValue><ssdm name="mul_22"/></StgValue>
</operation>

<operation id="762" st_id="18" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:456 %mul_23 = fmul i32 %a_load_24, i32 %b_load_24

]]></Node>
<StgValue><ssdm name="mul_23"/></StgValue>
</operation>

<operation id="763" st_id="18" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:459 %mul_24 = fmul i32 %a_load_25, i32 %b_load_25

]]></Node>
<StgValue><ssdm name="mul_24"/></StgValue>
</operation>

<operation id="764" st_id="18" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:462 %mul_25 = fmul i32 %a_load_26, i32 %b_load_26

]]></Node>
<StgValue><ssdm name="mul_25"/></StgValue>
</operation>

<operation id="765" st_id="18" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:465 %mul_26 = fmul i32 %a_load_27, i32 %b_load_27

]]></Node>
<StgValue><ssdm name="mul_26"/></StgValue>
</operation>

<operation id="766" st_id="18" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:468 %mul_27 = fmul i32 %a_load_28, i32 %b_load_28

]]></Node>
<StgValue><ssdm name="mul_27"/></StgValue>
</operation>

<operation id="767" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="32" op_0_bw="10">
<![CDATA[
.split3:473 %b_load_30 = load i10 %b_addr_30

]]></Node>
<StgValue><ssdm name="b_load_30"/></StgValue>
</operation>

<operation id="768" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="32" op_0_bw="10">
<![CDATA[
.split3:476 %b_load_31 = load i10 %b_addr_31

]]></Node>
<StgValue><ssdm name="b_load_31"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="769" st_id="19" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:391 %accum_1_2 = fadd i32 %accum_1_1, i32 %mul_2

]]></Node>
<StgValue><ssdm name="accum_1_2"/></StgValue>
</operation>

<operation id="770" st_id="19" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:453 %mul_22 = fmul i32 %a_load_23, i32 %b_load_23

]]></Node>
<StgValue><ssdm name="mul_22"/></StgValue>
</operation>

<operation id="771" st_id="19" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:456 %mul_23 = fmul i32 %a_load_24, i32 %b_load_24

]]></Node>
<StgValue><ssdm name="mul_23"/></StgValue>
</operation>

<operation id="772" st_id="19" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:459 %mul_24 = fmul i32 %a_load_25, i32 %b_load_25

]]></Node>
<StgValue><ssdm name="mul_24"/></StgValue>
</operation>

<operation id="773" st_id="19" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:462 %mul_25 = fmul i32 %a_load_26, i32 %b_load_26

]]></Node>
<StgValue><ssdm name="mul_25"/></StgValue>
</operation>

<operation id="774" st_id="19" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:465 %mul_26 = fmul i32 %a_load_27, i32 %b_load_27

]]></Node>
<StgValue><ssdm name="mul_26"/></StgValue>
</operation>

<operation id="775" st_id="19" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:468 %mul_27 = fmul i32 %a_load_28, i32 %b_load_28

]]></Node>
<StgValue><ssdm name="mul_27"/></StgValue>
</operation>

<operation id="776" st_id="19" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:471 %mul_28 = fmul i32 %a_load_29, i32 %b_load_29

]]></Node>
<StgValue><ssdm name="mul_28"/></StgValue>
</operation>

<operation id="777" st_id="19" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:474 %mul_29 = fmul i32 %a_load_30, i32 %b_load_30

]]></Node>
<StgValue><ssdm name="mul_29"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="778" st_id="20" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:391 %accum_1_2 = fadd i32 %accum_1_1, i32 %mul_2

]]></Node>
<StgValue><ssdm name="accum_1_2"/></StgValue>
</operation>

<operation id="779" st_id="20" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:459 %mul_24 = fmul i32 %a_load_25, i32 %b_load_25

]]></Node>
<StgValue><ssdm name="mul_24"/></StgValue>
</operation>

<operation id="780" st_id="20" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:462 %mul_25 = fmul i32 %a_load_26, i32 %b_load_26

]]></Node>
<StgValue><ssdm name="mul_25"/></StgValue>
</operation>

<operation id="781" st_id="20" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:465 %mul_26 = fmul i32 %a_load_27, i32 %b_load_27

]]></Node>
<StgValue><ssdm name="mul_26"/></StgValue>
</operation>

<operation id="782" st_id="20" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:468 %mul_27 = fmul i32 %a_load_28, i32 %b_load_28

]]></Node>
<StgValue><ssdm name="mul_27"/></StgValue>
</operation>

<operation id="783" st_id="20" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:471 %mul_28 = fmul i32 %a_load_29, i32 %b_load_29

]]></Node>
<StgValue><ssdm name="mul_28"/></StgValue>
</operation>

<operation id="784" st_id="20" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:474 %mul_29 = fmul i32 %a_load_30, i32 %b_load_30

]]></Node>
<StgValue><ssdm name="mul_29"/></StgValue>
</operation>

<operation id="785" st_id="20" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:477 %mul_30 = fmul i32 %a_load_31, i32 %b_load_31

]]></Node>
<StgValue><ssdm name="mul_30"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="786" st_id="21" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:391 %accum_1_2 = fadd i32 %accum_1_1, i32 %mul_2

]]></Node>
<StgValue><ssdm name="accum_1_2"/></StgValue>
</operation>

<operation id="787" st_id="21" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:465 %mul_26 = fmul i32 %a_load_27, i32 %b_load_27

]]></Node>
<StgValue><ssdm name="mul_26"/></StgValue>
</operation>

<operation id="788" st_id="21" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:468 %mul_27 = fmul i32 %a_load_28, i32 %b_load_28

]]></Node>
<StgValue><ssdm name="mul_27"/></StgValue>
</operation>

<operation id="789" st_id="21" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:471 %mul_28 = fmul i32 %a_load_29, i32 %b_load_29

]]></Node>
<StgValue><ssdm name="mul_28"/></StgValue>
</operation>

<operation id="790" st_id="21" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:474 %mul_29 = fmul i32 %a_load_30, i32 %b_load_30

]]></Node>
<StgValue><ssdm name="mul_29"/></StgValue>
</operation>

<operation id="791" st_id="21" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:477 %mul_30 = fmul i32 %a_load_31, i32 %b_load_31

]]></Node>
<StgValue><ssdm name="mul_30"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="792" st_id="22" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:391 %accum_1_2 = fadd i32 %accum_1_1, i32 %mul_2

]]></Node>
<StgValue><ssdm name="accum_1_2"/></StgValue>
</operation>

<operation id="793" st_id="22" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:471 %mul_28 = fmul i32 %a_load_29, i32 %b_load_29

]]></Node>
<StgValue><ssdm name="mul_28"/></StgValue>
</operation>

<operation id="794" st_id="22" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:474 %mul_29 = fmul i32 %a_load_30, i32 %b_load_30

]]></Node>
<StgValue><ssdm name="mul_29"/></StgValue>
</operation>

<operation id="795" st_id="22" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:477 %mul_30 = fmul i32 %a_load_31, i32 %b_load_31

]]></Node>
<StgValue><ssdm name="mul_30"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="796" st_id="23" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:394 %accum_1_3 = fadd i32 %accum_1_2, i32 %mul_3

]]></Node>
<StgValue><ssdm name="accum_1_3"/></StgValue>
</operation>

<operation id="797" st_id="23" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:477 %mul_30 = fmul i32 %a_load_31, i32 %b_load_31

]]></Node>
<StgValue><ssdm name="mul_30"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="798" st_id="24" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:394 %accum_1_3 = fadd i32 %accum_1_2, i32 %mul_3

]]></Node>
<StgValue><ssdm name="accum_1_3"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="799" st_id="25" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:394 %accum_1_3 = fadd i32 %accum_1_2, i32 %mul_3

]]></Node>
<StgValue><ssdm name="accum_1_3"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="800" st_id="26" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:394 %accum_1_3 = fadd i32 %accum_1_2, i32 %mul_3

]]></Node>
<StgValue><ssdm name="accum_1_3"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="801" st_id="27" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:394 %accum_1_3 = fadd i32 %accum_1_2, i32 %mul_3

]]></Node>
<StgValue><ssdm name="accum_1_3"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="802" st_id="28" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:397 %accum_1_4 = fadd i32 %accum_1_3, i32 %mul_4

]]></Node>
<StgValue><ssdm name="accum_1_4"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="803" st_id="29" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:397 %accum_1_4 = fadd i32 %accum_1_3, i32 %mul_4

]]></Node>
<StgValue><ssdm name="accum_1_4"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="804" st_id="30" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:397 %accum_1_4 = fadd i32 %accum_1_3, i32 %mul_4

]]></Node>
<StgValue><ssdm name="accum_1_4"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="805" st_id="31" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:397 %accum_1_4 = fadd i32 %accum_1_3, i32 %mul_4

]]></Node>
<StgValue><ssdm name="accum_1_4"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="806" st_id="32" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:397 %accum_1_4 = fadd i32 %accum_1_3, i32 %mul_4

]]></Node>
<StgValue><ssdm name="accum_1_4"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="807" st_id="33" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:400 %accum_1_5 = fadd i32 %accum_1_4, i32 %mul_5

]]></Node>
<StgValue><ssdm name="accum_1_5"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="808" st_id="34" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:400 %accum_1_5 = fadd i32 %accum_1_4, i32 %mul_5

]]></Node>
<StgValue><ssdm name="accum_1_5"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="809" st_id="35" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:400 %accum_1_5 = fadd i32 %accum_1_4, i32 %mul_5

]]></Node>
<StgValue><ssdm name="accum_1_5"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="810" st_id="36" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:400 %accum_1_5 = fadd i32 %accum_1_4, i32 %mul_5

]]></Node>
<StgValue><ssdm name="accum_1_5"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="811" st_id="37" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:400 %accum_1_5 = fadd i32 %accum_1_4, i32 %mul_5

]]></Node>
<StgValue><ssdm name="accum_1_5"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="812" st_id="38" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:403 %accum_1_6 = fadd i32 %accum_1_5, i32 %mul_6

]]></Node>
<StgValue><ssdm name="accum_1_6"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="813" st_id="39" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:403 %accum_1_6 = fadd i32 %accum_1_5, i32 %mul_6

]]></Node>
<StgValue><ssdm name="accum_1_6"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="814" st_id="40" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:403 %accum_1_6 = fadd i32 %accum_1_5, i32 %mul_6

]]></Node>
<StgValue><ssdm name="accum_1_6"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="815" st_id="41" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:403 %accum_1_6 = fadd i32 %accum_1_5, i32 %mul_6

]]></Node>
<StgValue><ssdm name="accum_1_6"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="816" st_id="42" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:403 %accum_1_6 = fadd i32 %accum_1_5, i32 %mul_6

]]></Node>
<StgValue><ssdm name="accum_1_6"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="817" st_id="43" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:406 %accum_1_7 = fadd i32 %accum_1_6, i32 %mul_7

]]></Node>
<StgValue><ssdm name="accum_1_7"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="818" st_id="44" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:406 %accum_1_7 = fadd i32 %accum_1_6, i32 %mul_7

]]></Node>
<StgValue><ssdm name="accum_1_7"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="819" st_id="45" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:406 %accum_1_7 = fadd i32 %accum_1_6, i32 %mul_7

]]></Node>
<StgValue><ssdm name="accum_1_7"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="820" st_id="46" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:406 %accum_1_7 = fadd i32 %accum_1_6, i32 %mul_7

]]></Node>
<StgValue><ssdm name="accum_1_7"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="821" st_id="47" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:406 %accum_1_7 = fadd i32 %accum_1_6, i32 %mul_7

]]></Node>
<StgValue><ssdm name="accum_1_7"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="822" st_id="48" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:409 %accum_1_8 = fadd i32 %accum_1_7, i32 %mul_8

]]></Node>
<StgValue><ssdm name="accum_1_8"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="823" st_id="49" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:409 %accum_1_8 = fadd i32 %accum_1_7, i32 %mul_8

]]></Node>
<StgValue><ssdm name="accum_1_8"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="824" st_id="50" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:409 %accum_1_8 = fadd i32 %accum_1_7, i32 %mul_8

]]></Node>
<StgValue><ssdm name="accum_1_8"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="825" st_id="51" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:409 %accum_1_8 = fadd i32 %accum_1_7, i32 %mul_8

]]></Node>
<StgValue><ssdm name="accum_1_8"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="826" st_id="52" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:409 %accum_1_8 = fadd i32 %accum_1_7, i32 %mul_8

]]></Node>
<StgValue><ssdm name="accum_1_8"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="827" st_id="53" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:412 %accum_1_9 = fadd i32 %accum_1_8, i32 %mul_9

]]></Node>
<StgValue><ssdm name="accum_1_9"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="828" st_id="54" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:412 %accum_1_9 = fadd i32 %accum_1_8, i32 %mul_9

]]></Node>
<StgValue><ssdm name="accum_1_9"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="829" st_id="55" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:412 %accum_1_9 = fadd i32 %accum_1_8, i32 %mul_9

]]></Node>
<StgValue><ssdm name="accum_1_9"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="830" st_id="56" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:412 %accum_1_9 = fadd i32 %accum_1_8, i32 %mul_9

]]></Node>
<StgValue><ssdm name="accum_1_9"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="831" st_id="57" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:412 %accum_1_9 = fadd i32 %accum_1_8, i32 %mul_9

]]></Node>
<StgValue><ssdm name="accum_1_9"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="832" st_id="58" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:415 %accum_1_s = fadd i32 %accum_1_9, i32 %mul_s

]]></Node>
<StgValue><ssdm name="accum_1_s"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="833" st_id="59" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:415 %accum_1_s = fadd i32 %accum_1_9, i32 %mul_s

]]></Node>
<StgValue><ssdm name="accum_1_s"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="834" st_id="60" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:415 %accum_1_s = fadd i32 %accum_1_9, i32 %mul_s

]]></Node>
<StgValue><ssdm name="accum_1_s"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="835" st_id="61" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:415 %accum_1_s = fadd i32 %accum_1_9, i32 %mul_s

]]></Node>
<StgValue><ssdm name="accum_1_s"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="836" st_id="62" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:415 %accum_1_s = fadd i32 %accum_1_9, i32 %mul_s

]]></Node>
<StgValue><ssdm name="accum_1_s"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="837" st_id="63" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:418 %accum_1_10 = fadd i32 %accum_1_s, i32 %mul_10

]]></Node>
<StgValue><ssdm name="accum_1_10"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="838" st_id="64" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:418 %accum_1_10 = fadd i32 %accum_1_s, i32 %mul_10

]]></Node>
<StgValue><ssdm name="accum_1_10"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="839" st_id="65" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:418 %accum_1_10 = fadd i32 %accum_1_s, i32 %mul_10

]]></Node>
<StgValue><ssdm name="accum_1_10"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="840" st_id="66" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:418 %accum_1_10 = fadd i32 %accum_1_s, i32 %mul_10

]]></Node>
<StgValue><ssdm name="accum_1_10"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="841" st_id="67" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:418 %accum_1_10 = fadd i32 %accum_1_s, i32 %mul_10

]]></Node>
<StgValue><ssdm name="accum_1_10"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="842" st_id="68" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:421 %accum_1_11 = fadd i32 %accum_1_10, i32 %mul_11

]]></Node>
<StgValue><ssdm name="accum_1_11"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="843" st_id="69" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:421 %accum_1_11 = fadd i32 %accum_1_10, i32 %mul_11

]]></Node>
<StgValue><ssdm name="accum_1_11"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="844" st_id="70" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:421 %accum_1_11 = fadd i32 %accum_1_10, i32 %mul_11

]]></Node>
<StgValue><ssdm name="accum_1_11"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="845" st_id="71" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:421 %accum_1_11 = fadd i32 %accum_1_10, i32 %mul_11

]]></Node>
<StgValue><ssdm name="accum_1_11"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="846" st_id="72" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:421 %accum_1_11 = fadd i32 %accum_1_10, i32 %mul_11

]]></Node>
<StgValue><ssdm name="accum_1_11"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="847" st_id="73" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:424 %accum_1_12 = fadd i32 %accum_1_11, i32 %mul_12

]]></Node>
<StgValue><ssdm name="accum_1_12"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="848" st_id="74" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:424 %accum_1_12 = fadd i32 %accum_1_11, i32 %mul_12

]]></Node>
<StgValue><ssdm name="accum_1_12"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="849" st_id="75" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:424 %accum_1_12 = fadd i32 %accum_1_11, i32 %mul_12

]]></Node>
<StgValue><ssdm name="accum_1_12"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="850" st_id="76" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:424 %accum_1_12 = fadd i32 %accum_1_11, i32 %mul_12

]]></Node>
<StgValue><ssdm name="accum_1_12"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="851" st_id="77" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:424 %accum_1_12 = fadd i32 %accum_1_11, i32 %mul_12

]]></Node>
<StgValue><ssdm name="accum_1_12"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="852" st_id="78" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:427 %accum_1_13 = fadd i32 %accum_1_12, i32 %mul_13

]]></Node>
<StgValue><ssdm name="accum_1_13"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="853" st_id="79" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:427 %accum_1_13 = fadd i32 %accum_1_12, i32 %mul_13

]]></Node>
<StgValue><ssdm name="accum_1_13"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="854" st_id="80" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:427 %accum_1_13 = fadd i32 %accum_1_12, i32 %mul_13

]]></Node>
<StgValue><ssdm name="accum_1_13"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="855" st_id="81" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:427 %accum_1_13 = fadd i32 %accum_1_12, i32 %mul_13

]]></Node>
<StgValue><ssdm name="accum_1_13"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="856" st_id="82" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:427 %accum_1_13 = fadd i32 %accum_1_12, i32 %mul_13

]]></Node>
<StgValue><ssdm name="accum_1_13"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="857" st_id="83" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:430 %accum_1_14 = fadd i32 %accum_1_13, i32 %mul_14

]]></Node>
<StgValue><ssdm name="accum_1_14"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="858" st_id="84" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:430 %accum_1_14 = fadd i32 %accum_1_13, i32 %mul_14

]]></Node>
<StgValue><ssdm name="accum_1_14"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="859" st_id="85" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:430 %accum_1_14 = fadd i32 %accum_1_13, i32 %mul_14

]]></Node>
<StgValue><ssdm name="accum_1_14"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="860" st_id="86" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:430 %accum_1_14 = fadd i32 %accum_1_13, i32 %mul_14

]]></Node>
<StgValue><ssdm name="accum_1_14"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="861" st_id="87" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:430 %accum_1_14 = fadd i32 %accum_1_13, i32 %mul_14

]]></Node>
<StgValue><ssdm name="accum_1_14"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="862" st_id="88" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:433 %accum_1_15 = fadd i32 %accum_1_14, i32 %mul_15

]]></Node>
<StgValue><ssdm name="accum_1_15"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="863" st_id="89" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:433 %accum_1_15 = fadd i32 %accum_1_14, i32 %mul_15

]]></Node>
<StgValue><ssdm name="accum_1_15"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="864" st_id="90" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:433 %accum_1_15 = fadd i32 %accum_1_14, i32 %mul_15

]]></Node>
<StgValue><ssdm name="accum_1_15"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="865" st_id="91" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:433 %accum_1_15 = fadd i32 %accum_1_14, i32 %mul_15

]]></Node>
<StgValue><ssdm name="accum_1_15"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="866" st_id="92" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:433 %accum_1_15 = fadd i32 %accum_1_14, i32 %mul_15

]]></Node>
<StgValue><ssdm name="accum_1_15"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="867" st_id="93" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:436 %accum_1_16 = fadd i32 %accum_1_15, i32 %mul_16

]]></Node>
<StgValue><ssdm name="accum_1_16"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="868" st_id="94" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:436 %accum_1_16 = fadd i32 %accum_1_15, i32 %mul_16

]]></Node>
<StgValue><ssdm name="accum_1_16"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="869" st_id="95" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:436 %accum_1_16 = fadd i32 %accum_1_15, i32 %mul_16

]]></Node>
<StgValue><ssdm name="accum_1_16"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="870" st_id="96" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:436 %accum_1_16 = fadd i32 %accum_1_15, i32 %mul_16

]]></Node>
<StgValue><ssdm name="accum_1_16"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="871" st_id="97" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:436 %accum_1_16 = fadd i32 %accum_1_15, i32 %mul_16

]]></Node>
<StgValue><ssdm name="accum_1_16"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="872" st_id="98" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:439 %accum_1_17 = fadd i32 %accum_1_16, i32 %mul_17

]]></Node>
<StgValue><ssdm name="accum_1_17"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="873" st_id="99" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:439 %accum_1_17 = fadd i32 %accum_1_16, i32 %mul_17

]]></Node>
<StgValue><ssdm name="accum_1_17"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="874" st_id="100" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:439 %accum_1_17 = fadd i32 %accum_1_16, i32 %mul_17

]]></Node>
<StgValue><ssdm name="accum_1_17"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="875" st_id="101" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:439 %accum_1_17 = fadd i32 %accum_1_16, i32 %mul_17

]]></Node>
<StgValue><ssdm name="accum_1_17"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="876" st_id="102" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:439 %accum_1_17 = fadd i32 %accum_1_16, i32 %mul_17

]]></Node>
<StgValue><ssdm name="accum_1_17"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="877" st_id="103" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:442 %accum_1_18 = fadd i32 %accum_1_17, i32 %mul_18

]]></Node>
<StgValue><ssdm name="accum_1_18"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="878" st_id="104" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:442 %accum_1_18 = fadd i32 %accum_1_17, i32 %mul_18

]]></Node>
<StgValue><ssdm name="accum_1_18"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="879" st_id="105" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:442 %accum_1_18 = fadd i32 %accum_1_17, i32 %mul_18

]]></Node>
<StgValue><ssdm name="accum_1_18"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="880" st_id="106" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:442 %accum_1_18 = fadd i32 %accum_1_17, i32 %mul_18

]]></Node>
<StgValue><ssdm name="accum_1_18"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="881" st_id="107" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:442 %accum_1_18 = fadd i32 %accum_1_17, i32 %mul_18

]]></Node>
<StgValue><ssdm name="accum_1_18"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="882" st_id="108" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:445 %accum_1_19 = fadd i32 %accum_1_18, i32 %mul_19

]]></Node>
<StgValue><ssdm name="accum_1_19"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="883" st_id="109" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:445 %accum_1_19 = fadd i32 %accum_1_18, i32 %mul_19

]]></Node>
<StgValue><ssdm name="accum_1_19"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="884" st_id="110" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:445 %accum_1_19 = fadd i32 %accum_1_18, i32 %mul_19

]]></Node>
<StgValue><ssdm name="accum_1_19"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="885" st_id="111" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:445 %accum_1_19 = fadd i32 %accum_1_18, i32 %mul_19

]]></Node>
<StgValue><ssdm name="accum_1_19"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="886" st_id="112" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:445 %accum_1_19 = fadd i32 %accum_1_18, i32 %mul_19

]]></Node>
<StgValue><ssdm name="accum_1_19"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="887" st_id="113" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:448 %accum_1_20 = fadd i32 %accum_1_19, i32 %mul_20

]]></Node>
<StgValue><ssdm name="accum_1_20"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="888" st_id="114" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:448 %accum_1_20 = fadd i32 %accum_1_19, i32 %mul_20

]]></Node>
<StgValue><ssdm name="accum_1_20"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="889" st_id="115" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:448 %accum_1_20 = fadd i32 %accum_1_19, i32 %mul_20

]]></Node>
<StgValue><ssdm name="accum_1_20"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="890" st_id="116" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:448 %accum_1_20 = fadd i32 %accum_1_19, i32 %mul_20

]]></Node>
<StgValue><ssdm name="accum_1_20"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="891" st_id="117" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:448 %accum_1_20 = fadd i32 %accum_1_19, i32 %mul_20

]]></Node>
<StgValue><ssdm name="accum_1_20"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="892" st_id="118" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:451 %accum_1_21 = fadd i32 %accum_1_20, i32 %mul_21

]]></Node>
<StgValue><ssdm name="accum_1_21"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="893" st_id="119" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:451 %accum_1_21 = fadd i32 %accum_1_20, i32 %mul_21

]]></Node>
<StgValue><ssdm name="accum_1_21"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="894" st_id="120" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:451 %accum_1_21 = fadd i32 %accum_1_20, i32 %mul_21

]]></Node>
<StgValue><ssdm name="accum_1_21"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="895" st_id="121" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:451 %accum_1_21 = fadd i32 %accum_1_20, i32 %mul_21

]]></Node>
<StgValue><ssdm name="accum_1_21"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="896" st_id="122" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:451 %accum_1_21 = fadd i32 %accum_1_20, i32 %mul_21

]]></Node>
<StgValue><ssdm name="accum_1_21"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="897" st_id="123" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:454 %accum_1_22 = fadd i32 %accum_1_21, i32 %mul_22

]]></Node>
<StgValue><ssdm name="accum_1_22"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="898" st_id="124" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:454 %accum_1_22 = fadd i32 %accum_1_21, i32 %mul_22

]]></Node>
<StgValue><ssdm name="accum_1_22"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="899" st_id="125" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:454 %accum_1_22 = fadd i32 %accum_1_21, i32 %mul_22

]]></Node>
<StgValue><ssdm name="accum_1_22"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="900" st_id="126" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:454 %accum_1_22 = fadd i32 %accum_1_21, i32 %mul_22

]]></Node>
<StgValue><ssdm name="accum_1_22"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="901" st_id="127" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:454 %accum_1_22 = fadd i32 %accum_1_21, i32 %mul_22

]]></Node>
<StgValue><ssdm name="accum_1_22"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="902" st_id="128" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:457 %accum_1_23 = fadd i32 %accum_1_22, i32 %mul_23

]]></Node>
<StgValue><ssdm name="accum_1_23"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="903" st_id="129" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:457 %accum_1_23 = fadd i32 %accum_1_22, i32 %mul_23

]]></Node>
<StgValue><ssdm name="accum_1_23"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="904" st_id="130" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:457 %accum_1_23 = fadd i32 %accum_1_22, i32 %mul_23

]]></Node>
<StgValue><ssdm name="accum_1_23"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="905" st_id="131" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:457 %accum_1_23 = fadd i32 %accum_1_22, i32 %mul_23

]]></Node>
<StgValue><ssdm name="accum_1_23"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="906" st_id="132" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:457 %accum_1_23 = fadd i32 %accum_1_22, i32 %mul_23

]]></Node>
<StgValue><ssdm name="accum_1_23"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="907" st_id="133" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:460 %accum_1_24 = fadd i32 %accum_1_23, i32 %mul_24

]]></Node>
<StgValue><ssdm name="accum_1_24"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="908" st_id="134" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:460 %accum_1_24 = fadd i32 %accum_1_23, i32 %mul_24

]]></Node>
<StgValue><ssdm name="accum_1_24"/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="909" st_id="135" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:460 %accum_1_24 = fadd i32 %accum_1_23, i32 %mul_24

]]></Node>
<StgValue><ssdm name="accum_1_24"/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="910" st_id="136" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:460 %accum_1_24 = fadd i32 %accum_1_23, i32 %mul_24

]]></Node>
<StgValue><ssdm name="accum_1_24"/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="911" st_id="137" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:460 %accum_1_24 = fadd i32 %accum_1_23, i32 %mul_24

]]></Node>
<StgValue><ssdm name="accum_1_24"/></StgValue>
</operation>
</state>

<state id="138" st_id="138">

<operation id="912" st_id="138" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:463 %accum_1_25 = fadd i32 %accum_1_24, i32 %mul_25

]]></Node>
<StgValue><ssdm name="accum_1_25"/></StgValue>
</operation>
</state>

<state id="139" st_id="139">

<operation id="913" st_id="139" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:463 %accum_1_25 = fadd i32 %accum_1_24, i32 %mul_25

]]></Node>
<StgValue><ssdm name="accum_1_25"/></StgValue>
</operation>
</state>

<state id="140" st_id="140">

<operation id="914" st_id="140" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:463 %accum_1_25 = fadd i32 %accum_1_24, i32 %mul_25

]]></Node>
<StgValue><ssdm name="accum_1_25"/></StgValue>
</operation>
</state>

<state id="141" st_id="141">

<operation id="915" st_id="141" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:463 %accum_1_25 = fadd i32 %accum_1_24, i32 %mul_25

]]></Node>
<StgValue><ssdm name="accum_1_25"/></StgValue>
</operation>
</state>

<state id="142" st_id="142">

<operation id="916" st_id="142" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:463 %accum_1_25 = fadd i32 %accum_1_24, i32 %mul_25

]]></Node>
<StgValue><ssdm name="accum_1_25"/></StgValue>
</operation>
</state>

<state id="143" st_id="143">

<operation id="917" st_id="143" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:466 %accum_1_26 = fadd i32 %accum_1_25, i32 %mul_26

]]></Node>
<StgValue><ssdm name="accum_1_26"/></StgValue>
</operation>
</state>

<state id="144" st_id="144">

<operation id="918" st_id="144" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:466 %accum_1_26 = fadd i32 %accum_1_25, i32 %mul_26

]]></Node>
<StgValue><ssdm name="accum_1_26"/></StgValue>
</operation>
</state>

<state id="145" st_id="145">

<operation id="919" st_id="145" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:466 %accum_1_26 = fadd i32 %accum_1_25, i32 %mul_26

]]></Node>
<StgValue><ssdm name="accum_1_26"/></StgValue>
</operation>
</state>

<state id="146" st_id="146">

<operation id="920" st_id="146" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:466 %accum_1_26 = fadd i32 %accum_1_25, i32 %mul_26

]]></Node>
<StgValue><ssdm name="accum_1_26"/></StgValue>
</operation>
</state>

<state id="147" st_id="147">

<operation id="921" st_id="147" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:466 %accum_1_26 = fadd i32 %accum_1_25, i32 %mul_26

]]></Node>
<StgValue><ssdm name="accum_1_26"/></StgValue>
</operation>
</state>

<state id="148" st_id="148">

<operation id="922" st_id="148" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:469 %accum_1_27 = fadd i32 %accum_1_26, i32 %mul_27

]]></Node>
<StgValue><ssdm name="accum_1_27"/></StgValue>
</operation>
</state>

<state id="149" st_id="149">

<operation id="923" st_id="149" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:469 %accum_1_27 = fadd i32 %accum_1_26, i32 %mul_27

]]></Node>
<StgValue><ssdm name="accum_1_27"/></StgValue>
</operation>
</state>

<state id="150" st_id="150">

<operation id="924" st_id="150" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:469 %accum_1_27 = fadd i32 %accum_1_26, i32 %mul_27

]]></Node>
<StgValue><ssdm name="accum_1_27"/></StgValue>
</operation>
</state>

<state id="151" st_id="151">

<operation id="925" st_id="151" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:469 %accum_1_27 = fadd i32 %accum_1_26, i32 %mul_27

]]></Node>
<StgValue><ssdm name="accum_1_27"/></StgValue>
</operation>
</state>

<state id="152" st_id="152">

<operation id="926" st_id="152" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:469 %accum_1_27 = fadd i32 %accum_1_26, i32 %mul_27

]]></Node>
<StgValue><ssdm name="accum_1_27"/></StgValue>
</operation>
</state>

<state id="153" st_id="153">

<operation id="927" st_id="153" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:472 %accum_1_28 = fadd i32 %accum_1_27, i32 %mul_28

]]></Node>
<StgValue><ssdm name="accum_1_28"/></StgValue>
</operation>
</state>

<state id="154" st_id="154">

<operation id="928" st_id="154" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:472 %accum_1_28 = fadd i32 %accum_1_27, i32 %mul_28

]]></Node>
<StgValue><ssdm name="accum_1_28"/></StgValue>
</operation>
</state>

<state id="155" st_id="155">

<operation id="929" st_id="155" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:472 %accum_1_28 = fadd i32 %accum_1_27, i32 %mul_28

]]></Node>
<StgValue><ssdm name="accum_1_28"/></StgValue>
</operation>
</state>

<state id="156" st_id="156">

<operation id="930" st_id="156" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:472 %accum_1_28 = fadd i32 %accum_1_27, i32 %mul_28

]]></Node>
<StgValue><ssdm name="accum_1_28"/></StgValue>
</operation>
</state>

<state id="157" st_id="157">

<operation id="931" st_id="157" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:472 %accum_1_28 = fadd i32 %accum_1_27, i32 %mul_28

]]></Node>
<StgValue><ssdm name="accum_1_28"/></StgValue>
</operation>
</state>

<state id="158" st_id="158">

<operation id="932" st_id="158" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:475 %accum_1_29 = fadd i32 %accum_1_28, i32 %mul_29

]]></Node>
<StgValue><ssdm name="accum_1_29"/></StgValue>
</operation>
</state>

<state id="159" st_id="159">

<operation id="933" st_id="159" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:475 %accum_1_29 = fadd i32 %accum_1_28, i32 %mul_29

]]></Node>
<StgValue><ssdm name="accum_1_29"/></StgValue>
</operation>
</state>

<state id="160" st_id="160">

<operation id="934" st_id="160" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:475 %accum_1_29 = fadd i32 %accum_1_28, i32 %mul_29

]]></Node>
<StgValue><ssdm name="accum_1_29"/></StgValue>
</operation>
</state>

<state id="161" st_id="161">

<operation id="935" st_id="161" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:475 %accum_1_29 = fadd i32 %accum_1_28, i32 %mul_29

]]></Node>
<StgValue><ssdm name="accum_1_29"/></StgValue>
</operation>
</state>

<state id="162" st_id="162">

<operation id="936" st_id="162" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:475 %accum_1_29 = fadd i32 %accum_1_28, i32 %mul_29

]]></Node>
<StgValue><ssdm name="accum_1_29"/></StgValue>
</operation>
</state>

<state id="163" st_id="163">

<operation id="937" st_id="163" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:478 %accum_1_30 = fadd i32 %accum_1_29, i32 %mul_30

]]></Node>
<StgValue><ssdm name="accum_1_30"/></StgValue>
</operation>
</state>

<state id="164" st_id="164">

<operation id="938" st_id="164" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:478 %accum_1_30 = fadd i32 %accum_1_29, i32 %mul_30

]]></Node>
<StgValue><ssdm name="accum_1_30"/></StgValue>
</operation>
</state>

<state id="165" st_id="165">

<operation id="939" st_id="165" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:478 %accum_1_30 = fadd i32 %accum_1_29, i32 %mul_30

]]></Node>
<StgValue><ssdm name="accum_1_30"/></StgValue>
</operation>
</state>

<state id="166" st_id="166">

<operation id="940" st_id="166" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:478 %accum_1_30 = fadd i32 %accum_1_29, i32 %mul_30

]]></Node>
<StgValue><ssdm name="accum_1_30"/></StgValue>
</operation>
</state>

<state id="167" st_id="167">

<operation id="941" st_id="167" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:478 %accum_1_30 = fadd i32 %accum_1_29, i32 %mul_30

]]></Node>
<StgValue><ssdm name="accum_1_30"/></StgValue>
</operation>
</state>

<state id="168" st_id="168">

<operation id="942" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split3:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @Row_Col_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="943" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split3:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="944" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split3:293 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="945" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="64" op_0_bw="10">
<![CDATA[
.split3:380 %p_cast = zext i10 %empty_28

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="946" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:381 %res_addr = getelementptr i32 %res, i64, i64 %p_cast

]]></Node>
<StgValue><ssdm name="res_addr"/></StgValue>
</operation>

<operation id="947" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split3:382 %specloopname_ln116 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln116"/></StgValue>
</operation>

<operation id="948" st_id="168" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
.split3:479 %store_ln126 = store i32 %accum_1_30, i10 %res_addr

]]></Node>
<StgValue><ssdm name="store_ln126"/></StgValue>
</operation>

<operation id="949" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="0" op_0_bw="0">
<![CDATA[
.split3:481 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="169" st_id="169">

<operation id="950" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="0">
<![CDATA[
:0 %ret_ln131 = ret

]]></Node>
<StgValue><ssdm name="ret_ln131"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
