{
   ExpandedHierarchyInLayout: "",
   PinnedBlocks: "/processing_system7_0|/axi_cdma_0|/axi_smc|/rst_ps7_0_100M|/ps7_0_axi_periph|/axi_gpio_0|/xlslice_0|/xlslice_1|/driver_block_design_0|/driver_block_design_0_bram|/driver_block_design_0_bram_0|/driver_block_design_0_bram_1|/driver_block_design_0_bram_2|/driver_block_design_0_bram_3|/driver_block_design_0_bram_4|/driver_block_design_0_bram_5|/driver_block_design_0_bram_6|/driver_block_design_0_bram_7|/driver_block_design_0_bram_8|/driver_block_design_0_bram_9|/axi_bram_ctrl_0|/axi_bram_ctrl_1|/axi_bram_ctrl_2|/axi_bram_ctrl_3|/axi_bram_ctrl_4|/axi_bram_ctrl_5|/axi_bram_ctrl_6|/axi_bram_ctrl_7|/axi_bram_ctrl_8|/axi_bram_ctrl_9|/axi_bram_ctrl_10|",
   PinnedPorts: "gpio2_io_i_0|UART1_RX_0|FIXED_IO|latch_1_0|latch_2_0|latch_3_0|latch_4_0|latch_5_0|latch_6_0|latch_7_0|latch_8_0|latch_9_0|sclk_0_0|sclk_1_0|sclk_2_0|sclk_3_0|sclk_4_0|sclk_5_0|sclk_6_0|sclk_7_0|sclk_8_0|sclk_9_0|sout_7_0|sout_6_0|sout_9_0|sout_4_0|sout_8_0|sout_5_0|sout_1_0|sout_3_0|sout_2_0|sout_0_0|gsclk_0_0|gsclk_1_0|gsclk_2_0|gsclk_3_0|gsclk_4_0|gsclk_5_0|gsclk_6_0|gsclk_7_0|gsclk_8_0|gsclk_9_0|",
   guistr: "# # String gsaved with Nlview 6.8.5  2018-01-30 bk=1.4354 VDI=40 GEI=35 GUI=JA:1.6 non-TLS
#  -string -flagsOSRD
preplace port latch_4_0 -pg 1 -y -1150 -defaultsOSRD
preplace port latch_7_0 -pg 1 -y -1090 -defaultsOSRD
preplace port sout_1_0 -pg 1 -y -640 -defaultsOSRD
preplace port UART1_RX_0 -pg 1 -y 40 -defaultsOSRD
preplace port DDR -pg 1 -y -70 -defaultsOSRD
preplace port sout_5_0 -pg 1 -y -550 -defaultsOSRD
preplace port sout_8_0 -pg 1 -y -490 -defaultsOSRD
preplace port sclk_9_0 -pg 1 -y -680 -defaultsOSRD
preplace port sclk_4_0 -pg 1 -y -780 -defaultsOSRD
preplace port latch_6_0 -pg 1 -y -1180 -defaultsOSRD
preplace port gsclk_9_0 -pg 1 -y -1230 -defaultsOSRD
preplace port gsclk_6_0 -pg 1 -y -1320 -defaultsOSRD
preplace port gsclk_1_0 -pg 1 -y -1450 -defaultsOSRD
preplace port sout_0_0 -pg 1 -y -660 -defaultsOSRD
preplace port sout_4_0 -pg 1 -y -570 -defaultsOSRD
preplace port gsclk_5_0 -pg 1 -y -1340 -defaultsOSRD
preplace port sout_9_0 -pg 1 -y -470 -defaultsOSRD
preplace port latch_5_0 -pg 1 -y -960 -defaultsOSRD
preplace port sclk_1_0 -pg 1 -y -860 -defaultsOSRD
preplace port sout_7_0 -pg 1 -y -510 -defaultsOSRD
preplace port sout_6_0 -pg 1 -y -530 -defaultsOSRD
preplace port sclk_6_0 -pg 1 -y -740 -defaultsOSRD
preplace port gsclk_7_0 -pg 1 -y -1300 -defaultsOSRD
preplace port sclk_3_0 -pg 1 -y -800 -defaultsOSRD
preplace port latch_1_0 -pg 1 -y -1010 -defaultsOSRD
preplace port gsclk_0_0 -pg 1 -y -1430 -defaultsOSRD
preplace port sclk_0_0 -pg 1 -y -840 -defaultsOSRD
preplace port sout_2_0 -pg 1 -y -610 -defaultsOSRD
preplace port sclk_2_0 -pg 1 -y -820 -defaultsOSRD
preplace port latch_9_0 -pg 1 -y -1040 -defaultsOSRD
preplace port gsclk_4_0 -pg 1 -y -1370 -defaultsOSRD
preplace port sclk_7_0 -pg 1 -y -720 -defaultsOSRD
preplace port latch_2_0 -pg 1 -y -1120 -defaultsOSRD
preplace port gsclk_8_0 -pg 1 -y -1280 -defaultsOSRD
preplace port FIXED_IO -pg 1 -y -50 -defaultsOSRD
preplace port sclk_5_0 -pg 1 -y -760 -defaultsOSRD
preplace port gsclk_3_0 -pg 1 -y -1390 -defaultsOSRD
preplace port latch_3_0 -pg 1 -y -940 -defaultsOSRD
preplace port sout_3_0 -pg 1 -y -590 -defaultsOSRD
preplace port latch_8_0 -pg 1 -y -1070 -defaultsOSRD
preplace port sclk_8_0 -pg 1 -y -700 -defaultsOSRD
preplace port gsclk_2_0 -pg 1 -y -1410 -defaultsOSRD
preplace port latch_0_0 -pg 1 -y -980 -defaultsOSRD
preplace portBus gpio2_io_i_0 -pg 1 -y -200 -defaultsOSRD
preplace inst axi_bram_ctrl_2 -pg 1 -lvl 4 -y -2630 -defaultsOSRD
preplace inst driver_block_design_0_bram_1 -pg 1 -lvl 6 -y -2430 -defaultsOSRD
preplace inst driver_block_design_0_bram_2 -pg 1 -lvl 6 -y -2310 -defaultsOSRD
preplace inst axi_bram_ctrl_3 -pg 1 -lvl 4 -y -2490 -defaultsOSRD
preplace inst xlslice_0 -pg 1 -lvl 3 -y -1220 -defaultsOSRD
preplace inst axi_bram_ctrl_4 -pg 1 -lvl 4 -y -2350 -defaultsOSRD
preplace inst driver_block_design_0_bram_3 -pg 1 -lvl 6 -y -2190 -defaultsOSRD
preplace inst xlslice_1 -pg 1 -lvl 3 -y -1120 -defaultsOSRD
preplace inst axi_bram_ctrl_5 -pg 1 -lvl 4 -y -2210 -defaultsOSRD
preplace inst driver_block_design_0_bram_4 -pg 1 -lvl 6 -y -2070 -defaultsOSRD
preplace inst axi_smc -pg 1 -lvl 6 -y 220 -defaultsOSRD
preplace inst axi_bram_ctrl_6 -pg 1 -lvl 4 -y -2070 -defaultsOSRD
preplace inst driver_block_design_0_bram_5 -pg 1 -lvl 6 -y -1950 -defaultsOSRD
preplace inst axi_cdma_0 -pg 1 -lvl 1 -y -170 -defaultsOSRD
preplace inst axi_bram_ctrl_7 -pg 1 -lvl 4 -y -1930 -defaultsOSRD
preplace inst driver_block_design_0_bram_6 -pg 1 -lvl 6 -y -1830 -defaultsOSRD
preplace inst driver_block_design_0_bram -pg 1 -lvl 6 -y -2670 -defaultsOSRD
preplace inst axi_gpio_0 -pg 1 -lvl 2 -y -220 -defaultsOSRD
preplace inst axi_bram_ctrl_8 -pg 1 -lvl 4 -y -1790 -defaultsOSRD
preplace inst driver_block_design_0_bram_7 -pg 1 -lvl 6 -y -1710 -defaultsOSRD
preplace inst axi_bram_ctrl_9 -pg 1 -lvl 4 -y -1650 -defaultsOSRD
preplace inst driver_block_design_0_bram_8 -pg 1 -lvl 6 -y -1590 -defaultsOSRD
preplace inst driver_block_design_0_bram_9 -pg 1 -lvl 6 -y -1470 -defaultsOSRD
preplace inst driver_block_design_0 -pg 1 -lvl 5 -y -970 -defaultsOSRD
preplace inst ps7_0_axi_periph -pg 1 -lvl 6 -y -70 -defaultsOSRD
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 4 -y -2910 -defaultsOSRD
preplace inst rst_ps7_0_100M -pg 1 -lvl 5 -y 230 -defaultsOSRD
preplace inst axi_bram_ctrl_10 -pg 1 -lvl 4 -y -1510 -defaultsOSRD
preplace inst axi_bram_ctrl_1 -pg 1 -lvl 4 -y -2770 -defaultsOSRD
preplace inst driver_block_design_0_bram_0 -pg 1 -lvl 6 -y -2550 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 2 -y 70 -defaultsOSRD
preplace netloc driver_block_design_0_latch_0 1 5 2 NJ -1050 3030J
preplace netloc driver_block_design_0_sclk_4 1 5 2 2390J -780 NJ
preplace netloc driver_block_design_0_latch_1 1 5 2 NJ -1030 3020J
preplace netloc driver_block_design_0_sclk_5 1 5 2 2390J -760 NJ
preplace netloc driver_block_design_0_sclk_6 1 5 2 2390J -740 NJ
preplace netloc driver_block_design_0_latch_2 1 5 2 2480J -1120 NJ
preplace netloc processing_system7_0_FIXED_IO 1 2 5 NJ 0 N 0 N 0 2410 -210 3020
preplace netloc driver_block_design_0_sclk_7 1 5 2 2390J -720 NJ
preplace netloc rst_ps7_0_100M_peripheral_aresetn 1 0 6 -20 -260 290J -340 NJ -340 1190 -280 N -280 2320
preplace netloc driver_block_design_0_latch_3 1 5 2 NJ -990 3020J
preplace netloc driver_block_design_0_sclk_8 1 5 2 2390J -700 NJ
preplace netloc axi_smc_M00_AXI 1 1 6 300 -410 NJ -410 NJ -410 NJ -410 NJ -410 3010
preplace netloc driver_block_design_0_latch_4 1 5 2 2470J -1150 NJ
preplace netloc driver_block_design_0_sclk_9 1 5 2 2390J -680 NJ
preplace netloc driver_block_design_0_latch_5 1 5 2 2510J -960 NJ
preplace netloc driver_block_design_0_latch_6 1 5 2 2490J -1180 NJ
preplace netloc driver_block_design_0_latch_7 1 5 2 2500J -1090 NJ
preplace netloc axi_bram_ctrl_1_BRAM_PORTA 1 4 2 1580 -2650 2440
preplace netloc driver_block_design_0_latch_8 1 5 2 2520J -1070 NJ
preplace netloc driver_block_design_0_latch_9 1 5 2 2530J -1040 NJ
preplace netloc driver_block_design_0_sout_0 1 5 2 2390J -660 NJ
preplace netloc axi_smc_M07_AXI 1 3 4 1260 -340 NJ -340 NJ -340 2940
preplace netloc driver_block_design_0_sout_1 1 5 2 2390J -640 NJ
preplace netloc driver_block_design_0_data_in_10 1 5 1 2350
preplace netloc driver_block_design_0_sout_2 1 5 2 NJ -610 NJ
preplace netloc driver_block_design_0_data_in_0 1 5 1 2250J
preplace netloc processing_system7_0_DDR 1 2 5 NJ -20 N -20 N -20 2370 -220 3030
preplace netloc driver_block_design_0_sout_3 1 5 2 NJ -590 NJ
preplace netloc driver_block_design_0_data_in_1 1 5 1 2260J
preplace netloc driver_block_design_0_sout_4 1 5 2 NJ -570 NJ
preplace netloc driver_block_design_0_data_in_2 1 5 1 2270
preplace netloc driver_block_design_0_data_in_3 1 5 1 2280
preplace netloc axi_smc_M03_AXI 1 3 4 1220 -380 NJ -380 NJ -380 2980
preplace netloc driver_block_design_0_sout_5 1 5 2 NJ -550 NJ
preplace netloc axi_bram_ctrl_6_BRAM_PORTA 1 4 2 NJ -2070 2320
preplace netloc driver_block_design_0_data_in_4 1 5 1 2290
preplace netloc driver_block_design_0_sout_6 1 5 2 NJ -530 NJ
preplace netloc axi_cdma_0_M_AXI 1 1 5 270J -120 850J 20 N 20 N 20 2380
preplace netloc axi_bram_ctrl_8_BRAM_PORTA 1 4 2 NJ -1790 2430
preplace netloc axi_bram_ctrl_7_BRAM_PORTA 1 4 2 NJ -1930 2430
preplace netloc driver_block_design_0_data_in_5 1 5 1 2300
preplace netloc driver_block_design_0_sout_7 1 5 2 NJ -510 NJ
preplace netloc driver_block_design_0_data_in_6 1 5 1 2310
preplace netloc ps7_0_axi_periph_M00_AXI 1 0 7 -30 -1430 NJ -1430 NJ -1430 NJ -1430 1580J -1540 2430J -1310 2890
preplace netloc processing_system7_0_FCLK_RESET0_N 1 2 3 860 140 N 140 1580
preplace netloc driver_block_design_0_sout_8 1 5 2 NJ -490 NJ
preplace netloc driver_block_design_0_data_in_7 1 5 1 2320
preplace netloc driver_block_design_0_sout_9 1 5 2 NJ -470 NJ
preplace netloc xlslice_1_Dout 1 3 2 N -1120 1580
preplace netloc driver_block_design_0_data_in_8 1 5 1 2330
preplace netloc ps7_0_axi_periph_M01_AXI 1 1 6 310 -330 NJ -330 1180J -290 NJ -290 NJ -290 2880
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 4 2 1590 -2660 NJ
preplace netloc axi_bram_ctrl_5_BRAM_PORTA 1 4 2 NJ -2210 2330
preplace netloc driver_block_design_0_data_in_9 1 5 1 2340
preplace netloc axi_gpio_0_ip2intc_irpt 1 1 2 310 -110 810
preplace netloc axi_smc_M05_AXI 1 3 4 1240 -360 NJ -360 NJ -360 2960
preplace netloc xlslice_0_Dout 1 3 2 N -1220 1590
preplace netloc rst_ps7_0_100M_peripheral_reset 1 4 2 1590 -270 2280
preplace netloc axi_bram_ctrl_4_BRAM_PORTA 1 4 2 NJ -2350 2340
preplace netloc rst_ps7_0_100M_interconnect_aresetn 1 5 1 2440
preplace netloc axi_smc_M06_AXI 1 3 4 1250 -350 NJ -350 NJ -350 2950
preplace netloc driver_block_design_0_gsclk_0 1 5 2 2360J -1400 2890J
preplace netloc processing_system7_0_FCLK_CLK0 1 0 6 -10 -80 280 230 850 100 1170 100 1590 100 2510
preplace netloc driver_block_design_0_gsclk_1 1 5 2 2390J -1360 3020J
preplace netloc axi_bram_ctrl_3_BRAM_PORTA 1 4 2 NJ -2490 2360
preplace netloc processing_system7_0_FCLK_CLK1 1 2 3 830 -980 N -980 N
preplace netloc driver_block_design_0_gsclk_2 1 5 2 2380J -1380 3030J
preplace netloc UART1_RX_0_1 1 0 3 NJ 40 270J 220 810
preplace netloc driver_block_design_0_gsclk_3 1 5 2 2370J -1390 NJ
preplace netloc axi_smc_M01_AXI 1 3 4 1200 -400 NJ -400 NJ -400 3000
preplace netloc driver_block_design_0_gsclk_4 1 5 2 2400J -1370 NJ
preplace netloc driver_block_design_0_gsclk_5 1 5 2 2410J -1340 NJ
preplace netloc axi_bram_ctrl_10_BRAM_PORTA 1 4 2 1590J -1530 2360
preplace netloc axi_bram_ctrl_9_BRAM_PORTA 1 4 2 NJ -1650 2430
preplace netloc driver_block_design_0_gsclk_6 1 5 2 2420J -1330 3030J
preplace netloc axi_smc_M11_AXI 1 3 4 1300 -300 NJ -300 NJ -300 2900
preplace netloc driver_block_design_0_gsclk_7 1 5 2 2440J -1320 3020J
preplace netloc axi_bram_ctrl_2_BRAM_PORTA 1 4 2 N -2630 2430
preplace netloc axi_smc_M10_AXI 1 3 4 1290 -310 NJ -310 NJ -310 2910
preplace netloc driver_block_design_0_gsclk_8 1 5 2 2450J -1280 NJ
preplace netloc axi_smc_M02_AXI 1 3 4 1210J -390 NJ -390 NJ -390 2990
preplace netloc axi_smc_M09_AXI 1 3 4 1280 -320 NJ -320 NJ -320 2920
preplace netloc driver_block_design_0_gsclk_9 1 5 2 2460J -1230 NJ
preplace netloc axi_smc_M08_AXI 1 3 4 1270 -330 NJ -330 NJ -330 2930
preplace netloc processing_system7_0_M_AXI_GP0 1 2 4 840J 10 N 10 N 10 2250
preplace netloc axi_smc_M04_AXI 1 3 4 1230 -370 NJ -370 NJ -370 2970
preplace netloc driver_block_design_0_sclk_0 1 5 2 NJ -850 3020J
preplace netloc axi_gpio_0_gpio_io_o 1 2 1 820
preplace netloc driver_block_design_0_sclk_1 1 5 2 2390J -860 NJ
preplace netloc gpio2_io_i_0_1 1 0 3 -40J -320 NJ -320 810
preplace netloc driver_block_design_0_sclk_2 1 5 2 2390J -820 NJ
preplace netloc driver_block_design_0_sclk_3 1 5 2 2390J -800 NJ
levelinfo -pg 1 -60 140 580 1070 1440 2080 2730 3050 -top -3050 -bot 480
",
}
{
   da_axi4_cnt: "14",
   da_bram_cntlr_cnt: "15",
   da_clkrst_cnt: "10",
   da_ps7_cnt: "1",
}
