
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.117026                       # Number of seconds simulated
sim_ticks                                117025745970                       # Number of ticks simulated
final_tick                               1168371725962                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 105234                       # Simulator instruction rate (inst/s)
host_op_rate                                   132692                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3741564                       # Simulator tick rate (ticks/s)
host_mem_usage                               16903576                       # Number of bytes of host memory used
host_seconds                                 31277.22                       # Real time elapsed on the host
sim_insts                                  3291422814                       # Number of instructions simulated
sim_ops                                    4150227758                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       592640                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       999168                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1958912                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3555968                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1598848                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1598848                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         4630                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         7806                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        15304                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 27781                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           12491                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                12491                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        16407                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      5064185                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        14219                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      8538019                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        14219                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     16739154                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                30386202                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        16407                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        14219                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        14219                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              44845                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          13662361                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               13662361                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          13662361                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        16407                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      5064185                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        14219                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      8538019                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        14219                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     16739154                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               44048563                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               140487091                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23662552                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19384350                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2005866                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9657218                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         9356377                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2422348                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        92252                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    105034919                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             127015064                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23662552                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11778725                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             27519187                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5998085                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       3447156                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         12287192                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1567366                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    139976186                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.110170                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.534728                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       112456999     80.34%     80.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2220574      1.59%     81.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3775384      2.70%     84.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2194649      1.57%     86.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1718149      1.23%     87.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1510952      1.08%     88.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          927514      0.66%     89.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2326117      1.66%     90.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12845848      9.18%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    139976186                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.168432                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.904105                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       104370441                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      4620639                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26939473                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        70910                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3974715                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3880374                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          211                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     153089589                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1197                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3974715                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       104896781                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         599595                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      3121520                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26466934                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       916634                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     152053791                       # Number of instructions processed by rename
system.switch_cpus0.rename.IQFullEvents         93379                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       529316                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    214688435                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    707407874                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    707407874                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    171990357                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        42698060                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        34230                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17143                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          2667153                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     14112392                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7223664                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        70147                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1646701                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         147075765                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        34231                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        138112492                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        87724                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     21827189                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     48350965                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           55                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    139976186                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.986686                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.547362                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     83613923     59.73%     59.73% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     21637570     15.46%     75.19% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11649923      8.32%     83.52% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8653426      6.18%     89.70% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8435345      6.03%     95.72% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3118850      2.23%     97.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2370211      1.69%     99.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       317602      0.23%     99.87% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       179336      0.13%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    139976186                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         123227     28.07%     28.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        164054     37.37%     65.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       151662     34.55%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    116567679     84.40%     84.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1870060      1.35%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        17087      0.01%     85.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     12459027      9.02%     94.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7198639      5.21%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     138112492                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.983097                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             438943                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.003178                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    416727831                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    168937419                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    135164552                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138551435                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       283670                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2936585                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          234                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       116641                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3974715                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         401250                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        53700                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    147109996                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       765209                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     14112392                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7223664                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17143                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         43572                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          234                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1155093                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1064540                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2219633                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    135961251                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12146678                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2151235                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19345103                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19242076                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7198425                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.967785                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             135164611                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            135164552                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         79914047                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        221360573                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.962114                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.361013                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    123264152                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     23846085                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        34176                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2022800                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    136001471                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.906344                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.714745                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     86150056     63.34%     63.34% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     24024120     17.66%     81.01% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      9396457      6.91%     87.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4944321      3.64%     91.55% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4206321      3.09%     94.65% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      2027371      1.49%     96.14% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       947749      0.70%     96.83% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1475086      1.08%     97.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2829990      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    136001471                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     123264152                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18282827                       # Number of memory references committed
system.switch_cpus0.commit.loads             11175804                       # Number of loads committed
system.switch_cpus0.commit.membars              17088                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17884103                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110969711                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2549483                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2829990                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           280281718                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          298196867                       # The number of ROB writes
system.switch_cpus0.timesIdled                  23580                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 510905                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            123264152                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.404871                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.404871                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.711809                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.711809                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       611427294                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      188718421                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      142945502                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         34176                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               140487091                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        21848614                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     18010800                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1947948                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      8975039                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8383206                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2291918                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        86261                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    106398761                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             120002515                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           21848614                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10675124                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             25088668                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5769310                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       3024956                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12343845                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1612142                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    138301314                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.065385                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.485431                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       113212646     81.86%     81.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1310309      0.95%     82.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1853567      1.34%     84.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2420840      1.75%     85.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2716618      1.96%     87.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2022335      1.46%     89.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1164646      0.84%     90.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1704691      1.23%     91.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        11895662      8.60%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    138301314                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.155520                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.854189                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       105224171                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4590894                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         24639739                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        57822                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3788687                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3490109                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          245                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     144800129                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1320                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3788687                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       105956174                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1041959                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      2240889                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         23968459                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1305139                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     143839884                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          642                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        263253                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       539745                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          491                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    200582591                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    671987087                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    671987087                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    163893213                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        36689378                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        37979                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        21979                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          3942078                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     13671994                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7104286                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       117527                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1549065                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         139811546                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        37947                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        130826042                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        26412                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     20141205                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     47534022                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         5947                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    138301314                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.945949                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.505715                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     82937541     59.97%     59.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     22297969     16.12%     76.09% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12358476      8.94%     85.03% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7964255      5.76%     90.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7308584      5.28%     96.07% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2915408      2.11%     98.18% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1769871      1.28%     99.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       505926      0.37%     99.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       243284      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    138301314                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          63016     22.78%     22.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     22.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     22.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     22.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     22.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     22.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     22.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     22.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     22.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     22.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     22.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     22.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     22.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     22.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     22.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     22.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     22.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     22.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     22.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     22.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     22.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     22.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     22.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     22.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     22.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     22.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     22.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     22.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         92181     33.33%     56.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       121384     43.89%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    109832495     83.95%     83.95% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1995729      1.53%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16000      0.01%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     11933610      9.12%     94.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7048208      5.39%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     130826042                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.931232                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             276581                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002114                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    400256391                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    159991028                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    128327991                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     131102623                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       320169                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2856211                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          121                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          330                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       171405                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked           21                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3788687                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         785203                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       107230                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    139849493                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts      1335919                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     13671994                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7104286                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        21947                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         81929                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          330                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1143788                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1101087                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2244875                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    129059113                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     11771838                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1766929                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            18818492                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18085758                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7046654                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.918655                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             128328234                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            128327991                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         75176715                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        204200334                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.913450                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.368152                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     95985469                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    117970087                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     21888004                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        32000                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1979852                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    134512627                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.877019                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.683905                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     86694237     64.45%     64.45% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     22990651     17.09%     81.54% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9030014      6.71%     88.26% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4647688      3.46%     91.71% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4053036      3.01%     94.72% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1946941      1.45%     96.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1688156      1.26%     97.43% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       794673      0.59%     98.02% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2667231      1.98%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    134512627                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     95985469                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     117970087                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              17748664                       # Number of memory references committed
system.switch_cpus1.commit.loads             10815783                       # Number of loads committed
system.switch_cpus1.commit.membars              16000                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16919208                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        106334517                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2407111                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2667231                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           271703487                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          283504910                       # The number of ROB writes
system.switch_cpus1.timesIdled                  45052                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2185777                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           95985469                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            117970087                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     95985469                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.463629                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.463629                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.683233                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.683233                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       581548393                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      178048362                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      135646498                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         32000                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               140487091                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        23392452                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     18955516                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2026593                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      9491089                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         8990115                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2501414                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        90302                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    102038529                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             128754848                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           23392452                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     11491529                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             28134411                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6583098                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       2887006                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         11907745                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1635512                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    137571107                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.142901                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.556656                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       109436696     79.55%     79.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2635936      1.92%     81.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2019717      1.47%     82.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         4959317      3.60%     86.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1125651      0.82%     87.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1598142      1.16%     88.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1210206      0.88%     89.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          761186      0.55%     89.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        13824256     10.05%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    137571107                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.166510                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.916489                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       100846730                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      4444059                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         27700297                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       110625                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4469394                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      4038520                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred        41768                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     155339547                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        76162                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4469394                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       101701158                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1248500                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1758373                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         26947165                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1446515                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     153732350                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        15326                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        268010                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       602166                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents       145833                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    215949719                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    716036585                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    716036585                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    170483692                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        45466017                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        37730                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        21216                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          4976371                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     14845623                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7241974                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       121141                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1608385                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         151038280                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        37719                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        140274946                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       187323                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     27609080                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     59808176                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         4691                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    137571107                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.019654                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.565912                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     78833209     57.30%     57.30% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     24675821     17.94%     75.24% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11530908      8.38%     83.62% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8455716      6.15%     89.77% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7525245      5.47%     95.24% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      2987653      2.17%     97.41% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2955222      2.15%     99.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       459080      0.33%     99.89% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       148253      0.11%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    137571107                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         562247     68.59%     68.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     68.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     68.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     68.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     68.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     68.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     68.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     68.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     68.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     68.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     68.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     68.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     68.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     68.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     68.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     68.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     68.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     68.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     68.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     68.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     68.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     68.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     68.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     68.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     68.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     68.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     68.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     68.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        115016     14.03%     82.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       142425     17.38%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    117734495     83.93%     83.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2109035      1.50%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        16514      0.01%     85.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     13242941      9.44%     94.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7171961      5.11%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     140274946                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.998490                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             819688                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.005843                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    419128010                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    178685498                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    136751395                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     141094634                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       343407                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      3625437                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         1014                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          419                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       224723                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4469394                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         784583                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        90768                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    151075999                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        49715                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     14845623                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7241974                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        21205                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         79212                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          419                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1100214                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1158022                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2258236                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    137754578                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     12728729                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2520368                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            19898865                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        19565321                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7170136                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.980550                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             136931721                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            136751395                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         82021321                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        227230588                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.973409                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.360961                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     99876346                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    122657739                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     28419697                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        33028                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2029908                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    133101713                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.921534                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.693926                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     82788876     62.20%     62.20% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     23539031     17.68%     79.88% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     10373569      7.79%     87.68% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      5439355      4.09%     91.77% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4331494      3.25%     95.02% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1558430      1.17%     96.19% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1322129      0.99%     97.18% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       988027      0.74%     97.93% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2760802      2.07%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    133101713                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     99876346                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     122657739                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18237437                       # Number of memory references committed
system.switch_cpus2.commit.loads             11220186                       # Number of loads committed
system.switch_cpus2.commit.membars              16514                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17623712                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        110518930                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2497143                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2760802                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           281418347                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          306624503                       # The number of ROB writes
system.switch_cpus2.timesIdled                  67742                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2915984                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           99876346                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            122657739                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     99876346                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.406610                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.406610                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.710929                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.710929                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       621157210                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      190474673                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      145309096                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         33028                       # number of misc regfile writes
system.l2.replacements                          27782                       # number of replacements
system.l2.tagsinuse                      32767.980789                       # Cycle average of tags in use
system.l2.total_refs                          1624158                       # Total number of references to valid blocks.
system.l2.sampled_refs                          60550                       # Sample count of references to valid blocks.
system.l2.avg_refs                          26.823419                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          1226.917753                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     12.397750                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   2044.404713                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     11.324598                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   3455.308480                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     10.552198                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   5495.329709                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           4781.280816                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           8341.381855                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           7389.082917                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.037443                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000378                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.062390                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000346                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.105448                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000322                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.167704                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.145913                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.254559                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.225497                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999999                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        28350                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        42675                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        57724                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  128749                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            54228                       # number of Writeback hits
system.l2.Writeback_hits::total                 54228                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        28350                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        42675                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        57724                       # number of demand (read+write) hits
system.l2.demand_hits::total                   128749                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        28350                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        42675                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        57724                       # number of overall hits
system.l2.overall_hits::total                  128749                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         4630                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         7801                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data        15304                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 27776                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus1.data            5                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   5                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         4630                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         7806                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        15304                       # number of demand (read+write) misses
system.l2.demand_misses::total                  27781                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         4630                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         7806                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        15304                       # number of overall misses
system.l2.overall_misses::total                 27781                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      2567537                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    957459878                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2125649                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   1550650109                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      2180319                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data   2962808353                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      5477791845                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data       867141                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        867141                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      2567537                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    957459878                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2125649                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   1551517250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      2180319                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data   2962808353                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       5478658986                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      2567537                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    957459878                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2125649                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   1551517250                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      2180319                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data   2962808353                       # number of overall miss cycles
system.l2.overall_miss_latency::total      5478658986                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        32980                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        50476                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        73028                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              156525                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        54228                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             54228                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data            5                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 5                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        32980                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        50481                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        73028                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               156530                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        32980                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        50481                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        73028                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              156530                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.140388                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.154549                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.209563                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.177454                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.140388                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.154632                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.209563                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.177480                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.140388                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.154632                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.209563                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.177480                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 171169.133333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 206794.790065                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 163511.461538                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 198775.811947                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 167716.846154                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 193596.991179                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 197213.128060                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 173428.200000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 173428.200000                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 171169.133333                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 206794.790065                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 163511.461538                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 198759.575967                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 167716.846154                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 193596.991179                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 197208.847270                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 171169.133333                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 206794.790065                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 163511.461538                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 198759.575967                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 167716.846154                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 193596.991179                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 197208.847270                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                12491                       # number of writebacks
system.l2.writebacks::total                     12491                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         4630                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         7801                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data        15304                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            27776                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data            5                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              5                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         4630                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         7806                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data        15304                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             27781                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         4630                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         7806                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data        15304                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            27781                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1694375                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    687817006                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1368497                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   1095970818                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      1422324                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data   2071175847                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   3859448867                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data       574915                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       574915                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1694375                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    687817006                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1368497                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   1096545733                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      1422324                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data   2071175847                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3860023782                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1694375                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    687817006                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1368497                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   1096545733                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      1422324                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data   2071175847                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3860023782                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.140388                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.154549                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.209563                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.177454                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.140388                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.154632                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.209563                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.177480                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.140388                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.154632                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.209563                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.177480                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 112958.333333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 148556.588769                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst       105269                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 140491.067555                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 109409.538462                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 135335.588539                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 138949.051951                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data       114983                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total       114983                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 112958.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 148556.588769                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst       105269                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 140474.728798                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 109409.538462                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 135335.588539                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 138944.738562                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 112958.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 148556.588769                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst       105269                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 140474.728798                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 109409.538462                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 135335.588539                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 138944.738562                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               460.997292                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012294829                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   461                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2195867.308026                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    14.997292                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          446                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.024034                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.714744                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.738778                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12287177                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12287177                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12287177                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12287177                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12287177                       # number of overall hits
system.cpu0.icache.overall_hits::total       12287177                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.cpu0.icache.overall_misses::total           15                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2849537                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2849537                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2849537                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2849537                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2849537                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2849537                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12287192                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12287192                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12287192                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12287192                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12287192                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12287192                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 189969.133333                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 189969.133333                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 189969.133333                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 189969.133333                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 189969.133333                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 189969.133333                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2692237                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2692237                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2692237                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2692237                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2692237                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2692237                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 179482.466667                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 179482.466667                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 179482.466667                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 179482.466667                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 179482.466667                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 179482.466667                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 32980                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               162338641                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 33236                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4884.421741                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   231.415026                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    24.584974                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.903965                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.096035                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9058037                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9058037                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7072849                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7072849                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17115                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17115                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        17088                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        17088                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16130886                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16130886                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16130886                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16130886                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        84382                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        84382                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        84382                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         84382                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        84382                       # number of overall misses
system.cpu0.dcache.overall_misses::total        84382                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   7995808381                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   7995808381                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   7995808381                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   7995808381                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   7995808381                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   7995808381                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9142419                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9142419                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7072849                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7072849                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17115                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17115                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        17088                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        17088                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16215268                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16215268                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16215268                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16215268                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009230                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009230                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005204                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005204                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005204                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005204                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 94757.275023                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 94757.275023                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 94757.275023                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 94757.275023                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 94757.275023                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 94757.275023                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         9421                       # number of writebacks
system.cpu0.dcache.writebacks::total             9421                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        51402                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        51402                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        51402                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        51402                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        51402                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        51402                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        32980                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        32980                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        32980                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        32980                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        32980                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        32980                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   2853128934                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   2853128934                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   2853128934                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   2853128934                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   2853128934                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   2853128934                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003607                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003607                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002034                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002034                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002034                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002034                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 86510.883384                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 86510.883384                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 86510.883384                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 86510.883384                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 86510.883384                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 86510.883384                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.996161                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1009205623                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2034688.756048                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996161                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020827                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12343828                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12343828                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12343828                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12343828                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12343828                       # number of overall hits
system.cpu1.icache.overall_hits::total       12343828                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2786868                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2786868                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2786868                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2786868                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2786868                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2786868                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12343845                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12343845                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12343845                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12343845                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12343845                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12343845                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 163933.411765                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 163933.411765                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 163933.411765                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 163933.411765                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 163933.411765                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 163933.411765                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            4                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            4                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2253949                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2253949                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2253949                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2253949                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2253949                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2253949                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 173380.692308                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 173380.692308                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 173380.692308                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 173380.692308                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 173380.692308                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 173380.692308                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 50481                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               171183588                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 50737                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3373.939886                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.281556                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.718444                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.911256                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.088744                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      8765877                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8765877                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6897039                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6897039                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        16864                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        16864                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16000                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16000                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     15662916                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        15662916                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     15662916                       # number of overall hits
system.cpu1.dcache.overall_hits::total       15662916                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       145788                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       145788                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         2852                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         2852                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       148640                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        148640                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       148640                       # number of overall misses
system.cpu1.dcache.overall_misses::total       148640                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  15430501531                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  15430501531                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    428031882                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    428031882                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  15858533413                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  15858533413                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  15858533413                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  15858533413                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      8911665                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      8911665                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6899891                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6899891                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        16864                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        16864                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16000                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16000                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     15811556                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     15811556                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     15811556                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     15811556                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.016359                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.016359                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000413                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000413                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.009401                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.009401                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.009401                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.009401                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 105842.055114                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 105842.055114                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 150081.305049                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 150081.305049                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 106690.886794                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 106690.886794                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 106690.886794                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 106690.886794                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       276381                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              4                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 69095.250000                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        23423                       # number of writebacks
system.cpu1.dcache.writebacks::total            23423                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        95312                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        95312                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         2847                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         2847                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        98159                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        98159                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        98159                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        98159                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        50476                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        50476                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            5                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            5                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        50481                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        50481                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        50481                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        50481                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   4416996321                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   4416996321                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       908641                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       908641                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   4417904962                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   4417904962                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   4417904962                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   4417904962                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.005664                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.005664                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003193                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003193                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003193                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003193                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 87506.861102                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 87506.861102                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 181728.200000                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 181728.200000                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 87516.193459                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 87516.193459                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 87516.193459                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 87516.193459                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               495.996623                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1010622166                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2037544.689516                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    12.996623                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          483                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.020828                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.774038                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     11907730                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       11907730                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     11907730                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        11907730                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     11907730                       # number of overall hits
system.cpu2.icache.overall_hits::total       11907730                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           15                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           15                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           15                       # number of overall misses
system.cpu2.icache.overall_misses::total           15                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2662222                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2662222                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2662222                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2662222                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2662222                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2662222                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     11907745                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     11907745                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     11907745                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     11907745                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     11907745                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     11907745                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 177481.466667                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 177481.466667                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 177481.466667                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 177481.466667                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 177481.466667                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 177481.466667                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2288219                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2288219                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2288219                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2288219                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2288219                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2288219                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 176016.846154                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 176016.846154                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 176016.846154                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 176016.846154                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 176016.846154                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 176016.846154                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 73028                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               179369353                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 73284                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               2447.592285                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   230.435715                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    25.564285                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.900140                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.099860                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9584697                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9584697                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      6984223                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6984223                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        20936                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        20936                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        16514                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16514                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16568920                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16568920                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16568920                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16568920                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       175868                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       175868                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       175868                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        175868                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       175868                       # number of overall misses
system.cpu2.dcache.overall_misses::total       175868                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  18894165565                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  18894165565                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  18894165565                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  18894165565                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  18894165565                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  18894165565                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9760565                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9760565                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      6984223                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6984223                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        20936                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        20936                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        16514                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        16514                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     16744788                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16744788                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     16744788                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16744788                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.018018                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.018018                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.010503                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.010503                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.010503                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.010503                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 107433.788779                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 107433.788779                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 107433.788779                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 107433.788779                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 107433.788779                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 107433.788779                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        21384                       # number of writebacks
system.cpu2.dcache.writebacks::total            21384                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       102840                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       102840                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       102840                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       102840                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       102840                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       102840                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        73028                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        73028                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        73028                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        73028                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        73028                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        73028                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   6876402474                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   6876402474                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   6876402474                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   6876402474                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   6876402474                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   6876402474                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.007482                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.007482                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004361                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004361                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004361                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004361                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 94161.177548                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 94161.177548                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 94161.177548                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 94161.177548                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 94161.177548                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 94161.177548                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
