# Reading X:/Quartus18.1/modelsim_ase/tcl/vsim/pref.tcl
# do HW3Q3_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying X:/Quartus18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q3 {X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q3/Comparator2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:07:58 on Oct 29,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q3" X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q3/Comparator2.v 
# -- Compiling module Comparator2
# 
# Top level modules:
# 	Comparator2
# End time: 12:07:58 on Oct 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q3 {X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q3/HW3Q3_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:07:58 on Oct 29,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q3" X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q3/HW3Q3_tb.v 
# -- Compiling module HW3Q3_tb
# 
# Top level modules:
# 	HW3Q3_tb
# End time: 12:07:58 on Oct 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  HW3Q3_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" HW3Q3_tb 
# Start time: 12:07:58 on Oct 29,2023
# Loading work.HW3Q3_tb
# Loading work.Comparator2
# ** Warning: (vsim-3015) X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q3/HW3Q3_tb.v(75): [PCDPC] - Port size (2) does not match connection size (1) for port 'A'. The port definition is at: X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q3/Comparator2.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /HW3Q3_tb/dut File: X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q3/Comparator2.v
# ** Warning: (vsim-3015) X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q3/HW3Q3_tb.v(75): [PCDPC] - Port size (2) does not match connection size (1) for port 'B'. The port definition is at: X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q3/Comparator2.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /HW3Q3_tb/dut File: X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q3/Comparator2.v
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 100 ps
# Starting...
# ErrorCount =           0
# End time: 12:12:52 on Oct 29,2023, Elapsed time: 0:04:54
# Errors: 0, Warnings: 2
