#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x134804290 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x134804400 .scope module, "tb_tinker_core" "tb_tinker_core" 3 3;
 .timescale -9 -12;
v0x134813350_0 .var "clk", 0 0;
v0x1348133f0_0 .net "hlt", 0 0, L_0x134818090;  1 drivers
v0x134813490_0 .var "reset", 0 0;
S_0x134804580 .scope module, "uut" "tinker_core" 3 10, 4 5 0, S_0x134804400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "hlt";
L_0x1348135c0 .functor BUFZ 1, v0x134928860_0, C4<0>, C4<0>, C4<0>;
L_0x134817ec0 .functor BUFZ 1, v0x134925010_0, C4<0>, C4<0>, C4<0>;
L_0x134817f30 .functor BUFZ 1, v0x134925010_0, C4<0>, C4<0>, C4<0>;
L_0x134818020 .functor BUFZ 1, v0x1349255b0_0, C4<0>, C4<0>, C4<0>;
L_0x134818090 .functor BUFZ 1, v0x1349252d0_0, C4<0>, C4<0>, C4<0>;
v0x13480fbf0_0 .net "alu_branch_pc_ex", 63 0, v0x134920f90_0;  1 drivers
v0x13480fce0_0 .net "alu_enable_de", 0 0, v0x13492b240_0;  1 drivers
v0x13480fdc0_0 .net "alu_enable_ex", 0 0, v0x134922cf0_0;  1 drivers
v0x13480fe90_0 .net "alu_mem_addr_ex", 63 0, v0x134921470_0;  1 drivers
v0x13480ff60_0 .net "alu_mem_data_ex", 63 0, v0x134921760_0;  1 drivers
v0x134810070_0 .net "alu_result_ex", 63 0, v0x134921c30_0;  1 drivers
v0x134810110_0 .net "alu_result_mem", 63 0, v0x134925f90_0;  1 drivers
v0x1348101f0_0 .net "branch_pc_mem", 63 0, v0x134924ea0_0;  1 drivers
v0x134810290_0 .net "branch_taken_ctrl_de", 0 0, v0x13492b300_0;  1 drivers
v0x1348103a0_0 .net "branch_taken_ex", 0 0, v0x134921050_0;  1 drivers
v0x134810470_0 .net "branch_taken_mem", 0 0, v0x134925010_0;  1 drivers
v0x134810540_0 .net "clk", 0 0, v0x134813350_0;  1 drivers
v0x1348105d0_0 .net "de_ex_bubble_enable", 0 0, L_0x1348135c0;  1 drivers
v0x134810660_0 .net "flush_de_branch", 0 0, L_0x134817ec0;  1 drivers
v0x134810710_0 .net "flush_ex_branch", 0 0, L_0x134817f30;  1 drivers
v0x1348107e0_0 .net "forward_a_select", 1 0, v0x134927a70_0;  1 drivers
v0x1348108c0_0 .net "forward_b_select", 1 0, v0x134927b30_0;  1 drivers
v0x134810aa0_0 .net "forward_c_select", 1 0, v0x134927bc0_0;  1 drivers
v0x134810b80_0 .net "hlt", 0 0, L_0x134818090;  alias, 1 drivers
v0x134810c20_0 .net "hlt_ex", 0 0, v0x134921100_0;  1 drivers
v0x134810cf0_0 .net "hlt_mem", 0 0, v0x1349252d0_0;  1 drivers
v0x134810da0_0 .net "instruction_de", 31 0, v0x134928ed0_0;  1 drivers
v0x134810e80_0 .net "instruction_if", 31 0, L_0x134814660;  1 drivers
v0x134810f60_0 .net "literal_de", 63 0, v0x13492b480_0;  1 drivers
v0x134810ff0_0 .net "literal_ex", 63 0, v0x134923190_0;  1 drivers
v0x134811080_0 .net "mem_addr_mem", 63 0, v0x134925490_0;  1 drivers
v0x134811150_0 .net "mem_pc_de", 0 0, v0x13492b550_0;  1 drivers
v0x134811220_0 .net "mem_pc_ex", 0 0, v0x134923350_0;  1 drivers
v0x1348112b0_0 .net "mem_pc_mem", 0 0, v0x1349255b0_0;  1 drivers
v0x134811380_0 .net "mem_rdata_mem", 63 0, L_0x134816af0;  1 drivers
v0x134811410_0 .net "mem_read_de", 0 0, v0x13492b620_0;  1 drivers
v0x1348114e0_0 .net "mem_read_ex", 0 0, v0x134923470_0;  1 drivers
v0x1348115f0_0 .net "mem_read_mem", 0 0, v0x134925710_0;  1 drivers
v0x134810990_0 .net "mem_to_reg_de", 0 0, v0x13492b6b0_0;  1 drivers
v0x1348118c0_0 .net "mem_to_reg_ex", 0 0, v0x134923590_0;  1 drivers
v0x134811950_0 .net "mem_to_reg_mem", 0 0, v0x134925870_0;  1 drivers
v0x134811a20_0 .net "mem_wdata_mem", 63 0, v0x134925a90_0;  1 drivers
v0x134811af0_0 .net "mem_write_de", 0 0, v0x13492b760_0;  1 drivers
v0x134811bc0_0 .net "mem_write_ex", 0 0, v0x1349236d0_0;  1 drivers
v0x134811c50_0 .net "mem_write_mem", 0 0, v0x134925bb0_0;  1 drivers
v0x134811d20_0 .net "opcode_de", 4 0, v0x13492b810_0;  1 drivers
v0x134811db0_0 .net "opcode_ex", 4 0, v0x134923910_0;  1 drivers
v0x134811e80_0 .net "operand_a_de", 63 0, v0x1349266f0_0;  1 drivers
v0x134811f50_0 .net "operand_a_ex", 63 0, v0x134923a30_0;  1 drivers
v0x134812020_0 .net "operand_b_de", 63 0, v0x134929900_0;  1 drivers
v0x1348120f0_0 .net "operand_b_ex", 63 0, v0x134923b50_0;  1 drivers
v0x1348121c0_0 .net "operand_b_reg_maybe_fwd", 63 0, v0x134926dd0_0;  1 drivers
v0x134812290_0 .net "operand_c_de", 63 0, v0x1349274e0_0;  1 drivers
v0x134812360_0 .net "operand_c_ex", 63 0, v0x134923cb0_0;  1 drivers
v0x134812430_0 .net "pc_de", 63 0, v0x134929010_0;  1 drivers
v0x134812500_0 .net "pc_ex", 63 0, v0x134923e10_0;  1 drivers
v0x1348125d0_0 .net "pc_if", 63 0, v0x13492a150_0;  1 drivers
v0x134812660_0 .net "rd_addr_de", 4 0, v0x13492b920_0;  1 drivers
v0x134812780_0 .net "rd_addr_ex", 4 0, v0x134923f70_0;  1 drivers
v0x134812820_0 .net "rd_addr_mem", 4 0, v0x134925d10_0;  1 drivers
v0x1348128c0_0 .net "reg_wdata_wb", 63 0, v0x134922410_0;  1 drivers
v0x134812960_0 .net "reg_write_de", 0 0, v0x13492b9f0_0;  1 drivers
v0x134812a30_0 .net "reg_write_ex", 0 0, v0x1349240c0_0;  1 drivers
v0x134812b40_0 .net "reg_write_mem", 0 0, v0x134925e70_0;  1 drivers
v0x134812bd0_0 .net "regfile_operand_a_de", 63 0, L_0x134817450;  1 drivers
v0x134812cb0_0 .net "regfile_operand_b_de", 63 0, L_0x134817880;  1 drivers
v0x134812d80_0 .net "regfile_operand_c_de", 63 0, L_0x134817cf0;  1 drivers
v0x134812e50_0 .net "reset", 0 0, v0x134813490_0;  1 drivers
v0x134812ee0_0 .net "return_pc_mem", 63 0, v0x13480fae0_0;  1 drivers
v0x134812fb0_0 .net "rs_addr_de", 4 0, v0x13492ba80_0;  1 drivers
v0x134811680_0 .net "rs_addr_ex", 4 0, v0x134924210_0;  1 drivers
v0x134811710_0 .net "rt_addr_de", 4 0, v0x13492bb10_0;  1 drivers
v0x1348117a0_0 .net "rt_addr_ex", 4 0, v0x1349244a0_0;  1 drivers
v0x134813040_0 .net "stack_ptr_de", 63 0, L_0x134817dd0;  1 drivers
v0x134813110_0 .net "stack_ptr_ex", 63 0, v0x1349245d0_0;  1 drivers
v0x1348131e0_0 .net "stall_de", 0 0, v0x134928860_0;  1 drivers
v0x134813270_0 .net "take_return_pc_fetch", 0 0, L_0x134818020;  1 drivers
S_0x134804790 .scope module, "calculation_unit" "alu" 4 138, 4 353 0, S_0x134804580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "alu_enable";
    .port_info 1 /INPUT 5 "opcode";
    .port_info 2 /INPUT 64 "input1";
    .port_info 3 /INPUT 64 "input2";
    .port_info 4 /INPUT 64 "input3";
    .port_info 5 /INPUT 5 "rd_addr";
    .port_info 6 /INPUT 64 "literal";
    .port_info 7 /INPUT 64 "pc_in";
    .port_info 8 /INPUT 64 "stack_ptr";
    .port_info 9 /OUTPUT 64 "result";
    .port_info 10 /OUTPUT 64 "mem_addr";
    .port_info 11 /OUTPUT 64 "mem_wdata";
    .port_info 12 /OUTPUT 64 "branch_pc";
    .port_info 13 /OUTPUT 1 "branch_taken";
    .port_info 14 /OUTPUT 1 "hlt_out";
    .port_info 15 /INPUT 1 "mem_read_in";
    .port_info 16 /INPUT 1 "mem_write_in";
    .port_info 17 /INPUT 1 "reg_write_in";
    .port_info 18 /INPUT 1 "mem_to_reg_in";
    .port_info 19 /INPUT 1 "mem_pc_in";
P_0x135009200 .param/l "ADD" 1 4 361, C4<11000>;
P_0x135009240 .param/l "ADDF" 1 4 361, C4<10100>;
P_0x135009280 .param/l "ADDI" 1 4 361, C4<11001>;
P_0x1350092c0 .param/l "AND" 1 4 361, C4<00000>;
P_0x135009300 .param/l "BR" 1 4 361, C4<01000>;
P_0x135009340 .param/l "BRGT" 1 4 361, C4<01110>;
P_0x135009380 .param/l "BRNZ" 1 4 361, C4<01011>;
P_0x1350093c0 .param/l "BRR" 1 4 361, C4<01001>;
P_0x135009400 .param/l "BRRI" 1 4 361, C4<01010>;
P_0x135009440 .param/l "CALL" 1 4 361, C4<01100>;
P_0x135009480 .param/l "DIV" 1 4 361, C4<11101>;
P_0x1350094c0 .param/l "DIVF" 1 4 361, C4<10111>;
P_0x135009500 .param/l "MOV_LIT" 1 4 361, C4<10010>;
P_0x135009540 .param/l "MOV_MEM" 1 4 361, C4<10000>;
P_0x135009580 .param/l "MOV_REG" 1 4 361, C4<10001>;
P_0x1350095c0 .param/l "MOV_STR" 1 4 361, C4<10011>;
P_0x135009600 .param/l "MUL" 1 4 361, C4<11100>;
P_0x135009640 .param/l "MULF" 1 4 361, C4<10110>;
P_0x135009680 .param/l "NOT" 1 4 361, C4<00011>;
P_0x1350096c0 .param/l "OR" 1 4 361, C4<00001>;
P_0x135009700 .param/l "PRIV" 1 4 361, C4<01111>;
P_0x135009740 .param/l "RETURN" 1 4 361, C4<01101>;
P_0x135009780 .param/l "SHFTL" 1 4 361, C4<00110>;
P_0x1350097c0 .param/l "SHFTLI" 1 4 361, C4<00111>;
P_0x135009800 .param/l "SHFTR" 1 4 361, C4<00100>;
P_0x135009840 .param/l "SHFTRI" 1 4 361, C4<00101>;
P_0x135009880 .param/l "SUB" 1 4 361, C4<11010>;
P_0x1350098c0 .param/l "SUBF" 1 4 361, C4<10101>;
P_0x135009900 .param/l "SUBI" 1 4 361, C4<11011>;
P_0x135009940 .param/l "XOR" 1 4 361, C4<00010>;
v0x1348055e0_0 .net "alu_enable", 0 0, v0x134922cf0_0;  alias, 1 drivers
v0x134920f90_0 .var "branch_pc", 63 0;
v0x134921050_0 .var "branch_taken", 0 0;
v0x134921100_0 .var "hlt_out", 0 0;
v0x134921190_0 .net "input1", 63 0, v0x134923a30_0;  alias, 1 drivers
v0x134921260_0 .net "input2", 63 0, v0x134923b50_0;  alias, 1 drivers
v0x134921310_0 .net "input3", 63 0, v0x134923cb0_0;  alias, 1 drivers
v0x1349213c0_0 .net "literal", 63 0, v0x134923190_0;  alias, 1 drivers
v0x134921470_0 .var "mem_addr", 63 0;
v0x134921580_0 .net "mem_pc_in", 0 0, v0x134923350_0;  alias, 1 drivers
v0x134921620_0 .net "mem_read_in", 0 0, v0x134923470_0;  alias, 1 drivers
v0x1349216c0_0 .net "mem_to_reg_in", 0 0, v0x134923590_0;  alias, 1 drivers
v0x134921760_0 .var "mem_wdata", 63 0;
v0x134921810_0 .net "mem_write_in", 0 0, v0x1349236d0_0;  alias, 1 drivers
v0x1349218b0_0 .net "opcode", 4 0, v0x134923910_0;  alias, 1 drivers
v0x134921960_0 .net "pc_in", 63 0, v0x134923e10_0;  alias, 1 drivers
v0x134921a10_0 .net "rd_addr", 4 0, v0x134923f70_0;  alias, 1 drivers
v0x134921ba0_0 .net "reg_write_in", 0 0, v0x1349240c0_0;  alias, 1 drivers
v0x134921c30_0 .var "result", 63 0;
v0x134921cd0_0 .net "stack_ptr", 63 0, v0x1349245d0_0;  alias, 1 drivers
E_0x134805550/0 .event anyedge, v0x134921960_0, v0x1348055e0_0, v0x1349218b0_0, v0x134921190_0;
E_0x134805550/1 .event anyedge, v0x134921260_0, v0x134921310_0, v0x1349213c0_0, v0x134921cd0_0;
E_0x134805550 .event/or E_0x134805550/0, E_0x134805550/1;
S_0x134921f60 .scope module, "data_source_selector" "memRegMux" 4 156, 4 447 0, S_0x134804580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "mem_to_reg";
    .port_info 1 /INPUT 64 "readData";
    .port_info 2 /INPUT 64 "aluResult";
    .port_info 3 /OUTPUT 64 "regWriteData";
v0x134922220_0 .net "aluResult", 63 0, v0x134925f90_0;  alias, 1 drivers
v0x1349222e0_0 .net "mem_to_reg", 0 0, v0x134925870_0;  alias, 1 drivers
v0x134922380_0 .net "readData", 63 0, L_0x134816af0;  alias, 1 drivers
v0x134922410_0 .var "regWriteData", 63 0;
E_0x1349221b0 .event anyedge, v0x1349222e0_0, v0x134922380_0, v0x134922220_0;
S_0x1349224d0 .scope module, "de_ex_reg" "de_ex_register" 4 122, 4 322 0, S_0x134804580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "flush";
    .port_info 2 /INPUT 1 "bubble_enable";
    .port_info 3 /INPUT 64 "pc_in";
    .port_info 4 /INPUT 64 "operand_a_in";
    .port_info 5 /INPUT 64 "operand_b_in";
    .port_info 6 /INPUT 64 "operand_c_in";
    .port_info 7 /INPUT 64 "literal_in";
    .port_info 8 /INPUT 5 "rd_addr_in";
    .port_info 9 /INPUT 5 "rs_addr_in";
    .port_info 10 /INPUT 5 "rt_addr_in";
    .port_info 11 /INPUT 5 "opcode_in";
    .port_info 12 /INPUT 64 "stack_ptr_in";
    .port_info 13 /INPUT 1 "alu_enable_in";
    .port_info 14 /INPUT 1 "mem_read_in";
    .port_info 15 /INPUT 1 "mem_write_in";
    .port_info 16 /INPUT 1 "reg_write_in";
    .port_info 17 /INPUT 1 "mem_to_reg_in";
    .port_info 18 /INPUT 1 "branch_taken_ctrl_in";
    .port_info 19 /INPUT 1 "mem_pc_in";
    .port_info 20 /OUTPUT 64 "pc_out";
    .port_info 21 /OUTPUT 64 "operand_a_out";
    .port_info 22 /OUTPUT 64 "operand_b_out";
    .port_info 23 /OUTPUT 64 "operand_c_out";
    .port_info 24 /OUTPUT 64 "literal_out";
    .port_info 25 /OUTPUT 5 "rd_addr_out";
    .port_info 26 /OUTPUT 5 "rs_addr_out";
    .port_info 27 /OUTPUT 5 "rt_addr_out";
    .port_info 28 /OUTPUT 5 "opcode_out";
    .port_info 29 /OUTPUT 64 "stack_ptr_out";
    .port_info 30 /OUTPUT 1 "alu_enable_out";
    .port_info 31 /OUTPUT 1 "mem_read_out";
    .port_info 32 /OUTPUT 1 "mem_write_out";
    .port_info 33 /OUTPUT 1 "reg_write_out";
    .port_info 34 /OUTPUT 1 "mem_to_reg_out";
    .port_info 35 /OUTPUT 1 "branch_taken_ctrl_out";
    .port_info 36 /OUTPUT 1 "mem_pc_out";
P_0x134922690 .param/l "NOP_OPCODE" 0 4 332, C4<00000>;
v0x134922c40_0 .net "alu_enable_in", 0 0, v0x13492b240_0;  alias, 1 drivers
v0x134922cf0_0 .var "alu_enable_out", 0 0;
v0x134922d90_0 .net "branch_taken_ctrl_in", 0 0, v0x13492b300_0;  alias, 1 drivers
v0x134922e40_0 .var "branch_taken_ctrl_out", 0 0;
v0x134922ed0_0 .net "bubble_enable", 0 0, L_0x1348135c0;  alias, 1 drivers
v0x134922fa0_0 .net "clk", 0 0, v0x134813350_0;  alias, 1 drivers
v0x134923040_0 .net "flush", 0 0, L_0x134817f30;  alias, 1 drivers
v0x1349230e0_0 .net "literal_in", 63 0, v0x13492b480_0;  alias, 1 drivers
v0x134923190_0 .var "literal_out", 63 0;
v0x1349232c0_0 .net "mem_pc_in", 0 0, v0x13492b550_0;  alias, 1 drivers
v0x134923350_0 .var "mem_pc_out", 0 0;
v0x1349233e0_0 .net "mem_read_in", 0 0, v0x13492b620_0;  alias, 1 drivers
v0x134923470_0 .var "mem_read_out", 0 0;
v0x134923500_0 .net "mem_to_reg_in", 0 0, v0x13492b6b0_0;  alias, 1 drivers
v0x134923590_0 .var "mem_to_reg_out", 0 0;
v0x134923640_0 .net "mem_write_in", 0 0, v0x13492b760_0;  alias, 1 drivers
v0x1349236d0_0 .var "mem_write_out", 0 0;
v0x134923880_0 .net "opcode_in", 4 0, v0x13492b810_0;  alias, 1 drivers
v0x134923910_0 .var "opcode_out", 4 0;
v0x1349239a0_0 .net "operand_a_in", 63 0, v0x1349266f0_0;  alias, 1 drivers
v0x134923a30_0 .var "operand_a_out", 63 0;
v0x134923ac0_0 .net "operand_b_in", 63 0, v0x134929900_0;  alias, 1 drivers
v0x134923b50_0 .var "operand_b_out", 63 0;
v0x134923c10_0 .net "operand_c_in", 63 0, v0x1349274e0_0;  alias, 1 drivers
v0x134923cb0_0 .var "operand_c_out", 63 0;
v0x134923d70_0 .net "pc_in", 63 0, v0x134929010_0;  alias, 1 drivers
v0x134923e10_0 .var "pc_out", 63 0;
v0x134923ed0_0 .net "rd_addr_in", 4 0, v0x13492b920_0;  alias, 1 drivers
v0x134923f70_0 .var "rd_addr_out", 4 0;
v0x134924030_0 .net "reg_write_in", 0 0, v0x13492b9f0_0;  alias, 1 drivers
v0x1349240c0_0 .var "reg_write_out", 0 0;
v0x134924170_0 .net "rs_addr_in", 4 0, v0x13492ba80_0;  alias, 1 drivers
v0x134924210_0 .var "rs_addr_out", 4 0;
v0x134923780_0 .net "rt_addr_in", 4 0, v0x13492bb10_0;  alias, 1 drivers
v0x1349244a0_0 .var "rt_addr_out", 4 0;
v0x134924530_0 .net "stack_ptr_in", 63 0, L_0x134817dd0;  alias, 1 drivers
v0x1349245d0_0 .var "stack_ptr_out", 63 0;
E_0x134922be0 .event posedge, v0x134922fa0_0;
S_0x134924a00 .scope module, "ex_mem_reg" "ex_mem_register" 4 146, 4 391 0, S_0x134804580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "flush_mem";
    .port_info 2 /INPUT 64 "result_in";
    .port_info 3 /INPUT 64 "mem_addr_in";
    .port_info 4 /INPUT 64 "mem_wdata_in";
    .port_info 5 /INPUT 64 "branch_pc_in";
    .port_info 6 /INPUT 5 "rd_addr_in";
    .port_info 7 /INPUT 1 "hlt_in";
    .port_info 8 /INPUT 1 "mem_read_in";
    .port_info 9 /INPUT 1 "mem_write_in";
    .port_info 10 /INPUT 1 "reg_write_in";
    .port_info 11 /INPUT 1 "mem_to_reg_in";
    .port_info 12 /INPUT 1 "branch_taken_in";
    .port_info 13 /INPUT 1 "mem_pc_in";
    .port_info 14 /OUTPUT 64 "result_out";
    .port_info 15 /OUTPUT 64 "mem_addr_out";
    .port_info 16 /OUTPUT 64 "mem_wdata_out";
    .port_info 17 /OUTPUT 64 "branch_pc_out";
    .port_info 18 /OUTPUT 5 "rd_addr_out";
    .port_info 19 /OUTPUT 1 "hlt_out";
    .port_info 20 /OUTPUT 1 "mem_read_out";
    .port_info 21 /OUTPUT 1 "mem_write_out";
    .port_info 22 /OUTPUT 1 "reg_write_out";
    .port_info 23 /OUTPUT 1 "mem_to_reg_out";
    .port_info 24 /OUTPUT 1 "branch_taken_out";
    .port_info 25 /OUTPUT 1 "mem_pc_out";
v0x134924de0_0 .net "branch_pc_in", 63 0, v0x134920f90_0;  alias, 1 drivers
v0x134924ea0_0 .var "branch_pc_out", 63 0;
v0x134924f40_0 .net "branch_taken_in", 0 0, v0x134921050_0;  alias, 1 drivers
v0x134925010_0 .var "branch_taken_out", 0 0;
v0x1349250a0_0 .net "clk", 0 0, v0x134813350_0;  alias, 1 drivers
v0x134925170_0 .net "flush_mem", 0 0, L_0x134817f30;  alias, 1 drivers
v0x134925220_0 .net "hlt_in", 0 0, v0x134921100_0;  alias, 1 drivers
v0x1349252d0_0 .var "hlt_out", 0 0;
v0x134925360_0 .net "mem_addr_in", 63 0, v0x134921470_0;  alias, 1 drivers
v0x134925490_0 .var "mem_addr_out", 63 0;
v0x134925520_0 .net "mem_pc_in", 0 0, v0x134923350_0;  alias, 1 drivers
v0x1349255b0_0 .var "mem_pc_out", 0 0;
v0x134925640_0 .net "mem_read_in", 0 0, v0x134923470_0;  alias, 1 drivers
v0x134925710_0 .var "mem_read_out", 0 0;
v0x1349257a0_0 .net "mem_to_reg_in", 0 0, v0x134923590_0;  alias, 1 drivers
v0x134925870_0 .var "mem_to_reg_out", 0 0;
v0x134925900_0 .net "mem_wdata_in", 63 0, v0x134921760_0;  alias, 1 drivers
v0x134925a90_0 .var "mem_wdata_out", 63 0;
v0x134925b20_0 .net "mem_write_in", 0 0, v0x1349236d0_0;  alias, 1 drivers
v0x134925bb0_0 .var "mem_write_out", 0 0;
v0x134925c40_0 .net "rd_addr_in", 4 0, v0x134923f70_0;  alias, 1 drivers
v0x134925d10_0 .var "rd_addr_out", 4 0;
v0x134925da0_0 .net "reg_write_in", 0 0, v0x1349240c0_0;  alias, 1 drivers
v0x134925e70_0 .var "reg_write_out", 0 0;
v0x134925f00_0 .net "result_in", 63 0, v0x134921c30_0;  alias, 1 drivers
v0x134925f90_0 .var "result_out", 63 0;
S_0x134926280 .scope module, "forwardingMuxA" "forwardingMux" 4 116, 4 204 0, S_0x134804580;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "select";
    .port_info 1 /INPUT 64 "data_regfile";
    .port_info 2 /INPUT 64 "data_ex";
    .port_info 3 /INPUT 64 "data_mem";
    .port_info 4 /OUTPUT 64 "forwarded_data";
v0x1349264c0_0 .net "data_ex", 63 0, v0x134921c30_0;  alias, 1 drivers
v0x1349265a0_0 .net "data_mem", 63 0, v0x134922410_0;  alias, 1 drivers
v0x134926640_0 .net "data_regfile", 63 0, L_0x134817450;  alias, 1 drivers
v0x1349266f0_0 .var "forwarded_data", 63 0;
v0x1349267b0_0 .net "select", 1 0, v0x134927a70_0;  alias, 1 drivers
E_0x134926480 .event anyedge, v0x1349267b0_0, v0x134926640_0, v0x134921c30_0, v0x134922410_0;
S_0x134926910 .scope module, "forwardingMuxB" "forwardingMux" 4 117, 4 204 0, S_0x134804580;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "select";
    .port_info 1 /INPUT 64 "data_regfile";
    .port_info 2 /INPUT 64 "data_ex";
    .port_info 3 /INPUT 64 "data_mem";
    .port_info 4 /OUTPUT 64 "forwarded_data";
v0x134926bb0_0 .net "data_ex", 63 0, v0x134921c30_0;  alias, 1 drivers
v0x134926c50_0 .net "data_mem", 63 0, v0x134922410_0;  alias, 1 drivers
v0x134926d30_0 .net "data_regfile", 63 0, L_0x134817880;  alias, 1 drivers
v0x134926dd0_0 .var "forwarded_data", 63 0;
v0x134926e80_0 .net "select", 1 0, v0x134927b30_0;  alias, 1 drivers
E_0x134926b50 .event anyedge, v0x134926e80_0, v0x134926d30_0, v0x134921c30_0, v0x134922410_0;
S_0x134926ff0 .scope module, "forwardingMuxC" "forwardingMux" 4 118, 4 204 0, S_0x134804580;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "select";
    .port_info 1 /INPUT 64 "data_regfile";
    .port_info 2 /INPUT 64 "data_ex";
    .port_info 3 /INPUT 64 "data_mem";
    .port_info 4 /OUTPUT 64 "forwarded_data";
v0x134927290_0 .net "data_ex", 63 0, v0x134921c30_0;  alias, 1 drivers
v0x1349273b0_0 .net "data_mem", 63 0, v0x134922410_0;  alias, 1 drivers
v0x134927450_0 .net "data_regfile", 63 0, L_0x134817cf0;  alias, 1 drivers
v0x1349274e0_0 .var "forwarded_data", 63 0;
v0x134927590_0 .net "select", 1 0, v0x134927bc0_0;  alias, 1 drivers
E_0x134927230 .event anyedge, v0x134927590_0, v0x134927450_0, v0x134921c30_0, v0x134922410_0;
S_0x1349276f0 .scope module, "fwd_unit" "forwardingUnit" 4 112, 4 184 0, S_0x134804580;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "rs_addr_de";
    .port_info 1 /INPUT 5 "rt_addr_de";
    .port_info 2 /INPUT 5 "rd_addr_de";
    .port_info 3 /INPUT 5 "rd_addr_ex";
    .port_info 4 /INPUT 1 "reg_write_ex";
    .port_info 5 /INPUT 5 "rd_addr_mem";
    .port_info 6 /INPUT 1 "reg_write_mem";
    .port_info 7 /OUTPUT 2 "forward_a_select";
    .port_info 8 /OUTPUT 2 "forward_b_select";
    .port_info 9 /OUTPUT 2 "forward_c_select";
v0x134927a70_0 .var "forward_a_select", 1 0;
v0x134927b30_0 .var "forward_b_select", 1 0;
v0x134927bc0_0 .var "forward_c_select", 1 0;
v0x134927c90_0 .net "rd_addr_de", 4 0, v0x13492b920_0;  alias, 1 drivers
v0x134927d40_0 .net "rd_addr_ex", 4 0, v0x134923f70_0;  alias, 1 drivers
v0x134927e10_0 .net "rd_addr_mem", 4 0, v0x134925d10_0;  alias, 1 drivers
v0x134927ea0_0 .net "reg_write_ex", 0 0, v0x1349240c0_0;  alias, 1 drivers
v0x134927f30_0 .net "reg_write_mem", 0 0, v0x134925e70_0;  alias, 1 drivers
v0x134927fe0_0 .net "rs_addr_de", 4 0, v0x13492ba80_0;  alias, 1 drivers
v0x134928110_0 .net "rt_addr_de", 4 0, v0x13492bb10_0;  alias, 1 drivers
E_0x1349279f0/0 .event anyedge, v0x134921ba0_0, v0x134921a10_0, v0x134924170_0, v0x134925e70_0;
E_0x1349279f0/1 .event anyedge, v0x134925d10_0, v0x134923780_0, v0x134923ed0_0;
E_0x1349279f0 .event/or E_0x1349279f0/0, E_0x1349279f0/1;
S_0x134928240 .scope module, "hazard_unit" "hazardDetectionUnit" 4 53, 4 167 0, S_0x134804580;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "rs_addr_de";
    .port_info 1 /INPUT 5 "rt_addr_de";
    .port_info 2 /INPUT 5 "rd_addr_ex";
    .port_info 3 /INPUT 1 "mem_read_ex";
    .port_info 4 /OUTPUT 1 "stall_de";
v0x134928510_0 .net "mem_read_ex", 0 0, v0x134923470_0;  alias, 1 drivers
v0x1349285b0_0 .net "rd_addr_ex", 4 0, v0x134923f70_0;  alias, 1 drivers
v0x1349286d0_0 .net "rs_addr_de", 4 0, v0x13492ba80_0;  alias, 1 drivers
v0x134928780_0 .net "rt_addr_de", 4 0, v0x13492bb10_0;  alias, 1 drivers
v0x134928860_0 .var "stall_de", 0 0;
E_0x134926440 .event anyedge, v0x134921620_0, v0x134921a10_0, v0x134924170_0, v0x134923780_0;
S_0x134928980 .scope module, "if_de_reg" "if_de_register" 4 91, 4 267 0, S_0x134804580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "flush";
    .port_info 2 /INPUT 64 "pc_in";
    .port_info 3 /INPUT 32 "instruction_in";
    .port_info 4 /OUTPUT 64 "pc_out";
    .port_info 5 /OUTPUT 32 "instruction_out";
P_0x134928b40 .param/l "NOP_INSTRUCTION" 0 4 276, C4<00000000000000000000000000000000>;
v0x134928cd0_0 .net "clk", 0 0, v0x134813350_0;  alias, 1 drivers
v0x134928db0_0 .net "flush", 0 0, L_0x134817ec0;  alias, 1 drivers
v0x134928e40_0 .net "instruction_in", 31 0, L_0x134814660;  alias, 1 drivers
v0x134928ed0_0 .var "instruction_out", 31 0;
v0x134928f60_0 .net "pc_in", 63 0, v0x13492a150_0;  alias, 1 drivers
v0x134929010_0 .var "pc_out", 63 0;
S_0x134929130 .scope module, "input_selector" "reglitmux" 4 119, 4 439 0, S_0x134804580;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "sel";
    .port_info 1 /INPUT 64 "reg_in";
    .port_info 2 /INPUT 64 "lit_in";
    .port_info 3 /OUTPUT 64 "out";
P_0x1349292f0 .param/l "ADDI" 1 4 440, C4<11001>;
P_0x134929330 .param/l "BRRI" 1 4 440, C4<01010>;
P_0x134929370 .param/l "MOV_LIT" 1 4 440, C4<10010>;
P_0x1349293b0 .param/l "MOV_MEM" 1 4 440, C4<10000>;
P_0x1349293f0 .param/l "MOV_STR" 1 4 440, C4<10011>;
P_0x134929430 .param/l "SHFTLI" 1 4 440, C4<00111>;
P_0x134929470 .param/l "SHFTRI" 1 4 440, C4<00101>;
P_0x1349294b0 .param/l "SUBI" 1 4 440, C4<11011>;
v0x134929830_0 .net "lit_in", 63 0, v0x13492b480_0;  alias, 1 drivers
v0x134929900_0 .var "out", 63 0;
v0x1349299b0_0 .net "reg_in", 63 0, v0x134926dd0_0;  alias, 1 drivers
v0x134929a80_0 .net "sel", 4 0, v0x13492b810_0;  alias, 1 drivers
E_0x1349297c0 .event anyedge, v0x134923880_0, v0x1349230e0_0, v0x134926dd0_0;
S_0x134929b70 .scope module, "instruction_fetcher" "fetch" 4 66, 4 237 0, S_0x134804580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "branch_taken";
    .port_info 3 /INPUT 64 "branch_pc";
    .port_info 4 /INPUT 1 "take_return_pc";
    .port_info 5 /INPUT 64 "return_pc";
    .port_info 6 /OUTPUT 64 "pc_out";
P_0x134929d30 .param/l "INITIAL_PC" 1 4 247, C4<0000000000000000000000000000000000000000000000000010000000000000>;
v0x134929f40_0 .net "branch_pc", 63 0, v0x134924ea0_0;  alias, 1 drivers
v0x134929ff0_0 .net "branch_taken", 0 0, v0x134925010_0;  alias, 1 drivers
v0x13492a0a0_0 .net "clk", 0 0, v0x134813350_0;  alias, 1 drivers
v0x13492a150_0 .var "current_pc", 63 0;
v0x13492a1e0_0 .net "pc_out", 63 0, v0x13492a150_0;  alias, 1 drivers
v0x13492a2b0_0 .net "reset", 0 0, v0x134813490_0;  alias, 1 drivers
v0x13492a340_0 .net "return_pc", 63 0, v0x13480fae0_0;  alias, 1 drivers
v0x13492a3f0_0 .net "take_return_pc", 0 0, L_0x134818020;  alias, 1 drivers
E_0x134929ef0 .event posedge, v0x13492a2b0_0, v0x134922fa0_0;
S_0x13492a540 .scope module, "instruction_parser" "instructionDecoder" 4 102, 4 293 0, S_0x134804580;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instructionLine";
    .port_info 1 /OUTPUT 64 "literal";
    .port_info 2 /OUTPUT 5 "rd";
    .port_info 3 /OUTPUT 5 "rs";
    .port_info 4 /OUTPUT 5 "rt";
    .port_info 5 /OUTPUT 5 "opcode";
    .port_info 6 /OUTPUT 1 "alu_enable";
    .port_info 7 /OUTPUT 1 "mem_read";
    .port_info 8 /OUTPUT 1 "mem_write";
    .port_info 9 /OUTPUT 1 "reg_write";
    .port_info 10 /OUTPUT 1 "mem_to_reg";
    .port_info 11 /OUTPUT 1 "branch_taken";
    .port_info 12 /OUTPUT 1 "mem_pc";
P_0x13580a200 .param/l "ADD" 1 4 297, C4<11000>;
P_0x13580a240 .param/l "ADDF" 1 4 297, C4<10100>;
P_0x13580a280 .param/l "ADDI" 1 4 297, C4<11001>;
P_0x13580a2c0 .param/l "AND" 1 4 297, C4<00000>;
P_0x13580a300 .param/l "BR" 1 4 297, C4<01000>;
P_0x13580a340 .param/l "BRGT" 1 4 297, C4<01110>;
P_0x13580a380 .param/l "BRNZ" 1 4 297, C4<01011>;
P_0x13580a3c0 .param/l "BRR" 1 4 297, C4<01001>;
P_0x13580a400 .param/l "BRRI" 1 4 297, C4<01010>;
P_0x13580a440 .param/l "CALL" 1 4 297, C4<01100>;
P_0x13580a480 .param/l "DIV" 1 4 297, C4<11101>;
P_0x13580a4c0 .param/l "DIVF" 1 4 297, C4<10111>;
P_0x13580a500 .param/l "MOV_LIT" 1 4 297, C4<10010>;
P_0x13580a540 .param/l "MOV_MEM" 1 4 297, C4<10000>;
P_0x13580a580 .param/l "MOV_REG" 1 4 297, C4<10001>;
P_0x13580a5c0 .param/l "MOV_STR" 1 4 297, C4<10011>;
P_0x13580a600 .param/l "MUL" 1 4 297, C4<11100>;
P_0x13580a640 .param/l "MULF" 1 4 297, C4<10110>;
P_0x13580a680 .param/l "NOT" 1 4 297, C4<00011>;
P_0x13580a6c0 .param/l "OR" 1 4 297, C4<00001>;
P_0x13580a700 .param/l "PRIV" 1 4 297, C4<01111>;
P_0x13580a740 .param/l "RETURN" 1 4 297, C4<01101>;
P_0x13580a780 .param/l "SHFTL" 1 4 297, C4<00110>;
P_0x13580a7c0 .param/l "SHFTLI" 1 4 297, C4<00111>;
P_0x13580a800 .param/l "SHFTR" 1 4 297, C4<00100>;
P_0x13580a840 .param/l "SHFTRI" 1 4 297, C4<00101>;
P_0x13580a880 .param/l "SUB" 1 4 297, C4<11010>;
P_0x13580a8c0 .param/l "SUBF" 1 4 297, C4<10101>;
P_0x13580a900 .param/l "SUBI" 1 4 297, C4<11011>;
P_0x13580a940 .param/l "XOR" 1 4 297, C4<00010>;
v0x13492b240_0 .var "alu_enable", 0 0;
v0x13492b300_0 .var "branch_taken", 0 0;
v0x13492b3b0_0 .net "instructionLine", 31 0, v0x134928ed0_0;  alias, 1 drivers
v0x13492b480_0 .var "literal", 63 0;
v0x13492b550_0 .var "mem_pc", 0 0;
v0x13492b620_0 .var "mem_read", 0 0;
v0x13492b6b0_0 .var "mem_to_reg", 0 0;
v0x13492b760_0 .var "mem_write", 0 0;
v0x13492b810_0 .var "opcode", 4 0;
v0x13492b920_0 .var "rd", 4 0;
v0x13492b9f0_0 .var "reg_write", 0 0;
v0x13492ba80_0 .var "rs", 4 0;
v0x13492bb10_0 .var "rt", 4 0;
E_0x13492b1f0 .event anyedge, v0x134928ed0_0, v0x134923880_0, v0x134923ed0_0, v0x1349230e0_0;
S_0x13492bc90 .scope module, "memory" "memory" 4 78, 4 416 0, S_0x134804580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 64 "inst_addr";
    .port_info 3 /OUTPUT 32 "instruction_out";
    .port_info 4 /INPUT 64 "data_addr";
    .port_info 5 /INPUT 64 "data_wdata";
    .port_info 6 /INPUT 1 "mem_read";
    .port_info 7 /INPUT 1 "mem_write";
    .port_info 8 /OUTPUT 64 "data_rdata";
P_0x13492be50 .param/l "ADDR_BITS" 1 4 421, +C4<00000000000000000000000000010011>;
P_0x13492be90 .param/l "MEM_SIZE_BYTES" 1 4 421, +C4<00000000000010000000000000000000>;
L_0x134813d00 .functor BUFZ 8, L_0x1348138e0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x134814110 .functor BUFZ 8, L_0x134813db0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x1348145b0 .functor BUFZ 8, L_0x1348141c0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x134814860 .functor BUFZ 8, L_0x1348147c0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x134815100 .functor BUFZ 8, L_0x134814de0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x1348155b0 .functor BUFZ 8, L_0x1348151e0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x134815930 .functor BUFZ 8, L_0x134815280, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x134815e50 .functor BUFZ 8, L_0x134815a20, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x134816200 .functor BUFZ 8, L_0x134815ac0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x134816360 .functor BUFZ 8, L_0x1348162c0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x134816a20 .functor BUFZ 8, L_0x1348166b0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x1348170c0 .functor BUFZ 8, L_0x1348168f0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x13492c0e0_0 .net *"_ivl_1", 62 0, L_0x134813760;  1 drivers
L_0x118040370 .functor BUFT 1, C4<0000000000000>, C4<0>, C4<0>, C4<0>;
v0x13492c190_0 .net *"_ivl_100", 12 0, L_0x118040370;  1 drivers
L_0x1180403b8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x13492c230_0 .net/2u *"_ivl_101", 31 0, L_0x1180403b8;  1 drivers
v0x13492c2c0_0 .net *"_ivl_103", 31 0, L_0x1348154f0;  1 drivers
v0x13492c350_0 .net *"_ivl_106", 7 0, L_0x134815930;  1 drivers
v0x13492c420_0 .net *"_ivl_109", 7 0, L_0x134815a20;  1 drivers
L_0x118040010 .functor BUFT 1, C4<0000000000000>, C4<0>, C4<0>, C4<0>;
v0x13492c4d0_0 .net *"_ivl_11", 12 0, L_0x118040010;  1 drivers
v0x13492c580_0 .net *"_ivl_111", 31 0, L_0x134815ba0;  1 drivers
L_0x118040400 .functor BUFT 1, C4<0000000000000>, C4<0>, C4<0>, C4<0>;
v0x13492c630_0 .net *"_ivl_114", 12 0, L_0x118040400;  1 drivers
L_0x118040448 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x13492c740_0 .net/2u *"_ivl_115", 31 0, L_0x118040448;  1 drivers
v0x13492c7f0_0 .net *"_ivl_117", 31 0, L_0x134815780;  1 drivers
L_0x118040058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13492c8a0_0 .net/2u *"_ivl_12", 31 0, L_0x118040058;  1 drivers
v0x13492c950_0 .net *"_ivl_120", 7 0, L_0x134815e50;  1 drivers
v0x13492ca00_0 .net *"_ivl_123", 7 0, L_0x134815ac0;  1 drivers
v0x13492cab0_0 .net *"_ivl_125", 31 0, L_0x134815f00;  1 drivers
L_0x118040490 .functor BUFT 1, C4<0000000000000>, C4<0>, C4<0>, C4<0>;
v0x13492cb60_0 .net *"_ivl_128", 12 0, L_0x118040490;  1 drivers
L_0x1180404d8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x13492cc10_0 .net/2u *"_ivl_129", 31 0, L_0x1180404d8;  1 drivers
v0x13492cda0_0 .net *"_ivl_131", 31 0, L_0x134815d60;  1 drivers
v0x13492ce30_0 .net *"_ivl_134", 7 0, L_0x134816200;  1 drivers
v0x13492cee0_0 .net *"_ivl_137", 7 0, L_0x1348162c0;  1 drivers
v0x13492cf90_0 .net *"_ivl_139", 31 0, L_0x134815fa0;  1 drivers
v0x13492d040_0 .net *"_ivl_14", 31 0, L_0x134813b50;  1 drivers
L_0x118040520 .functor BUFT 1, C4<0000000000000>, C4<0>, C4<0>, C4<0>;
v0x13492d0f0_0 .net *"_ivl_142", 12 0, L_0x118040520;  1 drivers
L_0x118040568 .functor BUFT 1, C4<00000000000000000000000000000101>, C4<0>, C4<0>, C4<0>;
v0x13492d1a0_0 .net/2u *"_ivl_143", 31 0, L_0x118040568;  1 drivers
v0x13492d250_0 .net *"_ivl_145", 31 0, L_0x134816470;  1 drivers
v0x13492d300_0 .net *"_ivl_148", 7 0, L_0x134816360;  1 drivers
v0x13492d3b0_0 .net *"_ivl_151", 7 0, L_0x1348166b0;  1 drivers
v0x13492d460_0 .net *"_ivl_153", 31 0, L_0x134816750;  1 drivers
L_0x1180405b0 .functor BUFT 1, C4<0000000000000>, C4<0>, C4<0>, C4<0>;
v0x13492d510_0 .net *"_ivl_156", 12 0, L_0x1180405b0;  1 drivers
L_0x1180405f8 .functor BUFT 1, C4<00000000000000000000000000000110>, C4<0>, C4<0>, C4<0>;
v0x13492d5c0_0 .net/2u *"_ivl_157", 31 0, L_0x1180405f8;  1 drivers
v0x13492d670_0 .net *"_ivl_159", 31 0, L_0x134816590;  1 drivers
v0x13492d720_0 .net *"_ivl_162", 7 0, L_0x134816a20;  1 drivers
v0x13492d7d0_0 .net *"_ivl_166", 7 0, L_0x1348168f0;  1 drivers
v0x13492ccc0_0 .net *"_ivl_168", 31 0, L_0x134816ed0;  1 drivers
v0x13492da60_0 .net *"_ivl_17", 7 0, L_0x134813d00;  1 drivers
L_0x118040640 .functor BUFT 1, C4<0000000000000>, C4<0>, C4<0>, C4<0>;
v0x13492daf0_0 .net *"_ivl_171", 12 0, L_0x118040640;  1 drivers
L_0x118040688 .functor BUFT 1, C4<00000000000000000000000000000111>, C4<0>, C4<0>, C4<0>;
v0x13492db90_0 .net/2u *"_ivl_172", 31 0, L_0x118040688;  1 drivers
v0x13492dc40_0 .net *"_ivl_174", 31 0, L_0x134816d90;  1 drivers
v0x13492dcf0_0 .net *"_ivl_177", 7 0, L_0x1348170c0;  1 drivers
v0x13492dda0_0 .net *"_ivl_20", 7 0, L_0x134813db0;  1 drivers
v0x13492de50_0 .net *"_ivl_22", 31 0, L_0x134813e50;  1 drivers
L_0x1180400a0 .functor BUFT 1, C4<0000000000000>, C4<0>, C4<0>, C4<0>;
v0x13492df00_0 .net *"_ivl_25", 12 0, L_0x1180400a0;  1 drivers
L_0x1180400e8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x13492dfb0_0 .net/2u *"_ivl_26", 31 0, L_0x1180400e8;  1 drivers
v0x13492e060_0 .net *"_ivl_28", 31 0, L_0x134813f90;  1 drivers
v0x13492e110_0 .net *"_ivl_31", 7 0, L_0x134814110;  1 drivers
v0x13492e1c0_0 .net *"_ivl_34", 7 0, L_0x1348141c0;  1 drivers
v0x13492e270_0 .net *"_ivl_36", 31 0, L_0x1348142b0;  1 drivers
L_0x118040130 .functor BUFT 1, C4<0000000000000>, C4<0>, C4<0>, C4<0>;
v0x13492e320_0 .net *"_ivl_39", 12 0, L_0x118040130;  1 drivers
L_0x118040178 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x13492e3d0_0 .net/2u *"_ivl_40", 31 0, L_0x118040178;  1 drivers
v0x13492e480_0 .net *"_ivl_42", 31 0, L_0x134814410;  1 drivers
v0x13492e530_0 .net *"_ivl_45", 7 0, L_0x1348145b0;  1 drivers
v0x13492e5e0_0 .net *"_ivl_49", 7 0, L_0x1348147c0;  1 drivers
v0x13492e690_0 .net *"_ivl_51", 31 0, L_0x1348148d0;  1 drivers
L_0x1180401c0 .functor BUFT 1, C4<0000000000000>, C4<0>, C4<0>, C4<0>;
v0x13492e740_0 .net *"_ivl_54", 12 0, L_0x1180401c0;  1 drivers
L_0x118040208 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x13492e7f0_0 .net/2u *"_ivl_55", 31 0, L_0x118040208;  1 drivers
v0x13492e8a0_0 .net *"_ivl_57", 31 0, L_0x1348149b0;  1 drivers
v0x13492e950_0 .net *"_ivl_6", 7 0, L_0x1348138e0;  1 drivers
v0x13492ea00_0 .net *"_ivl_60", 7 0, L_0x134814860;  1 drivers
v0x13492eab0_0 .net *"_ivl_62", 62 0, L_0x134814bd0;  1 drivers
v0x13492eb60_0 .net *"_ivl_67", 7 0, L_0x134814de0;  1 drivers
v0x13492ec10_0 .net *"_ivl_69", 31 0, L_0x134814e80;  1 drivers
L_0x118040250 .functor BUFT 1, C4<0000000000000>, C4<0>, C4<0>, C4<0>;
v0x13492ecc0_0 .net *"_ivl_72", 12 0, L_0x118040250;  1 drivers
L_0x118040298 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13492ed70_0 .net/2u *"_ivl_73", 31 0, L_0x118040298;  1 drivers
v0x13492ee20_0 .net *"_ivl_75", 31 0, L_0x134815000;  1 drivers
v0x13492eed0_0 .net *"_ivl_78", 7 0, L_0x134815100;  1 drivers
v0x13492d880_0 .net *"_ivl_8", 31 0, L_0x1348139c0;  1 drivers
v0x13492d930_0 .net *"_ivl_81", 7 0, L_0x1348151e0;  1 drivers
v0x13492ef60_0 .net *"_ivl_83", 31 0, L_0x134814f60;  1 drivers
L_0x1180402e0 .functor BUFT 1, C4<0000000000000>, C4<0>, C4<0>, C4<0>;
v0x13492eff0_0 .net *"_ivl_86", 12 0, L_0x1180402e0;  1 drivers
L_0x118040328 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x13492f080_0 .net/2u *"_ivl_87", 31 0, L_0x118040328;  1 drivers
v0x13492f110_0 .net *"_ivl_89", 31 0, L_0x134815370;  1 drivers
v0x13492f1a0_0 .net *"_ivl_92", 7 0, L_0x1348155b0;  1 drivers
v0x13492f250_0 .net *"_ivl_95", 7 0, L_0x134815280;  1 drivers
v0x13492f300_0 .net *"_ivl_97", 31 0, L_0x134815660;  1 drivers
v0x13492f3b0 .array "bytes", 524287 0, 7 0;
v0x13492f450_0 .net "clk", 0 0, v0x134813350_0;  alias, 1 drivers
v0x1348052d0_0 .net "data_addr", 63 0, v0x134925490_0;  alias, 1 drivers
v0x13480d050_0 .net "data_rdata", 63 0, L_0x134816af0;  alias, 1 drivers
v0x13480d100_0 .net "data_wdata", 63 0, v0x134925a90_0;  alias, 1 drivers
v0x13480d1b0_0 .var/i "i", 31 0;
v0x13480d260_0 .net "inst_addr", 63 0, v0x13492a150_0;  alias, 1 drivers
v0x13480d340_0 .net "instruction_out", 31 0, L_0x134814660;  alias, 1 drivers
v0x13480d400_0 .net "mem_read", 0 0, v0x134925710_0;  alias, 1 drivers
v0x13480d4b0_0 .net "mem_write", 0 0, v0x134925bb0_0;  alias, 1 drivers
v0x13480d560_0 .net "reset", 0 0, v0x134813490_0;  alias, 1 drivers
v0x13480d610_0 .net "safe_data_addr", 18 0, L_0x134814c70;  1 drivers
v0x13480d6c0_0 .net "safe_inst_addr", 18 0, L_0x134813820;  1 drivers
L_0x134813760 .part v0x13492a150_0, 0, 63;
L_0x134813820 .part L_0x134813760, 0, 19;
L_0x1348138e0 .array/port v0x13492f3b0, L_0x134813b50;
L_0x1348139c0 .concat [ 19 13 0 0], L_0x134813820, L_0x118040010;
L_0x134813b50 .arith/sum 32, L_0x1348139c0, L_0x118040058;
L_0x134813db0 .array/port v0x13492f3b0, L_0x134813f90;
L_0x134813e50 .concat [ 19 13 0 0], L_0x134813820, L_0x1180400a0;
L_0x134813f90 .arith/sum 32, L_0x134813e50, L_0x1180400e8;
L_0x1348141c0 .array/port v0x13492f3b0, L_0x134814410;
L_0x1348142b0 .concat [ 19 13 0 0], L_0x134813820, L_0x118040130;
L_0x134814410 .arith/sum 32, L_0x1348142b0, L_0x118040178;
L_0x134814660 .concat8 [ 8 8 8 8], L_0x134813d00, L_0x134814110, L_0x1348145b0, L_0x134814860;
L_0x1348147c0 .array/port v0x13492f3b0, L_0x1348149b0;
L_0x1348148d0 .concat [ 19 13 0 0], L_0x134813820, L_0x1180401c0;
L_0x1348149b0 .arith/sum 32, L_0x1348148d0, L_0x118040208;
L_0x134814bd0 .part v0x134925490_0, 0, 63;
L_0x134814c70 .part L_0x134814bd0, 0, 19;
L_0x134814de0 .array/port v0x13492f3b0, L_0x134815000;
L_0x134814e80 .concat [ 19 13 0 0], L_0x134814c70, L_0x118040250;
L_0x134815000 .arith/sum 32, L_0x134814e80, L_0x118040298;
L_0x1348151e0 .array/port v0x13492f3b0, L_0x134815370;
L_0x134814f60 .concat [ 19 13 0 0], L_0x134814c70, L_0x1180402e0;
L_0x134815370 .arith/sum 32, L_0x134814f60, L_0x118040328;
L_0x134815280 .array/port v0x13492f3b0, L_0x1348154f0;
L_0x134815660 .concat [ 19 13 0 0], L_0x134814c70, L_0x118040370;
L_0x1348154f0 .arith/sum 32, L_0x134815660, L_0x1180403b8;
L_0x134815a20 .array/port v0x13492f3b0, L_0x134815780;
L_0x134815ba0 .concat [ 19 13 0 0], L_0x134814c70, L_0x118040400;
L_0x134815780 .arith/sum 32, L_0x134815ba0, L_0x118040448;
L_0x134815ac0 .array/port v0x13492f3b0, L_0x134815d60;
L_0x134815f00 .concat [ 19 13 0 0], L_0x134814c70, L_0x118040490;
L_0x134815d60 .arith/sum 32, L_0x134815f00, L_0x1180404d8;
L_0x1348162c0 .array/port v0x13492f3b0, L_0x134816470;
L_0x134815fa0 .concat [ 19 13 0 0], L_0x134814c70, L_0x118040520;
L_0x134816470 .arith/sum 32, L_0x134815fa0, L_0x118040568;
L_0x1348166b0 .array/port v0x13492f3b0, L_0x134816590;
L_0x134816750 .concat [ 19 13 0 0], L_0x134814c70, L_0x1180405b0;
L_0x134816590 .arith/sum 32, L_0x134816750, L_0x1180405f8;
LS_0x134816af0_0_0 .concat8 [ 8 8 8 8], L_0x134815100, L_0x1348155b0, L_0x134815930, L_0x134815e50;
LS_0x134816af0_0_4 .concat8 [ 8 8 8 8], L_0x134816200, L_0x134816360, L_0x134816a20, L_0x1348170c0;
L_0x134816af0 .concat8 [ 32 32 0 0], LS_0x134816af0_0_0, LS_0x134816af0_0_4;
L_0x1348168f0 .array/port v0x13492f3b0, L_0x134816d90;
L_0x134816ed0 .concat [ 19 13 0 0], L_0x134814c70, L_0x118040640;
L_0x134816d90 .arith/sum 32, L_0x134816ed0, L_0x118040688;
S_0x13480d850 .scope module, "reg_file" "registerFile" 4 107, 4 219 0, S_0x134804580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 5 "write_addr";
    .port_info 3 /INPUT 64 "write_data";
    .port_info 4 /INPUT 1 "write_enable";
    .port_info 5 /INPUT 5 "read_addr1";
    .port_info 6 /OUTPUT 64 "read_data1";
    .port_info 7 /INPUT 5 "read_addr2";
    .port_info 8 /OUTPUT 64 "read_data2";
    .port_info 9 /INPUT 5 "read_addr3";
    .port_info 10 /OUTPUT 64 "read_data3";
    .port_info 11 /OUTPUT 64 "stack_ptr_out";
v0x13480ed10_31 .array/port v0x13480ed10, 31;
L_0x134817dd0 .functor BUFZ 64, v0x13480ed10_31, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
L_0x1180406d0 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x13480db90_0 .net/2u *"_ivl_0", 4 0, L_0x1180406d0;  1 drivers
L_0x118040718 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x13480dc50_0 .net *"_ivl_10", 1 0, L_0x118040718;  1 drivers
L_0x118040760 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x13480dd00_0 .net/2u *"_ivl_13", 4 0, L_0x118040760;  1 drivers
v0x13480ddc0_0 .net *"_ivl_15", 0 0, L_0x134817570;  1 drivers
v0x13480de60_0 .net *"_ivl_18", 63 0, L_0x134817680;  1 drivers
v0x13480df50_0 .net *"_ivl_2", 0 0, L_0x1348171b0;  1 drivers
v0x13480dff0_0 .net *"_ivl_20", 6 0, L_0x134817720;  1 drivers
L_0x1180407a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x13480e0a0_0 .net *"_ivl_23", 1 0, L_0x1180407a8;  1 drivers
L_0x1180407f0 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x13480e150_0 .net/2u *"_ivl_26", 4 0, L_0x1180407f0;  1 drivers
v0x13480e260_0 .net *"_ivl_28", 0 0, L_0x1348179e0;  1 drivers
v0x13480e300_0 .net *"_ivl_31", 63 0, L_0x134817b10;  1 drivers
v0x13480e3b0_0 .net *"_ivl_33", 6 0, L_0x134817bb0;  1 drivers
L_0x118040838 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x13480e460_0 .net *"_ivl_36", 1 0, L_0x118040838;  1 drivers
v0x13480e510_0 .net *"_ivl_5", 63 0, L_0x134817290;  1 drivers
v0x13480e5c0_0 .net *"_ivl_7", 6 0, L_0x134817330;  1 drivers
v0x13480e670_0 .net "clk", 0 0, v0x134813350_0;  alias, 1 drivers
v0x13480e700_0 .var/i "idx", 31 0;
v0x13480e890_0 .net "read_addr1", 4 0, v0x13492ba80_0;  alias, 1 drivers
v0x13480e920_0 .net "read_addr2", 4 0, v0x13492bb10_0;  alias, 1 drivers
v0x13480ea30_0 .net "read_addr3", 4 0, v0x13492b920_0;  alias, 1 drivers
v0x13480ead0_0 .net "read_data1", 63 0, L_0x134817450;  alias, 1 drivers
v0x13480eb90_0 .net "read_data2", 63 0, L_0x134817880;  alias, 1 drivers
v0x13480ec50_0 .net "read_data3", 63 0, L_0x134817cf0;  alias, 1 drivers
v0x13480ed10 .array "registers", 31 0, 63 0;
v0x13480f0b0_0 .net "reset", 0 0, v0x134813490_0;  alias, 1 drivers
v0x13480f180_0 .net "stack_ptr_out", 63 0, L_0x134817dd0;  alias, 1 drivers
v0x13480f220_0 .net "write_addr", 4 0, v0x134925d10_0;  alias, 1 drivers
v0x13480f300_0 .net "write_data", 63 0, v0x134922410_0;  alias, 1 drivers
v0x13480f420_0 .net "write_enable", 0 0, v0x134925e70_0;  alias, 1 drivers
L_0x1348171b0 .cmp/eq 5, v0x13492ba80_0, L_0x1180406d0;
L_0x134817290 .array/port v0x13480ed10, L_0x134817330;
L_0x134817330 .concat [ 5 2 0 0], v0x13492ba80_0, L_0x118040718;
L_0x134817450 .functor MUXZ 64, L_0x134817290, v0x13480ed10_31, L_0x1348171b0, C4<>;
L_0x134817570 .cmp/eq 5, v0x13492bb10_0, L_0x118040760;
L_0x134817680 .array/port v0x13480ed10, L_0x134817720;
L_0x134817720 .concat [ 5 2 0 0], v0x13492bb10_0, L_0x1180407a8;
L_0x134817880 .functor MUXZ 64, L_0x134817680, v0x13480ed10_31, L_0x134817570, C4<>;
L_0x1348179e0 .cmp/eq 5, v0x13492b920_0, L_0x1180407f0;
L_0x134817b10 .array/port v0x13480ed10, L_0x134817bb0;
L_0x134817bb0 .concat [ 5 2 0 0], v0x13492b920_0, L_0x118040838;
L_0x134817cf0 .functor MUXZ 64, L_0x134817b10, v0x13480ed10_31, L_0x1348179e0, C4<>;
S_0x13480f610 .scope module, "return_pc_selector" "aluMemMux" 4 155, 4 432 0, S_0x134804580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "mem_pc";
    .port_info 1 /INPUT 64 "memData";
    .port_info 2 /INPUT 64 "aluOut";
    .port_info 3 /OUTPUT 64 "newPc";
v0x13480f860_0 .net "aluOut", 63 0, v0x134924ea0_0;  alias, 1 drivers
v0x13480f950_0 .net "memData", 63 0, L_0x134816af0;  alias, 1 drivers
v0x13480fa30_0 .net "mem_pc", 0 0, v0x1349255b0_0;  alias, 1 drivers
v0x13480fae0_0 .var "newPc", 63 0;
E_0x13480f7f0 .event anyedge, v0x1349255b0_0, v0x134922380_0, v0x134924ea0_0;
    .scope S_0x134928240;
T_0 ;
    %wait E_0x134926440;
    %load/vec4 v0x134928510_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_0.3, 10;
    %load/vec4 v0x1349285b0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.2, 9;
    %load/vec4 v0x1349285b0_0;
    %load/vec4 v0x1349286d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_0.4, 4;
    %load/vec4 v0x1349285b0_0;
    %load/vec4 v0x134928780_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_0.4;
    %and;
T_0.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x134928860_0, 0, 1;
    %jmp T_0.1;
T_0.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x134928860_0, 0, 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x134929b70;
T_1 ;
    %wait E_0x134929ef0;
    %load/vec4 v0x13492a2b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 8192, 0, 64;
    %assign/vec4 v0x13492a150_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x13492a3f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x13492a340_0;
    %assign/vec4 v0x13492a150_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x134929ff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x134929f40_0;
    %assign/vec4 v0x13492a150_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v0x13492a150_0;
    %addi 4, 0, 64;
    %assign/vec4 v0x13492a150_0, 0;
T_1.5 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x13492bc90;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13480d1b0_0, 0, 32;
T_2.0 ;
    %load/vec4 v0x13480d1b0_0;
    %cmpi/s 524288, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x13480d1b0_0;
    %store/vec4a v0x13492f3b0, 4, 0;
    %load/vec4 v0x13480d1b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x13480d1b0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %end;
    .thread T_2;
    .scope S_0x13492bc90;
T_3 ;
    %wait E_0x134922be0;
    %load/vec4 v0x13480d4b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x13480d100_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x13480d610_0;
    %pad/u 32;
    %addi 0, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13492f3b0, 0, 4;
    %load/vec4 v0x13480d100_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x13480d610_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13492f3b0, 0, 4;
    %load/vec4 v0x13480d100_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x13480d610_0;
    %pad/u 32;
    %addi 2, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13492f3b0, 0, 4;
    %load/vec4 v0x13480d100_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x13480d610_0;
    %pad/u 32;
    %addi 3, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13492f3b0, 0, 4;
    %load/vec4 v0x13480d100_0;
    %parti/s 8, 32, 7;
    %load/vec4 v0x13480d610_0;
    %pad/u 32;
    %addi 4, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13492f3b0, 0, 4;
    %load/vec4 v0x13480d100_0;
    %parti/s 8, 40, 7;
    %load/vec4 v0x13480d610_0;
    %pad/u 32;
    %addi 5, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13492f3b0, 0, 4;
    %load/vec4 v0x13480d100_0;
    %parti/s 8, 48, 7;
    %load/vec4 v0x13480d610_0;
    %pad/u 32;
    %addi 6, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13492f3b0, 0, 4;
    %load/vec4 v0x13480d100_0;
    %parti/s 8, 56, 7;
    %load/vec4 v0x13480d610_0;
    %pad/u 32;
    %addi 7, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13492f3b0, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x134928980;
T_4 ;
    %wait E_0x134922be0;
    %load/vec4 v0x134928db0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x134929010_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x134928ed0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x134928f60_0;
    %assign/vec4 v0x134929010_0, 0;
    %load/vec4 v0x134928e40_0;
    %assign/vec4 v0x134928ed0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x13492a540;
T_5 ;
    %wait E_0x13492b1f0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13492b240_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13492b620_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13492b760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13492b9f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13492b6b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13492b300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13492b550_0, 0, 1;
    %load/vec4 v0x13492b3b0_0;
    %parti/s 5, 27, 6;
    %store/vec4 v0x13492b810_0, 0, 5;
    %load/vec4 v0x13492b3b0_0;
    %parti/s 5, 22, 6;
    %store/vec4 v0x13492b920_0, 0, 5;
    %load/vec4 v0x13492b3b0_0;
    %parti/s 5, 17, 6;
    %store/vec4 v0x13492ba80_0, 0, 5;
    %load/vec4 v0x13492b3b0_0;
    %parti/s 5, 12, 5;
    %store/vec4 v0x13492bb10_0, 0, 5;
    %load/vec4 v0x13492b3b0_0;
    %parti/s 1, 11, 5;
    %replicate 52;
    %load/vec4 v0x13492b3b0_0;
    %parti/s 12, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13492b480_0, 0, 64;
    %load/vec4 v0x13492b810_0;
    %dup/vec4;
    %pushi/vec4 24, 0, 5;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 5;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 5;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 29, 0, 5;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 5;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 5;
    %cmp/u;
    %jmp/1 T_5.11, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_5.12, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_5.13, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_5.14, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 5;
    %cmp/u;
    %jmp/1 T_5.15, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_5.16, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 5;
    %cmp/u;
    %jmp/1 T_5.17, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 5;
    %cmp/u;
    %jmp/1 T_5.18, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 5;
    %cmp/u;
    %jmp/1 T_5.19, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 5;
    %cmp/u;
    %jmp/1 T_5.20, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 5;
    %cmp/u;
    %jmp/1 T_5.21, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_5.22, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_5.23, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_5.24, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_5.25, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_5.26, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_5.27, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_5.28, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_5.29, 6;
    %jmp T_5.31;
T_5.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13492b240_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13492b9f0_0, 0, 1;
    %jmp T_5.31;
T_5.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13492b240_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13492b9f0_0, 0, 1;
    %jmp T_5.31;
T_5.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13492b240_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13492b9f0_0, 0, 1;
    %jmp T_5.31;
T_5.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13492b240_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13492b9f0_0, 0, 1;
    %jmp T_5.31;
T_5.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13492b240_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13492b9f0_0, 0, 1;
    %jmp T_5.31;
T_5.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13492b240_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13492b9f0_0, 0, 1;
    %jmp T_5.31;
T_5.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13492b240_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13492b9f0_0, 0, 1;
    %jmp T_5.31;
T_5.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13492b240_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13492b9f0_0, 0, 1;
    %jmp T_5.31;
T_5.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13492b240_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13492b9f0_0, 0, 1;
    %jmp T_5.31;
T_5.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13492b240_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13492b9f0_0, 0, 1;
    %jmp T_5.31;
T_5.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13492b240_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13492b9f0_0, 0, 1;
    %load/vec4 v0x13492b920_0;
    %store/vec4 v0x13492ba80_0, 0, 5;
    %jmp T_5.31;
T_5.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13492b240_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13492b9f0_0, 0, 1;
    %load/vec4 v0x13492b920_0;
    %store/vec4 v0x13492ba80_0, 0, 5;
    %jmp T_5.31;
T_5.12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13492b240_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13492b9f0_0, 0, 1;
    %load/vec4 v0x13492b920_0;
    %store/vec4 v0x13492ba80_0, 0, 5;
    %jmp T_5.31;
T_5.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13492b240_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13492b9f0_0, 0, 1;
    %load/vec4 v0x13492b920_0;
    %store/vec4 v0x13492ba80_0, 0, 5;
    %jmp T_5.31;
T_5.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13492b240_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13492b620_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13492b9f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13492b6b0_0, 0, 1;
    %jmp T_5.31;
T_5.15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13492b240_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13492b760_0, 0, 1;
    %jmp T_5.31;
T_5.16 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13492b240_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13492b9f0_0, 0, 1;
    %jmp T_5.31;
T_5.17 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13492b240_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13492b9f0_0, 0, 1;
    %load/vec4 v0x13492b920_0;
    %store/vec4 v0x13492ba80_0, 0, 5;
    %jmp T_5.31;
T_5.18 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13492b240_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13492b9f0_0, 0, 1;
    %jmp T_5.31;
T_5.19 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13492b240_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13492b9f0_0, 0, 1;
    %jmp T_5.31;
T_5.20 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13492b240_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13492b9f0_0, 0, 1;
    %jmp T_5.31;
T_5.21 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13492b240_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13492b9f0_0, 0, 1;
    %jmp T_5.31;
T_5.22 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13492b240_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13492b300_0, 0, 1;
    %jmp T_5.31;
T_5.23 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13492b240_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13492b300_0, 0, 1;
    %jmp T_5.31;
T_5.24 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13492b240_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13492b300_0, 0, 1;
    %jmp T_5.31;
T_5.25 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13492b240_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13492b300_0, 0, 1;
    %jmp T_5.31;
T_5.26 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13492b240_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13492b300_0, 0, 1;
    %jmp T_5.31;
T_5.27 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13492b240_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13492b760_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13492b300_0, 0, 1;
    %jmp T_5.31;
T_5.28 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13492b240_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13492b620_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13492b550_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13492b300_0, 0, 1;
    %jmp T_5.31;
T_5.29 ;
    %load/vec4 v0x13492b480_0;
    %parti/s 12, 0, 2;
    %cmpi/e 0, 0, 12;
    %jmp/0xz  T_5.32, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13492b240_0, 0, 1;
T_5.32 ;
    %jmp T_5.31;
T_5.31 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x13480d850;
T_6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13480e700_0, 0, 32;
T_6.0 ;
    %load/vec4 v0x13480e700_0;
    %cmpi/s 31, 0, 32;
    %jmp/0xz T_6.1, 5;
    %pushi/vec4 0, 0, 64;
    %ix/getv/s 4, v0x13480e700_0;
    %store/vec4a v0x13480ed10, 4, 0;
    %load/vec4 v0x13480e700_0;
    %addi 1, 0, 32;
    %store/vec4 v0x13480e700_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %pushi/vec4 524288, 0, 64;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13480ed10, 4, 0;
    %end;
    .thread T_6;
    .scope S_0x13480d850;
T_7 ;
    %wait E_0x134922be0;
    %load/vec4 v0x13480f0b0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.2, 9;
    %load/vec4 v0x13480f420_0;
    %and;
T_7.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x13480f300_0;
    %load/vec4 v0x13480f220_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13480ed10, 0, 4;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x1349276f0;
T_8 ;
    %wait E_0x1349279f0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x134927a70_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x134927b30_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x134927bc0_0, 0, 2;
    %load/vec4 v0x134927ea0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_8.3, 10;
    %load/vec4 v0x134927d40_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_8.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.2, 9;
    %load/vec4 v0x134927d40_0;
    %load/vec4 v0x134927fe0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_8.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x134927a70_0, 0, 2;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x134927f30_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_8.7, 10;
    %load/vec4 v0x134927e10_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_8.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.6, 9;
    %load/vec4 v0x134927e10_0;
    %load/vec4 v0x134927fe0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_8.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x134927a70_0, 0, 2;
T_8.4 ;
T_8.1 ;
    %load/vec4 v0x134927ea0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_8.11, 10;
    %load/vec4 v0x134927d40_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_8.11;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.10, 9;
    %load/vec4 v0x134927d40_0;
    %load/vec4 v0x134928110_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_8.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.8, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x134927b30_0, 0, 2;
    %jmp T_8.9;
T_8.8 ;
    %load/vec4 v0x134927f30_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_8.15, 10;
    %load/vec4 v0x134927e10_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_8.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.14, 9;
    %load/vec4 v0x134927e10_0;
    %load/vec4 v0x134928110_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_8.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.12, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x134927b30_0, 0, 2;
T_8.12 ;
T_8.9 ;
    %load/vec4 v0x134927ea0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_8.19, 10;
    %load/vec4 v0x134927d40_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_8.19;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.18, 9;
    %load/vec4 v0x134927d40_0;
    %load/vec4 v0x134927c90_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_8.18;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.16, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x134927bc0_0, 0, 2;
    %jmp T_8.17;
T_8.16 ;
    %load/vec4 v0x134927f30_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_8.23, 10;
    %load/vec4 v0x134927e10_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_8.23;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.22, 9;
    %load/vec4 v0x134927e10_0;
    %load/vec4 v0x134927c90_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_8.22;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.20, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x134927bc0_0, 0, 2;
T_8.20 ;
T_8.17 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x134926280;
T_9 ;
    %wait E_0x134926480;
    %load/vec4 v0x1349267b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %load/vec4 v0x134926640_0;
    %store/vec4 v0x1349266f0_0, 0, 64;
    %jmp T_9.4;
T_9.0 ;
    %load/vec4 v0x134926640_0;
    %store/vec4 v0x1349266f0_0, 0, 64;
    %jmp T_9.4;
T_9.1 ;
    %load/vec4 v0x1349264c0_0;
    %store/vec4 v0x1349266f0_0, 0, 64;
    %jmp T_9.4;
T_9.2 ;
    %load/vec4 v0x1349265a0_0;
    %store/vec4 v0x1349266f0_0, 0, 64;
    %jmp T_9.4;
T_9.4 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x134926910;
T_10 ;
    %wait E_0x134926b50;
    %load/vec4 v0x134926e80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %load/vec4 v0x134926d30_0;
    %store/vec4 v0x134926dd0_0, 0, 64;
    %jmp T_10.4;
T_10.0 ;
    %load/vec4 v0x134926d30_0;
    %store/vec4 v0x134926dd0_0, 0, 64;
    %jmp T_10.4;
T_10.1 ;
    %load/vec4 v0x134926bb0_0;
    %store/vec4 v0x134926dd0_0, 0, 64;
    %jmp T_10.4;
T_10.2 ;
    %load/vec4 v0x134926c50_0;
    %store/vec4 v0x134926dd0_0, 0, 64;
    %jmp T_10.4;
T_10.4 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x134926ff0;
T_11 ;
    %wait E_0x134927230;
    %load/vec4 v0x134927590_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %load/vec4 v0x134927450_0;
    %store/vec4 v0x1349274e0_0, 0, 64;
    %jmp T_11.4;
T_11.0 ;
    %load/vec4 v0x134927450_0;
    %store/vec4 v0x1349274e0_0, 0, 64;
    %jmp T_11.4;
T_11.1 ;
    %load/vec4 v0x134927290_0;
    %store/vec4 v0x1349274e0_0, 0, 64;
    %jmp T_11.4;
T_11.2 ;
    %load/vec4 v0x1349273b0_0;
    %store/vec4 v0x1349274e0_0, 0, 64;
    %jmp T_11.4;
T_11.4 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x134929130;
T_12 ;
    %wait E_0x1349297c0;
    %load/vec4 v0x134929a80_0;
    %dup/vec4;
    %pushi/vec4 25, 0, 5;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 5;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 5;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %load/vec4 v0x1349299b0_0;
    %store/vec4 v0x134929900_0, 0, 64;
    %jmp T_12.8;
T_12.0 ;
    %load/vec4 v0x134929830_0;
    %store/vec4 v0x134929900_0, 0, 64;
    %jmp T_12.8;
T_12.1 ;
    %load/vec4 v0x134929830_0;
    %store/vec4 v0x134929900_0, 0, 64;
    %jmp T_12.8;
T_12.2 ;
    %load/vec4 v0x134929830_0;
    %store/vec4 v0x134929900_0, 0, 64;
    %jmp T_12.8;
T_12.3 ;
    %load/vec4 v0x134929830_0;
    %store/vec4 v0x134929900_0, 0, 64;
    %jmp T_12.8;
T_12.4 ;
    %load/vec4 v0x134929830_0;
    %store/vec4 v0x134929900_0, 0, 64;
    %jmp T_12.8;
T_12.5 ;
    %load/vec4 v0x134929830_0;
    %store/vec4 v0x134929900_0, 0, 64;
    %jmp T_12.8;
T_12.6 ;
    %load/vec4 v0x134929830_0;
    %store/vec4 v0x134929900_0, 0, 64;
    %jmp T_12.8;
T_12.8 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x1349224d0;
T_13 ;
    %wait E_0x134922be0;
    %load/vec4 v0x134923040_0;
    %flag_set/vec4 8;
    %jmp/1 T_13.2, 8;
    %load/vec4 v0x134922ed0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_13.2;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x134923e10_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x134923a30_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x134923b50_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x134923cb0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x134923190_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x134923f70_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x134924210_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x1349244a0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x134923910_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x1349245d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x134922cf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x134923470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1349236d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1349240c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x134923590_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x134922e40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x134923350_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x134923d70_0;
    %assign/vec4 v0x134923e10_0, 0;
    %load/vec4 v0x1349239a0_0;
    %assign/vec4 v0x134923a30_0, 0;
    %load/vec4 v0x134923ac0_0;
    %assign/vec4 v0x134923b50_0, 0;
    %load/vec4 v0x134923c10_0;
    %assign/vec4 v0x134923cb0_0, 0;
    %load/vec4 v0x1349230e0_0;
    %assign/vec4 v0x134923190_0, 0;
    %load/vec4 v0x134923ed0_0;
    %assign/vec4 v0x134923f70_0, 0;
    %load/vec4 v0x134924170_0;
    %assign/vec4 v0x134924210_0, 0;
    %load/vec4 v0x134923780_0;
    %assign/vec4 v0x1349244a0_0, 0;
    %load/vec4 v0x134923880_0;
    %assign/vec4 v0x134923910_0, 0;
    %load/vec4 v0x134924530_0;
    %assign/vec4 v0x1349245d0_0, 0;
    %load/vec4 v0x134922c40_0;
    %assign/vec4 v0x134922cf0_0, 0;
    %load/vec4 v0x1349233e0_0;
    %assign/vec4 v0x134923470_0, 0;
    %load/vec4 v0x134923640_0;
    %assign/vec4 v0x1349236d0_0, 0;
    %load/vec4 v0x134924030_0;
    %assign/vec4 v0x1349240c0_0, 0;
    %load/vec4 v0x134923500_0;
    %assign/vec4 v0x134923590_0, 0;
    %load/vec4 v0x134922d90_0;
    %assign/vec4 v0x134922e40_0, 0;
    %load/vec4 v0x1349232c0_0;
    %assign/vec4 v0x134923350_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x134804790;
T_14 ;
    %wait E_0x134805550;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x134921c30_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x134921470_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x134921760_0, 0, 64;
    %load/vec4 v0x134921960_0;
    %addi 4, 0, 64;
    %store/vec4 v0x134920f90_0, 0, 64;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x134921050_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x134921100_0, 0, 1;
    %load/vec4 v0x1348055e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x1349218b0_0;
    %dup/vec4;
    %pushi/vec4 24, 0, 5;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 5;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 5;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 5;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 5;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 29, 0, 5;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_14.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_14.11, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_14.12, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_14.13, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_14.14, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_14.15, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_14.16, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_14.17, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 5;
    %cmp/u;
    %jmp/1 T_14.18, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 5;
    %cmp/u;
    %jmp/1 T_14.19, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 5;
    %cmp/u;
    %jmp/1 T_14.20, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 5;
    %cmp/u;
    %jmp/1 T_14.21, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 5;
    %cmp/u;
    %jmp/1 T_14.22, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 5;
    %cmp/u;
    %jmp/1 T_14.23, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_14.24, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_14.25, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_14.26, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_14.27, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_14.28, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_14.29, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_14.30, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_14.31, 6;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x134921c30_0, 0, 64;
    %jmp T_14.33;
T_14.2 ;
    %load/vec4 v0x134921190_0;
    %load/vec4 v0x134921260_0;
    %add;
    %store/vec4 v0x134921c30_0, 0, 64;
    %jmp T_14.33;
T_14.3 ;
    %load/vec4 v0x134921190_0;
    %load/vec4 v0x134921260_0;
    %add;
    %store/vec4 v0x134921c30_0, 0, 64;
    %jmp T_14.33;
T_14.4 ;
    %load/vec4 v0x134921190_0;
    %load/vec4 v0x134921260_0;
    %sub;
    %store/vec4 v0x134921c30_0, 0, 64;
    %jmp T_14.33;
T_14.5 ;
    %load/vec4 v0x134921190_0;
    %load/vec4 v0x134921260_0;
    %sub;
    %store/vec4 v0x134921c30_0, 0, 64;
    %jmp T_14.33;
T_14.6 ;
    %load/vec4 v0x134921190_0;
    %load/vec4 v0x134921260_0;
    %mul;
    %store/vec4 v0x134921c30_0, 0, 64;
    %jmp T_14.33;
T_14.7 ;
    %load/vec4 v0x134921260_0;
    %cmpi/ne 0, 0, 64;
    %jmp/0xz  T_14.34, 4;
    %load/vec4 v0x134921190_0;
    %load/vec4 v0x134921260_0;
    %div/s;
    %store/vec4 v0x134921c30_0, 0, 64;
    %jmp T_14.35;
T_14.34 ;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x134921c30_0, 0, 64;
T_14.35 ;
    %jmp T_14.33;
T_14.8 ;
    %load/vec4 v0x134921190_0;
    %load/vec4 v0x134921260_0;
    %and;
    %store/vec4 v0x134921c30_0, 0, 64;
    %jmp T_14.33;
T_14.9 ;
    %load/vec4 v0x134921190_0;
    %load/vec4 v0x134921260_0;
    %or;
    %store/vec4 v0x134921c30_0, 0, 64;
    %jmp T_14.33;
T_14.10 ;
    %load/vec4 v0x134921190_0;
    %load/vec4 v0x134921260_0;
    %xor;
    %store/vec4 v0x134921c30_0, 0, 64;
    %jmp T_14.33;
T_14.11 ;
    %load/vec4 v0x134921190_0;
    %inv;
    %store/vec4 v0x134921c30_0, 0, 64;
    %jmp T_14.33;
T_14.12 ;
    %load/vec4 v0x134921190_0;
    %load/vec4 v0x134921260_0;
    %parti/s 6, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x134921c30_0, 0, 64;
    %jmp T_14.33;
T_14.13 ;
    %load/vec4 v0x134921190_0;
    %load/vec4 v0x134921260_0;
    %parti/s 6, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x134921c30_0, 0, 64;
    %jmp T_14.33;
T_14.14 ;
    %load/vec4 v0x134921190_0;
    %load/vec4 v0x134921260_0;
    %parti/s 6, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x134921c30_0, 0, 64;
    %jmp T_14.33;
T_14.15 ;
    %load/vec4 v0x134921190_0;
    %load/vec4 v0x134921260_0;
    %parti/s 6, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x134921c30_0, 0, 64;
    %jmp T_14.33;
T_14.16 ;
    %load/vec4 v0x134921190_0;
    %load/vec4 v0x134921260_0;
    %add;
    %store/vec4 v0x134921470_0, 0, 64;
    %jmp T_14.33;
T_14.17 ;
    %load/vec4 v0x134921190_0;
    %store/vec4 v0x134921c30_0, 0, 64;
    %jmp T_14.33;
T_14.18 ;
    %load/vec4 v0x134921190_0;
    %parti/s 52, 12, 5;
    %load/vec4 v0x134921260_0;
    %parti/s 12, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x134921c30_0, 0, 64;
    %jmp T_14.33;
T_14.19 ;
    %load/vec4 v0x134921310_0;
    %load/vec4 v0x1349213c0_0;
    %add;
    %store/vec4 v0x134921470_0, 0, 64;
    %load/vec4 v0x134921190_0;
    %store/vec4 v0x134921760_0, 0, 64;
    %jmp T_14.33;
T_14.20 ;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x134921c30_0, 0, 64;
    %jmp T_14.33;
T_14.21 ;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x134921c30_0, 0, 64;
    %jmp T_14.33;
T_14.22 ;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x134921c30_0, 0, 64;
    %jmp T_14.33;
T_14.23 ;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x134921c30_0, 0, 64;
    %jmp T_14.33;
T_14.24 ;
    %load/vec4 v0x134921310_0;
    %store/vec4 v0x134920f90_0, 0, 64;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x134921050_0, 0, 1;
    %jmp T_14.33;
T_14.25 ;
    %load/vec4 v0x134921960_0;
    %load/vec4 v0x134921310_0;
    %add;
    %store/vec4 v0x134920f90_0, 0, 64;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x134921050_0, 0, 1;
    %jmp T_14.33;
T_14.26 ;
    %load/vec4 v0x134921960_0;
    %load/vec4 v0x134921260_0;
    %add;
    %store/vec4 v0x134920f90_0, 0, 64;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x134921050_0, 0, 1;
    %jmp T_14.33;
T_14.27 ;
    %load/vec4 v0x134921190_0;
    %cmpi/ne 0, 0, 64;
    %jmp/0xz  T_14.36, 4;
    %load/vec4 v0x134921310_0;
    %store/vec4 v0x134920f90_0, 0, 64;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x134921050_0, 0, 1;
    %jmp T_14.37;
T_14.36 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x134921050_0, 0, 1;
T_14.37 ;
    %jmp T_14.33;
T_14.28 ;
    %load/vec4 v0x134921260_0;
    %load/vec4 v0x134921190_0;
    %cmp/s;
    %jmp/0xz  T_14.38, 5;
    %load/vec4 v0x134921310_0;
    %store/vec4 v0x134920f90_0, 0, 64;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x134921050_0, 0, 1;
    %jmp T_14.39;
T_14.38 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x134921050_0, 0, 1;
T_14.39 ;
    %jmp T_14.33;
T_14.29 ;
    %load/vec4 v0x134921310_0;
    %store/vec4 v0x134920f90_0, 0, 64;
    %load/vec4 v0x134921cd0_0;
    %subi 8, 0, 64;
    %store/vec4 v0x134921470_0, 0, 64;
    %load/vec4 v0x134921960_0;
    %addi 4, 0, 64;
    %store/vec4 v0x134921760_0, 0, 64;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x134921050_0, 0, 1;
    %jmp T_14.33;
T_14.30 ;
    %load/vec4 v0x134921cd0_0;
    %subi 8, 0, 64;
    %store/vec4 v0x134921470_0, 0, 64;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x134921050_0, 0, 1;
    %jmp T_14.33;
T_14.31 ;
    %load/vec4 v0x1349213c0_0;
    %parti/s 12, 0, 2;
    %cmpi/e 0, 0, 12;
    %jmp/0xz  T_14.40, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x134921100_0, 0, 1;
T_14.40 ;
    %jmp T_14.33;
T_14.33 ;
    %pop/vec4 1;
T_14.0 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x134924a00;
T_15 ;
    %wait E_0x134922be0;
    %load/vec4 v0x134925170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x134925f90_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x134925490_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x134925a90_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x134924ea0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x134925d10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1349252d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x134925710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x134925bb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x134925e70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x134925870_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x134925010_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1349255b0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x134925f00_0;
    %assign/vec4 v0x134925f90_0, 0;
    %load/vec4 v0x134925360_0;
    %assign/vec4 v0x134925490_0, 0;
    %load/vec4 v0x134925900_0;
    %assign/vec4 v0x134925a90_0, 0;
    %load/vec4 v0x134924de0_0;
    %assign/vec4 v0x134924ea0_0, 0;
    %load/vec4 v0x134925c40_0;
    %assign/vec4 v0x134925d10_0, 0;
    %load/vec4 v0x134925220_0;
    %assign/vec4 v0x1349252d0_0, 0;
    %load/vec4 v0x134925640_0;
    %assign/vec4 v0x134925710_0, 0;
    %load/vec4 v0x134925b20_0;
    %assign/vec4 v0x134925bb0_0, 0;
    %load/vec4 v0x134925da0_0;
    %assign/vec4 v0x134925e70_0, 0;
    %load/vec4 v0x1349257a0_0;
    %assign/vec4 v0x134925870_0, 0;
    %load/vec4 v0x134924f40_0;
    %assign/vec4 v0x134925010_0, 0;
    %load/vec4 v0x134925520_0;
    %assign/vec4 v0x1349255b0_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x13480f610;
T_16 ;
    %wait E_0x13480f7f0;
    %load/vec4 v0x13480fa30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0x13480f950_0;
    %store/vec4 v0x13480fae0_0, 0, 64;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x13480f860_0;
    %store/vec4 v0x13480fae0_0, 0, 64;
T_16.1 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x134921f60;
T_17 ;
    %wait E_0x1349221b0;
    %load/vec4 v0x1349222e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0x134922380_0;
    %store/vec4 v0x134922410_0, 0, 64;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x134922220_0;
    %store/vec4 v0x134922410_0, 0, 64;
T_17.1 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x134804400;
T_18 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x134813350_0, 0, 1;
    %end;
    .thread T_18;
    .scope S_0x134804400;
T_19 ;
    %delay 5000, 0;
    %load/vec4 v0x134813350_0;
    %inv;
    %store/vec4 v0x134813350_0, 0, 1;
    %jmp T_19;
    .thread T_19;
    .scope S_0x134804400;
T_20 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x134813490_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x134813490_0, 0, 1;
    %end;
    .thread T_20;
    .scope S_0x134804400;
T_21 ;
    %delay 1000000, 0;
    %vpi_call/w 3 30 "$finish" {0 0 0};
    %end;
    .thread T_21;
    .scope S_0x134804400;
T_22 ;
    %vpi_call/w 3 35 "$dumpfile", "tb_tinker_core.vcd" {0 0 0};
    %vpi_call/w 3 36 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x134804400 {0 0 0};
    %end;
    .thread T_22;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "tb_tinker_core.sv";
    "tinker.sv";
