Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri May  3 15:40:36 2024
| Host         : 1C9E running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  7           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (7)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (11)
5. checking no_input_delay (0)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (7)
------------------------
 There are 5 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: refreshclk_wapper/div_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (11)
-------------------------------------------------
 There are 11 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   22          inf        0.000                      0                   22           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            22 Endpoints
Min Delay            22 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 switch[12]
                            (input port)
  Destination:            cathode[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.472ns  (logic 5.493ns (40.772%)  route 7.979ns (59.228%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  switch[12] (IN)
                         net (fo=0)                   0.000     0.000    switch[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  switch_IBUF[12]_inst/O
                         net (fo=1, routed)           4.437     5.904    refreshcnt_wapper/switch_IBUF[12]
    SLICE_X0Y76          LUT6 (Prop_lut6_I2_O)        0.124     6.028 r  refreshcnt_wapper/cathode_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.467     6.495    refreshcnt_wapper/sel0[0]
    SLICE_X0Y76          LUT4 (Prop_lut4_I2_O)        0.150     6.645 r  refreshcnt_wapper/cathode_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.075     9.720    cathode_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.752    13.472 r  cathode_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.472    cathode[3]
    K13                                                               r  cathode[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switch[12]
                            (input port)
  Destination:            cathode[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.080ns  (logic 5.520ns (42.198%)  route 7.561ns (57.802%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  switch[12] (IN)
                         net (fo=0)                   0.000     0.000    switch[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  switch_IBUF[12]_inst/O
                         net (fo=1, routed)           4.437     5.904    refreshcnt_wapper/switch_IBUF[12]
    SLICE_X0Y76          LUT6 (Prop_lut6_I2_O)        0.124     6.028 r  refreshcnt_wapper/cathode_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.790     6.818    refreshcnt_wapper/sel0[0]
    SLICE_X0Y73          LUT4 (Prop_lut4_I2_O)        0.150     6.968 r  refreshcnt_wapper/cathode_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.333     9.301    cathode_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.779    13.080 r  cathode_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.080    cathode[0]
    T10                                                               r  cathode[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switch[12]
                            (input port)
  Destination:            cathode[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.026ns  (logic 5.511ns (42.311%)  route 7.514ns (57.689%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  switch[12] (IN)
                         net (fo=0)                   0.000     0.000    switch[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  switch_IBUF[12]_inst/O
                         net (fo=1, routed)           4.437     5.904    refreshcnt_wapper/switch_IBUF[12]
    SLICE_X0Y76          LUT6 (Prop_lut6_I2_O)        0.124     6.028 r  refreshcnt_wapper/cathode_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.004     7.032    refreshcnt_wapper/sel0[0]
    SLICE_X0Y73          LUT4 (Prop_lut4_I3_O)        0.152     7.184 r  refreshcnt_wapper/cathode_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.072     9.257    cathode_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.769    13.026 r  cathode_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.026    cathode[5]
    T11                                                               r  cathode[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switch[12]
                            (input port)
  Destination:            cathode[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.001ns  (logic 5.270ns (40.535%)  route 7.731ns (59.465%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  switch[12] (IN)
                         net (fo=0)                   0.000     0.000    switch[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  switch_IBUF[12]_inst/O
                         net (fo=1, routed)           4.437     5.904    refreshcnt_wapper/switch_IBUF[12]
    SLICE_X0Y76          LUT6 (Prop_lut6_I2_O)        0.124     6.028 r  refreshcnt_wapper/cathode_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.790     6.818    refreshcnt_wapper/sel0[0]
    SLICE_X0Y73          LUT4 (Prop_lut4_I3_O)        0.124     6.942 r  refreshcnt_wapper/cathode_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.504     9.446    cathode_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    13.001 r  cathode_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.001    cathode[1]
    R10                                                               r  cathode[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switch[12]
                            (input port)
  Destination:            cathode[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.554ns  (logic 5.208ns (41.481%)  route 7.347ns (58.519%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 f  switch[12] (IN)
                         net (fo=0)                   0.000     0.000    switch[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  switch_IBUF[12]_inst/O
                         net (fo=1, routed)           4.437     5.904    refreshcnt_wapper/switch_IBUF[12]
    SLICE_X0Y76          LUT6 (Prop_lut6_I2_O)        0.124     6.028 f  refreshcnt_wapper/cathode_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.467     6.495    refreshcnt_wapper/sel0[0]
    SLICE_X0Y76          LUT4 (Prop_lut4_I1_O)        0.124     6.619 r  refreshcnt_wapper/cathode_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.442     9.061    cathode_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    12.554 r  cathode_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.554    cathode[2]
    K16                                                               r  cathode[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switch[12]
                            (input port)
  Destination:            cathode[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.364ns  (logic 5.248ns (42.447%)  route 7.116ns (57.553%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  switch[12] (IN)
                         net (fo=0)                   0.000     0.000    switch[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  switch_IBUF[12]_inst/O
                         net (fo=1, routed)           4.437     5.904    refreshcnt_wapper/switch_IBUF[12]
    SLICE_X0Y76          LUT6 (Prop_lut6_I2_O)        0.124     6.028 r  refreshcnt_wapper/cathode_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.004     7.032    refreshcnt_wapper/sel0[0]
    SLICE_X0Y73          LUT4 (Prop_lut4_I3_O)        0.124     7.156 r  refreshcnt_wapper/cathode_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.674     8.830    cathode_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    12.364 r  cathode_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.364    cathode[4]
    P15                                                               r  cathode[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switch[12]
                            (input port)
  Destination:            cathode[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.987ns  (logic 5.252ns (43.812%)  route 6.735ns (56.188%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  switch[12] (IN)
                         net (fo=0)                   0.000     0.000    switch[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  switch_IBUF[12]_inst/O
                         net (fo=1, routed)           4.437     5.904    refreshcnt_wapper/switch_IBUF[12]
    SLICE_X0Y76          LUT6 (Prop_lut6_I2_O)        0.124     6.028 r  refreshcnt_wapper/cathode_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.184     6.212    refreshcnt_wapper/sel0[0]
    SLICE_X0Y76          LUT4 (Prop_lut4_I1_O)        0.124     6.336 r  refreshcnt_wapper/cathode_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.114     8.450    cathode_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.537    11.987 r  cathode_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.987    cathode[6]
    L18                                                               r  cathode[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refreshcnt_wapper/refreshcounter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            anode[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.068ns  (logic 4.362ns (54.068%)  route 3.706ns (45.932%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDRE                         0.000     0.000 r  refreshcnt_wapper/refreshcounter_reg[0]/C
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  refreshcnt_wapper/refreshcounter_reg[0]/Q
                         net (fo=9, routed)           0.981     1.437    refreshcnt_wapper/refreshcounter[0]
    SLICE_X0Y77          LUT2 (Prop_lut2_I1_O)        0.152     1.589 r  refreshcnt_wapper/anode_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.724     4.314    anode_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.754     8.068 r  anode_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.068    anode[3]
    J14                                                               r  anode[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refreshcnt_wapper/refreshcounter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            anode[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.816ns  (logic 4.154ns (53.150%)  route 3.662ns (46.850%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDRE                         0.000     0.000 r  refreshcnt_wapper/refreshcounter_reg[0]/C
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  refreshcnt_wapper/refreshcounter_reg[0]/Q
                         net (fo=9, routed)           0.981     1.437    refreshcnt_wapper/refreshcounter[0]
    SLICE_X0Y77          LUT2 (Prop_lut2_I0_O)        0.124     1.561 r  refreshcnt_wapper/anode_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.681     4.242    anode_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574     7.816 r  anode_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.816    anode[2]
    T9                                                                r  anode[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refreshcnt_wapper/refreshcounter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            anode[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.352ns  (logic 4.344ns (59.076%)  route 3.009ns (40.924%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE                         0.000     0.000 r  refreshcnt_wapper/refreshcounter_reg[1]/C
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  refreshcnt_wapper/refreshcounter_reg[1]/Q
                         net (fo=9, routed)           0.538     0.994    refreshcnt_wapper/anode_OBUF[1]
    SLICE_X0Y82          LUT2 (Prop_lut2_I0_O)        0.150     1.144 r  refreshcnt_wapper/anode_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.471     3.615    anode_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.738     7.352 r  anode_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.352    anode[0]
    J17                                                               r  anode[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 refreshclk_wapper/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            refreshclk_wapper/div_clk_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.316ns  (logic 0.186ns (58.866%)  route 0.130ns (41.134%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDRE                         0.000     0.000 r  refreshclk_wapper/cnt_reg[0]/C
    SLICE_X1Y79          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  refreshclk_wapper/cnt_reg[0]/Q
                         net (fo=6, routed)           0.130     0.271    refreshclk_wapper/cnt[0]
    SLICE_X0Y79          LUT5 (Prop_lut5_I2_O)        0.045     0.316 r  refreshclk_wapper/div_clk_i_1/O
                         net (fo=1, routed)           0.000     0.316    refreshclk_wapper/div_clk_i_1_n_0
    SLICE_X0Y79          FDRE                                         r  refreshclk_wapper/div_clk_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refreshcnt_wapper/refreshcounter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            refreshcnt_wapper/refreshcounter_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.186ns (50.846%)  route 0.180ns (49.154%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDRE                         0.000     0.000 r  refreshcnt_wapper/refreshcounter_reg[0]/C
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  refreshcnt_wapper/refreshcounter_reg[0]/Q
                         net (fo=9, routed)           0.180     0.321    refreshcnt_wapper/refreshcounter[0]
    SLICE_X0Y82          LUT2 (Prop_lut2_I0_O)        0.045     0.366 r  refreshcnt_wapper/refreshcounter[1]_i_1/O
                         net (fo=1, routed)           0.000     0.366    refreshcnt_wapper/refreshcounter[1]_i_1_n_0
    SLICE_X0Y82          FDRE                                         r  refreshcnt_wapper/refreshcounter_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refreshclk_wapper/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            refreshclk_wapper/cnt_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.183ns (49.166%)  route 0.189ns (50.834%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDRE                         0.000     0.000 r  refreshclk_wapper/cnt_reg[0]/C
    SLICE_X1Y79          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  refreshclk_wapper/cnt_reg[0]/Q
                         net (fo=6, routed)           0.189     0.330    refreshclk_wapper/cnt[0]
    SLICE_X1Y79          LUT2 (Prop_lut2_I0_O)        0.042     0.372 r  refreshclk_wapper/cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     0.372    refreshclk_wapper/cnt[1]_i_1_n_0
    SLICE_X1Y79          FDRE                                         r  refreshclk_wapper/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refreshclk_wapper/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            refreshclk_wapper/cnt_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.375ns  (logic 0.186ns (49.572%)  route 0.189ns (50.428%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDRE                         0.000     0.000 r  refreshclk_wapper/cnt_reg[0]/C
    SLICE_X1Y79          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  refreshclk_wapper/cnt_reg[0]/Q
                         net (fo=6, routed)           0.189     0.330    refreshclk_wapper/cnt[0]
    SLICE_X1Y79          LUT1 (Prop_lut1_I0_O)        0.045     0.375 r  refreshclk_wapper/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     0.375    refreshclk_wapper/cnt[0]_i_1_n_0
    SLICE_X1Y79          FDRE                                         r  refreshclk_wapper/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refreshclk_wapper/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            refreshclk_wapper/cnt_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.375ns  (logic 0.184ns (49.039%)  route 0.191ns (50.961%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDRE                         0.000     0.000 r  refreshclk_wapper/cnt_reg[0]/C
    SLICE_X1Y79          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  refreshclk_wapper/cnt_reg[0]/Q
                         net (fo=6, routed)           0.191     0.332    refreshclk_wapper/cnt[0]
    SLICE_X1Y79          LUT4 (Prop_lut4_I1_O)        0.043     0.375 r  refreshclk_wapper/cnt[3]_i_2/O
                         net (fo=1, routed)           0.000     0.375    refreshclk_wapper/cnt[3]_i_2_n_0
    SLICE_X1Y79          FDRE                                         r  refreshclk_wapper/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refreshclk_wapper/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            refreshclk_wapper/cnt_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.377ns  (logic 0.186ns (49.309%)  route 0.191ns (50.691%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDRE                         0.000     0.000 r  refreshclk_wapper/cnt_reg[0]/C
    SLICE_X1Y79          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  refreshclk_wapper/cnt_reg[0]/Q
                         net (fo=6, routed)           0.191     0.332    refreshclk_wapper/cnt[0]
    SLICE_X1Y79          LUT3 (Prop_lut3_I0_O)        0.045     0.377 r  refreshclk_wapper/cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     0.377    refreshclk_wapper/cnt[2]_i_1_n_0
    SLICE_X1Y79          FDRE                                         r  refreshclk_wapper/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refreshcnt_wapper/refreshcounter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            refreshcnt_wapper/refreshcounter_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.383ns  (logic 0.186ns (48.573%)  route 0.197ns (51.427%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDRE                         0.000     0.000 r  refreshcnt_wapper/refreshcounter_reg[0]/C
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  refreshcnt_wapper/refreshcounter_reg[0]/Q
                         net (fo=9, routed)           0.197     0.338    refreshcnt_wapper/refreshcounter[0]
    SLICE_X0Y81          LUT1 (Prop_lut1_I0_O)        0.045     0.383 r  refreshcnt_wapper/refreshcounter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.383    refreshcnt_wapper/refreshcounter[0]_i_1_n_0
    SLICE_X0Y81          FDRE                                         r  refreshcnt_wapper/refreshcounter_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refreshclk_wapper/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            refreshclk_wapper/cnt_reg[0]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.573ns  (logic 0.226ns (39.460%)  route 0.347ns (60.540%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDRE                         0.000     0.000 r  refreshclk_wapper/cnt_reg[3]/C
    SLICE_X1Y79          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  refreshclk_wapper/cnt_reg[3]/Q
                         net (fo=3, routed)           0.116     0.244    refreshclk_wapper/cnt[3]
    SLICE_X1Y79          LUT4 (Prop_lut4_I2_O)        0.098     0.342 r  refreshclk_wapper/cnt[3]_i_1/O
                         net (fo=4, routed)           0.231     0.573    refreshclk_wapper/cnt[3]_i_1_n_0
    SLICE_X1Y79          FDRE                                         r  refreshclk_wapper/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refreshclk_wapper/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            refreshclk_wapper/cnt_reg[1]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.573ns  (logic 0.226ns (39.460%)  route 0.347ns (60.540%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDRE                         0.000     0.000 r  refreshclk_wapper/cnt_reg[3]/C
    SLICE_X1Y79          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  refreshclk_wapper/cnt_reg[3]/Q
                         net (fo=3, routed)           0.116     0.244    refreshclk_wapper/cnt[3]
    SLICE_X1Y79          LUT4 (Prop_lut4_I2_O)        0.098     0.342 r  refreshclk_wapper/cnt[3]_i_1/O
                         net (fo=4, routed)           0.231     0.573    refreshclk_wapper/cnt[3]_i_1_n_0
    SLICE_X1Y79          FDRE                                         r  refreshclk_wapper/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refreshclk_wapper/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            refreshclk_wapper/cnt_reg[2]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.573ns  (logic 0.226ns (39.460%)  route 0.347ns (60.540%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDRE                         0.000     0.000 r  refreshclk_wapper/cnt_reg[3]/C
    SLICE_X1Y79          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  refreshclk_wapper/cnt_reg[3]/Q
                         net (fo=3, routed)           0.116     0.244    refreshclk_wapper/cnt[3]
    SLICE_X1Y79          LUT4 (Prop_lut4_I2_O)        0.098     0.342 r  refreshclk_wapper/cnt[3]_i_1/O
                         net (fo=4, routed)           0.231     0.573    refreshclk_wapper/cnt[3]_i_1_n_0
    SLICE_X1Y79          FDRE                                         r  refreshclk_wapper/cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------





