/*
 * Copyright (C) 2012, Freescale Semiconductor, Inc. All Rights Reserved
 * THIS SOURCE CODE IS CONFIDENTIAL AND PROPRIETARY AND MAY NOT
 * BE USED OR DISTRIBUTED WITHOUT THE WRITTEN PERMISSION OF
 * Freescale Semiconductor, Inc.
*/

// File: ipu1_iomux_config.c

/* ------------------------------------------------------------------------------
 * <auto-generated>
 *     This code was generated by a tool.
 *     Runtime Version:3.3.2.0
 *
 *     Changes to this file may cause incorrect behavior and will be lost if
 *     the code is regenerated.
 * </auto-generated>
 * ------------------------------------------------------------------------------
*/

#include "iomux_config.h"
#include "iomux_define.h"
#include "registers/regsiomuxc.h"

// Function to configure IOMUXC for ipu1 module.
void ipu1_iomux_config(void)
{
    // Config ipu1.CSI0_D[10] to pad CSI0_DAT10(M1)
    // HW_IOMUXC_SW_MUX_CTL_PAD_CSI0_DAT10_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT10_WR(0x0001B0B0);
    // Mux Register:
    // IOMUXC_SW_MUX_CTL_PAD_CSI0_DAT10(0x020E0280)
    //   SION (4) - Software Input On Field Reset: SION_DISABLED
    //              Force the selected mux mode Input path no matter of MUX_MODE functionality.
    //     SION_DISABLED (0) - Input Path is determined by functionality of the selected mux mode (regular).
    //     SION_ENABLED (1) - Force input path of pad CSI0_DAT10.
    //   MUX_MODE (2-0) - MUX Mode Select Field Reset: ALT5
    //                    Select 1 of 8 iomux modes to be used for pad: CSI0_DAT10.
    //     ALT0 (0) - Select mux mode: ALT0 mux port: CSI0_D[10] of instance: ipu1.
    //     ALT1 (1) - Select mux mode: ALT1 mux port: AUD3_RXC of instance: audmux.
    //     ALT2 (2) - Select mux mode: ALT2 mux port: MISO of instance: ecspi2.
    //                NOTE: - Config Register IOMUXC_ECSPI2_IPP_IND_MISO_SELECT_INPUT for mode ALT2.
    //     ALT3 (3) - Select mux mode: ALT3 mux port: TXD_MUX of instance: uart1.
    //                NOTE: - Config Register IOMUXC_UART1_IPP_UART_RXD_MUX_SELECT_INPUT for mode ALT3.
    //     ALT4 (4) - Select mux mode: ALT4 mux port: DEBUG_PC[4] of instance: sdma.
    //     ALT5 (5) - Select mux mode: ALT5 mux port: GPIO[28] of instance: gpio5.
    //     ALT6 (6) - Select mux mode: ALT6 mux port: MMDC_DEBUG[33] of instance: mmdc.
    //     ALT7 (7) - Select mux mode: ALT7 mux port: TRACE[7] of instance: cheetah.
    HW_IOMUXC_SW_MUX_CTL_PAD_CSI0_DAT10_WR(
            BF_IOMUXC_SW_MUX_CTL_PAD_CSI0_DAT10_SION(SION_DISABLED) | 
            BF_IOMUXC_SW_MUX_CTL_PAD_CSI0_DAT10_MUX_MODE(ALT0));
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT10(0x020E0650)
    //   HYS (16) - Hysteresis Enable Field Reset: HYS_ENABLED
    //              Select one out of next values for pad: CSI0_DAT10.
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    //   PUS (15-14) - Pull Up / Down Config. Field Reset: PUS_100KOHM_PU
    //                 Select one out of next values for pad: CSI0_DAT10.
    //     PUS_100KOHM_PD (0) - 100K Ohm Pull Down
    //     PUS_47KOHM_PU (1) - 47K Ohm Pull Up
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //     PUS_22KOHM_PU (3) - 22K Ohm Pull Up
    //   PUE (13) - Pull / Keep Select Field Reset: PUE_PULL
    //              Select one out of next values for pad: CSI0_DAT10.
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    //   PKE (12) - Pull / Keep Enable Field Reset: PKE_ENABLED
    //              Select one out of next values for pad: CSI0_DAT10.
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    //   ODE (11) - Open Drain Enable Field Reset: ODE_DISABLED
    //              Select one out of next values for pad: CSI0_DAT10.
    //     ODE_DISABLED (0) - Open Drain Disabled
    //     ODE_ENABLED (1) - Open Drain Enabled
    //   SPEED (7-6) - Speed Field Reset: SPD_100MHZ
    //                 Select one out of next values for pad: CSI0_DAT10.
    //     SPD_TBD (0) - TBD
    //     SPD_50MHZ (1) - Low(50 MHz)
    //     SPD_100MHZ (2) - Medium(100 MHz)
    //     SPD_200MHZ (3) - Maximum(200 MHz)
    //   DSE (5-3) - Drive Strength Field Reset: DSE_40OHM
    //               Select one out of next values for pad: CSI0_DAT10.
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    //   SRE (0) - Slew Rate Field Reset: SRE_SLOW
    //             Select one out of next values for pad: CSI0_DAT10.
    //     SRE_SLOW (0) - Slow Slew Rate
    //     SRE_FAST (1) - Fast Slew Rate
    HW_IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT10_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT10_HYS(HYS_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT10_PUS(PUS_100KOHM_PU) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT10_PUE(PUE_PULL) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT10_PKE(PKE_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT10_ODE(ODE_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT10_SPEED(SPD_100MHZ) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT10_DSE(DSE_40OHM) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT10_SRE(SRE_SLOW));

    // Config ipu1.CSI0_D[11] to pad CSI0_DAT11(M3)
    // HW_IOMUXC_SW_MUX_CTL_PAD_CSI0_DAT11_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT11_WR(0x0001B0B0);
    // Mux Register:
    // IOMUXC_SW_MUX_CTL_PAD_CSI0_DAT11(0x020E0284)
    //   SION (4) - Software Input On Field Reset: SION_DISABLED
    //              Force the selected mux mode Input path no matter of MUX_MODE functionality.
    //     SION_DISABLED (0) - Input Path is determined by functionality of the selected mux mode (regular).
    //     SION_ENABLED (1) - Force input path of pad CSI0_DAT11.
    //   MUX_MODE (2-0) - MUX Mode Select Field Reset: ALT5
    //                    Select 1 of 8 iomux modes to be used for pad: CSI0_DAT11.
    //     ALT0 (0) - Select mux mode: ALT0 mux port: CSI0_D[11] of instance: ipu1.
    //     ALT1 (1) - Select mux mode: ALT1 mux port: AUD3_RXFS of instance: audmux.
    //     ALT2 (2) - Select mux mode: ALT2 mux port: SS0 of instance: ecspi2.
    //                NOTE: - Config Register IOMUXC_ECSPI2_IPP_IND_SS_B_0_SELECT_INPUT for mode ALT2.
    //     ALT3 (3) - Select mux mode: ALT3 mux port: RXD_MUX of instance: uart1.
    //                NOTE: - Config Register IOMUXC_UART1_IPP_UART_RXD_MUX_SELECT_INPUT for mode ALT3.
    //     ALT4 (4) - Select mux mode: ALT4 mux port: DEBUG_PC[5] of instance: sdma.
    //     ALT5 (5) - Select mux mode: ALT5 mux port: GPIO[29] of instance: gpio5.
    //     ALT6 (6) - Select mux mode: ALT6 mux port: MMDC_DEBUG[34] of instance: mmdc.
    //     ALT7 (7) - Select mux mode: ALT7 mux port: TRACE[8] of instance: cheetah.
    HW_IOMUXC_SW_MUX_CTL_PAD_CSI0_DAT11_WR(
            BF_IOMUXC_SW_MUX_CTL_PAD_CSI0_DAT11_SION(SION_DISABLED) | 
            BF_IOMUXC_SW_MUX_CTL_PAD_CSI0_DAT11_MUX_MODE(ALT0));
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT11(0x020E0654)
    //   HYS (16) - Hysteresis Enable Field Reset: HYS_ENABLED
    //              Select one out of next values for pad: CSI0_DAT11.
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    //   PUS (15-14) - Pull Up / Down Config. Field Reset: PUS_100KOHM_PU
    //                 Select one out of next values for pad: CSI0_DAT11.
    //     PUS_100KOHM_PD (0) - 100K Ohm Pull Down
    //     PUS_47KOHM_PU (1) - 47K Ohm Pull Up
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //     PUS_22KOHM_PU (3) - 22K Ohm Pull Up
    //   PUE (13) - Pull / Keep Select Field Reset: PUE_PULL
    //              Select one out of next values for pad: CSI0_DAT11.
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    //   PKE (12) - Pull / Keep Enable Field Reset: PKE_ENABLED
    //              Select one out of next values for pad: CSI0_DAT11.
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    //   ODE (11) - Open Drain Enable Field Reset: ODE_DISABLED
    //              Select one out of next values for pad: CSI0_DAT11.
    //     ODE_DISABLED (0) - Open Drain Disabled
    //     ODE_ENABLED (1) - Open Drain Enabled
    //   SPEED (7-6) - Speed Field Reset: SPD_100MHZ
    //                 Select one out of next values for pad: CSI0_DAT11.
    //     SPD_TBD (0) - TBD
    //     SPD_50MHZ (1) - Low(50 MHz)
    //     SPD_100MHZ (2) - Medium(100 MHz)
    //     SPD_200MHZ (3) - Maximum(200 MHz)
    //   DSE (5-3) - Drive Strength Field Reset: DSE_40OHM
    //               Select one out of next values for pad: CSI0_DAT11.
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    //   SRE (0) - Slew Rate Field Reset: SRE_SLOW
    //             Select one out of next values for pad: CSI0_DAT11.
    //     SRE_SLOW (0) - Slow Slew Rate
    //     SRE_FAST (1) - Fast Slew Rate
    HW_IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT11_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT11_HYS(HYS_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT11_PUS(PUS_100KOHM_PU) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT11_PUE(PUE_PULL) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT11_PKE(PKE_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT11_ODE(ODE_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT11_SPEED(SPD_100MHZ) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT11_DSE(DSE_40OHM) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT11_SRE(SRE_SLOW));

    // Config ipu1.CSI0_D[12] to pad CSI0_DAT12(M2)
    // HW_IOMUXC_SW_MUX_CTL_PAD_CSI0_DAT12_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT12_WR(0x0001B0B0);
    // Mux Register:
    // IOMUXC_SW_MUX_CTL_PAD_CSI0_DAT12(0x020E0288)
    //   SION (4) - Software Input On Field Reset: SION_DISABLED
    //              Force the selected mux mode Input path no matter of MUX_MODE functionality.
    //     SION_DISABLED (0) - Input Path is determined by functionality of the selected mux mode (regular).
    //     SION_ENABLED (1) - Force input path of pad CSI0_DAT12.
    //   MUX_MODE (2-0) - MUX Mode Select Field Reset: ALT5
    //                    Select 1 of 8 iomux modes to be used for pad: CSI0_DAT12.
    //     ALT0 (0) - Select mux mode: ALT0 mux port: CSI0_D[12] of instance: ipu1.
    //     ALT1 (1) - Select mux mode: ALT1 mux port: WEIM_D[8] of instance: weim.
    //     ALT2 (2) - Select mux mode: ALT2 mux port: DIAG_STATUS_BUS_MUX[16] of instance: pcie_ctrl.
    //     ALT3 (3) - Select mux mode: ALT3 mux port: TXD_MUX of instance: uart4.
    //                NOTE: - Config Register IOMUXC_UART4_IPP_UART_RXD_MUX_SELECT_INPUT for mode ALT3.
    //     ALT4 (4) - Select mux mode: ALT4 mux port: DEBUG_PC[6] of instance: sdma.
    //     ALT5 (5) - Select mux mode: ALT5 mux port: GPIO[30] of instance: gpio5.
    //     ALT6 (6) - Select mux mode: ALT6 mux port: MMDC_DEBUG[35] of instance: mmdc.
    //     ALT7 (7) - Select mux mode: ALT7 mux port: TRACE[9] of instance: cheetah.
    HW_IOMUXC_SW_MUX_CTL_PAD_CSI0_DAT12_WR(
            BF_IOMUXC_SW_MUX_CTL_PAD_CSI0_DAT12_SION(SION_DISABLED) | 
            BF_IOMUXC_SW_MUX_CTL_PAD_CSI0_DAT12_MUX_MODE(ALT0));
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT12(0x020E0658)
    //   HYS (16) - Hysteresis Enable Field Reset: HYS_ENABLED
    //              Select one out of next values for pad: CSI0_DAT12.
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    //   PUS (15-14) - Pull Up / Down Config. Field Reset: PUS_100KOHM_PU
    //                 Select one out of next values for pad: CSI0_DAT12.
    //     PUS_100KOHM_PD (0) - 100K Ohm Pull Down
    //     PUS_47KOHM_PU (1) - 47K Ohm Pull Up
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //     PUS_22KOHM_PU (3) - 22K Ohm Pull Up
    //   PUE (13) - Pull / Keep Select Field Reset: PUE_PULL
    //              Select one out of next values for pad: CSI0_DAT12.
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    //   PKE (12) - Pull / Keep Enable Field Reset: PKE_ENABLED
    //              Select one out of next values for pad: CSI0_DAT12.
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    //   ODE (11) - Open Drain Enable Field Reset: ODE_DISABLED
    //              Select one out of next values for pad: CSI0_DAT12.
    //     ODE_DISABLED (0) - Open Drain Disabled
    //     ODE_ENABLED (1) - Open Drain Enabled
    //   SPEED (7-6) - Speed Field Reset: SPD_100MHZ
    //                 Select one out of next values for pad: CSI0_DAT12.
    //     SPD_TBD (0) - TBD
    //     SPD_50MHZ (1) - Low(50 MHz)
    //     SPD_100MHZ (2) - Medium(100 MHz)
    //     SPD_200MHZ (3) - Maximum(200 MHz)
    //   DSE (5-3) - Drive Strength Field Reset: DSE_40OHM
    //               Select one out of next values for pad: CSI0_DAT12.
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    //   SRE (0) - Slew Rate Field Reset: SRE_SLOW
    //             Select one out of next values for pad: CSI0_DAT12.
    //     SRE_SLOW (0) - Slow Slew Rate
    //     SRE_FAST (1) - Fast Slew Rate
    HW_IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT12_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT12_HYS(HYS_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT12_PUS(PUS_100KOHM_PU) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT12_PUE(PUE_PULL) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT12_PKE(PKE_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT12_ODE(ODE_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT12_SPEED(SPD_100MHZ) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT12_DSE(DSE_40OHM) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT12_SRE(SRE_SLOW));

    // Config ipu1.CSI0_D[13] to pad CSI0_DAT13(L1)
    // HW_IOMUXC_SW_MUX_CTL_PAD_CSI0_DAT13_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT13_WR(0x0001B0B0);
    // Mux Register:
    // IOMUXC_SW_MUX_CTL_PAD_CSI0_DAT13(0x020E028C)
    //   SION (4) - Software Input On Field Reset: SION_DISABLED
    //              Force the selected mux mode Input path no matter of MUX_MODE functionality.
    //     SION_DISABLED (0) - Input Path is determined by functionality of the selected mux mode (regular).
    //     SION_ENABLED (1) - Force input path of pad CSI0_DAT13.
    //   MUX_MODE (2-0) - MUX Mode Select Field Reset: ALT5
    //                    Select 1 of 8 iomux modes to be used for pad: CSI0_DAT13.
    //     ALT0 (0) - Select mux mode: ALT0 mux port: CSI0_D[13] of instance: ipu1.
    //     ALT1 (1) - Select mux mode: ALT1 mux port: WEIM_D[9] of instance: weim.
    //     ALT2 (2) - Select mux mode: ALT2 mux port: DIAG_STATUS_BUS_MUX[17] of instance: pcie_ctrl.
    //     ALT3 (3) - Select mux mode: ALT3 mux port: RXD_MUX of instance: uart4.
    //                NOTE: - Config Register IOMUXC_UART4_IPP_UART_RXD_MUX_SELECT_INPUT for mode ALT3.
    //     ALT4 (4) - Select mux mode: ALT4 mux port: DEBUG_PC[7] of instance: sdma.
    //     ALT5 (5) - Select mux mode: ALT5 mux port: GPIO[31] of instance: gpio5.
    //     ALT6 (6) - Select mux mode: ALT6 mux port: MMDC_DEBUG[36] of instance: mmdc.
    //     ALT7 (7) - Select mux mode: ALT7 mux port: TRACE[10] of instance: cheetah.
    HW_IOMUXC_SW_MUX_CTL_PAD_CSI0_DAT13_WR(
            BF_IOMUXC_SW_MUX_CTL_PAD_CSI0_DAT13_SION(SION_DISABLED) | 
            BF_IOMUXC_SW_MUX_CTL_PAD_CSI0_DAT13_MUX_MODE(ALT0));
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT13(0x020E065C)
    //   HYS (16) - Hysteresis Enable Field Reset: HYS_ENABLED
    //              Select one out of next values for pad: CSI0_DAT13.
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    //   PUS (15-14) - Pull Up / Down Config. Field Reset: PUS_100KOHM_PU
    //                 Select one out of next values for pad: CSI0_DAT13.
    //     PUS_100KOHM_PD (0) - 100K Ohm Pull Down
    //     PUS_47KOHM_PU (1) - 47K Ohm Pull Up
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //     PUS_22KOHM_PU (3) - 22K Ohm Pull Up
    //   PUE (13) - Pull / Keep Select Field Reset: PUE_PULL
    //              Select one out of next values for pad: CSI0_DAT13.
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    //   PKE (12) - Pull / Keep Enable Field Reset: PKE_ENABLED
    //              Select one out of next values for pad: CSI0_DAT13.
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    //   ODE (11) - Open Drain Enable Field Reset: ODE_DISABLED
    //              Select one out of next values for pad: CSI0_DAT13.
    //     ODE_DISABLED (0) - Open Drain Disabled
    //     ODE_ENABLED (1) - Open Drain Enabled
    //   SPEED (7-6) - Speed Field Reset: SPD_100MHZ
    //                 Select one out of next values for pad: CSI0_DAT13.
    //     SPD_TBD (0) - TBD
    //     SPD_50MHZ (1) - Low(50 MHz)
    //     SPD_100MHZ (2) - Medium(100 MHz)
    //     SPD_200MHZ (3) - Maximum(200 MHz)
    //   DSE (5-3) - Drive Strength Field Reset: DSE_40OHM
    //               Select one out of next values for pad: CSI0_DAT13.
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    //   SRE (0) - Slew Rate Field Reset: SRE_SLOW
    //             Select one out of next values for pad: CSI0_DAT13.
    //     SRE_SLOW (0) - Slow Slew Rate
    //     SRE_FAST (1) - Fast Slew Rate
    HW_IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT13_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT13_HYS(HYS_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT13_PUS(PUS_100KOHM_PU) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT13_PUE(PUE_PULL) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT13_PKE(PKE_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT13_ODE(ODE_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT13_SPEED(SPD_100MHZ) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT13_DSE(DSE_40OHM) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT13_SRE(SRE_SLOW));

    // Config ipu1.CSI0_D[14] to pad CSI0_DAT14(M4)
    // HW_IOMUXC_SW_MUX_CTL_PAD_CSI0_DAT14_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT14_WR(0x0001B0B0);
    // Mux Register:
    // IOMUXC_SW_MUX_CTL_PAD_CSI0_DAT14(0x020E0290)
    //   SION (4) - Software Input On Field Reset: SION_DISABLED
    //              Force the selected mux mode Input path no matter of MUX_MODE functionality.
    //     SION_DISABLED (0) - Input Path is determined by functionality of the selected mux mode (regular).
    //     SION_ENABLED (1) - Force input path of pad CSI0_DAT14.
    //   MUX_MODE (2-0) - MUX Mode Select Field Reset: ALT5
    //                    Select 1 of 8 iomux modes to be used for pad: CSI0_DAT14.
    //     ALT0 (0) - Select mux mode: ALT0 mux port: CSI0_D[14] of instance: ipu1.
    //     ALT1 (1) - Select mux mode: ALT1 mux port: WEIM_D[10] of instance: weim.
    //     ALT2 (2) - Select mux mode: ALT2 mux port: DIAG_STATUS_BUS_MUX[18] of instance: pcie_ctrl.
    //     ALT3 (3) - Select mux mode: ALT3 mux port: TXD_MUX of instance: uart5.
    //                NOTE: - Config Register IOMUXC_UART5_IPP_UART_RXD_MUX_SELECT_INPUT for mode ALT3.
    //     ALT4 (4) - Select mux mode: ALT4 mux port: DEBUG_PC[8] of instance: sdma.
    //     ALT5 (5) - Select mux mode: ALT5 mux port: GPIO[0] of instance: gpio6.
    //     ALT6 (6) - Select mux mode: ALT6 mux port: MMDC_DEBUG[37] of instance: mmdc.
    //     ALT7 (7) - Select mux mode: ALT7 mux port: TRACE[11] of instance: cheetah.
    HW_IOMUXC_SW_MUX_CTL_PAD_CSI0_DAT14_WR(
            BF_IOMUXC_SW_MUX_CTL_PAD_CSI0_DAT14_SION(SION_DISABLED) | 
            BF_IOMUXC_SW_MUX_CTL_PAD_CSI0_DAT14_MUX_MODE(ALT0));
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT14(0x020E0660)
    //   HYS (16) - Hysteresis Enable Field Reset: HYS_ENABLED
    //              Select one out of next values for pad: CSI0_DAT14.
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    //   PUS (15-14) - Pull Up / Down Config. Field Reset: PUS_100KOHM_PU
    //                 Select one out of next values for pad: CSI0_DAT14.
    //     PUS_100KOHM_PD (0) - 100K Ohm Pull Down
    //     PUS_47KOHM_PU (1) - 47K Ohm Pull Up
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //     PUS_22KOHM_PU (3) - 22K Ohm Pull Up
    //   PUE (13) - Pull / Keep Select Field Reset: PUE_PULL
    //              Select one out of next values for pad: CSI0_DAT14.
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    //   PKE (12) - Pull / Keep Enable Field Reset: PKE_ENABLED
    //              Select one out of next values for pad: CSI0_DAT14.
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    //   ODE (11) - Open Drain Enable Field Reset: ODE_DISABLED
    //              Select one out of next values for pad: CSI0_DAT14.
    //     ODE_DISABLED (0) - Open Drain Disabled
    //     ODE_ENABLED (1) - Open Drain Enabled
    //   SPEED (7-6) - Speed Field Reset: SPD_100MHZ
    //                 Select one out of next values for pad: CSI0_DAT14.
    //     SPD_TBD (0) - TBD
    //     SPD_50MHZ (1) - Low(50 MHz)
    //     SPD_100MHZ (2) - Medium(100 MHz)
    //     SPD_200MHZ (3) - Maximum(200 MHz)
    //   DSE (5-3) - Drive Strength Field Reset: DSE_40OHM
    //               Select one out of next values for pad: CSI0_DAT14.
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    //   SRE (0) - Slew Rate Field Reset: SRE_SLOW
    //             Select one out of next values for pad: CSI0_DAT14.
    //     SRE_SLOW (0) - Slow Slew Rate
    //     SRE_FAST (1) - Fast Slew Rate
    HW_IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT14_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT14_HYS(HYS_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT14_PUS(PUS_100KOHM_PU) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT14_PUE(PUE_PULL) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT14_PKE(PKE_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT14_ODE(ODE_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT14_SPEED(SPD_100MHZ) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT14_DSE(DSE_40OHM) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT14_SRE(SRE_SLOW));

    // Config ipu1.CSI0_D[15] to pad CSI0_DAT15(M5)
    // HW_IOMUXC_SW_MUX_CTL_PAD_CSI0_DAT15_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT15_WR(0x0001B0B0);
    // Mux Register:
    // IOMUXC_SW_MUX_CTL_PAD_CSI0_DAT15(0x020E0294)
    //   SION (4) - Software Input On Field Reset: SION_DISABLED
    //              Force the selected mux mode Input path no matter of MUX_MODE functionality.
    //     SION_DISABLED (0) - Input Path is determined by functionality of the selected mux mode (regular).
    //     SION_ENABLED (1) - Force input path of pad CSI0_DAT15.
    //   MUX_MODE (2-0) - MUX Mode Select Field Reset: ALT5
    //                    Select 1 of 8 iomux modes to be used for pad: CSI0_DAT15.
    //     ALT0 (0) - Select mux mode: ALT0 mux port: CSI0_D[15] of instance: ipu1.
    //     ALT1 (1) - Select mux mode: ALT1 mux port: WEIM_D[11] of instance: weim.
    //     ALT2 (2) - Select mux mode: ALT2 mux port: DIAG_STATUS_BUS_MUX[19] of instance: pcie_ctrl.
    //     ALT3 (3) - Select mux mode: ALT3 mux port: RXD_MUX of instance: uart5.
    //                NOTE: - Config Register IOMUXC_UART5_IPP_UART_RXD_MUX_SELECT_INPUT for mode ALT3.
    //     ALT4 (4) - Select mux mode: ALT4 mux port: DEBUG_PC[9] of instance: sdma.
    //     ALT5 (5) - Select mux mode: ALT5 mux port: GPIO[1] of instance: gpio6.
    //     ALT6 (6) - Select mux mode: ALT6 mux port: MMDC_DEBUG[38] of instance: mmdc.
    //     ALT7 (7) - Select mux mode: ALT7 mux port: TRACE[12] of instance: cheetah.
    HW_IOMUXC_SW_MUX_CTL_PAD_CSI0_DAT15_WR(
            BF_IOMUXC_SW_MUX_CTL_PAD_CSI0_DAT15_SION(SION_DISABLED) | 
            BF_IOMUXC_SW_MUX_CTL_PAD_CSI0_DAT15_MUX_MODE(ALT0));
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT15(0x020E0664)
    //   HYS (16) - Hysteresis Enable Field Reset: HYS_ENABLED
    //              Select one out of next values for pad: CSI0_DAT15.
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    //   PUS (15-14) - Pull Up / Down Config. Field Reset: PUS_100KOHM_PU
    //                 Select one out of next values for pad: CSI0_DAT15.
    //     PUS_100KOHM_PD (0) - 100K Ohm Pull Down
    //     PUS_47KOHM_PU (1) - 47K Ohm Pull Up
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //     PUS_22KOHM_PU (3) - 22K Ohm Pull Up
    //   PUE (13) - Pull / Keep Select Field Reset: PUE_PULL
    //              Select one out of next values for pad: CSI0_DAT15.
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    //   PKE (12) - Pull / Keep Enable Field Reset: PKE_ENABLED
    //              Select one out of next values for pad: CSI0_DAT15.
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    //   ODE (11) - Open Drain Enable Field Reset: ODE_DISABLED
    //              Select one out of next values for pad: CSI0_DAT15.
    //     ODE_DISABLED (0) - Open Drain Disabled
    //     ODE_ENABLED (1) - Open Drain Enabled
    //   SPEED (7-6) - Speed Field Reset: SPD_100MHZ
    //                 Select one out of next values for pad: CSI0_DAT15.
    //     SPD_TBD (0) - TBD
    //     SPD_50MHZ (1) - Low(50 MHz)
    //     SPD_100MHZ (2) - Medium(100 MHz)
    //     SPD_200MHZ (3) - Maximum(200 MHz)
    //   DSE (5-3) - Drive Strength Field Reset: DSE_40OHM
    //               Select one out of next values for pad: CSI0_DAT15.
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    //   SRE (0) - Slew Rate Field Reset: SRE_SLOW
    //             Select one out of next values for pad: CSI0_DAT15.
    //     SRE_SLOW (0) - Slow Slew Rate
    //     SRE_FAST (1) - Fast Slew Rate
    HW_IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT15_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT15_HYS(HYS_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT15_PUS(PUS_100KOHM_PU) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT15_PUE(PUE_PULL) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT15_PKE(PKE_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT15_ODE(ODE_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT15_SPEED(SPD_100MHZ) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT15_DSE(DSE_40OHM) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT15_SRE(SRE_SLOW));

    // Config ipu1.CSI0_D[16] to pad CSI0_DAT16(L4)
    // HW_IOMUXC_SW_MUX_CTL_PAD_CSI0_DAT16_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT16_WR(0x0001B0B0);
    // Mux Register:
    // IOMUXC_SW_MUX_CTL_PAD_CSI0_DAT16(0x020E0298)
    //   SION (4) - Software Input On Field Reset: SION_DISABLED
    //              Force the selected mux mode Input path no matter of MUX_MODE functionality.
    //     SION_DISABLED (0) - Input Path is determined by functionality of the selected mux mode (regular).
    //     SION_ENABLED (1) - Force input path of pad CSI0_DAT16.
    //   MUX_MODE (2-0) - MUX Mode Select Field Reset: ALT5
    //                    Select 1 of 8 iomux modes to be used for pad: CSI0_DAT16.
    //     ALT0 (0) - Select mux mode: ALT0 mux port: CSI0_D[16] of instance: ipu1.
    //     ALT1 (1) - Select mux mode: ALT1 mux port: WEIM_D[12] of instance: weim.
    //     ALT2 (2) - Select mux mode: ALT2 mux port: DIAG_STATUS_BUS_MUX[20] of instance: pcie_ctrl.
    //     ALT3 (3) - Select mux mode: ALT3 mux port: RTS of instance: uart4.
    //                NOTE: - Config Register IOMUXC_UART4_IPP_UART_RTS_B_SELECT_INPUT for mode ALT3.
    //     ALT4 (4) - Select mux mode: ALT4 mux port: DEBUG_PC[10] of instance: sdma.
    //     ALT5 (5) - Select mux mode: ALT5 mux port: GPIO[2] of instance: gpio6.
    //     ALT6 (6) - Select mux mode: ALT6 mux port: MMDC_DEBUG[39] of instance: mmdc.
    //     ALT7 (7) - Select mux mode: ALT7 mux port: TRACE[13] of instance: cheetah.
    HW_IOMUXC_SW_MUX_CTL_PAD_CSI0_DAT16_WR(
            BF_IOMUXC_SW_MUX_CTL_PAD_CSI0_DAT16_SION(SION_DISABLED) | 
            BF_IOMUXC_SW_MUX_CTL_PAD_CSI0_DAT16_MUX_MODE(ALT0));
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT16(0x020E0668)
    //   HYS (16) - Hysteresis Enable Field Reset: HYS_ENABLED
    //              Select one out of next values for pad: CSI0_DAT16.
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    //   PUS (15-14) - Pull Up / Down Config. Field Reset: PUS_100KOHM_PU
    //                 Select one out of next values for pad: CSI0_DAT16.
    //     PUS_100KOHM_PD (0) - 100K Ohm Pull Down
    //     PUS_47KOHM_PU (1) - 47K Ohm Pull Up
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //     PUS_22KOHM_PU (3) - 22K Ohm Pull Up
    //   PUE (13) - Pull / Keep Select Field Reset: PUE_PULL
    //              Select one out of next values for pad: CSI0_DAT16.
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    //   PKE (12) - Pull / Keep Enable Field Reset: PKE_ENABLED
    //              Select one out of next values for pad: CSI0_DAT16.
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    //   ODE (11) - Open Drain Enable Field Reset: ODE_DISABLED
    //              Select one out of next values for pad: CSI0_DAT16.
    //     ODE_DISABLED (0) - Open Drain Disabled
    //     ODE_ENABLED (1) - Open Drain Enabled
    //   SPEED (7-6) - Speed Field Reset: SPD_100MHZ
    //                 Select one out of next values for pad: CSI0_DAT16.
    //     SPD_TBD (0) - TBD
    //     SPD_50MHZ (1) - Low(50 MHz)
    //     SPD_100MHZ (2) - Medium(100 MHz)
    //     SPD_200MHZ (3) - Maximum(200 MHz)
    //   DSE (5-3) - Drive Strength Field Reset: DSE_40OHM
    //               Select one out of next values for pad: CSI0_DAT16.
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    //   SRE (0) - Slew Rate Field Reset: SRE_SLOW
    //             Select one out of next values for pad: CSI0_DAT16.
    //     SRE_SLOW (0) - Slow Slew Rate
    //     SRE_FAST (1) - Fast Slew Rate
    HW_IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT16_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT16_HYS(HYS_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT16_PUS(PUS_100KOHM_PU) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT16_PUE(PUE_PULL) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT16_PKE(PKE_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT16_ODE(ODE_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT16_SPEED(SPD_100MHZ) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT16_DSE(DSE_40OHM) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT16_SRE(SRE_SLOW));

    // Config ipu1.CSI0_D[17] to pad CSI0_DAT17(L3)
    // HW_IOMUXC_SW_MUX_CTL_PAD_CSI0_DAT17_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT17_WR(0x0001B0B0);
    // Mux Register:
    // IOMUXC_SW_MUX_CTL_PAD_CSI0_DAT17(0x020E029C)
    //   SION (4) - Software Input On Field Reset: SION_DISABLED
    //              Force the selected mux mode Input path no matter of MUX_MODE functionality.
    //     SION_DISABLED (0) - Input Path is determined by functionality of the selected mux mode (regular).
    //     SION_ENABLED (1) - Force input path of pad CSI0_DAT17.
    //   MUX_MODE (2-0) - MUX Mode Select Field Reset: ALT5
    //                    Select 1 of 8 iomux modes to be used for pad: CSI0_DAT17.
    //     ALT0 (0) - Select mux mode: ALT0 mux port: CSI0_D[17] of instance: ipu1.
    //     ALT1 (1) - Select mux mode: ALT1 mux port: WEIM_D[13] of instance: weim.
    //     ALT2 (2) - Select mux mode: ALT2 mux port: DIAG_STATUS_BUS_MUX[21] of instance: pcie_ctrl.
    //     ALT3 (3) - Select mux mode: ALT3 mux port: CTS of instance: uart4.
    //                NOTE: - Config Register IOMUXC_UART4_IPP_UART_RTS_B_SELECT_INPUT for mode ALT3.
    //     ALT4 (4) - Select mux mode: ALT4 mux port: DEBUG_PC[11] of instance: sdma.
    //     ALT5 (5) - Select mux mode: ALT5 mux port: GPIO[3] of instance: gpio6.
    //     ALT6 (6) - Select mux mode: ALT6 mux port: MMDC_DEBUG[40] of instance: mmdc.
    //     ALT7 (7) - Select mux mode: ALT7 mux port: TRACE[14] of instance: cheetah.
    HW_IOMUXC_SW_MUX_CTL_PAD_CSI0_DAT17_WR(
            BF_IOMUXC_SW_MUX_CTL_PAD_CSI0_DAT17_SION(SION_DISABLED) | 
            BF_IOMUXC_SW_MUX_CTL_PAD_CSI0_DAT17_MUX_MODE(ALT0));
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT17(0x020E066C)
    //   HYS (16) - Hysteresis Enable Field Reset: HYS_ENABLED
    //              Select one out of next values for pad: CSI0_DAT17.
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    //   PUS (15-14) - Pull Up / Down Config. Field Reset: PUS_100KOHM_PU
    //                 Select one out of next values for pad: CSI0_DAT17.
    //     PUS_100KOHM_PD (0) - 100K Ohm Pull Down
    //     PUS_47KOHM_PU (1) - 47K Ohm Pull Up
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //     PUS_22KOHM_PU (3) - 22K Ohm Pull Up
    //   PUE (13) - Pull / Keep Select Field Reset: PUE_PULL
    //              Select one out of next values for pad: CSI0_DAT17.
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    //   PKE (12) - Pull / Keep Enable Field Reset: PKE_ENABLED
    //              Select one out of next values for pad: CSI0_DAT17.
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    //   ODE (11) - Open Drain Enable Field Reset: ODE_DISABLED
    //              Select one out of next values for pad: CSI0_DAT17.
    //     ODE_DISABLED (0) - Open Drain Disabled
    //     ODE_ENABLED (1) - Open Drain Enabled
    //   SPEED (7-6) - Speed Field Reset: SPD_100MHZ
    //                 Select one out of next values for pad: CSI0_DAT17.
    //     SPD_TBD (0) - TBD
    //     SPD_50MHZ (1) - Low(50 MHz)
    //     SPD_100MHZ (2) - Medium(100 MHz)
    //     SPD_200MHZ (3) - Maximum(200 MHz)
    //   DSE (5-3) - Drive Strength Field Reset: DSE_40OHM
    //               Select one out of next values for pad: CSI0_DAT17.
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    //   SRE (0) - Slew Rate Field Reset: SRE_SLOW
    //             Select one out of next values for pad: CSI0_DAT17.
    //     SRE_SLOW (0) - Slow Slew Rate
    //     SRE_FAST (1) - Fast Slew Rate
    HW_IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT17_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT17_HYS(HYS_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT17_PUS(PUS_100KOHM_PU) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT17_PUE(PUE_PULL) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT17_PKE(PKE_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT17_ODE(ODE_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT17_SPEED(SPD_100MHZ) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT17_DSE(DSE_40OHM) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT17_SRE(SRE_SLOW));

    // Config ipu1.CSI0_D[18] to pad CSI0_DAT18(M6)
    // HW_IOMUXC_SW_MUX_CTL_PAD_CSI0_DAT18_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT18_WR(0x0001B0B0);
    // Mux Register:
    // IOMUXC_SW_MUX_CTL_PAD_CSI0_DAT18(0x020E02A0)
    //   SION (4) - Software Input On Field Reset: SION_DISABLED
    //              Force the selected mux mode Input path no matter of MUX_MODE functionality.
    //     SION_DISABLED (0) - Input Path is determined by functionality of the selected mux mode (regular).
    //     SION_ENABLED (1) - Force input path of pad CSI0_DAT18.
    //   MUX_MODE (2-0) - MUX Mode Select Field Reset: ALT5
    //                    Select 1 of 8 iomux modes to be used for pad: CSI0_DAT18.
    //     ALT0 (0) - Select mux mode: ALT0 mux port: CSI0_D[18] of instance: ipu1.
    //     ALT1 (1) - Select mux mode: ALT1 mux port: WEIM_D[14] of instance: weim.
    //     ALT2 (2) - Select mux mode: ALT2 mux port: DIAG_STATUS_BUS_MUX[22] of instance: pcie_ctrl.
    //     ALT3 (3) - Select mux mode: ALT3 mux port: RTS of instance: uart5.
    //                NOTE: - Config Register IOMUXC_UART5_IPP_UART_RTS_B_SELECT_INPUT for mode ALT3.
    //     ALT4 (4) - Select mux mode: ALT4 mux port: DEBUG_PC[12] of instance: sdma.
    //     ALT5 (5) - Select mux mode: ALT5 mux port: GPIO[4] of instance: gpio6.
    //     ALT6 (6) - Select mux mode: ALT6 mux port: MMDC_DEBUG[41] of instance: mmdc.
    //     ALT7 (7) - Select mux mode: ALT7 mux port: TRACE[15] of instance: cheetah.
    HW_IOMUXC_SW_MUX_CTL_PAD_CSI0_DAT18_WR(
            BF_IOMUXC_SW_MUX_CTL_PAD_CSI0_DAT18_SION(SION_DISABLED) | 
            BF_IOMUXC_SW_MUX_CTL_PAD_CSI0_DAT18_MUX_MODE(ALT0));
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT18(0x020E0670)
    //   HYS (16) - Hysteresis Enable Field Reset: HYS_ENABLED
    //              Select one out of next values for pad: CSI0_DAT18.
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    //   PUS (15-14) - Pull Up / Down Config. Field Reset: PUS_100KOHM_PU
    //                 Select one out of next values for pad: CSI0_DAT18.
    //     PUS_100KOHM_PD (0) - 100K Ohm Pull Down
    //     PUS_47KOHM_PU (1) - 47K Ohm Pull Up
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //     PUS_22KOHM_PU (3) - 22K Ohm Pull Up
    //   PUE (13) - Pull / Keep Select Field Reset: PUE_PULL
    //              Select one out of next values for pad: CSI0_DAT18.
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    //   PKE (12) - Pull / Keep Enable Field Reset: PKE_ENABLED
    //              Select one out of next values for pad: CSI0_DAT18.
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    //   ODE (11) - Open Drain Enable Field Reset: ODE_DISABLED
    //              Select one out of next values for pad: CSI0_DAT18.
    //     ODE_DISABLED (0) - Open Drain Disabled
    //     ODE_ENABLED (1) - Open Drain Enabled
    //   SPEED (7-6) - Speed Field Reset: SPD_100MHZ
    //                 Select one out of next values for pad: CSI0_DAT18.
    //     SPD_TBD (0) - TBD
    //     SPD_50MHZ (1) - Low(50 MHz)
    //     SPD_100MHZ (2) - Medium(100 MHz)
    //     SPD_200MHZ (3) - Maximum(200 MHz)
    //   DSE (5-3) - Drive Strength Field Reset: DSE_40OHM
    //               Select one out of next values for pad: CSI0_DAT18.
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    //   SRE (0) - Slew Rate Field Reset: SRE_SLOW
    //             Select one out of next values for pad: CSI0_DAT18.
    //     SRE_SLOW (0) - Slow Slew Rate
    //     SRE_FAST (1) - Fast Slew Rate
    HW_IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT18_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT18_HYS(HYS_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT18_PUS(PUS_100KOHM_PU) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT18_PUE(PUE_PULL) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT18_PKE(PKE_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT18_ODE(ODE_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT18_SPEED(SPD_100MHZ) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT18_DSE(DSE_40OHM) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT18_SRE(SRE_SLOW));

    // Config ipu1.CSI0_D[19] to pad CSI0_DAT19(L6)
    // HW_IOMUXC_SW_MUX_CTL_PAD_CSI0_DAT19_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT19_WR(0x0001B0B0);
    // Mux Register:
    // IOMUXC_SW_MUX_CTL_PAD_CSI0_DAT19(0x020E02A4)
    //   SION (4) - Software Input On Field Reset: SION_DISABLED
    //              Force the selected mux mode Input path no matter of MUX_MODE functionality.
    //     SION_DISABLED (0) - Input Path is determined by functionality of the selected mux mode (regular).
    //     SION_ENABLED (1) - Force input path of pad CSI0_DAT19.
    //   MUX_MODE (2-0) - MUX Mode Select Field Reset: ALT5
    //                    Select 1 of 8 iomux modes to be used for pad: CSI0_DAT19.
    //     ALT0 (0) - Select mux mode: ALT0 mux port: CSI0_D[19] of instance: ipu1.
    //     ALT1 (1) - Select mux mode: ALT1 mux port: WEIM_D[15] of instance: weim.
    //     ALT2 (2) - Select mux mode: ALT2 mux port: DIAG_STATUS_BUS_MUX[23] of instance: pcie_ctrl.
    //     ALT3 (3) - Select mux mode: ALT3 mux port: CTS of instance: uart5.
    //                NOTE: - Config Register IOMUXC_UART5_IPP_UART_RTS_B_SELECT_INPUT for mode ALT3.
    //     ALT4 (4) - Select mux mode: ALT4 mux port: DEBUG_PC[13] of instance: sdma.
    //     ALT5 (5) - Select mux mode: ALT5 mux port: GPIO[5] of instance: gpio6.
    //     ALT6 (6) - Select mux mode: ALT6 mux port: MMDC_DEBUG[42] of instance: mmdc.
    //     ALT7 (7) - Select mux mode: ALT7 mux port: ANATOP_TESTO[9] of instance: anatop.
    HW_IOMUXC_SW_MUX_CTL_PAD_CSI0_DAT19_WR(
            BF_IOMUXC_SW_MUX_CTL_PAD_CSI0_DAT19_SION(SION_DISABLED) | 
            BF_IOMUXC_SW_MUX_CTL_PAD_CSI0_DAT19_MUX_MODE(ALT0));
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT19(0x020E0674)
    //   HYS (16) - Hysteresis Enable Field Reset: HYS_ENABLED
    //              Select one out of next values for pad: CSI0_DAT19.
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    //   PUS (15-14) - Pull Up / Down Config. Field Reset: PUS_100KOHM_PU
    //                 Select one out of next values for pad: CSI0_DAT19.
    //     PUS_100KOHM_PD (0) - 100K Ohm Pull Down
    //     PUS_47KOHM_PU (1) - 47K Ohm Pull Up
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //     PUS_22KOHM_PU (3) - 22K Ohm Pull Up
    //   PUE (13) - Pull / Keep Select Field Reset: PUE_PULL
    //              Select one out of next values for pad: CSI0_DAT19.
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    //   PKE (12) - Pull / Keep Enable Field Reset: PKE_ENABLED
    //              Select one out of next values for pad: CSI0_DAT19.
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    //   ODE (11) - Open Drain Enable Field Reset: ODE_DISABLED
    //              Select one out of next values for pad: CSI0_DAT19.
    //     ODE_DISABLED (0) - Open Drain Disabled
    //     ODE_ENABLED (1) - Open Drain Enabled
    //   SPEED (7-6) - Speed Field Reset: SPD_100MHZ
    //                 Select one out of next values for pad: CSI0_DAT19.
    //     SPD_TBD (0) - TBD
    //     SPD_50MHZ (1) - Low(50 MHz)
    //     SPD_100MHZ (2) - Medium(100 MHz)
    //     SPD_200MHZ (3) - Maximum(200 MHz)
    //   DSE (5-3) - Drive Strength Field Reset: DSE_40OHM
    //               Select one out of next values for pad: CSI0_DAT19.
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    //   SRE (0) - Slew Rate Field Reset: SRE_SLOW
    //             Select one out of next values for pad: CSI0_DAT19.
    //     SRE_SLOW (0) - Slow Slew Rate
    //     SRE_FAST (1) - Fast Slew Rate
    HW_IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT19_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT19_HYS(HYS_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT19_PUS(PUS_100KOHM_PU) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT19_PUE(PUE_PULL) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT19_PKE(PKE_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT19_ODE(ODE_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT19_SPEED(SPD_100MHZ) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT19_DSE(DSE_40OHM) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT19_SRE(SRE_SLOW));

    // Config ipu1.CSI0_D[8] to pad CSI0_DAT8(N6)
    // HW_IOMUXC_SW_MUX_CTL_PAD_CSI0_DAT8_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT8_WR(0x0001B0B0);
    // Mux Register:
    // IOMUXC_SW_MUX_CTL_PAD_CSI0_DAT8(0x020E0278)
    //   SION (4) - Software Input On Field Reset: SION_DISABLED
    //              Force the selected mux mode Input path no matter of MUX_MODE functionality.
    //     SION_DISABLED (0) - Input Path is determined by functionality of the selected mux mode (regular).
    //     SION_ENABLED (1) - Force input path of pad CSI0_DAT8.
    //   MUX_MODE (2-0) - MUX Mode Select Field Reset: ALT5
    //                    Select 1 of 8 iomux modes to be used for pad: CSI0_DAT8.
    //     ALT0 (0) - Select mux mode: ALT0 mux port: CSI0_D[8] of instance: ipu1.
    //     ALT1 (1) - Select mux mode: ALT1 mux port: WEIM_D[6] of instance: weim.
    //     ALT2 (2) - Select mux mode: ALT2 mux port: SCLK of instance: ecspi2.
    //                NOTE: - Config Register IOMUXC_ECSPI2_IPP_CSPI_CLK_IN_SELECT_INPUT for mode ALT2.
    //     ALT3 (3) - Select mux mode: ALT3 mux port: COL[7] of instance: kpp.
    //                NOTE: - Config Register IOMUXC_KPP_IPP_IND_COL_7_SELECT_INPUT for mode ALT3.
    //     ALT4 (4) - Select mux mode: ALT4 mux port: SDA of instance: i2c1.
    //                NOTE: - Config Register IOMUXC_I2C1_IPP_SDA_IN_SELECT_INPUT for mode ALT4.
    //     ALT5 (5) - Select mux mode: ALT5 mux port: GPIO[26] of instance: gpio5.
    //     ALT6 (6) - Select mux mode: ALT6 mux port: MMDC_DEBUG[47] of instance: mmdc.
    //     ALT7 (7) - Select mux mode: ALT7 mux port: TRACE[5] of instance: cheetah.
    HW_IOMUXC_SW_MUX_CTL_PAD_CSI0_DAT8_WR(
            BF_IOMUXC_SW_MUX_CTL_PAD_CSI0_DAT8_SION(SION_DISABLED) | 
            BF_IOMUXC_SW_MUX_CTL_PAD_CSI0_DAT8_MUX_MODE(ALT0));
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT8(0x020E0648)
    //   HYS (16) - Hysteresis Enable Field Reset: HYS_ENABLED
    //              Select one out of next values for pad: CSI0_DAT8.
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    //   PUS (15-14) - Pull Up / Down Config. Field Reset: PUS_100KOHM_PU
    //                 Select one out of next values for pad: CSI0_DAT8.
    //     PUS_100KOHM_PD (0) - 100K Ohm Pull Down
    //     PUS_47KOHM_PU (1) - 47K Ohm Pull Up
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //     PUS_22KOHM_PU (3) - 22K Ohm Pull Up
    //   PUE (13) - Pull / Keep Select Field Reset: PUE_PULL
    //              Select one out of next values for pad: CSI0_DAT8.
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    //   PKE (12) - Pull / Keep Enable Field Reset: PKE_ENABLED
    //              Select one out of next values for pad: CSI0_DAT8.
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    //   ODE (11) - Open Drain Enable Field Reset: ODE_DISABLED
    //              Select one out of next values for pad: CSI0_DAT8.
    //     ODE_DISABLED (0) - Open Drain Disabled
    //     ODE_ENABLED (1) - Open Drain Enabled
    //   SPEED (7-6) - Speed Field Reset: SPD_100MHZ
    //                 Select one out of next values for pad: CSI0_DAT8.
    //     SPD_TBD (0) - TBD
    //     SPD_50MHZ (1) - Low(50 MHz)
    //     SPD_100MHZ (2) - Medium(100 MHz)
    //     SPD_200MHZ (3) - Maximum(200 MHz)
    //   DSE (5-3) - Drive Strength Field Reset: DSE_40OHM
    //               Select one out of next values for pad: CSI0_DAT8.
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    //   SRE (0) - Slew Rate Field Reset: SRE_SLOW
    //             Select one out of next values for pad: CSI0_DAT8.
    //     SRE_SLOW (0) - Slow Slew Rate
    //     SRE_FAST (1) - Fast Slew Rate
    HW_IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT8_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT8_HYS(HYS_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT8_PUS(PUS_100KOHM_PU) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT8_PUE(PUE_PULL) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT8_PKE(PKE_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT8_ODE(ODE_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT8_SPEED(SPD_100MHZ) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT8_DSE(DSE_40OHM) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT8_SRE(SRE_SLOW));

    // Config ipu1.CSI0_D[9] to pad CSI0_DAT9(N5)
    // HW_IOMUXC_SW_MUX_CTL_PAD_CSI0_DAT9_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT9_WR(0x0001B0B0);
    // Mux Register:
    // IOMUXC_SW_MUX_CTL_PAD_CSI0_DAT9(0x020E027C)
    //   SION (4) - Software Input On Field Reset: SION_DISABLED
    //              Force the selected mux mode Input path no matter of MUX_MODE functionality.
    //     SION_DISABLED (0) - Input Path is determined by functionality of the selected mux mode (regular).
    //     SION_ENABLED (1) - Force input path of pad CSI0_DAT9.
    //   MUX_MODE (2-0) - MUX Mode Select Field Reset: ALT5
    //                    Select 1 of 8 iomux modes to be used for pad: CSI0_DAT9.
    //     ALT0 (0) - Select mux mode: ALT0 mux port: CSI0_D[9] of instance: ipu1.
    //     ALT1 (1) - Select mux mode: ALT1 mux port: WEIM_D[7] of instance: weim.
    //     ALT2 (2) - Select mux mode: ALT2 mux port: MOSI of instance: ecspi2.
    //                NOTE: - Config Register IOMUXC_ECSPI2_IPP_IND_MOSI_SELECT_INPUT for mode ALT2.
    //     ALT3 (3) - Select mux mode: ALT3 mux port: ROW[7] of instance: kpp.
    //                NOTE: - Config Register IOMUXC_KPP_IPP_IND_ROW_7_SELECT_INPUT for mode ALT3.
    //     ALT4 (4) - Select mux mode: ALT4 mux port: SCL of instance: i2c1.
    //                NOTE: - Config Register IOMUXC_I2C1_IPP_SCL_IN_SELECT_INPUT for mode ALT4.
    //     ALT5 (5) - Select mux mode: ALT5 mux port: GPIO[27] of instance: gpio5.
    //     ALT6 (6) - Select mux mode: ALT6 mux port: MMDC_DEBUG[48] of instance: mmdc.
    //     ALT7 (7) - Select mux mode: ALT7 mux port: TRACE[6] of instance: cheetah.
    HW_IOMUXC_SW_MUX_CTL_PAD_CSI0_DAT9_WR(
            BF_IOMUXC_SW_MUX_CTL_PAD_CSI0_DAT9_SION(SION_DISABLED) | 
            BF_IOMUXC_SW_MUX_CTL_PAD_CSI0_DAT9_MUX_MODE(ALT0));
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT9(0x020E064C)
    //   HYS (16) - Hysteresis Enable Field Reset: HYS_ENABLED
    //              Select one out of next values for pad: CSI0_DAT9.
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    //   PUS (15-14) - Pull Up / Down Config. Field Reset: PUS_100KOHM_PU
    //                 Select one out of next values for pad: CSI0_DAT9.
    //     PUS_100KOHM_PD (0) - 100K Ohm Pull Down
    //     PUS_47KOHM_PU (1) - 47K Ohm Pull Up
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //     PUS_22KOHM_PU (3) - 22K Ohm Pull Up
    //   PUE (13) - Pull / Keep Select Field Reset: PUE_PULL
    //              Select one out of next values for pad: CSI0_DAT9.
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    //   PKE (12) - Pull / Keep Enable Field Reset: PKE_ENABLED
    //              Select one out of next values for pad: CSI0_DAT9.
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    //   ODE (11) - Open Drain Enable Field Reset: ODE_DISABLED
    //              Select one out of next values for pad: CSI0_DAT9.
    //     ODE_DISABLED (0) - Open Drain Disabled
    //     ODE_ENABLED (1) - Open Drain Enabled
    //   SPEED (7-6) - Speed Field Reset: SPD_100MHZ
    //                 Select one out of next values for pad: CSI0_DAT9.
    //     SPD_TBD (0) - TBD
    //     SPD_50MHZ (1) - Low(50 MHz)
    //     SPD_100MHZ (2) - Medium(100 MHz)
    //     SPD_200MHZ (3) - Maximum(200 MHz)
    //   DSE (5-3) - Drive Strength Field Reset: DSE_40OHM
    //               Select one out of next values for pad: CSI0_DAT9.
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    //   SRE (0) - Slew Rate Field Reset: SRE_SLOW
    //             Select one out of next values for pad: CSI0_DAT9.
    //     SRE_SLOW (0) - Slow Slew Rate
    //     SRE_FAST (1) - Fast Slew Rate
    HW_IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT9_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT9_HYS(HYS_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT9_PUS(PUS_100KOHM_PU) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT9_PUE(PUE_PULL) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT9_PKE(PKE_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT9_ODE(ODE_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT9_SPEED(SPD_100MHZ) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT9_DSE(DSE_40OHM) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT9_SRE(SRE_SLOW));

    // Config ipu1.CSI0_DATA_EN to pad CSI0_DATA_EN(P3)
    // HW_IOMUXC_SW_MUX_CTL_PAD_CSI0_DATA_EN_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_PAD_CSI0_DATA_EN_WR(0x0001B0B0);
    // Mux Register:
    // IOMUXC_SW_MUX_CTL_PAD_CSI0_DATA_EN(0x020E0260)
    //   SION (4) - Software Input On Field Reset: SION_DISABLED
    //              Force the selected mux mode Input path no matter of MUX_MODE functionality.
    //     SION_DISABLED (0) - Input Path is determined by functionality of the selected mux mode (regular).
    //     SION_ENABLED (1) - Force input path of pad CSI0_DATA_EN.
    //   MUX_MODE (2-0) - MUX Mode Select Field Reset: ALT5
    //                    Select 1 of 7 iomux modes to be used for pad: CSI0_DATA_EN.
    //     ALT0 (0) - Select mux mode: ALT0 mux port: CSI0_DATA_EN of instance: ipu1.
    //     ALT1 (1) - Select mux mode: ALT1 mux port: WEIM_D[0] of instance: weim.
    //     ALT2 (2) - Select mux mode: ALT2 mux port: DIAG_STATUS_BUS_MUX[14] of instance: pcie_ctrl.
    //     ALT4 (4) - Select mux mode: ALT4 mux port: DEBUG_PC[2] of instance: sdma.
    //     ALT5 (5) - Select mux mode: ALT5 mux port: GPIO[20] of instance: gpio5.
    //     ALT6 (6) - Select mux mode: ALT6 mux port: MMDC_DEBUG[31] of instance: mmdc.
    //     ALT7 (7) - Select mux mode: ALT7 mux port: TRCLK of instance: cheetah.
    HW_IOMUXC_SW_MUX_CTL_PAD_CSI0_DATA_EN_WR(
            BF_IOMUXC_SW_MUX_CTL_PAD_CSI0_DATA_EN_SION(SION_DISABLED) | 
            BF_IOMUXC_SW_MUX_CTL_PAD_CSI0_DATA_EN_MUX_MODE(ALT0));
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_CSI0_DATA_EN(0x020E0630)
    //   HYS (16) - Hysteresis Enable Field Reset: HYS_ENABLED
    //              Select one out of next values for pad: CSI0_DATA_EN.
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    //   PUS (15-14) - Pull Up / Down Config. Field Reset: PUS_100KOHM_PU
    //                 Select one out of next values for pad: CSI0_DATA_EN.
    //     PUS_100KOHM_PD (0) - 100K Ohm Pull Down
    //     PUS_47KOHM_PU (1) - 47K Ohm Pull Up
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //     PUS_22KOHM_PU (3) - 22K Ohm Pull Up
    //   PUE (13) - Pull / Keep Select Field Reset: PUE_PULL
    //              Select one out of next values for pad: CSI0_DATA_EN.
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    //   PKE (12) - Pull / Keep Enable Field Reset: PKE_ENABLED
    //              Select one out of next values for pad: CSI0_DATA_EN.
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    //   ODE (11) - Open Drain Enable Field Reset: ODE_DISABLED
    //              Select one out of next values for pad: CSI0_DATA_EN.
    //     ODE_DISABLED (0) - Open Drain Disabled
    //     ODE_ENABLED (1) - Open Drain Enabled
    //   SPEED (7-6) - Speed Field Reset: SPD_100MHZ
    //                 Select one out of next values for pad: CSI0_DATA_EN.
    //     SPD_TBD (0) - TBD
    //     SPD_50MHZ (1) - Low(50 MHz)
    //     SPD_100MHZ (2) - Medium(100 MHz)
    //     SPD_200MHZ (3) - Maximum(200 MHz)
    //   DSE (5-3) - Drive Strength Field Reset: DSE_40OHM
    //               Select one out of next values for pad: CSI0_DATA_EN.
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    //   SRE (0) - Slew Rate Field Reset: SRE_SLOW
    //             Select one out of next values for pad: CSI0_DATA_EN.
    //     SRE_SLOW (0) - Slow Slew Rate
    //     SRE_FAST (1) - Fast Slew Rate
    HW_IOMUXC_SW_PAD_CTL_PAD_CSI0_DATA_EN_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_CSI0_DATA_EN_HYS(HYS_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_CSI0_DATA_EN_PUS(PUS_100KOHM_PU) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_CSI0_DATA_EN_PUE(PUE_PULL) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_CSI0_DATA_EN_PKE(PKE_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_CSI0_DATA_EN_ODE(ODE_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_CSI0_DATA_EN_SPEED(SPD_100MHZ) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_CSI0_DATA_EN_DSE(DSE_40OHM) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_CSI0_DATA_EN_SRE(SRE_SLOW));

    // Config ipu1.CSI0_HSYNC to pad CSI0_MCLK(P4)
    // HW_IOMUXC_SW_MUX_CTL_PAD_CSI0_MCLK_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_PAD_CSI0_MCLK_WR(0x0001B0B0);
    // Mux Register:
    // IOMUXC_SW_MUX_CTL_PAD_CSI0_MCLK(0x020E025C)
    //   SION (4) - Software Input On Field Reset: SION_DISABLED
    //              Force the selected mux mode Input path no matter of MUX_MODE functionality.
    //     SION_DISABLED (0) - Input Path is determined by functionality of the selected mux mode (regular).
    //     SION_ENABLED (1) - Force input path of pad CSI0_MCLK.
    //   MUX_MODE (2-0) - MUX Mode Select Field Reset: ALT5
    //                    Select 1 of 7 iomux modes to be used for pad: CSI0_MCLK.
    //     ALT0 (0) - Select mux mode: ALT0 mux port: CSI0_HSYNC of instance: ipu1.
    //     ALT2 (2) - Select mux mode: ALT2 mux port: DIAG_STATUS_BUS_MUX[13] of instance: pcie_ctrl.
    //     ALT3 (3) - Select mux mode: ALT3 mux port: CLKO of instance: ccm.
    //     ALT4 (4) - Select mux mode: ALT4 mux port: DEBUG_PC[1] of instance: sdma.
    //     ALT5 (5) - Select mux mode: ALT5 mux port: GPIO[19] of instance: gpio5.
    //     ALT6 (6) - Select mux mode: ALT6 mux port: MMDC_DEBUG[30] of instance: mmdc.
    //     ALT7 (7) - Select mux mode: ALT7 mux port: TRCTL of instance: cheetah.
    HW_IOMUXC_SW_MUX_CTL_PAD_CSI0_MCLK_WR(
            BF_IOMUXC_SW_MUX_CTL_PAD_CSI0_MCLK_SION(SION_DISABLED) | 
            BF_IOMUXC_SW_MUX_CTL_PAD_CSI0_MCLK_MUX_MODE(ALT0));
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_CSI0_MCLK(0x020E062C)
    //   HYS (16) - Hysteresis Enable Field Reset: HYS_ENABLED
    //              Select one out of next values for pad: CSI0_MCLK.
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    //   PUS (15-14) - Pull Up / Down Config. Field Reset: PUS_100KOHM_PU
    //                 Select one out of next values for pad: CSI0_MCLK.
    //     PUS_100KOHM_PD (0) - 100K Ohm Pull Down
    //     PUS_47KOHM_PU (1) - 47K Ohm Pull Up
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //     PUS_22KOHM_PU (3) - 22K Ohm Pull Up
    //   PUE (13) - Pull / Keep Select Field Reset: PUE_PULL
    //              Select one out of next values for pad: CSI0_MCLK.
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    //   PKE (12) - Pull / Keep Enable Field Reset: PKE_ENABLED
    //              Select one out of next values for pad: CSI0_MCLK.
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    //   ODE (11) - Open Drain Enable Field Reset: ODE_DISABLED
    //              Select one out of next values for pad: CSI0_MCLK.
    //     ODE_DISABLED (0) - Open Drain Disabled
    //     ODE_ENABLED (1) - Open Drain Enabled
    //   SPEED (7-6) - Speed Field Reset: SPD_100MHZ
    //                 Select one out of next values for pad: CSI0_MCLK.
    //     SPD_TBD (0) - TBD
    //     SPD_50MHZ (1) - Low(50 MHz)
    //     SPD_100MHZ (2) - Medium(100 MHz)
    //     SPD_200MHZ (3) - Maximum(200 MHz)
    //   DSE (5-3) - Drive Strength Field Reset: DSE_40OHM
    //               Select one out of next values for pad: CSI0_MCLK.
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    //   SRE (0) - Slew Rate Field Reset: SRE_SLOW
    //             Select one out of next values for pad: CSI0_MCLK.
    //     SRE_SLOW (0) - Slow Slew Rate
    //     SRE_FAST (1) - Fast Slew Rate
    HW_IOMUXC_SW_PAD_CTL_PAD_CSI0_MCLK_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_CSI0_MCLK_HYS(HYS_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_CSI0_MCLK_PUS(PUS_100KOHM_PU) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_CSI0_MCLK_PUE(PUE_PULL) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_CSI0_MCLK_PKE(PKE_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_CSI0_MCLK_ODE(ODE_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_CSI0_MCLK_SPEED(SPD_100MHZ) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_CSI0_MCLK_DSE(DSE_40OHM) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_CSI0_MCLK_SRE(SRE_SLOW));

    // Config ipu1.CSI0_PIXCLK to pad CSI0_PIXCLK(P1)
    // HW_IOMUXC_SW_MUX_CTL_PAD_CSI0_PIXCLK_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_PAD_CSI0_PIXCLK_WR(0x0001B0B0);
    // Mux Register:
    // IOMUXC_SW_MUX_CTL_PAD_CSI0_PIXCLK(0x020E0258)
    //   SION (4) - Software Input On Field Reset: SION_DISABLED
    //              Force the selected mux mode Input path no matter of MUX_MODE functionality.
    //     SION_DISABLED (0) - Input Path is determined by functionality of the selected mux mode (regular).
    //     SION_ENABLED (1) - Force input path of pad CSI0_PIXCLK.
    //   MUX_MODE (2-0) - MUX Mode Select Field Reset: ALT5
    //                    Select 1 of 6 iomux modes to be used for pad: CSI0_PIXCLK.
    //     ALT0 (0) - Select mux mode: ALT0 mux port: CSI0_PIXCLK of instance: ipu1.
    //     ALT2 (2) - Select mux mode: ALT2 mux port: DIAG_STATUS_BUS_MUX[12] of instance: pcie_ctrl.
    //     ALT4 (4) - Select mux mode: ALT4 mux port: DEBUG_PC[0] of instance: sdma.
    //     ALT5 (5) - Select mux mode: ALT5 mux port: GPIO[18] of instance: gpio5.
    //     ALT6 (6) - Select mux mode: ALT6 mux port: MMDC_DEBUG[29] of instance: mmdc.
    //     ALT7 (7) - Select mux mode: ALT7 mux port: EVENTO of instance: cheetah.
    HW_IOMUXC_SW_MUX_CTL_PAD_CSI0_PIXCLK_WR(
            BF_IOMUXC_SW_MUX_CTL_PAD_CSI0_PIXCLK_SION(SION_DISABLED) | 
            BF_IOMUXC_SW_MUX_CTL_PAD_CSI0_PIXCLK_MUX_MODE(ALT0));
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_CSI0_PIXCLK(0x020E0628)
    //   HYS (16) - Hysteresis Enable Field Reset: HYS_ENABLED
    //              Select one out of next values for pad: CSI0_PIXCLK.
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    //   PUS (15-14) - Pull Up / Down Config. Field Reset: PUS_100KOHM_PU
    //                 Select one out of next values for pad: CSI0_PIXCLK.
    //     PUS_100KOHM_PD (0) - 100K Ohm Pull Down
    //     PUS_47KOHM_PU (1) - 47K Ohm Pull Up
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //     PUS_22KOHM_PU (3) - 22K Ohm Pull Up
    //   PUE (13) - Pull / Keep Select Field Reset: PUE_PULL
    //              Select one out of next values for pad: CSI0_PIXCLK.
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    //   PKE (12) - Pull / Keep Enable Field Reset: PKE_ENABLED
    //              Select one out of next values for pad: CSI0_PIXCLK.
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    //   ODE (11) - Open Drain Enable Field Reset: ODE_DISABLED
    //              Select one out of next values for pad: CSI0_PIXCLK.
    //     ODE_DISABLED (0) - Open Drain Disabled
    //     ODE_ENABLED (1) - Open Drain Enabled
    //   SPEED (7-6) - Speed Field Reset: SPD_100MHZ
    //                 Select one out of next values for pad: CSI0_PIXCLK.
    //     SPD_TBD (0) - TBD
    //     SPD_50MHZ (1) - Low(50 MHz)
    //     SPD_100MHZ (2) - Medium(100 MHz)
    //     SPD_200MHZ (3) - Maximum(200 MHz)
    //   DSE (5-3) - Drive Strength Field Reset: DSE_40OHM
    //               Select one out of next values for pad: CSI0_PIXCLK.
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    //   SRE (0) - Slew Rate Field Reset: SRE_SLOW
    //             Select one out of next values for pad: CSI0_PIXCLK.
    //     SRE_SLOW (0) - Slow Slew Rate
    //     SRE_FAST (1) - Fast Slew Rate
    HW_IOMUXC_SW_PAD_CTL_PAD_CSI0_PIXCLK_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_CSI0_PIXCLK_HYS(HYS_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_CSI0_PIXCLK_PUS(PUS_100KOHM_PU) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_CSI0_PIXCLK_PUE(PUE_PULL) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_CSI0_PIXCLK_PKE(PKE_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_CSI0_PIXCLK_ODE(ODE_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_CSI0_PIXCLK_SPEED(SPD_100MHZ) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_CSI0_PIXCLK_DSE(DSE_40OHM) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_CSI0_PIXCLK_SRE(SRE_SLOW));

    // Config ipu1.CSI0_VSYNC to pad CSI0_VSYNC(N2)
    // HW_IOMUXC_SW_MUX_CTL_PAD_CSI0_VSYNC_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_PAD_CSI0_VSYNC_WR(0x0001B0B0);
    // Mux Register:
    // IOMUXC_SW_MUX_CTL_PAD_CSI0_VSYNC(0x020E0264)
    //   SION (4) - Software Input On Field Reset: SION_DISABLED
    //              Force the selected mux mode Input path no matter of MUX_MODE functionality.
    //     SION_DISABLED (0) - Input Path is determined by functionality of the selected mux mode (regular).
    //     SION_ENABLED (1) - Force input path of pad CSI0_VSYNC.
    //   MUX_MODE (2-0) - MUX Mode Select Field Reset: ALT5
    //                    Select 1 of 7 iomux modes to be used for pad: CSI0_VSYNC.
    //     ALT0 (0) - Select mux mode: ALT0 mux port: CSI0_VSYNC of instance: ipu1.
    //     ALT1 (1) - Select mux mode: ALT1 mux port: WEIM_D[1] of instance: weim.
    //     ALT2 (2) - Select mux mode: ALT2 mux port: DIAG_STATUS_BUS_MUX[15] of instance: pcie_ctrl.
    //     ALT4 (4) - Select mux mode: ALT4 mux port: DEBUG_PC[3] of instance: sdma.
    //     ALT5 (5) - Select mux mode: ALT5 mux port: GPIO[21] of instance: gpio5.
    //     ALT6 (6) - Select mux mode: ALT6 mux port: MMDC_DEBUG[32] of instance: mmdc.
    //     ALT7 (7) - Select mux mode: ALT7 mux port: TRACE[0] of instance: cheetah.
    HW_IOMUXC_SW_MUX_CTL_PAD_CSI0_VSYNC_WR(
            BF_IOMUXC_SW_MUX_CTL_PAD_CSI0_VSYNC_SION(SION_DISABLED) | 
            BF_IOMUXC_SW_MUX_CTL_PAD_CSI0_VSYNC_MUX_MODE(ALT0));
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_CSI0_VSYNC(0x020E0634)
    //   HYS (16) - Hysteresis Enable Field Reset: HYS_ENABLED
    //              Select one out of next values for pad: CSI0_VSYNC.
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    //   PUS (15-14) - Pull Up / Down Config. Field Reset: PUS_100KOHM_PU
    //                 Select one out of next values for pad: CSI0_VSYNC.
    //     PUS_100KOHM_PD (0) - 100K Ohm Pull Down
    //     PUS_47KOHM_PU (1) - 47K Ohm Pull Up
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //     PUS_22KOHM_PU (3) - 22K Ohm Pull Up
    //   PUE (13) - Pull / Keep Select Field Reset: PUE_PULL
    //              Select one out of next values for pad: CSI0_VSYNC.
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    //   PKE (12) - Pull / Keep Enable Field Reset: PKE_ENABLED
    //              Select one out of next values for pad: CSI0_VSYNC.
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    //   ODE (11) - Open Drain Enable Field Reset: ODE_DISABLED
    //              Select one out of next values for pad: CSI0_VSYNC.
    //     ODE_DISABLED (0) - Open Drain Disabled
    //     ODE_ENABLED (1) - Open Drain Enabled
    //   SPEED (7-6) - Speed Field Reset: SPD_100MHZ
    //                 Select one out of next values for pad: CSI0_VSYNC.
    //     SPD_TBD (0) - TBD
    //     SPD_50MHZ (1) - Low(50 MHz)
    //     SPD_100MHZ (2) - Medium(100 MHz)
    //     SPD_200MHZ (3) - Maximum(200 MHz)
    //   DSE (5-3) - Drive Strength Field Reset: DSE_40OHM
    //               Select one out of next values for pad: CSI0_VSYNC.
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    //   SRE (0) - Slew Rate Field Reset: SRE_SLOW
    //             Select one out of next values for pad: CSI0_VSYNC.
    //     SRE_SLOW (0) - Slow Slew Rate
    //     SRE_FAST (1) - Fast Slew Rate
    HW_IOMUXC_SW_PAD_CTL_PAD_CSI0_VSYNC_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_CSI0_VSYNC_HYS(HYS_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_CSI0_VSYNC_PUS(PUS_100KOHM_PU) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_CSI0_VSYNC_PUE(PUE_PULL) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_CSI0_VSYNC_PKE(PKE_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_CSI0_VSYNC_ODE(ODE_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_CSI0_VSYNC_SPEED(SPD_100MHZ) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_CSI0_VSYNC_DSE(DSE_40OHM) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_CSI0_VSYNC_SRE(SRE_SLOW));

    // Config ipu1.DI0_DISP_CLK to pad DI0_DISP_CLK(N19)
    // HW_IOMUXC_SW_MUX_CTL_PAD_DI0_DISP_CLK_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_PAD_DI0_DISP_CLK_WR(0x0001B0B0);
    // Mux Register:
    // IOMUXC_SW_MUX_CTL_PAD_DI0_DISP_CLK(0x020E015C)
    //   SION (4) - Software Input On Field Reset: SION_DISABLED
    //              Force the selected mux mode Input path no matter of MUX_MODE functionality.
    //     SION_DISABLED (0) - Input Path is determined by functionality of the selected mux mode (regular).
    //     SION_ENABLED (1) - Force input path of pad DI0_DISP_CLK.
    //   MUX_MODE (2-0) - MUX Mode Select Field Reset: ALT5
    //                    Select 1 of 6 iomux modes to be used for pad: DI0_DISP_CLK.
    //     ALT0 (0) - Select mux mode: ALT0 mux port: DI0_DISP_CLK of instance: ipu1.
    //     ALT1 (1) - Select mux mode: ALT1 mux port: DI0_DISP_CLK of instance: ipu2.
    //     ALT3 (3) - Select mux mode: ALT3 mux port: DPHY_TEST_OUT[28] of instance: mipi_core.
    //     ALT4 (4) - Select mux mode: ALT4 mux port: DEBUG_CORE_STATE[0] of instance: sdma.
    //     ALT5 (5) - Select mux mode: ALT5 mux port: GPIO[16] of instance: gpio4.
    //     ALT6 (6) - Select mux mode: ALT6 mux port: MMDC_DEBUG[0] of instance: mmdc.
    HW_IOMUXC_SW_MUX_CTL_PAD_DI0_DISP_CLK_WR(
            BF_IOMUXC_SW_MUX_CTL_PAD_DI0_DISP_CLK_SION(SION_DISABLED) | 
            BF_IOMUXC_SW_MUX_CTL_PAD_DI0_DISP_CLK_MUX_MODE(ALT0));
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_DI0_DISP_CLK(0x020E0470)
    //   HYS (16) - Hysteresis Enable Field Reset: HYS_ENABLED
    //              Select one out of next values for pad: DI0_DISP_CLK.
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    //   PUS (15-14) - Pull Up / Down Config. Field Reset: PUS_100KOHM_PU
    //                 Select one out of next values for pad: DI0_DISP_CLK.
    //     PUS_100KOHM_PD (0) - 100K Ohm Pull Down
    //     PUS_47KOHM_PU (1) - 47K Ohm Pull Up
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //     PUS_22KOHM_PU (3) - 22K Ohm Pull Up
    //   PUE (13) - Pull / Keep Select Field Reset: PUE_PULL
    //              Select one out of next values for pad: DI0_DISP_CLK.
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    //   PKE (12) - Pull / Keep Enable Field Reset: PKE_ENABLED
    //              Select one out of next values for pad: DI0_DISP_CLK.
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    //   ODE (11) - Open Drain Enable Field Reset: ODE_DISABLED
    //              Select one out of next values for pad: DI0_DISP_CLK.
    //     ODE_DISABLED (0) - Open Drain Disabled
    //     ODE_ENABLED (1) - Open Drain Enabled
    //   SPEED (7-6) - Speed Field Reset: SPD_100MHZ
    //                 Select one out of next values for pad: DI0_DISP_CLK.
    //     SPD_TBD (0) - TBD
    //     SPD_50MHZ (1) - Low(50 MHz)
    //     SPD_100MHZ (2) - Medium(100 MHz)
    //     SPD_200MHZ (3) - Maximum(200 MHz)
    //   DSE (5-3) - Drive Strength Field Reset: DSE_40OHM
    //               Select one out of next values for pad: DI0_DISP_CLK.
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    //   SRE (0) - Slew Rate Field Reset: SRE_SLOW
    //             Select one out of next values for pad: DI0_DISP_CLK.
    //     SRE_SLOW (0) - Slow Slew Rate
    //     SRE_FAST (1) - Fast Slew Rate
    HW_IOMUXC_SW_PAD_CTL_PAD_DI0_DISP_CLK_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_DI0_DISP_CLK_HYS(HYS_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DI0_DISP_CLK_PUS(PUS_100KOHM_PU) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DI0_DISP_CLK_PUE(PUE_PULL) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DI0_DISP_CLK_PKE(PKE_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DI0_DISP_CLK_ODE(ODE_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DI0_DISP_CLK_SPEED(SPD_100MHZ) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DI0_DISP_CLK_DSE(DSE_40OHM) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DI0_DISP_CLK_SRE(SRE_SLOW));

    // Config ipu1.DI0_PIN15 to pad DI0_PIN15(N21)
    // DE
    // HW_IOMUXC_SW_MUX_CTL_PAD_DI0_PIN15_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_PAD_DI0_PIN15_WR(0x0001B0B0);
    // Mux Register:
    // IOMUXC_SW_MUX_CTL_PAD_DI0_PIN15(0x020E0160)
    //   SION (4) - Software Input On Field Reset: SION_DISABLED
    //              Force the selected mux mode Input path no matter of MUX_MODE functionality.
    //     SION_DISABLED (0) - Input Path is determined by functionality of the selected mux mode (regular).
    //     SION_ENABLED (1) - Force input path of pad DI0_PIN15.
    //   MUX_MODE (2-0) - MUX Mode Select Field Reset: ALT5
    //                    Select 1 of 7 iomux modes to be used for pad: DI0_PIN15.
    //     ALT0 (0) - Select mux mode: ALT0 mux port: DI0_PIN15 of instance: ipu1.
    //     ALT1 (1) - Select mux mode: ALT1 mux port: DI0_PIN15 of instance: ipu2.
    //     ALT2 (2) - Select mux mode: ALT2 mux port: AUD6_TXC of instance: audmux.
    //     ALT3 (3) - Select mux mode: ALT3 mux port: DPHY_TEST_OUT[29] of instance: mipi_core.
    //     ALT4 (4) - Select mux mode: ALT4 mux port: DEBUG_CORE_STATE[1] of instance: sdma.
    //     ALT5 (5) - Select mux mode: ALT5 mux port: GPIO[17] of instance: gpio4.
    //     ALT6 (6) - Select mux mode: ALT6 mux port: MMDC_DEBUG[1] of instance: mmdc.
    HW_IOMUXC_SW_MUX_CTL_PAD_DI0_PIN15_WR(
            BF_IOMUXC_SW_MUX_CTL_PAD_DI0_PIN15_SION(SION_DISABLED) | 
            BF_IOMUXC_SW_MUX_CTL_PAD_DI0_PIN15_MUX_MODE(ALT0));
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_DI0_PIN15(0x020E0474)
    //   HYS (16) - Hysteresis Enable Field Reset: HYS_ENABLED
    //              Select one out of next values for pad: DI0_PIN15.
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    //   PUS (15-14) - Pull Up / Down Config. Field Reset: PUS_100KOHM_PU
    //                 Select one out of next values for pad: DI0_PIN15.
    //     PUS_100KOHM_PD (0) - 100K Ohm Pull Down
    //     PUS_47KOHM_PU (1) - 47K Ohm Pull Up
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //     PUS_22KOHM_PU (3) - 22K Ohm Pull Up
    //   PUE (13) - Pull / Keep Select Field Reset: PUE_PULL
    //              Select one out of next values for pad: DI0_PIN15.
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    //   PKE (12) - Pull / Keep Enable Field Reset: PKE_ENABLED
    //              Select one out of next values for pad: DI0_PIN15.
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    //   ODE (11) - Open Drain Enable Field Reset: ODE_DISABLED
    //              Select one out of next values for pad: DI0_PIN15.
    //     ODE_DISABLED (0) - Open Drain Disabled
    //     ODE_ENABLED (1) - Open Drain Enabled
    //   SPEED (7-6) - Speed Field Reset: SPD_100MHZ
    //                 Select one out of next values for pad: DI0_PIN15.
    //     SPD_TBD (0) - TBD
    //     SPD_50MHZ (1) - Low(50 MHz)
    //     SPD_100MHZ (2) - Medium(100 MHz)
    //     SPD_200MHZ (3) - Maximum(200 MHz)
    //   DSE (5-3) - Drive Strength Field Reset: DSE_40OHM
    //               Select one out of next values for pad: DI0_PIN15.
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    //   SRE (0) - Slew Rate Field Reset: SRE_SLOW
    //             Select one out of next values for pad: DI0_PIN15.
    //     SRE_SLOW (0) - Slow Slew Rate
    //     SRE_FAST (1) - Fast Slew Rate
    HW_IOMUXC_SW_PAD_CTL_PAD_DI0_PIN15_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_DI0_PIN15_HYS(HYS_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DI0_PIN15_PUS(PUS_100KOHM_PU) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DI0_PIN15_PUE(PUE_PULL) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DI0_PIN15_PKE(PKE_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DI0_PIN15_ODE(ODE_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DI0_PIN15_SPEED(SPD_100MHZ) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DI0_PIN15_DSE(DSE_40OHM) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DI0_PIN15_SRE(SRE_SLOW));

    // Config ipu1.DI0_PIN2 to pad DI0_PIN2(N25)
    // HSync
    // HW_IOMUXC_SW_MUX_CTL_PAD_DI0_PIN2_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_PAD_DI0_PIN2_WR(0x0001B0B0);
    // Mux Register:
    // IOMUXC_SW_MUX_CTL_PAD_DI0_PIN2(0x020E0164)
    //   SION (4) - Software Input On Field Reset: SION_DISABLED
    //              Force the selected mux mode Input path no matter of MUX_MODE functionality.
    //     SION_DISABLED (0) - Input Path is determined by functionality of the selected mux mode (regular).
    //     SION_ENABLED (1) - Force input path of pad DI0_PIN2.
    //   MUX_MODE (2-0) - MUX Mode Select Field Reset: ALT5
    //                    Select 1 of 8 iomux modes to be used for pad: DI0_PIN2.
    //     ALT0 (0) - Select mux mode: ALT0 mux port: DI0_PIN2 of instance: ipu1.
    //     ALT1 (1) - Select mux mode: ALT1 mux port: DI0_PIN2 of instance: ipu2.
    //     ALT2 (2) - Select mux mode: ALT2 mux port: AUD6_TXD of instance: audmux.
    //     ALT3 (3) - Select mux mode: ALT3 mux port: DPHY_TEST_OUT[30] of instance: mipi_core.
    //     ALT4 (4) - Select mux mode: ALT4 mux port: DEBUG_CORE_STATE[2] of instance: sdma.
    //     ALT5 (5) - Select mux mode: ALT5 mux port: GPIO[18] of instance: gpio4.
    //     ALT6 (6) - Select mux mode: ALT6 mux port: MMDC_DEBUG[2] of instance: mmdc.
    //     ALT7 (7) - Select mux mode: ALT7 mux port: HADDR[9] of instance: pl301_mx63per1.
    HW_IOMUXC_SW_MUX_CTL_PAD_DI0_PIN2_WR(
            BF_IOMUXC_SW_MUX_CTL_PAD_DI0_PIN2_SION(SION_DISABLED) | 
            BF_IOMUXC_SW_MUX_CTL_PAD_DI0_PIN2_MUX_MODE(ALT0));
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_DI0_PIN2(0x020E0478)
    //   HYS (16) - Hysteresis Enable Field Reset: HYS_ENABLED
    //              Select one out of next values for pad: DI0_PIN2.
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    //   PUS (15-14) - Pull Up / Down Config. Field Reset: PUS_100KOHM_PU
    //                 Select one out of next values for pad: DI0_PIN2.
    //     PUS_100KOHM_PD (0) - 100K Ohm Pull Down
    //     PUS_47KOHM_PU (1) - 47K Ohm Pull Up
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //     PUS_22KOHM_PU (3) - 22K Ohm Pull Up
    //   PUE (13) - Pull / Keep Select Field Reset: PUE_PULL
    //              Select one out of next values for pad: DI0_PIN2.
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    //   PKE (12) - Pull / Keep Enable Field Reset: PKE_ENABLED
    //              Select one out of next values for pad: DI0_PIN2.
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    //   ODE (11) - Open Drain Enable Field Reset: ODE_DISABLED
    //              Select one out of next values for pad: DI0_PIN2.
    //     ODE_DISABLED (0) - Open Drain Disabled
    //     ODE_ENABLED (1) - Open Drain Enabled
    //   SPEED (7-6) - Speed Field Reset: SPD_100MHZ
    //                 Select one out of next values for pad: DI0_PIN2.
    //     SPD_TBD (0) - TBD
    //     SPD_50MHZ (1) - Low(50 MHz)
    //     SPD_100MHZ (2) - Medium(100 MHz)
    //     SPD_200MHZ (3) - Maximum(200 MHz)
    //   DSE (5-3) - Drive Strength Field Reset: DSE_40OHM
    //               Select one out of next values for pad: DI0_PIN2.
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    //   SRE (0) - Slew Rate Field Reset: SRE_SLOW
    //             Select one out of next values for pad: DI0_PIN2.
    //     SRE_SLOW (0) - Slow Slew Rate
    //     SRE_FAST (1) - Fast Slew Rate
    HW_IOMUXC_SW_PAD_CTL_PAD_DI0_PIN2_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_DI0_PIN2_HYS(HYS_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DI0_PIN2_PUS(PUS_100KOHM_PU) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DI0_PIN2_PUE(PUE_PULL) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DI0_PIN2_PKE(PKE_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DI0_PIN2_ODE(ODE_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DI0_PIN2_SPEED(SPD_100MHZ) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DI0_PIN2_DSE(DSE_40OHM) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DI0_PIN2_SRE(SRE_SLOW));

    // Config ipu1.DI0_PIN3 to pad DI0_PIN3(N20)
    // VSync
    // HW_IOMUXC_SW_MUX_CTL_PAD_DI0_PIN3_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_PAD_DI0_PIN3_WR(0x0001B0B0);
    // Mux Register:
    // IOMUXC_SW_MUX_CTL_PAD_DI0_PIN3(0x020E0168)
    //   SION (4) - Software Input On Field Reset: SION_DISABLED
    //              Force the selected mux mode Input path no matter of MUX_MODE functionality.
    //     SION_DISABLED (0) - Input Path is determined by functionality of the selected mux mode (regular).
    //     SION_ENABLED (1) - Force input path of pad DI0_PIN3.
    //   MUX_MODE (2-0) - MUX Mode Select Field Reset: ALT5
    //                    Select 1 of 8 iomux modes to be used for pad: DI0_PIN3.
    //     ALT0 (0) - Select mux mode: ALT0 mux port: DI0_PIN3 of instance: ipu1.
    //     ALT1 (1) - Select mux mode: ALT1 mux port: DI0_PIN3 of instance: ipu2.
    //     ALT2 (2) - Select mux mode: ALT2 mux port: AUD6_TXFS of instance: audmux.
    //     ALT3 (3) - Select mux mode: ALT3 mux port: DPHY_TEST_OUT[31] of instance: mipi_core.
    //     ALT4 (4) - Select mux mode: ALT4 mux port: DEBUG_CORE_STATE[3] of instance: sdma.
    //     ALT5 (5) - Select mux mode: ALT5 mux port: GPIO[19] of instance: gpio4.
    //     ALT6 (6) - Select mux mode: ALT6 mux port: MMDC_DEBUG[3] of instance: mmdc.
    //     ALT7 (7) - Select mux mode: ALT7 mux port: HADDR[10] of instance: pl301_mx63per1.
    HW_IOMUXC_SW_MUX_CTL_PAD_DI0_PIN3_WR(
            BF_IOMUXC_SW_MUX_CTL_PAD_DI0_PIN3_SION(SION_DISABLED) | 
            BF_IOMUXC_SW_MUX_CTL_PAD_DI0_PIN3_MUX_MODE(ALT0));
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_DI0_PIN3(0x020E047C)
    //   HYS (16) - Hysteresis Enable Field Reset: HYS_ENABLED
    //              Select one out of next values for pad: DI0_PIN3.
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    //   PUS (15-14) - Pull Up / Down Config. Field Reset: PUS_100KOHM_PU
    //                 Select one out of next values for pad: DI0_PIN3.
    //     PUS_100KOHM_PD (0) - 100K Ohm Pull Down
    //     PUS_47KOHM_PU (1) - 47K Ohm Pull Up
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //     PUS_22KOHM_PU (3) - 22K Ohm Pull Up
    //   PUE (13) - Pull / Keep Select Field Reset: PUE_PULL
    //              Select one out of next values for pad: DI0_PIN3.
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    //   PKE (12) - Pull / Keep Enable Field Reset: PKE_ENABLED
    //              Select one out of next values for pad: DI0_PIN3.
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    //   ODE (11) - Open Drain Enable Field Reset: ODE_DISABLED
    //              Select one out of next values for pad: DI0_PIN3.
    //     ODE_DISABLED (0) - Open Drain Disabled
    //     ODE_ENABLED (1) - Open Drain Enabled
    //   SPEED (7-6) - Speed Field Reset: SPD_100MHZ
    //                 Select one out of next values for pad: DI0_PIN3.
    //     SPD_TBD (0) - TBD
    //     SPD_50MHZ (1) - Low(50 MHz)
    //     SPD_100MHZ (2) - Medium(100 MHz)
    //     SPD_200MHZ (3) - Maximum(200 MHz)
    //   DSE (5-3) - Drive Strength Field Reset: DSE_40OHM
    //               Select one out of next values for pad: DI0_PIN3.
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    //   SRE (0) - Slew Rate Field Reset: SRE_SLOW
    //             Select one out of next values for pad: DI0_PIN3.
    //     SRE_SLOW (0) - Slow Slew Rate
    //     SRE_FAST (1) - Fast Slew Rate
    HW_IOMUXC_SW_PAD_CTL_PAD_DI0_PIN3_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_DI0_PIN3_HYS(HYS_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DI0_PIN3_PUS(PUS_100KOHM_PU) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DI0_PIN3_PUE(PUE_PULL) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DI0_PIN3_PKE(PKE_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DI0_PIN3_ODE(ODE_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DI0_PIN3_SPEED(SPD_100MHZ) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DI0_PIN3_DSE(DSE_40OHM) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DI0_PIN3_SRE(SRE_SLOW));

    // Config ipu1.DI0_PIN4 to pad DI0_PIN4(P25)
    // Contrast
    // HW_IOMUXC_SW_MUX_CTL_PAD_DI0_PIN4_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_PAD_DI0_PIN4_WR(0x0001B0B0);
    // Mux Register:
    // IOMUXC_SW_MUX_CTL_PAD_DI0_PIN4(0x020E016C)
    //   SION (4) - Software Input On Field Reset: SION_DISABLED
    //              Force the selected mux mode Input path no matter of MUX_MODE functionality.
    //     SION_DISABLED (0) - Input Path is determined by functionality of the selected mux mode (regular).
    //     SION_ENABLED (1) - Force input path of pad DI0_PIN4.
    //   MUX_MODE (2-0) - MUX Mode Select Field Reset: ALT5
    //                    Select 1 of 8 iomux modes to be used for pad: DI0_PIN4.
    //     ALT0 (0) - Select mux mode: ALT0 mux port: DI0_PIN4 of instance: ipu1.
    //     ALT1 (1) - Select mux mode: ALT1 mux port: DI0_PIN4 of instance: ipu2.
    //     ALT2 (2) - Select mux mode: ALT2 mux port: AUD6_RXD of instance: audmux.
    //     ALT3 (3) - Select mux mode: ALT3 mux port: WP of instance: usdhc1.
    //                NOTE: - Config Register IOMUXC_USDHC1_IPP_WP_ON_SELECT_INPUT for mode ALT3.
    //     ALT4 (4) - Select mux mode: ALT4 mux port: DEBUG_YIELD of instance: sdma.
    //     ALT5 (5) - Select mux mode: ALT5 mux port: GPIO[20] of instance: gpio4.
    //     ALT6 (6) - Select mux mode: ALT6 mux port: MMDC_DEBUG[4] of instance: mmdc.
    //     ALT7 (7) - Select mux mode: ALT7 mux port: HADDR[11] of instance: pl301_mx63per1.
    HW_IOMUXC_SW_MUX_CTL_PAD_DI0_PIN4_WR(
            BF_IOMUXC_SW_MUX_CTL_PAD_DI0_PIN4_SION(SION_DISABLED) | 
            BF_IOMUXC_SW_MUX_CTL_PAD_DI0_PIN4_MUX_MODE(ALT0));
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_DI0_PIN4(0x020E0480)
    //   HYS (16) - Hysteresis Enable Field Reset: HYS_ENABLED
    //              Select one out of next values for pad: DI0_PIN4.
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    //   PUS (15-14) - Pull Up / Down Config. Field Reset: PUS_100KOHM_PU
    //                 Select one out of next values for pad: DI0_PIN4.
    //     PUS_100KOHM_PD (0) - 100K Ohm Pull Down
    //     PUS_47KOHM_PU (1) - 47K Ohm Pull Up
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //     PUS_22KOHM_PU (3) - 22K Ohm Pull Up
    //   PUE (13) - Pull / Keep Select Field Reset: PUE_PULL
    //              Select one out of next values for pad: DI0_PIN4.
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    //   PKE (12) - Pull / Keep Enable Field Reset: PKE_ENABLED
    //              Select one out of next values for pad: DI0_PIN4.
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    //   ODE (11) - Open Drain Enable Field Reset: ODE_DISABLED
    //              Select one out of next values for pad: DI0_PIN4.
    //     ODE_DISABLED (0) - Open Drain Disabled
    //     ODE_ENABLED (1) - Open Drain Enabled
    //   SPEED (7-6) - Speed Field Reset: SPD_100MHZ
    //                 Select one out of next values for pad: DI0_PIN4.
    //     SPD_TBD (0) - TBD
    //     SPD_50MHZ (1) - Low(50 MHz)
    //     SPD_100MHZ (2) - Medium(100 MHz)
    //     SPD_200MHZ (3) - Maximum(200 MHz)
    //   DSE (5-3) - Drive Strength Field Reset: DSE_40OHM
    //               Select one out of next values for pad: DI0_PIN4.
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    //   SRE (0) - Slew Rate Field Reset: SRE_SLOW
    //             Select one out of next values for pad: DI0_PIN4.
    //     SRE_SLOW (0) - Slow Slew Rate
    //     SRE_FAST (1) - Fast Slew Rate
    HW_IOMUXC_SW_PAD_CTL_PAD_DI0_PIN4_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_DI0_PIN4_HYS(HYS_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DI0_PIN4_PUS(PUS_100KOHM_PU) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DI0_PIN4_PUE(PUE_PULL) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DI0_PIN4_PKE(PKE_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DI0_PIN4_ODE(ODE_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DI0_PIN4_SPEED(SPD_100MHZ) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DI0_PIN4_DSE(DSE_40OHM) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DI0_PIN4_SRE(SRE_SLOW));

    // Config ipu1.DISP0_DAT[0] to pad DISP0_DAT0(P24)
    // HW_IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT0_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT0_WR(0x0001B0B0);
    // Mux Register:
    // IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT0(0x020E0170)
    //   SION (4) - Software Input On Field Reset: SION_DISABLED
    //              Force the selected mux mode Input path no matter of MUX_MODE functionality.
    //     SION_DISABLED (0) - Input Path is determined by functionality of the selected mux mode (regular).
    //     SION_ENABLED (1) - Force input path of pad DISP0_DAT0.
    //   MUX_MODE (2-0) - MUX Mode Select Field Reset: ALT5
    //                    Select 1 of 7 iomux modes to be used for pad: DISP0_DAT0.
    //     ALT0 (0) - Select mux mode: ALT0 mux port: DISP0_DAT[0] of instance: ipu1.
    //     ALT1 (1) - Select mux mode: ALT1 mux port: DISP0_DAT[0] of instance: ipu2.
    //     ALT2 (2) - Select mux mode: ALT2 mux port: SCLK of instance: ecspi3.
    //     ALT3 (3) - Select mux mode: ALT3 mux port: USDHC_DEBUG[0] of instance: usdhc1.
    //     ALT4 (4) - Select mux mode: ALT4 mux port: DEBUG_CORE_RUN of instance: sdma.
    //     ALT5 (5) - Select mux mode: ALT5 mux port: GPIO[21] of instance: gpio4.
    //     ALT6 (6) - Select mux mode: ALT6 mux port: MMDC_DEBUG[5] of instance: mmdc.
    HW_IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT0_WR(
            BF_IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT0_SION(SION_DISABLED) | 
            BF_IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT0_MUX_MODE(ALT0));
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT0(0x020E0484)
    //   HYS (16) - Hysteresis Enable Field Reset: HYS_ENABLED
    //              Select one out of next values for pad: DISP0_DAT0.
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    //   PUS (15-14) - Pull Up / Down Config. Field Reset: PUS_100KOHM_PU
    //                 Select one out of next values for pad: DISP0_DAT0.
    //     PUS_100KOHM_PD (0) - 100K Ohm Pull Down
    //     PUS_47KOHM_PU (1) - 47K Ohm Pull Up
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //     PUS_22KOHM_PU (3) - 22K Ohm Pull Up
    //   PUE (13) - Pull / Keep Select Field Reset: PUE_PULL
    //              Select one out of next values for pad: DISP0_DAT0.
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    //   PKE (12) - Pull / Keep Enable Field Reset: PKE_ENABLED
    //              Select one out of next values for pad: DISP0_DAT0.
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    //   ODE (11) - Open Drain Enable Field Reset: ODE_DISABLED
    //              Select one out of next values for pad: DISP0_DAT0.
    //     ODE_DISABLED (0) - Open Drain Disabled
    //     ODE_ENABLED (1) - Open Drain Enabled
    //   SPEED (7-6) - Speed Field Reset: SPD_100MHZ
    //                 Select one out of next values for pad: DISP0_DAT0.
    //     SPD_TBD (0) - TBD
    //     SPD_50MHZ (1) - Low(50 MHz)
    //     SPD_100MHZ (2) - Medium(100 MHz)
    //     SPD_200MHZ (3) - Maximum(200 MHz)
    //   DSE (5-3) - Drive Strength Field Reset: DSE_40OHM
    //               Select one out of next values for pad: DISP0_DAT0.
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    //   SRE (0) - Slew Rate Field Reset: SRE_SLOW
    //             Select one out of next values for pad: DISP0_DAT0.
    //     SRE_SLOW (0) - Slow Slew Rate
    //     SRE_FAST (1) - Fast Slew Rate
    HW_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT0_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT0_HYS(HYS_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT0_PUS(PUS_100KOHM_PU) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT0_PUE(PUE_PULL) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT0_PKE(PKE_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT0_ODE(ODE_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT0_SPEED(SPD_100MHZ) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT0_DSE(DSE_40OHM) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT0_SRE(SRE_SLOW));

    // Config ipu1.DISP0_DAT[1] to pad DISP0_DAT1(P22)
    // HW_IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT1_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT1_WR(0x0001B0B0);
    // Mux Register:
    // IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT1(0x020E0174)
    //   SION (4) - Software Input On Field Reset: SION_DISABLED
    //              Force the selected mux mode Input path no matter of MUX_MODE functionality.
    //     SION_DISABLED (0) - Input Path is determined by functionality of the selected mux mode (regular).
    //     SION_ENABLED (1) - Force input path of pad DISP0_DAT1.
    //   MUX_MODE (2-0) - MUX Mode Select Field Reset: ALT5
    //                    Select 1 of 8 iomux modes to be used for pad: DISP0_DAT1.
    //     ALT0 (0) - Select mux mode: ALT0 mux port: DISP0_DAT[1] of instance: ipu1.
    //     ALT1 (1) - Select mux mode: ALT1 mux port: DISP0_DAT[1] of instance: ipu2.
    //     ALT2 (2) - Select mux mode: ALT2 mux port: MOSI of instance: ecspi3.
    //     ALT3 (3) - Select mux mode: ALT3 mux port: USDHC_DEBUG[1] of instance: usdhc1.
    //     ALT4 (4) - Select mux mode: ALT4 mux port: DEBUG_EVENT_CHANNEL_SEL of instance: sdma.
    //     ALT5 (5) - Select mux mode: ALT5 mux port: GPIO[22] of instance: gpio4.
    //     ALT6 (6) - Select mux mode: ALT6 mux port: MMDC_DEBUG[6] of instance: mmdc.
    //     ALT7 (7) - Select mux mode: ALT7 mux port: HADDR[12] of instance: pl301_mx63per1.
    HW_IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT1_WR(
            BF_IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT1_SION(SION_DISABLED) | 
            BF_IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT1_MUX_MODE(ALT0));
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT1(0x020E0488)
    //   HYS (16) - Hysteresis Enable Field Reset: HYS_ENABLED
    //              Select one out of next values for pad: DISP0_DAT1.
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    //   PUS (15-14) - Pull Up / Down Config. Field Reset: PUS_100KOHM_PU
    //                 Select one out of next values for pad: DISP0_DAT1.
    //     PUS_100KOHM_PD (0) - 100K Ohm Pull Down
    //     PUS_47KOHM_PU (1) - 47K Ohm Pull Up
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //     PUS_22KOHM_PU (3) - 22K Ohm Pull Up
    //   PUE (13) - Pull / Keep Select Field Reset: PUE_PULL
    //              Select one out of next values for pad: DISP0_DAT1.
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    //   PKE (12) - Pull / Keep Enable Field Reset: PKE_ENABLED
    //              Select one out of next values for pad: DISP0_DAT1.
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    //   ODE (11) - Open Drain Enable Field Reset: ODE_DISABLED
    //              Select one out of next values for pad: DISP0_DAT1.
    //     ODE_DISABLED (0) - Open Drain Disabled
    //     ODE_ENABLED (1) - Open Drain Enabled
    //   SPEED (7-6) - Speed Field Reset: SPD_100MHZ
    //                 Select one out of next values for pad: DISP0_DAT1.
    //     SPD_TBD (0) - TBD
    //     SPD_50MHZ (1) - Low(50 MHz)
    //     SPD_100MHZ (2) - Medium(100 MHz)
    //     SPD_200MHZ (3) - Maximum(200 MHz)
    //   DSE (5-3) - Drive Strength Field Reset: DSE_40OHM
    //               Select one out of next values for pad: DISP0_DAT1.
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    //   SRE (0) - Slew Rate Field Reset: SRE_SLOW
    //             Select one out of next values for pad: DISP0_DAT1.
    //     SRE_SLOW (0) - Slow Slew Rate
    //     SRE_FAST (1) - Fast Slew Rate
    HW_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT1_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT1_HYS(HYS_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT1_PUS(PUS_100KOHM_PU) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT1_PUE(PUE_PULL) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT1_PKE(PKE_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT1_ODE(ODE_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT1_SPEED(SPD_100MHZ) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT1_DSE(DSE_40OHM) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT1_SRE(SRE_SLOW));

    // Config ipu1.DISP0_DAT[10] to pad DISP0_DAT10(R21)
    // HW_IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT10_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT10_WR(0x0001B0B0);
    // Mux Register:
    // IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT10(0x020E0198)
    //   SION (4) - Software Input On Field Reset: SION_DISABLED
    //              Force the selected mux mode Input path no matter of MUX_MODE functionality.
    //     SION_DISABLED (0) - Input Path is determined by functionality of the selected mux mode (regular).
    //     SION_ENABLED (1) - Force input path of pad DISP0_DAT10.
    //   MUX_MODE (2-0) - MUX Mode Select Field Reset: ALT5
    //                    Select 1 of 7 iomux modes to be used for pad: DISP0_DAT10.
    //     ALT0 (0) - Select mux mode: ALT0 mux port: DISP0_DAT[10] of instance: ipu1.
    //     ALT1 (1) - Select mux mode: ALT1 mux port: DISP0_DAT[10] of instance: ipu2.
    //     ALT3 (3) - Select mux mode: ALT3 mux port: USDHC_DEBUG[6] of instance: usdhc1.
    //     ALT4 (4) - Select mux mode: ALT4 mux port: DEBUG_EVENT_CHANNEL[3] of instance: sdma.
    //     ALT5 (5) - Select mux mode: ALT5 mux port: GPIO[31] of instance: gpio4.
    //     ALT6 (6) - Select mux mode: ALT6 mux port: MMDC_DEBUG[15] of instance: mmdc.
    //     ALT7 (7) - Select mux mode: ALT7 mux port: HADDR[21] of instance: pl301_mx63per1.
    HW_IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT10_WR(
            BF_IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT10_SION(SION_DISABLED) | 
            BF_IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT10_MUX_MODE(ALT0));
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT10(0x020E04AC)
    //   HYS (16) - Hysteresis Enable Field Reset: HYS_ENABLED
    //              Select one out of next values for pad: DISP0_DAT10.
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    //   PUS (15-14) - Pull Up / Down Config. Field Reset: PUS_100KOHM_PU
    //                 Select one out of next values for pad: DISP0_DAT10.
    //     PUS_100KOHM_PD (0) - 100K Ohm Pull Down
    //     PUS_47KOHM_PU (1) - 47K Ohm Pull Up
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //     PUS_22KOHM_PU (3) - 22K Ohm Pull Up
    //   PUE (13) - Pull / Keep Select Field Reset: PUE_PULL
    //              Select one out of next values for pad: DISP0_DAT10.
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    //   PKE (12) - Pull / Keep Enable Field Reset: PKE_ENABLED
    //              Select one out of next values for pad: DISP0_DAT10.
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    //   ODE (11) - Open Drain Enable Field Reset: ODE_DISABLED
    //              Select one out of next values for pad: DISP0_DAT10.
    //     ODE_DISABLED (0) - Open Drain Disabled
    //     ODE_ENABLED (1) - Open Drain Enabled
    //   SPEED (7-6) - Speed Field Reset: SPD_100MHZ
    //                 Select one out of next values for pad: DISP0_DAT10.
    //     SPD_TBD (0) - TBD
    //     SPD_50MHZ (1) - Low(50 MHz)
    //     SPD_100MHZ (2) - Medium(100 MHz)
    //     SPD_200MHZ (3) - Maximum(200 MHz)
    //   DSE (5-3) - Drive Strength Field Reset: DSE_40OHM
    //               Select one out of next values for pad: DISP0_DAT10.
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    //   SRE (0) - Slew Rate Field Reset: SRE_SLOW
    //             Select one out of next values for pad: DISP0_DAT10.
    //     SRE_SLOW (0) - Slow Slew Rate
    //     SRE_FAST (1) - Fast Slew Rate
    HW_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT10_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT10_HYS(HYS_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT10_PUS(PUS_100KOHM_PU) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT10_PUE(PUE_PULL) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT10_PKE(PKE_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT10_ODE(ODE_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT10_SPEED(SPD_100MHZ) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT10_DSE(DSE_40OHM) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT10_SRE(SRE_SLOW));

    // Config ipu1.DISP0_DAT[11] to pad DISP0_DAT11(T23)
    // HW_IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT11_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT11_WR(0x0001B0B0);
    // Mux Register:
    // IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT11(0x020E019C)
    //   SION (4) - Software Input On Field Reset: SION_DISABLED
    //              Force the selected mux mode Input path no matter of MUX_MODE functionality.
    //     SION_DISABLED (0) - Input Path is determined by functionality of the selected mux mode (regular).
    //     SION_ENABLED (1) - Force input path of pad DISP0_DAT11.
    //   MUX_MODE (2-0) - MUX Mode Select Field Reset: ALT5
    //                    Select 1 of 7 iomux modes to be used for pad: DISP0_DAT11.
    //     ALT0 (0) - Select mux mode: ALT0 mux port: DISP0_DAT[11] of instance: ipu1.
    //     ALT1 (1) - Select mux mode: ALT1 mux port: DISP0_DAT[11] of instance: ipu2.
    //     ALT3 (3) - Select mux mode: ALT3 mux port: USDHC_DEBUG[7] of instance: usdhc1.
    //     ALT4 (4) - Select mux mode: ALT4 mux port: DEBUG_EVENT_CHANNEL[4] of instance: sdma.
    //     ALT5 (5) - Select mux mode: ALT5 mux port: GPIO[5] of instance: gpio5.
    //     ALT6 (6) - Select mux mode: ALT6 mux port: MMDC_DEBUG[16] of instance: mmdc.
    //     ALT7 (7) - Select mux mode: ALT7 mux port: HADDR[22] of instance: pl301_mx63per1.
    HW_IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT11_WR(
            BF_IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT11_SION(SION_DISABLED) | 
            BF_IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT11_MUX_MODE(ALT0));
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT11(0x020E04B0)
    //   HYS (16) - Hysteresis Enable Field Reset: HYS_ENABLED
    //              Select one out of next values for pad: DISP0_DAT11.
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    //   PUS (15-14) - Pull Up / Down Config. Field Reset: PUS_100KOHM_PU
    //                 Select one out of next values for pad: DISP0_DAT11.
    //     PUS_100KOHM_PD (0) - 100K Ohm Pull Down
    //     PUS_47KOHM_PU (1) - 47K Ohm Pull Up
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //     PUS_22KOHM_PU (3) - 22K Ohm Pull Up
    //   PUE (13) - Pull / Keep Select Field Reset: PUE_PULL
    //              Select one out of next values for pad DISP0_DAT11.
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    //   PKE (12) - Pull / Keep Enable Field Reset: PKE_ENABLED
    //              Select one out of next values for pad: DISP0_DAT11.
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    //   ODE (11) - Open Drain Enable Field Reset: ODE_DISABLED
    //              Select one out of next values for pad: DISP0_DAT11.
    //     ODE_DISABLED (0) - Open Drain Disabled
    //     ODE_ENABLED (1) - Open Drain Enabled
    //   SPEED (7-6) - Speed Field Reset: SPD_100MHZ
    //                 Select one out of next values for pad: DISP0_DAT11.
    //     SPD_TBD (0) - TBD
    //     SPD_50MHZ (1) - Low(50 MHz)
    //     SPD_100MHZ (2) - Medium(100 MHz)
    //     SPD_200MHZ (3) - Maximum(200 MHz)
    //   DSE (5-3) - Drive Strength Field Reset: DSE_40OHM
    //               Select one out of next values for pad: DISP0_DAT11.
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    //   SRE (0) - Slew Rate Field Reset: SRE_SLOW
    //             Select one out of next values for pad: DISP0_DAT11.
    //     SRE_SLOW (0) - Slow Slew Rate
    //     SRE_FAST (1) - Fast Slew Rate
    HW_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT11_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT11_HYS(HYS_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT11_PUS(PUS_100KOHM_PU) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT11_PUE(PUE_PULL) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT11_PKE(PKE_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT11_ODE(ODE_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT11_SPEED(SPD_100MHZ) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT11_DSE(DSE_40OHM) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT11_SRE(SRE_SLOW));

    // Config ipu1.DISP0_DAT[12] to pad DISP0_DAT12(T24)
    // HW_IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT12_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT12_WR(0x0001B0B0);
    // Mux Register:
    // IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT12(0x020E01A0)
    //   SION (4) - Software Input On Field Reset: SION_DISABLED
    //              Force the selected mux mode Input path no matter of MUX_MODE functionality.
    //     SION_DISABLED (0) - Input Path is determined by functionality of the selected mux mode (regular).
    //     SION_ENABLED (1) - Force input path of pad DISP0_DAT12.
    //   MUX_MODE (2-0) - MUX Mode Select Field Reset: ALT5
    //                    Select 1 of 6 iomux modes to be used for pad: DISP0_DAT12.
    //     ALT0 (0) - Select mux mode: ALT0 mux port: DISP0_DAT[12] of instance: ipu1.
    //     ALT1 (1) - Select mux mode: ALT1 mux port: DISP0_DAT[12] of instance: ipu2.
    //     ALT4 (4) - Select mux mode: ALT4 mux port: DEBUG_EVENT_CHANNEL[5] of instance: sdma.
    //     ALT5 (5) - Select mux mode: ALT5 mux port: GPIO[6] of instance: gpio5.
    //     ALT6 (6) - Select mux mode: ALT6 mux port: MMDC_DEBUG[17] of instance: mmdc.
    //     ALT7 (7) - Select mux mode: ALT7 mux port: HADDR[23] of instance: pl301_mx63per1.
    HW_IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT12_WR(
            BF_IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT12_SION(SION_DISABLED) | 
            BF_IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT12_MUX_MODE(ALT0));
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT12(0x020E04B4)
    //   HYS (16) - Hysteresis Enable Field Reset: HYS_ENABLED
    //              Select one out of next values for pad: DISP0_DAT12.
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    //   PUS (15-14) - Pull Up / Down Config. Field Reset: PUS_100KOHM_PU
    //                 Select one out of next values for pad: DISP0_DAT12.
    //     PUS_100KOHM_PD (0) - 100K Ohm Pull Down
    //     PUS_47KOHM_PU (1) - 47K Ohm Pull Up
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //     PUS_22KOHM_PU (3) - 22K Ohm Pull Up
    //   PUE (13) - Pull / Keep Select Field Reset: PUE_PULL
    //              Select one out of next values for pad: DISP0_DAT12.
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    //   PKE (12) - Pull / Keep Enable Field Reset: PKE_ENABLED
    //              Select one out of next values for pad: DISP0_DAT12.
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    //   ODE (11) - Open Drain Enable Field Reset: ODE_DISABLED
    //              Select one out of next values for pad: DISP0_DAT12.
    //     ODE_DISABLED (0) - Open Drain Disabled
    //     ODE_ENABLED (1) - Open Drain Enabled
    //   SPEED (7-6) - Speed Field Reset: SPD_100MHZ
    //                 Select one out of next values for pad: DISP0_DAT12.
    //     SPD_TBD (0) - TBD
    //     SPD_50MHZ (1) - Low(50 MHz)
    //     SPD_100MHZ (2) - Medium(100 MHz)
    //     SPD_200MHZ (3) - Maximum(200 MHz)
    //   DSE (5-3) - Drive Strength Field Reset: DSE_40OHM
    //               Select one out of next values for pad: DISP0_DAT12.
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    //   SRE (0) - Slew Rate Field Reset: SRE_SLOW
    //             Select one out of next values for pad: DISP0_DAT12.
    //     SRE_SLOW (0) - Slow Slew Rate
    //     SRE_FAST (1) - Fast Slew Rate
    HW_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT12_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT12_HYS(HYS_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT12_PUS(PUS_100KOHM_PU) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT12_PUE(PUE_PULL) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT12_PKE(PKE_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT12_ODE(ODE_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT12_SPEED(SPD_100MHZ) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT12_DSE(DSE_40OHM) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT12_SRE(SRE_SLOW));

    // Config ipu1.DISP0_DAT[13] to pad DISP0_DAT13(R20)
    // HW_IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT13_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT13_WR(0x0001B0B0);
    // Mux Register:
    // IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT13(0x020E01A4)
    //   SION (4) - Software Input On Field Reset: SION_DISABLED
    //              Force the selected mux mode Input path no matter of MUX_MODE functionality.
    //     SION_DISABLED (0) - Input Path is determined by functionality of the selected mux mode (regular).
    //     SION_ENABLED (1) - Force input path of pad DISP0_DAT13.
    //   MUX_MODE (2-0) - MUX Mode Select Field Reset: ALT5
    //                    Select 1 of 7 iomux modes to be used for pad: DISP0_DAT13.
    //     ALT0 (0) - Select mux mode: ALT0 mux port: DISP0_DAT[13] of instance: ipu1.
    //     ALT1 (1) - Select mux mode: ALT1 mux port: DISP0_DAT[13] of instance: ipu2.
    //     ALT3 (3) - Select mux mode: ALT3 mux port: AUD5_RXFS of instance: audmux.
    //                NOTE: - Config Register IOMUXC_AUDMUX_P5_INPUT_RXFS_AMX_SELECT_INPUT for mode ALT3.
    //     ALT4 (4) - Select mux mode: ALT4 mux port: DEBUG_EVT_CHN_LINES[0] of instance: sdma.
    //     ALT5 (5) - Select mux mode: ALT5 mux port: GPIO[7] of instance: gpio5.
    //     ALT6 (6) - Select mux mode: ALT6 mux port: MMDC_DEBUG[18] of instance: mmdc.
    //     ALT7 (7) - Select mux mode: ALT7 mux port: HADDR[24] of instance: pl301_mx63per1.
    HW_IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT13_WR(
            BF_IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT13_SION(SION_DISABLED) | 
            BF_IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT13_MUX_MODE(ALT0));
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT13(0x020E04B8)
    //   HYS (16) - Hysteresis Enable Field Reset: HYS_ENABLED
    //              Select one out of next values for pad: DISP0_DAT13.
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    //   PUS (15-14) - Pull Up / Down Config. Field Reset: PUS_100KOHM_PU
    //                 Select one out of next values for pad: DISP0_DAT13.
    //     PUS_100KOHM_PD (0) - 100K Ohm Pull Down
    //     PUS_47KOHM_PU (1) - 47K Ohm Pull Up
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //     PUS_22KOHM_PU (3) - 22K Ohm Pull Up
    //   PUE (13) - Pull / Keep Select Field Reset: PUE_PULL
    //              Select one out of next values for pad: DISP0_DAT13.
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    //   PKE (12) - Pull / Keep Enable Field Reset: PKE_ENABLED
    //              Select one out of next values for pad: DISP0_DAT13.
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    //   ODE (11) - Open Drain Enable Field Reset: ODE_DISABLED
    //              Select one out of next values for pad: DISP0_DAT13.
    //     ODE_DISABLED (0) - Open Drain Disabled
    //     ODE_ENABLED (1) - Open Drain Enabled
    //   SPEED (7-6) - Speed Field Reset: SPD_100MHZ
    //                 Select one out of next values for pad: DISP0_DAT13.
    //     SPD_TBD (0) - TBD
    //     SPD_50MHZ (1) - Low(50 MHz)
    //     SPD_100MHZ (2) - Medium(100 MHz)
    //     SPD_200MHZ (3) - Maximum(200 MHz)
    //   DSE (5-3) - Drive Strength Field Reset: DSE_40OHM
    //               Select one out of next values for pad: DISP0_DAT13.
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    //   SRE (0) - Slew Rate Field Reset: SRE_SLOW
    //             Select one out of next values for pad: DISP0_DAT13.
    //     SRE_SLOW (0) - Slow Slew Rate
    //     SRE_FAST (1) - Fast Slew Rate
    HW_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT13_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT13_HYS(HYS_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT13_PUS(PUS_100KOHM_PU) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT13_PUE(PUE_PULL) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT13_PKE(PKE_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT13_ODE(ODE_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT13_SPEED(SPD_100MHZ) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT13_DSE(DSE_40OHM) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT13_SRE(SRE_SLOW));

    // Config ipu1.DISP0_DAT[14] to pad DISP0_DAT14(U25)
    // HW_IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT14_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT14_WR(0x0001B0B0);
    // Mux Register:
    // IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT14(0x020E01A8)
    //   SION (4) - Software Input On Field Reset: SION_DISABLED
    //              Force the selected mux mode Input path no matter of MUX_MODE functionality.
    //     SION_DISABLED (0) - Input Path is determined by functionality of the selected mux mode (regular).
    //     SION_ENABLED (1) - Force input path of pad DISP0_DAT14.
    //   MUX_MODE (2-0) - MUX Mode Select Field Reset: ALT5
    //                    Select 1 of 6 iomux modes to be used for pad: DISP0_DAT14.
    //     ALT0 (0) - Select mux mode: ALT0 mux port: DISP0_DAT[14] of instance: ipu1.
    //     ALT1 (1) - Select mux mode: ALT1 mux port: DISP0_DAT[14] of instance: ipu2.
    //     ALT3 (3) - Select mux mode: ALT3 mux port: AUD5_RXC of instance: audmux.
    //                NOTE: - Config Register IOMUXC_AUDMUX_P5_INPUT_RXCLK_AMX_SELECT_INPUT for mode ALT3.
    //     ALT4 (4) - Select mux mode: ALT4 mux port: DEBUG_EVT_CHN_LINES[1] of instance: sdma.
    //     ALT5 (5) - Select mux mode: ALT5 mux port: GPIO[8] of instance: gpio5.
    //     ALT6 (6) - Select mux mode: ALT6 mux port: MMDC_DEBUG[19] of instance: mmdc.
    HW_IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT14_WR(
            BF_IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT14_SION(SION_DISABLED) | 
            BF_IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT14_MUX_MODE(ALT0));
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT14(0x020E04BC)
    //   HYS (16) - Hysteresis Enable Field Reset: HYS_ENABLED
    //              Select one out of next values for pad: DISP0_DAT14.
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    //   PUS (15-14) - Pull Up / Down Config. Field Reset: PUS_100KOHM_PU
    //                 Select one out of next values for pad: DISP0_DAT14.
    //     PUS_100KOHM_PD (0) - 100K Ohm Pull Down
    //     PUS_47KOHM_PU (1) - 47K Ohm Pull Up
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //     PUS_22KOHM_PU (3) - 22K Ohm Pull Up
    //   PUE (13) - Pull / Keep Select Field Reset: PUE_PULL
    //              Select one out of next values for pad: DISP0_DAT14.
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    //   PKE (12) - Pull / Keep Enable Field Reset: PKE_ENABLED
    //              Select one out of next values for pad: DISP0_DAT14.
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    //   ODE (11) - Open Drain Enable Field Reset: ODE_DISABLED
    //              Select one out of next values for pad: DISP0_DAT14.
    //     ODE_DISABLED (0) - Open Drain Disabled
    //     ODE_ENABLED (1) - Open Drain Enabled
    //   SPEED (7-6) - Speed Field Reset: SPD_100MHZ
    //                 Select one out of next values for pad: DISP0_DAT14.
    //     SPD_TBD (0) - TBD
    //     SPD_50MHZ (1) - Low(50 MHz)
    //     SPD_100MHZ (2) - Medium(100 MHz)
    //     SPD_200MHZ (3) - Maximum(200 MHz)
    //   DSE (5-3) - Drive Strength Field Reset: DSE_40OHM
    //               Select one out of next values for pad: DISP0_DAT14.
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    //   SRE (0) - Slew Rate Field Reset: SRE_SLOW
    //             Select one out of next values for pad: DISP0_DAT14.
    //     SRE_SLOW (0) - Slow Slew Rate
    //     SRE_FAST (1) - Fast Slew Rate
    HW_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT14_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT14_HYS(HYS_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT14_PUS(PUS_100KOHM_PU) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT14_PUE(PUE_PULL) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT14_PKE(PKE_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT14_ODE(ODE_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT14_SPEED(SPD_100MHZ) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT14_DSE(DSE_40OHM) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT14_SRE(SRE_SLOW));

    // Config ipu1.DISP0_DAT[15] to pad DISP0_DAT15(T22)
    // HW_IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT15_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT15_WR(0x0001B0B0);
    // Mux Register:
    // IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT15(0x020E01AC)
    //   SION (4) - Software Input On Field Reset: SION_DISABLED
    //              Force the selected mux mode Input path no matter of MUX_MODE functionality.
    //     SION_DISABLED (0) - Input Path is determined by functionality of the selected mux mode (regular).
    //     SION_ENABLED (1) - Force input path of pad DISP0_DAT15.
    //   MUX_MODE (2-0) - MUX Mode Select Field Reset: ALT5
    //                    Select 1 of 8 iomux modes to be used for pad: DISP0_DAT15.
    //     ALT0 (0) - Select mux mode: ALT0 mux port: DISP0_DAT[15] of instance: ipu1.
    //     ALT1 (1) - Select mux mode: ALT1 mux port: DISP0_DAT[15] of instance: ipu2.
    //     ALT2 (2) - Select mux mode: ALT2 mux port: SS1 of instance: ecspi1.
    //                NOTE: - Config Register IOMUXC_ECSPI1_IPP_IND_SS_B_1_SELECT_INPUT for mode ALT2.
    //     ALT3 (3) - Select mux mode: ALT3 mux port: SS1 of instance: ecspi2.
    //                NOTE: - Config Register IOMUXC_ECSPI2_IPP_IND_SS_B_1_SELECT_INPUT for mode ALT3.
    //     ALT4 (4) - Select mux mode: ALT4 mux port: DEBUG_EVT_CHN_LINES[2] of instance: sdma.
    //     ALT5 (5) - Select mux mode: ALT5 mux port: GPIO[9] of instance: gpio5.
    //     ALT6 (6) - Select mux mode: ALT6 mux port: MMDC_DEBUG[20] of instance: mmdc.
    //     ALT7 (7) - Select mux mode: ALT7 mux port: HADDR[25] of instance: pl301_mx63per1.
    HW_IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT15_WR(
            BF_IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT15_SION(SION_DISABLED) | 
            BF_IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT15_MUX_MODE(ALT0));
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT15(0x020E04C0)
    //   HYS (16) - Hysteresis Enable Field Reset: HYS_ENABLED
    //              Select one out of next values for pad: DISP0_DAT15.
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    //   PUS (15-14) - Pull Up / Down Config. Field Reset: PUS_100KOHM_PU
    //                 Select one out of next values for pad: DISP0_DAT15.
    //     PUS_100KOHM_PD (0) - 100K Ohm Pull Down
    //     PUS_47KOHM_PU (1) - 47K Ohm Pull Up
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //     PUS_22KOHM_PU (3) - 22K Ohm Pull Up
    //   PUE (13) - Pull / Keep Select Field Reset: PUE_PULL
    //              Select one out of next values for pad: DISP0_DAT15.
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    //   PKE (12) - Pull / Keep Enable Field Reset: PKE_ENABLED
    //              Select one out of next values for pad: DISP0_DAT15.
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    //   ODE (11) - Open Drain Enable Field Reset: ODE_DISABLED
    //              Select one out of next values for pad: DISP0_DAT15.
    //     ODE_DISABLED (0) - Open Drain Disabled
    //     ODE_ENABLED (1) - Open Drain Enabled
    //   SPEED (7-6) - Speed Field Reset: SPD_100MHZ
    //                 Select one out of next values for pad: DISP0_DAT15.
    //     SPD_TBD (0) - TBD
    //     SPD_50MHZ (1) - Low(50 MHz)
    //     SPD_100MHZ (2) - Medium(100 MHz)
    //     SPD_200MHZ (3) - Maximum(200 MHz)
    //   DSE (5-3) - Drive Strength Field Reset: DSE_40OHM
    //               Select one out of next values for pad: DISP0_DAT15.
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    //   SRE (0) - Slew Rate Field Reset: SRE_SLOW
    //             Select one out of next values for pad: DISP0_DAT15.
    //     SRE_SLOW (0) - Slow Slew Rate
    //     SRE_FAST (1) - Fast Slew Rate
    HW_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT15_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT15_HYS(HYS_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT15_PUS(PUS_100KOHM_PU) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT15_PUE(PUE_PULL) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT15_PKE(PKE_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT15_ODE(ODE_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT15_SPEED(SPD_100MHZ) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT15_DSE(DSE_40OHM) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT15_SRE(SRE_SLOW));

    // Config ipu1.DISP0_DAT[16] to pad DISP0_DAT16(T21)
    // HW_IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT16_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT16_WR(0x0001B0B0);
    // Mux Register:
    // IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT16(0x020E01B0)
    //   SION (4) - Software Input On Field Reset: SION_DISABLED
    //              Force the selected mux mode Input path no matter of MUX_MODE functionality.
    //     SION_DISABLED (0) - Input Path is determined by functionality of the selected mux mode (regular).
    //     SION_ENABLED (1) - Force input path of pad DISP0_DAT16.
    //   MUX_MODE (2-0) - MUX Mode Select Field Reset: ALT5
    //                    Select 1 of 8 iomux modes to be used for pad: DISP0_DAT16.
    //     ALT0 (0) - Select mux mode: ALT0 mux port: DISP0_DAT[16] of instance: ipu1.
    //     ALT1 (1) - Select mux mode: ALT1 mux port: DISP0_DAT[16] of instance: ipu2.
    //     ALT2 (2) - Select mux mode: ALT2 mux port: MOSI of instance: ecspi2.
    //                NOTE: - Config Register IOMUXC_ECSPI2_IPP_IND_MOSI_SELECT_INPUT for mode ALT2.
    //     ALT3 (3) - Select mux mode: ALT3 mux port: AUD5_TXC of instance: audmux.
    //                NOTE: - Config Register IOMUXC_AUDMUX_P5_INPUT_TXCLK_AMX_SELECT_INPUT for mode ALT3.
    //     ALT4 (4) - Select mux mode: ALT4 mux port: SDMA_EXT_EVENT[0] of instance: sdma.
    //                NOTE: - Config Register IOMUXC_SDMA_EVENTS_14_SELECT_INPUT for mode ALT4.
    //     ALT5 (5) - Select mux mode: ALT5 mux port: GPIO[10] of instance: gpio5.
    //     ALT6 (6) - Select mux mode: ALT6 mux port: MMDC_DEBUG[21] of instance: mmdc.
    //     ALT7 (7) - Select mux mode: ALT7 mux port: HADDR[26] of instance: pl301_mx63per1.
    HW_IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT16_WR(
            BF_IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT16_SION(SION_DISABLED) | 
            BF_IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT16_MUX_MODE(ALT0));
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT16(0x020E04C4)
    //   HYS (16) - Hysteresis Enable Field Reset: HYS_ENABLED
    //              Select one out of next values for pad: DISP0_DAT16.
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    //   PUS (15-14) - Pull Up / Down Config. Field Reset: PUS_100KOHM_PU
    //                 Select one out of next values for pad: DISP0_DAT16.
    //     PUS_100KOHM_PD (0) - 100K Ohm Pull Down
    //     PUS_47KOHM_PU (1) - 47K Ohm Pull Up
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //     PUS_22KOHM_PU (3) - 22K Ohm Pull Up
    //   PUE (13) - Pull / Keep Select Field Reset: PUE_PULL
    //              Select one out of next values for pad: DISP0_DAT16.
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    //   PKE (12) - Pull / Keep Enable Field Reset: PKE_ENABLED
    //              Select one out of next values for pad: DISP0_DAT16.
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    //   ODE (11) - Open Drain Enable Field Reset: ODE_DISABLED
    //              Select one out of next values for pad: DISP0_DAT16.
    //     ODE_DISABLED (0) - Open Drain Disabled
    //     ODE_ENABLED (1) - Open Drain Enabled
    //   SPEED (7-6) - Speed Field Reset: SPD_100MHZ
    //                 Select one out of next values for pad: DISP0_DAT16.
    //     SPD_TBD (0) - TBD
    //     SPD_50MHZ (1) - Low(50 MHz)
    //     SPD_100MHZ (2) - Medium(100 MHz)
    //     SPD_200MHZ (3) - Maximum(200 MHz)
    //   DSE (5-3) - Drive Strength Field Reset: DSE_40OHM
    //               Select one out of next values for pad: DISP0_DAT16.
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    //   SRE (0) - Slew Rate Field Reset: SRE_SLOW
    //             Select one out of next values for pad: DISP0_DAT16.
    //     SRE_SLOW (0) - Slow Slew Rate
    //     SRE_FAST (1) - Fast Slew Rate
    HW_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT16_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT16_HYS(HYS_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT16_PUS(PUS_100KOHM_PU) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT16_PUE(PUE_PULL) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT16_PKE(PKE_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT16_ODE(ODE_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT16_SPEED(SPD_100MHZ) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT16_DSE(DSE_40OHM) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT16_SRE(SRE_SLOW));

    // Config ipu1.DISP0_DAT[17] to pad DISP0_DAT17(U24)
    // HW_IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT17_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT17_WR(0x0001B0B0);
    // Mux Register:
    // IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT17(0x020E01B4)
    //   SION (4) - Software Input On Field Reset: SION_DISABLED
    //              Force the selected mux mode Input path no matter of MUX_MODE functionality.
    //     SION_DISABLED (0) - Input Path is determined by functionality of the selected mux mode (regular).
    //     SION_ENABLED (1) - Force input path of pad DISP0_DAT17.
    //   MUX_MODE (2-0) - MUX Mode Select Field Reset: ALT5
    //                    Select 1 of 8 iomux modes to be used for pad: DISP0_DAT17.
    //     ALT0 (0) - Select mux mode: ALT0 mux port: DISP0_DAT[17] of instance: ipu1.
    //     ALT1 (1) - Select mux mode: ALT1 mux port: DISP0_DAT[17] of instance: ipu2.
    //     ALT2 (2) - Select mux mode: ALT2 mux port: MISO of instance: ecspi2.
    //                NOTE: - Config Register IOMUXC_ECSPI2_IPP_IND_MISO_SELECT_INPUT for mode ALT2.
    //     ALT3 (3) - Select mux mode: ALT3 mux port: AUD5_TXD of instance: audmux.
    //                NOTE: - Config Register IOMUXC_AUDMUX_P5_INPUT_DB_AMX_SELECT_INPUT for mode ALT3.
    //     ALT4 (4) - Select mux mode: ALT4 mux port: SDMA_EXT_EVENT[1] of instance: sdma.
    //                NOTE: - Config Register IOMUXC_SDMA_EVENTS_15_SELECT_INPUT for mode ALT4.
    //     ALT5 (5) - Select mux mode: ALT5 mux port: GPIO[11] of instance: gpio5.
    //     ALT6 (6) - Select mux mode: ALT6 mux port: MMDC_DEBUG[22] of instance: mmdc.
    //     ALT7 (7) - Select mux mode: ALT7 mux port: HADDR[27] of instance: pl301_mx63per1.
    HW_IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT17_WR(
            BF_IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT17_SION(SION_DISABLED) | 
            BF_IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT17_MUX_MODE(ALT0));
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT17(0x020E04C8)
    //   HYS (16) - Hysteresis Enable Field Reset: HYS_ENABLED
    //              Select one out of next values for pad: DISP0_DAT17.
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    //   PUS (15-14) - Pull Up / Down Config. Field Reset: PUS_100KOHM_PU
    //                 Select one out of next values for pad: DISP0_DAT17.
    //     PUS_100KOHM_PD (0) - 100K Ohm Pull Down
    //     PUS_47KOHM_PU (1) - 47K Ohm Pull Up
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //     PUS_22KOHM_PU (3) - 22K Ohm Pull Up
    //   PUE (13) - Pull / Keep Select Field Reset: PUE_PULL
    //              Select one out of next values for pad: DISP0_DAT17.
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    //   PKE (12) - Pull / Keep Enable Field Reset: PKE_ENABLED
    //              Select one out of next values for pad: DISP0_DAT17.
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    //   ODE (11) - Open Drain Enable Field Reset: ODE_DISABLED
    //              Select one out of next values for pad: DISP0_DAT17.
    //     ODE_DISABLED (0) - Open Drain Disabled
    //     ODE_ENABLED (1) - Open Drain Enabled
    //   SPEED (7-6) - Speed Field Reset: SPD_100MHZ
    //                 Select one out of next values for pad: DISP0_DAT17.
    //     SPD_TBD (0) - TBD
    //     SPD_50MHZ (1) - Low(50 MHz)
    //     SPD_100MHZ (2) - Medium(100 MHz)
    //     SPD_200MHZ (3) - Maximum(200 MHz)
    //   DSE (5-3) - Drive Strength Field Reset: DSE_40OHM
    //               Select one out of next values for pad: DISP0_DAT17.
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    //   SRE (0) - Slew Rate Field Reset: SRE_SLOW
    //             Select one out of next values for pad: DISP0_DAT17.
    //     SRE_SLOW (0) - Slow Slew Rate
    //     SRE_FAST (1) - Fast Slew Rate
    HW_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT17_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT17_HYS(HYS_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT17_PUS(PUS_100KOHM_PU) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT17_PUE(PUE_PULL) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT17_PKE(PKE_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT17_ODE(ODE_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT17_SPEED(SPD_100MHZ) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT17_DSE(DSE_40OHM) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT17_SRE(SRE_SLOW));

    // Config ipu1.DISP0_DAT[18] to pad DISP0_DAT18(V25)
    // HW_IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT18_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT18_WR(0x0001B0B0);
    // Mux Register:
    // IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT18(0x020E01B8)
    //   SION (4) - Software Input On Field Reset: SION_DISABLED
    //              Force the selected mux mode Input path no matter of MUX_MODE functionality.
    //     SION_DISABLED (0) - Input Path is determined by functionality of the selected mux mode (regular).
    //     SION_ENABLED (1) - Force input path of pad DISP0_DAT18.
    //   MUX_MODE (2-0) - MUX Mode Select Field Reset: ALT5
    //                    Select 1 of 8 iomux modes to be used for pad: DISP0_DAT18.
    //     ALT0 (0) - Select mux mode: ALT0 mux port: DISP0_DAT[18] of instance: ipu1.
    //     ALT1 (1) - Select mux mode: ALT1 mux port: DISP0_DAT[18] of instance: ipu2.
    //     ALT2 (2) - Select mux mode: ALT2 mux port: SS0 of instance: ecspi2.
    //                NOTE: - Config Register IOMUXC_ECSPI2_IPP_IND_SS_B_0_SELECT_INPUT for mode ALT2.
    //     ALT3 (3) - Select mux mode: ALT3 mux port: AUD5_TXFS of instance: audmux.
    //                NOTE: - Config Register IOMUXC_AUDMUX_P5_INPUT_TXFS_AMX_SELECT_INPUT for mode ALT3.
    //     ALT4 (4) - Select mux mode: ALT4 mux port: AUD4_RXFS of instance: audmux.
    //                NOTE: - Config Register IOMUXC_AUDMUX_P4_INPUT_RXFS_AMX_SELECT_INPUT for mode ALT4.
    //     ALT5 (5) - Select mux mode: ALT5 mux port: GPIO[12] of instance: gpio5.
    //     ALT6 (6) - Select mux mode: ALT6 mux port: MMDC_DEBUG[23] of instance: mmdc.
    //     ALT7 (7) - Select mux mode: ALT7 mux port: WEIM_CS[2] of instance: weim.
    HW_IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT18_WR(
            BF_IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT18_SION(SION_DISABLED) | 
            BF_IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT18_MUX_MODE(ALT0));
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT18(0x020E04CC)
    //   HYS (16) - Hysteresis Enable Field Reset: HYS_ENABLED
    //              Select one out of next values for pad: DISP0_DAT18.
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    //   PUS (15-14) - Pull Up / Down Config. Field Reset: PUS_100KOHM_PU
    //                 Select one out of next values for pad: DISP0_DAT18.
    //     PUS_100KOHM_PD (0) - 100K Ohm Pull Down
    //     PUS_47KOHM_PU (1) - 47K Ohm Pull Up
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //     PUS_22KOHM_PU (3) - 22K Ohm Pull Up
    //   PUE (13) - Pull / Keep Select Field Reset: PUE_PULL
    //              Select one out of next values for pad: DISP0_DAT18.
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    //   PKE (12) - Pull / Keep Enable Field Reset: PKE_ENABLED
    //              Select one out of next values for pad: DISP0_DAT18.
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    //   ODE (11) - Open Drain Enable Field Reset: ODE_DISABLED
    //              Select one out of next values for pad: DISP0_DAT18.
    //     ODE_DISABLED (0) - Open Drain Disabled
    //     ODE_ENABLED (1) - Open Drain Enabled
    //   SPEED (7-6) - Speed Field Reset: SPD_100MHZ
    //                 Select one out of next values for pad: DISP0_DAT18.
    //     SPD_TBD (0) - TBD
    //     SPD_50MHZ (1) - Low(50 MHz)
    //     SPD_100MHZ (2) - Medium(100 MHz)
    //     SPD_200MHZ (3) - Maximum(200 MHz)
    //   DSE (5-3) - Drive Strength Field Reset: DSE_40OHM
    //               Select one out of next values for pad: DISP0_DAT18.
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    //   SRE (0) - Slew Rate Field Reset: SRE_SLOW
    //             Select one out of next values for pad: DISP0_DAT18.
    //     SRE_SLOW (0) - Slow Slew Rate
    //     SRE_FAST (1) - Fast Slew Rate
    HW_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT18_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT18_HYS(HYS_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT18_PUS(PUS_100KOHM_PU) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT18_PUE(PUE_PULL) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT18_PKE(PKE_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT18_ODE(ODE_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT18_SPEED(SPD_100MHZ) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT18_DSE(DSE_40OHM) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT18_SRE(SRE_SLOW));

    // Config ipu1.DISP0_DAT[19] to pad DISP0_DAT19(U23)
    // HW_IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT19_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT19_WR(0x0001B0B0);
    // Mux Register:
    // IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT19(0x020E01BC)
    //   SION (4) - Software Input On Field Reset: SION_DISABLED
    //              Force the selected mux mode Input path no matter of MUX_MODE functionality.
    //     SION_DISABLED (0) - Input Path is determined by functionality of the selected mux mode (regular).
    //     SION_ENABLED (1) - Force input path of pad DISP0_DAT19.
    //   MUX_MODE (2-0) - MUX Mode Select Field Reset: ALT5
    //                    Select 1 of 8 iomux modes to be used for pad: DISP0_DAT19.
    //     ALT0 (0) - Select mux mode: ALT0 mux port: DISP0_DAT[19] of instance: ipu1.
    //     ALT1 (1) - Select mux mode: ALT1 mux port: DISP0_DAT[19] of instance: ipu2.
    //     ALT2 (2) - Select mux mode: ALT2 mux port: SCLK of instance: ecspi2.
    //                NOTE: - Config Register IOMUXC_ECSPI2_IPP_CSPI_CLK_IN_SELECT_INPUT for mode ALT2.
    //     ALT3 (3) - Select mux mode: ALT3 mux port: AUD5_RXD of instance: audmux.
    //                NOTE: - Config Register IOMUXC_AUDMUX_P5_INPUT_DA_AMX_SELECT_INPUT for mode ALT3.
    //     ALT4 (4) - Select mux mode: ALT4 mux port: AUD4_RXC of instance: audmux.
    //                NOTE: - Config Register IOMUXC_AUDMUX_P4_INPUT_RXCLK_AMX_SELECT_INPUT for mode ALT4.
    //     ALT5 (5) - Select mux mode: ALT5 mux port: GPIO[13] of instance: gpio5.
    //     ALT6 (6) - Select mux mode: ALT6 mux port: MMDC_DEBUG[24] of instance: mmdc.
    //     ALT7 (7) - Select mux mode: ALT7 mux port: WEIM_CS[3] of instance: weim.
    HW_IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT19_WR(
            BF_IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT19_SION(SION_DISABLED) | 
            BF_IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT19_MUX_MODE(ALT0));
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT19(0x020E04D0)
    //   HYS (16) - Hysteresis Enable Field Reset: HYS_ENABLED
    //              Select one out of next values for pad: DISP0_DAT19.
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    //   PUS (15-14) - Pull Up / Down Config. Field Reset: PUS_100KOHM_PU
    //                 Select one out of next values for pad: DISP0_DAT19.
    //     PUS_100KOHM_PD (0) - 100K Ohm Pull Down
    //     PUS_47KOHM_PU (1) - 47K Ohm Pull Up
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //     PUS_22KOHM_PU (3) - 22K Ohm Pull Up
    //   PUE (13) - Pull / Keep Select Field Reset: PUE_PULL
    //              Select one out of next values for pad: DISP0_DAT19.
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    //   PKE (12) - Pull / Keep Enable Field Reset: PKE_ENABLED
    //              Select one out of next values for pad: DISP0_DAT19.
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    //   ODE (11) - Open Drain Enable Field Reset: ODE_DISABLED
    //              Select one out of next values for pad: DISP0_DAT19.
    //     ODE_DISABLED (0) - Open Drain Disabled
    //     ODE_ENABLED (1) - Open Drain Enabled
    //   SPEED (7-6) - Speed Field Reset: SPD_100MHZ
    //                 Select one out of next values for pad: DISP0_DAT19.
    //     SPD_TBD (0) - TBD
    //     SPD_50MHZ (1) - Low(50 MHz)
    //     SPD_100MHZ (2) - Medium(100 MHz)
    //     SPD_200MHZ (3) - Maximum(200 MHz)
    //   DSE (5-3) - Drive Strength Field Reset: DSE_40OHM
    //               Select one out of next values for pad: DISP0_DAT19.
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    //   SRE (0) - Slew Rate Field Reset: SRE_SLOW
    //             Select one out of next values for pad: DISP0_DAT19.
    //     SRE_SLOW (0) - Slow Slew Rate
    //     SRE_FAST (1) - Fast Slew Rate
    HW_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT19_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT19_HYS(HYS_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT19_PUS(PUS_100KOHM_PU) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT19_PUE(PUE_PULL) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT19_PKE(PKE_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT19_ODE(ODE_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT19_SPEED(SPD_100MHZ) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT19_DSE(DSE_40OHM) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT19_SRE(SRE_SLOW));

    // Config ipu1.DISP0_DAT[2] to pad DISP0_DAT2(P23)
    // HW_IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT2_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT2_WR(0x0001B0B0);
    // Mux Register:
    // IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT2(0x020E0178)
    //   SION (4) - Software Input On Field Reset: SION_DISABLED
    //              Force the selected mux mode Input path no matter of MUX_MODE functionality.
    //     SION_DISABLED (0) - Input Path is determined by functionality of the selected mux mode (regular).
    //     SION_ENABLED (1) - Force input path of pad DISP0_DAT2.
    //   MUX_MODE (2-0) - MUX Mode Select Field Reset: ALT5
    //                    Select 1 of 8 iomux modes to be used for pad: DISP0_DAT2.
    //     ALT0 (0) - Select mux mode: ALT0 mux port: DISP0_DAT[2] of instance: ipu1.
    //     ALT1 (1) - Select mux mode: ALT1 mux port: DISP0_DAT[2] of instance: ipu2.
    //     ALT2 (2) - Select mux mode: ALT2 mux port: MISO of instance: ecspi3.
    //     ALT3 (3) - Select mux mode: ALT3 mux port: USDHC_DEBUG[2] of instance: usdhc1.
    //     ALT4 (4) - Select mux mode: ALT4 mux port: DEBUG_MODE of instance: sdma.
    //     ALT5 (5) - Select mux mode: ALT5 mux port: GPIO[23] of instance: gpio4.
    //     ALT6 (6) - Select mux mode: ALT6 mux port: MMDC_DEBUG[7] of instance: mmdc.
    //     ALT7 (7) - Select mux mode: ALT7 mux port: HADDR[13] of instance: pl301_mx63per1.
    HW_IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT2_WR(
            BF_IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT2_SION(SION_DISABLED) | 
            BF_IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT2_MUX_MODE(ALT0));
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT2(0x020E048C)
    //   HYS (16) - Hysteresis Enable Field Reset: HYS_ENABLED
    //              Select one out of next values for pad: DISP0_DAT2.
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    //   PUS (15-14) - Pull Up / Down Config. Field Reset: PUS_100KOHM_PU
    //                 Select one out of next values for pad: DISP0_DAT2.
    //     PUS_100KOHM_PD (0) - 100K Ohm Pull Down
    //     PUS_47KOHM_PU (1) - 47K Ohm Pull Up
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //     PUS_22KOHM_PU (3) - 22K Ohm Pull Up
    //   PUE (13) - Pull / Keep Select Field Reset: PUE_PULL
    //              Select one out of next values for pad: DISP0_DAT2.
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    //   PKE (12) - Pull / Keep Enable Field Reset: PKE_ENABLED
    //              Select one out of next values for pad: DISP0_DAT2.
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    //   ODE (11) - Open Drain Enable Field Reset: ODE_DISABLED
    //              Select one out of next values for pad: DISP0_DAT2.
    //     ODE_DISABLED (0) - Open Drain Disabled
    //     ODE_ENABLED (1) - Open Drain Enabled
    //   SPEED (7-6) - Speed Field Reset: SPD_100MHZ
    //                 Select one out of next values for pad: DISP0_DAT2.
    //     SPD_TBD (0) - TBD
    //     SPD_50MHZ (1) - Low(50 MHz)
    //     SPD_100MHZ (2) - Medium(100 MHz)
    //     SPD_200MHZ (3) - Maximum(200 MHz)
    //   DSE (5-3) - Drive Strength Field Reset: DSE_40OHM
    //               Select one out of next values for pad: DISP0_DAT2.
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    //   SRE (0) - Slew Rate Field Reset: SRE_SLOW
    //             Select one out of next values for pad: DISP0_DAT2.
    //     SRE_SLOW (0) - Slow Slew Rate
    //     SRE_FAST (1) - Fast Slew Rate
    HW_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT2_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT2_HYS(HYS_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT2_PUS(PUS_100KOHM_PU) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT2_PUE(PUE_PULL) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT2_PKE(PKE_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT2_ODE(ODE_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT2_SPEED(SPD_100MHZ) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT2_DSE(DSE_40OHM) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT2_SRE(SRE_SLOW));

    // Config ipu1.DISP0_DAT[20] to pad DISP0_DAT20(U22)
    // HW_IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT20_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT20_WR(0x0001B0B0);
    // Mux Register:
    // IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT20(0x020E01C0)
    //   SION (4) - Software Input On Field Reset: SION_DISABLED
    //              Force the selected mux mode Input path no matter of MUX_MODE functionality.
    //     SION_DISABLED (0) - Input Path is determined by functionality of the selected mux mode (regular).
    //     SION_ENABLED (1) - Force input path of pad DISP0_DAT20.
    //   MUX_MODE (2-0) - MUX Mode Select Field Reset: ALT5
    //                    Select 1 of 8 iomux modes to be used for pad: DISP0_DAT20.
    //     ALT0 (0) - Select mux mode: ALT0 mux port: DISP0_DAT[20] of instance: ipu1.
    //     ALT1 (1) - Select mux mode: ALT1 mux port: DISP0_DAT[20] of instance: ipu2.
    //     ALT2 (2) - Select mux mode: ALT2 mux port: SCLK of instance: ecspi1.
    //                NOTE: - Config Register IOMUXC_ECSPI1_IPP_CSPI_CLK_IN_SELECT_INPUT for mode ALT2.
    //     ALT3 (3) - Select mux mode: ALT3 mux port: AUD4_TXC of instance: audmux.
    //                NOTE: - Config Register IOMUXC_AUDMUX_P4_INPUT_TXCLK_AMX_SELECT_INPUT for mode ALT3.
    //     ALT4 (4) - Select mux mode: ALT4 mux port: DEBUG_EVT_CHN_LINES[7] of instance: sdma.
    //     ALT5 (5) - Select mux mode: ALT5 mux port: GPIO[14] of instance: gpio5.
    //     ALT6 (6) - Select mux mode: ALT6 mux port: MMDC_DEBUG[25] of instance: mmdc.
    //     ALT7 (7) - Select mux mode: ALT7 mux port: HADDR[28] of instance: pl301_mx63per1.
    HW_IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT20_WR(
            BF_IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT20_SION(SION_DISABLED) | 
            BF_IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT20_MUX_MODE(ALT0));
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT20(0x020E04D4)
    //   HYS (16) - Hysteresis Enable Field Reset: HYS_ENABLED
    //              Select one out of next values for pad: DISP0_DAT20.
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    //   PUS (15-14) - Pull Up / Down Config. Field Reset: PUS_100KOHM_PU
    //                 Select one out of next values for pad: DISP0_DAT20.
    //     PUS_100KOHM_PD (0) - 100K Ohm Pull Down
    //     PUS_47KOHM_PU (1) - 47K Ohm Pull Up
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //     PUS_22KOHM_PU (3) - 22K Ohm Pull Up
    //   PUE (13) - Pull / Keep Select Field Reset: PUE_PULL
    //              Select one out of next values for pad: DISP0_DAT20.
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    //   PKE (12) - Pull / Keep Enable Field Reset: PKE_ENABLED
    //              Select one out of next values for pad: DISP0_DAT20.
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    //   ODE (11) - Open Drain Enable Field Reset: ODE_DISABLED
    //              Select one out of next values for pad: DISP0_DAT20.
    //     ODE_DISABLED (0) - Open Drain Disabled
    //     ODE_ENABLED (1) - Open Drain Enabled
    //   SPEED (7-6) - Speed Field Reset: SPD_100MHZ
    //                 Select one out of next values for pad: DISP0_DAT20.
    //     SPD_TBD (0) - TBD
    //     SPD_50MHZ (1) - Low(50 MHz)
    //     SPD_100MHZ (2) - Medium(100 MHz)
    //     SPD_200MHZ (3) - Maximum(200 MHz)
    //   DSE (5-3) - Drive Strength Field Reset: DSE_40OHM
    //               Select one out of next values for pad: DISP0_DAT20.
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    //   SRE (0) - Slew Rate Field Reset: SRE_SLOW
    //             Select one out of next values for pad: DISP0_DAT20.
    //     SRE_SLOW (0) - Slow Slew Rate
    //     SRE_FAST (1) - Fast Slew Rate
    HW_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT20_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT20_HYS(HYS_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT20_PUS(PUS_100KOHM_PU) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT20_PUE(PUE_PULL) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT20_PKE(PKE_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT20_ODE(ODE_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT20_SPEED(SPD_100MHZ) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT20_DSE(DSE_40OHM) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT20_SRE(SRE_SLOW));

    // Config ipu1.DISP0_DAT[21] to pad DISP0_DAT21(T20)
    // HW_IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT21_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT21_WR(0x0001B0B0);
    // Mux Register:
    // IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT21(0x020E01C4)
    //   SION (4) - Software Input On Field Reset: SION_DISABLED
    //              Force the selected mux mode Input path no matter of MUX_MODE functionality.
    //     SION_DISABLED (0) - Input Path is determined by functionality of the selected mux mode (regular).
    //     SION_ENABLED (1) - Force input path of pad DISP0_DAT21.
    //   MUX_MODE (2-0) - MUX Mode Select Field Reset: ALT5
    //                    Select 1 of 8 iomux modes to be used for pad: DISP0_DAT21.
    //     ALT0 (0) - Select mux mode: ALT0 mux port: DISP0_DAT[21] of instance: ipu1.
    //     ALT1 (1) - Select mux mode: ALT1 mux port: DISP0_DAT[21] of instance: ipu2.
    //     ALT2 (2) - Select mux mode: ALT2 mux port: MOSI of instance: ecspi1.
    //                NOTE: - Config Register IOMUXC_ECSPI1_IPP_IND_MOSI_SELECT_INPUT for mode ALT2.
    //     ALT3 (3) - Select mux mode: ALT3 mux port: AUD4_TXD of instance: audmux.
    //                NOTE: - Config Register IOMUXC_AUDMUX_P4_INPUT_DB_AMX_SELECT_INPUT for mode ALT3.
    //     ALT4 (4) - Select mux mode: ALT4 mux port: DEBUG_BUS_DEVICE[0] of instance: sdma.
    //     ALT5 (5) - Select mux mode: ALT5 mux port: GPIO[15] of instance: gpio5.
    //     ALT6 (6) - Select mux mode: ALT6 mux port: MMDC_DEBUG[26] of instance: mmdc.
    //     ALT7 (7) - Select mux mode: ALT7 mux port: HADDR[29] of instance: pl301_mx63per1.
    HW_IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT21_WR(
            BF_IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT21_SION(SION_DISABLED) | 
            BF_IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT21_MUX_MODE(ALT0));
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT21(0x020E04D8)
    //   HYS (16) - Hysteresis Enable Field Reset: HYS_ENABLED
    //              Select one out of next values for pad: DISP0_DAT21.
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    //   PUS (15-14) - Pull Up / Down Config. Field Reset: PUS_100KOHM_PU
    //                 Select one out of next values for pad: DISP0_DAT21.
    //     PUS_100KOHM_PD (0) - 100K Ohm Pull Down
    //     PUS_47KOHM_PU (1) - 47K Ohm Pull Up
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //     PUS_22KOHM_PU (3) - 22K Ohm Pull Up
    //   PUE (13) - Pull / Keep Select Field Reset: PUE_PULL
    //              Select one out of next values for pad: DISP0_DAT21.
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    //   PKE (12) - Pull / Keep Enable Field Reset: PKE_ENABLED
    //              Select one out of next values for pad: DISP0_DAT21.
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    //   ODE (11) - Open Drain Enable Field Reset: ODE_DISABLED
    //              Select one out of next values for pad: DISP0_DAT21.
    //     ODE_DISABLED (0) - Open Drain Disabled
    //     ODE_ENABLED (1) - Open Drain Enabled
    //   SPEED (7-6) - Speed Field Reset: SPD_100MHZ
    //                 Select one out of next values for pad: DISP0_DAT21.
    //     SPD_TBD (0) - TBD
    //     SPD_50MHZ (1) - Low(50 MHz)
    //     SPD_100MHZ (2) - Medium(100 MHz)
    //     SPD_200MHZ (3) - Maximum(200 MHz)
    //   DSE (5-3) - Drive Strength Field Reset: DSE_40OHM
    //               Select one out of next values for pad: DISP0_DAT21.
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    //   SRE (0) - Slew Rate Field Reset: SRE_SLOW
    //             Select one out of next values for pad: DISP0_DAT21.
    //     SRE_SLOW (0) - Slow Slew Rate
    //     SRE_FAST (1) - Fast Slew Rate
    HW_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT21_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT21_HYS(HYS_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT21_PUS(PUS_100KOHM_PU) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT21_PUE(PUE_PULL) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT21_PKE(PKE_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT21_ODE(ODE_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT21_SPEED(SPD_100MHZ) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT21_DSE(DSE_40OHM) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT21_SRE(SRE_SLOW));

    // Config ipu1.DISP0_DAT[22] to pad DISP0_DAT22(V24)
    // HW_IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT22_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT22_WR(0x0001B0B0);
    // Mux Register:
    // IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT22(0x020E01C8)
    //   SION (4) - Software Input On Field Reset: SION_DISABLED
    //              Force the selected mux mode Input path no matter of MUX_MODE functionality.
    //     SION_DISABLED (0) - Input Path is determined by functionality of the selected mux mode (regular).
    //     SION_ENABLED (1) - Force input path of pad DISP0_DAT22.
    //   MUX_MODE (2-0) - MUX Mode Select Field Reset: ALT5
    //                    Select 1 of 8 iomux modes to be used for pad: DISP0_DAT22.
    //     ALT0 (0) - Select mux mode: ALT0 mux port: DISP0_DAT[22] of instance: ipu1.
    //     ALT1 (1) - Select mux mode: ALT1 mux port: DISP0_DAT[22] of instance: ipu2.
    //     ALT2 (2) - Select mux mode: ALT2 mux port: MISO of instance: ecspi1.
    //                NOTE: - Config Register IOMUXC_ECSPI1_IPP_IND_MISO_SELECT_INPUT for mode ALT2.
    //     ALT3 (3) - Select mux mode: ALT3 mux port: AUD4_TXFS of instance: audmux.
    //                NOTE: - Config Register IOMUXC_AUDMUX_P4_INPUT_TXFS_AMX_SELECT_INPUT for mode ALT3.
    //     ALT4 (4) - Select mux mode: ALT4 mux port: DEBUG_BUS_DEVICE[1] of instance: sdma.
    //     ALT5 (5) - Select mux mode: ALT5 mux port: GPIO[16] of instance: gpio5.
    //     ALT6 (6) - Select mux mode: ALT6 mux port: MMDC_DEBUG[27] of instance: mmdc.
    //     ALT7 (7) - Select mux mode: ALT7 mux port: HADDR[30] of instance: pl301_mx63per1.
    HW_IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT22_WR(
            BF_IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT22_SION(SION_DISABLED) | 
            BF_IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT22_MUX_MODE(ALT0));
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT22(0x020E04DC)
    //   HYS (16) - Hysteresis Enable Field Reset: HYS_ENABLED
    //              Select one out of next values for pad: DISP0_DAT22.
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    //   PUS (15-14) - Pull Up / Down Config. Field Reset: PUS_100KOHM_PU
    //                 Select one out of next values for pad: DISP0_DAT22.
    //     PUS_100KOHM_PD (0) - 100K Ohm Pull Down
    //     PUS_47KOHM_PU (1) - 47K Ohm Pull Up
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //     PUS_22KOHM_PU (3) - 22K Ohm Pull Up
    //   PUE (13) - Pull / Keep Select Field Reset: PUE_PULL
    //              Select one out of next values for pad: DISP0_DAT22.
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    //   PKE (12) - Pull / Keep Enable Field Reset: PKE_ENABLED
    //              Select one out of next values for pad: DISP0_DAT22.
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    //   ODE (11) - Open Drain Enable Field Reset: ODE_DISABLED
    //              Select one out of next values for pad: DISP0_DAT22.
    //     ODE_DISABLED (0) - Open Drain Disabled
    //     ODE_ENABLED (1) - Open Drain Enabled
    //   SPEED (7-6) - Speed Field Reset: SPD_100MHZ
    //                 Select one out of next values for pad: DISP0_DAT22.
    //     SPD_TBD (0) - TBD
    //     SPD_50MHZ (1) - Low(50 MHz)
    //     SPD_100MHZ (2) - Medium(100 MHz)
    //     SPD_200MHZ (3) - Maximum(200 MHz)
    //   DSE (5-3) - Drive Strength Field Reset: DSE_40OHM
    //               Select one out of next values for pad: DISP0_DAT22.
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    //   SRE (0) - Slew Rate Field Reset: SRE_SLOW
    //             Select one out of next values for pad: DISP0_DAT22.
    //     SRE_SLOW (0) - Slow Slew Rate
    //     SRE_FAST (1) - Fast Slew Rate
    HW_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT22_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT22_HYS(HYS_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT22_PUS(PUS_100KOHM_PU) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT22_PUE(PUE_PULL) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT22_PKE(PKE_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT22_ODE(ODE_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT22_SPEED(SPD_100MHZ) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT22_DSE(DSE_40OHM) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT22_SRE(SRE_SLOW));

    // Config ipu1.DISP0_DAT[23] to pad DISP0_DAT23(W24)
    // HW_IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT23_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT23_WR(0x0001B0B0);
    // Mux Register:
    // IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT23(0x020E01CC)
    //   SION (4) - Software Input On Field Reset: SION_DISABLED
    //              Force the selected mux mode Input path no matter of MUX_MODE functionality.
    //     SION_DISABLED (0) - Input Path is determined by functionality of the selected mux mode (regular).
    //     SION_ENABLED (1) - Force input path of pad DISP0_DAT23.
    //   MUX_MODE (2-0) - MUX Mode Select Field Reset: ALT5
    //                    Select 1 of 8 iomux modes to be used for pad: DISP0_DAT23.
    //     ALT0 (0) - Select mux mode: ALT0 mux port: DISP0_DAT[23] of instance: ipu1.
    //     ALT1 (1) - Select mux mode: ALT1 mux port: DISP0_DAT[23] of instance: ipu2.
    //     ALT2 (2) - Select mux mode: ALT2 mux port: SS0 of instance: ecspi1.
    //                NOTE: - Config Register IOMUXC_ECSPI1_IPP_IND_SS_B_0_SELECT_INPUT for mode ALT2.
    //     ALT3 (3) - Select mux mode: ALT3 mux port: AUD4_RXD of instance: audmux.
    //                NOTE: - Config Register IOMUXC_AUDMUX_P4_INPUT_DA_AMX_SELECT_INPUT for mode ALT3.
    //     ALT4 (4) - Select mux mode: ALT4 mux port: DEBUG_BUS_DEVICE[2] of instance: sdma.
    //     ALT5 (5) - Select mux mode: ALT5 mux port: GPIO[17] of instance: gpio5.
    //     ALT6 (6) - Select mux mode: ALT6 mux port: MMDC_DEBUG[28] of instance: mmdc.
    //     ALT7 (7) - Select mux mode: ALT7 mux port: HADDR[31] of instance: pl301_mx63per1.
    HW_IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT23_WR(
            BF_IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT23_SION(SION_DISABLED) | 
            BF_IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT23_MUX_MODE(ALT0));
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT23(0x020E04E0)
    //   HYS (16) - Hysteresis Enable Field Reset: HYS_ENABLED
    //              Select one out of next values for pad: DISP0_DAT23.
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    //   PUS (15-14) - Pull Up / Down Config. Field Reset: PUS_100KOHM_PU
    //                 Select one out of next values for pad: DISP0_DAT23.
    //     PUS_100KOHM_PD (0) - 100K Ohm Pull Down
    //     PUS_47KOHM_PU (1) - 47K Ohm Pull Up
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //     PUS_22KOHM_PU (3) - 22K Ohm Pull Up
    //   PUE (13) - Pull / Keep Select Field Reset: PUE_PULL
    //              Select one out of next values for pad: DISP0_DAT23.
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    //   PKE (12) - Pull / Keep Enable Field Reset: PKE_ENABLED
    //              Select one out of next values for pad: DISP0_DAT23.
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    //   ODE (11) - Open Drain Enable Field Reset: ODE_DISABLED
    //              Select one out of next values for pad: DISP0_DAT23.
    //     ODE_DISABLED (0) - Open Drain Disabled
    //     ODE_ENABLED (1) - Open Drain Enabled
    //   SPEED (7-6) - Speed Field Reset: SPD_100MHZ
    //                 Select one out of next values for pad: DISP0_DAT23.
    //     SPD_TBD (0) - TBD
    //     SPD_50MHZ (1) - Low(50 MHz)
    //     SPD_100MHZ (2) - Medium(100 MHz)
    //     SPD_200MHZ (3) - Maximum(200 MHz)
    //   DSE (5-3) - Drive Strength Field Reset: DSE_40OHM
    //               Select one out of next values for pad: DISP0_DAT23.
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    //   SRE (0) - Slew Rate Field Reset: SRE_SLOW
    //             Select one out of next values for pad: DISP0_DAT23.
    //     SRE_SLOW (0) - Slow Slew Rate
    //     SRE_FAST (1) - Fast Slew Rate
    HW_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT23_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT23_HYS(HYS_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT23_PUS(PUS_100KOHM_PU) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT23_PUE(PUE_PULL) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT23_PKE(PKE_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT23_ODE(ODE_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT23_SPEED(SPD_100MHZ) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT23_DSE(DSE_40OHM) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT23_SRE(SRE_SLOW));

    // Config ipu1.DISP0_DAT[3] to pad DISP0_DAT3(P21)
    // HW_IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT3_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT3_WR(0x0001B0B0);
    // Mux Register:
    // IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT3(0x020E017C)
    //   SION (4) - Software Input On Field Reset: SION_DISABLED
    //              Force the selected mux mode Input path no matter of MUX_MODE functionality.
    //     SION_DISABLED (0) - Input Path is determined by functionality of the selected mux mode (regular).
    //     SION_ENABLED (1) - Force input path of pad DISP0_DAT3.
    //   MUX_MODE (2-0) - MUX Mode Select Field Reset: ALT5
    //                    Select 1 of 8 iomux modes to be used for pad: DISP0_DAT3.
    //     ALT0 (0) - Select mux mode: ALT0 mux port: DISP0_DAT[3] of instance: ipu1.
    //     ALT1 (1) - Select mux mode: ALT1 mux port: DISP0_DAT[3] of instance: ipu2.
    //     ALT2 (2) - Select mux mode: ALT2 mux port: SS0 of instance: ecspi3.
    //     ALT3 (3) - Select mux mode: ALT3 mux port: USDHC_DEBUG[3] of instance: usdhc1.
    //     ALT4 (4) - Select mux mode: ALT4 mux port: DEBUG_BUS_ERROR of instance: sdma.
    //     ALT5 (5) - Select mux mode: ALT5 mux port: GPIO[24] of instance: gpio4.
    //     ALT6 (6) - Select mux mode: ALT6 mux port: MMDC_DEBUG[8] of instance: mmdc.
    //     ALT7 (7) - Select mux mode: ALT7 mux port: HADDR[14] of instance: pl301_mx63per1.
    HW_IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT3_WR(
            BF_IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT3_SION(SION_DISABLED) | 
            BF_IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT3_MUX_MODE(ALT0));
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT3(0x020E0490)
    //   HYS (16) - Hysteresis Enable Field Reset: HYS_ENABLED
    //              Select one out of next values for pad: DISP0_DAT3.
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    //   PUS (15-14) - Pull Up / Down Config. Field Reset: PUS_100KOHM_PU
    //                 Select one out of next values for pad: DISP0_DAT3.
    //     PUS_100KOHM_PD (0) - 100K Ohm Pull Down
    //     PUS_47KOHM_PU (1) - 47K Ohm Pull Up
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //     PUS_22KOHM_PU (3) - 22K Ohm Pull Up
    //   PUE (13) - Pull / Keep Select Field Reset: PUE_PULL
    //              Select one out of next values for pad: DISP0_DAT3.
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    //   PKE (12) - Pull / Keep Enable Field Reset: PKE_ENABLED
    //              Select one out of next values for pad: DISP0_DAT3.
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    //   ODE (11) - Open Drain Enable Field Reset: ODE_DISABLED
    //              Select one out of next values for pad: DISP0_DAT3.
    //     ODE_DISABLED (0) - Open Drain Disabled
    //     ODE_ENABLED (1) - Open Drain Enabled
    //   SPEED (7-6) - Speed Field Reset: SPD_100MHZ
    //                 Select one out of next values for pad: DISP0_DAT3.
    //     SPD_TBD (0) - TBD
    //     SPD_50MHZ (1) - Low(50 MHz)
    //     SPD_100MHZ (2) - Medium(100 MHz)
    //     SPD_200MHZ (3) - Maximum(200 MHz)
    //   DSE (5-3) - Drive Strength Field Reset: DSE_40OHM
    //               Select one out of next values for pad: DISP0_DAT3.
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    //   SRE (0) - Slew Rate Field Reset: SRE_SLOW
    //             Select one out of next values for pad: DISP0_DAT3.
    //     SRE_SLOW (0) - Slow Slew Rate
    //     SRE_FAST (1) - Fast Slew Rate
    HW_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT3_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT3_HYS(HYS_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT3_PUS(PUS_100KOHM_PU) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT3_PUE(PUE_PULL) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT3_PKE(PKE_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT3_ODE(ODE_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT3_SPEED(SPD_100MHZ) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT3_DSE(DSE_40OHM) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT3_SRE(SRE_SLOW));

    // Config ipu1.DISP0_DAT[4] to pad DISP0_DAT4(P20)
    // HW_IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT4_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT4_WR(0x0001B0B0);
    // Mux Register:
    // IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT4(0x020E0180)
    //   SION (4) - Software Input On Field Reset: SION_DISABLED
    //              Force the selected mux mode Input path no matter of MUX_MODE functionality.
    //     SION_DISABLED (0) - Input Path is determined by functionality of the selected mux mode (regular).
    //     SION_ENABLED (1) - Force input path of pad DISP0_DAT4.
    //   MUX_MODE (2-0) - MUX Mode Select Field Reset: ALT5
    //                    Select 1 of 8 iomux modes to be used for pad: DISP0_DAT4.
    //     ALT0 (0) - Select mux mode: ALT0 mux port: DISP0_DAT[4] of instance: ipu1.
    //     ALT1 (1) - Select mux mode: ALT1 mux port: DISP0_DAT[4] of instance: ipu2.
    //     ALT2 (2) - Select mux mode: ALT2 mux port: SS1 of instance: ecspi3.
    //     ALT3 (3) - Select mux mode: ALT3 mux port: USDHC_DEBUG[4] of instance: usdhc1.
    //     ALT4 (4) - Select mux mode: ALT4 mux port: DEBUG_BUS_RWB of instance: sdma.
    //     ALT5 (5) - Select mux mode: ALT5 mux port: GPIO[25] of instance: gpio4.
    //     ALT6 (6) - Select mux mode: ALT6 mux port: MMDC_DEBUG[9] of instance: mmdc.
    //     ALT7 (7) - Select mux mode: ALT7 mux port: HADDR[15] of instance: pl301_mx63per1.
    HW_IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT4_WR(
            BF_IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT4_SION(SION_DISABLED) | 
            BF_IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT4_MUX_MODE(ALT0));
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT4(0x020E0494)
    //   HYS (16) - Hysteresis Enable Field Reset: HYS_ENABLED
    //              Select one out of next values for pad: DISP0_DAT4.
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    //   PUS (15-14) - Pull Up / Down Config. Field Reset: PUS_100KOHM_PU
    //                 Select one out of next values for pad: DISP0_DAT4.
    //     PUS_100KOHM_PD (0) - 100K Ohm Pull Down
    //     PUS_47KOHM_PU (1) - 47K Ohm Pull Up
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //     PUS_22KOHM_PU (3) - 22K Ohm Pull Up
    //   PUE (13) - Pull / Keep Select Field Reset: PUE_PULL
    //              Select one out of next values for pad: DISP0_DAT4.
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    //   PKE (12) - Pull / Keep Enable Field Reset: PKE_ENABLED
    //              Select one out of next values for pad: DISP0_DAT4.
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    //   ODE (11) - Open Drain Enable Field Reset: ODE_DISABLED
    //              Select one out of next values for pad: DISP0_DAT4.
    //     ODE_DISABLED (0) - Open Drain Disabled
    //     ODE_ENABLED (1) - Open Drain Enabled
    //   SPEED (7-6) - Speed Field Reset: SPD_100MHZ
    //                 Select one out of next values for pad: DISP0_DAT4.
    //     SPD_TBD (0) - TBD
    //     SPD_50MHZ (1) - Low(50 MHz)
    //     SPD_100MHZ (2) - Medium(100 MHz)
    //     SPD_200MHZ (3) - Maximum(200 MHz)
    //   DSE (5-3) - Drive Strength Field Reset: DSE_40OHM
    //               Select one out of next values for pad: DISP0_DAT4.
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    //   SRE (0) - Slew Rate Field Reset: SRE_SLOW
    //             Select one out of next values for pad: DISP0_DAT4.
    //     SRE_SLOW (0) - Slow Slew Rate
    //     SRE_FAST (1) - Fast Slew Rate
    HW_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT4_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT4_HYS(HYS_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT4_PUS(PUS_100KOHM_PU) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT4_PUE(PUE_PULL) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT4_PKE(PKE_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT4_ODE(ODE_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT4_SPEED(SPD_100MHZ) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT4_DSE(DSE_40OHM) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT4_SRE(SRE_SLOW));

    // Config ipu1.DISP0_DAT[5] to pad DISP0_DAT5(R25)
    // HW_IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT5_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT5_WR(0x0001B0B0);
    // Mux Register:
    // IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT5(0x020E0184)
    //   SION (4) - Software Input On Field Reset: SION_DISABLED
    //              Force the selected mux mode Input path no matter of MUX_MODE functionality.
    //     SION_DISABLED (0) - Input Path is determined by functionality of the selected mux mode (regular).
    //     SION_ENABLED (1) - Force input path of pad DISP0_DAT5.
    //   MUX_MODE (2-0) - MUX Mode Select Field Reset: ALT5
    //                    Select 1 of 8 iomux modes to be used for pad: DISP0_DAT5.
    //     ALT0 (0) - Select mux mode: ALT0 mux port: DISP0_DAT[5] of instance: ipu1.
    //     ALT1 (1) - Select mux mode: ALT1 mux port: DISP0_DAT[5] of instance: ipu2.
    //     ALT2 (2) - Select mux mode: ALT2 mux port: SS2 of instance: ecspi3.
    //     ALT3 (3) - Select mux mode: ALT3 mux port: AUD6_RXFS of instance: audmux.
    //     ALT4 (4) - Select mux mode: ALT4 mux port: DEBUG_MATCHED_DMBUS of instance: sdma.
    //     ALT5 (5) - Select mux mode: ALT5 mux port: GPIO[26] of instance: gpio4.
    //     ALT6 (6) - Select mux mode: ALT6 mux port: MMDC_DEBUG[10] of instance: mmdc.
    //     ALT7 (7) - Select mux mode: ALT7 mux port: HADDR[16] of instance: pl301_mx63per1.
    HW_IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT5_WR(
            BF_IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT5_SION(SION_DISABLED) | 
            BF_IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT5_MUX_MODE(ALT0));
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT5(0x020E0498)
    //   HYS (16) - Hysteresis Enable Field Reset: HYS_ENABLED
    //              Select one out of next values for pad: DISP0_DAT5.
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    //   PUS (15-14) - Pull Up / Down Config. Field Reset: PUS_100KOHM_PU
    //                 Select one out of next values for pad: DISP0_DAT5.
    //     PUS_100KOHM_PD (0) - 100K Ohm Pull Down
    //     PUS_47KOHM_PU (1) - 47K Ohm Pull Up
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //     PUS_22KOHM_PU (3) - 22K Ohm Pull Up
    //   PUE (13) - Pull / Keep Select Field Reset: PUE_PULL
    //              Select one out of next values for pad: DISP0_DAT5.
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    //   PKE (12) - Pull / Keep Enable Field Reset: PKE_ENABLED
    //              Select one out of next values for pad: DISP0_DAT5.
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    //   ODE (11) - Open Drain Enable Field Reset: ODE_DISABLED
    //              Select one out of next values for pad: DISP0_DAT5.
    //     ODE_DISABLED (0) - Open Drain Disabled
    //     ODE_ENABLED (1) - Open Drain Enabled
    //   SPEED (7-6) - Speed Field Reset: SPD_100MHZ
    //                 Select one out of next values for pad: DISP0_DAT5.
    //     SPD_TBD (0) - TBD
    //     SPD_50MHZ (1) - Low(50 MHz)
    //     SPD_100MHZ (2) - Medium(100 MHz)
    //     SPD_200MHZ (3) - Maximum(200 MHz)
    //   DSE (5-3) - Drive Strength Field Reset: DSE_40OHM
    //               Select one out of next values for pad: DISP0_DAT5.
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    //   SRE (0) - Slew Rate Field Reset: SRE_SLOW
    //             Select one out of next values for pad: DISP0_DAT5.
    //     SRE_SLOW (0) - Slow Slew Rate
    //     SRE_FAST (1) - Fast Slew Rate
    HW_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT5_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT5_HYS(HYS_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT5_PUS(PUS_100KOHM_PU) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT5_PUE(PUE_PULL) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT5_PKE(PKE_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT5_ODE(ODE_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT5_SPEED(SPD_100MHZ) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT5_DSE(DSE_40OHM) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT5_SRE(SRE_SLOW));

    // Config ipu1.DISP0_DAT[6] to pad DISP0_DAT6(R23)
    // HW_IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT6_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT6_WR(0x0001B0B0);
    // Mux Register:
    // IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT6(0x020E0188)
    //   SION (4) - Software Input On Field Reset: SION_DISABLED
    //              Force the selected mux mode Input path no matter of MUX_MODE functionality.
    //     SION_DISABLED (0) - Input Path is determined by functionality of the selected mux mode (regular).
    //     SION_ENABLED (1) - Force input path of pad DISP0_DAT6.
    //   MUX_MODE (2-0) - MUX Mode Select Field Reset: ALT5
    //                    Select 1 of 8 iomux modes to be used for pad: DISP0_DAT6.
    //     ALT0 (0) - Select mux mode: ALT0 mux port: DISP0_DAT[6] of instance: ipu1.
    //     ALT1 (1) - Select mux mode: ALT1 mux port: DISP0_DAT[6] of instance: ipu2.
    //     ALT2 (2) - Select mux mode: ALT2 mux port: SS3 of instance: ecspi3.
    //     ALT3 (3) - Select mux mode: ALT3 mux port: AUD6_RXC of instance: audmux.
    //     ALT4 (4) - Select mux mode: ALT4 mux port: DEBUG_RTBUFFER_WRITE of instance: sdma.
    //     ALT5 (5) - Select mux mode: ALT5 mux port: GPIO[27] of instance: gpio4.
    //     ALT6 (6) - Select mux mode: ALT6 mux port: MMDC_DEBUG[11] of instance: mmdc.
    //     ALT7 (7) - Select mux mode: ALT7 mux port: HADDR[17] of instance: pl301_mx63per1.
    HW_IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT6_WR(
            BF_IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT6_SION(SION_DISABLED) | 
            BF_IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT6_MUX_MODE(ALT0));
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT6(0x020E049C)
    //   HYS (16) - Hysteresis Enable Field Reset: HYS_ENABLED
    //              Select one out of next values for pad: DISP0_DAT6.
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    //   PUS (15-14) - Pull Up / Down Config. Field Reset: PUS_100KOHM_PU
    //                 Select one out of next values for pad: DISP0_DAT6.
    //     PUS_100KOHM_PD (0) - 100K Ohm Pull Down
    //     PUS_47KOHM_PU (1) - 47K Ohm Pull Up
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //     PUS_22KOHM_PU (3) - 22K Ohm Pull Up
    //   PUE (13) - Pull / Keep Select Field Reset: PUE_PULL
    //              Select one out of next values for pad: DISP0_DAT6.
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    //   PKE (12) - Pull / Keep Enable Field Reset: PKE_ENABLED
    //              Select one out of next values for pad: DISP0_DAT6.
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    //   ODE (11) - Open Drain Enable Field Reset: ODE_DISABLED
    //              Select one out of next values for pad: DISP0_DAT6.
    //     ODE_DISABLED (0) - Open Drain Disabled
    //     ODE_ENABLED (1) - Open Drain Enabled
    //   SPEED (7-6) - Speed Field Reset: SPD_100MHZ
    //                 Select one out of next values for pad: DISP0_DAT6.
    //     SPD_TBD (0) - TBD
    //     SPD_50MHZ (1) - Low(50 MHz)
    //     SPD_100MHZ (2) - Medium(100 MHz)
    //     SPD_200MHZ (3) - Maximum(200 MHz)
    //   DSE (5-3) - Drive Strength Field Reset: DSE_40OHM
    //               Select one out of next values for pad: DISP0_DAT6.
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    //   SRE (0) - Slew Rate Field Reset: SRE_SLOW
    //             Select one out of next values for pad: DISP0_DAT6.
    //     SRE_SLOW (0) - Slow Slew Rate
    //     SRE_FAST (1) - Fast Slew Rate
    HW_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT6_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT6_HYS(HYS_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT6_PUS(PUS_100KOHM_PU) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT6_PUE(PUE_PULL) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT6_PKE(PKE_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT6_ODE(ODE_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT6_SPEED(SPD_100MHZ) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT6_DSE(DSE_40OHM) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT6_SRE(SRE_SLOW));

    // Config ipu1.DISP0_DAT[7] to pad DISP0_DAT7(R24)
    // HW_IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT7_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT7_WR(0x0001B0B0);
    // Mux Register:
    // IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT7(0x020E018C)
    //   SION (4) - Software Input On Field Reset: SION_DISABLED
    //              Force the selected mux mode Input path no matter of MUX_MODE functionality.
    //     SION_DISABLED (0) - Input Path is determined by functionality of the selected mux mode (regular).
    //     SION_ENABLED (1) - Force input path of pad DISP0_DAT7.
    //   MUX_MODE (2-0) - MUX Mode Select Field Reset: ALT5
    //                    Select 1 of 8 iomux modes to be used for pad: DISP0_DAT7.
    //     ALT0 (0) - Select mux mode: ALT0 mux port: DISP0_DAT[7] of instance: ipu1.
    //     ALT1 (1) - Select mux mode: ALT1 mux port: DISP0_DAT[7] of instance: ipu2.
    //     ALT2 (2) - Select mux mode: ALT2 mux port: RDY of instance: ecspi3.
    //     ALT3 (3) - Select mux mode: ALT3 mux port: USDHC_DEBUG[5] of instance: usdhc1.
    //     ALT4 (4) - Select mux mode: ALT4 mux port: DEBUG_EVENT_CHANNEL[0] of instance: sdma.
    //     ALT5 (5) - Select mux mode: ALT5 mux port: GPIO[28] of instance: gpio4.
    //     ALT6 (6) - Select mux mode: ALT6 mux port: MMDC_DEBUG[12] of instance: mmdc.
    //     ALT7 (7) - Select mux mode: ALT7 mux port: HADDR[18] of instance: pl301_mx63per1.
    HW_IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT7_WR(
            BF_IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT7_SION(SION_DISABLED) | 
            BF_IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT7_MUX_MODE(ALT0));
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT7(0x020E04A0)
    //   HYS (16) - Hysteresis Enable Field Reset: HYS_ENABLED
    //              Select one out of next values for pad: DISP0_DAT7.
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    //   PUS (15-14) - Pull Up / Down Config. Field Reset: PUS_100KOHM_PU
    //                 Select one out of next values for pad: DISP0_DAT7.
    //     PUS_100KOHM_PD (0) - 100K Ohm Pull Down
    //     PUS_47KOHM_PU (1) - 47K Ohm Pull Up
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //     PUS_22KOHM_PU (3) - 22K Ohm Pull Up
    //   PUE (13) - Pull / Keep Select Field Reset: PUE_PULL
    //              Select one out of next values for pad: DISP0_DAT7.
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    //   PKE (12) - Pull / Keep Enable Field Reset: PKE_ENABLED
    //              Select one out of next values for pad: DISP0_DAT7.
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    //   ODE (11) - Open Drain Enable Field Reset: ODE_DISABLED
    //              Select one out of next values for pad: DISP0_DAT7.
    //     ODE_DISABLED (0) - Open Drain Disabled
    //     ODE_ENABLED (1) - Open Drain Enabled
    //   SPEED (7-6) - Speed Field Reset: SPD_100MHZ
    //                 Select one out of next values for pad: DISP0_DAT7.
    //     SPD_TBD (0) - TBD
    //     SPD_50MHZ (1) - Low(50 MHz)
    //     SPD_100MHZ (2) - Medium(100 MHz)
    //     SPD_200MHZ (3) - Maximum(200 MHz)
    //   DSE (5-3) - Drive Strength Field Reset: DSE_40OHM
    //               Select one out of next values for pad: DISP0_DAT7.
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    //   SRE (0) - Slew Rate Field Reset: SRE_SLOW
    //             Select one out of next values for pad: DISP0_DAT7.
    //     SRE_SLOW (0) - Slow Slew Rate
    //     SRE_FAST (1) - Fast Slew Rate
    HW_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT7_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT7_HYS(HYS_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT7_PUS(PUS_100KOHM_PU) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT7_PUE(PUE_PULL) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT7_PKE(PKE_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT7_ODE(ODE_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT7_SPEED(SPD_100MHZ) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT7_DSE(DSE_40OHM) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT7_SRE(SRE_SLOW));

    // Config ipu1.DISP0_DAT[8] to pad DISP0_DAT8(R22)
    // HW_IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT8_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT8_WR(0x0001B0B0);
    // Mux Register:
    // IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT8(0x020E0190)
    //   SION (4) - Software Input On Field Reset: SION_DISABLED
    //              Force the selected mux mode Input path no matter of MUX_MODE functionality.
    //     SION_DISABLED (0) - Input Path is determined by functionality of the selected mux mode (regular).
    //     SION_ENABLED (1) - Force input path of pad DISP0_DAT8.
    //   MUX_MODE (2-0) - MUX Mode Select Field Reset: ALT5
    //                    Select 1 of 8 iomux modes to be used for pad: DISP0_DAT8.
    //     ALT0 (0) - Select mux mode: ALT0 mux port: DISP0_DAT[8] of instance: ipu1.
    //     ALT1 (1) - Select mux mode: ALT1 mux port: DISP0_DAT[8] of instance: ipu2.
    //     ALT2 (2) - Select mux mode: ALT2 mux port: PWMO of instance: pwm1.
    //     ALT3 (3) - Select mux mode: ALT3 mux port: WDOG_B of instance: wdog1.
    //     ALT4 (4) - Select mux mode: ALT4 mux port: DEBUG_EVENT_CHANNEL[1] of instance: sdma.
    //     ALT5 (5) - Select mux mode: ALT5 mux port: GPIO[29] of instance: gpio4.
    //     ALT6 (6) - Select mux mode: ALT6 mux port: MMDC_DEBUG[13] of instance: mmdc.
    //     ALT7 (7) - Select mux mode: ALT7 mux port: HADDR[19] of instance: pl301_mx63per1.
    HW_IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT8_WR(
            BF_IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT8_SION(SION_DISABLED) | 
            BF_IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT8_MUX_MODE(ALT0));
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT8(0x020E04A4)
    //   HYS (16) - Hysteresis Enable Field Reset: HYS_ENABLED
    //              Select one out of next values for pad: DISP0_DAT8.
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    //   PUS (15-14) - Pull Up / Down Config. Field Reset: PUS_100KOHM_PU
    //                 Select one out of next values for pad: DISP0_DAT8.
    //     PUS_100KOHM_PD (0) - 100K Ohm Pull Down
    //     PUS_47KOHM_PU (1) - 47K Ohm Pull Up
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //     PUS_22KOHM_PU (3) - 22K Ohm Pull Up
    //   PUE (13) - Pull / Keep Select Field Reset: PUE_PULL
    //              Select one out of next values for pad: DISP0_DAT8.
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    //   PKE (12) - Pull / Keep Enable Field Reset: PKE_ENABLED
    //              Select one out of next values for pad: DISP0_DAT8.
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    //   ODE (11) - Open Drain Enable Field Reset: ODE_DISABLED
    //              Select one out of next values for pad: DISP0_DAT8.
    //     ODE_DISABLED (0) - Open Drain Disabled
    //     ODE_ENABLED (1) - Open Drain Enabled
    //   SPEED (7-6) - Speed Field Reset: SPD_100MHZ
    //                 Select one out of next values for pad: DISP0_DAT8.
    //     SPD_TBD (0) - TBD
    //     SPD_50MHZ (1) - Low(50 MHz)
    //     SPD_100MHZ (2) - Medium(100 MHz)
    //     SPD_200MHZ (3) - Maximum(200 MHz)
    //   DSE (5-3) - Drive Strength Field Reset: DSE_40OHM
    //               Select one out of next values for pad: DISP0_DAT8.
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    //   SRE (0) - Slew Rate Field Reset: SRE_SLOW
    //             Select one out of next values for pad: DISP0_DAT8.
    //     SRE_SLOW (0) - Slow Slew Rate
    //     SRE_FAST (1) - Fast Slew Rate
    HW_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT8_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT8_HYS(HYS_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT8_PUS(PUS_100KOHM_PU) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT8_PUE(PUE_PULL) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT8_PKE(PKE_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT8_ODE(ODE_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT8_SPEED(SPD_100MHZ) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT8_DSE(DSE_40OHM) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT8_SRE(SRE_SLOW));

    // Config ipu1.DISP0_DAT[9] to pad DISP0_DAT9(T25)
    // HW_IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT9_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT9_WR(0x0001B0B0);
    // Mux Register:
    // IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT9(0x020E0194)
    //   SION (4) - Software Input On Field Reset: SION_DISABLED
    //              Force the selected mux mode Input path no matter of MUX_MODE functionality.
    //     SION_DISABLED (0) - Input Path is determined by functionality of the selected mux mode (regular).
    //     SION_ENABLED (1) - Force input path of pad DISP0_DAT9.
    //   MUX_MODE (2-0) - MUX Mode Select Field Reset: ALT5
    //                    Select 1 of 8 iomux modes to be used for pad: DISP0_DAT9.
    //     ALT0 (0) - Select mux mode: ALT0 mux port: DISP0_DAT[9] of instance: ipu1.
    //     ALT1 (1) - Select mux mode: ALT1 mux port: DISP0_DAT[9] of instance: ipu2.
    //     ALT2 (2) - Select mux mode: ALT2 mux port: PWMO of instance: pwm2.
    //     ALT3 (3) - Select mux mode: ALT3 mux port: WDOG_B of instance: wdog2.
    //     ALT4 (4) - Select mux mode: ALT4 mux port: DEBUG_EVENT_CHANNEL[2] of instance: sdma.
    //     ALT5 (5) - Select mux mode: ALT5 mux port: GPIO[30] of instance: gpio4.
    //     ALT6 (6) - Select mux mode: ALT6 mux port: MMDC_DEBUG[14] of instance: mmdc.
    //     ALT7 (7) - Select mux mode: ALT7 mux port: HADDR[20] of instance: pl301_mx63per1.
    HW_IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT9_WR(
            BF_IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT9_SION(SION_DISABLED) | 
            BF_IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT9_MUX_MODE(ALT0));
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT9(0x020E04A8)
    //   HYS (16) - Hysteresis Enable Field Reset: HYS_ENABLED
    //              Select one out of next values for pad: DISP0_DAT9.
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    //   PUS (15-14) - Pull Up / Down Config. Field Reset: PUS_100KOHM_PU
    //                 Select one out of next values for pad: DISP0_DAT9.
    //     PUS_100KOHM_PD (0) - 100K Ohm Pull Down
    //     PUS_47KOHM_PU (1) - 47K Ohm Pull Up
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //     PUS_22KOHM_PU (3) - 22K Ohm Pull Up
    //   PUE (13) - Pull / Keep Select Field Reset: PUE_PULL
    //              Select one out of next values for pad: DISP0_DAT9.
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    //   PKE (12) - Pull / Keep Enable Field Reset: PKE_ENABLED
    //              Select one out of next values for pad: DISP0_DAT9.
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    //   ODE (11) - Open Drain Enable Field Reset: ODE_DISABLED
    //              Select one out of next values for pad: DISP0_DAT9.
    //     ODE_DISABLED (0) - Open Drain Disabled
    //     ODE_ENABLED (1) - Open Drain Enabled
    //   SPEED (7-6) - Speed Field Reset: SPD_100MHZ
    //                 Select one out of next values for pad: DISP0_DAT9.
    //     SPD_TBD (0) - TBD
    //     SPD_50MHZ (1) - Low(50 MHz)
    //     SPD_100MHZ (2) - Medium(100 MHz)
    //     SPD_200MHZ (3) - Maximum(200 MHz)
    //   DSE (5-3) - Drive Strength Field Reset: DSE_40OHM
    //               Select one out of next values for pad: DISP0_DAT9.
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    //   SRE (0) - Slew Rate Field Reset: SRE_SLOW
    //             Select one out of next values for pad: DISP0_DAT9.
    //     SRE_SLOW (0) - Slow Slew Rate
    //     SRE_FAST (1) - Fast Slew Rate
    HW_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT9_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT9_HYS(HYS_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT9_PUS(PUS_100KOHM_PU) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT9_PUE(PUE_PULL) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT9_PKE(PKE_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT9_ODE(ODE_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT9_SPEED(SPD_100MHZ) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT9_DSE(DSE_40OHM) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT9_SRE(SRE_SLOW));
}
