{"vcs1":{"timestamp_begin":1750906423.462689216, "rt":0.32, "ut":0.21, "st":0.05}}
{"vcselab":{"timestamp_begin":1750906423.856040315, "rt":0.21, "ut":0.12, "st":0.05}}
{"link":{"timestamp_begin":1750906424.118247660, "rt":0.09, "ut":0.05, "st":0.04}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1750906423.137628262}
{"VCS_COMP_START_TIME": 1750906423.137628262}
{"VCS_COMP_END_TIME": 1750906424.453546508}
{"VCS_USER_OPTIONS": "-full64 -sverilog -debug_all -f filelist.f -l compile.log -timescale=1ns/100ps"}
{"vcs1": {"peak_mem": 2519149}}
{"stitch_vcselab": {"peak_mem": 2519189}}
