Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Jun  4 16:20:29 2025
| Host         : YOGA7 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
TIMING-18  Warning   Missing input or output delay               16          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.769        0.000                      0                  560        0.125        0.000                      0                  560        4.020        0.000                       0                   221  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.769        0.000                      0                  560        0.125        0.000                      0                  560        4.020        0.000                       0                   221  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.769ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.125ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.769ns  (required time - arrival time)
  Source:                 gameTop/graphicEngineVGA/CounterYReg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/RAM_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.432ns  (logic 2.724ns (50.152%)  route 2.708ns (49.848%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.818ns = ( 14.818 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.551     5.072    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X52Y83         FDRE                                         r  gameTop/graphicEngineVGA/CounterYReg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y83         FDRE (Prop_fdre_C_Q)         0.478     5.550 r  gameTop/graphicEngineVGA/CounterYReg_reg[7]/Q
                         net (fo=13, routed)          0.682     6.232    gameTop/graphicEngineVGA/pixelYBack[7]
    SLICE_X50Y86         LUT2 (Prop_lut2_I0_O)        0.301     6.533 r  gameTop/graphicEngineVGA/RAM_reg_i_20__0/O
                         net (fo=1, routed)           0.000     6.533    gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/S[0]
    SLICE_X50Y86         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.111 r  gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/RAM_reg_i_15/O[2]
                         net (fo=1, routed)           0.309     7.420    gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/_backBufferMemory_io_address_T_3[6]
    SLICE_X49Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.702     8.122 r  gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/RAM_reg_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.122    gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/RAM_reg_i_13_n_0
    SLICE_X49Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.456 r  gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/RAM_reg_i_12/O[1]
                         net (fo=1, routed)           1.118     9.574    gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/_backBufferMemory_io_address_T_4[8]
    SLICE_X48Y90         LUT3 (Prop_lut3_I2_O)        0.331     9.905 r  gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/RAM_reg_i_3__0/O
                         net (fo=1, routed)           0.598    10.503    gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/backBufferMemory_io_address[8]
    RAMB18_X1Y36         RAMB18E1                                     r  gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/RAM_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.477    14.818    gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/clock_IBUF_BUFG
    RAMB18_X1Y36         RAMB18E1                                     r  gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/RAM_reg/CLKARDCLK
                         clock pessimism              0.258    15.076    
                         clock uncertainty           -0.035    15.041    
    RAMB18_X1Y36         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.768    14.273    gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/RAM_reg
  -------------------------------------------------------------------
                         required time                         14.273    
                         arrival time                         -10.503    
  -------------------------------------------------------------------
                         slack                                  3.769    

Slack (MET) :             3.933ns  (required time - arrival time)
  Source:                 gameTop/graphicEngineVGA/CounterXReg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_1_pipeReg_1_1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.136ns  (logic 2.609ns (42.517%)  route 3.527ns (57.483%))
  Logic Levels:           7  (CARRY4=3 LUT2=2 LUT4=1 LUT5=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.550     5.071    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X50Y82         FDRE                                         r  gameTop/graphicEngineVGA/CounterXReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y82         FDRE (Prop_fdre_C_Q)         0.518     5.589 r  gameTop/graphicEngineVGA/CounterXReg_reg[1]/Q
                         net (fo=18, routed)          1.588     7.177    gameTop/graphicEngineVGA/inSpriteXValue_2[1]
    SLICE_X59Y80         LUT2 (Prop_lut2_I0_O)        0.124     7.301 r  gameTop/graphicEngineVGA/inSpriteXValue_1_carry_i_3/O
                         net (fo=1, routed)           0.000     7.301    gameTop/graphicEngineVGA/inSpriteXValue_1_carry_i_3_n_0
    SLICE_X59Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.851 r  gameTop/graphicEngineVGA/inSpriteXValue_1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.851    gameTop/graphicEngineVGA/inSpriteXValue_1_carry_n_0
    SLICE_X59Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.185 r  gameTop/graphicEngineVGA/inSpriteXValue_1_carry__0/O[1]
                         net (fo=2, routed)           0.802     8.987    gameTop/graphicEngineVGA/inSpriteXValue_1_carry__0_n_6
    SLICE_X58Y81         LUT2 (Prop_lut2_I0_O)        0.303     9.290 r  gameTop/graphicEngineVGA/inSpriteHorizontal_10_carry_i_5/O
                         net (fo=1, routed)           0.000     9.290    gameTop/graphicEngineVGA/inSpriteHorizontal_10_carry_i_5_n_0
    SLICE_X58Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.822 r  gameTop/graphicEngineVGA/inSpriteHorizontal_10_carry/CO[3]
                         net (fo=1, routed)           0.720    10.542    gameTop/graphicEngineVGA/inSpriteHorizontal_10
    SLICE_X60Y81         LUT4 (Prop_lut4_I1_O)        0.124    10.666 r  gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_1_pipeReg_1_1_i_2/O
                         net (fo=1, routed)           0.417    11.083    gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_1_pipeReg_1_1_i_2_n_0
    SLICE_X60Y82         LUT5 (Prop_lut5_I4_O)        0.124    11.207 r  gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_1_pipeReg_1_1_i_1/O
                         net (fo=1, routed)           0.000    11.207    gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_1_pipeReg_1_10
    SLICE_X60Y82         FDRE                                         r  gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_1_pipeReg_1_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.500    14.841    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X60Y82         FDRE                                         r  gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_1_pipeReg_1_1_reg/C
                         clock pessimism              0.258    15.099    
                         clock uncertainty           -0.035    15.064    
    SLICE_X60Y82         FDRE (Setup_fdre_C_D)        0.077    15.141    gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_1_pipeReg_1_1_reg
  -------------------------------------------------------------------
                         required time                         15.141    
                         arrival time                         -11.207    
  -------------------------------------------------------------------
                         slack                                  3.933    

Slack (MET) :             4.103ns  (required time - arrival time)
  Source:                 gameTop/graphicEngineVGA/CounterYReg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/RAM_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.300ns  (logic 2.772ns (52.306%)  route 2.528ns (47.694%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.818ns = ( 14.818 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.551     5.072    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X52Y83         FDRE                                         r  gameTop/graphicEngineVGA/CounterYReg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y83         FDRE (Prop_fdre_C_Q)         0.478     5.550 r  gameTop/graphicEngineVGA/CounterYReg_reg[7]/Q
                         net (fo=13, routed)          0.682     6.232    gameTop/graphicEngineVGA/pixelYBack[7]
    SLICE_X50Y86         LUT2 (Prop_lut2_I0_O)        0.301     6.533 r  gameTop/graphicEngineVGA/RAM_reg_i_20__0/O
                         net (fo=1, routed)           0.000     6.533    gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/S[0]
    SLICE_X50Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.066 r  gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/RAM_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.066    gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/RAM_reg_i_15_n_0
    SLICE_X50Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.285 r  gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/RAM_reg_i_14/O[0]
                         net (fo=1, routed)           0.473     7.757    gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/_backBufferMemory_io_address_T_3[8]
    SLICE_X49Y87         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.935     8.692 r  gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/RAM_reg_i_12/O[3]
                         net (fo=1, routed)           0.561     9.254    gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/_backBufferMemory_io_address_T_4[10]
    SLICE_X48Y90         LUT3 (Prop_lut3_I2_O)        0.306     9.560 r  gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/RAM_reg_i_1__0/O
                         net (fo=1, routed)           0.811    10.371    gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/backBufferMemory_io_address[10]
    RAMB18_X1Y36         RAMB18E1                                     r  gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/RAM_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.477    14.818    gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/clock_IBUF_BUFG
    RAMB18_X1Y36         RAMB18E1                                     r  gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/RAM_reg/CLKARDCLK
                         clock pessimism              0.258    15.076    
                         clock uncertainty           -0.035    15.041    
    RAMB18_X1Y36         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    14.475    gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/RAM_reg
  -------------------------------------------------------------------
                         required time                         14.475    
                         arrival time                         -10.371    
  -------------------------------------------------------------------
                         slack                                  4.103    

Slack (MET) :             4.238ns  (required time - arrival time)
  Source:                 gameTop/graphicEngineVGA/CounterYReg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/RAM_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.963ns  (logic 2.163ns (43.582%)  route 2.800ns (56.418%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.818ns = ( 14.818 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.551     5.072    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X52Y83         FDRE                                         r  gameTop/graphicEngineVGA/CounterYReg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y83         FDRE (Prop_fdre_C_Q)         0.518     5.590 r  gameTop/graphicEngineVGA/CounterYReg_reg[6]/Q
                         net (fo=12, routed)          0.637     6.227    gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/pixelYBack[0]
    SLICE_X50Y86         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.376     6.603 r  gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/RAM_reg_i_15/O[0]
                         net (fo=1, routed)           0.473     7.076    gameTop/graphicEngineVGA/_backBufferMemory_io_address_T_3[4]
    SLICE_X49Y86         LUT2 (Prop_lut2_I1_O)        0.295     7.371 r  gameTop/graphicEngineVGA/RAM_reg_i_16__0/O
                         net (fo=1, routed)           0.000     7.371    gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/RAM_reg_0[1]
    SLICE_X49Y86         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.011 r  gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/RAM_reg_i_13/O[3]
                         net (fo=1, routed)           1.092     9.103    gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/_backBufferMemory_io_address_T_4[6]
    SLICE_X49Y89         LUT3 (Prop_lut3_I2_O)        0.334     9.437 r  gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/RAM_reg_i_5__0/O
                         net (fo=1, routed)           0.598    10.035    gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/backBufferMemory_io_address[6]
    RAMB18_X1Y36         RAMB18E1                                     r  gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/RAM_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.477    14.818    gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/clock_IBUF_BUFG
    RAMB18_X1Y36         RAMB18E1                                     r  gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/RAM_reg/CLKARDCLK
                         clock pessimism              0.258    15.076    
                         clock uncertainty           -0.035    15.041    
    RAMB18_X1Y36         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.768    14.273    gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/RAM_reg
  -------------------------------------------------------------------
                         required time                         14.273    
                         arrival time                         -10.035    
  -------------------------------------------------------------------
                         slack                                  4.238    

Slack (MET) :             4.295ns  (required time - arrival time)
  Source:                 gameTop/graphicEngineVGA/CounterYReg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/RAM_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.906ns  (logic 2.606ns (53.118%)  route 2.300ns (46.882%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.818ns = ( 14.818 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.551     5.072    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X52Y83         FDRE                                         r  gameTop/graphicEngineVGA/CounterYReg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y83         FDRE (Prop_fdre_C_Q)         0.478     5.550 r  gameTop/graphicEngineVGA/CounterYReg_reg[7]/Q
                         net (fo=13, routed)          0.682     6.232    gameTop/graphicEngineVGA/pixelYBack[7]
    SLICE_X50Y86         LUT2 (Prop_lut2_I0_O)        0.301     6.533 r  gameTop/graphicEngineVGA/RAM_reg_i_20__0/O
                         net (fo=1, routed)           0.000     6.533    gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/S[0]
    SLICE_X50Y86         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.111 r  gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/RAM_reg_i_15/O[2]
                         net (fo=1, routed)           0.309     7.420    gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/_backBufferMemory_io_address_T_3[6]
    SLICE_X49Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.702     8.122 r  gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/RAM_reg_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.122    gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/RAM_reg_i_13_n_0
    SLICE_X49Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.344 r  gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/RAM_reg_i_12/O[0]
                         net (fo=1, routed)           0.730     9.073    gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/_backBufferMemory_io_address_T_4[7]
    SLICE_X48Y89         LUT3 (Prop_lut3_I2_O)        0.325     9.398 r  gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/RAM_reg_i_4__0/O
                         net (fo=1, routed)           0.579     9.978    gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/backBufferMemory_io_address[7]
    RAMB18_X1Y36         RAMB18E1                                     r  gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/RAM_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.477    14.818    gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/clock_IBUF_BUFG
    RAMB18_X1Y36         RAMB18E1                                     r  gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/RAM_reg/CLKARDCLK
                         clock pessimism              0.258    15.076    
                         clock uncertainty           -0.035    15.041    
    RAMB18_X1Y36         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.768    14.273    gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/RAM_reg
  -------------------------------------------------------------------
                         required time                         14.273    
                         arrival time                          -9.978    
  -------------------------------------------------------------------
                         slack                                  4.295    

Slack (MET) :             4.412ns  (required time - arrival time)
  Source:                 gameTop/graphicEngineVGA/CounterYReg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/RAM_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.991ns  (logic 2.708ns (54.260%)  route 2.283ns (45.740%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.818ns = ( 14.818 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.551     5.072    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X52Y83         FDRE                                         r  gameTop/graphicEngineVGA/CounterYReg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y83         FDRE (Prop_fdre_C_Q)         0.478     5.550 r  gameTop/graphicEngineVGA/CounterYReg_reg[7]/Q
                         net (fo=13, routed)          0.682     6.232    gameTop/graphicEngineVGA/pixelYBack[7]
    SLICE_X50Y86         LUT2 (Prop_lut2_I0_O)        0.301     6.533 r  gameTop/graphicEngineVGA/RAM_reg_i_20__0/O
                         net (fo=1, routed)           0.000     6.533    gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/S[0]
    SLICE_X50Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.066 r  gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/RAM_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.066    gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/RAM_reg_i_15_n_0
    SLICE_X50Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.285 r  gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/RAM_reg_i_14/O[0]
                         net (fo=1, routed)           0.473     7.757    gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/_backBufferMemory_io_address_T_3[8]
    SLICE_X49Y87         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.875     8.632 r  gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/RAM_reg_i_12/O[2]
                         net (fo=1, routed)           0.551     9.183    gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/_backBufferMemory_io_address_T_4[9]
    SLICE_X49Y89         LUT3 (Prop_lut3_I2_O)        0.302     9.485 r  gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/RAM_reg_i_2__0/O
                         net (fo=1, routed)           0.578    10.063    gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/backBufferMemory_io_address[9]
    RAMB18_X1Y36         RAMB18E1                                     r  gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/RAM_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.477    14.818    gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/clock_IBUF_BUFG
    RAMB18_X1Y36         RAMB18E1                                     r  gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/RAM_reg/CLKARDCLK
                         clock pessimism              0.258    15.076    
                         clock uncertainty           -0.035    15.041    
    RAMB18_X1Y36         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    14.475    gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/RAM_reg
  -------------------------------------------------------------------
                         required time                         14.475    
                         arrival time                         -10.063    
  -------------------------------------------------------------------
                         slack                                  4.412    

Slack (MET) :             4.435ns  (required time - arrival time)
  Source:                 gameTop/graphicEngineVGA/backBufferRestoreMemory/ramsSpWf/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/backBufferShadowMemory/ramsSpWf/RAM_reg/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.545ns  (logic 2.606ns (57.337%)  route 1.939ns (42.663%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 14.824 - 10.000 ) 
    Source Clock Delay      (SCD):    5.122ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.601     5.122    gameTop/graphicEngineVGA/backBufferRestoreMemory/ramsSpWf/clock_IBUF_BUFG
    RAMB18_X2Y36         RAMB18E1                                     r  gameTop/graphicEngineVGA/backBufferRestoreMemory/ramsSpWf/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     7.576 r  gameTop/graphicEngineVGA/backBufferRestoreMemory/ramsSpWf/RAM_reg/DOADO[1]
                         net (fo=1, routed)           1.340     8.916    gameTop/graphicEngineVGA/backBufferRestoreMemory/ramsSpWf/RAM_reg_n_14
    SLICE_X53Y91         LUT2 (Prop_lut2_I0_O)        0.152     9.068 r  gameTop/graphicEngineVGA/backBufferRestoreMemory/ramsSpWf/RAM_reg_i_15__0/O
                         net (fo=1, routed)           0.599     9.667    gameTop/graphicEngineVGA/backBufferShadowMemory/ramsSpWf/DIADI[1]
    RAMB18_X1Y37         RAMB18E1                                     r  gameTop/graphicEngineVGA/backBufferShadowMemory/ramsSpWf/RAM_reg/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.483    14.824    gameTop/graphicEngineVGA/backBufferShadowMemory/ramsSpWf/clock_IBUF_BUFG
    RAMB18_X1Y37         RAMB18E1                                     r  gameTop/graphicEngineVGA/backBufferShadowMemory/ramsSpWf/RAM_reg/CLKARDCLK
                         clock pessimism              0.258    15.082    
                         clock uncertainty           -0.035    15.047    
    RAMB18_X1Y37         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[1])
                                                     -0.945    14.102    gameTop/graphicEngineVGA/backBufferShadowMemory/ramsSpWf/RAM_reg
  -------------------------------------------------------------------
                         required time                         14.102    
                         arrival time                          -9.667    
  -------------------------------------------------------------------
                         slack                                  4.435    

Slack (MET) :             4.589ns  (required time - arrival time)
  Source:                 gameTop/graphicEngineVGA/backBufferRestoreMemory/ramsSpWf/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/backBufferShadowMemory/ramsSpWf/RAM_reg/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.396ns  (logic 2.604ns (59.231%)  route 1.792ns (40.769%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 14.824 - 10.000 ) 
    Source Clock Delay      (SCD):    5.122ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.601     5.122    gameTop/graphicEngineVGA/backBufferRestoreMemory/ramsSpWf/clock_IBUF_BUFG
    RAMB18_X2Y36         RAMB18E1                                     r  gameTop/graphicEngineVGA/backBufferRestoreMemory/ramsSpWf/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     7.576 r  gameTop/graphicEngineVGA/backBufferRestoreMemory/ramsSpWf/RAM_reg/DOADO[0]
                         net (fo=1, routed)           1.111     8.687    gameTop/graphicEngineVGA/backBufferRestoreMemory/ramsSpWf/RAM_reg_n_15
    SLICE_X53Y91         LUT2 (Prop_lut2_I0_O)        0.150     8.837 r  gameTop/graphicEngineVGA/backBufferRestoreMemory/ramsSpWf/RAM_reg_i_16/O
                         net (fo=1, routed)           0.682     9.519    gameTop/graphicEngineVGA/backBufferShadowMemory/ramsSpWf/DIADI[0]
    RAMB18_X1Y37         RAMB18E1                                     r  gameTop/graphicEngineVGA/backBufferShadowMemory/ramsSpWf/RAM_reg/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.483    14.824    gameTop/graphicEngineVGA/backBufferShadowMemory/ramsSpWf/clock_IBUF_BUFG
    RAMB18_X1Y37         RAMB18E1                                     r  gameTop/graphicEngineVGA/backBufferShadowMemory/ramsSpWf/RAM_reg/CLKARDCLK
                         clock pessimism              0.258    15.082    
                         clock uncertainty           -0.035    15.047    
    RAMB18_X1Y37         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[0])
                                                     -0.939    14.108    gameTop/graphicEngineVGA/backBufferShadowMemory/ramsSpWf/RAM_reg
  -------------------------------------------------------------------
                         required time                         14.108    
                         arrival time                          -9.519    
  -------------------------------------------------------------------
                         slack                                  4.589    

Slack (MET) :             4.612ns  (required time - arrival time)
  Source:                 gameTop/graphicEngineVGA/backBufferRestoreMemory/ramsSpWf/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/backBufferShadowMemory/ramsSpWf/RAM_reg/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.372ns  (logic 2.608ns (59.648%)  route 1.764ns (40.352%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 14.824 - 10.000 ) 
    Source Clock Delay      (SCD):    5.122ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.601     5.122    gameTop/graphicEngineVGA/backBufferRestoreMemory/ramsSpWf/clock_IBUF_BUFG
    RAMB18_X2Y36         RAMB18E1                                     r  gameTop/graphicEngineVGA/backBufferRestoreMemory/ramsSpWf/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     7.576 r  gameTop/graphicEngineVGA/backBufferRestoreMemory/ramsSpWf/RAM_reg/DOADO[4]
                         net (fo=1, routed)           1.257     8.833    gameTop/graphicEngineVGA/backBufferRestoreMemory/ramsSpWf/RAM_reg_n_11
    SLICE_X53Y91         LUT2 (Prop_lut2_I0_O)        0.154     8.987 r  gameTop/graphicEngineVGA/backBufferRestoreMemory/ramsSpWf/RAM_reg_i_12__0/O
                         net (fo=1, routed)           0.507     9.495    gameTop/graphicEngineVGA/backBufferShadowMemory/ramsSpWf/DIADI[4]
    RAMB18_X1Y37         RAMB18E1                                     r  gameTop/graphicEngineVGA/backBufferShadowMemory/ramsSpWf/RAM_reg/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.483    14.824    gameTop/graphicEngineVGA/backBufferShadowMemory/ramsSpWf/clock_IBUF_BUFG
    RAMB18_X1Y37         RAMB18E1                                     r  gameTop/graphicEngineVGA/backBufferShadowMemory/ramsSpWf/RAM_reg/CLKARDCLK
                         clock pessimism              0.258    15.082    
                         clock uncertainty           -0.035    15.047    
    RAMB18_X1Y37         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[4])
                                                     -0.940    14.107    gameTop/graphicEngineVGA/backBufferShadowMemory/ramsSpWf/RAM_reg
  -------------------------------------------------------------------
                         required time                         14.107    
                         arrival time                          -9.495    
  -------------------------------------------------------------------
                         slack                                  4.612    

Slack (MET) :             4.635ns  (required time - arrival time)
  Source:                 gameTop/resetReleaseCounter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/CounterXReg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.693ns  (logic 0.704ns (15.000%)  route 3.989ns (85.000%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.622     5.143    gameTop/clock_IBUF_BUFG
    SLICE_X58Y88         FDRE                                         r  gameTop/resetReleaseCounter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y88         FDRE (Prop_fdre_C_Q)         0.456     5.599 f  gameTop/resetReleaseCounter_reg[11]/Q
                         net (fo=2, routed)           1.273     6.872    gameTop/graphicEngineVGA/resetReleaseCounter_reg[11]
    SLICE_X59Y88         LUT6 (Prop_lut6_I1_O)        0.124     6.996 r  gameTop/graphicEngineVGA/ScaleCounterReg[1]_i_6/O
                         net (fo=1, routed)           0.633     7.629    gameTop/graphicEngineVGA/ScaleCounterReg[1]_i_6_n_0
    SLICE_X59Y87         LUT6 (Prop_lut6_I3_O)        0.124     7.753 r  gameTop/graphicEngineVGA/ScaleCounterReg[1]_i_1/O
                         net (fo=76, routed)          2.083     9.836    gameTop/graphicEngineVGA/graphicEngineVGA_reset
    SLICE_X50Y81         FDRE                                         r  gameTop/graphicEngineVGA/CounterXReg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.432    14.773    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X50Y81         FDRE                                         r  gameTop/graphicEngineVGA/CounterXReg_reg[0]/C
                         clock pessimism              0.258    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X50Y81         FDRE (Setup_fdre_C_R)       -0.524    14.472    gameTop/graphicEngineVGA/CounterXReg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.472    
                         arrival time                          -9.836    
  -------------------------------------------------------------------
                         slack                                  4.635    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 gameTop/graphicEngineVGA/backMemoryRestoreCounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/backBufferRestoreMemory/ramsSpWf/RAM_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.164ns (42.241%)  route 0.224ns (57.759%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.563     1.446    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X54Y91         FDRE                                         r  gameTop/graphicEngineVGA/backMemoryRestoreCounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y91         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  gameTop/graphicEngineVGA/backMemoryRestoreCounter_reg[9]/Q
                         net (fo=3, routed)           0.224     1.834    gameTop/graphicEngineVGA/backBufferRestoreMemory/ramsSpWf/D[9]
    RAMB18_X2Y36         RAMB18E1                                     r  gameTop/graphicEngineVGA/backBufferRestoreMemory/ramsSpWf/RAM_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.877     2.005    gameTop/graphicEngineVGA/backBufferRestoreMemory/ramsSpWf/clock_IBUF_BUFG
    RAMB18_X2Y36         RAMB18E1                                     r  gameTop/graphicEngineVGA/backBufferRestoreMemory/ramsSpWf/RAM_reg/CLKARDCLK
                         clock pessimism             -0.478     1.527    
    RAMB18_X2Y36         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     1.710    gameTop/graphicEngineVGA/backBufferRestoreMemory/ramsSpWf/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.710    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 gameTop/graphicEngineVGA/backMemoryRestoreCounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/backBufferRestoreMemory/ramsSpWf/RAM_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.164ns (41.429%)  route 0.232ns (58.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.563     1.446    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X54Y90         FDRE                                         r  gameTop/graphicEngineVGA/backMemoryRestoreCounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y90         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  gameTop/graphicEngineVGA/backMemoryRestoreCounter_reg[6]/Q
                         net (fo=3, routed)           0.232     1.842    gameTop/graphicEngineVGA/backBufferRestoreMemory/ramsSpWf/D[6]
    RAMB18_X2Y36         RAMB18E1                                     r  gameTop/graphicEngineVGA/backBufferRestoreMemory/ramsSpWf/RAM_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.877     2.005    gameTop/graphicEngineVGA/backBufferRestoreMemory/ramsSpWf/clock_IBUF_BUFG
    RAMB18_X2Y36         RAMB18E1                                     r  gameTop/graphicEngineVGA/backBufferRestoreMemory/ramsSpWf/RAM_reg/CLKARDCLK
                         clock pessimism             -0.478     1.527    
    RAMB18_X2Y36         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     1.710    gameTop/graphicEngineVGA/backBufferRestoreMemory/ramsSpWf/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.710    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 gameTop/graphicEngineVGA/backMemoryRestoreCounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/backBufferRestoreMemory/ramsSpWf/RAM_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.164ns (41.413%)  route 0.232ns (58.587%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.563     1.446    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X54Y90         FDRE                                         r  gameTop/graphicEngineVGA/backMemoryRestoreCounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y90         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  gameTop/graphicEngineVGA/backMemoryRestoreCounter_reg[7]/Q
                         net (fo=3, routed)           0.232     1.842    gameTop/graphicEngineVGA/backBufferRestoreMemory/ramsSpWf/D[7]
    RAMB18_X2Y36         RAMB18E1                                     r  gameTop/graphicEngineVGA/backBufferRestoreMemory/ramsSpWf/RAM_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.877     2.005    gameTop/graphicEngineVGA/backBufferRestoreMemory/ramsSpWf/clock_IBUF_BUFG
    RAMB18_X2Y36         RAMB18E1                                     r  gameTop/graphicEngineVGA/backBufferRestoreMemory/ramsSpWf/RAM_reg/CLKARDCLK
                         clock pessimism             -0.478     1.527    
    RAMB18_X2Y36         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.710    gameTop/graphicEngineVGA/backBufferRestoreMemory/ramsSpWf/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.710    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 gameTop/graphicEngineVGA/CounterXReg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/backTileMemories_4/ramsSpWf/RAM_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.164ns (40.045%)  route 0.246ns (59.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.558     1.441    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X50Y82         FDRE                                         r  gameTop/graphicEngineVGA/CounterXReg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y82         FDRE (Prop_fdre_C_Q)         0.164     1.605 r  gameTop/graphicEngineVGA/CounterXReg_reg[4]/Q
                         net (fo=16, routed)          0.246     1.851    gameTop/graphicEngineVGA/backTileMemories_4/ramsSpWf/ADDRARDADDR[4]
    RAMB18_X1Y32         RAMB18E1                                     r  gameTop/graphicEngineVGA/backTileMemories_4/ramsSpWf/RAM_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.869     1.997    gameTop/graphicEngineVGA/backTileMemories_4/ramsSpWf/clock_IBUF_BUFG
    RAMB18_X1Y32         RAMB18E1                                     r  gameTop/graphicEngineVGA/backTileMemories_4/ramsSpWf/RAM_reg/CLKARDCLK
                         clock pessimism             -0.478     1.519    
    RAMB18_X1Y32         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.702    gameTop/graphicEngineVGA/backTileMemories_4/ramsSpWf/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.702    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 gameTop/graphicEngineVGA/CounterXReg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/backTileMemories_5/ramsSpWf/RAM_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.164ns (40.045%)  route 0.246ns (59.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.558     1.441    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X50Y82         FDRE                                         r  gameTop/graphicEngineVGA/CounterXReg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y82         FDRE (Prop_fdre_C_Q)         0.164     1.605 r  gameTop/graphicEngineVGA/CounterXReg_reg[4]/Q
                         net (fo=16, routed)          0.246     1.851    gameTop/graphicEngineVGA/backTileMemories_5/ramsSpWf/ADDRARDADDR[4]
    RAMB18_X1Y33         RAMB18E1                                     r  gameTop/graphicEngineVGA/backTileMemories_5/ramsSpWf/RAM_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.869     1.997    gameTop/graphicEngineVGA/backTileMemories_5/ramsSpWf/clock_IBUF_BUFG
    RAMB18_X1Y33         RAMB18E1                                     r  gameTop/graphicEngineVGA/backTileMemories_5/ramsSpWf/RAM_reg/CLKARDCLK
                         clock pessimism             -0.478     1.519    
    RAMB18_X1Y33         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.702    gameTop/graphicEngineVGA/backTileMemories_5/ramsSpWf/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.702    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_0_pipeReg_1_1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_0_pipeReg_1_0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.560     1.443    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X56Y82         FDRE                                         r  gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_0_pipeReg_1_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y82         FDRE (Prop_fdre_C_Q)         0.164     1.607 r  gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_0_pipeReg_1_1_reg/Q
                         net (fo=1, routed)           0.056     1.663    gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_0_pipeReg_1_1
    SLICE_X56Y82         FDRE                                         r  gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_0_pipeReg_1_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.826     1.954    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X56Y82         FDRE                                         r  gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_0_pipeReg_1_0_reg/C
                         clock pessimism             -0.511     1.443    
    SLICE_X56Y82         FDRE (Hold_fdre_C_D)         0.060     1.503    gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_0_pipeReg_1_0_reg
  -------------------------------------------------------------------
                         required time                         -1.503    
                         arrival time                           1.663    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 gameTop/graphicEngineVGA/backMemoryRestoreCounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/backBufferRestoreMemory/ramsSpWf/RAM_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.164ns (38.682%)  route 0.260ns (61.318%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.563     1.446    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X54Y90         FDRE                                         r  gameTop/graphicEngineVGA/backMemoryRestoreCounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y90         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  gameTop/graphicEngineVGA/backMemoryRestoreCounter_reg[5]/Q
                         net (fo=3, routed)           0.260     1.870    gameTop/graphicEngineVGA/backBufferRestoreMemory/ramsSpWf/D[5]
    RAMB18_X2Y36         RAMB18E1                                     r  gameTop/graphicEngineVGA/backBufferRestoreMemory/ramsSpWf/RAM_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.877     2.005    gameTop/graphicEngineVGA/backBufferRestoreMemory/ramsSpWf/clock_IBUF_BUFG
    RAMB18_X2Y36         RAMB18E1                                     r  gameTop/graphicEngineVGA/backBufferRestoreMemory/ramsSpWf/RAM_reg/CLKARDCLK
                         clock pessimism             -0.478     1.527    
    RAMB18_X2Y36         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.710    gameTop/graphicEngineVGA/backBufferRestoreMemory/ramsSpWf/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.710    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 gameTop/graphicEngineVGA/CounterXReg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/CounterXReg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.512%)  route 0.112ns (37.488%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.557     1.440    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X51Y81         FDRE                                         r  gameTop/graphicEngineVGA/CounterXReg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y81         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  gameTop/graphicEngineVGA/CounterXReg_reg[5]/Q
                         net (fo=13, routed)          0.112     1.693    gameTop/graphicEngineVGA/inSpriteXValue_2[5]
    SLICE_X50Y81         LUT6 (Prop_lut6_I2_O)        0.045     1.738 r  gameTop/graphicEngineVGA/CounterXReg[8]_i_1/O
                         net (fo=1, routed)           0.000     1.738    gameTop/graphicEngineVGA/C[3]
    SLICE_X50Y81         FDRE                                         r  gameTop/graphicEngineVGA/CounterXReg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.825     1.953    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X50Y81         FDRE                                         r  gameTop/graphicEngineVGA/CounterXReg_reg[8]/C
                         clock pessimism             -0.500     1.453    
    SLICE_X50Y81         FDRE (Hold_fdre_C_D)         0.121     1.574    gameTop/graphicEngineVGA/CounterXReg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_9_pipeReg__1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_9_pipeReg__0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.560     1.443    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X53Y85         FDRE                                         r  gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_9_pipeReg__1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y85         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_9_pipeReg__1_reg/Q
                         net (fo=1, routed)           0.116     1.700    gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_9_pipeReg__1
    SLICE_X53Y84         FDRE                                         r  gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_9_pipeReg__0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.828     1.956    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X53Y84         FDRE                                         r  gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_9_pipeReg__0_reg/C
                         clock pessimism             -0.499     1.457    
    SLICE_X53Y84         FDRE (Hold_fdre_C_D)         0.076     1.533    gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_9_pipeReg__0_reg
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.700    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 pipeResetReg_4_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pipeResetReg_3_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.164ns (70.995%)  route 0.067ns (29.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.590     1.473    clock_IBUF_BUFG
    SLICE_X60Y88         FDRE                                         r  pipeResetReg_4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y88         FDRE (Prop_fdre_C_Q)         0.164     1.637 r  pipeResetReg_4_reg/Q
                         net (fo=2, routed)           0.067     1.704    _gameTop_reset_T[4]
    SLICE_X60Y88         FDRE                                         r  pipeResetReg_3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.860     1.987    clock_IBUF_BUFG
    SLICE_X60Y88         FDRE                                         r  pipeResetReg_3_reg/C
                         clock pessimism             -0.514     1.473    
    SLICE_X60Y88         FDRE (Hold_fdre_C_D)         0.060     1.533    pipeResetReg_3_reg
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.704    
  -------------------------------------------------------------------
                         slack                                  0.171    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y36  gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y36  gameTop/graphicEngineVGA/backBufferRestoreMemory/ramsSpWf/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y37  gameTop/graphicEngineVGA/backBufferShadowMemory/ramsSpWf/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y30  gameTop/graphicEngineVGA/backTileMemories_0/ramsSpWf/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y34  gameTop/graphicEngineVGA/backTileMemories_1/ramsSpWf/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y35  gameTop/graphicEngineVGA/backTileMemories_2/ramsSpWf/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y34  gameTop/graphicEngineVGA/backTileMemories_3/ramsSpWf/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y31  gameTop/graphicEngineVGA/backTileMemories_31/ramsSpWf/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y32  gameTop/graphicEngineVGA/backTileMemories_4/ramsSpWf/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y33  gameTop/graphicEngineVGA/backTileMemories_5/ramsSpWf/RAM_reg/CLKARDCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X52Y76  gameTop/graphicEngineVGA/io_Hsync_pipeReg_1_reg_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X52Y76  gameTop/graphicEngineVGA/io_Hsync_pipeReg_1_reg_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X52Y76  gameTop/graphicEngineVGA/io_Vsync_pipeReg_1_reg_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X52Y76  gameTop/graphicEngineVGA/io_Vsync_pipeReg_1_reg_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X52Y76  gameTop/graphicEngineVGA/pixelColourVGA_pipeReg_1_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X52Y76  gameTop/graphicEngineVGA/pixelColourVGA_pipeReg_1_reg_srl2/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y88  pipeResetReg_0_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y88  pipeResetReg_0_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y88  pipeResetReg_1_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y88  pipeResetReg_1_reg/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X52Y76  gameTop/graphicEngineVGA/io_Hsync_pipeReg_1_reg_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X52Y76  gameTop/graphicEngineVGA/io_Hsync_pipeReg_1_reg_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X52Y76  gameTop/graphicEngineVGA/io_Vsync_pipeReg_1_reg_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X52Y76  gameTop/graphicEngineVGA/io_Vsync_pipeReg_1_reg_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X52Y76  gameTop/graphicEngineVGA/pixelColourVGA_pipeReg_1_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X52Y76  gameTop/graphicEngineVGA/pixelColourVGA_pipeReg_1_reg_srl2/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y88  pipeResetReg_0_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y88  pipeResetReg_0_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y88  pipeResetReg_1_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y88  pipeResetReg_1_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/io_Hsync_pipeReg_0_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_Hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.520ns  (logic 4.146ns (48.655%)  route 4.375ns (51.345%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.541     5.062    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X52Y76         FDRE                                         r  gameTop/graphicEngineVGA/io_Hsync_pipeReg_0_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y76         FDRE (Prop_fdre_C_Q)         0.478     5.540 r  gameTop/graphicEngineVGA/io_Hsync_pipeReg_0_reg__0/Q
                         net (fo=1, routed)           4.375     9.915    io_Hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         3.668    13.582 r  io_Hsync_OBUF_inst/O
                         net (fo=0)                   0.000    13.582    io_Hsync
    P19                                                               r  io_Hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/io_Vsync_pipeReg_0_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_Vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.271ns  (logic 4.158ns (50.273%)  route 4.113ns (49.727%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.541     5.062    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X52Y76         FDRE                                         r  gameTop/graphicEngineVGA/io_Vsync_pipeReg_0_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y76         FDRE (Prop_fdre_C_Q)         0.478     5.540 r  gameTop/graphicEngineVGA/io_Vsync_pipeReg_0_reg__0/Q
                         net (fo=1, routed)           4.113     9.653    io_Vsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         3.680    13.333 r  io_Vsync_OBUF_inst/O
                         net (fo=0)                   0.000    13.333    io_Vsync
    R19                                                               r  io_Vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/io_vgaRed_REG_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaRed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.829ns  (logic 4.020ns (51.351%)  route 3.809ns (48.649%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.532     5.053    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X34Y75         FDRE                                         r  gameTop/graphicEngineVGA/io_vgaRed_REG_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y75         FDRE (Prop_fdre_C_Q)         0.518     5.571 r  gameTop/graphicEngineVGA/io_vgaRed_REG_reg[3]/Q
                         net (fo=1, routed)           3.809     9.380    io_vgaRed_OBUF[1]
    N19                  OBUF (Prop_obuf_I_O)         3.502    12.882 r  io_vgaRed_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.882    io_vgaRed[3]
    N19                                                               r  io_vgaRed[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/io_vgaBlue_REG_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaBlue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.631ns  (logic 4.021ns (52.697%)  route 3.610ns (47.303%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.532     5.053    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X34Y75         FDRE                                         r  gameTop/graphicEngineVGA/io_vgaBlue_REG_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y75         FDRE (Prop_fdre_C_Q)         0.518     5.571 r  gameTop/graphicEngineVGA/io_vgaBlue_REG_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           3.610     9.181    lopt_2
    L18                  OBUF (Prop_obuf_I_O)         3.503    12.684 r  io_vgaBlue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.684    io_vgaBlue[1]
    L18                                                               r  io_vgaBlue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/io_vgaRed_REG_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaRed[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.608ns  (logic 4.037ns (53.068%)  route 3.571ns (46.932%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.532     5.053    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X34Y75         FDRE                                         r  gameTop/graphicEngineVGA/io_vgaRed_REG_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y75         FDRE (Prop_fdre_C_Q)         0.518     5.571 r  gameTop/graphicEngineVGA/io_vgaRed_REG_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           3.571     9.141    lopt_10
    H19                  OBUF (Prop_obuf_I_O)         3.519    12.661 r  io_vgaRed_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.661    io_vgaRed[1]
    H19                                                               r  io_vgaRed[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/io_vgaBlue_REG_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaBlue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.604ns  (logic 3.951ns (51.963%)  route 3.653ns (48.037%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.535     5.056    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X33Y76         FDRE                                         r  gameTop/graphicEngineVGA/io_vgaBlue_REG_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y76         FDRE (Prop_fdre_C_Q)         0.456     5.512 r  gameTop/graphicEngineVGA/io_vgaBlue_REG_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           3.653     9.165    lopt
    N18                  OBUF (Prop_obuf_I_O)         3.495    12.660 r  io_vgaBlue_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.660    io_vgaBlue[0]
    N18                                                               r  io_vgaBlue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/io_vgaRed_REG_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.583ns  (logic 3.980ns (52.487%)  route 3.603ns (47.513%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.535     5.056    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X32Y76         FDRE                                         r  gameTop/graphicEngineVGA/io_vgaRed_REG_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y76         FDRE (Prop_fdre_C_Q)         0.456     5.512 r  gameTop/graphicEngineVGA/io_vgaRed_REG_reg[2]/Q
                         net (fo=1, routed)           3.603     9.115    io_vgaRed_OBUF[0]
    J19                  OBUF (Prop_obuf_I_O)         3.524    12.639 r  io_vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.639    io_vgaRed[2]
    J19                                                               r  io_vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/io_vgaGreen_REG_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaGreen[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.574ns  (logic 3.977ns (52.504%)  route 3.597ns (47.496%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.535     5.056    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X33Y76         FDRE                                         r  gameTop/graphicEngineVGA/io_vgaGreen_REG_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y76         FDRE (Prop_fdre_C_Q)         0.456     5.512 r  gameTop/graphicEngineVGA/io_vgaGreen_REG_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           3.597     9.109    lopt_4
    J17                  OBUF (Prop_obuf_I_O)         3.521    12.630 r  io_vgaGreen_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.630    io_vgaGreen[0]
    J17                                                               r  io_vgaGreen[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/io_vgaGreen_REG_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.548ns  (logic 3.985ns (52.797%)  route 3.563ns (47.203%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.535     5.056    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X33Y76         FDRE                                         r  gameTop/graphicEngineVGA/io_vgaGreen_REG_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y76         FDRE (Prop_fdre_C_Q)         0.456     5.512 r  gameTop/graphicEngineVGA/io_vgaGreen_REG_reg[2]/Q
                         net (fo=1, routed)           3.563     9.075    io_vgaGreen_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         3.529    12.604 r  io_vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.604    io_vgaGreen[2]
    G17                                                               r  io_vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/io_vgaBlue_REG_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaBlue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.496ns  (logic 4.043ns (53.928%)  route 3.454ns (46.072%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.532     5.053    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X34Y75         FDRE                                         r  gameTop/graphicEngineVGA/io_vgaBlue_REG_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y75         FDRE (Prop_fdre_C_Q)         0.518     5.571 r  gameTop/graphicEngineVGA/io_vgaBlue_REG_reg[3]/Q
                         net (fo=1, routed)           3.454     9.025    io_vgaBlue_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         3.525    12.549 r  io_vgaBlue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.549    io_vgaBlue[3]
    J18                                                               r  io_vgaBlue[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/missingFrameErrorReg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_missingFrameError
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.946ns  (logic 1.386ns (71.236%)  route 0.560ns (28.764%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.562     1.445    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X56Y85         FDRE                                         r  gameTop/graphicEngineVGA/missingFrameErrorReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y85         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  gameTop/graphicEngineVGA/missingFrameErrorReg_reg/Q
                         net (fo=2, routed)           0.560     2.169    io_missingFrameError_OBUF
    L1                   OBUF (Prop_obuf_I_O)         1.222     3.391 r  io_missingFrameError_OBUF_inst/O
                         net (fo=0)                   0.000     3.391    io_missingFrameError
    L1                                                                r  io_missingFrameError (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/io_vgaRed_REG_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaRed[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.281ns  (logic 1.366ns (59.874%)  route 0.915ns (40.126%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.549     1.432    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X32Y76         FDRE                                         r  gameTop/graphicEngineVGA/io_vgaRed_REG_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y76         FDRE (Prop_fdre_C_Q)         0.141     1.573 r  gameTop/graphicEngineVGA/io_vgaRed_REG_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           0.915     2.488    lopt_8
    G19                  OBUF (Prop_obuf_I_O)         1.225     3.713 r  io_vgaRed_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.713    io_vgaRed[0]
    G19                                                               r  io_vgaRed[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/io_vgaGreen_REG_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaGreen[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.481ns  (logic 1.372ns (55.304%)  route 1.109ns (44.696%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.549     1.432    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X32Y76         FDRE                                         r  gameTop/graphicEngineVGA/io_vgaGreen_REG_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y76         FDRE (Prop_fdre_C_Q)         0.141     1.573 r  gameTop/graphicEngineVGA/io_vgaGreen_REG_reg[3]/Q
                         net (fo=1, routed)           1.109     2.682    io_vgaGreen_OBUF[1]
    D17                  OBUF (Prop_obuf_I_O)         1.231     3.914 r  io_vgaGreen_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.914    io_vgaGreen[3]
    D17                                                               r  io_vgaGreen[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/io_vgaGreen_REG_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaGreen[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.491ns  (logic 1.348ns (54.098%)  route 1.143ns (45.902%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.549     1.432    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X32Y76         FDRE                                         r  gameTop/graphicEngineVGA/io_vgaGreen_REG_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y76         FDRE (Prop_fdre_C_Q)         0.141     1.573 r  gameTop/graphicEngineVGA/io_vgaGreen_REG_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           1.143     2.717    lopt_6
    H17                  OBUF (Prop_obuf_I_O)         1.207     3.923 r  io_vgaGreen_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.923    io_vgaGreen[1]
    H17                                                               r  io_vgaGreen[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/io_vgaBlue_REG_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaBlue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.503ns  (logic 1.361ns (54.370%)  route 1.142ns (45.630%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.549     1.432    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X33Y76         FDRE                                         r  gameTop/graphicEngineVGA/io_vgaBlue_REG_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y76         FDRE (Prop_fdre_C_Q)         0.141     1.573 r  gameTop/graphicEngineVGA/io_vgaBlue_REG_reg[2]/Q
                         net (fo=1, routed)           1.142     2.715    io_vgaBlue_OBUF[0]
    K18                  OBUF (Prop_obuf_I_O)         1.220     3.935 r  io_vgaBlue_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.935    io_vgaBlue[2]
    K18                                                               r  io_vgaBlue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/io_vgaBlue_REG_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaBlue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.567ns  (logic 1.390ns (54.127%)  route 1.178ns (45.873%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.547     1.430    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X34Y75         FDRE                                         r  gameTop/graphicEngineVGA/io_vgaBlue_REG_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y75         FDRE (Prop_fdre_C_Q)         0.164     1.594 r  gameTop/graphicEngineVGA/io_vgaBlue_REG_reg[3]/Q
                         net (fo=1, routed)           1.178     2.772    io_vgaBlue_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.226     3.998 r  io_vgaBlue_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.998    io_vgaBlue[3]
    J18                                                               r  io_vgaBlue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/io_vgaGreen_REG_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.569ns  (logic 1.371ns (53.370%)  route 1.198ns (46.630%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.549     1.432    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X33Y76         FDRE                                         r  gameTop/graphicEngineVGA/io_vgaGreen_REG_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y76         FDRE (Prop_fdre_C_Q)         0.141     1.573 r  gameTop/graphicEngineVGA/io_vgaGreen_REG_reg[2]/Q
                         net (fo=1, routed)           1.198     2.771    io_vgaGreen_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         1.230     4.001 r  io_vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.001    io_vgaGreen[2]
    G17                                                               r  io_vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/io_vgaRed_REG_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.583ns  (logic 1.366ns (52.886%)  route 1.217ns (47.114%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.549     1.432    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X32Y76         FDRE                                         r  gameTop/graphicEngineVGA/io_vgaRed_REG_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y76         FDRE (Prop_fdre_C_Q)         0.141     1.573 r  gameTop/graphicEngineVGA/io_vgaRed_REG_reg[2]/Q
                         net (fo=1, routed)           1.217     2.790    io_vgaRed_OBUF[0]
    J19                  OBUF (Prop_obuf_I_O)         1.225     4.015 r  io_vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.015    io_vgaRed[2]
    J19                                                               r  io_vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/io_vgaGreen_REG_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaGreen[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.584ns  (logic 1.363ns (52.735%)  route 1.221ns (47.265%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.549     1.432    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X33Y76         FDRE                                         r  gameTop/graphicEngineVGA/io_vgaGreen_REG_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y76         FDRE (Prop_fdre_C_Q)         0.141     1.573 r  gameTop/graphicEngineVGA/io_vgaGreen_REG_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           1.221     2.795    lopt_4
    J17                  OBUF (Prop_obuf_I_O)         1.222     4.017 r  io_vgaGreen_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.017    io_vgaGreen[0]
    J17                                                               r  io_vgaGreen[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/io_vgaRed_REG_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaRed[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.596ns  (logic 1.384ns (53.328%)  route 1.212ns (46.672%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.547     1.430    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X34Y75         FDRE                                         r  gameTop/graphicEngineVGA/io_vgaRed_REG_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y75         FDRE (Prop_fdre_C_Q)         0.164     1.594 r  gameTop/graphicEngineVGA/io_vgaRed_REG_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           1.212     2.806    lopt_10
    H19                  OBUF (Prop_obuf_I_O)         1.220     4.026 r  io_vgaRed_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.026    io_vgaRed[1]
    H19                                                               r  io_vgaRed[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            syncResetInput_REG_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.524ns  (logic 1.456ns (41.326%)  route 2.067ns (58.674%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=1, routed)           2.067     3.524    reset_IBUF
    SLICE_X60Y87         FDRE                                         r  syncResetInput_REG_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.504     4.845    clock_IBUF_BUFG
    SLICE_X60Y87         FDRE                                         r  syncResetInput_REG_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            syncResetInput_REG_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.071ns  (logic 0.224ns (20.945%)  route 0.846ns (79.055%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  reset_IBUF_inst/O
                         net (fo=1, routed)           0.846     1.071    reset_IBUF
    SLICE_X60Y87         FDRE                                         r  syncResetInput_REG_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.858     1.985    clock_IBUF_BUFG
    SLICE_X60Y87         FDRE                                         r  syncResetInput_REG_reg/C





