<stg><name>accelerator<1437>_Pipeline_VITIS_LOOP_68_3</name>


<trans_list>

<trans id="88" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %phi_urem = alloca i32 1

]]></Node>
<StgValue><ssdm name="phi_urem"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="14" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %phi_mul = alloca i32 1

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
newFuncRoot:3 %mul_ln69_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %mul_ln69

]]></Node>
<StgValue><ssdm name="mul_ln69_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:4 %store_ln68 = store i7 0, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="14" op_1_bw="14">
<![CDATA[
newFuncRoot:5 %store_ln0 = store i14 0, i14 %phi_mul

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:6 %store_ln0 = store i7 0, i7 %phi_urem

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:7 %br_ln0 = br void %for.body10

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.body10:0 %i_38 = load i7 %i

]]></Node>
<StgValue><ssdm name="i_38"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.body10:1 %icmp_ln68 = icmp_eq  i7 %i_38, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln68"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.body10:2 %add_ln68 = add i7 %i_38, i7 1

]]></Node>
<StgValue><ssdm name="add_ln68"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body10:3 %br_ln68 = br i1 %icmp_ln68, void %for.body10.split, void %for.end.exitStub

]]></Node>
<StgValue><ssdm name="br_ln68"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="14" op_0_bw="14" op_1_bw="0">
<![CDATA[
for.body10.split:1 %phi_mul_load = load i14 %phi_mul

]]></Node>
<StgValue><ssdm name="phi_mul_load"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.body10.split:9 %add_ln68_2 = add i14 %phi_mul_load, i14 158

]]></Node>
<StgValue><ssdm name="add_ln68_2"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="3" op_0_bw="3" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body10.split:10 %tmp = partselect i3 @_ssdm_op_PartSelect.i3.i14.i32.i32, i14 %phi_mul_load, i32 11, i32 13

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="13" op_0_bw="3">
<![CDATA[
for.body10.split:11 %zext_ln69 = zext i3 %tmp

]]></Node>
<StgValue><ssdm name="zext_ln69"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.body10.split:12 %add_ln69 = add i13 %mul_ln69_read, i13 %zext_ln69

]]></Node>
<StgValue><ssdm name="add_ln69"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="13">
<![CDATA[
for.body10.split:13 %zext_ln69_1 = zext i13 %add_ln69

]]></Node>
<StgValue><ssdm name="zext_ln69_1"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="13" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body10.split:14 %input_0_0_addr = getelementptr i5 %input_0_0, i64 0, i64 %zext_ln69_1

]]></Node>
<StgValue><ssdm name="input_0_0_addr"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="13" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body10.split:15 %input_1_0_addr = getelementptr i5 %input_1_0, i64 0, i64 %zext_ln69_1

]]></Node>
<StgValue><ssdm name="input_1_0_addr"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="13" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body10.split:16 %input_2_0_addr = getelementptr i5 %input_2_0, i64 0, i64 %zext_ln69_1

]]></Node>
<StgValue><ssdm name="input_2_0_addr"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="13" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body10.split:17 %input_3_0_addr = getelementptr i5 %input_3_0, i64 0, i64 %zext_ln69_1

]]></Node>
<StgValue><ssdm name="input_3_0_addr"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="13" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body10.split:18 %input_4_0_addr = getelementptr i5 %input_4_0, i64 0, i64 %zext_ln69_1

]]></Node>
<StgValue><ssdm name="input_4_0_addr"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="13" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body10.split:19 %input_5_0_addr = getelementptr i5 %input_5_0, i64 0, i64 %zext_ln69_1

]]></Node>
<StgValue><ssdm name="input_5_0_addr"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="13" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body10.split:20 %input_6_0_addr = getelementptr i5 %input_6_0, i64 0, i64 %zext_ln69_1

]]></Node>
<StgValue><ssdm name="input_6_0_addr"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="13" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body10.split:21 %input_7_0_addr = getelementptr i5 %input_7_0, i64 0, i64 %zext_ln69_1

]]></Node>
<StgValue><ssdm name="input_7_0_addr"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="13" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body10.split:22 %input_8_0_addr = getelementptr i5 %input_8_0, i64 0, i64 %zext_ln69_1

]]></Node>
<StgValue><ssdm name="input_8_0_addr"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="13" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body10.split:23 %input_9_0_addr = getelementptr i5 %input_9_0, i64 0, i64 %zext_ln69_1

]]></Node>
<StgValue><ssdm name="input_9_0_addr"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="13" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body10.split:24 %input_10_0_addr = getelementptr i5 %input_10_0, i64 0, i64 %zext_ln69_1

]]></Node>
<StgValue><ssdm name="input_10_0_addr"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="13" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body10.split:25 %input_11_0_addr = getelementptr i5 %input_11_0, i64 0, i64 %zext_ln69_1

]]></Node>
<StgValue><ssdm name="input_11_0_addr"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="13" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body10.split:26 %input_12_0_addr = getelementptr i5 %input_12_0, i64 0, i64 %zext_ln69_1

]]></Node>
<StgValue><ssdm name="input_12_0_addr"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="5" op_0_bw="13">
<![CDATA[
for.body10.split:28 %input_0_0_load = load i13 %input_0_0_addr

]]></Node>
<StgValue><ssdm name="input_0_0_load"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="5" op_0_bw="13">
<![CDATA[
for.body10.split:29 %input_1_0_load = load i13 %input_1_0_addr

]]></Node>
<StgValue><ssdm name="input_1_0_load"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="5" op_0_bw="13">
<![CDATA[
for.body10.split:30 %input_2_0_load = load i13 %input_2_0_addr

]]></Node>
<StgValue><ssdm name="input_2_0_load"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="5" op_0_bw="13">
<![CDATA[
for.body10.split:31 %input_3_0_load = load i13 %input_3_0_addr

]]></Node>
<StgValue><ssdm name="input_3_0_load"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="5" op_0_bw="13">
<![CDATA[
for.body10.split:32 %input_4_0_load = load i13 %input_4_0_addr

]]></Node>
<StgValue><ssdm name="input_4_0_load"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="5" op_0_bw="13">
<![CDATA[
for.body10.split:33 %input_5_0_load = load i13 %input_5_0_addr

]]></Node>
<StgValue><ssdm name="input_5_0_load"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="5" op_0_bw="13">
<![CDATA[
for.body10.split:34 %input_6_0_load = load i13 %input_6_0_addr

]]></Node>
<StgValue><ssdm name="input_6_0_load"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="5" op_0_bw="13">
<![CDATA[
for.body10.split:35 %input_7_0_load = load i13 %input_7_0_addr

]]></Node>
<StgValue><ssdm name="input_7_0_load"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="5" op_0_bw="13">
<![CDATA[
for.body10.split:36 %input_8_0_load = load i13 %input_8_0_addr

]]></Node>
<StgValue><ssdm name="input_8_0_load"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="5" op_0_bw="13">
<![CDATA[
for.body10.split:37 %input_9_0_load = load i13 %input_9_0_addr

]]></Node>
<StgValue><ssdm name="input_9_0_load"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="5" op_0_bw="13">
<![CDATA[
for.body10.split:38 %input_10_0_load = load i13 %input_10_0_addr

]]></Node>
<StgValue><ssdm name="input_10_0_load"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="5" op_0_bw="13">
<![CDATA[
for.body10.split:39 %input_11_0_load = load i13 %input_11_0_addr

]]></Node>
<StgValue><ssdm name="input_11_0_load"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="5" op_0_bw="13">
<![CDATA[
for.body10.split:40 %input_12_0_load = load i13 %input_12_0_addr

]]></Node>
<StgValue><ssdm name="input_12_0_load"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body10.split:45 %store_ln68 = store i7 %add_ln68, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="14" op_1_bw="14" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body10.split:46 %store_ln68 = store i14 %add_ln68_2, i14 %phi_mul

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0">
<![CDATA[
for.end.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.body10.split:0 %phi_urem_load = load i7 %phi_urem

]]></Node>
<StgValue><ssdm name="phi_urem_load"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.body10.split:2 %add_ln68_1 = add i7 %phi_urem_load, i7 1

]]></Node>
<StgValue><ssdm name="add_ln68_1"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.body10.split:3 %icmp_ln68_1 = icmp_ult  i7 %add_ln68_1, i7 13

]]></Node>
<StgValue><ssdm name="icmp_ln68_1"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.body10.split:4 %select_ln68 = select i1 %icmp_ln68_1, i7 %add_ln68_1, i7 0

]]></Node>
<StgValue><ssdm name="select_ln68"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="7">
<![CDATA[
for.body10.split:5 %zext_ln68 = zext i7 %i_38

]]></Node>
<StgValue><ssdm name="zext_ln68"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body10.split:6 %specpipeline_ln68 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_75

]]></Node>
<StgValue><ssdm name="specpipeline_ln68"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body10.split:7 %speclooptripcount_ln68 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln68"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body10.split:8 %specloopname_ln68 = specloopname void @_ssdm_op_SpecLoopName, void @empty_95

]]></Node>
<StgValue><ssdm name="specloopname_ln68"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="4" op_0_bw="7">
<![CDATA[
for.body10.split:27 %trunc_ln68 = trunc i7 %phi_urem_load

]]></Node>
<StgValue><ssdm name="trunc_ln68"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="5" op_0_bw="13">
<![CDATA[
for.body10.split:28 %input_0_0_load = load i13 %input_0_0_addr

]]></Node>
<StgValue><ssdm name="input_0_0_load"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="5" op_0_bw="13">
<![CDATA[
for.body10.split:29 %input_1_0_load = load i13 %input_1_0_addr

]]></Node>
<StgValue><ssdm name="input_1_0_load"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="5" op_0_bw="13">
<![CDATA[
for.body10.split:30 %input_2_0_load = load i13 %input_2_0_addr

]]></Node>
<StgValue><ssdm name="input_2_0_load"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="5" op_0_bw="13">
<![CDATA[
for.body10.split:31 %input_3_0_load = load i13 %input_3_0_addr

]]></Node>
<StgValue><ssdm name="input_3_0_load"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="5" op_0_bw="13">
<![CDATA[
for.body10.split:32 %input_4_0_load = load i13 %input_4_0_addr

]]></Node>
<StgValue><ssdm name="input_4_0_load"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="5" op_0_bw="13">
<![CDATA[
for.body10.split:33 %input_5_0_load = load i13 %input_5_0_addr

]]></Node>
<StgValue><ssdm name="input_5_0_load"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="5" op_0_bw="13">
<![CDATA[
for.body10.split:34 %input_6_0_load = load i13 %input_6_0_addr

]]></Node>
<StgValue><ssdm name="input_6_0_load"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="5" op_0_bw="13">
<![CDATA[
for.body10.split:35 %input_7_0_load = load i13 %input_7_0_addr

]]></Node>
<StgValue><ssdm name="input_7_0_load"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="5" op_0_bw="13">
<![CDATA[
for.body10.split:36 %input_8_0_load = load i13 %input_8_0_addr

]]></Node>
<StgValue><ssdm name="input_8_0_load"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="5" op_0_bw="13">
<![CDATA[
for.body10.split:37 %input_9_0_load = load i13 %input_9_0_addr

]]></Node>
<StgValue><ssdm name="input_9_0_load"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="5" op_0_bw="13">
<![CDATA[
for.body10.split:38 %input_10_0_load = load i13 %input_10_0_addr

]]></Node>
<StgValue><ssdm name="input_10_0_load"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="5" op_0_bw="13">
<![CDATA[
for.body10.split:39 %input_11_0_load = load i13 %input_11_0_addr

]]></Node>
<StgValue><ssdm name="input_11_0_load"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="5" op_0_bw="13">
<![CDATA[
for.body10.split:40 %input_12_0_load = load i13 %input_12_0_addr

]]></Node>
<StgValue><ssdm name="input_12_0_load"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="5" op_3_bw="4" op_4_bw="5" op_5_bw="4" op_6_bw="5" op_7_bw="4" op_8_bw="5" op_9_bw="4" op_10_bw="5" op_11_bw="4" op_12_bw="5" op_13_bw="4" op_14_bw="5" op_15_bw="4" op_16_bw="5" op_17_bw="4" op_18_bw="5" op_19_bw="4" op_20_bw="5" op_21_bw="4" op_22_bw="5" op_23_bw="4" op_24_bw="5" op_25_bw="4" op_26_bw="5" op_27_bw="5" op_28_bw="4">
<![CDATA[
for.body10.split:41 %sext_ln = sparsemux i5 @_ssdm_op_SparseMux.ap_auto.13i5.i5.i4, i4 0, i5 %input_0_0_load, i4 1, i5 %input_1_0_load, i4 2, i5 %input_2_0_load, i4 3, i5 %input_3_0_load, i4 4, i5 %input_4_0_load, i4 5, i5 %input_5_0_load, i4 6, i5 %input_6_0_load, i4 7, i5 %input_7_0_load, i4 8, i5 %input_8_0_load, i4 9, i5 %input_9_0_load, i4 10, i5 %input_10_0_load, i4 11, i5 %input_11_0_load, i4 12, i5 %input_12_0_load, i5 0, i4 %trunc_ln68

]]></Node>
<StgValue><ssdm name="sext_ln"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="22" op_0_bw="22" op_1_bw="5" op_2_bw="17">
<![CDATA[
for.body10.split:42 %shl_ln = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i5.i17, i5 %sext_ln, i17 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="6" op_0_bw="22" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body10.split:43 %input_ref_0_addr = getelementptr i22 %input_ref_0, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="input_ref_0_addr"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="22" op_1_bw="6">
<![CDATA[
for.body10.split:44 %store_ln69 = store i22 %shl_ln, i6 %input_ref_0_addr

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body10.split:47 %store_ln68 = store i7 %select_ln68, i7 %phi_urem

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0">
<![CDATA[
for.body10.split:48 %br_ln68 = br void %for.body10

]]></Node>
<StgValue><ssdm name="br_ln68"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
