P0[14],P1[8],P1[11],SKIP,P0[8],SKIP,P0[1],SKIP,XTAL1,P1[7],P1[10],P1[12],P0[6]
P0[0],P0[7],SKIP,SKIP,SKIP,SKIP,SKIP,SKIP,SKIP,SKIP,SKIP,P0[11],P1[15]
P0[2],P1[4],SKIP,SKIP,SKIP,SKIP,SKIP,SKIP,SKIP,SKIP,SKIP,SKIP,P0[3]
P0[5],SKIP,SKIP,SKIP,SKIP,SKIP,SKIP,SKIP,SKIP,SKIP,SKIP,SKIP,P1[6]
P1[2],P1[13],SKIP,SKIP,SKIP,SKIP,SKIP,SKIP,SKIP,SKIP,SKIP,SKIP,P1[0]
P0[15],P0[12],u_ahb_ram_genblk3_u_fpga_sram_sBRAM2_data_out[2],SKIP,SKIP,SKIP,SKIP,SKIP,SKIP,SKIP,SKIP,P0[9],P0[4]
P1[14],P1[5],u_ahb_ram_genblk3_u_fpga_sram_sBRAM2_data_out[7],u_ahb_ram_genblk3_u_fpga_sram_sBRAM2_data_out[3],SKIP,SKIP,SKIP,SKIP,SKIP,NRST,P1[9],P0[10],P0[13]
u_ahb_ram_genblk3_u_fpga_sram_sBRAM2_data_out[4],u_ahb_ram_genblk3_SRAMWDATA[17],u_ahb_ram_genblk3_SRAMWDATA[23],u_ahb_ram_genblk3_u_fpga_sram_sBRAM2_data_out[1],u_ahb_ram_genblk3_u_fpga_sram_sBRAM2_data_out[0],SKIP,u_ahb_ram_genblk3_u_fpga_sram_n2,SKIP,u_ahb_ram_genblk3_u_fpga_sram_sBRAM3_data_out[0],SWCLKTCK,u_ahb_ram_genblk3_u_fpga_sram_sBRAM3_chip_select,u_ahb_ram_genblk3_u_fpga_sram_sBRAM3_data_out[2],u_ahb_ram_genblk3_u_fpga_sram_sBRAM3_data_out[4]
u_ahb_ram_genblk3_u_fpga_sram_sBRAM2_chip_select,u_ahb_ram_genblk3_SRAMWDATA[21],u_ahb_ram_genblk3_SRAMWDATA[16],u_ahb_ram_genblk3_SRAMWDATA[20],SWDIOTMS,u_ahb_ram_genblk3_u_fpga_sram_sBRAM2_data_out[5],u_ahb_ram_genblk3_SRAMWDATA[29],u_ahb_ram_genblk3_SRAMWDATA[24],u_ahb_ram_genblk3_u_fpga_sram_sBRAM3_data_out[7],u_ahb_ram_genblk3_u_fpga_sram_sBRAM3_data_out[5],u_ahb_ram_genblk3_SRAMWDATA[25],u_ahb_ram_genblk3_u_fpga_sram_sBRAM3_data_out[6],u_ahb_ram_genblk3_u_fpga_sram_sBRAM3_data_out[1]
u_ahb_ram_genblk3_SRAMWDATA[22],u_ahb_ram_genblk3_SRAMWDATA[18],u_ahb_ram_genblk3_SRAMADDR[10],u_ahb_ram_genblk3_SRAMADDR[4],u_ahb_ram_genblk3_SRAMADDR[8],u_ahb_ram_genblk3_u_fpga_sram_sBRAM2_data_out[6],P1[3],u_ahb_ram_genblk3_SRAMWDATA[28],u_ahb_ram_genblk3_SRAMADDR[6],u_ahb_ram_genblk3_SRAMWDATA[30],u_ahb_ram_genblk3_SRAMWDATA[26],u_ahb_ram_genblk3_u_fpga_sram_sBRAM3_data_out[3],u_ahb_ram_genblk3_SRAMWDATA[27]
u_ahb_ram_genblk3_u_fpga_sram_n3,u_ahb_ram_genblk3_SRAMWDATA[19],P1[1],u_ahb_ram_genblk3_SRAMADDR[9],gated_hclk,u_ahb_ram_genblk3_SRAMADDR[7],u_ahb_ram_genblk3_SRAMADDR[11],u_ahb_ram_genblk3_SRAMADDR[0],u_ahb_ram_genblk3_SRAMADDR[2],u_ahb_ram_genblk3_SRAMADDR[3],u_ahb_ram_genblk3_SRAMADDR[1],u_ahb_ram_genblk3_SRAMWDATA[31],u_ahb_ram_genblk3_SRAMADDR[5]
