The following files were generated for 'vio_system' in directory
C:\Users\tlenzi\Desktop\ipcore_dir\

ISE file generator:
   Add description here...

   * vio_system_flist.txt

XCO file generator:
   Generate an XCO file for compatibility with legacy flows.

   * vio_system.xco

Creates an implementation netlist:
   Creates an implementation netlist for the IP.

   * vio_system.cdc
   * vio_system.constraints/vio_system.ucf
   * vio_system.constraints/vio_system.xdc
   * vio_system.ngc
   * vio_system.ucf
   * vio_system.vhd
   * vio_system.vho
   * vio_system.xdc
   * vio_system_xmdf.tcl

IP Symbol Generator:
   Generate an IP symbol based on the current project options'.

   * vio_system.asy

Generate ISE subproject:
   Create an ISE subproject for use when including this core in ISE designs

   * _xmsgs/pn_parser.xmsgs
   * vio_system.gise
   * vio_system.xise

Deliver Readme:
   Readme file for the IP.

   * vio_system_readme.txt

Generate FLIST file:
   Text file listing all of the output files produced when a customized core was
   generated in the CORE Generator.

   * vio_system_flist.txt

Please see the Xilinx CORE Generator online help for further details on
generated files and how to use them.

