[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/TypeParam2/slpp_unit/surelog.log".
[INF:CM0020] Separate compilation-unit mode is on.
[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/tests/TypeParam2/dut.sv".
[INF:PA0201] Parsing source file "${SURELOG_DIR}/tests/TypeParam2/dut.sv".
AST_DEBUG_BEGIN
Count: 116
LIB: work
FILE: ${SURELOG_DIR}/tests/TypeParam2/dut.sv
n<> u<115> t<Top_level_rule> c<1> l<1:1> el<21:1>
  n<> u<1> t<Null_rule> p<115> s<114> l<1:1>
  n<> u<114> t<Source_text> p<115> c<42> l<1:1> el<20:10>
    n<> u<42> t<Description> p<114> c<41> s<113> l<1:1> el<5:10>
      n<> u<41> t<Module_declaration> p<42> c<31> l<1:1> el<5:10>
        n<> u<31> t<Module_nonansi_header> p<41> c<2> s<39> l<1:1> el<2:65>
          n<module> u<2> t<Module_keyword> p<31> s<3> l<1:1> el<1:7>
          n<rr_arb_tree> u<3> t<STRING_CONST> p<31> s<29> l<1:8> el<1:19>
          n<> u<29> t<Parameter_port_list> p<31> c<28> s<30> l<1:20> el<2:61>
            n<> u<28> t<Parameter_port_declaration> p<29> c<27> l<2:3> el<2:60>
              n<> u<27> t<Parameter_declaration> p<28> c<26> l<2:3> el<2:60>
                n<> u<26> t<TYPE> p<27> s<25> l<2:13> el<2:17>
                n<> u<25> t<List_of_param_assignments> p<27> c<24> l<2:26> el<2:60>
                  n<> u<24> t<Param_assignment> p<25> c<4> l<2:26> el<2:60>
                    n<DataType> u<4> t<STRING_CONST> p<24> s<23> l<2:26> el<2:34>
                    n<> u<23> t<Constant_param_expression> p<24> c<22> l<2:39> el<2:60>
                      n<> u<22> t<Data_type> p<23> c<5> l<2:39> el<2:60>
                        n<> u<5> t<IntVec_TypeLogic> p<22> s<21> l<2:39> el<2:44>
                        n<> u<21> t<Packed_dimension> p<22> c<20> l<2:45> el<2:60>
                          n<> u<20> t<Constant_range> p<21> c<15> l<2:46> el<2:59>
                            n<> u<15> t<Constant_expression> p<20> c<9> s<19> l<2:46> el<2:57>
                              n<> u<9> t<Constant_expression> p<15> c<8> s<14> l<2:46> el<2:55>
                                n<> u<8> t<Constant_primary> p<9> c<7> l<2:46> el<2:55>
                                  n<> u<7> t<Primary_literal> p<8> c<6> l<2:46> el<2:55>
                                    n<DataWidth> u<6> t<STRING_CONST> p<7> l<2:46> el<2:55>
                              n<> u<14> t<BinOp_Minus> p<15> s<13> l<2:55> el<2:56>
                              n<> u<13> t<Constant_expression> p<15> c<12> l<2:56> el<2:57>
                                n<> u<12> t<Constant_primary> p<13> c<11> l<2:56> el<2:57>
                                  n<> u<11> t<Primary_literal> p<12> c<10> l<2:56> el<2:57>
                                    n<1> u<10> t<INT_CONST> p<11> l<2:56> el<2:57>
                            n<> u<19> t<Constant_expression> p<20> c<18> l<2:58> el<2:59>
                              n<> u<18> t<Constant_primary> p<19> c<17> l<2:58> el<2:59>
                                n<> u<17> t<Primary_literal> p<18> c<16> l<2:58> el<2:59>
                                  n<0> u<16> t<INT_CONST> p<17> l<2:58> el<2:59>
          n<> u<30> t<List_of_ports> p<31> l<2:62> el<2:64>
        n<> u<39> t<Module_item> p<41> c<38> s<40> l<3:3> el<3:17>
          n<> u<38> t<Port_declaration> p<39> c<37> l<3:3> el<3:16>
            n<> u<37> t<Interface_port_declaration> p<38> c<33> l<3:3> el<3:16>
              n<DataType> u<33> t<Interface_identifier> p<37> c<32> s<36> l<3:3> el<3:11>
                n<DataType> u<32> t<STRING_CONST> p<33> l<3:3> el<3:11>
              n<> u<36> t<List_of_interface_identifiers> p<37> c<35> l<3:12> el<3:16>
                n<data> u<35> t<Interface_identifier> p<36> c<34> l<3:12> el<3:16>
                  n<data> u<34> t<STRING_CONST> p<35> l<3:12> el<3:16>
        n<> u<40> t<ENDMODULE> p<41> l<5:1> el<5:10>
    n<> u<113> t<Description> p<114> c<112> l<8:1> el<20:10>
      n<> u<112> t<Module_declaration> p<113> c<46> l<8:1> el<20:10>
        n<> u<46> t<Module_nonansi_header> p<112> c<43> s<90> l<8:1> el<8:15>
          n<module> u<43> t<Module_keyword> p<46> s<44> l<8:1> el<8:7>
          n<top> u<44> t<STRING_CONST> p<46> s<45> l<8:8> el<8:11>
          n<> u<45> t<List_of_ports> p<46> l<8:12> el<8:14>
        n<> u<90> t<Module_item> p<112> c<89> s<110> l<9:2> el<13:14>
          n<> u<89> t<Non_port_module_item> p<90> c<88> l<9:2> el<13:14>
            n<> u<88> t<Module_or_generate_item> p<89> c<87> l<9:2> el<13:14>
              n<> u<87> t<Module_common_item> p<88> c<86> l<9:2> el<13:14>
                n<> u<86> t<Module_or_generate_item_declaration> p<87> c<85> l<9:2> el<13:14>
                  n<> u<85> t<Package_or_generate_item_declaration> p<86> c<84> l<9:2> el<13:14>
                    n<> u<84> t<Data_declaration> p<85> c<83> l<9:2> el<13:14>
                      n<> u<83> t<Type_declaration> p<84> c<81> l<9:2> el<13:14>
                        n<> u<81> t<Data_type> p<83> c<48> s<82> l<9:10> el<13:4>
                          n<> u<48> t<Struct_union> p<81> c<47> s<49> l<9:10> el<9:16>
                            n<> u<47> t<Struct_keyword> p<48> l<9:10> el<9:16>
                          n<> u<49> t<Packed_keyword> p<81> s<66> l<9:17> el<9:23>
                          n<> u<66> t<Struct_union_member> p<81> c<62> s<73> l<10:5> el<10:26>
                            n<> u<62> t<Data_type_or_void> p<66> c<61> s<65> l<10:5> el<10:16>
                              n<> u<61> t<Data_type> p<62> c<50> l<10:5> el<10:16>
                                n<> u<50> t<IntVec_TypeLogic> p<61> s<60> l<10:5> el<10:10>
                                n<> u<60> t<Packed_dimension> p<61> c<59> l<10:11> el<10:16>
                                  n<> u<59> t<Constant_range> p<60> c<54> l<10:12> el<10:15>
                                    n<> u<54> t<Constant_expression> p<59> c<53> s<58> l<10:12> el<10:13>
                                      n<> u<53> t<Constant_primary> p<54> c<52> l<10:12> el<10:13>
                                        n<> u<52> t<Primary_literal> p<53> c<51> l<10:12> el<10:13>
                                          n<2> u<51> t<INT_CONST> p<52> l<10:12> el<10:13>
                                    n<> u<58> t<Constant_expression> p<59> c<57> l<10:14> el<10:15>
                                      n<> u<57> t<Constant_primary> p<58> c<56> l<10:14> el<10:15>
                                        n<> u<56> t<Primary_literal> p<57> c<55> l<10:14> el<10:15>
                                          n<0> u<55> t<INT_CONST> p<56> l<10:14> el<10:15>
                            n<> u<65> t<List_of_variable_decl_assignments> p<66> c<64> l<10:19> el<10:25>
                              n<> u<64> t<Variable_decl_assignment> p<65> c<63> l<10:19> el<10:25>
                                n<result> u<63> t<STRING_CONST> p<64> l<10:19> el<10:25>
                          n<> u<73> t<Struct_union_member> p<81> c<69> s<80> l<11:5> el<11:18>
                            n<> u<69> t<Data_type_or_void> p<73> c<68> s<72> l<11:5> el<11:10>
                              n<> u<68> t<Data_type> p<69> c<67> l<11:5> el<11:10>
                                n<> u<67> t<IntVec_TypeLogic> p<68> l<11:5> el<11:10>
                            n<> u<72> t<List_of_variable_decl_assignments> p<73> c<71> l<11:11> el<11:17>
                              n<> u<71> t<Variable_decl_assignment> p<72> c<70> l<11:11> el<11:17>
                                n<status> u<70> t<STRING_CONST> p<71> l<11:11> el<11:17>
                          n<> u<80> t<Struct_union_member> p<81> c<76> l<12:5> el<12:26>
                            n<> u<76> t<Data_type_or_void> p<80> c<75> s<79> l<12:5> el<12:10>
                              n<> u<75> t<Data_type> p<76> c<74> l<12:5> el<12:10>
                                n<> u<74> t<IntVec_TypeLogic> p<75> l<12:5> el<12:10>
                            n<> u<79> t<List_of_variable_decl_assignments> p<80> c<78> l<12:22> el<12:25>
                              n<> u<78> t<Variable_decl_assignment> p<79> c<77> l<12:22> el<12:25>
                                n<tag> u<77> t<STRING_CONST> p<78> l<12:22> el<12:25>
                        n<output_t> u<82> t<STRING_CONST> p<83> l<13:5> el<13:13>
        n<> u<110> t<Module_item> p<112> c<109> s<111> l<15:2> el<17:18>
          n<> u<109> t<Non_port_module_item> p<110> c<108> l<15:2> el<17:18>
            n<> u<108> t<Module_or_generate_item> p<109> c<107> l<15:2> el<17:18>
              n<> u<107> t<Module_instantiation> p<108> c<91> l<15:2> el<17:18>
                n<rr_arb_tree> u<91> t<STRING_CONST> p<107> s<101> l<15:2> el<15:13>
                n<> u<101> t<Parameter_value_assignment> p<107> c<100> s<106> l<15:14> el<17:4>
                  n<> u<100> t<List_of_parameter_assignments> p<101> c<99> l<16:5> el<16:32>
                    n<> u<99> t<Named_parameter_assignment> p<100> c<92> l<16:5> el<16:32>
                      n<DataType> u<92> t<STRING_CONST> p<99> s<98> l<16:6> el<16:14>
                      n<> u<98> t<Param_expression> p<99> c<97> l<16:18> el<16:26>
                        n<> u<97> t<Mintypmax_expression> p<98> c<96> l<16:18> el<16:26>
                          n<> u<96> t<Expression> p<97> c<95> l<16:18> el<16:26>
                            n<> u<95> t<Primary> p<96> c<94> l<16:18> el<16:26>
                              n<> u<94> t<Primary_literal> p<95> c<93> l<16:18> el<16:26>
                                n<output_t> u<93> t<STRING_CONST> p<94> l<16:18> el<16:26>
                n<> u<106> t<Hierarchical_instance> p<107> c<103> l<17:5> el<17:17>
                  n<> u<103> t<Name_of_instance> p<106> c<102> s<105> l<17:5> el<17:14>
                    n<i_arbiter> u<102> t<STRING_CONST> p<103> l<17:5> el<17:14>
                  n<> u<105> t<List_of_port_connections> p<106> c<104> l<17:16> el<17:16>
                    n<> u<104> t<Ordered_port_connection> p<105> l<17:16> el<17:16>
        n<> u<111> t<ENDMODULE> p<112> l<20:1> el<20:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/TypeParam2/dut.sv:1:1: No timescale set for "rr_arb_tree".
[WRN:PA0205] ${SURELOG_DIR}/tests/TypeParam2/dut.sv:8:1: No timescale set for "top".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/TypeParam2/dut.sv:1:1: Compile module "work@rr_arb_tree".
[INF:CP0303] ${SURELOG_DIR}/tests/TypeParam2/dut.sv:8:1: Compile module "work@top".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Constant                                               4
Design                                                 1
LogicNet                                               1
LogicTypespec                                          4
Module                                                 2
ModuleTypespec                                         1
Operation                                              1
Range                                                  2
RefModule                                              1
RefObj                                                 1
RefTypespec                                            5
StructTypespec                                         1
TypeParameter                                          1
TypespecMember                                         3
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/TypeParam2/slpp_unit/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiAllModules:
\_Module: work@rr_arb_tree (work@rr_arb_tree), file:${SURELOG_DIR}/tests/TypeParam2/dut.sv, line:1:1, endln:5:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@rr_arb_tree
  |vpiParameter:
  \_TypeParameter: (work@rr_arb_tree.DataType), line:2:26, endln:2:34
    |vpiParent:
    \_Module: work@rr_arb_tree (work@rr_arb_tree), file:${SURELOG_DIR}/tests/TypeParam2/dut.sv, line:1:1, endln:5:10
    |vpiName:DataType
    |vpiFullName:work@rr_arb_tree.DataType
    |vpiTypespec:
    \_RefTypespec: (work@rr_arb_tree.DataType), line:2:39, endln:2:60
      |vpiParent:
      \_TypeParameter: (work@rr_arb_tree.DataType), line:2:26, endln:2:34
      |vpiFullName:work@rr_arb_tree.DataType
      |vpiActual:
      \_LogicTypespec: , line:2:39, endln:2:60
  |vpiTypedef:
  \_TypeParameter: (work@rr_arb_tree.DataType), line:2:26, endln:2:34
  |vpiTypedef:
  \_LogicTypespec: , line:2:39, endln:2:60
    |vpiParent:
    \_Module: work@rr_arb_tree (work@rr_arb_tree), file:${SURELOG_DIR}/tests/TypeParam2/dut.sv, line:1:1, endln:5:10
    |vpiRange:
    \_Range: , line:2:45, endln:2:60
      |vpiParent:
      \_LogicTypespec: , line:2:39, endln:2:60
      |vpiLeftRange:
      \_Operation: , line:2:46, endln:2:57
        |vpiParent:
        \_Range: , line:2:45, endln:2:60
        |vpiOpType:11
        |vpiOperand:
        \_RefObj: (work@rr_arb_tree.DataWidth), line:2:46, endln:2:55
          |vpiParent:
          \_Operation: , line:2:46, endln:2:57
          |vpiName:DataWidth
          |vpiFullName:work@rr_arb_tree.DataWidth
          |vpiActual:
          \_LogicNet: (work@rr_arb_tree.DataWidth), line:2:46, endln:2:55
        |vpiOperand:
        \_Constant: , line:2:56, endln:2:57
          |vpiParent:
          \_Operation: , line:2:46, endln:2:57
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:2:58, endln:2:59
        |vpiParent:
        \_Range: , line:2:45, endln:2:60
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiImportTypespec:
  \_TypeParameter: (work@rr_arb_tree.DataType), line:2:26, endln:2:34
  |vpiImportTypespec:
  \_LogicTypespec: , line:2:39, endln:2:60
  |vpiImportTypespec:
  \_LogicNet: (work@rr_arb_tree.data), line:3:12, endln:3:16
    |vpiParent:
    \_Module: work@rr_arb_tree (work@rr_arb_tree), file:${SURELOG_DIR}/tests/TypeParam2/dut.sv, line:1:1, endln:5:10
    |vpiTypespec:
    \_RefTypespec: (work@rr_arb_tree.data.DataType), line:3:3, endln:3:11
      |vpiParent:
      \_LogicNet: (work@rr_arb_tree.data), line:3:12, endln:3:16
      |vpiName:DataType
      |vpiFullName:work@rr_arb_tree.data.DataType
      |vpiActual:
      \_TypeParameter: (work@rr_arb_tree.DataType), line:2:26, endln:2:34
    |vpiName:data
    |vpiFullName:work@rr_arb_tree.data
  |vpiImportTypespec:
  \_LogicNet: (work@rr_arb_tree.DataWidth), line:2:46, endln:2:55
    |vpiParent:
    \_Module: work@rr_arb_tree (work@rr_arb_tree), file:${SURELOG_DIR}/tests/TypeParam2/dut.sv, line:1:1, endln:5:10
    |vpiName:DataWidth
    |vpiFullName:work@rr_arb_tree.DataWidth
    |vpiNetType:1
  |vpiDefName:work@rr_arb_tree
  |vpiNet:
  \_LogicNet: (work@rr_arb_tree.data), line:3:12, endln:3:16
  |vpiNet:
  \_LogicNet: (work@rr_arb_tree.DataWidth), line:2:46, endln:2:55
|vpiAllModules:
\_Module: work@top (work@top), file:${SURELOG_DIR}/tests/TypeParam2/dut.sv, line:8:1, endln:20:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@top
  |vpiTypedef:
  \_StructTypespec: (output_t), line:9:10, endln:13:4
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/TypeParam2/dut.sv, line:8:1, endln:20:10
    |vpiName:output_t
    |vpiPacked:1
    |vpiTypespecMember:
    \_TypespecMember: (result), line:10:19, endln:10:25
      |vpiParent:
      \_StructTypespec: (output_t), line:9:10, endln:13:4
      |vpiName:result
      |vpiTypespec:
      \_RefTypespec: (work@top.output_t.result), line:10:5, endln:10:16
        |vpiParent:
        \_TypespecMember: (result), line:10:19, endln:10:25
        |vpiFullName:work@top.output_t.result
        |vpiActual:
        \_LogicTypespec: , line:10:5, endln:10:16
    |vpiTypespecMember:
    \_TypespecMember: (status), line:11:11, endln:11:17
      |vpiParent:
      \_StructTypespec: (output_t), line:9:10, endln:13:4
      |vpiName:status
      |vpiTypespec:
      \_RefTypespec: (work@top.output_t.status), line:11:5, endln:11:10
        |vpiParent:
        \_TypespecMember: (status), line:11:11, endln:11:17
        |vpiFullName:work@top.output_t.status
        |vpiActual:
        \_LogicTypespec: , line:11:5, endln:11:10
    |vpiTypespecMember:
    \_TypespecMember: (tag), line:12:22, endln:12:25
      |vpiParent:
      \_StructTypespec: (output_t), line:9:10, endln:13:4
      |vpiName:tag
      |vpiTypespec:
      \_RefTypespec: (work@top.output_t.tag), line:12:5, endln:12:10
        |vpiParent:
        \_TypespecMember: (tag), line:12:22, endln:12:25
        |vpiFullName:work@top.output_t.tag
        |vpiActual:
        \_LogicTypespec: , line:12:5, endln:12:10
  |vpiTypedef:
  \_LogicTypespec: , line:10:5, endln:10:16
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/TypeParam2/dut.sv, line:8:1, endln:20:10
    |vpiRange:
    \_Range: , line:10:11, endln:10:16
      |vpiParent:
      \_LogicTypespec: , line:10:5, endln:10:16
      |vpiLeftRange:
      \_Constant: , line:10:12, endln:10:13
        |vpiParent:
        \_Range: , line:10:11, endln:10:16
        |vpiDecompile:2
        |vpiSize:64
        |UINT:2
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:10:14, endln:10:15
        |vpiParent:
        \_Range: , line:10:11, endln:10:16
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_LogicTypespec: , line:11:5, endln:11:10
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/TypeParam2/dut.sv, line:8:1, endln:20:10
  |vpiTypedef:
  \_LogicTypespec: , line:12:5, endln:12:10
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/TypeParam2/dut.sv, line:8:1, endln:20:10
  |vpiTypedef:
  \_ModuleTypespec: (rr_arb_tree), line:15:2, endln:15:13
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/TypeParam2/dut.sv, line:8:1, endln:20:10
    |vpiName:rr_arb_tree
  |vpiImportTypespec:
  \_StructTypespec: (output_t), line:9:10, endln:13:4
  |vpiImportTypespec:
  \_LogicTypespec: , line:10:5, endln:10:16
  |vpiImportTypespec:
  \_LogicTypespec: , line:11:5, endln:11:10
  |vpiImportTypespec:
  \_LogicTypespec: , line:12:5, endln:12:10
  |vpiImportTypespec:
  \_ModuleTypespec: (rr_arb_tree), line:15:2, endln:15:13
  |vpiDefName:work@top
  |vpiRefModule:
  \_RefModule: work@rr_arb_tree (i_arbiter), line:15:2, endln:15:13
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/TypeParam2/dut.sv, line:8:1, endln:20:10
    |vpiName:i_arbiter
    |vpiDefName:work@rr_arb_tree
    |vpiActual:
    \_Module: work@rr_arb_tree (work@rr_arb_tree), file:${SURELOG_DIR}/tests/TypeParam2/dut.sv, line:1:1, endln:5:10
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 0
