

================================================================
== Vivado HLS Report for 'subconv_3x3_32_strid'
================================================================
* Date:           Thu Dec 13 17:50:46 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        acceleartor_hls_padding
* Solution:       naive
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.96|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  701233|  701233|  701233|  701233|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |                         |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1                 |  701232|  701232|     29218|          -|          -|    24|    no    |
        | + Loop 1.1              |   29216|   29216|      1826|          -|          -|    16|    no    |
        |  ++ Loop 1.1.1          |    1824|    1824|       114|          -|          -|    16|    no    |
        |   +++ Loop 1.1.1.1      |     105|     105|        35|          -|          -|     3|    no    |
        |    ++++ Loop 1.1.1.1.1  |      33|      33|        11|          -|          -|     3|    no    |
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|     599|    279|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      5|     348|    711|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    206|
|Register         |        -|      -|     374|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      5|    1321|   1196|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      2|       1|      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +----------------------------+----------------------+---------+-------+-----+-----+
    |          Instance          |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +----------------------------+----------------------+---------+-------+-----+-----+
    |ShuffleNetV2_faddbkb_x_U15  |ShuffleNetV2_faddbkb  |        0|      2|  205|  390|
    |ShuffleNetV2_fmulcud_x_U16  |ShuffleNetV2_fmulcud  |        0|      3|  143|  321|
    +----------------------------+----------------------+---------+-------+-----+-----+
    |Total                       |                      |        0|      5|  348|  711|
    +----------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+----+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+----+----+------------+------------+
    |co_4_fu_202_p2       |     +    |      0|  20|  10|           5|           1|
    |h_4_fu_354_p2        |     +    |      0|  20|  10|           5|           1|
    |m_4_fu_366_p2        |     +    |      0|  11|   8|           2|           1|
    |n_4_fu_464_p2        |     +    |      0|  11|   8|           2|           1|
    |tmp_31_fu_403_p2     |     +    |      0|  23|  11|           6|           6|
    |tmp_34_fu_494_p2     |     +    |      0|  23|  11|           6|           6|
    |tmp_54_fu_245_p2     |     +    |      0|  38|  16|          11|          11|
    |tmp_58_fu_285_p2     |     +    |      0|  35|  15|          10|          10|
    |tmp_59_fu_309_p2     |     +    |      0|  35|  15|          10|          10|
    |tmp_60_fu_334_p2     |     +    |      0|  47|  19|          14|          14|
    |tmp_61_fu_447_p2     |     +    |      0|  47|  19|          14|          14|
    |tmp_62_fu_376_p2     |     +    |      0|  32|  14|           9|           9|
    |tmp_64_fu_412_p2     |     +    |      0|  38|  16|          11|          11|
    |tmp_65_fu_437_p2     |     +    |      0|  53|  21|          16|          16|
    |tmp_66_fu_474_p2     |     +    |      0|  32|  14|           9|           9|
    |tmp_67_fu_503_p2     |     +    |      0|  53|  21|          16|          16|
    |w_4_fu_452_p2        |     +    |      0|  20|  10|           5|           1|
    |tmp_56_fu_263_p2     |     -    |      0|  29|  13|           8|           8|
    |tmp_63_fu_387_p2     |     -    |      0|  32|  14|           9|           9|
    |exitcond1_fu_360_p2  |   icmp   |      0|   0|   1|           2|           2|
    |exitcond2_fu_340_p2  |   icmp   |      0|   0|   2|           5|           5|
    |exitcond3_fu_291_p2  |   icmp   |      0|   0|   2|           5|           5|
    |exitcond4_fu_196_p2  |   icmp   |      0|   0|   2|           5|           5|
    |exitcond_fu_458_p2   |   icmp   |      0|   0|   1|           2|           2|
    |tmp1_fu_393_p2       |    xor   |      0|   0|   3|           2|           3|
    |tmp2_fu_484_p2       |    xor   |      0|   0|   3|           2|           3|
    +---------------------+----------+-------+----+----+------------+------------+
    |Total                |          |      0| 599| 279|         191|         179|
    +---------------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +---------------+-----+-----------+-----+-----------+
    |      Name     | LUT | Input Size| Bits| Total Bits|
    +---------------+-----+-----------+-----+-----------+
    |ap_NS_fsm      |  113|         24|    1|         24|
    |co_reg_105     |    9|          2|    5|         10|
    |grp_fu_186_p0  |   15|          3|   32|         96|
    |grp_fu_186_p1  |   15|          3|   32|         96|
    |h_reg_116      |    9|          2|    5|         10|
    |m_reg_152      |    9|          2|    2|          4|
    |n_reg_175      |    9|          2|    2|          4|
    |sum_1_reg_163  |    9|          2|   32|         64|
    |sum_reg_140    |    9|          2|   32|         64|
    |w_reg_128      |    9|          2|    5|         10|
    +---------------+-----+-----------+-----+-----------+
    |Total          |  206|         44|  148|        382|
    +---------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |ap_CS_fsm            |  23|   0|   23|          0|
    |bias_addr_reg_540    |   5|   0|    5|          0|
    |bias_load_reg_637    |  32|   0|   32|          0|
    |co_4_reg_520         |   5|   0|    5|          0|
    |co_reg_105           |   5|   0|    5|          0|
    |h_reg_116            |   5|   0|    5|          0|
    |input_load_reg_622   |  32|   0|   32|          0|
    |m_4_reg_574          |   2|   0|    2|          0|
    |m_reg_152            |   2|   0|    2|          0|
    |n_4_reg_602          |   2|   0|    2|          0|
    |n_reg_175            |   2|   0|    2|          0|
    |result_reg_642       |  32|   0|   32|          0|
    |sum_1_reg_163        |  32|   0|   32|          0|
    |sum_reg_140          |  32|   0|   32|          0|
    |tmp_28_reg_561       |   5|   0|    6|          1|
    |tmp_36_reg_627       |  32|   0|   32|          0|
    |tmp_54_reg_525       |  10|   0|   11|          1|
    |tmp_58_reg_535       |   9|   0|   10|          1|
    |tmp_60_reg_553       |  13|   0|   14|          1|
    |tmp_61_reg_589       |  14|   0|   14|          0|
    |tmp_63_reg_579       |   9|   0|    9|          0|
    |tmp_65_reg_584       |  15|   0|   16|          1|
    |tmp_75_cast_reg_530  |   9|   0|    9|          0|
    |tmp_s_reg_548        |   5|   0|    6|          1|
    |w_4_reg_594          |   5|   0|    5|          0|
    |w_reg_128            |   5|   0|    5|          0|
    |weight_load_reg_617  |  32|   0|   32|          0|
    +---------------------+----+----+-----+-----------+
    |Total                | 374|   0|  380|          6|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+----------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-------------------+-----+-----+------------+----------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | subconv_3x3_32_strid | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | subconv_3x3_32_strid | return value |
|ap_start           |  in |    1| ap_ctrl_hs | subconv_3x3_32_strid | return value |
|ap_done            | out |    1| ap_ctrl_hs | subconv_3x3_32_strid | return value |
|ap_idle            | out |    1| ap_ctrl_hs | subconv_3x3_32_strid | return value |
|ap_ready           | out |    1| ap_ctrl_hs | subconv_3x3_32_strid | return value |
|input_r_address0   | out |   15|  ap_memory |        input_r       |     array    |
|input_r_ce0        | out |    1|  ap_memory |        input_r       |     array    |
|input_r_q0         |  in |   32|  ap_memory |        input_r       |     array    |
|weight_address0    | out |    8|  ap_memory |        weight        |     array    |
|weight_ce0         | out |    1|  ap_memory |        weight        |     array    |
|weight_q0          |  in |   32|  ap_memory |        weight        |     array    |
|bias_address0      | out |    5|  ap_memory |         bias         |     array    |
|bias_ce0           | out |    1|  ap_memory |         bias         |     array    |
|bias_q0            |  in |   32|  ap_memory |         bias         |     array    |
|output_r_address0  | out |   13|  ap_memory |       output_r       |     array    |
|output_r_ce0       | out |    1|  ap_memory |       output_r       |     array    |
|output_r_we0       | out |    1|  ap_memory |       output_r       |     array    |
|output_r_d0        | out |   32|  ap_memory |       output_r       |     array    |
+-------------------+-----+-----+------------+----------------------+--------------+

