/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "graphic" (version "1.4"))
(symbol
	(rect 760 320 984 496)
	(text "Reg128" (rect 5 0 42 12)(font "Arial" ))
	(text "inst" (rect 8 160 25 172)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "Rd_Addr[6..0]" (rect 0 0 68 12)(font "Arial" ))
		(text "Rd_Addr[6..0]" (rect 21 27 89 39)(font "Arial" ))
		(line (pt 0 32)(pt 16 32)(line_width 3))
	)
	(port
		(pt 0 48)
		(input)
		(text "Rs_Addr[6..0]" (rect 0 0 68 12)(font "Arial" ))
		(text "Rs_Addr[6..0]" (rect 21 43 89 55)(font "Arial" ))
		(line (pt 0 48)(pt 16 48)(line_width 3))
	)
	(port
		(pt 0 64)
		(input)
		(text "Rm_Addr[6..0]" (rect 0 0 71 12)(font "Arial" ))
		(text "Rm_Addr[6..0]" (rect 21 59 92 71)(font "Arial" ))
		(line (pt 0 64)(pt 16 64)(line_width 3))
	)
	(port
		(pt 0 80)
		(input)
		(text "Rd_Wen" (rect 0 0 42 12)(font "Arial" ))
		(text "Rd_Wen" (rect 21 75 63 87)(font "Arial" ))
		(line (pt 0 80)(pt 16 80))
	)
	(port
		(pt 0 96)
		(input)
		(text "Rs_Wen" (rect 0 0 42 12)(font "Arial" ))
		(text "Rs_Wen" (rect 21 91 63 103)(font "Arial" ))
		(line (pt 0 96)(pt 16 96))
	)
	(port
		(pt 0 112)
		(input)
		(text "Rd_Data[15..0]" (rect 0 0 75 12)(font "Arial" ))
		(text "Rd_Data[15..0]" (rect 21 107 96 119)(font "Arial" ))
		(line (pt 0 112)(pt 16 112)(line_width 3))
	)
	(port
		(pt 0 128)
		(input)
		(text "Rs_Data[15..0]" (rect 0 0 75 12)(font "Arial" ))
		(text "Rs_Data[15..0]" (rect 21 123 96 135)(font "Arial" ))
		(line (pt 0 128)(pt 16 128)(line_width 3))
	)
	(port
		(pt 0 144)
		(input)
		(text "Clock" (rect 0 0 28 12)(font "Arial" ))
		(text "Clock" (rect 21 139 49 151)(font "Arial" ))
		(line (pt 0 144)(pt 16 144))
	)
	(port
		(pt 224 32)
		(output)
		(text "Rd_Out[15..0]" (rect 0 0 69 12)(font "Arial" ))
		(text "Rd_Out[15..0]" (rect 145 27 214 39)(font "Arial" ))
		(line (pt 224 32)(pt 208 32)(line_width 3))
	)
	(port
		(pt 224 48)
		(output)
		(text "Rs_Out[15..0]" (rect 0 0 69 12)(font "Arial" ))
		(text "Rs_Out[15..0]" (rect 145 43 214 55)(font "Arial" ))
		(line (pt 224 48)(pt 208 48)(line_width 3))
	)
	(port
		(pt 224 64)
		(output)
		(text "Rm_Out[15..0]" (rect 0 0 73 12)(font "Arial" ))
		(text "Rm_Out[15..0]" (rect 142 59 215 71)(font "Arial" ))
		(line (pt 224 64)(pt 208 64)(line_width 3))
	)
	(drawing
		(rectangle (rect 16 16 208 160))
	)
)
