# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../bluex.srcs/sources_1/new" \
"../../../../bluex.srcs/sources_1/new/reg_wb.v" \
"../../../../bluex.srcs/sources_1/new/redirection.v" \
"../../../../bluex.srcs/sources_1/new/demux_id.v" \
"../../../../bluex.srcs/sources_1/new/controller_id.v" \
"../../../../bluex.srcs/sources_1/new/aux_id.v" \
"../../../../bluex.srcs/sources_1/new/alu_ex.v" \
"../../../../bluex.srcs/sources_1/new/reg_heap_id.v" \
"../../../../bluex.srcs/sources_1/new/PC.v" \
"../../../../bluex.srcs/sources_1/new/wrapper_mem.v" \
"../../../../bluex.gen/sources_1/bd/bluex/ip/bluex_reg_wb_0_0/sim/bluex_reg_wb_0_0.v" \
"../../../../bluex.gen/sources_1/bd/bluex/ip/bluex_redirection_0_0/sim/bluex_redirection_0_0.v" \
"../../../../bluex.gen/sources_1/bd/bluex/ip/bluex_demux_id_0_0/sim/bluex_demux_id_0_0.v" \
"../../../../bluex.gen/sources_1/bd/bluex/ip/bluex_controller_id_0_0/sim/bluex_controller_id_0_0.v" \
"../../../../bluex.gen/sources_1/bd/bluex/ip/bluex_aux_id_0_0/sim/bluex_aux_id_0_0.v" \
"../../../../bluex.gen/sources_1/bd/bluex/ip/bluex_alu_ex_0_0/sim/bluex_alu_ex_0_0.v" \
"../../../../bluex.gen/sources_1/bd/bluex/ip/bluex_reg_heap_id_0_0/sim/bluex_reg_heap_id_0_0.v" \
"../../../../bluex.gen/sources_1/bd/bluex/ip/bluex_PC_0_0/sim/bluex_PC_0_0.v" \
"../../../../bluex.gen/sources_1/bd/bluex/ip/bluex_wrapper_mem_0_0/sim/bluex_wrapper_mem_0_0.v" \
"../../../../bluex.gen/sources_1/bd/bluex/ip/bluex_util_vector_logic_0_0/sim/bluex_util_vector_logic_0_0.v" \
"../../../../bluex.gen/sources_1/bd/bluex/ip/bluex_util_vector_logic_1_0/sim/bluex_util_vector_logic_1_0.v" \
"../../../../bluex.gen/sources_1/bd/bluex/ip/bluex_util_vector_logic_0_1/sim/bluex_util_vector_logic_0_1.v" \
"../../../../bluex.gen/sources_1/bd/bluex/ip/bluex_util_vector_logic_1_1/sim/bluex_util_vector_logic_1_1.v" \
"../../../../bluex.gen/sources_1/bd/bluex/ip/bluex_util_vector_logic_3_0/sim/bluex_util_vector_logic_3_0.v" \
"../../../../bluex.gen/sources_1/bd/bluex/sim/bluex.v" \
"../../../../bluex.gen/sources_1/bd/bluex/hdl/bluex_wrapper.v" \
"../../../../bluex.srcs/sim_1/new/tb_ROM.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
