{
    "outputs": [
      "add"
    ],
    "bit_outputs": [
      
    ],
    "input_width": 16,
    "enable_input_regs": false,
    "enable_output_regs": false,
    "modules": [
      {
        "id": "add",
        "type": "add",
        "in0": "in0",
        "in1": "in1"
      },
      {
        "id": "abs",
        "type": "abs",
        "in0": "in0",
        "in1": "in1"
      },
      {
        "id": "absd",
        "type": "absd",
        "in0": "in0",
        "in1": "in1"
      },
      {
        "id": "alu",
        "type": "alu",
        "in0": "in0",
        "in1": "in1"
      },
      {
        "id": "bit_alu",
        "type": "bit_alu",
        "in0": "in0",
        "in1": "in1"
      },
      {
        "id": "gte",
        "type": "gte",
        "in0": "in0",
        "in1": "in1"
      },
      {
        "id": "lte",
        "type": "lte",
        "in0": "in0",
        "in1": "in1"
      },
      {
        "id": "mul",
        "type": "mul",
        "in0": "in0",
        "in1": "in1"
      },
      {
        "id": "shl",
        "type": "shl",
        "in0": "in0",
        "in1": "in1"
      },
      {
        "id": "shr",
        "type": "shr",
        "in0": "in0",
        "in1": "in1"
      }
    ]
}
  