=== User constraints ===


=== Auto constraints ===
Fmax report
  User constraint:   1.000MHz, Fmax: 157.257MHz, Clock: Internal_generated_clock_Blinky|clk

Clock transfer report:
  Worst setup: 993.641, with clock Internal_generated_clock_Blinky|clk


Coverage report
  User constraints covered 0 connections out of 118 total, coverage: 0.0%
  Auto constraints covered 86 connections out of 118 total, coverage: 72.9%


Setup from counter[0] to counter[27], clock Internal_generated_clock_Blinky|clk, constraint 1000.000
  Slack: 993.641
    Arrival Time:    9.269
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                               Blinky|clk =>                          clk~input|padio 
        0.647    0.647   RR                          clk~input|padio =>                        clk~input|combout 
        1.644    0.997   RR                        clk~input|combout =>                   clk~inputclkctrl|inclk 
        1.644    0.000   RR                   clk~inputclkctrl|inclk =>                  clk~inputclkctrl|outclk 
        3.638    1.994   RR                  clk~inputclkctrl|outclk =>               clken_ctrl_X1_Y17_N0|ClkIn 
        3.857    0.219   RR               clken_ctrl_X1_Y17_N0|ClkIn =>              clken_ctrl_X1_Y17_N0|ClkOut 
        3.989    0.132   RR              clken_ctrl_X1_Y17_N0|ClkOut =>                           counter[0]|Clk 
      Data Path:
        4.282    0.293   RR                           counter[0]|Clk =>                             counter[0]|Q D
        4.820    0.538   RR                             counter[0]|Q =>                             counter[1]|A E
        5.455    0.635   RR                             counter[1]|A =>                          counter[1]|Cout 
        5.455    0.000   RR                          counter[1]|Cout =>                           counter[2]|Cin E
        5.608    0.153   RF                           counter[2]|Cin =>                          counter[2]|Cout 
        5.608    0.000   FF                          counter[2]|Cout =>                           counter[3]|Cin E
        5.761    0.153   FF                           counter[3]|Cin =>                          counter[3]|Cout 
        5.761    0.000   FF                          counter[3]|Cout =>                           counter[4]|Cin E
        5.914    0.153   FF                           counter[4]|Cin =>                          counter[4]|Cout 
        5.914    0.000   FF                          counter[4]|Cout =>                           counter[5]|Cin E
        6.067    0.153   FF                           counter[5]|Cin =>                          counter[5]|Cout 
        6.067    0.000   FF                          counter[5]|Cout =>                           counter[6]|Cin E
        6.220    0.153   FF                           counter[6]|Cin =>                          counter[6]|Cout 
        6.220    0.000   FF                          counter[6]|Cout =>                           counter[7]|Cin E
        6.373    0.153   FF                           counter[7]|Cin =>                          counter[7]|Cout 
        6.373    0.000   FF                          counter[7]|Cout =>                           counter[8]|Cin E
        6.526    0.153   FF                           counter[8]|Cin =>                          counter[8]|Cout 
        6.526    0.000   FF                          counter[8]|Cout =>                           counter[9]|Cin E
        6.679    0.153   FF                           counter[9]|Cin =>                          counter[9]|Cout 
        6.679    0.000   FF                          counter[9]|Cout =>                          counter[10]|Cin E
        6.832    0.153   FF                          counter[10]|Cin =>                         counter[10]|Cout 
        6.832    0.000   FF                         counter[10]|Cout =>                          counter[11]|Cin E
        6.985    0.153   FF                          counter[11]|Cin =>                         counter[11]|Cout 
        6.985    0.000   FF                         counter[11]|Cout =>                          counter[12]|Cin E
        7.138    0.153   FF                          counter[12]|Cin =>                         counter[12]|Cout 
        7.138    0.000   FF                         counter[12]|Cout =>                          counter[13]|Cin E
        7.291    0.153   FF                          counter[13]|Cin =>                         counter[13]|Cout 
        7.291    0.000   FF                         counter[13]|Cout =>                          counter[14]|Cin E
        7.444    0.153   FF                          counter[14]|Cin =>                         counter[14]|Cout 
        7.444    0.000   FF                         counter[14]|Cout =>                          counter[15]|Cin E
        7.597    0.153   FF                          counter[15]|Cin =>                         counter[15]|Cout 
        7.597    0.000   FF                         counter[15]|Cout =>                          counter[16]|Cin E
        7.750    0.153   FF                          counter[16]|Cin =>                         counter[16]|Cout 
        7.750    0.000   FF                         counter[16]|Cout =>                          counter[17]|Cin E
        7.903    0.153   FF                          counter[17]|Cin =>                         counter[17]|Cout 
        7.903    0.000   FF                         counter[17]|Cout =>                          counter[18]|Cin E
        8.056    0.153   FF                          counter[18]|Cin =>                         counter[18]|Cout 
        8.056    0.000   FF                         counter[18]|Cout =>                          counter[19]|Cin E
        8.209    0.153   FF                          counter[19]|Cin =>                         counter[19]|Cout 
        8.209    0.000   FF                         counter[19]|Cout =>                          counter[20]|Cin E
        8.362    0.153   FF                          counter[20]|Cin =>                         counter[20]|Cout 
        8.362    0.000   FF                         counter[20]|Cout =>                          counter[21]|Cin E
        8.515    0.153   FF                          counter[21]|Cin =>                         counter[21]|Cout 
        8.515    0.000   FF                         counter[21]|Cout =>                          counter[22]|Cin E
        8.668    0.153   FF                          counter[22]|Cin =>                         counter[22]|Cout 
        8.668    0.000   FF                         counter[22]|Cout =>                          counter[23]|Cin E
        8.821    0.153   FF                          counter[23]|Cin =>                         counter[23]|Cout 
        8.821    0.000   FF                         counter[23]|Cout =>                          counter[24]|Cin E
        8.974    0.153   FF                          counter[24]|Cin =>                         counter[24]|Cout 
        8.974    0.000   FF                         counter[24]|Cout =>                          counter[25]|Cin E
        9.127    0.153   FF                          counter[25]|Cin =>                         counter[25]|Cout 
        9.127    0.000   FF                         counter[25]|Cout =>                          counter[26]|Cin E
        9.269    0.142   FR                          counter[26]|Cin =>                         counter[26]|Cout 
        9.269    0.000   RR                         counter[26]|Cout =>                          counter[27]|Cin E
    Required Time: 1002.910
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                               Blinky|clk =>                          clk~input|padio 
      1000.647    0.647   RR                          clk~input|padio =>                        clk~input|combout 
      1001.469    0.822   RR                        clk~input|combout =>                   clk~inputclkctrl|inclk 
      1001.469    0.000   RR                   clk~inputclkctrl|inclk =>                  clk~inputclkctrl|outclk 
      1003.451    1.982   RR                  clk~inputclkctrl|outclk =>               clken_ctrl_X1_Y16_N0|ClkIn 
      1003.666    0.215   RR               clken_ctrl_X1_Y16_N0|ClkIn =>              clken_ctrl_X1_Y16_N0|ClkOut 
      1003.798    0.132   RR              clken_ctrl_X1_Y16_N0|ClkOut =>                          counter[27]|Clk 
      1002.735   -1.063   R                                     Setup
      1002.910    0.175                               Clock Variation

Setup from counter[0] to counter[26], clock Internal_generated_clock_Blinky|clk, constraint 1000.000
  Slack: 993.794
    Arrival Time:    9.116
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                               Blinky|clk =>                          clk~input|padio 
        0.647    0.647   RR                          clk~input|padio =>                        clk~input|combout 
        1.644    0.997   RR                        clk~input|combout =>                   clk~inputclkctrl|inclk 
        1.644    0.000   RR                   clk~inputclkctrl|inclk =>                  clk~inputclkctrl|outclk 
        3.638    1.994   RR                  clk~inputclkctrl|outclk =>               clken_ctrl_X1_Y17_N0|ClkIn 
        3.857    0.219   RR               clken_ctrl_X1_Y17_N0|ClkIn =>              clken_ctrl_X1_Y17_N0|ClkOut 
        3.989    0.132   RR              clken_ctrl_X1_Y17_N0|ClkOut =>                           counter[0]|Clk 
      Data Path:
        4.282    0.293   RR                           counter[0]|Clk =>                             counter[0]|Q D
        4.820    0.538   RR                             counter[0]|Q =>                             counter[1]|A E
        5.455    0.635   RR                             counter[1]|A =>                          counter[1]|Cout 
        5.455    0.000   RR                          counter[1]|Cout =>                           counter[2]|Cin E
        5.608    0.153   RF                           counter[2]|Cin =>                          counter[2]|Cout 
        5.608    0.000   FF                          counter[2]|Cout =>                           counter[3]|Cin E
        5.761    0.153   FF                           counter[3]|Cin =>                          counter[3]|Cout 
        5.761    0.000   FF                          counter[3]|Cout =>                           counter[4]|Cin E
        5.914    0.153   FF                           counter[4]|Cin =>                          counter[4]|Cout 
        5.914    0.000   FF                          counter[4]|Cout =>                           counter[5]|Cin E
        6.067    0.153   FF                           counter[5]|Cin =>                          counter[5]|Cout 
        6.067    0.000   FF                          counter[5]|Cout =>                           counter[6]|Cin E
        6.220    0.153   FF                           counter[6]|Cin =>                          counter[6]|Cout 
        6.220    0.000   FF                          counter[6]|Cout =>                           counter[7]|Cin E
        6.373    0.153   FF                           counter[7]|Cin =>                          counter[7]|Cout 
        6.373    0.000   FF                          counter[7]|Cout =>                           counter[8]|Cin E
        6.526    0.153   FF                           counter[8]|Cin =>                          counter[8]|Cout 
        6.526    0.000   FF                          counter[8]|Cout =>                           counter[9]|Cin E
        6.679    0.153   FF                           counter[9]|Cin =>                          counter[9]|Cout 
        6.679    0.000   FF                          counter[9]|Cout =>                          counter[10]|Cin E
        6.832    0.153   FF                          counter[10]|Cin =>                         counter[10]|Cout 
        6.832    0.000   FF                         counter[10]|Cout =>                          counter[11]|Cin E
        6.985    0.153   FF                          counter[11]|Cin =>                         counter[11]|Cout 
        6.985    0.000   FF                         counter[11]|Cout =>                          counter[12]|Cin E
        7.138    0.153   FF                          counter[12]|Cin =>                         counter[12]|Cout 
        7.138    0.000   FF                         counter[12]|Cout =>                          counter[13]|Cin E
        7.291    0.153   FF                          counter[13]|Cin =>                         counter[13]|Cout 
        7.291    0.000   FF                         counter[13]|Cout =>                          counter[14]|Cin E
        7.444    0.153   FF                          counter[14]|Cin =>                         counter[14]|Cout 
        7.444    0.000   FF                         counter[14]|Cout =>                          counter[15]|Cin E
        7.597    0.153   FF                          counter[15]|Cin =>                         counter[15]|Cout 
        7.597    0.000   FF                         counter[15]|Cout =>                          counter[16]|Cin E
        7.750    0.153   FF                          counter[16]|Cin =>                         counter[16]|Cout 
        7.750    0.000   FF                         counter[16]|Cout =>                          counter[17]|Cin E
        7.903    0.153   FF                          counter[17]|Cin =>                         counter[17]|Cout 
        7.903    0.000   FF                         counter[17]|Cout =>                          counter[18]|Cin E
        8.056    0.153   FF                          counter[18]|Cin =>                         counter[18]|Cout 
        8.056    0.000   FF                         counter[18]|Cout =>                          counter[19]|Cin E
        8.209    0.153   FF                          counter[19]|Cin =>                         counter[19]|Cout 
        8.209    0.000   FF                         counter[19]|Cout =>                          counter[20]|Cin E
        8.362    0.153   FF                          counter[20]|Cin =>                         counter[20]|Cout 
        8.362    0.000   FF                         counter[20]|Cout =>                          counter[21]|Cin E
        8.515    0.153   FF                          counter[21]|Cin =>                         counter[21]|Cout 
        8.515    0.000   FF                         counter[21]|Cout =>                          counter[22]|Cin E
        8.668    0.153   FF                          counter[22]|Cin =>                         counter[22]|Cout 
        8.668    0.000   FF                         counter[22]|Cout =>                          counter[23]|Cin E
        8.821    0.153   FF                          counter[23]|Cin =>                         counter[23]|Cout 
        8.821    0.000   FF                         counter[23]|Cout =>                          counter[24]|Cin E
        8.974    0.153   FF                          counter[24]|Cin =>                         counter[24]|Cout 
        8.974    0.000   FF                         counter[24]|Cout =>                          counter[25]|Cin E
        9.116    0.142   FR                          counter[25]|Cin =>                         counter[25]|Cout 
        9.116    0.000   RR                         counter[25]|Cout =>                          counter[26]|Cin E
    Required Time: 1002.910
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                               Blinky|clk =>                          clk~input|padio 
      1000.647    0.647   RR                          clk~input|padio =>                        clk~input|combout 
      1001.469    0.822   RR                        clk~input|combout =>                   clk~inputclkctrl|inclk 
      1001.469    0.000   RR                   clk~inputclkctrl|inclk =>                  clk~inputclkctrl|outclk 
      1003.451    1.982   RR                  clk~inputclkctrl|outclk =>               clken_ctrl_X1_Y16_N0|ClkIn 
      1003.666    0.215   RR               clken_ctrl_X1_Y16_N0|ClkIn =>              clken_ctrl_X1_Y16_N0|ClkOut 
      1003.798    0.132   RR              clken_ctrl_X1_Y16_N0|ClkOut =>                          counter[26]|Clk 
      1002.735   -1.063   R                                     Setup
      1002.910    0.175                               Clock Variation

Setup from counter[0] to counter[25], clock Internal_generated_clock_Blinky|clk, constraint 1000.000
  Slack: 993.947
    Arrival Time:    8.963
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                               Blinky|clk =>                          clk~input|padio 
        0.647    0.647   RR                          clk~input|padio =>                        clk~input|combout 
        1.644    0.997   RR                        clk~input|combout =>                   clk~inputclkctrl|inclk 
        1.644    0.000   RR                   clk~inputclkctrl|inclk =>                  clk~inputclkctrl|outclk 
        3.638    1.994   RR                  clk~inputclkctrl|outclk =>               clken_ctrl_X1_Y17_N0|ClkIn 
        3.857    0.219   RR               clken_ctrl_X1_Y17_N0|ClkIn =>              clken_ctrl_X1_Y17_N0|ClkOut 
        3.989    0.132   RR              clken_ctrl_X1_Y17_N0|ClkOut =>                           counter[0]|Clk 
      Data Path:
        4.282    0.293   RR                           counter[0]|Clk =>                             counter[0]|Q D
        4.820    0.538   RR                             counter[0]|Q =>                             counter[1]|A E
        5.455    0.635   RR                             counter[1]|A =>                          counter[1]|Cout 
        5.455    0.000   RR                          counter[1]|Cout =>                           counter[2]|Cin E
        5.608    0.153   RF                           counter[2]|Cin =>                          counter[2]|Cout 
        5.608    0.000   FF                          counter[2]|Cout =>                           counter[3]|Cin E
        5.761    0.153   FF                           counter[3]|Cin =>                          counter[3]|Cout 
        5.761    0.000   FF                          counter[3]|Cout =>                           counter[4]|Cin E
        5.914    0.153   FF                           counter[4]|Cin =>                          counter[4]|Cout 
        5.914    0.000   FF                          counter[4]|Cout =>                           counter[5]|Cin E
        6.067    0.153   FF                           counter[5]|Cin =>                          counter[5]|Cout 
        6.067    0.000   FF                          counter[5]|Cout =>                           counter[6]|Cin E
        6.220    0.153   FF                           counter[6]|Cin =>                          counter[6]|Cout 
        6.220    0.000   FF                          counter[6]|Cout =>                           counter[7]|Cin E
        6.373    0.153   FF                           counter[7]|Cin =>                          counter[7]|Cout 
        6.373    0.000   FF                          counter[7]|Cout =>                           counter[8]|Cin E
        6.526    0.153   FF                           counter[8]|Cin =>                          counter[8]|Cout 
        6.526    0.000   FF                          counter[8]|Cout =>                           counter[9]|Cin E
        6.679    0.153   FF                           counter[9]|Cin =>                          counter[9]|Cout 
        6.679    0.000   FF                          counter[9]|Cout =>                          counter[10]|Cin E
        6.832    0.153   FF                          counter[10]|Cin =>                         counter[10]|Cout 
        6.832    0.000   FF                         counter[10]|Cout =>                          counter[11]|Cin E
        6.985    0.153   FF                          counter[11]|Cin =>                         counter[11]|Cout 
        6.985    0.000   FF                         counter[11]|Cout =>                          counter[12]|Cin E
        7.138    0.153   FF                          counter[12]|Cin =>                         counter[12]|Cout 
        7.138    0.000   FF                         counter[12]|Cout =>                          counter[13]|Cin E
        7.291    0.153   FF                          counter[13]|Cin =>                         counter[13]|Cout 
        7.291    0.000   FF                         counter[13]|Cout =>                          counter[14]|Cin E
        7.444    0.153   FF                          counter[14]|Cin =>                         counter[14]|Cout 
        7.444    0.000   FF                         counter[14]|Cout =>                          counter[15]|Cin E
        7.597    0.153   FF                          counter[15]|Cin =>                         counter[15]|Cout 
        7.597    0.000   FF                         counter[15]|Cout =>                          counter[16]|Cin E
        7.750    0.153   FF                          counter[16]|Cin =>                         counter[16]|Cout 
        7.750    0.000   FF                         counter[16]|Cout =>                          counter[17]|Cin E
        7.903    0.153   FF                          counter[17]|Cin =>                         counter[17]|Cout 
        7.903    0.000   FF                         counter[17]|Cout =>                          counter[18]|Cin E
        8.056    0.153   FF                          counter[18]|Cin =>                         counter[18]|Cout 
        8.056    0.000   FF                         counter[18]|Cout =>                          counter[19]|Cin E
        8.209    0.153   FF                          counter[19]|Cin =>                         counter[19]|Cout 
        8.209    0.000   FF                         counter[19]|Cout =>                          counter[20]|Cin E
        8.362    0.153   FF                          counter[20]|Cin =>                         counter[20]|Cout 
        8.362    0.000   FF                         counter[20]|Cout =>                          counter[21]|Cin E
        8.515    0.153   FF                          counter[21]|Cin =>                         counter[21]|Cout 
        8.515    0.000   FF                         counter[21]|Cout =>                          counter[22]|Cin E
        8.668    0.153   FF                          counter[22]|Cin =>                         counter[22]|Cout 
        8.668    0.000   FF                         counter[22]|Cout =>                          counter[23]|Cin E
        8.821    0.153   FF                          counter[23]|Cin =>                         counter[23]|Cout 
        8.821    0.000   FF                         counter[23]|Cout =>                          counter[24]|Cin E
        8.963    0.142   FR                          counter[24]|Cin =>                         counter[24]|Cout 
        8.963    0.000   RR                         counter[24]|Cout =>                          counter[25]|Cin E
    Required Time: 1002.910
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                               Blinky|clk =>                          clk~input|padio 
      1000.647    0.647   RR                          clk~input|padio =>                        clk~input|combout 
      1001.469    0.822   RR                        clk~input|combout =>                   clk~inputclkctrl|inclk 
      1001.469    0.000   RR                   clk~inputclkctrl|inclk =>                  clk~inputclkctrl|outclk 
      1003.451    1.982   RR                  clk~inputclkctrl|outclk =>               clken_ctrl_X1_Y16_N0|ClkIn 
      1003.666    0.215   RR               clken_ctrl_X1_Y16_N0|ClkIn =>              clken_ctrl_X1_Y16_N0|ClkOut 
      1003.798    0.132   RR              clken_ctrl_X1_Y16_N0|ClkOut =>                          counter[25]|Clk 
      1002.735   -1.063   R                                     Setup
      1002.910    0.175                               Clock Variation

Setup from counter[0] to counter[24], clock Internal_generated_clock_Blinky|clk, constraint 1000.000
  Slack: 994.100
    Arrival Time:    8.810
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                               Blinky|clk =>                          clk~input|padio 
        0.647    0.647   RR                          clk~input|padio =>                        clk~input|combout 
        1.644    0.997   RR                        clk~input|combout =>                   clk~inputclkctrl|inclk 
        1.644    0.000   RR                   clk~inputclkctrl|inclk =>                  clk~inputclkctrl|outclk 
        3.638    1.994   RR                  clk~inputclkctrl|outclk =>               clken_ctrl_X1_Y17_N0|ClkIn 
        3.857    0.219   RR               clken_ctrl_X1_Y17_N0|ClkIn =>              clken_ctrl_X1_Y17_N0|ClkOut 
        3.989    0.132   RR              clken_ctrl_X1_Y17_N0|ClkOut =>                           counter[0]|Clk 
      Data Path:
        4.282    0.293   RR                           counter[0]|Clk =>                             counter[0]|Q D
        4.820    0.538   RR                             counter[0]|Q =>                             counter[1]|A E
        5.455    0.635   RR                             counter[1]|A =>                          counter[1]|Cout 
        5.455    0.000   RR                          counter[1]|Cout =>                           counter[2]|Cin E
        5.608    0.153   RF                           counter[2]|Cin =>                          counter[2]|Cout 
        5.608    0.000   FF                          counter[2]|Cout =>                           counter[3]|Cin E
        5.761    0.153   FF                           counter[3]|Cin =>                          counter[3]|Cout 
        5.761    0.000   FF                          counter[3]|Cout =>                           counter[4]|Cin E
        5.914    0.153   FF                           counter[4]|Cin =>                          counter[4]|Cout 
        5.914    0.000   FF                          counter[4]|Cout =>                           counter[5]|Cin E
        6.067    0.153   FF                           counter[5]|Cin =>                          counter[5]|Cout 
        6.067    0.000   FF                          counter[5]|Cout =>                           counter[6]|Cin E
        6.220    0.153   FF                           counter[6]|Cin =>                          counter[6]|Cout 
        6.220    0.000   FF                          counter[6]|Cout =>                           counter[7]|Cin E
        6.373    0.153   FF                           counter[7]|Cin =>                          counter[7]|Cout 
        6.373    0.000   FF                          counter[7]|Cout =>                           counter[8]|Cin E
        6.526    0.153   FF                           counter[8]|Cin =>                          counter[8]|Cout 
        6.526    0.000   FF                          counter[8]|Cout =>                           counter[9]|Cin E
        6.679    0.153   FF                           counter[9]|Cin =>                          counter[9]|Cout 
        6.679    0.000   FF                          counter[9]|Cout =>                          counter[10]|Cin E
        6.832    0.153   FF                          counter[10]|Cin =>                         counter[10]|Cout 
        6.832    0.000   FF                         counter[10]|Cout =>                          counter[11]|Cin E
        6.985    0.153   FF                          counter[11]|Cin =>                         counter[11]|Cout 
        6.985    0.000   FF                         counter[11]|Cout =>                          counter[12]|Cin E
        7.138    0.153   FF                          counter[12]|Cin =>                         counter[12]|Cout 
        7.138    0.000   FF                         counter[12]|Cout =>                          counter[13]|Cin E
        7.291    0.153   FF                          counter[13]|Cin =>                         counter[13]|Cout 
        7.291    0.000   FF                         counter[13]|Cout =>                          counter[14]|Cin E
        7.444    0.153   FF                          counter[14]|Cin =>                         counter[14]|Cout 
        7.444    0.000   FF                         counter[14]|Cout =>                          counter[15]|Cin E
        7.597    0.153   FF                          counter[15]|Cin =>                         counter[15]|Cout 
        7.597    0.000   FF                         counter[15]|Cout =>                          counter[16]|Cin E
        7.750    0.153   FF                          counter[16]|Cin =>                         counter[16]|Cout 
        7.750    0.000   FF                         counter[16]|Cout =>                          counter[17]|Cin E
        7.903    0.153   FF                          counter[17]|Cin =>                         counter[17]|Cout 
        7.903    0.000   FF                         counter[17]|Cout =>                          counter[18]|Cin E
        8.056    0.153   FF                          counter[18]|Cin =>                         counter[18]|Cout 
        8.056    0.000   FF                         counter[18]|Cout =>                          counter[19]|Cin E
        8.209    0.153   FF                          counter[19]|Cin =>                         counter[19]|Cout 
        8.209    0.000   FF                         counter[19]|Cout =>                          counter[20]|Cin E
        8.362    0.153   FF                          counter[20]|Cin =>                         counter[20]|Cout 
        8.362    0.000   FF                         counter[20]|Cout =>                          counter[21]|Cin E
        8.515    0.153   FF                          counter[21]|Cin =>                         counter[21]|Cout 
        8.515    0.000   FF                         counter[21]|Cout =>                          counter[22]|Cin E
        8.668    0.153   FF                          counter[22]|Cin =>                         counter[22]|Cout 
        8.668    0.000   FF                         counter[22]|Cout =>                          counter[23]|Cin E
        8.810    0.142   FR                          counter[23]|Cin =>                         counter[23]|Cout 
        8.810    0.000   RR                         counter[23]|Cout =>                          counter[24]|Cin E
    Required Time: 1002.910
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                               Blinky|clk =>                          clk~input|padio 
      1000.647    0.647   RR                          clk~input|padio =>                        clk~input|combout 
      1001.469    0.822   RR                        clk~input|combout =>                   clk~inputclkctrl|inclk 
      1001.469    0.000   RR                   clk~inputclkctrl|inclk =>                  clk~inputclkctrl|outclk 
      1003.451    1.982   RR                  clk~inputclkctrl|outclk =>               clken_ctrl_X1_Y16_N0|ClkIn 
      1003.666    0.215   RR               clken_ctrl_X1_Y16_N0|ClkIn =>              clken_ctrl_X1_Y16_N0|ClkOut 
      1003.798    0.132   RR              clken_ctrl_X1_Y16_N0|ClkOut =>                          counter[24]|Clk 
      1002.735   -1.063   R                                     Setup
      1002.910    0.175                               Clock Variation

Setup from counter[0] to counter[23], clock Internal_generated_clock_Blinky|clk, constraint 1000.000
  Slack: 994.253
    Arrival Time:    8.657
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                               Blinky|clk =>                          clk~input|padio 
        0.647    0.647   RR                          clk~input|padio =>                        clk~input|combout 
        1.644    0.997   RR                        clk~input|combout =>                   clk~inputclkctrl|inclk 
        1.644    0.000   RR                   clk~inputclkctrl|inclk =>                  clk~inputclkctrl|outclk 
        3.638    1.994   RR                  clk~inputclkctrl|outclk =>               clken_ctrl_X1_Y17_N0|ClkIn 
        3.857    0.219   RR               clken_ctrl_X1_Y17_N0|ClkIn =>              clken_ctrl_X1_Y17_N0|ClkOut 
        3.989    0.132   RR              clken_ctrl_X1_Y17_N0|ClkOut =>                           counter[0]|Clk 
      Data Path:
        4.282    0.293   RR                           counter[0]|Clk =>                             counter[0]|Q D
        4.820    0.538   RR                             counter[0]|Q =>                             counter[1]|A E
        5.455    0.635   RR                             counter[1]|A =>                          counter[1]|Cout 
        5.455    0.000   RR                          counter[1]|Cout =>                           counter[2]|Cin E
        5.608    0.153   RF                           counter[2]|Cin =>                          counter[2]|Cout 
        5.608    0.000   FF                          counter[2]|Cout =>                           counter[3]|Cin E
        5.761    0.153   FF                           counter[3]|Cin =>                          counter[3]|Cout 
        5.761    0.000   FF                          counter[3]|Cout =>                           counter[4]|Cin E
        5.914    0.153   FF                           counter[4]|Cin =>                          counter[4]|Cout 
        5.914    0.000   FF                          counter[4]|Cout =>                           counter[5]|Cin E
        6.067    0.153   FF                           counter[5]|Cin =>                          counter[5]|Cout 
        6.067    0.000   FF                          counter[5]|Cout =>                           counter[6]|Cin E
        6.220    0.153   FF                           counter[6]|Cin =>                          counter[6]|Cout 
        6.220    0.000   FF                          counter[6]|Cout =>                           counter[7]|Cin E
        6.373    0.153   FF                           counter[7]|Cin =>                          counter[7]|Cout 
        6.373    0.000   FF                          counter[7]|Cout =>                           counter[8]|Cin E
        6.526    0.153   FF                           counter[8]|Cin =>                          counter[8]|Cout 
        6.526    0.000   FF                          counter[8]|Cout =>                           counter[9]|Cin E
        6.679    0.153   FF                           counter[9]|Cin =>                          counter[9]|Cout 
        6.679    0.000   FF                          counter[9]|Cout =>                          counter[10]|Cin E
        6.832    0.153   FF                          counter[10]|Cin =>                         counter[10]|Cout 
        6.832    0.000   FF                         counter[10]|Cout =>                          counter[11]|Cin E
        6.985    0.153   FF                          counter[11]|Cin =>                         counter[11]|Cout 
        6.985    0.000   FF                         counter[11]|Cout =>                          counter[12]|Cin E
        7.138    0.153   FF                          counter[12]|Cin =>                         counter[12]|Cout 
        7.138    0.000   FF                         counter[12]|Cout =>                          counter[13]|Cin E
        7.291    0.153   FF                          counter[13]|Cin =>                         counter[13]|Cout 
        7.291    0.000   FF                         counter[13]|Cout =>                          counter[14]|Cin E
        7.444    0.153   FF                          counter[14]|Cin =>                         counter[14]|Cout 
        7.444    0.000   FF                         counter[14]|Cout =>                          counter[15]|Cin E
        7.597    0.153   FF                          counter[15]|Cin =>                         counter[15]|Cout 
        7.597    0.000   FF                         counter[15]|Cout =>                          counter[16]|Cin E
        7.750    0.153   FF                          counter[16]|Cin =>                         counter[16]|Cout 
        7.750    0.000   FF                         counter[16]|Cout =>                          counter[17]|Cin E
        7.903    0.153   FF                          counter[17]|Cin =>                         counter[17]|Cout 
        7.903    0.000   FF                         counter[17]|Cout =>                          counter[18]|Cin E
        8.056    0.153   FF                          counter[18]|Cin =>                         counter[18]|Cout 
        8.056    0.000   FF                         counter[18]|Cout =>                          counter[19]|Cin E
        8.209    0.153   FF                          counter[19]|Cin =>                         counter[19]|Cout 
        8.209    0.000   FF                         counter[19]|Cout =>                          counter[20]|Cin E
        8.362    0.153   FF                          counter[20]|Cin =>                         counter[20]|Cout 
        8.362    0.000   FF                         counter[20]|Cout =>                          counter[21]|Cin E
        8.515    0.153   FF                          counter[21]|Cin =>                         counter[21]|Cout 
        8.515    0.000   FF                         counter[21]|Cout =>                          counter[22]|Cin E
        8.657    0.142   FR                          counter[22]|Cin =>                         counter[22]|Cout 
        8.657    0.000   RR                         counter[22]|Cout =>                          counter[23]|Cin E
    Required Time: 1002.910
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                               Blinky|clk =>                          clk~input|padio 
      1000.647    0.647   RR                          clk~input|padio =>                        clk~input|combout 
      1001.469    0.822   RR                        clk~input|combout =>                   clk~inputclkctrl|inclk 
      1001.469    0.000   RR                   clk~inputclkctrl|inclk =>                  clk~inputclkctrl|outclk 
      1003.451    1.982   RR                  clk~inputclkctrl|outclk =>               clken_ctrl_X1_Y16_N0|ClkIn 
      1003.666    0.215   RR               clken_ctrl_X1_Y16_N0|ClkIn =>              clken_ctrl_X1_Y16_N0|ClkOut 
      1003.798    0.132   RR              clken_ctrl_X1_Y16_N0|ClkOut =>                          counter[23]|Clk 
      1002.735   -1.063   R                                     Setup
      1002.910    0.175                               Clock Variation

Setup from counter[0] to counter[22], clock Internal_generated_clock_Blinky|clk, constraint 1000.000
  Slack: 994.406
    Arrival Time:    8.504
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                               Blinky|clk =>                          clk~input|padio 
        0.647    0.647   RR                          clk~input|padio =>                        clk~input|combout 
        1.644    0.997   RR                        clk~input|combout =>                   clk~inputclkctrl|inclk 
        1.644    0.000   RR                   clk~inputclkctrl|inclk =>                  clk~inputclkctrl|outclk 
        3.638    1.994   RR                  clk~inputclkctrl|outclk =>               clken_ctrl_X1_Y17_N0|ClkIn 
        3.857    0.219   RR               clken_ctrl_X1_Y17_N0|ClkIn =>              clken_ctrl_X1_Y17_N0|ClkOut 
        3.989    0.132   RR              clken_ctrl_X1_Y17_N0|ClkOut =>                           counter[0]|Clk 
      Data Path:
        4.282    0.293   RR                           counter[0]|Clk =>                             counter[0]|Q D
        4.820    0.538   RR                             counter[0]|Q =>                             counter[1]|A E
        5.455    0.635   RR                             counter[1]|A =>                          counter[1]|Cout 
        5.455    0.000   RR                          counter[1]|Cout =>                           counter[2]|Cin E
        5.608    0.153   RF                           counter[2]|Cin =>                          counter[2]|Cout 
        5.608    0.000   FF                          counter[2]|Cout =>                           counter[3]|Cin E
        5.761    0.153   FF                           counter[3]|Cin =>                          counter[3]|Cout 
        5.761    0.000   FF                          counter[3]|Cout =>                           counter[4]|Cin E
        5.914    0.153   FF                           counter[4]|Cin =>                          counter[4]|Cout 
        5.914    0.000   FF                          counter[4]|Cout =>                           counter[5]|Cin E
        6.067    0.153   FF                           counter[5]|Cin =>                          counter[5]|Cout 
        6.067    0.000   FF                          counter[5]|Cout =>                           counter[6]|Cin E
        6.220    0.153   FF                           counter[6]|Cin =>                          counter[6]|Cout 
        6.220    0.000   FF                          counter[6]|Cout =>                           counter[7]|Cin E
        6.373    0.153   FF                           counter[7]|Cin =>                          counter[7]|Cout 
        6.373    0.000   FF                          counter[7]|Cout =>                           counter[8]|Cin E
        6.526    0.153   FF                           counter[8]|Cin =>                          counter[8]|Cout 
        6.526    0.000   FF                          counter[8]|Cout =>                           counter[9]|Cin E
        6.679    0.153   FF                           counter[9]|Cin =>                          counter[9]|Cout 
        6.679    0.000   FF                          counter[9]|Cout =>                          counter[10]|Cin E
        6.832    0.153   FF                          counter[10]|Cin =>                         counter[10]|Cout 
        6.832    0.000   FF                         counter[10]|Cout =>                          counter[11]|Cin E
        6.985    0.153   FF                          counter[11]|Cin =>                         counter[11]|Cout 
        6.985    0.000   FF                         counter[11]|Cout =>                          counter[12]|Cin E
        7.138    0.153   FF                          counter[12]|Cin =>                         counter[12]|Cout 
        7.138    0.000   FF                         counter[12]|Cout =>                          counter[13]|Cin E
        7.291    0.153   FF                          counter[13]|Cin =>                         counter[13]|Cout 
        7.291    0.000   FF                         counter[13]|Cout =>                          counter[14]|Cin E
        7.444    0.153   FF                          counter[14]|Cin =>                         counter[14]|Cout 
        7.444    0.000   FF                         counter[14]|Cout =>                          counter[15]|Cin E
        7.597    0.153   FF                          counter[15]|Cin =>                         counter[15]|Cout 
        7.597    0.000   FF                         counter[15]|Cout =>                          counter[16]|Cin E
        7.750    0.153   FF                          counter[16]|Cin =>                         counter[16]|Cout 
        7.750    0.000   FF                         counter[16]|Cout =>                          counter[17]|Cin E
        7.903    0.153   FF                          counter[17]|Cin =>                         counter[17]|Cout 
        7.903    0.000   FF                         counter[17]|Cout =>                          counter[18]|Cin E
        8.056    0.153   FF                          counter[18]|Cin =>                         counter[18]|Cout 
        8.056    0.000   FF                         counter[18]|Cout =>                          counter[19]|Cin E
        8.209    0.153   FF                          counter[19]|Cin =>                         counter[19]|Cout 
        8.209    0.000   FF                         counter[19]|Cout =>                          counter[20]|Cin E
        8.362    0.153   FF                          counter[20]|Cin =>                         counter[20]|Cout 
        8.362    0.000   FF                         counter[20]|Cout =>                          counter[21]|Cin E
        8.504    0.142   FR                          counter[21]|Cin =>                         counter[21]|Cout 
        8.504    0.000   RR                         counter[21]|Cout =>                          counter[22]|Cin E
    Required Time: 1002.910
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                               Blinky|clk =>                          clk~input|padio 
      1000.647    0.647   RR                          clk~input|padio =>                        clk~input|combout 
      1001.469    0.822   RR                        clk~input|combout =>                   clk~inputclkctrl|inclk 
      1001.469    0.000   RR                   clk~inputclkctrl|inclk =>                  clk~inputclkctrl|outclk 
      1003.451    1.982   RR                  clk~inputclkctrl|outclk =>               clken_ctrl_X1_Y16_N0|ClkIn 
      1003.666    0.215   RR               clken_ctrl_X1_Y16_N0|ClkIn =>              clken_ctrl_X1_Y16_N0|ClkOut 
      1003.798    0.132   RR              clken_ctrl_X1_Y16_N0|ClkOut =>                          counter[22]|Clk 
      1002.735   -1.063   R                                     Setup
      1002.910    0.175                               Clock Variation

Setup from counter[0] to counter[21], clock Internal_generated_clock_Blinky|clk, constraint 1000.000
  Slack: 994.559
    Arrival Time:    8.351
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                               Blinky|clk =>                          clk~input|padio 
        0.647    0.647   RR                          clk~input|padio =>                        clk~input|combout 
        1.644    0.997   RR                        clk~input|combout =>                   clk~inputclkctrl|inclk 
        1.644    0.000   RR                   clk~inputclkctrl|inclk =>                  clk~inputclkctrl|outclk 
        3.638    1.994   RR                  clk~inputclkctrl|outclk =>               clken_ctrl_X1_Y17_N0|ClkIn 
        3.857    0.219   RR               clken_ctrl_X1_Y17_N0|ClkIn =>              clken_ctrl_X1_Y17_N0|ClkOut 
        3.989    0.132   RR              clken_ctrl_X1_Y17_N0|ClkOut =>                           counter[0]|Clk 
      Data Path:
        4.282    0.293   RR                           counter[0]|Clk =>                             counter[0]|Q D
        4.820    0.538   RR                             counter[0]|Q =>                             counter[1]|A E
        5.455    0.635   RR                             counter[1]|A =>                          counter[1]|Cout 
        5.455    0.000   RR                          counter[1]|Cout =>                           counter[2]|Cin E
        5.608    0.153   RF                           counter[2]|Cin =>                          counter[2]|Cout 
        5.608    0.000   FF                          counter[2]|Cout =>                           counter[3]|Cin E
        5.761    0.153   FF                           counter[3]|Cin =>                          counter[3]|Cout 
        5.761    0.000   FF                          counter[3]|Cout =>                           counter[4]|Cin E
        5.914    0.153   FF                           counter[4]|Cin =>                          counter[4]|Cout 
        5.914    0.000   FF                          counter[4]|Cout =>                           counter[5]|Cin E
        6.067    0.153   FF                           counter[5]|Cin =>                          counter[5]|Cout 
        6.067    0.000   FF                          counter[5]|Cout =>                           counter[6]|Cin E
        6.220    0.153   FF                           counter[6]|Cin =>                          counter[6]|Cout 
        6.220    0.000   FF                          counter[6]|Cout =>                           counter[7]|Cin E
        6.373    0.153   FF                           counter[7]|Cin =>                          counter[7]|Cout 
        6.373    0.000   FF                          counter[7]|Cout =>                           counter[8]|Cin E
        6.526    0.153   FF                           counter[8]|Cin =>                          counter[8]|Cout 
        6.526    0.000   FF                          counter[8]|Cout =>                           counter[9]|Cin E
        6.679    0.153   FF                           counter[9]|Cin =>                          counter[9]|Cout 
        6.679    0.000   FF                          counter[9]|Cout =>                          counter[10]|Cin E
        6.832    0.153   FF                          counter[10]|Cin =>                         counter[10]|Cout 
        6.832    0.000   FF                         counter[10]|Cout =>                          counter[11]|Cin E
        6.985    0.153   FF                          counter[11]|Cin =>                         counter[11]|Cout 
        6.985    0.000   FF                         counter[11]|Cout =>                          counter[12]|Cin E
        7.138    0.153   FF                          counter[12]|Cin =>                         counter[12]|Cout 
        7.138    0.000   FF                         counter[12]|Cout =>                          counter[13]|Cin E
        7.291    0.153   FF                          counter[13]|Cin =>                         counter[13]|Cout 
        7.291    0.000   FF                         counter[13]|Cout =>                          counter[14]|Cin E
        7.444    0.153   FF                          counter[14]|Cin =>                         counter[14]|Cout 
        7.444    0.000   FF                         counter[14]|Cout =>                          counter[15]|Cin E
        7.597    0.153   FF                          counter[15]|Cin =>                         counter[15]|Cout 
        7.597    0.000   FF                         counter[15]|Cout =>                          counter[16]|Cin E
        7.750    0.153   FF                          counter[16]|Cin =>                         counter[16]|Cout 
        7.750    0.000   FF                         counter[16]|Cout =>                          counter[17]|Cin E
        7.903    0.153   FF                          counter[17]|Cin =>                         counter[17]|Cout 
        7.903    0.000   FF                         counter[17]|Cout =>                          counter[18]|Cin E
        8.056    0.153   FF                          counter[18]|Cin =>                         counter[18]|Cout 
        8.056    0.000   FF                         counter[18]|Cout =>                          counter[19]|Cin E
        8.209    0.153   FF                          counter[19]|Cin =>                         counter[19]|Cout 
        8.209    0.000   FF                         counter[19]|Cout =>                          counter[20]|Cin E
        8.351    0.142   FR                          counter[20]|Cin =>                         counter[20]|Cout 
        8.351    0.000   RR                         counter[20]|Cout =>                          counter[21]|Cin E
    Required Time: 1002.910
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                               Blinky|clk =>                          clk~input|padio 
      1000.647    0.647   RR                          clk~input|padio =>                        clk~input|combout 
      1001.469    0.822   RR                        clk~input|combout =>                   clk~inputclkctrl|inclk 
      1001.469    0.000   RR                   clk~inputclkctrl|inclk =>                  clk~inputclkctrl|outclk 
      1003.451    1.982   RR                  clk~inputclkctrl|outclk =>               clken_ctrl_X1_Y16_N0|ClkIn 
      1003.666    0.215   RR               clken_ctrl_X1_Y16_N0|ClkIn =>              clken_ctrl_X1_Y16_N0|ClkOut 
      1003.798    0.132   RR              clken_ctrl_X1_Y16_N0|ClkOut =>                          counter[21]|Clk 
      1002.735   -1.063   R                                     Setup
      1002.910    0.175                               Clock Variation

Setup from counter[0] to counter[20], clock Internal_generated_clock_Blinky|clk, constraint 1000.000
  Slack: 994.712
    Arrival Time:    8.198
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                               Blinky|clk =>                          clk~input|padio 
        0.647    0.647   RR                          clk~input|padio =>                        clk~input|combout 
        1.644    0.997   RR                        clk~input|combout =>                   clk~inputclkctrl|inclk 
        1.644    0.000   RR                   clk~inputclkctrl|inclk =>                  clk~inputclkctrl|outclk 
        3.638    1.994   RR                  clk~inputclkctrl|outclk =>               clken_ctrl_X1_Y17_N0|ClkIn 
        3.857    0.219   RR               clken_ctrl_X1_Y17_N0|ClkIn =>              clken_ctrl_X1_Y17_N0|ClkOut 
        3.989    0.132   RR              clken_ctrl_X1_Y17_N0|ClkOut =>                           counter[0]|Clk 
      Data Path:
        4.282    0.293   RR                           counter[0]|Clk =>                             counter[0]|Q D
        4.820    0.538   RR                             counter[0]|Q =>                             counter[1]|A E
        5.455    0.635   RR                             counter[1]|A =>                          counter[1]|Cout 
        5.455    0.000   RR                          counter[1]|Cout =>                           counter[2]|Cin E
        5.608    0.153   RF                           counter[2]|Cin =>                          counter[2]|Cout 
        5.608    0.000   FF                          counter[2]|Cout =>                           counter[3]|Cin E
        5.761    0.153   FF                           counter[3]|Cin =>                          counter[3]|Cout 
        5.761    0.000   FF                          counter[3]|Cout =>                           counter[4]|Cin E
        5.914    0.153   FF                           counter[4]|Cin =>                          counter[4]|Cout 
        5.914    0.000   FF                          counter[4]|Cout =>                           counter[5]|Cin E
        6.067    0.153   FF                           counter[5]|Cin =>                          counter[5]|Cout 
        6.067    0.000   FF                          counter[5]|Cout =>                           counter[6]|Cin E
        6.220    0.153   FF                           counter[6]|Cin =>                          counter[6]|Cout 
        6.220    0.000   FF                          counter[6]|Cout =>                           counter[7]|Cin E
        6.373    0.153   FF                           counter[7]|Cin =>                          counter[7]|Cout 
        6.373    0.000   FF                          counter[7]|Cout =>                           counter[8]|Cin E
        6.526    0.153   FF                           counter[8]|Cin =>                          counter[8]|Cout 
        6.526    0.000   FF                          counter[8]|Cout =>                           counter[9]|Cin E
        6.679    0.153   FF                           counter[9]|Cin =>                          counter[9]|Cout 
        6.679    0.000   FF                          counter[9]|Cout =>                          counter[10]|Cin E
        6.832    0.153   FF                          counter[10]|Cin =>                         counter[10]|Cout 
        6.832    0.000   FF                         counter[10]|Cout =>                          counter[11]|Cin E
        6.985    0.153   FF                          counter[11]|Cin =>                         counter[11]|Cout 
        6.985    0.000   FF                         counter[11]|Cout =>                          counter[12]|Cin E
        7.138    0.153   FF                          counter[12]|Cin =>                         counter[12]|Cout 
        7.138    0.000   FF                         counter[12]|Cout =>                          counter[13]|Cin E
        7.291    0.153   FF                          counter[13]|Cin =>                         counter[13]|Cout 
        7.291    0.000   FF                         counter[13]|Cout =>                          counter[14]|Cin E
        7.444    0.153   FF                          counter[14]|Cin =>                         counter[14]|Cout 
        7.444    0.000   FF                         counter[14]|Cout =>                          counter[15]|Cin E
        7.597    0.153   FF                          counter[15]|Cin =>                         counter[15]|Cout 
        7.597    0.000   FF                         counter[15]|Cout =>                          counter[16]|Cin E
        7.750    0.153   FF                          counter[16]|Cin =>                         counter[16]|Cout 
        7.750    0.000   FF                         counter[16]|Cout =>                          counter[17]|Cin E
        7.903    0.153   FF                          counter[17]|Cin =>                         counter[17]|Cout 
        7.903    0.000   FF                         counter[17]|Cout =>                          counter[18]|Cin E
        8.056    0.153   FF                          counter[18]|Cin =>                         counter[18]|Cout 
        8.056    0.000   FF                         counter[18]|Cout =>                          counter[19]|Cin E
        8.198    0.142   FR                          counter[19]|Cin =>                         counter[19]|Cout 
        8.198    0.000   RR                         counter[19]|Cout =>                          counter[20]|Cin E
    Required Time: 1002.910
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                               Blinky|clk =>                          clk~input|padio 
      1000.647    0.647   RR                          clk~input|padio =>                        clk~input|combout 
      1001.469    0.822   RR                        clk~input|combout =>                   clk~inputclkctrl|inclk 
      1001.469    0.000   RR                   clk~inputclkctrl|inclk =>                  clk~inputclkctrl|outclk 
      1003.451    1.982   RR                  clk~inputclkctrl|outclk =>               clken_ctrl_X1_Y16_N0|ClkIn 
      1003.666    0.215   RR               clken_ctrl_X1_Y16_N0|ClkIn =>              clken_ctrl_X1_Y16_N0|ClkOut 
      1003.798    0.132   RR              clken_ctrl_X1_Y16_N0|ClkOut =>                          counter[20]|Clk 
      1002.735   -1.063   R                                     Setup
      1002.910    0.175                               Clock Variation

Setup from counter[0] to counter[19], clock Internal_generated_clock_Blinky|clk, constraint 1000.000
  Slack: 994.865
    Arrival Time:    8.045
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                               Blinky|clk =>                          clk~input|padio 
        0.647    0.647   RR                          clk~input|padio =>                        clk~input|combout 
        1.644    0.997   RR                        clk~input|combout =>                   clk~inputclkctrl|inclk 
        1.644    0.000   RR                   clk~inputclkctrl|inclk =>                  clk~inputclkctrl|outclk 
        3.638    1.994   RR                  clk~inputclkctrl|outclk =>               clken_ctrl_X1_Y17_N0|ClkIn 
        3.857    0.219   RR               clken_ctrl_X1_Y17_N0|ClkIn =>              clken_ctrl_X1_Y17_N0|ClkOut 
        3.989    0.132   RR              clken_ctrl_X1_Y17_N0|ClkOut =>                           counter[0]|Clk 
      Data Path:
        4.282    0.293   RR                           counter[0]|Clk =>                             counter[0]|Q D
        4.820    0.538   RR                             counter[0]|Q =>                             counter[1]|A E
        5.455    0.635   RR                             counter[1]|A =>                          counter[1]|Cout 
        5.455    0.000   RR                          counter[1]|Cout =>                           counter[2]|Cin E
        5.608    0.153   RF                           counter[2]|Cin =>                          counter[2]|Cout 
        5.608    0.000   FF                          counter[2]|Cout =>                           counter[3]|Cin E
        5.761    0.153   FF                           counter[3]|Cin =>                          counter[3]|Cout 
        5.761    0.000   FF                          counter[3]|Cout =>                           counter[4]|Cin E
        5.914    0.153   FF                           counter[4]|Cin =>                          counter[4]|Cout 
        5.914    0.000   FF                          counter[4]|Cout =>                           counter[5]|Cin E
        6.067    0.153   FF                           counter[5]|Cin =>                          counter[5]|Cout 
        6.067    0.000   FF                          counter[5]|Cout =>                           counter[6]|Cin E
        6.220    0.153   FF                           counter[6]|Cin =>                          counter[6]|Cout 
        6.220    0.000   FF                          counter[6]|Cout =>                           counter[7]|Cin E
        6.373    0.153   FF                           counter[7]|Cin =>                          counter[7]|Cout 
        6.373    0.000   FF                          counter[7]|Cout =>                           counter[8]|Cin E
        6.526    0.153   FF                           counter[8]|Cin =>                          counter[8]|Cout 
        6.526    0.000   FF                          counter[8]|Cout =>                           counter[9]|Cin E
        6.679    0.153   FF                           counter[9]|Cin =>                          counter[9]|Cout 
        6.679    0.000   FF                          counter[9]|Cout =>                          counter[10]|Cin E
        6.832    0.153   FF                          counter[10]|Cin =>                         counter[10]|Cout 
        6.832    0.000   FF                         counter[10]|Cout =>                          counter[11]|Cin E
        6.985    0.153   FF                          counter[11]|Cin =>                         counter[11]|Cout 
        6.985    0.000   FF                         counter[11]|Cout =>                          counter[12]|Cin E
        7.138    0.153   FF                          counter[12]|Cin =>                         counter[12]|Cout 
        7.138    0.000   FF                         counter[12]|Cout =>                          counter[13]|Cin E
        7.291    0.153   FF                          counter[13]|Cin =>                         counter[13]|Cout 
        7.291    0.000   FF                         counter[13]|Cout =>                          counter[14]|Cin E
        7.444    0.153   FF                          counter[14]|Cin =>                         counter[14]|Cout 
        7.444    0.000   FF                         counter[14]|Cout =>                          counter[15]|Cin E
        7.597    0.153   FF                          counter[15]|Cin =>                         counter[15]|Cout 
        7.597    0.000   FF                         counter[15]|Cout =>                          counter[16]|Cin E
        7.750    0.153   FF                          counter[16]|Cin =>                         counter[16]|Cout 
        7.750    0.000   FF                         counter[16]|Cout =>                          counter[17]|Cin E
        7.903    0.153   FF                          counter[17]|Cin =>                         counter[17]|Cout 
        7.903    0.000   FF                         counter[17]|Cout =>                          counter[18]|Cin E
        8.045    0.142   FR                          counter[18]|Cin =>                         counter[18]|Cout 
        8.045    0.000   RR                         counter[18]|Cout =>                          counter[19]|Cin E
    Required Time: 1002.910
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                               Blinky|clk =>                          clk~input|padio 
      1000.647    0.647   RR                          clk~input|padio =>                        clk~input|combout 
      1001.469    0.822   RR                        clk~input|combout =>                   clk~inputclkctrl|inclk 
      1001.469    0.000   RR                   clk~inputclkctrl|inclk =>                  clk~inputclkctrl|outclk 
      1003.451    1.982   RR                  clk~inputclkctrl|outclk =>               clken_ctrl_X1_Y16_N0|ClkIn 
      1003.666    0.215   RR               clken_ctrl_X1_Y16_N0|ClkIn =>              clken_ctrl_X1_Y16_N0|ClkOut 
      1003.798    0.132   RR              clken_ctrl_X1_Y16_N0|ClkOut =>                          counter[19]|Clk 
      1002.735   -1.063   R                                     Setup
      1002.910    0.175                               Clock Variation

Setup from counter[0] to counter[18], clock Internal_generated_clock_Blinky|clk, constraint 1000.000
  Slack: 995.018
    Arrival Time:    7.892
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                               Blinky|clk =>                          clk~input|padio 
        0.647    0.647   RR                          clk~input|padio =>                        clk~input|combout 
        1.644    0.997   RR                        clk~input|combout =>                   clk~inputclkctrl|inclk 
        1.644    0.000   RR                   clk~inputclkctrl|inclk =>                  clk~inputclkctrl|outclk 
        3.638    1.994   RR                  clk~inputclkctrl|outclk =>               clken_ctrl_X1_Y17_N0|ClkIn 
        3.857    0.219   RR               clken_ctrl_X1_Y17_N0|ClkIn =>              clken_ctrl_X1_Y17_N0|ClkOut 
        3.989    0.132   RR              clken_ctrl_X1_Y17_N0|ClkOut =>                           counter[0]|Clk 
      Data Path:
        4.282    0.293   RR                           counter[0]|Clk =>                             counter[0]|Q D
        4.820    0.538   RR                             counter[0]|Q =>                             counter[1]|A E
        5.455    0.635   RR                             counter[1]|A =>                          counter[1]|Cout 
        5.455    0.000   RR                          counter[1]|Cout =>                           counter[2]|Cin E
        5.608    0.153   RF                           counter[2]|Cin =>                          counter[2]|Cout 
        5.608    0.000   FF                          counter[2]|Cout =>                           counter[3]|Cin E
        5.761    0.153   FF                           counter[3]|Cin =>                          counter[3]|Cout 
        5.761    0.000   FF                          counter[3]|Cout =>                           counter[4]|Cin E
        5.914    0.153   FF                           counter[4]|Cin =>                          counter[4]|Cout 
        5.914    0.000   FF                          counter[4]|Cout =>                           counter[5]|Cin E
        6.067    0.153   FF                           counter[5]|Cin =>                          counter[5]|Cout 
        6.067    0.000   FF                          counter[5]|Cout =>                           counter[6]|Cin E
        6.220    0.153   FF                           counter[6]|Cin =>                          counter[6]|Cout 
        6.220    0.000   FF                          counter[6]|Cout =>                           counter[7]|Cin E
        6.373    0.153   FF                           counter[7]|Cin =>                          counter[7]|Cout 
        6.373    0.000   FF                          counter[7]|Cout =>                           counter[8]|Cin E
        6.526    0.153   FF                           counter[8]|Cin =>                          counter[8]|Cout 
        6.526    0.000   FF                          counter[8]|Cout =>                           counter[9]|Cin E
        6.679    0.153   FF                           counter[9]|Cin =>                          counter[9]|Cout 
        6.679    0.000   FF                          counter[9]|Cout =>                          counter[10]|Cin E
        6.832    0.153   FF                          counter[10]|Cin =>                         counter[10]|Cout 
        6.832    0.000   FF                         counter[10]|Cout =>                          counter[11]|Cin E
        6.985    0.153   FF                          counter[11]|Cin =>                         counter[11]|Cout 
        6.985    0.000   FF                         counter[11]|Cout =>                          counter[12]|Cin E
        7.138    0.153   FF                          counter[12]|Cin =>                         counter[12]|Cout 
        7.138    0.000   FF                         counter[12]|Cout =>                          counter[13]|Cin E
        7.291    0.153   FF                          counter[13]|Cin =>                         counter[13]|Cout 
        7.291    0.000   FF                         counter[13]|Cout =>                          counter[14]|Cin E
        7.444    0.153   FF                          counter[14]|Cin =>                         counter[14]|Cout 
        7.444    0.000   FF                         counter[14]|Cout =>                          counter[15]|Cin E
        7.597    0.153   FF                          counter[15]|Cin =>                         counter[15]|Cout 
        7.597    0.000   FF                         counter[15]|Cout =>                          counter[16]|Cin E
        7.750    0.153   FF                          counter[16]|Cin =>                         counter[16]|Cout 
        7.750    0.000   FF                         counter[16]|Cout =>                          counter[17]|Cin E
        7.892    0.142   FR                          counter[17]|Cin =>                         counter[17]|Cout 
        7.892    0.000   RR                         counter[17]|Cout =>                          counter[18]|Cin E
    Required Time: 1002.910
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                               Blinky|clk =>                          clk~input|padio 
      1000.647    0.647   RR                          clk~input|padio =>                        clk~input|combout 
      1001.469    0.822   RR                        clk~input|combout =>                   clk~inputclkctrl|inclk 
      1001.469    0.000   RR                   clk~inputclkctrl|inclk =>                  clk~inputclkctrl|outclk 
      1003.451    1.982   RR                  clk~inputclkctrl|outclk =>               clken_ctrl_X1_Y16_N0|ClkIn 
      1003.666    0.215   RR               clken_ctrl_X1_Y16_N0|ClkIn =>              clken_ctrl_X1_Y16_N0|ClkOut 
      1003.798    0.132   RR              clken_ctrl_X1_Y16_N0|ClkOut =>                          counter[18]|Clk 
      1002.735   -1.063   R                                     Setup
      1002.910    0.175                               Clock Variation

Setup from counter[0] to counter[17], clock Internal_generated_clock_Blinky|clk, constraint 1000.000
  Slack: 995.171
    Arrival Time:    7.739
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                               Blinky|clk =>                          clk~input|padio 
        0.647    0.647   RR                          clk~input|padio =>                        clk~input|combout 
        1.644    0.997   RR                        clk~input|combout =>                   clk~inputclkctrl|inclk 
        1.644    0.000   RR                   clk~inputclkctrl|inclk =>                  clk~inputclkctrl|outclk 
        3.638    1.994   RR                  clk~inputclkctrl|outclk =>               clken_ctrl_X1_Y17_N0|ClkIn 
        3.857    0.219   RR               clken_ctrl_X1_Y17_N0|ClkIn =>              clken_ctrl_X1_Y17_N0|ClkOut 
        3.989    0.132   RR              clken_ctrl_X1_Y17_N0|ClkOut =>                           counter[0]|Clk 
      Data Path:
        4.282    0.293   RR                           counter[0]|Clk =>                             counter[0]|Q D
        4.820    0.538   RR                             counter[0]|Q =>                             counter[1]|A E
        5.455    0.635   RR                             counter[1]|A =>                          counter[1]|Cout 
        5.455    0.000   RR                          counter[1]|Cout =>                           counter[2]|Cin E
        5.608    0.153   RF                           counter[2]|Cin =>                          counter[2]|Cout 
        5.608    0.000   FF                          counter[2]|Cout =>                           counter[3]|Cin E
        5.761    0.153   FF                           counter[3]|Cin =>                          counter[3]|Cout 
        5.761    0.000   FF                          counter[3]|Cout =>                           counter[4]|Cin E
        5.914    0.153   FF                           counter[4]|Cin =>                          counter[4]|Cout 
        5.914    0.000   FF                          counter[4]|Cout =>                           counter[5]|Cin E
        6.067    0.153   FF                           counter[5]|Cin =>                          counter[5]|Cout 
        6.067    0.000   FF                          counter[5]|Cout =>                           counter[6]|Cin E
        6.220    0.153   FF                           counter[6]|Cin =>                          counter[6]|Cout 
        6.220    0.000   FF                          counter[6]|Cout =>                           counter[7]|Cin E
        6.373    0.153   FF                           counter[7]|Cin =>                          counter[7]|Cout 
        6.373    0.000   FF                          counter[7]|Cout =>                           counter[8]|Cin E
        6.526    0.153   FF                           counter[8]|Cin =>                          counter[8]|Cout 
        6.526    0.000   FF                          counter[8]|Cout =>                           counter[9]|Cin E
        6.679    0.153   FF                           counter[9]|Cin =>                          counter[9]|Cout 
        6.679    0.000   FF                          counter[9]|Cout =>                          counter[10]|Cin E
        6.832    0.153   FF                          counter[10]|Cin =>                         counter[10]|Cout 
        6.832    0.000   FF                         counter[10]|Cout =>                          counter[11]|Cin E
        6.985    0.153   FF                          counter[11]|Cin =>                         counter[11]|Cout 
        6.985    0.000   FF                         counter[11]|Cout =>                          counter[12]|Cin E
        7.138    0.153   FF                          counter[12]|Cin =>                         counter[12]|Cout 
        7.138    0.000   FF                         counter[12]|Cout =>                          counter[13]|Cin E
        7.291    0.153   FF                          counter[13]|Cin =>                         counter[13]|Cout 
        7.291    0.000   FF                         counter[13]|Cout =>                          counter[14]|Cin E
        7.444    0.153   FF                          counter[14]|Cin =>                         counter[14]|Cout 
        7.444    0.000   FF                         counter[14]|Cout =>                          counter[15]|Cin E
        7.597    0.153   FF                          counter[15]|Cin =>                         counter[15]|Cout 
        7.597    0.000   FF                         counter[15]|Cout =>                          counter[16]|Cin E
        7.739    0.142   FR                          counter[16]|Cin =>                         counter[16]|Cout 
        7.739    0.000   RR                         counter[16]|Cout =>                          counter[17]|Cin E
    Required Time: 1002.910
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                               Blinky|clk =>                          clk~input|padio 
      1000.647    0.647   RR                          clk~input|padio =>                        clk~input|combout 
      1001.469    0.822   RR                        clk~input|combout =>                   clk~inputclkctrl|inclk 
      1001.469    0.000   RR                   clk~inputclkctrl|inclk =>                  clk~inputclkctrl|outclk 
      1003.451    1.982   RR                  clk~inputclkctrl|outclk =>               clken_ctrl_X1_Y16_N0|ClkIn 
      1003.666    0.215   RR               clken_ctrl_X1_Y16_N0|ClkIn =>              clken_ctrl_X1_Y16_N0|ClkOut 
      1003.798    0.132   RR              clken_ctrl_X1_Y16_N0|ClkOut =>                          counter[17]|Clk 
      1002.735   -1.063   R                                     Setup
      1002.910    0.175                               Clock Variation

Setup from counter[0] to counter[16], clock Internal_generated_clock_Blinky|clk, constraint 1000.000
  Slack: 995.324
    Arrival Time:    7.586
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                               Blinky|clk =>                          clk~input|padio 
        0.647    0.647   RR                          clk~input|padio =>                        clk~input|combout 
        1.644    0.997   RR                        clk~input|combout =>                   clk~inputclkctrl|inclk 
        1.644    0.000   RR                   clk~inputclkctrl|inclk =>                  clk~inputclkctrl|outclk 
        3.638    1.994   RR                  clk~inputclkctrl|outclk =>               clken_ctrl_X1_Y17_N0|ClkIn 
        3.857    0.219   RR               clken_ctrl_X1_Y17_N0|ClkIn =>              clken_ctrl_X1_Y17_N0|ClkOut 
        3.989    0.132   RR              clken_ctrl_X1_Y17_N0|ClkOut =>                           counter[0]|Clk 
      Data Path:
        4.282    0.293   RR                           counter[0]|Clk =>                             counter[0]|Q D
        4.820    0.538   RR                             counter[0]|Q =>                             counter[1]|A E
        5.455    0.635   RR                             counter[1]|A =>                          counter[1]|Cout 
        5.455    0.000   RR                          counter[1]|Cout =>                           counter[2]|Cin E
        5.608    0.153   RF                           counter[2]|Cin =>                          counter[2]|Cout 
        5.608    0.000   FF                          counter[2]|Cout =>                           counter[3]|Cin E
        5.761    0.153   FF                           counter[3]|Cin =>                          counter[3]|Cout 
        5.761    0.000   FF                          counter[3]|Cout =>                           counter[4]|Cin E
        5.914    0.153   FF                           counter[4]|Cin =>                          counter[4]|Cout 
        5.914    0.000   FF                          counter[4]|Cout =>                           counter[5]|Cin E
        6.067    0.153   FF                           counter[5]|Cin =>                          counter[5]|Cout 
        6.067    0.000   FF                          counter[5]|Cout =>                           counter[6]|Cin E
        6.220    0.153   FF                           counter[6]|Cin =>                          counter[6]|Cout 
        6.220    0.000   FF                          counter[6]|Cout =>                           counter[7]|Cin E
        6.373    0.153   FF                           counter[7]|Cin =>                          counter[7]|Cout 
        6.373    0.000   FF                          counter[7]|Cout =>                           counter[8]|Cin E
        6.526    0.153   FF                           counter[8]|Cin =>                          counter[8]|Cout 
        6.526    0.000   FF                          counter[8]|Cout =>                           counter[9]|Cin E
        6.679    0.153   FF                           counter[9]|Cin =>                          counter[9]|Cout 
        6.679    0.000   FF                          counter[9]|Cout =>                          counter[10]|Cin E
        6.832    0.153   FF                          counter[10]|Cin =>                         counter[10]|Cout 
        6.832    0.000   FF                         counter[10]|Cout =>                          counter[11]|Cin E
        6.985    0.153   FF                          counter[11]|Cin =>                         counter[11]|Cout 
        6.985    0.000   FF                         counter[11]|Cout =>                          counter[12]|Cin E
        7.138    0.153   FF                          counter[12]|Cin =>                         counter[12]|Cout 
        7.138    0.000   FF                         counter[12]|Cout =>                          counter[13]|Cin E
        7.291    0.153   FF                          counter[13]|Cin =>                         counter[13]|Cout 
        7.291    0.000   FF                         counter[13]|Cout =>                          counter[14]|Cin E
        7.444    0.153   FF                          counter[14]|Cin =>                         counter[14]|Cout 
        7.444    0.000   FF                         counter[14]|Cout =>                          counter[15]|Cin E
        7.586    0.142   FR                          counter[15]|Cin =>                         counter[15]|Cout 
        7.586    0.000   RR                         counter[15]|Cout =>                          counter[16]|Cin E
    Required Time: 1002.910
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                               Blinky|clk =>                          clk~input|padio 
      1000.647    0.647   RR                          clk~input|padio =>                        clk~input|combout 
      1001.469    0.822   RR                        clk~input|combout =>                   clk~inputclkctrl|inclk 
      1001.469    0.000   RR                   clk~inputclkctrl|inclk =>                  clk~inputclkctrl|outclk 
      1003.451    1.982   RR                  clk~inputclkctrl|outclk =>               clken_ctrl_X1_Y16_N0|ClkIn 
      1003.666    0.215   RR               clken_ctrl_X1_Y16_N0|ClkIn =>              clken_ctrl_X1_Y16_N0|ClkOut 
      1003.798    0.132   RR              clken_ctrl_X1_Y16_N0|ClkOut =>                          counter[16]|Clk 
      1002.735   -1.063   R                                     Setup
      1002.910    0.175                               Clock Variation

Setup from counter[0] to counter[15], clock Internal_generated_clock_Blinky|clk, constraint 1000.000
  Slack: 995.477
    Arrival Time:    7.433
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                               Blinky|clk =>                          clk~input|padio 
        0.647    0.647   RR                          clk~input|padio =>                        clk~input|combout 
        1.644    0.997   RR                        clk~input|combout =>                   clk~inputclkctrl|inclk 
        1.644    0.000   RR                   clk~inputclkctrl|inclk =>                  clk~inputclkctrl|outclk 
        3.638    1.994   RR                  clk~inputclkctrl|outclk =>               clken_ctrl_X1_Y17_N0|ClkIn 
        3.857    0.219   RR               clken_ctrl_X1_Y17_N0|ClkIn =>              clken_ctrl_X1_Y17_N0|ClkOut 
        3.989    0.132   RR              clken_ctrl_X1_Y17_N0|ClkOut =>                           counter[0]|Clk 
      Data Path:
        4.282    0.293   RR                           counter[0]|Clk =>                             counter[0]|Q D
        4.820    0.538   RR                             counter[0]|Q =>                             counter[1]|A E
        5.455    0.635   RR                             counter[1]|A =>                          counter[1]|Cout 
        5.455    0.000   RR                          counter[1]|Cout =>                           counter[2]|Cin E
        5.608    0.153   RF                           counter[2]|Cin =>                          counter[2]|Cout 
        5.608    0.000   FF                          counter[2]|Cout =>                           counter[3]|Cin E
        5.761    0.153   FF                           counter[3]|Cin =>                          counter[3]|Cout 
        5.761    0.000   FF                          counter[3]|Cout =>                           counter[4]|Cin E
        5.914    0.153   FF                           counter[4]|Cin =>                          counter[4]|Cout 
        5.914    0.000   FF                          counter[4]|Cout =>                           counter[5]|Cin E
        6.067    0.153   FF                           counter[5]|Cin =>                          counter[5]|Cout 
        6.067    0.000   FF                          counter[5]|Cout =>                           counter[6]|Cin E
        6.220    0.153   FF                           counter[6]|Cin =>                          counter[6]|Cout 
        6.220    0.000   FF                          counter[6]|Cout =>                           counter[7]|Cin E
        6.373    0.153   FF                           counter[7]|Cin =>                          counter[7]|Cout 
        6.373    0.000   FF                          counter[7]|Cout =>                           counter[8]|Cin E
        6.526    0.153   FF                           counter[8]|Cin =>                          counter[8]|Cout 
        6.526    0.000   FF                          counter[8]|Cout =>                           counter[9]|Cin E
        6.679    0.153   FF                           counter[9]|Cin =>                          counter[9]|Cout 
        6.679    0.000   FF                          counter[9]|Cout =>                          counter[10]|Cin E
        6.832    0.153   FF                          counter[10]|Cin =>                         counter[10]|Cout 
        6.832    0.000   FF                         counter[10]|Cout =>                          counter[11]|Cin E
        6.985    0.153   FF                          counter[11]|Cin =>                         counter[11]|Cout 
        6.985    0.000   FF                         counter[11]|Cout =>                          counter[12]|Cin E
        7.138    0.153   FF                          counter[12]|Cin =>                         counter[12]|Cout 
        7.138    0.000   FF                         counter[12]|Cout =>                          counter[13]|Cin E
        7.291    0.153   FF                          counter[13]|Cin =>                         counter[13]|Cout 
        7.291    0.000   FF                         counter[13]|Cout =>                          counter[14]|Cin E
        7.433    0.142   FR                          counter[14]|Cin =>                         counter[14]|Cout 
        7.433    0.000   RR                         counter[14]|Cout =>                          counter[15]|Cin E
    Required Time: 1002.910
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                               Blinky|clk =>                          clk~input|padio 
      1000.647    0.647   RR                          clk~input|padio =>                        clk~input|combout 
      1001.469    0.822   RR                        clk~input|combout =>                   clk~inputclkctrl|inclk 
      1001.469    0.000   RR                   clk~inputclkctrl|inclk =>                  clk~inputclkctrl|outclk 
      1003.451    1.982   RR                  clk~inputclkctrl|outclk =>               clken_ctrl_X1_Y16_N0|ClkIn 
      1003.666    0.215   RR               clken_ctrl_X1_Y16_N0|ClkIn =>              clken_ctrl_X1_Y16_N0|ClkOut 
      1003.798    0.132   RR              clken_ctrl_X1_Y16_N0|ClkOut =>                          counter[15]|Clk 
      1002.735   -1.063   R                                     Setup
      1002.910    0.175                               Clock Variation

Setup from counter[0] to counter[14], clock Internal_generated_clock_Blinky|clk, constraint 1000.000
  Slack: 995.630
    Arrival Time:    7.280
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                               Blinky|clk =>                          clk~input|padio 
        0.647    0.647   RR                          clk~input|padio =>                        clk~input|combout 
        1.644    0.997   RR                        clk~input|combout =>                   clk~inputclkctrl|inclk 
        1.644    0.000   RR                   clk~inputclkctrl|inclk =>                  clk~inputclkctrl|outclk 
        3.638    1.994   RR                  clk~inputclkctrl|outclk =>               clken_ctrl_X1_Y17_N0|ClkIn 
        3.857    0.219   RR               clken_ctrl_X1_Y17_N0|ClkIn =>              clken_ctrl_X1_Y17_N0|ClkOut 
        3.989    0.132   RR              clken_ctrl_X1_Y17_N0|ClkOut =>                           counter[0]|Clk 
      Data Path:
        4.282    0.293   RR                           counter[0]|Clk =>                             counter[0]|Q D
        4.820    0.538   RR                             counter[0]|Q =>                             counter[1]|A E
        5.455    0.635   RR                             counter[1]|A =>                          counter[1]|Cout 
        5.455    0.000   RR                          counter[1]|Cout =>                           counter[2]|Cin E
        5.608    0.153   RF                           counter[2]|Cin =>                          counter[2]|Cout 
        5.608    0.000   FF                          counter[2]|Cout =>                           counter[3]|Cin E
        5.761    0.153   FF                           counter[3]|Cin =>                          counter[3]|Cout 
        5.761    0.000   FF                          counter[3]|Cout =>                           counter[4]|Cin E
        5.914    0.153   FF                           counter[4]|Cin =>                          counter[4]|Cout 
        5.914    0.000   FF                          counter[4]|Cout =>                           counter[5]|Cin E
        6.067    0.153   FF                           counter[5]|Cin =>                          counter[5]|Cout 
        6.067    0.000   FF                          counter[5]|Cout =>                           counter[6]|Cin E
        6.220    0.153   FF                           counter[6]|Cin =>                          counter[6]|Cout 
        6.220    0.000   FF                          counter[6]|Cout =>                           counter[7]|Cin E
        6.373    0.153   FF                           counter[7]|Cin =>                          counter[7]|Cout 
        6.373    0.000   FF                          counter[7]|Cout =>                           counter[8]|Cin E
        6.526    0.153   FF                           counter[8]|Cin =>                          counter[8]|Cout 
        6.526    0.000   FF                          counter[8]|Cout =>                           counter[9]|Cin E
        6.679    0.153   FF                           counter[9]|Cin =>                          counter[9]|Cout 
        6.679    0.000   FF                          counter[9]|Cout =>                          counter[10]|Cin E
        6.832    0.153   FF                          counter[10]|Cin =>                         counter[10]|Cout 
        6.832    0.000   FF                         counter[10]|Cout =>                          counter[11]|Cin E
        6.985    0.153   FF                          counter[11]|Cin =>                         counter[11]|Cout 
        6.985    0.000   FF                         counter[11]|Cout =>                          counter[12]|Cin E
        7.138    0.153   FF                          counter[12]|Cin =>                         counter[12]|Cout 
        7.138    0.000   FF                         counter[12]|Cout =>                          counter[13]|Cin E
        7.280    0.142   FR                          counter[13]|Cin =>                         counter[13]|Cout 
        7.280    0.000   RR                         counter[13]|Cout =>                          counter[14]|Cin E
    Required Time: 1002.910
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                               Blinky|clk =>                          clk~input|padio 
      1000.647    0.647   RR                          clk~input|padio =>                        clk~input|combout 
      1001.469    0.822   RR                        clk~input|combout =>                   clk~inputclkctrl|inclk 
      1001.469    0.000   RR                   clk~inputclkctrl|inclk =>                  clk~inputclkctrl|outclk 
      1003.451    1.982   RR                  clk~inputclkctrl|outclk =>               clken_ctrl_X1_Y16_N0|ClkIn 
      1003.666    0.215   RR               clken_ctrl_X1_Y16_N0|ClkIn =>              clken_ctrl_X1_Y16_N0|ClkOut 
      1003.798    0.132   RR              clken_ctrl_X1_Y16_N0|ClkOut =>                          counter[14]|Clk 
      1002.735   -1.063   R                                     Setup
      1002.910    0.175                               Clock Variation

Setup from counter[0] to counter[13], clock Internal_generated_clock_Blinky|clk, constraint 1000.000
  Slack: 995.799
    Arrival Time:    7.127
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                               Blinky|clk =>                          clk~input|padio 
        0.647    0.647   RR                          clk~input|padio =>                        clk~input|combout 
        1.644    0.997   RR                        clk~input|combout =>                   clk~inputclkctrl|inclk 
        1.644    0.000   RR                   clk~inputclkctrl|inclk =>                  clk~inputclkctrl|outclk 
        3.638    1.994   RR                  clk~inputclkctrl|outclk =>               clken_ctrl_X1_Y17_N0|ClkIn 
        3.857    0.219   RR               clken_ctrl_X1_Y17_N0|ClkIn =>              clken_ctrl_X1_Y17_N0|ClkOut 
        3.989    0.132   RR              clken_ctrl_X1_Y17_N0|ClkOut =>                           counter[0]|Clk 
      Data Path:
        4.282    0.293   RR                           counter[0]|Clk =>                             counter[0]|Q D
        4.820    0.538   RR                             counter[0]|Q =>                             counter[1]|A E
        5.455    0.635   RR                             counter[1]|A =>                          counter[1]|Cout 
        5.455    0.000   RR                          counter[1]|Cout =>                           counter[2]|Cin E
        5.608    0.153   RF                           counter[2]|Cin =>                          counter[2]|Cout 
        5.608    0.000   FF                          counter[2]|Cout =>                           counter[3]|Cin E
        5.761    0.153   FF                           counter[3]|Cin =>                          counter[3]|Cout 
        5.761    0.000   FF                          counter[3]|Cout =>                           counter[4]|Cin E
        5.914    0.153   FF                           counter[4]|Cin =>                          counter[4]|Cout 
        5.914    0.000   FF                          counter[4]|Cout =>                           counter[5]|Cin E
        6.067    0.153   FF                           counter[5]|Cin =>                          counter[5]|Cout 
        6.067    0.000   FF                          counter[5]|Cout =>                           counter[6]|Cin E
        6.220    0.153   FF                           counter[6]|Cin =>                          counter[6]|Cout 
        6.220    0.000   FF                          counter[6]|Cout =>                           counter[7]|Cin E
        6.373    0.153   FF                           counter[7]|Cin =>                          counter[7]|Cout 
        6.373    0.000   FF                          counter[7]|Cout =>                           counter[8]|Cin E
        6.526    0.153   FF                           counter[8]|Cin =>                          counter[8]|Cout 
        6.526    0.000   FF                          counter[8]|Cout =>                           counter[9]|Cin E
        6.679    0.153   FF                           counter[9]|Cin =>                          counter[9]|Cout 
        6.679    0.000   FF                          counter[9]|Cout =>                          counter[10]|Cin E
        6.832    0.153   FF                          counter[10]|Cin =>                         counter[10]|Cout 
        6.832    0.000   FF                         counter[10]|Cout =>                          counter[11]|Cin E
        6.985    0.153   FF                          counter[11]|Cin =>                         counter[11]|Cout 
        6.985    0.000   FF                         counter[11]|Cout =>                          counter[12]|Cin E
        7.127    0.142   FR                          counter[12]|Cin =>                         counter[12]|Cout 
        7.127    0.000   RR                         counter[12]|Cout =>                          counter[13]|Cin E
    Required Time: 1002.926
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                               Blinky|clk =>                          clk~input|padio 
      1000.647    0.647   RR                          clk~input|padio =>                        clk~input|combout 
      1001.469    0.822   RR                        clk~input|combout =>                   clk~inputclkctrl|inclk 
      1001.469    0.000   RR                   clk~inputclkctrl|inclk =>                  clk~inputclkctrl|outclk 
      1003.451    1.982   RR                  clk~inputclkctrl|outclk =>               clken_ctrl_X1_Y17_N0|ClkIn 
      1003.666    0.215   RR               clken_ctrl_X1_Y17_N0|ClkIn =>              clken_ctrl_X1_Y17_N0|ClkOut 
      1003.798    0.132   RR              clken_ctrl_X1_Y17_N0|ClkOut =>                          counter[13]|Clk 
      1002.735   -1.063   R                                     Setup
      1002.926    0.191                               Clock Variation

Setup from counter[0] to counter[12], clock Internal_generated_clock_Blinky|clk, constraint 1000.000
  Slack: 995.952
    Arrival Time:    6.974
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                               Blinky|clk =>                          clk~input|padio 
        0.647    0.647   RR                          clk~input|padio =>                        clk~input|combout 
        1.644    0.997   RR                        clk~input|combout =>                   clk~inputclkctrl|inclk 
        1.644    0.000   RR                   clk~inputclkctrl|inclk =>                  clk~inputclkctrl|outclk 
        3.638    1.994   RR                  clk~inputclkctrl|outclk =>               clken_ctrl_X1_Y17_N0|ClkIn 
        3.857    0.219   RR               clken_ctrl_X1_Y17_N0|ClkIn =>              clken_ctrl_X1_Y17_N0|ClkOut 
        3.989    0.132   RR              clken_ctrl_X1_Y17_N0|ClkOut =>                           counter[0]|Clk 
      Data Path:
        4.282    0.293   RR                           counter[0]|Clk =>                             counter[0]|Q D
        4.820    0.538   RR                             counter[0]|Q =>                             counter[1]|A E
        5.455    0.635   RR                             counter[1]|A =>                          counter[1]|Cout 
        5.455    0.000   RR                          counter[1]|Cout =>                           counter[2]|Cin E
        5.608    0.153   RF                           counter[2]|Cin =>                          counter[2]|Cout 
        5.608    0.000   FF                          counter[2]|Cout =>                           counter[3]|Cin E
        5.761    0.153   FF                           counter[3]|Cin =>                          counter[3]|Cout 
        5.761    0.000   FF                          counter[3]|Cout =>                           counter[4]|Cin E
        5.914    0.153   FF                           counter[4]|Cin =>                          counter[4]|Cout 
        5.914    0.000   FF                          counter[4]|Cout =>                           counter[5]|Cin E
        6.067    0.153   FF                           counter[5]|Cin =>                          counter[5]|Cout 
        6.067    0.000   FF                          counter[5]|Cout =>                           counter[6]|Cin E
        6.220    0.153   FF                           counter[6]|Cin =>                          counter[6]|Cout 
        6.220    0.000   FF                          counter[6]|Cout =>                           counter[7]|Cin E
        6.373    0.153   FF                           counter[7]|Cin =>                          counter[7]|Cout 
        6.373    0.000   FF                          counter[7]|Cout =>                           counter[8]|Cin E
        6.526    0.153   FF                           counter[8]|Cin =>                          counter[8]|Cout 
        6.526    0.000   FF                          counter[8]|Cout =>                           counter[9]|Cin E
        6.679    0.153   FF                           counter[9]|Cin =>                          counter[9]|Cout 
        6.679    0.000   FF                          counter[9]|Cout =>                          counter[10]|Cin E
        6.832    0.153   FF                          counter[10]|Cin =>                         counter[10]|Cout 
        6.832    0.000   FF                         counter[10]|Cout =>                          counter[11]|Cin E
        6.974    0.142   FR                          counter[11]|Cin =>                         counter[11]|Cout 
        6.974    0.000   RR                         counter[11]|Cout =>                          counter[12]|Cin E
    Required Time: 1002.926
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                               Blinky|clk =>                          clk~input|padio 
      1000.647    0.647   RR                          clk~input|padio =>                        clk~input|combout 
      1001.469    0.822   RR                        clk~input|combout =>                   clk~inputclkctrl|inclk 
      1001.469    0.000   RR                   clk~inputclkctrl|inclk =>                  clk~inputclkctrl|outclk 
      1003.451    1.982   RR                  clk~inputclkctrl|outclk =>               clken_ctrl_X1_Y17_N0|ClkIn 
      1003.666    0.215   RR               clken_ctrl_X1_Y17_N0|ClkIn =>              clken_ctrl_X1_Y17_N0|ClkOut 
      1003.798    0.132   RR              clken_ctrl_X1_Y17_N0|ClkOut =>                          counter[12]|Clk 
      1002.735   -1.063   R                                     Setup
      1002.926    0.191                               Clock Variation

Setup from counter[0] to counter[11], clock Internal_generated_clock_Blinky|clk, constraint 1000.000
  Slack: 996.105
    Arrival Time:    6.821
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                               Blinky|clk =>                          clk~input|padio 
        0.647    0.647   RR                          clk~input|padio =>                        clk~input|combout 
        1.644    0.997   RR                        clk~input|combout =>                   clk~inputclkctrl|inclk 
        1.644    0.000   RR                   clk~inputclkctrl|inclk =>                  clk~inputclkctrl|outclk 
        3.638    1.994   RR                  clk~inputclkctrl|outclk =>               clken_ctrl_X1_Y17_N0|ClkIn 
        3.857    0.219   RR               clken_ctrl_X1_Y17_N0|ClkIn =>              clken_ctrl_X1_Y17_N0|ClkOut 
        3.989    0.132   RR              clken_ctrl_X1_Y17_N0|ClkOut =>                           counter[0]|Clk 
      Data Path:
        4.282    0.293   RR                           counter[0]|Clk =>                             counter[0]|Q D
        4.820    0.538   RR                             counter[0]|Q =>                             counter[1]|A E
        5.455    0.635   RR                             counter[1]|A =>                          counter[1]|Cout 
        5.455    0.000   RR                          counter[1]|Cout =>                           counter[2]|Cin E
        5.608    0.153   RF                           counter[2]|Cin =>                          counter[2]|Cout 
        5.608    0.000   FF                          counter[2]|Cout =>                           counter[3]|Cin E
        5.761    0.153   FF                           counter[3]|Cin =>                          counter[3]|Cout 
        5.761    0.000   FF                          counter[3]|Cout =>                           counter[4]|Cin E
        5.914    0.153   FF                           counter[4]|Cin =>                          counter[4]|Cout 
        5.914    0.000   FF                          counter[4]|Cout =>                           counter[5]|Cin E
        6.067    0.153   FF                           counter[5]|Cin =>                          counter[5]|Cout 
        6.067    0.000   FF                          counter[5]|Cout =>                           counter[6]|Cin E
        6.220    0.153   FF                           counter[6]|Cin =>                          counter[6]|Cout 
        6.220    0.000   FF                          counter[6]|Cout =>                           counter[7]|Cin E
        6.373    0.153   FF                           counter[7]|Cin =>                          counter[7]|Cout 
        6.373    0.000   FF                          counter[7]|Cout =>                           counter[8]|Cin E
        6.526    0.153   FF                           counter[8]|Cin =>                          counter[8]|Cout 
        6.526    0.000   FF                          counter[8]|Cout =>                           counter[9]|Cin E
        6.679    0.153   FF                           counter[9]|Cin =>                          counter[9]|Cout 
        6.679    0.000   FF                          counter[9]|Cout =>                          counter[10]|Cin E
        6.821    0.142   FR                          counter[10]|Cin =>                         counter[10]|Cout 
        6.821    0.000   RR                         counter[10]|Cout =>                          counter[11]|Cin E
    Required Time: 1002.926
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                               Blinky|clk =>                          clk~input|padio 
      1000.647    0.647   RR                          clk~input|padio =>                        clk~input|combout 
      1001.469    0.822   RR                        clk~input|combout =>                   clk~inputclkctrl|inclk 
      1001.469    0.000   RR                   clk~inputclkctrl|inclk =>                  clk~inputclkctrl|outclk 
      1003.451    1.982   RR                  clk~inputclkctrl|outclk =>               clken_ctrl_X1_Y17_N0|ClkIn 
      1003.666    0.215   RR               clken_ctrl_X1_Y17_N0|ClkIn =>              clken_ctrl_X1_Y17_N0|ClkOut 
      1003.798    0.132   RR              clken_ctrl_X1_Y17_N0|ClkOut =>                          counter[11]|Clk 
      1002.735   -1.063   R                                     Setup
      1002.926    0.191                               Clock Variation

Setup from counter[0] to counter[10], clock Internal_generated_clock_Blinky|clk, constraint 1000.000
  Slack: 996.258
    Arrival Time:    6.668
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                               Blinky|clk =>                          clk~input|padio 
        0.647    0.647   RR                          clk~input|padio =>                        clk~input|combout 
        1.644    0.997   RR                        clk~input|combout =>                   clk~inputclkctrl|inclk 
        1.644    0.000   RR                   clk~inputclkctrl|inclk =>                  clk~inputclkctrl|outclk 
        3.638    1.994   RR                  clk~inputclkctrl|outclk =>               clken_ctrl_X1_Y17_N0|ClkIn 
        3.857    0.219   RR               clken_ctrl_X1_Y17_N0|ClkIn =>              clken_ctrl_X1_Y17_N0|ClkOut 
        3.989    0.132   RR              clken_ctrl_X1_Y17_N0|ClkOut =>                           counter[0]|Clk 
      Data Path:
        4.282    0.293   RR                           counter[0]|Clk =>                             counter[0]|Q D
        4.820    0.538   RR                             counter[0]|Q =>                             counter[1]|A E
        5.455    0.635   RR                             counter[1]|A =>                          counter[1]|Cout 
        5.455    0.000   RR                          counter[1]|Cout =>                           counter[2]|Cin E
        5.608    0.153   RF                           counter[2]|Cin =>                          counter[2]|Cout 
        5.608    0.000   FF                          counter[2]|Cout =>                           counter[3]|Cin E
        5.761    0.153   FF                           counter[3]|Cin =>                          counter[3]|Cout 
        5.761    0.000   FF                          counter[3]|Cout =>                           counter[4]|Cin E
        5.914    0.153   FF                           counter[4]|Cin =>                          counter[4]|Cout 
        5.914    0.000   FF                          counter[4]|Cout =>                           counter[5]|Cin E
        6.067    0.153   FF                           counter[5]|Cin =>                          counter[5]|Cout 
        6.067    0.000   FF                          counter[5]|Cout =>                           counter[6]|Cin E
        6.220    0.153   FF                           counter[6]|Cin =>                          counter[6]|Cout 
        6.220    0.000   FF                          counter[6]|Cout =>                           counter[7]|Cin E
        6.373    0.153   FF                           counter[7]|Cin =>                          counter[7]|Cout 
        6.373    0.000   FF                          counter[7]|Cout =>                           counter[8]|Cin E
        6.526    0.153   FF                           counter[8]|Cin =>                          counter[8]|Cout 
        6.526    0.000   FF                          counter[8]|Cout =>                           counter[9]|Cin E
        6.668    0.142   FR                           counter[9]|Cin =>                          counter[9]|Cout 
        6.668    0.000   RR                          counter[9]|Cout =>                          counter[10]|Cin E
    Required Time: 1002.926
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                               Blinky|clk =>                          clk~input|padio 
      1000.647    0.647   RR                          clk~input|padio =>                        clk~input|combout 
      1001.469    0.822   RR                        clk~input|combout =>                   clk~inputclkctrl|inclk 
      1001.469    0.000   RR                   clk~inputclkctrl|inclk =>                  clk~inputclkctrl|outclk 
      1003.451    1.982   RR                  clk~inputclkctrl|outclk =>               clken_ctrl_X1_Y17_N0|ClkIn 
      1003.666    0.215   RR               clken_ctrl_X1_Y17_N0|ClkIn =>              clken_ctrl_X1_Y17_N0|ClkOut 
      1003.798    0.132   RR              clken_ctrl_X1_Y17_N0|ClkOut =>                          counter[10]|Clk 
      1002.735   -1.063   R                                     Setup
      1002.926    0.191                               Clock Variation

Setup from counter[0] to counter[9], clock Internal_generated_clock_Blinky|clk, constraint 1000.000
  Slack: 996.411
    Arrival Time:    6.515
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                               Blinky|clk =>                          clk~input|padio 
        0.647    0.647   RR                          clk~input|padio =>                        clk~input|combout 
        1.644    0.997   RR                        clk~input|combout =>                   clk~inputclkctrl|inclk 
        1.644    0.000   RR                   clk~inputclkctrl|inclk =>                  clk~inputclkctrl|outclk 
        3.638    1.994   RR                  clk~inputclkctrl|outclk =>               clken_ctrl_X1_Y17_N0|ClkIn 
        3.857    0.219   RR               clken_ctrl_X1_Y17_N0|ClkIn =>              clken_ctrl_X1_Y17_N0|ClkOut 
        3.989    0.132   RR              clken_ctrl_X1_Y17_N0|ClkOut =>                           counter[0]|Clk 
      Data Path:
        4.282    0.293   RR                           counter[0]|Clk =>                             counter[0]|Q D
        4.820    0.538   RR                             counter[0]|Q =>                             counter[1]|A E
        5.455    0.635   RR                             counter[1]|A =>                          counter[1]|Cout 
        5.455    0.000   RR                          counter[1]|Cout =>                           counter[2]|Cin E
        5.608    0.153   RF                           counter[2]|Cin =>                          counter[2]|Cout 
        5.608    0.000   FF                          counter[2]|Cout =>                           counter[3]|Cin E
        5.761    0.153   FF                           counter[3]|Cin =>                          counter[3]|Cout 
        5.761    0.000   FF                          counter[3]|Cout =>                           counter[4]|Cin E
        5.914    0.153   FF                           counter[4]|Cin =>                          counter[4]|Cout 
        5.914    0.000   FF                          counter[4]|Cout =>                           counter[5]|Cin E
        6.067    0.153   FF                           counter[5]|Cin =>                          counter[5]|Cout 
        6.067    0.000   FF                          counter[5]|Cout =>                           counter[6]|Cin E
        6.220    0.153   FF                           counter[6]|Cin =>                          counter[6]|Cout 
        6.220    0.000   FF                          counter[6]|Cout =>                           counter[7]|Cin E
        6.373    0.153   FF                           counter[7]|Cin =>                          counter[7]|Cout 
        6.373    0.000   FF                          counter[7]|Cout =>                           counter[8]|Cin E
        6.515    0.142   FR                           counter[8]|Cin =>                          counter[8]|Cout 
        6.515    0.000   RR                          counter[8]|Cout =>                           counter[9]|Cin E
    Required Time: 1002.926
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                               Blinky|clk =>                          clk~input|padio 
      1000.647    0.647   RR                          clk~input|padio =>                        clk~input|combout 
      1001.469    0.822   RR                        clk~input|combout =>                   clk~inputclkctrl|inclk 
      1001.469    0.000   RR                   clk~inputclkctrl|inclk =>                  clk~inputclkctrl|outclk 
      1003.451    1.982   RR                  clk~inputclkctrl|outclk =>               clken_ctrl_X1_Y17_N0|ClkIn 
      1003.666    0.215   RR               clken_ctrl_X1_Y17_N0|ClkIn =>              clken_ctrl_X1_Y17_N0|ClkOut 
      1003.798    0.132   RR              clken_ctrl_X1_Y17_N0|ClkOut =>                           counter[9]|Clk 
      1002.735   -1.063   R                                     Setup
      1002.926    0.191                               Clock Variation

Setup from counter[0] to counter[8], clock Internal_generated_clock_Blinky|clk, constraint 1000.000
  Slack: 996.564
    Arrival Time:    6.362
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                               Blinky|clk =>                          clk~input|padio 
        0.647    0.647   RR                          clk~input|padio =>                        clk~input|combout 
        1.644    0.997   RR                        clk~input|combout =>                   clk~inputclkctrl|inclk 
        1.644    0.000   RR                   clk~inputclkctrl|inclk =>                  clk~inputclkctrl|outclk 
        3.638    1.994   RR                  clk~inputclkctrl|outclk =>               clken_ctrl_X1_Y17_N0|ClkIn 
        3.857    0.219   RR               clken_ctrl_X1_Y17_N0|ClkIn =>              clken_ctrl_X1_Y17_N0|ClkOut 
        3.989    0.132   RR              clken_ctrl_X1_Y17_N0|ClkOut =>                           counter[0]|Clk 
      Data Path:
        4.282    0.293   RR                           counter[0]|Clk =>                             counter[0]|Q D
        4.820    0.538   RR                             counter[0]|Q =>                             counter[1]|A E
        5.455    0.635   RR                             counter[1]|A =>                          counter[1]|Cout 
        5.455    0.000   RR                          counter[1]|Cout =>                           counter[2]|Cin E
        5.608    0.153   RF                           counter[2]|Cin =>                          counter[2]|Cout 
        5.608    0.000   FF                          counter[2]|Cout =>                           counter[3]|Cin E
        5.761    0.153   FF                           counter[3]|Cin =>                          counter[3]|Cout 
        5.761    0.000   FF                          counter[3]|Cout =>                           counter[4]|Cin E
        5.914    0.153   FF                           counter[4]|Cin =>                          counter[4]|Cout 
        5.914    0.000   FF                          counter[4]|Cout =>                           counter[5]|Cin E
        6.067    0.153   FF                           counter[5]|Cin =>                          counter[5]|Cout 
        6.067    0.000   FF                          counter[5]|Cout =>                           counter[6]|Cin E
        6.220    0.153   FF                           counter[6]|Cin =>                          counter[6]|Cout 
        6.220    0.000   FF                          counter[6]|Cout =>                           counter[7]|Cin E
        6.362    0.142   FR                           counter[7]|Cin =>                          counter[7]|Cout 
        6.362    0.000   RR                          counter[7]|Cout =>                           counter[8]|Cin E
    Required Time: 1002.926
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                               Blinky|clk =>                          clk~input|padio 
      1000.647    0.647   RR                          clk~input|padio =>                        clk~input|combout 
      1001.469    0.822   RR                        clk~input|combout =>                   clk~inputclkctrl|inclk 
      1001.469    0.000   RR                   clk~inputclkctrl|inclk =>                  clk~inputclkctrl|outclk 
      1003.451    1.982   RR                  clk~inputclkctrl|outclk =>               clken_ctrl_X1_Y17_N0|ClkIn 
      1003.666    0.215   RR               clken_ctrl_X1_Y17_N0|ClkIn =>              clken_ctrl_X1_Y17_N0|ClkOut 
      1003.798    0.132   RR              clken_ctrl_X1_Y17_N0|ClkOut =>                           counter[8]|Clk 
      1002.735   -1.063   R                                     Setup
      1002.926    0.191                               Clock Variation

Setup from counter[0] to counter[7], clock Internal_generated_clock_Blinky|clk, constraint 1000.000
  Slack: 996.717
    Arrival Time:    6.209
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                               Blinky|clk =>                          clk~input|padio 
        0.647    0.647   RR                          clk~input|padio =>                        clk~input|combout 
        1.644    0.997   RR                        clk~input|combout =>                   clk~inputclkctrl|inclk 
        1.644    0.000   RR                   clk~inputclkctrl|inclk =>                  clk~inputclkctrl|outclk 
        3.638    1.994   RR                  clk~inputclkctrl|outclk =>               clken_ctrl_X1_Y17_N0|ClkIn 
        3.857    0.219   RR               clken_ctrl_X1_Y17_N0|ClkIn =>              clken_ctrl_X1_Y17_N0|ClkOut 
        3.989    0.132   RR              clken_ctrl_X1_Y17_N0|ClkOut =>                           counter[0]|Clk 
      Data Path:
        4.282    0.293   RR                           counter[0]|Clk =>                             counter[0]|Q D
        4.820    0.538   RR                             counter[0]|Q =>                             counter[1]|A E
        5.455    0.635   RR                             counter[1]|A =>                          counter[1]|Cout 
        5.455    0.000   RR                          counter[1]|Cout =>                           counter[2]|Cin E
        5.608    0.153   RF                           counter[2]|Cin =>                          counter[2]|Cout 
        5.608    0.000   FF                          counter[2]|Cout =>                           counter[3]|Cin E
        5.761    0.153   FF                           counter[3]|Cin =>                          counter[3]|Cout 
        5.761    0.000   FF                          counter[3]|Cout =>                           counter[4]|Cin E
        5.914    0.153   FF                           counter[4]|Cin =>                          counter[4]|Cout 
        5.914    0.000   FF                          counter[4]|Cout =>                           counter[5]|Cin E
        6.067    0.153   FF                           counter[5]|Cin =>                          counter[5]|Cout 
        6.067    0.000   FF                          counter[5]|Cout =>                           counter[6]|Cin E
        6.209    0.142   FR                           counter[6]|Cin =>                          counter[6]|Cout 
        6.209    0.000   RR                          counter[6]|Cout =>                           counter[7]|Cin E
    Required Time: 1002.926
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                               Blinky|clk =>                          clk~input|padio 
      1000.647    0.647   RR                          clk~input|padio =>                        clk~input|combout 
      1001.469    0.822   RR                        clk~input|combout =>                   clk~inputclkctrl|inclk 
      1001.469    0.000   RR                   clk~inputclkctrl|inclk =>                  clk~inputclkctrl|outclk 
      1003.451    1.982   RR                  clk~inputclkctrl|outclk =>               clken_ctrl_X1_Y17_N0|ClkIn 
      1003.666    0.215   RR               clken_ctrl_X1_Y17_N0|ClkIn =>              clken_ctrl_X1_Y17_N0|ClkOut 
      1003.798    0.132   RR              clken_ctrl_X1_Y17_N0|ClkOut =>                           counter[7]|Clk 
      1002.735   -1.063   R                                     Setup
      1002.926    0.191                               Clock Variation

Setup from counter[0] to counter[6], clock Internal_generated_clock_Blinky|clk, constraint 1000.000
  Slack: 996.870
    Arrival Time:    6.056
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                               Blinky|clk =>                          clk~input|padio 
        0.647    0.647   RR                          clk~input|padio =>                        clk~input|combout 
        1.644    0.997   RR                        clk~input|combout =>                   clk~inputclkctrl|inclk 
        1.644    0.000   RR                   clk~inputclkctrl|inclk =>                  clk~inputclkctrl|outclk 
        3.638    1.994   RR                  clk~inputclkctrl|outclk =>               clken_ctrl_X1_Y17_N0|ClkIn 
        3.857    0.219   RR               clken_ctrl_X1_Y17_N0|ClkIn =>              clken_ctrl_X1_Y17_N0|ClkOut 
        3.989    0.132   RR              clken_ctrl_X1_Y17_N0|ClkOut =>                           counter[0]|Clk 
      Data Path:
        4.282    0.293   RR                           counter[0]|Clk =>                             counter[0]|Q D
        4.820    0.538   RR                             counter[0]|Q =>                             counter[1]|A E
        5.455    0.635   RR                             counter[1]|A =>                          counter[1]|Cout 
        5.455    0.000   RR                          counter[1]|Cout =>                           counter[2]|Cin E
        5.608    0.153   RF                           counter[2]|Cin =>                          counter[2]|Cout 
        5.608    0.000   FF                          counter[2]|Cout =>                           counter[3]|Cin E
        5.761    0.153   FF                           counter[3]|Cin =>                          counter[3]|Cout 
        5.761    0.000   FF                          counter[3]|Cout =>                           counter[4]|Cin E
        5.914    0.153   FF                           counter[4]|Cin =>                          counter[4]|Cout 
        5.914    0.000   FF                          counter[4]|Cout =>                           counter[5]|Cin E
        6.056    0.142   FR                           counter[5]|Cin =>                          counter[5]|Cout 
        6.056    0.000   RR                          counter[5]|Cout =>                           counter[6]|Cin E
    Required Time: 1002.926
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                               Blinky|clk =>                          clk~input|padio 
      1000.647    0.647   RR                          clk~input|padio =>                        clk~input|combout 
      1001.469    0.822   RR                        clk~input|combout =>                   clk~inputclkctrl|inclk 
      1001.469    0.000   RR                   clk~inputclkctrl|inclk =>                  clk~inputclkctrl|outclk 
      1003.451    1.982   RR                  clk~inputclkctrl|outclk =>               clken_ctrl_X1_Y17_N0|ClkIn 
      1003.666    0.215   RR               clken_ctrl_X1_Y17_N0|ClkIn =>              clken_ctrl_X1_Y17_N0|ClkOut 
      1003.798    0.132   RR              clken_ctrl_X1_Y17_N0|ClkOut =>                           counter[6]|Clk 
      1002.735   -1.063   R                                     Setup
      1002.926    0.191                               Clock Variation

Setup from counter[0] to counter[5], clock Internal_generated_clock_Blinky|clk, constraint 1000.000
  Slack: 997.023
    Arrival Time:    5.903
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                               Blinky|clk =>                          clk~input|padio 
        0.647    0.647   RR                          clk~input|padio =>                        clk~input|combout 
        1.644    0.997   RR                        clk~input|combout =>                   clk~inputclkctrl|inclk 
        1.644    0.000   RR                   clk~inputclkctrl|inclk =>                  clk~inputclkctrl|outclk 
        3.638    1.994   RR                  clk~inputclkctrl|outclk =>               clken_ctrl_X1_Y17_N0|ClkIn 
        3.857    0.219   RR               clken_ctrl_X1_Y17_N0|ClkIn =>              clken_ctrl_X1_Y17_N0|ClkOut 
        3.989    0.132   RR              clken_ctrl_X1_Y17_N0|ClkOut =>                           counter[0]|Clk 
      Data Path:
        4.282    0.293   RR                           counter[0]|Clk =>                             counter[0]|Q D
        4.820    0.538   RR                             counter[0]|Q =>                             counter[1]|A E
        5.455    0.635   RR                             counter[1]|A =>                          counter[1]|Cout 
        5.455    0.000   RR                          counter[1]|Cout =>                           counter[2]|Cin E
        5.608    0.153   RF                           counter[2]|Cin =>                          counter[2]|Cout 
        5.608    0.000   FF                          counter[2]|Cout =>                           counter[3]|Cin E
        5.761    0.153   FF                           counter[3]|Cin =>                          counter[3]|Cout 
        5.761    0.000   FF                          counter[3]|Cout =>                           counter[4]|Cin E
        5.903    0.142   FR                           counter[4]|Cin =>                          counter[4]|Cout 
        5.903    0.000   RR                          counter[4]|Cout =>                           counter[5]|Cin E
    Required Time: 1002.926
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                               Blinky|clk =>                          clk~input|padio 
      1000.647    0.647   RR                          clk~input|padio =>                        clk~input|combout 
      1001.469    0.822   RR                        clk~input|combout =>                   clk~inputclkctrl|inclk 
      1001.469    0.000   RR                   clk~inputclkctrl|inclk =>                  clk~inputclkctrl|outclk 
      1003.451    1.982   RR                  clk~inputclkctrl|outclk =>               clken_ctrl_X1_Y17_N0|ClkIn 
      1003.666    0.215   RR               clken_ctrl_X1_Y17_N0|ClkIn =>              clken_ctrl_X1_Y17_N0|ClkOut 
      1003.798    0.132   RR              clken_ctrl_X1_Y17_N0|ClkOut =>                           counter[5]|Clk 
      1002.735   -1.063   R                                     Setup
      1002.926    0.191                               Clock Variation

Setup from counter[0] to counter[4], clock Internal_generated_clock_Blinky|clk, constraint 1000.000
  Slack: 997.176
    Arrival Time:    5.750
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                               Blinky|clk =>                          clk~input|padio 
        0.647    0.647   RR                          clk~input|padio =>                        clk~input|combout 
        1.644    0.997   RR                        clk~input|combout =>                   clk~inputclkctrl|inclk 
        1.644    0.000   RR                   clk~inputclkctrl|inclk =>                  clk~inputclkctrl|outclk 
        3.638    1.994   RR                  clk~inputclkctrl|outclk =>               clken_ctrl_X1_Y17_N0|ClkIn 
        3.857    0.219   RR               clken_ctrl_X1_Y17_N0|ClkIn =>              clken_ctrl_X1_Y17_N0|ClkOut 
        3.989    0.132   RR              clken_ctrl_X1_Y17_N0|ClkOut =>                           counter[0]|Clk 
      Data Path:
        4.282    0.293   RR                           counter[0]|Clk =>                             counter[0]|Q D
        4.820    0.538   RR                             counter[0]|Q =>                             counter[1]|A E
        5.455    0.635   RR                             counter[1]|A =>                          counter[1]|Cout 
        5.455    0.000   RR                          counter[1]|Cout =>                           counter[2]|Cin E
        5.608    0.153   RF                           counter[2]|Cin =>                          counter[2]|Cout 
        5.608    0.000   FF                          counter[2]|Cout =>                           counter[3]|Cin E
        5.750    0.142   FR                           counter[3]|Cin =>                          counter[3]|Cout 
        5.750    0.000   RR                          counter[3]|Cout =>                           counter[4]|Cin E
    Required Time: 1002.926
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                               Blinky|clk =>                          clk~input|padio 
      1000.647    0.647   RR                          clk~input|padio =>                        clk~input|combout 
      1001.469    0.822   RR                        clk~input|combout =>                   clk~inputclkctrl|inclk 
      1001.469    0.000   RR                   clk~inputclkctrl|inclk =>                  clk~inputclkctrl|outclk 
      1003.451    1.982   RR                  clk~inputclkctrl|outclk =>               clken_ctrl_X1_Y17_N0|ClkIn 
      1003.666    0.215   RR               clken_ctrl_X1_Y17_N0|ClkIn =>              clken_ctrl_X1_Y17_N0|ClkOut 
      1003.798    0.132   RR              clken_ctrl_X1_Y17_N0|ClkOut =>                           counter[4]|Clk 
      1002.735   -1.063   R                                     Setup
      1002.926    0.191                               Clock Variation

Setup from counter[0] to counter[3], clock Internal_generated_clock_Blinky|clk, constraint 1000.000
  Slack: 997.329
    Arrival Time:    5.597
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                               Blinky|clk =>                          clk~input|padio 
        0.647    0.647   RR                          clk~input|padio =>                        clk~input|combout 
        1.644    0.997   RR                        clk~input|combout =>                   clk~inputclkctrl|inclk 
        1.644    0.000   RR                   clk~inputclkctrl|inclk =>                  clk~inputclkctrl|outclk 
        3.638    1.994   RR                  clk~inputclkctrl|outclk =>               clken_ctrl_X1_Y17_N0|ClkIn 
        3.857    0.219   RR               clken_ctrl_X1_Y17_N0|ClkIn =>              clken_ctrl_X1_Y17_N0|ClkOut 
        3.989    0.132   RR              clken_ctrl_X1_Y17_N0|ClkOut =>                           counter[0]|Clk 
      Data Path:
        4.282    0.293   RR                           counter[0]|Clk =>                             counter[0]|Q D
        4.820    0.538   RR                             counter[0]|Q =>                             counter[1]|A E
        5.455    0.635   RR                             counter[1]|A =>                          counter[1]|Cout 
        5.455    0.000   RR                          counter[1]|Cout =>                           counter[2]|Cin E
        5.597    0.142   RR                           counter[2]|Cin =>                          counter[2]|Cout 
        5.597    0.000   RR                          counter[2]|Cout =>                           counter[3]|Cin E
    Required Time: 1002.926
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                               Blinky|clk =>                          clk~input|padio 
      1000.647    0.647   RR                          clk~input|padio =>                        clk~input|combout 
      1001.469    0.822   RR                        clk~input|combout =>                   clk~inputclkctrl|inclk 
      1001.469    0.000   RR                   clk~inputclkctrl|inclk =>                  clk~inputclkctrl|outclk 
      1003.451    1.982   RR                  clk~inputclkctrl|outclk =>               clken_ctrl_X1_Y17_N0|ClkIn 
      1003.666    0.215   RR               clken_ctrl_X1_Y17_N0|ClkIn =>              clken_ctrl_X1_Y17_N0|ClkOut 
      1003.798    0.132   RR              clken_ctrl_X1_Y17_N0|ClkOut =>                           counter[3]|Clk 
      1002.735   -1.063   R                                     Setup
      1002.926    0.191                               Clock Variation

Setup from counter[0] to counter[2], clock Internal_generated_clock_Blinky|clk, constraint 1000.000
  Slack: 997.471
    Arrival Time:    5.455
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                               Blinky|clk =>                          clk~input|padio 
        0.647    0.647   RR                          clk~input|padio =>                        clk~input|combout 
        1.644    0.997   RR                        clk~input|combout =>                   clk~inputclkctrl|inclk 
        1.644    0.000   RR                   clk~inputclkctrl|inclk =>                  clk~inputclkctrl|outclk 
        3.638    1.994   RR                  clk~inputclkctrl|outclk =>               clken_ctrl_X1_Y17_N0|ClkIn 
        3.857    0.219   RR               clken_ctrl_X1_Y17_N0|ClkIn =>              clken_ctrl_X1_Y17_N0|ClkOut 
        3.989    0.132   RR              clken_ctrl_X1_Y17_N0|ClkOut =>                           counter[0]|Clk 
      Data Path:
        4.282    0.293   RR                           counter[0]|Clk =>                             counter[0]|Q D
        4.820    0.538   RR                             counter[0]|Q =>                             counter[1]|A E
        5.455    0.635   RR                             counter[1]|A =>                          counter[1]|Cout 
        5.455    0.000   RR                          counter[1]|Cout =>                           counter[2]|Cin E
    Required Time: 1002.926
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                               Blinky|clk =>                          clk~input|padio 
      1000.647    0.647   RR                          clk~input|padio =>                        clk~input|combout 
      1001.469    0.822   RR                        clk~input|combout =>                   clk~inputclkctrl|inclk 
      1001.469    0.000   RR                   clk~inputclkctrl|inclk =>                  clk~inputclkctrl|outclk 
      1003.451    1.982   RR                  clk~inputclkctrl|outclk =>               clken_ctrl_X1_Y17_N0|ClkIn 
      1003.666    0.215   RR               clken_ctrl_X1_Y17_N0|ClkIn =>              clken_ctrl_X1_Y17_N0|ClkOut 
      1003.798    0.132   RR              clken_ctrl_X1_Y17_N0|ClkOut =>                           counter[2]|Clk 
      1002.735   -1.063   R                                     Setup
      1002.926    0.191                               Clock Variation

Setup from counter[0] to counter[1], clock Internal_generated_clock_Blinky|clk, constraint 1000.000
  Slack: 998.135
    Arrival Time:    4.820
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                               Blinky|clk =>                          clk~input|padio 
        0.647    0.647   RR                          clk~input|padio =>                        clk~input|combout 
        1.644    0.997   RR                        clk~input|combout =>                   clk~inputclkctrl|inclk 
        1.644    0.000   RR                   clk~inputclkctrl|inclk =>                  clk~inputclkctrl|outclk 
        3.638    1.994   RR                  clk~inputclkctrl|outclk =>               clken_ctrl_X1_Y17_N0|ClkIn 
        3.857    0.219   RR               clken_ctrl_X1_Y17_N0|ClkIn =>              clken_ctrl_X1_Y17_N0|ClkOut 
        3.989    0.132   RR              clken_ctrl_X1_Y17_N0|ClkOut =>                           counter[0]|Clk 
      Data Path:
        4.282    0.293   RR                           counter[0]|Clk =>                             counter[0]|Q D
        4.820    0.538   RR                             counter[0]|Q =>                             counter[1]|A E
    Required Time: 1002.955
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                               Blinky|clk =>                          clk~input|padio 
      1000.647    0.647   RR                          clk~input|padio =>                        clk~input|combout 
      1001.469    0.822   RR                        clk~input|combout =>                   clk~inputclkctrl|inclk 
      1001.469    0.000   RR                   clk~inputclkctrl|inclk =>                  clk~inputclkctrl|outclk 
      1003.451    1.982   RR                  clk~inputclkctrl|outclk =>               clken_ctrl_X1_Y17_N0|ClkIn 
      1003.666    0.215   RR               clken_ctrl_X1_Y17_N0|ClkIn =>              clken_ctrl_X1_Y17_N0|ClkOut 
      1003.798    0.132   RR              clken_ctrl_X1_Y17_N0|ClkOut =>                           counter[1]|Clk 
      1002.764   -1.034   R                                     Setup
      1002.955    0.191                               Clock Variation

Setup from counter[13] to counter[13], clock Internal_generated_clock_Blinky|clk, constraint 1000.000
  Slack: 998.176
    Arrival Time:    4.820
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                               Blinky|clk =>                          clk~input|padio 
        0.647    0.647   RR                          clk~input|padio =>                        clk~input|combout 
        1.644    0.997   RR                        clk~input|combout =>                   clk~inputclkctrl|inclk 
        1.644    0.000   RR                   clk~inputclkctrl|inclk =>                  clk~inputclkctrl|outclk 
        3.638    1.994   RR                  clk~inputclkctrl|outclk =>               clken_ctrl_X1_Y17_N0|ClkIn 
        3.857    0.219   RR               clken_ctrl_X1_Y17_N0|ClkIn =>              clken_ctrl_X1_Y17_N0|ClkOut 
        3.989    0.132   RR              clken_ctrl_X1_Y17_N0|ClkOut =>                          counter[13]|Clk 
      Data Path:
        4.282    0.293   RR                          counter[13]|Clk =>                            counter[13]|Q D
        4.820    0.538   RR                            counter[13]|Q =>                            counter[13]|B E
    Required Time: 1002.996
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                               Blinky|clk =>                          clk~input|padio 
      1000.647    0.647   RR                          clk~input|padio =>                        clk~input|combout 
      1001.469    0.822   RR                        clk~input|combout =>                   clk~inputclkctrl|inclk 
      1001.469    0.000   RR                   clk~inputclkctrl|inclk =>                  clk~inputclkctrl|outclk 
      1003.451    1.982   RR                  clk~inputclkctrl|outclk =>               clken_ctrl_X1_Y17_N0|ClkIn 
      1003.666    0.215   RR               clken_ctrl_X1_Y17_N0|ClkIn =>              clken_ctrl_X1_Y17_N0|ClkOut 
      1003.798    0.132   RR              clken_ctrl_X1_Y17_N0|ClkOut =>                          counter[13]|Clk 
      1002.805   -0.993   R                                     Setup
      1002.996    0.191                               Clock Variation

Setup from counter[8] to counter[8], clock Internal_generated_clock_Blinky|clk, constraint 1000.000
  Slack: 998.176
    Arrival Time:    4.820
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                               Blinky|clk =>                          clk~input|padio 
        0.647    0.647   RR                          clk~input|padio =>                        clk~input|combout 
        1.644    0.997   RR                        clk~input|combout =>                   clk~inputclkctrl|inclk 
        1.644    0.000   RR                   clk~inputclkctrl|inclk =>                  clk~inputclkctrl|outclk 
        3.638    1.994   RR                  clk~inputclkctrl|outclk =>               clken_ctrl_X1_Y17_N0|ClkIn 
        3.857    0.219   RR               clken_ctrl_X1_Y17_N0|ClkIn =>              clken_ctrl_X1_Y17_N0|ClkOut 
        3.989    0.132   RR              clken_ctrl_X1_Y17_N0|ClkOut =>                           counter[8]|Clk 
      Data Path:
        4.282    0.293   RR                           counter[8]|Clk =>                             counter[8]|Q D
        4.820    0.538   RR                             counter[8]|Q =>                             counter[8]|B E
    Required Time: 1002.996
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                               Blinky|clk =>                          clk~input|padio 
      1000.647    0.647   RR                          clk~input|padio =>                        clk~input|combout 
      1001.469    0.822   RR                        clk~input|combout =>                   clk~inputclkctrl|inclk 
      1001.469    0.000   RR                   clk~inputclkctrl|inclk =>                  clk~inputclkctrl|outclk 
      1003.451    1.982   RR                  clk~inputclkctrl|outclk =>               clken_ctrl_X1_Y17_N0|ClkIn 
      1003.666    0.215   RR               clken_ctrl_X1_Y17_N0|ClkIn =>              clken_ctrl_X1_Y17_N0|ClkOut 
      1003.798    0.132   RR              clken_ctrl_X1_Y17_N0|ClkOut =>                           counter[8]|Clk 
      1002.805   -0.993   R                                     Setup
      1002.996    0.191                               Clock Variation

Setup from counter[26] to counter[26], clock Internal_generated_clock_Blinky|clk, constraint 1000.000
  Slack: 998.176
    Arrival Time:    4.820
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                               Blinky|clk =>                          clk~input|padio 
        0.647    0.647   RR                          clk~input|padio =>                        clk~input|combout 
        1.644    0.997   RR                        clk~input|combout =>                   clk~inputclkctrl|inclk 
        1.644    0.000   RR                   clk~inputclkctrl|inclk =>                  clk~inputclkctrl|outclk 
        3.638    1.994   RR                  clk~inputclkctrl|outclk =>               clken_ctrl_X1_Y16_N0|ClkIn 
        3.857    0.219   RR               clken_ctrl_X1_Y16_N0|ClkIn =>              clken_ctrl_X1_Y16_N0|ClkOut 
        3.989    0.132   RR              clken_ctrl_X1_Y16_N0|ClkOut =>                          counter[26]|Clk 
      Data Path:
        4.282    0.293   RR                          counter[26]|Clk =>                            counter[26]|Q D
        4.820    0.538   RR                            counter[26]|Q =>                            counter[26]|B E
    Required Time: 1002.996
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                               Blinky|clk =>                          clk~input|padio 
      1000.647    0.647   RR                          clk~input|padio =>                        clk~input|combout 
      1001.469    0.822   RR                        clk~input|combout =>                   clk~inputclkctrl|inclk 
      1001.469    0.000   RR                   clk~inputclkctrl|inclk =>                  clk~inputclkctrl|outclk 
      1003.451    1.982   RR                  clk~inputclkctrl|outclk =>               clken_ctrl_X1_Y16_N0|ClkIn 
      1003.666    0.215   RR               clken_ctrl_X1_Y16_N0|ClkIn =>              clken_ctrl_X1_Y16_N0|ClkOut 
      1003.798    0.132   RR              clken_ctrl_X1_Y16_N0|ClkOut =>                          counter[26]|Clk 
      1002.805   -0.993   R                                     Setup
      1002.996    0.191                               Clock Variation

Setup from counter[11] to counter[11], clock Internal_generated_clock_Blinky|clk, constraint 1000.000
  Slack: 998.176
    Arrival Time:    4.820
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                               Blinky|clk =>                          clk~input|padio 
        0.647    0.647   RR                          clk~input|padio =>                        clk~input|combout 
        1.644    0.997   RR                        clk~input|combout =>                   clk~inputclkctrl|inclk 
        1.644    0.000   RR                   clk~inputclkctrl|inclk =>                  clk~inputclkctrl|outclk 
        3.638    1.994   RR                  clk~inputclkctrl|outclk =>               clken_ctrl_X1_Y17_N0|ClkIn 
        3.857    0.219   RR               clken_ctrl_X1_Y17_N0|ClkIn =>              clken_ctrl_X1_Y17_N0|ClkOut 
        3.989    0.132   RR              clken_ctrl_X1_Y17_N0|ClkOut =>                          counter[11]|Clk 
      Data Path:
        4.282    0.293   RR                          counter[11]|Clk =>                            counter[11]|Q D
        4.820    0.538   RR                            counter[11]|Q =>                            counter[11]|B E
    Required Time: 1002.996
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                               Blinky|clk =>                          clk~input|padio 
      1000.647    0.647   RR                          clk~input|padio =>                        clk~input|combout 
      1001.469    0.822   RR                        clk~input|combout =>                   clk~inputclkctrl|inclk 
      1001.469    0.000   RR                   clk~inputclkctrl|inclk =>                  clk~inputclkctrl|outclk 
      1003.451    1.982   RR                  clk~inputclkctrl|outclk =>               clken_ctrl_X1_Y17_N0|ClkIn 
      1003.666    0.215   RR               clken_ctrl_X1_Y17_N0|ClkIn =>              clken_ctrl_X1_Y17_N0|ClkOut 
      1003.798    0.132   RR              clken_ctrl_X1_Y17_N0|ClkOut =>                          counter[11]|Clk 
      1002.805   -0.993   R                                     Setup
      1002.996    0.191                               Clock Variation

Setup from counter[27] to counter[27], clock Internal_generated_clock_Blinky|clk, constraint 1000.000
  Slack: 998.176
    Arrival Time:    4.820
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                               Blinky|clk =>                          clk~input|padio 
        0.647    0.647   RR                          clk~input|padio =>                        clk~input|combout 
        1.644    0.997   RR                        clk~input|combout =>                   clk~inputclkctrl|inclk 
        1.644    0.000   RR                   clk~inputclkctrl|inclk =>                  clk~inputclkctrl|outclk 
        3.638    1.994   RR                  clk~inputclkctrl|outclk =>               clken_ctrl_X1_Y16_N0|ClkIn 
        3.857    0.219   RR               clken_ctrl_X1_Y16_N0|ClkIn =>              clken_ctrl_X1_Y16_N0|ClkOut 
        3.989    0.132   RR              clken_ctrl_X1_Y16_N0|ClkOut =>                          counter[27]|Clk 
      Data Path:
        4.282    0.293   RR                          counter[27]|Clk =>                            counter[27]|Q D
        4.820    0.538   RR                            counter[27]|Q =>                            counter[27]|B E
    Required Time: 1002.996
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                               Blinky|clk =>                          clk~input|padio 
      1000.647    0.647   RR                          clk~input|padio =>                        clk~input|combout 
      1001.469    0.822   RR                        clk~input|combout =>                   clk~inputclkctrl|inclk 
      1001.469    0.000   RR                   clk~inputclkctrl|inclk =>                  clk~inputclkctrl|outclk 
      1003.451    1.982   RR                  clk~inputclkctrl|outclk =>               clken_ctrl_X1_Y16_N0|ClkIn 
      1003.666    0.215   RR               clken_ctrl_X1_Y16_N0|ClkIn =>              clken_ctrl_X1_Y16_N0|ClkOut 
      1003.798    0.132   RR              clken_ctrl_X1_Y16_N0|ClkOut =>                          counter[27]|Clk 
      1002.805   -0.993   R                                     Setup
      1002.996    0.191                               Clock Variation

Setup from counter[10] to counter[10], clock Internal_generated_clock_Blinky|clk, constraint 1000.000
  Slack: 998.176
    Arrival Time:    4.820
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                               Blinky|clk =>                          clk~input|padio 
        0.647    0.647   RR                          clk~input|padio =>                        clk~input|combout 
        1.644    0.997   RR                        clk~input|combout =>                   clk~inputclkctrl|inclk 
        1.644    0.000   RR                   clk~inputclkctrl|inclk =>                  clk~inputclkctrl|outclk 
        3.638    1.994   RR                  clk~inputclkctrl|outclk =>               clken_ctrl_X1_Y17_N0|ClkIn 
        3.857    0.219   RR               clken_ctrl_X1_Y17_N0|ClkIn =>              clken_ctrl_X1_Y17_N0|ClkOut 
        3.989    0.132   RR              clken_ctrl_X1_Y17_N0|ClkOut =>                          counter[10]|Clk 
      Data Path:
        4.282    0.293   RR                          counter[10]|Clk =>                            counter[10]|Q D
        4.820    0.538   RR                            counter[10]|Q =>                            counter[10]|B E
    Required Time: 1002.996
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                               Blinky|clk =>                          clk~input|padio 
      1000.647    0.647   RR                          clk~input|padio =>                        clk~input|combout 
      1001.469    0.822   RR                        clk~input|combout =>                   clk~inputclkctrl|inclk 
      1001.469    0.000   RR                   clk~inputclkctrl|inclk =>                  clk~inputclkctrl|outclk 
      1003.451    1.982   RR                  clk~inputclkctrl|outclk =>               clken_ctrl_X1_Y17_N0|ClkIn 
      1003.666    0.215   RR               clken_ctrl_X1_Y17_N0|ClkIn =>              clken_ctrl_X1_Y17_N0|ClkOut 
      1003.798    0.132   RR              clken_ctrl_X1_Y17_N0|ClkOut =>                          counter[10]|Clk 
      1002.805   -0.993   R                                     Setup
      1002.996    0.191                               Clock Variation

Setup from counter[3] to counter[3], clock Internal_generated_clock_Blinky|clk, constraint 1000.000
  Slack: 998.176
    Arrival Time:    4.820
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                               Blinky|clk =>                          clk~input|padio 
        0.647    0.647   RR                          clk~input|padio =>                        clk~input|combout 
        1.644    0.997   RR                        clk~input|combout =>                   clk~inputclkctrl|inclk 
        1.644    0.000   RR                   clk~inputclkctrl|inclk =>                  clk~inputclkctrl|outclk 
        3.638    1.994   RR                  clk~inputclkctrl|outclk =>               clken_ctrl_X1_Y17_N0|ClkIn 
        3.857    0.219   RR               clken_ctrl_X1_Y17_N0|ClkIn =>              clken_ctrl_X1_Y17_N0|ClkOut 
        3.989    0.132   RR              clken_ctrl_X1_Y17_N0|ClkOut =>                           counter[3]|Clk 
      Data Path:
        4.282    0.293   RR                           counter[3]|Clk =>                             counter[3]|Q D
        4.820    0.538   RR                             counter[3]|Q =>                             counter[3]|B E
    Required Time: 1002.996
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                               Blinky|clk =>                          clk~input|padio 
      1000.647    0.647   RR                          clk~input|padio =>                        clk~input|combout 
      1001.469    0.822   RR                        clk~input|combout =>                   clk~inputclkctrl|inclk 
      1001.469    0.000   RR                   clk~inputclkctrl|inclk =>                  clk~inputclkctrl|outclk 
      1003.451    1.982   RR                  clk~inputclkctrl|outclk =>               clken_ctrl_X1_Y17_N0|ClkIn 
      1003.666    0.215   RR               clken_ctrl_X1_Y17_N0|ClkIn =>              clken_ctrl_X1_Y17_N0|ClkOut 
      1003.798    0.132   RR              clken_ctrl_X1_Y17_N0|ClkOut =>                           counter[3]|Clk 
      1002.805   -0.993   R                                     Setup
      1002.996    0.191                               Clock Variation

Setup from counter[14] to counter[14], clock Internal_generated_clock_Blinky|clk, constraint 1000.000
  Slack: 998.176
    Arrival Time:    4.820
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                               Blinky|clk =>                          clk~input|padio 
        0.647    0.647   RR                          clk~input|padio =>                        clk~input|combout 
        1.644    0.997   RR                        clk~input|combout =>                   clk~inputclkctrl|inclk 
        1.644    0.000   RR                   clk~inputclkctrl|inclk =>                  clk~inputclkctrl|outclk 
        3.638    1.994   RR                  clk~inputclkctrl|outclk =>               clken_ctrl_X1_Y16_N0|ClkIn 
        3.857    0.219   RR               clken_ctrl_X1_Y16_N0|ClkIn =>              clken_ctrl_X1_Y16_N0|ClkOut 
        3.989    0.132   RR              clken_ctrl_X1_Y16_N0|ClkOut =>                          counter[14]|Clk 
      Data Path:
        4.282    0.293   RR                          counter[14]|Clk =>                            counter[14]|Q D
        4.820    0.538   RR                            counter[14]|Q =>                            counter[14]|B E
    Required Time: 1002.996
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                               Blinky|clk =>                          clk~input|padio 
      1000.647    0.647   RR                          clk~input|padio =>                        clk~input|combout 
      1001.469    0.822   RR                        clk~input|combout =>                   clk~inputclkctrl|inclk 
      1001.469    0.000   RR                   clk~inputclkctrl|inclk =>                  clk~inputclkctrl|outclk 
      1003.451    1.982   RR                  clk~inputclkctrl|outclk =>               clken_ctrl_X1_Y16_N0|ClkIn 
      1003.666    0.215   RR               clken_ctrl_X1_Y16_N0|ClkIn =>              clken_ctrl_X1_Y16_N0|ClkOut 
      1003.798    0.132   RR              clken_ctrl_X1_Y16_N0|ClkOut =>                          counter[14]|Clk 
      1002.805   -0.993   R                                     Setup
      1002.996    0.191                               Clock Variation

Setup from counter[7] to counter[7], clock Internal_generated_clock_Blinky|clk, constraint 1000.000
  Slack: 998.176
    Arrival Time:    4.820
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                               Blinky|clk =>                          clk~input|padio 
        0.647    0.647   RR                          clk~input|padio =>                        clk~input|combout 
        1.644    0.997   RR                        clk~input|combout =>                   clk~inputclkctrl|inclk 
        1.644    0.000   RR                   clk~inputclkctrl|inclk =>                  clk~inputclkctrl|outclk 
        3.638    1.994   RR                  clk~inputclkctrl|outclk =>               clken_ctrl_X1_Y17_N0|ClkIn 
        3.857    0.219   RR               clken_ctrl_X1_Y17_N0|ClkIn =>              clken_ctrl_X1_Y17_N0|ClkOut 
        3.989    0.132   RR              clken_ctrl_X1_Y17_N0|ClkOut =>                           counter[7]|Clk 
      Data Path:
        4.282    0.293   RR                           counter[7]|Clk =>                             counter[7]|Q D
        4.820    0.538   RR                             counter[7]|Q =>                             counter[7]|B E
    Required Time: 1002.996
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                               Blinky|clk =>                          clk~input|padio 
      1000.647    0.647   RR                          clk~input|padio =>                        clk~input|combout 
      1001.469    0.822   RR                        clk~input|combout =>                   clk~inputclkctrl|inclk 
      1001.469    0.000   RR                   clk~inputclkctrl|inclk =>                  clk~inputclkctrl|outclk 
      1003.451    1.982   RR                  clk~inputclkctrl|outclk =>               clken_ctrl_X1_Y17_N0|ClkIn 
      1003.666    0.215   RR               clken_ctrl_X1_Y17_N0|ClkIn =>              clken_ctrl_X1_Y17_N0|ClkOut 
      1003.798    0.132   RR              clken_ctrl_X1_Y17_N0|ClkOut =>                           counter[7]|Clk 
      1002.805   -0.993   R                                     Setup
      1002.996    0.191                               Clock Variation

Setup from counter[12] to counter[12], clock Internal_generated_clock_Blinky|clk, constraint 1000.000
  Slack: 998.176
    Arrival Time:    4.820
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                               Blinky|clk =>                          clk~input|padio 
        0.647    0.647   RR                          clk~input|padio =>                        clk~input|combout 
        1.644    0.997   RR                        clk~input|combout =>                   clk~inputclkctrl|inclk 
        1.644    0.000   RR                   clk~inputclkctrl|inclk =>                  clk~inputclkctrl|outclk 
        3.638    1.994   RR                  clk~inputclkctrl|outclk =>               clken_ctrl_X1_Y17_N0|ClkIn 
        3.857    0.219   RR               clken_ctrl_X1_Y17_N0|ClkIn =>              clken_ctrl_X1_Y17_N0|ClkOut 
        3.989    0.132   RR              clken_ctrl_X1_Y17_N0|ClkOut =>                          counter[12]|Clk 
      Data Path:
        4.282    0.293   RR                          counter[12]|Clk =>                            counter[12]|Q D
        4.820    0.538   RR                            counter[12]|Q =>                            counter[12]|B E
    Required Time: 1002.996
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                               Blinky|clk =>                          clk~input|padio 
      1000.647    0.647   RR                          clk~input|padio =>                        clk~input|combout 
      1001.469    0.822   RR                        clk~input|combout =>                   clk~inputclkctrl|inclk 
      1001.469    0.000   RR                   clk~inputclkctrl|inclk =>                  clk~inputclkctrl|outclk 
      1003.451    1.982   RR                  clk~inputclkctrl|outclk =>               clken_ctrl_X1_Y17_N0|ClkIn 
      1003.666    0.215   RR               clken_ctrl_X1_Y17_N0|ClkIn =>              clken_ctrl_X1_Y17_N0|ClkOut 
      1003.798    0.132   RR              clken_ctrl_X1_Y17_N0|ClkOut =>                          counter[12]|Clk 
      1002.805   -0.993   R                                     Setup
      1002.996    0.191                               Clock Variation

Setup from counter[16] to counter[16], clock Internal_generated_clock_Blinky|clk, constraint 1000.000
  Slack: 998.176
    Arrival Time:    4.820
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                               Blinky|clk =>                          clk~input|padio 
        0.647    0.647   RR                          clk~input|padio =>                        clk~input|combout 
        1.644    0.997   RR                        clk~input|combout =>                   clk~inputclkctrl|inclk 
        1.644    0.000   RR                   clk~inputclkctrl|inclk =>                  clk~inputclkctrl|outclk 
        3.638    1.994   RR                  clk~inputclkctrl|outclk =>               clken_ctrl_X1_Y16_N0|ClkIn 
        3.857    0.219   RR               clken_ctrl_X1_Y16_N0|ClkIn =>              clken_ctrl_X1_Y16_N0|ClkOut 
        3.989    0.132   RR              clken_ctrl_X1_Y16_N0|ClkOut =>                          counter[16]|Clk 
      Data Path:
        4.282    0.293   RR                          counter[16]|Clk =>                            counter[16]|Q D
        4.820    0.538   RR                            counter[16]|Q =>                            counter[16]|B E
    Required Time: 1002.996
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                               Blinky|clk =>                          clk~input|padio 
      1000.647    0.647   RR                          clk~input|padio =>                        clk~input|combout 
      1001.469    0.822   RR                        clk~input|combout =>                   clk~inputclkctrl|inclk 
      1001.469    0.000   RR                   clk~inputclkctrl|inclk =>                  clk~inputclkctrl|outclk 
      1003.451    1.982   RR                  clk~inputclkctrl|outclk =>               clken_ctrl_X1_Y16_N0|ClkIn 
      1003.666    0.215   RR               clken_ctrl_X1_Y16_N0|ClkIn =>              clken_ctrl_X1_Y16_N0|ClkOut 
      1003.798    0.132   RR              clken_ctrl_X1_Y16_N0|ClkOut =>                          counter[16]|Clk 
      1002.805   -0.993   R                                     Setup
      1002.996    0.191                               Clock Variation

Setup from counter[4] to counter[4], clock Internal_generated_clock_Blinky|clk, constraint 1000.000
  Slack: 998.176
    Arrival Time:    4.820
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                               Blinky|clk =>                          clk~input|padio 
        0.647    0.647   RR                          clk~input|padio =>                        clk~input|combout 
        1.644    0.997   RR                        clk~input|combout =>                   clk~inputclkctrl|inclk 
        1.644    0.000   RR                   clk~inputclkctrl|inclk =>                  clk~inputclkctrl|outclk 
        3.638    1.994   RR                  clk~inputclkctrl|outclk =>               clken_ctrl_X1_Y17_N0|ClkIn 
        3.857    0.219   RR               clken_ctrl_X1_Y17_N0|ClkIn =>              clken_ctrl_X1_Y17_N0|ClkOut 
        3.989    0.132   RR              clken_ctrl_X1_Y17_N0|ClkOut =>                           counter[4]|Clk 
      Data Path:
        4.282    0.293   RR                           counter[4]|Clk =>                             counter[4]|Q D
        4.820    0.538   RR                             counter[4]|Q =>                             counter[4]|B E
    Required Time: 1002.996
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                               Blinky|clk =>                          clk~input|padio 
      1000.647    0.647   RR                          clk~input|padio =>                        clk~input|combout 
      1001.469    0.822   RR                        clk~input|combout =>                   clk~inputclkctrl|inclk 
      1001.469    0.000   RR                   clk~inputclkctrl|inclk =>                  clk~inputclkctrl|outclk 
      1003.451    1.982   RR                  clk~inputclkctrl|outclk =>               clken_ctrl_X1_Y17_N0|ClkIn 
      1003.666    0.215   RR               clken_ctrl_X1_Y17_N0|ClkIn =>              clken_ctrl_X1_Y17_N0|ClkOut 
      1003.798    0.132   RR              clken_ctrl_X1_Y17_N0|ClkOut =>                           counter[4]|Clk 
      1002.805   -0.993   R                                     Setup
      1002.996    0.191                               Clock Variation

Setup from counter[23] to counter[23], clock Internal_generated_clock_Blinky|clk, constraint 1000.000
  Slack: 998.176
    Arrival Time:    4.820
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                               Blinky|clk =>                          clk~input|padio 
        0.647    0.647   RR                          clk~input|padio =>                        clk~input|combout 
        1.644    0.997   RR                        clk~input|combout =>                   clk~inputclkctrl|inclk 
        1.644    0.000   RR                   clk~inputclkctrl|inclk =>                  clk~inputclkctrl|outclk 
        3.638    1.994   RR                  clk~inputclkctrl|outclk =>               clken_ctrl_X1_Y16_N0|ClkIn 
        3.857    0.219   RR               clken_ctrl_X1_Y16_N0|ClkIn =>              clken_ctrl_X1_Y16_N0|ClkOut 
        3.989    0.132   RR              clken_ctrl_X1_Y16_N0|ClkOut =>                          counter[23]|Clk 
      Data Path:
        4.282    0.293   RR                          counter[23]|Clk =>                            counter[23]|Q D
        4.820    0.538   RR                            counter[23]|Q =>                            counter[23]|B E
    Required Time: 1002.996
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                               Blinky|clk =>                          clk~input|padio 
      1000.647    0.647   RR                          clk~input|padio =>                        clk~input|combout 
      1001.469    0.822   RR                        clk~input|combout =>                   clk~inputclkctrl|inclk 
      1001.469    0.000   RR                   clk~inputclkctrl|inclk =>                  clk~inputclkctrl|outclk 
      1003.451    1.982   RR                  clk~inputclkctrl|outclk =>               clken_ctrl_X1_Y16_N0|ClkIn 
      1003.666    0.215   RR               clken_ctrl_X1_Y16_N0|ClkIn =>              clken_ctrl_X1_Y16_N0|ClkOut 
      1003.798    0.132   RR              clken_ctrl_X1_Y16_N0|ClkOut =>                          counter[23]|Clk 
      1002.805   -0.993   R                                     Setup
      1002.996    0.191                               Clock Variation

Setup from counter[2] to counter[2], clock Internal_generated_clock_Blinky|clk, constraint 1000.000
  Slack: 998.176
    Arrival Time:    4.820
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                               Blinky|clk =>                          clk~input|padio 
        0.647    0.647   RR                          clk~input|padio =>                        clk~input|combout 
        1.644    0.997   RR                        clk~input|combout =>                   clk~inputclkctrl|inclk 
        1.644    0.000   RR                   clk~inputclkctrl|inclk =>                  clk~inputclkctrl|outclk 
        3.638    1.994   RR                  clk~inputclkctrl|outclk =>               clken_ctrl_X1_Y17_N0|ClkIn 
        3.857    0.219   RR               clken_ctrl_X1_Y17_N0|ClkIn =>              clken_ctrl_X1_Y17_N0|ClkOut 
        3.989    0.132   RR              clken_ctrl_X1_Y17_N0|ClkOut =>                           counter[2]|Clk 
      Data Path:
        4.282    0.293   RR                           counter[2]|Clk =>                             counter[2]|Q D
        4.820    0.538   RR                             counter[2]|Q =>                             counter[2]|B E
    Required Time: 1002.996
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                               Blinky|clk =>                          clk~input|padio 
      1000.647    0.647   RR                          clk~input|padio =>                        clk~input|combout 
      1001.469    0.822   RR                        clk~input|combout =>                   clk~inputclkctrl|inclk 
      1001.469    0.000   RR                   clk~inputclkctrl|inclk =>                  clk~inputclkctrl|outclk 
      1003.451    1.982   RR                  clk~inputclkctrl|outclk =>               clken_ctrl_X1_Y17_N0|ClkIn 
      1003.666    0.215   RR               clken_ctrl_X1_Y17_N0|ClkIn =>              clken_ctrl_X1_Y17_N0|ClkOut 
      1003.798    0.132   RR              clken_ctrl_X1_Y17_N0|ClkOut =>                           counter[2]|Clk 
      1002.805   -0.993   R                                     Setup
      1002.996    0.191                               Clock Variation

Setup from counter[17] to counter[17], clock Internal_generated_clock_Blinky|clk, constraint 1000.000
  Slack: 998.176
    Arrival Time:    4.820
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                               Blinky|clk =>                          clk~input|padio 
        0.647    0.647   RR                          clk~input|padio =>                        clk~input|combout 
        1.644    0.997   RR                        clk~input|combout =>                   clk~inputclkctrl|inclk 
        1.644    0.000   RR                   clk~inputclkctrl|inclk =>                  clk~inputclkctrl|outclk 
        3.638    1.994   RR                  clk~inputclkctrl|outclk =>               clken_ctrl_X1_Y16_N0|ClkIn 
        3.857    0.219   RR               clken_ctrl_X1_Y16_N0|ClkIn =>              clken_ctrl_X1_Y16_N0|ClkOut 
        3.989    0.132   RR              clken_ctrl_X1_Y16_N0|ClkOut =>                          counter[17]|Clk 
      Data Path:
        4.282    0.293   RR                          counter[17]|Clk =>                            counter[17]|Q D
        4.820    0.538   RR                            counter[17]|Q =>                            counter[17]|B E
    Required Time: 1002.996
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                               Blinky|clk =>                          clk~input|padio 
      1000.647    0.647   RR                          clk~input|padio =>                        clk~input|combout 
      1001.469    0.822   RR                        clk~input|combout =>                   clk~inputclkctrl|inclk 
      1001.469    0.000   RR                   clk~inputclkctrl|inclk =>                  clk~inputclkctrl|outclk 
      1003.451    1.982   RR                  clk~inputclkctrl|outclk =>               clken_ctrl_X1_Y16_N0|ClkIn 
      1003.666    0.215   RR               clken_ctrl_X1_Y16_N0|ClkIn =>              clken_ctrl_X1_Y16_N0|ClkOut 
      1003.798    0.132   RR              clken_ctrl_X1_Y16_N0|ClkOut =>                          counter[17]|Clk 
      1002.805   -0.993   R                                     Setup
      1002.996    0.191                               Clock Variation

Setup from counter[24] to counter[24], clock Internal_generated_clock_Blinky|clk, constraint 1000.000
  Slack: 998.176
    Arrival Time:    4.820
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                               Blinky|clk =>                          clk~input|padio 
        0.647    0.647   RR                          clk~input|padio =>                        clk~input|combout 
        1.644    0.997   RR                        clk~input|combout =>                   clk~inputclkctrl|inclk 
        1.644    0.000   RR                   clk~inputclkctrl|inclk =>                  clk~inputclkctrl|outclk 
        3.638    1.994   RR                  clk~inputclkctrl|outclk =>               clken_ctrl_X1_Y16_N0|ClkIn 
        3.857    0.219   RR               clken_ctrl_X1_Y16_N0|ClkIn =>              clken_ctrl_X1_Y16_N0|ClkOut 
        3.989    0.132   RR              clken_ctrl_X1_Y16_N0|ClkOut =>                          counter[24]|Clk 
      Data Path:
        4.282    0.293   RR                          counter[24]|Clk =>                            counter[24]|Q D
        4.820    0.538   RR                            counter[24]|Q =>                            counter[24]|B E
    Required Time: 1002.996
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                               Blinky|clk =>                          clk~input|padio 
      1000.647    0.647   RR                          clk~input|padio =>                        clk~input|combout 
      1001.469    0.822   RR                        clk~input|combout =>                   clk~inputclkctrl|inclk 
      1001.469    0.000   RR                   clk~inputclkctrl|inclk =>                  clk~inputclkctrl|outclk 
      1003.451    1.982   RR                  clk~inputclkctrl|outclk =>               clken_ctrl_X1_Y16_N0|ClkIn 
      1003.666    0.215   RR               clken_ctrl_X1_Y16_N0|ClkIn =>              clken_ctrl_X1_Y16_N0|ClkOut 
      1003.798    0.132   RR              clken_ctrl_X1_Y16_N0|ClkOut =>                          counter[24]|Clk 
      1002.805   -0.993   R                                     Setup
      1002.996    0.191                               Clock Variation

Setup from counter[15] to counter[15], clock Internal_generated_clock_Blinky|clk, constraint 1000.000
  Slack: 998.176
    Arrival Time:    4.820
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                               Blinky|clk =>                          clk~input|padio 
        0.647    0.647   RR                          clk~input|padio =>                        clk~input|combout 
        1.644    0.997   RR                        clk~input|combout =>                   clk~inputclkctrl|inclk 
        1.644    0.000   RR                   clk~inputclkctrl|inclk =>                  clk~inputclkctrl|outclk 
        3.638    1.994   RR                  clk~inputclkctrl|outclk =>               clken_ctrl_X1_Y16_N0|ClkIn 
        3.857    0.219   RR               clken_ctrl_X1_Y16_N0|ClkIn =>              clken_ctrl_X1_Y16_N0|ClkOut 
        3.989    0.132   RR              clken_ctrl_X1_Y16_N0|ClkOut =>                          counter[15]|Clk 
      Data Path:
        4.282    0.293   RR                          counter[15]|Clk =>                            counter[15]|Q D
        4.820    0.538   RR                            counter[15]|Q =>                            counter[15]|B E
    Required Time: 1002.996
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                               Blinky|clk =>                          clk~input|padio 
      1000.647    0.647   RR                          clk~input|padio =>                        clk~input|combout 
      1001.469    0.822   RR                        clk~input|combout =>                   clk~inputclkctrl|inclk 
      1001.469    0.000   RR                   clk~inputclkctrl|inclk =>                  clk~inputclkctrl|outclk 
      1003.451    1.982   RR                  clk~inputclkctrl|outclk =>               clken_ctrl_X1_Y16_N0|ClkIn 
      1003.666    0.215   RR               clken_ctrl_X1_Y16_N0|ClkIn =>              clken_ctrl_X1_Y16_N0|ClkOut 
      1003.798    0.132   RR              clken_ctrl_X1_Y16_N0|ClkOut =>                          counter[15]|Clk 
      1002.805   -0.993   R                                     Setup
      1002.996    0.191                               Clock Variation

Setup from counter[6] to counter[6], clock Internal_generated_clock_Blinky|clk, constraint 1000.000
  Slack: 998.176
    Arrival Time:    4.820
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                               Blinky|clk =>                          clk~input|padio 
        0.647    0.647   RR                          clk~input|padio =>                        clk~input|combout 
        1.644    0.997   RR                        clk~input|combout =>                   clk~inputclkctrl|inclk 
        1.644    0.000   RR                   clk~inputclkctrl|inclk =>                  clk~inputclkctrl|outclk 
        3.638    1.994   RR                  clk~inputclkctrl|outclk =>               clken_ctrl_X1_Y17_N0|ClkIn 
        3.857    0.219   RR               clken_ctrl_X1_Y17_N0|ClkIn =>              clken_ctrl_X1_Y17_N0|ClkOut 
        3.989    0.132   RR              clken_ctrl_X1_Y17_N0|ClkOut =>                           counter[6]|Clk 
      Data Path:
        4.282    0.293   RR                           counter[6]|Clk =>                             counter[6]|Q D
        4.820    0.538   RR                             counter[6]|Q =>                             counter[6]|B E
    Required Time: 1002.996
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                               Blinky|clk =>                          clk~input|padio 
      1000.647    0.647   RR                          clk~input|padio =>                        clk~input|combout 
      1001.469    0.822   RR                        clk~input|combout =>                   clk~inputclkctrl|inclk 
      1001.469    0.000   RR                   clk~inputclkctrl|inclk =>                  clk~inputclkctrl|outclk 
      1003.451    1.982   RR                  clk~inputclkctrl|outclk =>               clken_ctrl_X1_Y17_N0|ClkIn 
      1003.666    0.215   RR               clken_ctrl_X1_Y17_N0|ClkIn =>              clken_ctrl_X1_Y17_N0|ClkOut 
      1003.798    0.132   RR              clken_ctrl_X1_Y17_N0|ClkOut =>                           counter[6]|Clk 
      1002.805   -0.993   R                                     Setup
      1002.996    0.191                               Clock Variation

Setup from counter[21] to counter[21], clock Internal_generated_clock_Blinky|clk, constraint 1000.000
  Slack: 998.176
    Arrival Time:    4.820
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                               Blinky|clk =>                          clk~input|padio 
        0.647    0.647   RR                          clk~input|padio =>                        clk~input|combout 
        1.644    0.997   RR                        clk~input|combout =>                   clk~inputclkctrl|inclk 
        1.644    0.000   RR                   clk~inputclkctrl|inclk =>                  clk~inputclkctrl|outclk 
        3.638    1.994   RR                  clk~inputclkctrl|outclk =>               clken_ctrl_X1_Y16_N0|ClkIn 
        3.857    0.219   RR               clken_ctrl_X1_Y16_N0|ClkIn =>              clken_ctrl_X1_Y16_N0|ClkOut 
        3.989    0.132   RR              clken_ctrl_X1_Y16_N0|ClkOut =>                          counter[21]|Clk 
      Data Path:
        4.282    0.293   RR                          counter[21]|Clk =>                            counter[21]|Q D
        4.820    0.538   RR                            counter[21]|Q =>                            counter[21]|B E
    Required Time: 1002.996
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                               Blinky|clk =>                          clk~input|padio 
      1000.647    0.647   RR                          clk~input|padio =>                        clk~input|combout 
      1001.469    0.822   RR                        clk~input|combout =>                   clk~inputclkctrl|inclk 
      1001.469    0.000   RR                   clk~inputclkctrl|inclk =>                  clk~inputclkctrl|outclk 
      1003.451    1.982   RR                  clk~inputclkctrl|outclk =>               clken_ctrl_X1_Y16_N0|ClkIn 
      1003.666    0.215   RR               clken_ctrl_X1_Y16_N0|ClkIn =>              clken_ctrl_X1_Y16_N0|ClkOut 
      1003.798    0.132   RR              clken_ctrl_X1_Y16_N0|ClkOut =>                          counter[21]|Clk 
      1002.805   -0.993   R                                     Setup
      1002.996    0.191                               Clock Variation

Setup from counter[20] to counter[20], clock Internal_generated_clock_Blinky|clk, constraint 1000.000
  Slack: 998.176
    Arrival Time:    4.820
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                               Blinky|clk =>                          clk~input|padio 
        0.647    0.647   RR                          clk~input|padio =>                        clk~input|combout 
        1.644    0.997   RR                        clk~input|combout =>                   clk~inputclkctrl|inclk 
        1.644    0.000   RR                   clk~inputclkctrl|inclk =>                  clk~inputclkctrl|outclk 
        3.638    1.994   RR                  clk~inputclkctrl|outclk =>               clken_ctrl_X1_Y16_N0|ClkIn 
        3.857    0.219   RR               clken_ctrl_X1_Y16_N0|ClkIn =>              clken_ctrl_X1_Y16_N0|ClkOut 
        3.989    0.132   RR              clken_ctrl_X1_Y16_N0|ClkOut =>                          counter[20]|Clk 
      Data Path:
        4.282    0.293   RR                          counter[20]|Clk =>                            counter[20]|Q D
        4.820    0.538   RR                            counter[20]|Q =>                            counter[20]|B E
    Required Time: 1002.996
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                               Blinky|clk =>                          clk~input|padio 
      1000.647    0.647   RR                          clk~input|padio =>                        clk~input|combout 
      1001.469    0.822   RR                        clk~input|combout =>                   clk~inputclkctrl|inclk 
      1001.469    0.000   RR                   clk~inputclkctrl|inclk =>                  clk~inputclkctrl|outclk 
      1003.451    1.982   RR                  clk~inputclkctrl|outclk =>               clken_ctrl_X1_Y16_N0|ClkIn 
      1003.666    0.215   RR               clken_ctrl_X1_Y16_N0|ClkIn =>              clken_ctrl_X1_Y16_N0|ClkOut 
      1003.798    0.132   RR              clken_ctrl_X1_Y16_N0|ClkOut =>                          counter[20]|Clk 
      1002.805   -0.993   R                                     Setup
      1002.996    0.191                               Clock Variation

Setup from counter[9] to counter[9], clock Internal_generated_clock_Blinky|clk, constraint 1000.000
  Slack: 998.176
    Arrival Time:    4.820
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                               Blinky|clk =>                          clk~input|padio 
        0.647    0.647   RR                          clk~input|padio =>                        clk~input|combout 
        1.644    0.997   RR                        clk~input|combout =>                   clk~inputclkctrl|inclk 
        1.644    0.000   RR                   clk~inputclkctrl|inclk =>                  clk~inputclkctrl|outclk 
        3.638    1.994   RR                  clk~inputclkctrl|outclk =>               clken_ctrl_X1_Y17_N0|ClkIn 
        3.857    0.219   RR               clken_ctrl_X1_Y17_N0|ClkIn =>              clken_ctrl_X1_Y17_N0|ClkOut 
        3.989    0.132   RR              clken_ctrl_X1_Y17_N0|ClkOut =>                           counter[9]|Clk 
      Data Path:
        4.282    0.293   RR                           counter[9]|Clk =>                             counter[9]|Q D
        4.820    0.538   RR                             counter[9]|Q =>                             counter[9]|B E
    Required Time: 1002.996
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                               Blinky|clk =>                          clk~input|padio 
      1000.647    0.647   RR                          clk~input|padio =>                        clk~input|combout 
      1001.469    0.822   RR                        clk~input|combout =>                   clk~inputclkctrl|inclk 
      1001.469    0.000   RR                   clk~inputclkctrl|inclk =>                  clk~inputclkctrl|outclk 
      1003.451    1.982   RR                  clk~inputclkctrl|outclk =>               clken_ctrl_X1_Y17_N0|ClkIn 
      1003.666    0.215   RR               clken_ctrl_X1_Y17_N0|ClkIn =>              clken_ctrl_X1_Y17_N0|ClkOut 
      1003.798    0.132   RR              clken_ctrl_X1_Y17_N0|ClkOut =>                           counter[9]|Clk 
      1002.805   -0.993   R                                     Setup
      1002.996    0.191                               Clock Variation

Setup from counter[19] to counter[19], clock Internal_generated_clock_Blinky|clk, constraint 1000.000
  Slack: 998.176
    Arrival Time:    4.820
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                               Blinky|clk =>                          clk~input|padio 
        0.647    0.647   RR                          clk~input|padio =>                        clk~input|combout 
        1.644    0.997   RR                        clk~input|combout =>                   clk~inputclkctrl|inclk 
        1.644    0.000   RR                   clk~inputclkctrl|inclk =>                  clk~inputclkctrl|outclk 
        3.638    1.994   RR                  clk~inputclkctrl|outclk =>               clken_ctrl_X1_Y16_N0|ClkIn 
        3.857    0.219   RR               clken_ctrl_X1_Y16_N0|ClkIn =>              clken_ctrl_X1_Y16_N0|ClkOut 
        3.989    0.132   RR              clken_ctrl_X1_Y16_N0|ClkOut =>                          counter[19]|Clk 
      Data Path:
        4.282    0.293   RR                          counter[19]|Clk =>                            counter[19]|Q D
        4.820    0.538   RR                            counter[19]|Q =>                            counter[19]|B E
    Required Time: 1002.996
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                               Blinky|clk =>                          clk~input|padio 
      1000.647    0.647   RR                          clk~input|padio =>                        clk~input|combout 
      1001.469    0.822   RR                        clk~input|combout =>                   clk~inputclkctrl|inclk 
      1001.469    0.000   RR                   clk~inputclkctrl|inclk =>                  clk~inputclkctrl|outclk 
      1003.451    1.982   RR                  clk~inputclkctrl|outclk =>               clken_ctrl_X1_Y16_N0|ClkIn 
      1003.666    0.215   RR               clken_ctrl_X1_Y16_N0|ClkIn =>              clken_ctrl_X1_Y16_N0|ClkOut 
      1003.798    0.132   RR              clken_ctrl_X1_Y16_N0|ClkOut =>                          counter[19]|Clk 
      1002.805   -0.993   R                                     Setup
      1002.996    0.191                               Clock Variation

Setup from counter[18] to counter[18], clock Internal_generated_clock_Blinky|clk, constraint 1000.000
  Slack: 998.176
    Arrival Time:    4.820
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                               Blinky|clk =>                          clk~input|padio 
        0.647    0.647   RR                          clk~input|padio =>                        clk~input|combout 
        1.644    0.997   RR                        clk~input|combout =>                   clk~inputclkctrl|inclk 
        1.644    0.000   RR                   clk~inputclkctrl|inclk =>                  clk~inputclkctrl|outclk 
        3.638    1.994   RR                  clk~inputclkctrl|outclk =>               clken_ctrl_X1_Y16_N0|ClkIn 
        3.857    0.219   RR               clken_ctrl_X1_Y16_N0|ClkIn =>              clken_ctrl_X1_Y16_N0|ClkOut 
        3.989    0.132   RR              clken_ctrl_X1_Y16_N0|ClkOut =>                          counter[18]|Clk 
      Data Path:
        4.282    0.293   RR                          counter[18]|Clk =>                            counter[18]|Q D
        4.820    0.538   RR                            counter[18]|Q =>                            counter[18]|B E
    Required Time: 1002.996
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                               Blinky|clk =>                          clk~input|padio 
      1000.647    0.647   RR                          clk~input|padio =>                        clk~input|combout 
      1001.469    0.822   RR                        clk~input|combout =>                   clk~inputclkctrl|inclk 
      1001.469    0.000   RR                   clk~inputclkctrl|inclk =>                  clk~inputclkctrl|outclk 
      1003.451    1.982   RR                  clk~inputclkctrl|outclk =>               clken_ctrl_X1_Y16_N0|ClkIn 
      1003.666    0.215   RR               clken_ctrl_X1_Y16_N0|ClkIn =>              clken_ctrl_X1_Y16_N0|ClkOut 
      1003.798    0.132   RR              clken_ctrl_X1_Y16_N0|ClkOut =>                          counter[18]|Clk 
      1002.805   -0.993   R                                     Setup
      1002.996    0.191                               Clock Variation

Setup from counter[22] to counter[22], clock Internal_generated_clock_Blinky|clk, constraint 1000.000
  Slack: 998.176
    Arrival Time:    4.820
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                               Blinky|clk =>                          clk~input|padio 
        0.647    0.647   RR                          clk~input|padio =>                        clk~input|combout 
        1.644    0.997   RR                        clk~input|combout =>                   clk~inputclkctrl|inclk 
        1.644    0.000   RR                   clk~inputclkctrl|inclk =>                  clk~inputclkctrl|outclk 
        3.638    1.994   RR                  clk~inputclkctrl|outclk =>               clken_ctrl_X1_Y16_N0|ClkIn 
        3.857    0.219   RR               clken_ctrl_X1_Y16_N0|ClkIn =>              clken_ctrl_X1_Y16_N0|ClkOut 
        3.989    0.132   RR              clken_ctrl_X1_Y16_N0|ClkOut =>                          counter[22]|Clk 
      Data Path:
        4.282    0.293   RR                          counter[22]|Clk =>                            counter[22]|Q D
        4.820    0.538   RR                            counter[22]|Q =>                            counter[22]|B E
    Required Time: 1002.996
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                               Blinky|clk =>                          clk~input|padio 
      1000.647    0.647   RR                          clk~input|padio =>                        clk~input|combout 
      1001.469    0.822   RR                        clk~input|combout =>                   clk~inputclkctrl|inclk 
      1001.469    0.000   RR                   clk~inputclkctrl|inclk =>                  clk~inputclkctrl|outclk 
      1003.451    1.982   RR                  clk~inputclkctrl|outclk =>               clken_ctrl_X1_Y16_N0|ClkIn 
      1003.666    0.215   RR               clken_ctrl_X1_Y16_N0|ClkIn =>              clken_ctrl_X1_Y16_N0|ClkOut 
      1003.798    0.132   RR              clken_ctrl_X1_Y16_N0|ClkOut =>                          counter[22]|Clk 
      1002.805   -0.993   R                                     Setup
      1002.996    0.191                               Clock Variation

Setup from counter[5] to counter[5], clock Internal_generated_clock_Blinky|clk, constraint 1000.000
  Slack: 998.176
    Arrival Time:    4.820
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                               Blinky|clk =>                          clk~input|padio 
        0.647    0.647   RR                          clk~input|padio =>                        clk~input|combout 
        1.644    0.997   RR                        clk~input|combout =>                   clk~inputclkctrl|inclk 
        1.644    0.000   RR                   clk~inputclkctrl|inclk =>                  clk~inputclkctrl|outclk 
        3.638    1.994   RR                  clk~inputclkctrl|outclk =>               clken_ctrl_X1_Y17_N0|ClkIn 
        3.857    0.219   RR               clken_ctrl_X1_Y17_N0|ClkIn =>              clken_ctrl_X1_Y17_N0|ClkOut 
        3.989    0.132   RR              clken_ctrl_X1_Y17_N0|ClkOut =>                           counter[5]|Clk 
      Data Path:
        4.282    0.293   RR                           counter[5]|Clk =>                             counter[5]|Q D
        4.820    0.538   RR                             counter[5]|Q =>                             counter[5]|B E
    Required Time: 1002.996
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                               Blinky|clk =>                          clk~input|padio 
      1000.647    0.647   RR                          clk~input|padio =>                        clk~input|combout 
      1001.469    0.822   RR                        clk~input|combout =>                   clk~inputclkctrl|inclk 
      1001.469    0.000   RR                   clk~inputclkctrl|inclk =>                  clk~inputclkctrl|outclk 
      1003.451    1.982   RR                  clk~inputclkctrl|outclk =>               clken_ctrl_X1_Y17_N0|ClkIn 
      1003.666    0.215   RR               clken_ctrl_X1_Y17_N0|ClkIn =>              clken_ctrl_X1_Y17_N0|ClkOut 
      1003.798    0.132   RR              clken_ctrl_X1_Y17_N0|ClkOut =>                           counter[5]|Clk 
      1002.805   -0.993   R                                     Setup
      1002.996    0.191                               Clock Variation

Setup from counter[1] to counter[1], clock Internal_generated_clock_Blinky|clk, constraint 1000.000
  Slack: 998.176
    Arrival Time:    4.820
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                               Blinky|clk =>                          clk~input|padio 
        0.647    0.647   RR                          clk~input|padio =>                        clk~input|combout 
        1.644    0.997   RR                        clk~input|combout =>                   clk~inputclkctrl|inclk 
        1.644    0.000   RR                   clk~inputclkctrl|inclk =>                  clk~inputclkctrl|outclk 
        3.638    1.994   RR                  clk~inputclkctrl|outclk =>               clken_ctrl_X1_Y17_N0|ClkIn 
        3.857    0.219   RR               clken_ctrl_X1_Y17_N0|ClkIn =>              clken_ctrl_X1_Y17_N0|ClkOut 
        3.989    0.132   RR              clken_ctrl_X1_Y17_N0|ClkOut =>                           counter[1]|Clk 
      Data Path:
        4.282    0.293   RR                           counter[1]|Clk =>                             counter[1]|Q D
        4.820    0.538   RR                             counter[1]|Q =>                             counter[1]|B E
    Required Time: 1002.996
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                               Blinky|clk =>                          clk~input|padio 
      1000.647    0.647   RR                          clk~input|padio =>                        clk~input|combout 
      1001.469    0.822   RR                        clk~input|combout =>                   clk~inputclkctrl|inclk 
      1001.469    0.000   RR                   clk~inputclkctrl|inclk =>                  clk~inputclkctrl|outclk 
      1003.451    1.982   RR                  clk~inputclkctrl|outclk =>               clken_ctrl_X1_Y17_N0|ClkIn 
      1003.666    0.215   RR               clken_ctrl_X1_Y17_N0|ClkIn =>              clken_ctrl_X1_Y17_N0|ClkOut 
      1003.798    0.132   RR              clken_ctrl_X1_Y17_N0|ClkOut =>                           counter[1]|Clk 
      1002.805   -0.993   R                                     Setup
      1002.996    0.191                               Clock Variation

Setup from counter[25] to counter[25], clock Internal_generated_clock_Blinky|clk, constraint 1000.000
  Slack: 998.176
    Arrival Time:    4.820
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                               Blinky|clk =>                          clk~input|padio 
        0.647    0.647   RR                          clk~input|padio =>                        clk~input|combout 
        1.644    0.997   RR                        clk~input|combout =>                   clk~inputclkctrl|inclk 
        1.644    0.000   RR                   clk~inputclkctrl|inclk =>                  clk~inputclkctrl|outclk 
        3.638    1.994   RR                  clk~inputclkctrl|outclk =>               clken_ctrl_X1_Y16_N0|ClkIn 
        3.857    0.219   RR               clken_ctrl_X1_Y16_N0|ClkIn =>              clken_ctrl_X1_Y16_N0|ClkOut 
        3.989    0.132   RR              clken_ctrl_X1_Y16_N0|ClkOut =>                          counter[25]|Clk 
      Data Path:
        4.282    0.293   RR                          counter[25]|Clk =>                            counter[25]|Q D
        4.820    0.538   RR                            counter[25]|Q =>                            counter[25]|B E
    Required Time: 1002.996
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                               Blinky|clk =>                          clk~input|padio 
      1000.647    0.647   RR                          clk~input|padio =>                        clk~input|combout 
      1001.469    0.822   RR                        clk~input|combout =>                   clk~inputclkctrl|inclk 
      1001.469    0.000   RR                   clk~inputclkctrl|inclk =>                  clk~inputclkctrl|outclk 
      1003.451    1.982   RR                  clk~inputclkctrl|outclk =>               clken_ctrl_X1_Y16_N0|ClkIn 
      1003.666    0.215   RR               clken_ctrl_X1_Y16_N0|ClkIn =>              clken_ctrl_X1_Y16_N0|ClkOut 
      1003.798    0.132   RR              clken_ctrl_X1_Y16_N0|ClkOut =>                          counter[25]|Clk 
      1002.805   -0.993   R                                     Setup
      1002.996    0.191                               Clock Variation

Setup from counter[0] to counter[0], clock Internal_generated_clock_Blinky|clk, constraint 1000.000
  Slack: 998.778
    Arrival Time:    4.282
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                               Blinky|clk =>                          clk~input|padio 
        0.647    0.647   RR                          clk~input|padio =>                        clk~input|combout 
        1.644    0.997   RR                        clk~input|combout =>                   clk~inputclkctrl|inclk 
        1.644    0.000   RR                   clk~inputclkctrl|inclk =>                  clk~inputclkctrl|outclk 
        3.638    1.994   RR                  clk~inputclkctrl|outclk =>               clken_ctrl_X1_Y17_N0|ClkIn 
        3.857    0.219   RR               clken_ctrl_X1_Y17_N0|ClkIn =>              clken_ctrl_X1_Y17_N0|ClkOut 
        3.989    0.132   RR              clken_ctrl_X1_Y17_N0|ClkOut =>                           counter[0]|Clk 
      Data Path:
        4.282    0.293   RR                           counter[0]|Clk =>                             counter[0]|Q D
        4.282    0.000   RR                             counter[0]|Q =>                           counter[0]|Qin E
    Required Time: 1003.060
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                               Blinky|clk =>                          clk~input|padio 
      1000.647    0.647   RR                          clk~input|padio =>                        clk~input|combout 
      1001.469    0.822   RR                        clk~input|combout =>                   clk~inputclkctrl|inclk 
      1001.469    0.000   RR                   clk~inputclkctrl|inclk =>                  clk~inputclkctrl|outclk 
      1003.451    1.982   RR                  clk~inputclkctrl|outclk =>               clken_ctrl_X1_Y17_N0|ClkIn 
      1003.666    0.215   RR               clken_ctrl_X1_Y17_N0|ClkIn =>              clken_ctrl_X1_Y17_N0|ClkOut 
      1003.798    0.132   RR              clken_ctrl_X1_Y17_N0|ClkOut =>                           counter[0]|Clk 
      1002.869   -0.929   R                                     Setup
      1003.060    0.191                               Clock Variation

