<HTML>
<HEAD>
<TITLE>Timing Report</TITLE>
<link href="" rel="stylesheet" type="text/css" media="screen"/>
<link href="" rel="stylesheet" type="text/css" media="print"/>
<style type="text/css">
#toc {
  position: fixed;
  right: 2px;
  top: 2px;
  padding: 2px 5px 2px 5px;
  background-color:rgba(210,210,210,0.1);
  border-style: solid;
  border-color: rgba(192,192,192,0.8);
  border-width:1px;
}
#toc_list {
  display: none;
  }
tapath {
  display: none;
}
</style>

<script type="text/javascript">
<!--
function showTocList() {
var a = document.getElementById("toc_list");
a.style.display = "block";
}

function hideTocList() {
var a = document.getElementById("toc_list");
if (a)
    a.style.display = "none";
}

//-->
</script>

</HEAD>

<BODY>

<DIV id="content" class="Child" onclick="hideTocList()"><PRE>
<A name="Timing_rpt_top">Timing Report</A><B><U><big></big></U></B>
Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 2025.2.0.48.0

Tue Jan  6 09:52:37 2026

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2025 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp 1 -hsp m -pwrprd -html -rpt sincos_linear_Avant.twr sincos_linear_Avant.udb -gui -msgset O:/src/Avant_lib/sincos_linear/project/promote.xml

----------------------------------
Design:          top_sin_linear
Family:          LAV-AT
Device:          LAV-AT-E30
Package:         CBG484
Performance:     1
Package Status:                     Preliminary    Version 14
Performance Hardware Data Status :   Advanced Version 108.1
----------------------------------


=====================================================================
                    Table of Contents
=====================================================================
<LI>    <A href=#Timing_rpt_DesignChecking>1  Timing Overview</A></LI>
<LI>        <A href=#Timing_rpt_SDCConstraints>1.1  SDC Constraints</A></LI>
<LI>        <A href=#Timing_rpt_ConstraintCoverage>1.2  Constraint Coverage</A></LI>
<LI>        <A href=#Timing_rpt_OverallSummary>1.3  Overall Summary</A></LI>
<LI>        <A href=#Timing_rpt_UnconstrainedReport>1.4  Unconstrained Report</A></LI>
<LI>        <A href=#Timing_rpt_CombinationalLoop>1.5  Combinational Loop</A></LI>
<LI>    <A href=#Timing_rpt_SetupSlowCornerMaxDegree>2  Setup at Speed Grade 1 Corner at 85 Degrees</A></LI>
<LI>        <A href=#Timing_rpt_ClockSummarySetupSlowCornerMaxDegree>2.1  Clock Summary</A></LI>
<LI>        <A href=#Timing_rpt_EndpointSlackSetupSlowCornerMaxDegree>2.2  Endpoint slacks</A></LI>
<LI>        <A href=#Timing_rpt_DetailReportSetupSlowCornerMaxDegree>2.3  Detailed Report</A></LI>
<LI>    <A href=#Timing_rpt_SetupSlowCornerMinDegree>3  Setup at Speed Grade 1 Corner at 0 Degrees</A></LI>
<LI>        <A href=#Timing_rpt_ClockSummarySetupSlowCornerMinDegree>3.1  Clock Summary</A></LI>
<LI>        <A href=#Timing_rpt_EndpointSlackSetupSlowCornerMinDegree>3.2  Endpoint slacks</A></LI>
<LI>        <A href=#Timing_rpt_DetailReportSetupSlowCornerMinDegree>3.3  Detailed Report</A></LI>
<LI>    <A href=#Timing_rpt_HoldFastCornerMinDegree>4  Hold at Speed Grade m Corner at 0 Degrees</A></LI>
<LI>        <A href=#Timing_rpt_EndpointSlackHoldFastCornerMinDegree>4.1  Endpoint slacks</A></LI>
<LI>        <A href=#Timing_rpt_DetailReportHoldFastCornerMinDegree>4.2  Detailed Report</A></LI>

=====================================================================
                    End of Table of Contents
=====================================================================


<A name="Timing_rpt_DesignChecking"></A><B><U><big>1  Timing Overview</big></U></B>

<A name="Timing_rpt_SDCConstraints"></A><B><U><big>1.1  SDC Constraints</big></U></B>

create_generated_clock -name {clk} -source [get_pins {gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI}] -multiply_by 4 [get_pins {gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP }] 
create_generated_clock -name {gpll_i/lscc_pll_inst/clkout_testclk_o} -source [get_pins {gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI}] -multiply_by 2 [get_pins {gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKRES }] 
set_false_path -to [get_pins {gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.u_lock_sync/sync_reg[1]/D gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.u_lock_sync/sync_reg_Z[0]/D}]
set_false_path -from [get_pins gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.en_usr_lmmi/Q]
set_max_delay -from [get_pins gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIREADY] -to [get_pins {gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.dly_wait_cntr_4[1]/D gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.dly_wait_cntr_4[0]/D gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.dly_wait_cntr[1]/D gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.dly_wait_cntr[0]/D}] -datapath_only 6
set_max_delay -from [get_pins gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.init_request/Q] -to [get_pins gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIREQUEST] -datapath_only 6
set_max_delay -from [get_pins gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.init_request/Q] -to [get_pins gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIWRRDN] -datapath_only 6
set_max_delay -from [get_pins {gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.wdata_0[2]/Q gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.wdata[0]/Q gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.wdata[2]/Q}] -to [get_pins {gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIWDATA15 gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIWDATA14 gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIWDATA13 gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIWDATA12 gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIWDATA11 gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIWDATA10 gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIWDATA9 gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIWDATA8 gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIWDATA7 gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIWDATA6 gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIWDATA5 gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIWDATA4 gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIWDATA3 gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIWDATA2 gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIWDATA1 gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIWDATA0}] -datapath_only 6
set_max_delay -from [get_pins gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.en_usr_lmmi/Q] -to [get_pins {gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIWDATA15 gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIWDATA14 gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIWDATA13 gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIWDATA12 gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIWDATA11 gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIWDATA10 gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIWDATA9 gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIWDATA8 gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIWDATA7 gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIWDATA6 gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIWDATA5 gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIWDATA4 gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIWDATA3 gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIWDATA2 gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIWDATA1 gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIWDATA0}] -datapath_only 6
set_max_delay -from [get_pins gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.en_usr_lmmi/Q] -to [get_pins {gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIOFFSET4 gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIOFFSET3 gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIOFFSET2 gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIOFFSET1 gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIOFFSET0}] -datapath_only 6
set_max_delay -from [get_pins gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.en_usr_lmmi/Q] -to [get_pins gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIWRRDN] -datapath_only 6
set_max_delay -from [get_pins gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.en_usr_lmmi/Q] -to [get_pins gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIREQUEST] -datapath_only 6
create_clock -name {clk50} -period 20 [get_ports clk50]
set_false_path -from [get_pins {gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.bw_init_cs[0]/Q gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.bw_init_cs[1]/Q gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.bw_init_cs[2]/Q gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.bw_init_cs[3]/Q gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.bw_init_cs[4]/Q}]

<A name="Timing_rpt_ConstraintCoverage"></A><B><U><big>1.2  Constraint Coverage</big></U></B>

Constraint Coverage: 72.6793%

<A name="Timing_rpt_OverallSummary"></A><B><U><big>1.3  Overall Summary</big></U></B>

 Setup at Speed Grade 1 Corner at 85 Degrees                          Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 
 Setup at Speed Grade 1 Corner at 0 Degrees                           Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 
 Hold at Speed Grade m Corner at 0 Degrees                            Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 

<A name="Timing_rpt_UnconstrainedReport"></A><B><U><big>1.4  Unconstrained Report</big></U></B>

<A name="Timing_rpt_UnconstrainedEndpoints"></A><B><U><big>1.4.1  Unconstrained Start/End Points</big></U></B>

Clocked but unconstrained timing start points
-------------------------------------------------------------------
        Listing 10 Start Points         |           Type           
-------------------------------------------------------------------
result_CR31_ram_6_cZ.dpram_inst/DO0     |          No required time
result_CR31_ram_6_cZ.dpram_inst/DO1     |          No required time
result_CR31_ram_6_cZ.dpram_inst/DO2     |          No required time
result_CR31_ram_6_cZ.dpram_inst/DO3     |          No required time
result_CR31_ram_5_cZ.dpram_inst/DO0     |          No required time
result_CR31_ram_5_cZ.dpram_inst/DO1     |          No required time
result_CR31_ram_5_cZ.dpram_inst/DO2     |          No required time
result_CR31_ram_5_cZ.dpram_inst/DO3     |          No required time
result_CR31_ram_4_cZ.dpram_inst/DO0     |          No required time
result_CR31_ram_4_cZ.dpram_inst/DO1     |          No required time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing start po |                          
ints                                    |                        34
                                        |                          
-------------------------------------------------------------------

Clocked but unconstrained timing end points
-------------------------------------------------------------------
         Listing 10 End Points          |           Type           
-------------------------------------------------------------------
phase_CR31_ram_6_cZ.dpram_inst/DI3      |           No arrival time
phase_CR31_ram_6_cZ.dpram_inst/DI2      |           No arrival time
phase_CR31_ram_6_cZ.dpram_inst/DI1      |           No arrival time
phase_CR31_ram_6_cZ.dpram_inst/DI0      |           No arrival time
phase_CR31_ram_5_cZ.dpram_inst/DI3      |           No arrival time
phase_CR31_ram_5_cZ.dpram_inst/DI2      |           No arrival time
phase_CR31_ram_5_cZ.dpram_inst/DI1      |           No arrival time
phase_CR31_ram_5_cZ.dpram_inst/DI0      |           No arrival time
phase_CR31_ram_4_cZ.dpram_inst/DI3      |           No arrival time
phase_CR31_ram_4_cZ.dpram_inst/DI2      |           No arrival time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                        33
                                        |                          
-------------------------------------------------------------------

<A name="Timing_rpt_StartEndPointsWithoutTimingConstraints"></A><B><U><big>1.4.2  Start/End Points Without Timing Constraints</big></U></B>

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
phase_i[0]                              |                     input
phase_i[1]                              |                     input
phase_i[2]                              |                     input
phase_i[3]                              |                     input
phase_i[4]                              |                     input
phase_i[5]                              |                     input
phase_i[6]                              |                     input
phase_i[7]                              |                     input
phase_i[8]                              |                     input
phase_i[9]                              |                     input
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        66
                                        |                          
-------------------------------------------------------------------

Nets without clock definition
Define a clock on a top level port or a generated clock on a clock divider pin associated with this net(s).
--------------------------------------------------
There is no instance satisfying reporting criteria



<A name="Timing_rpt_CombinationalLoop"></A><B><U><big>1.5  Combinational Loop</big></U></B>

None


<A name="Timing_rpt_SetupSlowCornerMaxDegree"></A><B><U><big>2  Setup at Speed Grade 1 Corner at 85 Degrees</big></U></B>
<A name="Timing_rpt_ClockSummarySetupSlowCornerMaxDegree"></A><B><U><big>2.1  Clock Summary</big></U></B>
<A name="Timing_rpt_Clk_1"></A><B><U><big>2.1.1 Clock "gpll_i/lscc_pll_inst/clkout_testclk_o"</big></U></B>

create_generated_clock -name {gpll_i/lscc_pll_inst/clkout_testclk_o} -source [get_pins {gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI}] -multiply_by 2 [get_pins {gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKRES }] 

Single Clock Domain
----------------------------------------------------------------------------------------------------------
Clock gpll_i/lscc_pll_inst/clkout_testclk_o|                    |       Period       |     Frequency      
----------------------------------------------------------------------------------------------------------
 From gpll_i/lscc_pll_inst/clkout_testclk_o|             Target |          10.000 ns |        100.000 MHz 
                                           | Actual (all paths) |           4.646 ns |        215.239 MHz 
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMICLK (MPW)                                                                
                                           |   (50% duty cycle) |           4.646 ns |        215.239 MHz 
----------------------------------------------------------------------------------------------------------

Clock Domain Crossing
---------------------------------------------------------------------------------------------------------
Clock gpll_i/lscc_pll_inst/clkout_testclk_o|   Worst Time Between Edges   |           Comment            
---------------------------------------------------------------------------------------------------------
 From clk                                  |                         ---- |                      No path 
 From clk50                                |                         ---- |                      No path 
---------------------------------------------------------------------------------------------------------
<A name="Timing_rpt_Clk_2"></A><B><U><big>2.1.2 Clock "clk"</big></U></B>

create_generated_clock -name {clk} -source [get_pins {gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI}] -multiply_by 4 [get_pins {gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
               Clock clk                |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From clk                               |             Target |           5.000 ns |        200.000 MHz 
                                        | Actual (all paths) |           4.929 ns |        202.881 MHz 
result_CR31_ram_6_cZ.dpram_inst/WCK (MPW)                                                                
                                        |   (50% duty cycle) |           2.588 ns |        386.399 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
               Clock clk                |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From gpll_i/lscc_pll_inst/clkout_testclk_o                                                              
                                        |                         ---- |                      No path 
 From clk50                             |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------
<A name="Timing_rpt_Clk_3"></A><B><U><big>2.1.3 Clock "clk50"</big></U></B>

create_clock -name {clk50} -period 20 [get_ports clk50]

Single Clock Domain
-------------------------------------------------------------------------------------------------------
              Clock clk50               |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From clk50                             |             Target |          20.000 ns |         50.000 MHz 
                                        | Actual (all paths) |           4.000 ns |        250.000 MHz 
clk50_ibuf.bb_inst/B (MPW)              |   (50% duty cycle) |           4.000 ns |        250.000 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
              Clock clk50               |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From gpll_i/lscc_pll_inst/clkout_testclk_o                                                              
                                        |                         ---- |                      No path 
 From clk                               |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

<A name="Timing_rpt_EndpointSlackSetupSlowCornerMaxDegree"></A><B><U><big>2.2  Endpoint slacks</big></U></B>
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
dut/sin_linear_i/result_o_1[18]/D        |    0.071 ns 
dut/sin_linear_i/result_o_1[3]/D         |    0.131 ns 
dut/sin_linear_i/result_o_1[2]/D         |    0.133 ns 
dut/sin_linear_i/result_o_1[26]/D        |    0.168 ns 
dut/sin_linear_i/result_o_1[10]/D        |    0.192 ns 
dut/sin_linear_i/result_o_1[14]/D        |    0.231 ns 
dut/sin_linear_i/result_o_1[22]/D        |    0.238 ns 
dut/sin_linear_i/result_o_1[21]/D        |    0.241 ns 
dut/sin_linear_i/result_o_1[16]/D        |    0.246 ns 
dut/sin_linear_i/result_o_1[1]/D         |    0.247 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

<A name="Timing_rpt_DetailReportSetupSlowCornerMaxDegree"></A><B><U><big>2.3  Detailed Report</big></U></B>


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO6  (EBR_CORE_EBR_CORE_R75C72)
Path End         : dut/sin_linear_i/result_o_1[18]/D  (SLICE_R72C76D)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 3
Delay Ratio      : 26.3% (route), 73.7% (logic)
Clock Skew       : 0.041 ns 
Setup Constraint : 5.000 ns 
Common Path Skew : 0.186 ns 
Path Slack       : 0.071 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk50",
        "phy_name":"clk50"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK",
        "phy_name":"dut.sin_linear_i.rom_dy_i.lscc_rom_inst.u_rom.PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0.AP6.SP32K.sp32k.SP32K_MODE_inst/CLKA"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk50",
            "phy_name":"clk50"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk50_ibuf.bb_inst/B",
            "phy_name":"clk50_ibuf.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk50_ibuf.bb_inst/O",
            "phy_name":"clk50_ibuf.bb_inst/PADDI"
        },
        "arrive":1.479,
        "delay":1.479
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk50_c",
            "phy_name":"clk50_c"
        },
        "arrive":1.639,
        "delay":0.160
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":1.639,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":1.639,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk",
            "phy_name":"clk"
        },
        "arrive":4.402,
        "delay":2.763
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":4.402,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
clk50                                     top_sin_linear            CLOCK LATENCY         0.000                  0.000  1       
clk50                                                               NET DELAY             0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL            1.479                  1.479  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY             0.160                  1.639  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                  0.000                  1.639  59      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                  0.000                  1.639  59      
gpll_i/lscc_pll_inst/clk                                            NET DELAY             2.763                  4.402  59      
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK
                                                                    CLOCK PIN             0.000                  4.402  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO6",
        "phy_name":"dut.sin_linear_i.rom_dy_i.lscc_rom_inst.u_rom.PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0.AP6.SP32K.sp32k.SP32K_MODE_inst/DOA6"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"dut/sin_linear_i/result_o_1[18]/D",
        "phy_name":"dut.sin_linear_i.result_o_1[18]/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK",
            "phy_name":"dut.sin_linear_i.rom_dy_i.lscc_rom_inst.u_rom.PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0.AP6.SP32K.sp32k.SP32K_MODE_inst/CLKA"
        },
        "pin1":
        {
            "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO6",
            "phy_name":"dut.sin_linear_i.rom_dy_i.lscc_rom_inst.u_rom.PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0.AP6.SP32K.sp32k.SP32K_MODE_inst/DOA6"
        },
        "arrive":5.890,
        "delay":1.488
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/s1_dy[6]",
            "phy_name":"dut.sin_linear_i.s1_dy[6]"
        },
        "arrive":6.622,
        "delay":0.732
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A6",
            "phy_name":"dut.sin_linear_i.mult18x18p48_i.multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A6"
        },
        "pin1":
        {
            "log_name":"dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/ZOUT35",
            "phy_name":"dut.sin_linear_i.mult18x18p48_i.multaddsub_m0.MULTADDSUB18X18A_MODE_inst/ZOUT35"
        },
        "arrive":8.939,
        "delay":2.317
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"dut/sin_linear_i/mult18x18p48_i/dsp_Z[35]",
            "phy_name":"dut.sin_linear_i.dsp_Z[35]"
        },
        "arrive":9.583,
        "delay":0.644
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"dut/sin_linear_i/result_o_2_cZ[18]/A",
            "phy_name":"dut.sin_linear_i.result_o_1[18]/B0"
        },
        "pin1":
        {
            "log_name":"dut/sin_linear_i/result_o_2_cZ[18]/Z",
            "phy_name":"dut.sin_linear_i.result_o_1[18]/F0"
        },
        "arrive":9.628,
        "delay":0.045
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"dut/sin_linear_i/result_o_2[18]",
            "phy_name":"dut.sin_linear_i.result_o_2[18]"
        },
        "arrive":9.628,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":9.628,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK->dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO6
                                          EBR_CORE_EBR_CORE_R75C72  C2Q_DEL               1.488                  5.890  1       
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/s1_dy[6]
                                                                    NET DELAY             0.732                  6.622  1       
dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A6->dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/ZOUT35
                                          DSP_CORE_DSP_CORE_R70C76  PD_DEL                2.317                  8.939  1       
dut/sin_linear_i/mult18x18p48_i/dsp_Z[35]
                                                                    NET DELAY             0.644                  9.583  1       
dut/sin_linear_i/result_o_2_cZ[18]/A->dut/sin_linear_i/result_o_2_cZ[18]/Z
                                          SLICE_R72C76D             CTOF_DEL              0.045                  9.628  1       
dut/sin_linear_i/result_o_2[18]                                     NET DELAY             0.000                  9.628  1       
dut/sin_linear_i/result_o_1[18]/D                                   ENDPOINT              0.000                  9.628  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk50",
        "phy_name":"clk50"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"dut/sin_linear_i/result_o_1[17]/CK",
        "phy_name":"dut.sin_linear_i.result_o_1[18]/CLK0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":5.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk50",
            "phy_name":"clk50"
        },
        "arrive":5.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk50_ibuf.bb_inst/B",
            "phy_name":"clk50_ibuf.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk50_ibuf.bb_inst/O",
            "phy_name":"clk50_ibuf.bb_inst/PADDI"
        },
        "arrive":6.479,
        "delay":1.479
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk50_c",
            "phy_name":"clk50_c"
        },
        "arrive":6.615,
        "delay":0.136
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":6.615,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":6.615,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk",
            "phy_name":"clk"
        },
        "arrive":9.443,
        "delay":2.828
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":9.443,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
                                                                    CONSTRAINT            0.000                  5.000  1       
clk50                                     top_sin_linear            CLOCK LATENCY         0.000                  5.000  1       
clk50                                                               NET DELAY             0.000                  5.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL            1.479                  6.479  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY             0.136                  6.615  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                  0.000                  6.615  59      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                  0.000                  6.615  59      
gpll_i/lscc_pll_inst/clk                                            NET DELAY             2.828                  9.443  59      
{dut/sin_linear_i/result_o_1[17]/CK   dut/sin_linear_i/result_o_1[18]/CK}
                                                                    CLOCK PIN             0.000                  9.443  1       
                                                                    Uncertainty        -(0.000)                  9.443  
                                                                    Common Path Skew      0.186                  9.629  
                                                                    Setup time        -(-0.070)                  9.699  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
Required Time                                                                                                    9.699  
Arrival Time                                                                                                  -(9.628)  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
Path Slack  (Passed)                                                                                             0.071  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO6  (EBR_CORE_EBR_CORE_R75C72)
Path End         : dut/sin_linear_i/result_o_1[3]/D  (SLICE_R71C77A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 3
Delay Ratio      : 25.4% (route), 74.6% (logic)
Clock Skew       : 0.039 ns 
Setup Constraint : 5.000 ns 
Common Path Skew : 0.186 ns 
Path Slack       : 0.131 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk50",
        "phy_name":"clk50"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK",
        "phy_name":"dut.sin_linear_i.rom_dy_i.lscc_rom_inst.u_rom.PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0.AP6.SP32K.sp32k.SP32K_MODE_inst/CLKA"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk50",
            "phy_name":"clk50"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk50_ibuf.bb_inst/B",
            "phy_name":"clk50_ibuf.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk50_ibuf.bb_inst/O",
            "phy_name":"clk50_ibuf.bb_inst/PADDI"
        },
        "arrive":1.479,
        "delay":1.479
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk50_c",
            "phy_name":"clk50_c"
        },
        "arrive":1.639,
        "delay":0.160
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":1.639,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":1.639,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk",
            "phy_name":"clk"
        },
        "arrive":4.402,
        "delay":2.763
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":4.402,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
clk50                                     top_sin_linear            CLOCK LATENCY         0.000                  0.000  1       
clk50                                                               NET DELAY             0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL            1.479                  1.479  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY             0.160                  1.639  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                  0.000                  1.639  59      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                  0.000                  1.639  59      
gpll_i/lscc_pll_inst/clk                                            NET DELAY             2.763                  4.402  59      
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK
                                                                    CLOCK PIN             0.000                  4.402  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO6",
        "phy_name":"dut.sin_linear_i.rom_dy_i.lscc_rom_inst.u_rom.PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0.AP6.SP32K.sp32k.SP32K_MODE_inst/DOA6"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"dut/sin_linear_i/result_o_1[3]/D",
        "phy_name":"dut.sin_linear_i.result_o_1[3]/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK",
            "phy_name":"dut.sin_linear_i.rom_dy_i.lscc_rom_inst.u_rom.PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0.AP6.SP32K.sp32k.SP32K_MODE_inst/CLKA"
        },
        "pin1":
        {
            "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO6",
            "phy_name":"dut.sin_linear_i.rom_dy_i.lscc_rom_inst.u_rom.PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0.AP6.SP32K.sp32k.SP32K_MODE_inst/DOA6"
        },
        "arrive":5.890,
        "delay":1.488
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/s1_dy[6]",
            "phy_name":"dut.sin_linear_i.s1_dy[6]"
        },
        "arrive":6.622,
        "delay":0.732
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A6",
            "phy_name":"dut.sin_linear_i.mult18x18p48_i.multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A6"
        },
        "pin1":
        {
            "log_name":"dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/ZOUT20",
            "phy_name":"dut.sin_linear_i.mult18x18p48_i.multaddsub_m0.MULTADDSUB18X18A_MODE_inst/ZOUT20"
        },
        "arrive":8.939,
        "delay":2.317
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"dut/sin_linear_i/mult18x18p48_i/dsp_Z[20]",
            "phy_name":"dut.sin_linear_i.dsp_Z[20]"
        },
        "arrive":9.521,
        "delay":0.582
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"dut/sin_linear_i/result_o_2_cZ[3]/A",
            "phy_name":"dut.sin_linear_i.result_o_1[3]/B0"
        },
        "pin1":
        {
            "log_name":"dut/sin_linear_i/result_o_2_cZ[3]/Z",
            "phy_name":"dut.sin_linear_i.result_o_1[3]/F0"
        },
        "arrive":9.566,
        "delay":0.045
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"dut/sin_linear_i/result_o_2[3]",
            "phy_name":"dut.sin_linear_i.result_o_2[3]"
        },
        "arrive":9.566,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":9.566,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK->dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO6
                                          EBR_CORE_EBR_CORE_R75C72  C2Q_DEL               1.488                  5.890  1       
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/s1_dy[6]
                                                                    NET DELAY             0.732                  6.622  1       
dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A6->dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/ZOUT20
                                          DSP_CORE_DSP_CORE_R70C76  PD_DEL                2.317                  8.939  1       
dut/sin_linear_i/mult18x18p48_i/dsp_Z[20]
                                                                    NET DELAY             0.582                  9.521  1       
dut/sin_linear_i/result_o_2_cZ[3]/A->dut/sin_linear_i/result_o_2_cZ[3]/Z
                                          SLICE_R71C77A             CTOF_DEL              0.045                  9.566  1       
dut/sin_linear_i/result_o_2[3]                                      NET DELAY             0.000                  9.566  1       
dut/sin_linear_i/result_o_1[3]/D                                    ENDPOINT              0.000                  9.566  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk50",
        "phy_name":"clk50"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"dut/sin_linear_i/result_o_1[2]/CK",
        "phy_name":"dut.sin_linear_i.result_o_1[3]/CLK0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":5.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk50",
            "phy_name":"clk50"
        },
        "arrive":5.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk50_ibuf.bb_inst/B",
            "phy_name":"clk50_ibuf.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk50_ibuf.bb_inst/O",
            "phy_name":"clk50_ibuf.bb_inst/PADDI"
        },
        "arrive":6.479,
        "delay":1.479
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk50_c",
            "phy_name":"clk50_c"
        },
        "arrive":6.615,
        "delay":0.136
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":6.615,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":6.615,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk",
            "phy_name":"clk"
        },
        "arrive":9.441,
        "delay":2.826
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":9.441,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
                                                                    CONSTRAINT            0.000                  5.000  1       
clk50                                     top_sin_linear            CLOCK LATENCY         0.000                  5.000  1       
clk50                                                               NET DELAY             0.000                  5.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL            1.479                  6.479  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY             0.136                  6.615  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                  0.000                  6.615  59      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                  0.000                  6.615  59      
gpll_i/lscc_pll_inst/clk                                            NET DELAY             2.826                  9.441  59      
{dut/sin_linear_i/result_o_1[2]/CK   dut/sin_linear_i/result_o_1[3]/CK}
                                                                    CLOCK PIN             0.000                  9.441  1       
                                                                    Uncertainty        -(0.000)                  9.441  
                                                                    Common Path Skew      0.186                  9.627  
                                                                    Setup time        -(-0.070)                  9.697  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
Required Time                                                                                                    9.697  
Arrival Time                                                                                                  -(9.566)  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
Path Slack  (Passed)                                                                                             0.131  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO6  (EBR_CORE_EBR_CORE_R75C72)
Path End         : dut/sin_linear_i/result_o_1[2]/D  (SLICE_R71C77A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 3
Delay Ratio      : 25.4% (route), 74.6% (logic)
Clock Skew       : 0.039 ns 
Setup Constraint : 5.000 ns 
Common Path Skew : 0.186 ns 
Path Slack       : 0.133 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk50",
        "phy_name":"clk50"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK",
        "phy_name":"dut.sin_linear_i.rom_dy_i.lscc_rom_inst.u_rom.PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0.AP6.SP32K.sp32k.SP32K_MODE_inst/CLKA"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk50",
            "phy_name":"clk50"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk50_ibuf.bb_inst/B",
            "phy_name":"clk50_ibuf.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk50_ibuf.bb_inst/O",
            "phy_name":"clk50_ibuf.bb_inst/PADDI"
        },
        "arrive":1.479,
        "delay":1.479
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk50_c",
            "phy_name":"clk50_c"
        },
        "arrive":1.639,
        "delay":0.160
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":1.639,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":1.639,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk",
            "phy_name":"clk"
        },
        "arrive":4.402,
        "delay":2.763
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":4.402,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
clk50                                     top_sin_linear            CLOCK LATENCY         0.000                  0.000  1       
clk50                                                               NET DELAY             0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL            1.479                  1.479  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY             0.160                  1.639  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                  0.000                  1.639  59      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                  0.000                  1.639  59      
gpll_i/lscc_pll_inst/clk                                            NET DELAY             2.763                  4.402  59      
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK
                                                                    CLOCK PIN             0.000                  4.402  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO6",
        "phy_name":"dut.sin_linear_i.rom_dy_i.lscc_rom_inst.u_rom.PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0.AP6.SP32K.sp32k.SP32K_MODE_inst/DOA6"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"dut/sin_linear_i/result_o_1[2]/D",
        "phy_name":"dut.sin_linear_i.result_o_1[3]/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK",
            "phy_name":"dut.sin_linear_i.rom_dy_i.lscc_rom_inst.u_rom.PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0.AP6.SP32K.sp32k.SP32K_MODE_inst/CLKA"
        },
        "pin1":
        {
            "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO6",
            "phy_name":"dut.sin_linear_i.rom_dy_i.lscc_rom_inst.u_rom.PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0.AP6.SP32K.sp32k.SP32K_MODE_inst/DOA6"
        },
        "arrive":5.890,
        "delay":1.488
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/s1_dy[6]",
            "phy_name":"dut.sin_linear_i.s1_dy[6]"
        },
        "arrive":6.622,
        "delay":0.732
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A6",
            "phy_name":"dut.sin_linear_i.mult18x18p48_i.multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A6"
        },
        "pin1":
        {
            "log_name":"dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/ZOUT19",
            "phy_name":"dut.sin_linear_i.mult18x18p48_i.multaddsub_m0.MULTADDSUB18X18A_MODE_inst/ZOUT19"
        },
        "arrive":8.939,
        "delay":2.317
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"dut/sin_linear_i/mult18x18p48_i/dsp_Z[19]",
            "phy_name":"dut.sin_linear_i.dsp_Z[19]"
        },
        "arrive":9.518,
        "delay":0.579
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"dut/sin_linear_i/result_o_2_cZ[2]/A",
            "phy_name":"dut.sin_linear_i.result_o_1[3]/A1"
        },
        "pin1":
        {
            "log_name":"dut/sin_linear_i/result_o_2_cZ[2]/Z",
            "phy_name":"dut.sin_linear_i.result_o_1[3]/F1"
        },
        "arrive":9.564,
        "delay":0.046
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"dut/sin_linear_i/result_o_2[2]",
            "phy_name":"dut.sin_linear_i.result_o_2[2]"
        },
        "arrive":9.564,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":9.564,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK->dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO6
                                          EBR_CORE_EBR_CORE_R75C72  C2Q_DEL               1.488                  5.890  1       
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/s1_dy[6]
                                                                    NET DELAY             0.732                  6.622  1       
dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A6->dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/ZOUT19
                                          DSP_CORE_DSP_CORE_R70C76  PD_DEL                2.317                  8.939  1       
dut/sin_linear_i/mult18x18p48_i/dsp_Z[19]
                                                                    NET DELAY             0.579                  9.518  1       
dut/sin_linear_i/result_o_2_cZ[2]/A->dut/sin_linear_i/result_o_2_cZ[2]/Z
                                          SLICE_R71C77A             CTOF_DEL              0.046                  9.564  1       
dut/sin_linear_i/result_o_2[2]                                      NET DELAY             0.000                  9.564  1       
dut/sin_linear_i/result_o_1[2]/D                                    ENDPOINT              0.000                  9.564  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk50",
        "phy_name":"clk50"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"dut/sin_linear_i/result_o_1[2]/CK",
        "phy_name":"dut.sin_linear_i.result_o_1[3]/CLK0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":5.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk50",
            "phy_name":"clk50"
        },
        "arrive":5.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk50_ibuf.bb_inst/B",
            "phy_name":"clk50_ibuf.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk50_ibuf.bb_inst/O",
            "phy_name":"clk50_ibuf.bb_inst/PADDI"
        },
        "arrive":6.479,
        "delay":1.479
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk50_c",
            "phy_name":"clk50_c"
        },
        "arrive":6.615,
        "delay":0.136
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":6.615,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":6.615,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk",
            "phy_name":"clk"
        },
        "arrive":9.441,
        "delay":2.826
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":9.441,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
                                                                    CONSTRAINT            0.000                  5.000  1       
clk50                                     top_sin_linear            CLOCK LATENCY         0.000                  5.000  1       
clk50                                                               NET DELAY             0.000                  5.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL            1.479                  6.479  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY             0.136                  6.615  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                  0.000                  6.615  59      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                  0.000                  6.615  59      
gpll_i/lscc_pll_inst/clk                                            NET DELAY             2.826                  9.441  59      
{dut/sin_linear_i/result_o_1[2]/CK   dut/sin_linear_i/result_o_1[3]/CK}
                                                                    CLOCK PIN             0.000                  9.441  1       
                                                                    Uncertainty        -(0.000)                  9.441  
                                                                    Common Path Skew      0.186                  9.627  
                                                                    Setup time        -(-0.070)                  9.697  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
Required Time                                                                                                    9.697  
Arrival Time                                                                                                  -(9.564)  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
Path Slack  (Passed)                                                                                             0.133  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO6  (EBR_CORE_EBR_CORE_R75C72)
Path End         : dut/sin_linear_i/result_o_1[26]/D  (SLICE_R71C75C)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 3
Delay Ratio      : 24.9% (route), 75.1% (logic)
Clock Skew       : 0.039 ns 
Setup Constraint : 5.000 ns 
Common Path Skew : 0.186 ns 
Path Slack       : 0.168 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk50",
        "phy_name":"clk50"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK",
        "phy_name":"dut.sin_linear_i.rom_dy_i.lscc_rom_inst.u_rom.PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0.AP6.SP32K.sp32k.SP32K_MODE_inst/CLKA"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk50",
            "phy_name":"clk50"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk50_ibuf.bb_inst/B",
            "phy_name":"clk50_ibuf.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk50_ibuf.bb_inst/O",
            "phy_name":"clk50_ibuf.bb_inst/PADDI"
        },
        "arrive":1.479,
        "delay":1.479
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk50_c",
            "phy_name":"clk50_c"
        },
        "arrive":1.639,
        "delay":0.160
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":1.639,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":1.639,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk",
            "phy_name":"clk"
        },
        "arrive":4.402,
        "delay":2.763
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":4.402,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
clk50                                     top_sin_linear            CLOCK LATENCY         0.000                  0.000  1       
clk50                                                               NET DELAY             0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL            1.479                  1.479  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY             0.160                  1.639  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                  0.000                  1.639  59      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                  0.000                  1.639  59      
gpll_i/lscc_pll_inst/clk                                            NET DELAY             2.763                  4.402  59      
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK
                                                                    CLOCK PIN             0.000                  4.402  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO6",
        "phy_name":"dut.sin_linear_i.rom_dy_i.lscc_rom_inst.u_rom.PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0.AP6.SP32K.sp32k.SP32K_MODE_inst/DOA6"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"dut/sin_linear_i/result_o_1[26]/D",
        "phy_name":"dut.sin_linear_i.result_o_1[26]/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK",
            "phy_name":"dut.sin_linear_i.rom_dy_i.lscc_rom_inst.u_rom.PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0.AP6.SP32K.sp32k.SP32K_MODE_inst/CLKA"
        },
        "pin1":
        {
            "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO6",
            "phy_name":"dut.sin_linear_i.rom_dy_i.lscc_rom_inst.u_rom.PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0.AP6.SP32K.sp32k.SP32K_MODE_inst/DOA6"
        },
        "arrive":5.890,
        "delay":1.488
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/s1_dy[6]",
            "phy_name":"dut.sin_linear_i.s1_dy[6]"
        },
        "arrive":6.622,
        "delay":0.732
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A6",
            "phy_name":"dut.sin_linear_i.mult18x18p48_i.multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A6"
        },
        "pin1":
        {
            "log_name":"dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/ZOUT43",
            "phy_name":"dut.sin_linear_i.mult18x18p48_i.multaddsub_m0.MULTADDSUB18X18A_MODE_inst/ZOUT43"
        },
        "arrive":8.939,
        "delay":2.317
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"dut/sin_linear_i/mult18x18p48_i/dsp_Z[43]",
            "phy_name":"dut.sin_linear_i.dsp_Z[43]"
        },
        "arrive":9.484,
        "delay":0.545
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"dut/sin_linear_i/result_o_2_cZ[26]/A",
            "phy_name":"dut.sin_linear_i.result_o_1[26]/C0"
        },
        "pin1":
        {
            "log_name":"dut/sin_linear_i/result_o_2_cZ[26]/Z",
            "phy_name":"dut.sin_linear_i.result_o_1[26]/F0"
        },
        "arrive":9.529,
        "delay":0.045
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"dut/sin_linear_i/result_o_2[26]",
            "phy_name":"dut.sin_linear_i.result_o_2[26]"
        },
        "arrive":9.529,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":9.529,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK->dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO6
                                          EBR_CORE_EBR_CORE_R75C72  C2Q_DEL               1.488                  5.890  1       
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/s1_dy[6]
                                                                    NET DELAY             0.732                  6.622  1       
dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A6->dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/ZOUT43
                                          DSP_CORE_DSP_CORE_R70C76  PD_DEL                2.317                  8.939  1       
dut/sin_linear_i/mult18x18p48_i/dsp_Z[43]
                                                                    NET DELAY             0.545                  9.484  1       
dut/sin_linear_i/result_o_2_cZ[26]/A->dut/sin_linear_i/result_o_2_cZ[26]/Z
                                          SLICE_R71C75C             CTOF_DEL              0.045                  9.529  1       
dut/sin_linear_i/result_o_2[26]                                     NET DELAY             0.000                  9.529  1       
dut/sin_linear_i/result_o_1[26]/D                                   ENDPOINT              0.000                  9.529  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk50",
        "phy_name":"clk50"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"dut/sin_linear_i/result_o_1[25]/CK",
        "phy_name":"dut.sin_linear_i.result_o_1[26]/CLK0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":5.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk50",
            "phy_name":"clk50"
        },
        "arrive":5.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk50_ibuf.bb_inst/B",
            "phy_name":"clk50_ibuf.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk50_ibuf.bb_inst/O",
            "phy_name":"clk50_ibuf.bb_inst/PADDI"
        },
        "arrive":6.479,
        "delay":1.479
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk50_c",
            "phy_name":"clk50_c"
        },
        "arrive":6.615,
        "delay":0.136
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":6.615,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":6.615,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk",
            "phy_name":"clk"
        },
        "arrive":9.441,
        "delay":2.826
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":9.441,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
                                                                    CONSTRAINT            0.000                  5.000  1       
clk50                                     top_sin_linear            CLOCK LATENCY         0.000                  5.000  1       
clk50                                                               NET DELAY             0.000                  5.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL            1.479                  6.479  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY             0.136                  6.615  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                  0.000                  6.615  59      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                  0.000                  6.615  59      
gpll_i/lscc_pll_inst/clk                                            NET DELAY             2.826                  9.441  59      
{dut/sin_linear_i/result_o_1[25]/CK   dut/sin_linear_i/result_o_1[26]/CK}
                                                                    CLOCK PIN             0.000                  9.441  1       
                                                                    Uncertainty        -(0.000)                  9.441  
                                                                    Common Path Skew      0.186                  9.627  
                                                                    Setup time        -(-0.070)                  9.697  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
Required Time                                                                                                    9.697  
Arrival Time                                                                                                  -(9.529)  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
Path Slack  (Passed)                                                                                             0.168  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO6  (EBR_CORE_EBR_CORE_R75C72)
Path End         : dut/sin_linear_i/result_o_1[10]/D  (SLICE_R71C75E)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 3
Delay Ratio      : 24.6% (route), 75.4% (logic)
Clock Skew       : 0.039 ns 
Setup Constraint : 5.000 ns 
Common Path Skew : 0.186 ns 
Path Slack       : 0.192 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk50",
        "phy_name":"clk50"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK",
        "phy_name":"dut.sin_linear_i.rom_dy_i.lscc_rom_inst.u_rom.PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0.AP6.SP32K.sp32k.SP32K_MODE_inst/CLKA"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk50",
            "phy_name":"clk50"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk50_ibuf.bb_inst/B",
            "phy_name":"clk50_ibuf.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk50_ibuf.bb_inst/O",
            "phy_name":"clk50_ibuf.bb_inst/PADDI"
        },
        "arrive":1.479,
        "delay":1.479
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk50_c",
            "phy_name":"clk50_c"
        },
        "arrive":1.639,
        "delay":0.160
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":1.639,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":1.639,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk",
            "phy_name":"clk"
        },
        "arrive":4.402,
        "delay":2.763
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":4.402,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
clk50                                     top_sin_linear            CLOCK LATENCY         0.000                  0.000  1       
clk50                                                               NET DELAY             0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL            1.479                  1.479  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY             0.160                  1.639  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                  0.000                  1.639  59      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                  0.000                  1.639  59      
gpll_i/lscc_pll_inst/clk                                            NET DELAY             2.763                  4.402  59      
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK
                                                                    CLOCK PIN             0.000                  4.402  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO6",
        "phy_name":"dut.sin_linear_i.rom_dy_i.lscc_rom_inst.u_rom.PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0.AP6.SP32K.sp32k.SP32K_MODE_inst/DOA6"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"dut/sin_linear_i/result_o_1[10]/D",
        "phy_name":"dut.sin_linear_i.result_o_1[10]/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK",
            "phy_name":"dut.sin_linear_i.rom_dy_i.lscc_rom_inst.u_rom.PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0.AP6.SP32K.sp32k.SP32K_MODE_inst/CLKA"
        },
        "pin1":
        {
            "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO6",
            "phy_name":"dut.sin_linear_i.rom_dy_i.lscc_rom_inst.u_rom.PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0.AP6.SP32K.sp32k.SP32K_MODE_inst/DOA6"
        },
        "arrive":5.890,
        "delay":1.488
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/s1_dy[6]",
            "phy_name":"dut.sin_linear_i.s1_dy[6]"
        },
        "arrive":6.622,
        "delay":0.732
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A6",
            "phy_name":"dut.sin_linear_i.mult18x18p48_i.multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A6"
        },
        "pin1":
        {
            "log_name":"dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/ZOUT27",
            "phy_name":"dut.sin_linear_i.mult18x18p48_i.multaddsub_m0.MULTADDSUB18X18A_MODE_inst/ZOUT27"
        },
        "arrive":8.939,
        "delay":2.317
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"dut/sin_linear_i/mult18x18p48_i/dsp_Z[27]",
            "phy_name":"dut.sin_linear_i.dsp_Z[27]"
        },
        "arrive":9.460,
        "delay":0.521
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"dut/sin_linear_i/result_o_2_cZ[10]/A",
            "phy_name":"dut.sin_linear_i.result_o_1[10]/D0"
        },
        "pin1":
        {
            "log_name":"dut/sin_linear_i/result_o_2_cZ[10]/Z",
            "phy_name":"dut.sin_linear_i.result_o_1[10]/F0"
        },
        "arrive":9.505,
        "delay":0.045
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"dut/sin_linear_i/result_o_2[10]",
            "phy_name":"dut.sin_linear_i.result_o_2[10]"
        },
        "arrive":9.505,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":9.505,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK->dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO6
                                          EBR_CORE_EBR_CORE_R75C72  C2Q_DEL               1.488                  5.890  1       
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/s1_dy[6]
                                                                    NET DELAY             0.732                  6.622  1       
dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A6->dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/ZOUT27
                                          DSP_CORE_DSP_CORE_R70C76  PD_DEL                2.317                  8.939  1       
dut/sin_linear_i/mult18x18p48_i/dsp_Z[27]
                                                                    NET DELAY             0.521                  9.460  1       
dut/sin_linear_i/result_o_2_cZ[10]/A->dut/sin_linear_i/result_o_2_cZ[10]/Z
                                          SLICE_R71C75E             CTOF_DEL              0.045                  9.505  1       
dut/sin_linear_i/result_o_2[10]                                     NET DELAY             0.000                  9.505  1       
dut/sin_linear_i/result_o_1[10]/D                                   ENDPOINT              0.000                  9.505  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk50",
        "phy_name":"clk50"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"dut/sin_linear_i/result_o_1[6]/CK",
        "phy_name":"dut.sin_linear_i.result_o_1[10]/CLK0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":5.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk50",
            "phy_name":"clk50"
        },
        "arrive":5.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk50_ibuf.bb_inst/B",
            "phy_name":"clk50_ibuf.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk50_ibuf.bb_inst/O",
            "phy_name":"clk50_ibuf.bb_inst/PADDI"
        },
        "arrive":6.479,
        "delay":1.479
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk50_c",
            "phy_name":"clk50_c"
        },
        "arrive":6.615,
        "delay":0.136
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":6.615,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":6.615,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk",
            "phy_name":"clk"
        },
        "arrive":9.441,
        "delay":2.826
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":9.441,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
                                                                    CONSTRAINT            0.000                  5.000  1       
clk50                                     top_sin_linear            CLOCK LATENCY         0.000                  5.000  1       
clk50                                                               NET DELAY             0.000                  5.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL            1.479                  6.479  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY             0.136                  6.615  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                  0.000                  6.615  59      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                  0.000                  6.615  59      
gpll_i/lscc_pll_inst/clk                                            NET DELAY             2.826                  9.441  59      
{dut/sin_linear_i/result_o_1[6]/CK   dut/sin_linear_i/result_o_1[10]/CK}
                                                                    CLOCK PIN             0.000                  9.441  1       
                                                                    Uncertainty        -(0.000)                  9.441  
                                                                    Common Path Skew      0.186                  9.627  
                                                                    Setup time        -(-0.070)                  9.697  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
Required Time                                                                                                    9.697  
Arrival Time                                                                                                  -(9.505)  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
Path Slack  (Passed)                                                                                             0.192  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO6  (EBR_CORE_EBR_CORE_R75C72)
Path End         : dut/sin_linear_i/result_o_1[14]/D  (SLICE_R72C76C)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 3
Delay Ratio      : 24.0% (route), 76.0% (logic)
Clock Skew       : 0.041 ns 
Setup Constraint : 5.000 ns 
Common Path Skew : 0.186 ns 
Path Slack       : 0.231 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk50",
        "phy_name":"clk50"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK",
        "phy_name":"dut.sin_linear_i.rom_dy_i.lscc_rom_inst.u_rom.PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0.AP6.SP32K.sp32k.SP32K_MODE_inst/CLKA"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk50",
            "phy_name":"clk50"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk50_ibuf.bb_inst/B",
            "phy_name":"clk50_ibuf.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk50_ibuf.bb_inst/O",
            "phy_name":"clk50_ibuf.bb_inst/PADDI"
        },
        "arrive":1.479,
        "delay":1.479
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk50_c",
            "phy_name":"clk50_c"
        },
        "arrive":1.639,
        "delay":0.160
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":1.639,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":1.639,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk",
            "phy_name":"clk"
        },
        "arrive":4.402,
        "delay":2.763
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":4.402,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
clk50                                     top_sin_linear            CLOCK LATENCY         0.000                  0.000  1       
clk50                                                               NET DELAY             0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL            1.479                  1.479  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY             0.160                  1.639  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                  0.000                  1.639  59      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                  0.000                  1.639  59      
gpll_i/lscc_pll_inst/clk                                            NET DELAY             2.763                  4.402  59      
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK
                                                                    CLOCK PIN             0.000                  4.402  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO6",
        "phy_name":"dut.sin_linear_i.rom_dy_i.lscc_rom_inst.u_rom.PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0.AP6.SP32K.sp32k.SP32K_MODE_inst/DOA6"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"dut/sin_linear_i/result_o_1[14]/D",
        "phy_name":"dut.sin_linear_i.result_o_1[16]/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK",
            "phy_name":"dut.sin_linear_i.rom_dy_i.lscc_rom_inst.u_rom.PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0.AP6.SP32K.sp32k.SP32K_MODE_inst/CLKA"
        },
        "pin1":
        {
            "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO6",
            "phy_name":"dut.sin_linear_i.rom_dy_i.lscc_rom_inst.u_rom.PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0.AP6.SP32K.sp32k.SP32K_MODE_inst/DOA6"
        },
        "arrive":5.890,
        "delay":1.488
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/s1_dy[6]",
            "phy_name":"dut.sin_linear_i.s1_dy[6]"
        },
        "arrive":6.622,
        "delay":0.732
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A6",
            "phy_name":"dut.sin_linear_i.mult18x18p48_i.multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A6"
        },
        "pin1":
        {
            "log_name":"dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/ZOUT31",
            "phy_name":"dut.sin_linear_i.mult18x18p48_i.multaddsub_m0.MULTADDSUB18X18A_MODE_inst/ZOUT31"
        },
        "arrive":8.939,
        "delay":2.317
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"dut/sin_linear_i/mult18x18p48_i/dsp_Z[31]",
            "phy_name":"dut.sin_linear_i.dsp_Z[31]"
        },
        "arrive":9.422,
        "delay":0.483
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"dut/sin_linear_i/result_o_2_cZ[14]/A",
            "phy_name":"dut.sin_linear_i.result_o_1[16]/C1"
        },
        "pin1":
        {
            "log_name":"dut/sin_linear_i/result_o_2_cZ[14]/Z",
            "phy_name":"dut.sin_linear_i.result_o_1[16]/F1"
        },
        "arrive":9.468,
        "delay":0.046
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"dut/sin_linear_i/result_o_2[14]",
            "phy_name":"dut.sin_linear_i.result_o_2[14]"
        },
        "arrive":9.468,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":9.468,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK->dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO6
                                          EBR_CORE_EBR_CORE_R75C72  C2Q_DEL               1.488                  5.890  1       
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/s1_dy[6]
                                                                    NET DELAY             0.732                  6.622  1       
dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A6->dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/ZOUT31
                                          DSP_CORE_DSP_CORE_R70C76  PD_DEL                2.317                  8.939  1       
dut/sin_linear_i/mult18x18p48_i/dsp_Z[31]
                                                                    NET DELAY             0.483                  9.422  1       
dut/sin_linear_i/result_o_2_cZ[14]/A->dut/sin_linear_i/result_o_2_cZ[14]/Z
                                          SLICE_R72C76C             CTOF_DEL              0.046                  9.468  1       
dut/sin_linear_i/result_o_2[14]                                     NET DELAY             0.000                  9.468  1       
dut/sin_linear_i/result_o_1[14]/D                                   ENDPOINT              0.000                  9.468  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk50",
        "phy_name":"clk50"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"dut/sin_linear_i/result_o_1[14]/CK",
        "phy_name":"dut.sin_linear_i.result_o_1[16]/CLK0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":5.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk50",
            "phy_name":"clk50"
        },
        "arrive":5.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk50_ibuf.bb_inst/B",
            "phy_name":"clk50_ibuf.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk50_ibuf.bb_inst/O",
            "phy_name":"clk50_ibuf.bb_inst/PADDI"
        },
        "arrive":6.479,
        "delay":1.479
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk50_c",
            "phy_name":"clk50_c"
        },
        "arrive":6.615,
        "delay":0.136
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":6.615,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":6.615,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk",
            "phy_name":"clk"
        },
        "arrive":9.443,
        "delay":2.828
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":9.443,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
                                                                    CONSTRAINT            0.000                  5.000  1       
clk50                                     top_sin_linear            CLOCK LATENCY         0.000                  5.000  1       
clk50                                                               NET DELAY             0.000                  5.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL            1.479                  6.479  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY             0.136                  6.615  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                  0.000                  6.615  59      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                  0.000                  6.615  59      
gpll_i/lscc_pll_inst/clk                                            NET DELAY             2.828                  9.443  59      
{dut/sin_linear_i/result_o_1[14]/CK   dut/sin_linear_i/result_o_1[16]/CK}
                                                                    CLOCK PIN             0.000                  9.443  1       
                                                                    Uncertainty        -(0.000)                  9.443  
                                                                    Common Path Skew      0.186                  9.629  
                                                                    Setup time        -(-0.070)                  9.699  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
Required Time                                                                                                    9.699  
Arrival Time                                                                                                  -(9.468)  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
Path Slack  (Passed)                                                                                             0.231  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO6  (EBR_CORE_EBR_CORE_R75C72)
Path End         : dut/sin_linear_i/result_o_1[22]/D  (SLICE_R71C75A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 3
Delay Ratio      : 23.9% (route), 76.1% (logic)
Clock Skew       : 0.039 ns 
Setup Constraint : 5.000 ns 
Common Path Skew : 0.186 ns 
Path Slack       : 0.238 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk50",
        "phy_name":"clk50"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK",
        "phy_name":"dut.sin_linear_i.rom_dy_i.lscc_rom_inst.u_rom.PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0.AP6.SP32K.sp32k.SP32K_MODE_inst/CLKA"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk50",
            "phy_name":"clk50"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk50_ibuf.bb_inst/B",
            "phy_name":"clk50_ibuf.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk50_ibuf.bb_inst/O",
            "phy_name":"clk50_ibuf.bb_inst/PADDI"
        },
        "arrive":1.479,
        "delay":1.479
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk50_c",
            "phy_name":"clk50_c"
        },
        "arrive":1.639,
        "delay":0.160
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":1.639,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":1.639,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk",
            "phy_name":"clk"
        },
        "arrive":4.402,
        "delay":2.763
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":4.402,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
clk50                                     top_sin_linear            CLOCK LATENCY         0.000                  0.000  1       
clk50                                                               NET DELAY             0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL            1.479                  1.479  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY             0.160                  1.639  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                  0.000                  1.639  59      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                  0.000                  1.639  59      
gpll_i/lscc_pll_inst/clk                                            NET DELAY             2.763                  4.402  59      
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK
                                                                    CLOCK PIN             0.000                  4.402  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO6",
        "phy_name":"dut.sin_linear_i.rom_dy_i.lscc_rom_inst.u_rom.PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0.AP6.SP32K.sp32k.SP32K_MODE_inst/DOA6"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"dut/sin_linear_i/result_o_1[22]/D",
        "phy_name":"dut.sin_linear_i.result_o_1[22]/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK",
            "phy_name":"dut.sin_linear_i.rom_dy_i.lscc_rom_inst.u_rom.PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0.AP6.SP32K.sp32k.SP32K_MODE_inst/CLKA"
        },
        "pin1":
        {
            "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO6",
            "phy_name":"dut.sin_linear_i.rom_dy_i.lscc_rom_inst.u_rom.PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0.AP6.SP32K.sp32k.SP32K_MODE_inst/DOA6"
        },
        "arrive":5.890,
        "delay":1.488
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/s1_dy[6]",
            "phy_name":"dut.sin_linear_i.s1_dy[6]"
        },
        "arrive":6.622,
        "delay":0.732
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A6",
            "phy_name":"dut.sin_linear_i.mult18x18p48_i.multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A6"
        },
        "pin1":
        {
            "log_name":"dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/ZOUT39",
            "phy_name":"dut.sin_linear_i.mult18x18p48_i.multaddsub_m0.MULTADDSUB18X18A_MODE_inst/ZOUT39"
        },
        "arrive":8.939,
        "delay":2.317
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"dut/sin_linear_i/mult18x18p48_i/dsp_Z[39]",
            "phy_name":"dut.sin_linear_i.dsp_Z[39]"
        },
        "arrive":9.414,
        "delay":0.475
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"dut/sin_linear_i/result_o_2_cZ[22]/A",
            "phy_name":"dut.sin_linear_i.result_o_1[22]/A0"
        },
        "pin1":
        {
            "log_name":"dut/sin_linear_i/result_o_2_cZ[22]/Z",
            "phy_name":"dut.sin_linear_i.result_o_1[22]/F0"
        },
        "arrive":9.459,
        "delay":0.045
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"dut/sin_linear_i/result_o_2[22]",
            "phy_name":"dut.sin_linear_i.result_o_2[22]"
        },
        "arrive":9.459,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":9.459,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK->dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO6
                                          EBR_CORE_EBR_CORE_R75C72  C2Q_DEL               1.488                  5.890  1       
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/s1_dy[6]
                                                                    NET DELAY             0.732                  6.622  1       
dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A6->dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/ZOUT39
                                          DSP_CORE_DSP_CORE_R70C76  PD_DEL                2.317                  8.939  1       
dut/sin_linear_i/mult18x18p48_i/dsp_Z[39]
                                                                    NET DELAY             0.475                  9.414  1       
dut/sin_linear_i/result_o_2_cZ[22]/A->dut/sin_linear_i/result_o_2_cZ[22]/Z
                                          SLICE_R71C75A             CTOF_DEL              0.045                  9.459  1       
dut/sin_linear_i/result_o_2[22]                                     NET DELAY             0.000                  9.459  1       
dut/sin_linear_i/result_o_1[22]/D                                   ENDPOINT              0.000                  9.459  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk50",
        "phy_name":"clk50"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"dut/sin_linear_i/result_o_1[21]/CK",
        "phy_name":"dut.sin_linear_i.result_o_1[22]/CLK0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":5.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk50",
            "phy_name":"clk50"
        },
        "arrive":5.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk50_ibuf.bb_inst/B",
            "phy_name":"clk50_ibuf.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk50_ibuf.bb_inst/O",
            "phy_name":"clk50_ibuf.bb_inst/PADDI"
        },
        "arrive":6.479,
        "delay":1.479
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk50_c",
            "phy_name":"clk50_c"
        },
        "arrive":6.615,
        "delay":0.136
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":6.615,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":6.615,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk",
            "phy_name":"clk"
        },
        "arrive":9.441,
        "delay":2.826
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":9.441,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
                                                                    CONSTRAINT            0.000                  5.000  1       
clk50                                     top_sin_linear            CLOCK LATENCY         0.000                  5.000  1       
clk50                                                               NET DELAY             0.000                  5.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL            1.479                  6.479  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY             0.136                  6.615  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                  0.000                  6.615  59      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                  0.000                  6.615  59      
gpll_i/lscc_pll_inst/clk                                            NET DELAY             2.826                  9.441  59      
{dut/sin_linear_i/result_o_1[21]/CK   dut/sin_linear_i/result_o_1[22]/CK}
                                                                    CLOCK PIN             0.000                  9.441  1       
                                                                    Uncertainty        -(0.000)                  9.441  
                                                                    Common Path Skew      0.186                  9.627  
                                                                    Setup time        -(-0.070)                  9.697  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
Required Time                                                                                                    9.697  
Arrival Time                                                                                                  -(9.459)  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
Path Slack  (Passed)                                                                                             0.238  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO6  (EBR_CORE_EBR_CORE_R75C72)
Path End         : dut/sin_linear_i/result_o_1[21]/D  (SLICE_R71C75A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 3
Delay Ratio      : 23.8% (route), 76.2% (logic)
Clock Skew       : 0.039 ns 
Setup Constraint : 5.000 ns 
Common Path Skew : 0.186 ns 
Path Slack       : 0.241 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk50",
        "phy_name":"clk50"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK",
        "phy_name":"dut.sin_linear_i.rom_dy_i.lscc_rom_inst.u_rom.PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0.AP6.SP32K.sp32k.SP32K_MODE_inst/CLKA"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk50",
            "phy_name":"clk50"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk50_ibuf.bb_inst/B",
            "phy_name":"clk50_ibuf.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk50_ibuf.bb_inst/O",
            "phy_name":"clk50_ibuf.bb_inst/PADDI"
        },
        "arrive":1.479,
        "delay":1.479
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk50_c",
            "phy_name":"clk50_c"
        },
        "arrive":1.639,
        "delay":0.160
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":1.639,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":1.639,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk",
            "phy_name":"clk"
        },
        "arrive":4.402,
        "delay":2.763
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":4.402,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
clk50                                     top_sin_linear            CLOCK LATENCY         0.000                  0.000  1       
clk50                                                               NET DELAY             0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL            1.479                  1.479  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY             0.160                  1.639  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                  0.000                  1.639  59      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                  0.000                  1.639  59      
gpll_i/lscc_pll_inst/clk                                            NET DELAY             2.763                  4.402  59      
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK
                                                                    CLOCK PIN             0.000                  4.402  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO6",
        "phy_name":"dut.sin_linear_i.rom_dy_i.lscc_rom_inst.u_rom.PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0.AP6.SP32K.sp32k.SP32K_MODE_inst/DOA6"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"dut/sin_linear_i/result_o_1[21]/D",
        "phy_name":"dut.sin_linear_i.result_o_1[22]/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK",
            "phy_name":"dut.sin_linear_i.rom_dy_i.lscc_rom_inst.u_rom.PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0.AP6.SP32K.sp32k.SP32K_MODE_inst/CLKA"
        },
        "pin1":
        {
            "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO6",
            "phy_name":"dut.sin_linear_i.rom_dy_i.lscc_rom_inst.u_rom.PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0.AP6.SP32K.sp32k.SP32K_MODE_inst/DOA6"
        },
        "arrive":5.890,
        "delay":1.488
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/s1_dy[6]",
            "phy_name":"dut.sin_linear_i.s1_dy[6]"
        },
        "arrive":6.622,
        "delay":0.732
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A6",
            "phy_name":"dut.sin_linear_i.mult18x18p48_i.multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A6"
        },
        "pin1":
        {
            "log_name":"dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/ZOUT38",
            "phy_name":"dut.sin_linear_i.mult18x18p48_i.multaddsub_m0.MULTADDSUB18X18A_MODE_inst/ZOUT38"
        },
        "arrive":8.939,
        "delay":2.317
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"dut/sin_linear_i/mult18x18p48_i/dsp_Z[38]",
            "phy_name":"dut.sin_linear_i.dsp_Z[38]"
        },
        "arrive":9.410,
        "delay":0.471
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"dut/sin_linear_i/result_o_2_cZ[21]/A",
            "phy_name":"dut.sin_linear_i.result_o_1[22]/A1"
        },
        "pin1":
        {
            "log_name":"dut/sin_linear_i/result_o_2_cZ[21]/Z",
            "phy_name":"dut.sin_linear_i.result_o_1[22]/F1"
        },
        "arrive":9.456,
        "delay":0.046
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"dut/sin_linear_i/result_o_2[21]",
            "phy_name":"dut.sin_linear_i.result_o_2[21]"
        },
        "arrive":9.456,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":9.456,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK->dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO6
                                          EBR_CORE_EBR_CORE_R75C72  C2Q_DEL               1.488                  5.890  1       
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/s1_dy[6]
                                                                    NET DELAY             0.732                  6.622  1       
dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A6->dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/ZOUT38
                                          DSP_CORE_DSP_CORE_R70C76  PD_DEL                2.317                  8.939  1       
dut/sin_linear_i/mult18x18p48_i/dsp_Z[38]
                                                                    NET DELAY             0.471                  9.410  1       
dut/sin_linear_i/result_o_2_cZ[21]/A->dut/sin_linear_i/result_o_2_cZ[21]/Z
                                          SLICE_R71C75A             CTOF_DEL              0.046                  9.456  1       
dut/sin_linear_i/result_o_2[21]                                     NET DELAY             0.000                  9.456  1       
dut/sin_linear_i/result_o_1[21]/D                                   ENDPOINT              0.000                  9.456  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk50",
        "phy_name":"clk50"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"dut/sin_linear_i/result_o_1[21]/CK",
        "phy_name":"dut.sin_linear_i.result_o_1[22]/CLK0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":5.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk50",
            "phy_name":"clk50"
        },
        "arrive":5.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk50_ibuf.bb_inst/B",
            "phy_name":"clk50_ibuf.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk50_ibuf.bb_inst/O",
            "phy_name":"clk50_ibuf.bb_inst/PADDI"
        },
        "arrive":6.479,
        "delay":1.479
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk50_c",
            "phy_name":"clk50_c"
        },
        "arrive":6.615,
        "delay":0.136
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":6.615,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":6.615,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk",
            "phy_name":"clk"
        },
        "arrive":9.441,
        "delay":2.826
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":9.441,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
                                                                    CONSTRAINT            0.000                  5.000  1       
clk50                                     top_sin_linear            CLOCK LATENCY         0.000                  5.000  1       
clk50                                                               NET DELAY             0.000                  5.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL            1.479                  6.479  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY             0.136                  6.615  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                  0.000                  6.615  59      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                  0.000                  6.615  59      
gpll_i/lscc_pll_inst/clk                                            NET DELAY             2.826                  9.441  59      
{dut/sin_linear_i/result_o_1[21]/CK   dut/sin_linear_i/result_o_1[22]/CK}
                                                                    CLOCK PIN             0.000                  9.441  1       
                                                                    Uncertainty        -(0.000)                  9.441  
                                                                    Common Path Skew      0.186                  9.627  
                                                                    Setup time        -(-0.070)                  9.697  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
Required Time                                                                                                    9.697  
Arrival Time                                                                                                  -(9.456)  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
Path Slack  (Passed)                                                                                             0.241  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO6  (EBR_CORE_EBR_CORE_R75C72)
Path End         : dut/sin_linear_i/result_o_1[16]/D  (SLICE_R72C76C)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 3
Delay Ratio      : 23.8% (route), 76.2% (logic)
Clock Skew       : 0.041 ns 
Setup Constraint : 5.000 ns 
Common Path Skew : 0.186 ns 
Path Slack       : 0.246 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk50",
        "phy_name":"clk50"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK",
        "phy_name":"dut.sin_linear_i.rom_dy_i.lscc_rom_inst.u_rom.PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0.AP6.SP32K.sp32k.SP32K_MODE_inst/CLKA"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk50",
            "phy_name":"clk50"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk50_ibuf.bb_inst/B",
            "phy_name":"clk50_ibuf.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk50_ibuf.bb_inst/O",
            "phy_name":"clk50_ibuf.bb_inst/PADDI"
        },
        "arrive":1.479,
        "delay":1.479
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk50_c",
            "phy_name":"clk50_c"
        },
        "arrive":1.639,
        "delay":0.160
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":1.639,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":1.639,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk",
            "phy_name":"clk"
        },
        "arrive":4.402,
        "delay":2.763
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":4.402,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
clk50                                     top_sin_linear            CLOCK LATENCY         0.000                  0.000  1       
clk50                                                               NET DELAY             0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL            1.479                  1.479  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY             0.160                  1.639  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                  0.000                  1.639  59      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                  0.000                  1.639  59      
gpll_i/lscc_pll_inst/clk                                            NET DELAY             2.763                  4.402  59      
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK
                                                                    CLOCK PIN             0.000                  4.402  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO6",
        "phy_name":"dut.sin_linear_i.rom_dy_i.lscc_rom_inst.u_rom.PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0.AP6.SP32K.sp32k.SP32K_MODE_inst/DOA6"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"dut/sin_linear_i/result_o_1[16]/D",
        "phy_name":"dut.sin_linear_i.result_o_1[16]/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK",
            "phy_name":"dut.sin_linear_i.rom_dy_i.lscc_rom_inst.u_rom.PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0.AP6.SP32K.sp32k.SP32K_MODE_inst/CLKA"
        },
        "pin1":
        {
            "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO6",
            "phy_name":"dut.sin_linear_i.rom_dy_i.lscc_rom_inst.u_rom.PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0.AP6.SP32K.sp32k.SP32K_MODE_inst/DOA6"
        },
        "arrive":5.890,
        "delay":1.488
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/s1_dy[6]",
            "phy_name":"dut.sin_linear_i.s1_dy[6]"
        },
        "arrive":6.622,
        "delay":0.732
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A6",
            "phy_name":"dut.sin_linear_i.mult18x18p48_i.multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A6"
        },
        "pin1":
        {
            "log_name":"dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/ZOUT33",
            "phy_name":"dut.sin_linear_i.mult18x18p48_i.multaddsub_m0.MULTADDSUB18X18A_MODE_inst/ZOUT33"
        },
        "arrive":8.939,
        "delay":2.317
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"dut/sin_linear_i/mult18x18p48_i/dsp_Z[33]",
            "phy_name":"dut.sin_linear_i.dsp_Z[33]"
        },
        "arrive":9.408,
        "delay":0.469
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"dut/sin_linear_i/result_o_2_cZ[16]/A",
            "phy_name":"dut.sin_linear_i.result_o_1[16]/A0"
        },
        "pin1":
        {
            "log_name":"dut/sin_linear_i/result_o_2_cZ[16]/Z",
            "phy_name":"dut.sin_linear_i.result_o_1[16]/F0"
        },
        "arrive":9.453,
        "delay":0.045
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"dut/sin_linear_i/result_o_2[16]",
            "phy_name":"dut.sin_linear_i.result_o_2[16]"
        },
        "arrive":9.453,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":9.453,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK->dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO6
                                          EBR_CORE_EBR_CORE_R75C72  C2Q_DEL               1.488                  5.890  1       
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/s1_dy[6]
                                                                    NET DELAY             0.732                  6.622  1       
dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A6->dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/ZOUT33
                                          DSP_CORE_DSP_CORE_R70C76  PD_DEL                2.317                  8.939  1       
dut/sin_linear_i/mult18x18p48_i/dsp_Z[33]
                                                                    NET DELAY             0.469                  9.408  1       
dut/sin_linear_i/result_o_2_cZ[16]/A->dut/sin_linear_i/result_o_2_cZ[16]/Z
                                          SLICE_R72C76C             CTOF_DEL              0.045                  9.453  1       
dut/sin_linear_i/result_o_2[16]                                     NET DELAY             0.000                  9.453  1       
dut/sin_linear_i/result_o_1[16]/D                                   ENDPOINT              0.000                  9.453  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk50",
        "phy_name":"clk50"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"dut/sin_linear_i/result_o_1[14]/CK",
        "phy_name":"dut.sin_linear_i.result_o_1[16]/CLK0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":5.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk50",
            "phy_name":"clk50"
        },
        "arrive":5.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk50_ibuf.bb_inst/B",
            "phy_name":"clk50_ibuf.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk50_ibuf.bb_inst/O",
            "phy_name":"clk50_ibuf.bb_inst/PADDI"
        },
        "arrive":6.479,
        "delay":1.479
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk50_c",
            "phy_name":"clk50_c"
        },
        "arrive":6.615,
        "delay":0.136
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":6.615,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":6.615,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk",
            "phy_name":"clk"
        },
        "arrive":9.443,
        "delay":2.828
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":9.443,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
                                                                    CONSTRAINT            0.000                  5.000  1       
clk50                                     top_sin_linear            CLOCK LATENCY         0.000                  5.000  1       
clk50                                                               NET DELAY             0.000                  5.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL            1.479                  6.479  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY             0.136                  6.615  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                  0.000                  6.615  59      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                  0.000                  6.615  59      
gpll_i/lscc_pll_inst/clk                                            NET DELAY             2.828                  9.443  59      
{dut/sin_linear_i/result_o_1[14]/CK   dut/sin_linear_i/result_o_1[16]/CK}
                                                                    CLOCK PIN             0.000                  9.443  1       
                                                                    Uncertainty        -(0.000)                  9.443  
                                                                    Common Path Skew      0.186                  9.629  
                                                                    Setup time        -(-0.070)                  9.699  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
Required Time                                                                                                    9.699  
Arrival Time                                                                                                  -(9.453)  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
Path Slack  (Passed)                                                                                             0.246  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO6  (EBR_CORE_EBR_CORE_R75C72)
Path End         : dut/sin_linear_i/result_o_1[1]/D  (SLICE_R71C76A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 3
Delay Ratio      : 23.7% (route), 76.3% (logic)
Clock Skew       : 0.039 ns 
Setup Constraint : 5.000 ns 
Common Path Skew : 0.186 ns 
Path Slack       : 0.247 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk50",
        "phy_name":"clk50"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK",
        "phy_name":"dut.sin_linear_i.rom_dy_i.lscc_rom_inst.u_rom.PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0.AP6.SP32K.sp32k.SP32K_MODE_inst/CLKA"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk50",
            "phy_name":"clk50"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk50_ibuf.bb_inst/B",
            "phy_name":"clk50_ibuf.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk50_ibuf.bb_inst/O",
            "phy_name":"clk50_ibuf.bb_inst/PADDI"
        },
        "arrive":1.479,
        "delay":1.479
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk50_c",
            "phy_name":"clk50_c"
        },
        "arrive":1.639,
        "delay":0.160
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":1.639,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":1.639,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk",
            "phy_name":"clk"
        },
        "arrive":4.402,
        "delay":2.763
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":4.402,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
clk50                                     top_sin_linear            CLOCK LATENCY         0.000                  0.000  1       
clk50                                                               NET DELAY             0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL            1.479                  1.479  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY             0.160                  1.639  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                  0.000                  1.639  59      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                  0.000                  1.639  59      
gpll_i/lscc_pll_inst/clk                                            NET DELAY             2.763                  4.402  59      
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK
                                                                    CLOCK PIN             0.000                  4.402  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO6",
        "phy_name":"dut.sin_linear_i.rom_dy_i.lscc_rom_inst.u_rom.PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0.AP6.SP32K.sp32k.SP32K_MODE_inst/DOA6"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"dut/sin_linear_i/result_o_1[1]/D",
        "phy_name":"dut.sin_linear_i.result_o_1[28]/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK",
            "phy_name":"dut.sin_linear_i.rom_dy_i.lscc_rom_inst.u_rom.PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0.AP6.SP32K.sp32k.SP32K_MODE_inst/CLKA"
        },
        "pin1":
        {
            "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO6",
            "phy_name":"dut.sin_linear_i.rom_dy_i.lscc_rom_inst.u_rom.PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0.AP6.SP32K.sp32k.SP32K_MODE_inst/DOA6"
        },
        "arrive":5.890,
        "delay":1.488
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/s1_dy[6]",
            "phy_name":"dut.sin_linear_i.s1_dy[6]"
        },
        "arrive":6.622,
        "delay":0.732
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A6",
            "phy_name":"dut.sin_linear_i.mult18x18p48_i.multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A6"
        },
        "pin1":
        {
            "log_name":"dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/ZOUT18",
            "phy_name":"dut.sin_linear_i.mult18x18p48_i.multaddsub_m0.MULTADDSUB18X18A_MODE_inst/ZOUT18"
        },
        "arrive":8.939,
        "delay":2.317
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"dut/sin_linear_i/mult18x18p48_i/dsp_Z[18]",
            "phy_name":"dut.sin_linear_i.dsp_Z[18]"
        },
        "arrive":9.404,
        "delay":0.465
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"dut/sin_linear_i/result_o_2_cZ[1]/A",
            "phy_name":"dut.sin_linear_i.result_o_1[28]/A1"
        },
        "pin1":
        {
            "log_name":"dut/sin_linear_i/result_o_2_cZ[1]/Z",
            "phy_name":"dut.sin_linear_i.result_o_1[28]/F1"
        },
        "arrive":9.450,
        "delay":0.046
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"dut/sin_linear_i/result_o_2[1]",
            "phy_name":"dut.sin_linear_i.result_o_2[1]"
        },
        "arrive":9.450,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":9.450,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK->dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO6
                                          EBR_CORE_EBR_CORE_R75C72  C2Q_DEL               1.488                  5.890  1       
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/s1_dy[6]
                                                                    NET DELAY             0.732                  6.622  1       
dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A6->dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/ZOUT18
                                          DSP_CORE_DSP_CORE_R70C76  PD_DEL                2.317                  8.939  1       
dut/sin_linear_i/mult18x18p48_i/dsp_Z[18]
                                                                    NET DELAY             0.465                  9.404  1       
dut/sin_linear_i/result_o_2_cZ[1]/A->dut/sin_linear_i/result_o_2_cZ[1]/Z
                                          SLICE_R71C76A             CTOF_DEL              0.046                  9.450  1       
dut/sin_linear_i/result_o_2[1]                                      NET DELAY             0.000                  9.450  1       
dut/sin_linear_i/result_o_1[1]/D                                    ENDPOINT              0.000                  9.450  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk50",
        "phy_name":"clk50"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"dut/sin_linear_i/result_o_1[1]/CK",
        "phy_name":"dut.sin_linear_i.result_o_1[28]/CLK0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":5.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk50",
            "phy_name":"clk50"
        },
        "arrive":5.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk50_ibuf.bb_inst/B",
            "phy_name":"clk50_ibuf.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk50_ibuf.bb_inst/O",
            "phy_name":"clk50_ibuf.bb_inst/PADDI"
        },
        "arrive":6.479,
        "delay":1.479
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk50_c",
            "phy_name":"clk50_c"
        },
        "arrive":6.615,
        "delay":0.136
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":6.615,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":6.615,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk",
            "phy_name":"clk"
        },
        "arrive":9.441,
        "delay":2.826
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":9.441,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
                                                                    CONSTRAINT            0.000                  5.000  1       
clk50                                     top_sin_linear            CLOCK LATENCY         0.000                  5.000  1       
clk50                                                               NET DELAY             0.000                  5.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL            1.479                  6.479  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY             0.136                  6.615  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                  0.000                  6.615  59      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                  0.000                  6.615  59      
gpll_i/lscc_pll_inst/clk                                            NET DELAY             2.826                  9.441  59      
{dut/sin_linear_i/result_o_1[1]/CK   dut/sin_linear_i/result_o_1[28]/CK}
                                                                    CLOCK PIN             0.000                  9.441  1       
                                                                    Uncertainty        -(0.000)                  9.441  
                                                                    Common Path Skew      0.186                  9.627  
                                                                    Setup time        -(-0.070)                  9.697  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
Required Time                                                                                                    9.697  
Arrival Time                                                                                                  -(9.450)  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
Path Slack  (Passed)                                                                                             0.247  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



<A name="Timing_rpt_SetupSlowCornerMinDegree"></A><B><U><big>3  Setup at Speed Grade 1 Corner at 0 Degrees</big></U></B>
<A name="Timing_rpt_ClockSummarySetupSlowCornerMinDegree"></A><B><U><big>3.1  Clock Summary</big></U></B>
<A name="Timing_rpt_Clk_1"></A><B><U><big>3.1.1 Clock "gpll_i/lscc_pll_inst/clkout_testclk_o"</big></U></B>

create_generated_clock -name {gpll_i/lscc_pll_inst/clkout_testclk_o} -source [get_pins {gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI}] -multiply_by 2 [get_pins {gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKRES }] 

Single Clock Domain
----------------------------------------------------------------------------------------------------------
Clock gpll_i/lscc_pll_inst/clkout_testclk_o|                    |       Period       |     Frequency      
----------------------------------------------------------------------------------------------------------
 From gpll_i/lscc_pll_inst/clkout_testclk_o|             Target |          10.000 ns |        100.000 MHz 
                                           | Actual (all paths) |           4.646 ns |        215.239 MHz 
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMICLK (MPW)                                                                
                                           |   (50% duty cycle) |           4.646 ns |        215.239 MHz 
----------------------------------------------------------------------------------------------------------

Clock Domain Crossing
---------------------------------------------------------------------------------------------------------
Clock gpll_i/lscc_pll_inst/clkout_testclk_o|   Worst Time Between Edges   |           Comment            
---------------------------------------------------------------------------------------------------------
 From clk                                  |                         ---- |                      No path 
 From clk50                                |                         ---- |                      No path 
---------------------------------------------------------------------------------------------------------
<A name="Timing_rpt_Clk_2"></A><B><U><big>3.1.2 Clock "clk"</big></U></B>

create_generated_clock -name {clk} -source [get_pins {gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI}] -multiply_by 4 [get_pins {gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
               Clock clk                |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From clk                               |             Target |           5.000 ns |        200.000 MHz 
                                        | Actual (all paths) |           4.913 ns |        203.542 MHz 
result_CR31_ram_6_cZ.dpram_inst/WCK (MPW)                                                                
                                        |   (50% duty cycle) |           2.588 ns |        386.399 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
               Clock clk                |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From gpll_i/lscc_pll_inst/clkout_testclk_o                                                              
                                        |                         ---- |                      No path 
 From clk50                             |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------
<A name="Timing_rpt_Clk_3"></A><B><U><big>3.1.3 Clock "clk50"</big></U></B>

create_clock -name {clk50} -period 20 [get_ports clk50]

Single Clock Domain
-------------------------------------------------------------------------------------------------------
              Clock clk50               |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From clk50                             |             Target |          20.000 ns |         50.000 MHz 
                                        | Actual (all paths) |           4.000 ns |        250.000 MHz 
clk50_ibuf.bb_inst/B (MPW)              |   (50% duty cycle) |           4.000 ns |        250.000 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
              Clock clk50               |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From gpll_i/lscc_pll_inst/clkout_testclk_o                                                              
                                        |                         ---- |                      No path 
 From clk                               |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

<A name="Timing_rpt_EndpointSlackSetupSlowCornerMinDegree"></A><B><U><big>3.2  Endpoint slacks</big></U></B>
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
dut/sin_linear_i/result_o_1[18]/D        |    0.087 ns 
dut/sin_linear_i/result_o_1[3]/D         |    0.146 ns 
dut/sin_linear_i/result_o_1[2]/D         |    0.147 ns 
dut/sin_linear_i/result_o_1[26]/D        |    0.183 ns 
dut/sin_linear_i/result_o_1[10]/D        |    0.207 ns 
dut/sin_linear_i/result_o_1[14]/D        |    0.241 ns 
dut/sin_linear_i/result_o_1[22]/D        |    0.248 ns 
dut/sin_linear_i/result_o_1[21]/D        |    0.251 ns 
dut/sin_linear_i/result_o_1[16]/D        |    0.257 ns 
dut/sin_linear_i/result_o_1[1]/D         |    0.257 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

<A name="Timing_rpt_DetailReportSetupSlowCornerMinDegree"></A><B><U><big>3.3  Detailed Report</big></U></B>


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO6  (EBR_CORE_EBR_CORE_R75C72)
Path End         : dut/sin_linear_i/result_o_1[18]/D  (SLICE_R72C76D)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 3
Delay Ratio      : 25.6% (route), 74.4% (logic)
Clock Skew       : 0.051 ns 
Setup Constraint : 5.000 ns 
Common Path Skew : 0.176 ns 
Path Slack       : 0.087 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk50",
        "phy_name":"clk50"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK",
        "phy_name":"dut.sin_linear_i.rom_dy_i.lscc_rom_inst.u_rom.PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0.AP6.SP32K.sp32k.SP32K_MODE_inst/CLKA"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk50",
            "phy_name":"clk50"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk50_ibuf.bb_inst/B",
            "phy_name":"clk50_ibuf.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk50_ibuf.bb_inst/O",
            "phy_name":"clk50_ibuf.bb_inst/PADDI"
        },
        "arrive":1.478,
        "delay":1.478
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk50_c",
            "phy_name":"clk50_c"
        },
        "arrive":1.630,
        "delay":0.152
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":1.630,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":1.630,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk",
            "phy_name":"clk"
        },
        "arrive":4.275,
        "delay":2.645
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":4.275,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
clk50                                     top_sin_linear            CLOCK LATENCY         0.000                  0.000  1       
clk50                                                               NET DELAY             0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL            1.478                  1.478  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY             0.152                  1.630  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                  0.000                  1.630  59      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                  0.000                  1.630  59      
gpll_i/lscc_pll_inst/clk                                            NET DELAY             2.645                  4.275  59      
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK
                                                                    CLOCK PIN             0.000                  4.275  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO6",
        "phy_name":"dut.sin_linear_i.rom_dy_i.lscc_rom_inst.u_rom.PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0.AP6.SP32K.sp32k.SP32K_MODE_inst/DOA6"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"dut/sin_linear_i/result_o_1[18]/D",
        "phy_name":"dut.sin_linear_i.result_o_1[18]/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK",
            "phy_name":"dut.sin_linear_i.rom_dy_i.lscc_rom_inst.u_rom.PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0.AP6.SP32K.sp32k.SP32K_MODE_inst/CLKA"
        },
        "pin1":
        {
            "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO6",
            "phy_name":"dut.sin_linear_i.rom_dy_i.lscc_rom_inst.u_rom.PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0.AP6.SP32K.sp32k.SP32K_MODE_inst/DOA6"
        },
        "arrive":5.788,
        "delay":1.513
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/s1_dy[6]",
            "phy_name":"dut.sin_linear_i.s1_dy[6]"
        },
        "arrive":6.497,
        "delay":0.709
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A6",
            "phy_name":"dut.sin_linear_i.mult18x18p48_i.multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A6"
        },
        "pin1":
        {
            "log_name":"dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/ZOUT35",
            "phy_name":"dut.sin_linear_i.mult18x18p48_i.multaddsub_m0.MULTADDSUB18X18A_MODE_inst/ZOUT35"
        },
        "arrive":8.814,
        "delay":2.317
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"dut/sin_linear_i/mult18x18p48_i/dsp_Z[35]",
            "phy_name":"dut.sin_linear_i.dsp_Z[35]"
        },
        "arrive":9.440,
        "delay":0.626
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"dut/sin_linear_i/result_o_2_cZ[18]/A",
            "phy_name":"dut.sin_linear_i.result_o_1[18]/B0"
        },
        "pin1":
        {
            "log_name":"dut/sin_linear_i/result_o_2_cZ[18]/Z",
            "phy_name":"dut.sin_linear_i.result_o_1[18]/F0"
        },
        "arrive":9.485,
        "delay":0.045
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"dut/sin_linear_i/result_o_2[18]",
            "phy_name":"dut.sin_linear_i.result_o_2[18]"
        },
        "arrive":9.485,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":9.485,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK->dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO6
                                          EBR_CORE_EBR_CORE_R75C72  C2Q_DEL               1.513                  5.788  1       
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/s1_dy[6]
                                                                    NET DELAY             0.709                  6.497  1       
dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A6->dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/ZOUT35
                                          DSP_CORE_DSP_CORE_R70C76  PD_DEL                2.317                  8.814  1       
dut/sin_linear_i/mult18x18p48_i/dsp_Z[35]
                                                                    NET DELAY             0.626                  9.440  1       
dut/sin_linear_i/result_o_2_cZ[18]/A->dut/sin_linear_i/result_o_2_cZ[18]/Z
                                          SLICE_R72C76D             CTOF_DEL              0.045                  9.485  1       
dut/sin_linear_i/result_o_2[18]                                     NET DELAY             0.000                  9.485  1       
dut/sin_linear_i/result_o_1[18]/D                                   ENDPOINT              0.000                  9.485  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk50",
        "phy_name":"clk50"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"dut/sin_linear_i/result_o_1[17]/CK",
        "phy_name":"dut.sin_linear_i.result_o_1[18]/CLK0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":5.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk50",
            "phy_name":"clk50"
        },
        "arrive":5.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk50_ibuf.bb_inst/B",
            "phy_name":"clk50_ibuf.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk50_ibuf.bb_inst/O",
            "phy_name":"clk50_ibuf.bb_inst/PADDI"
        },
        "arrive":6.478,
        "delay":1.478
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk50_c",
            "phy_name":"clk50_c"
        },
        "arrive":6.607,
        "delay":0.129
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":6.607,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":6.607,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk",
            "phy_name":"clk"
        },
        "arrive":9.326,
        "delay":2.719
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":9.326,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
                                                                    CONSTRAINT            0.000                  5.000  1       
clk50                                     top_sin_linear            CLOCK LATENCY         0.000                  5.000  1       
clk50                                                               NET DELAY             0.000                  5.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL            1.478                  6.478  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY             0.129                  6.607  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                  0.000                  6.607  59      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                  0.000                  6.607  59      
gpll_i/lscc_pll_inst/clk                                            NET DELAY             2.719                  9.326  59      
{dut/sin_linear_i/result_o_1[17]/CK   dut/sin_linear_i/result_o_1[18]/CK}
                                                                    CLOCK PIN             0.000                  9.326  1       
                                                                    Uncertainty        -(0.000)                  9.326  
                                                                    Common Path Skew      0.176                  9.502  
                                                                    Setup time        -(-0.070)                  9.572  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
Required Time                                                                                                    9.572  
Arrival Time                                                                                                  -(9.485)  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
Path Slack  (Passed)                                                                                             0.087  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO6  (EBR_CORE_EBR_CORE_R75C72)
Path End         : dut/sin_linear_i/result_o_1[3]/D  (SLICE_R71C77A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 3
Delay Ratio      : 24.7% (route), 75.3% (logic)
Clock Skew       : 0.049 ns 
Setup Constraint : 5.000 ns 
Common Path Skew : 0.176 ns 
Path Slack       : 0.146 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk50",
        "phy_name":"clk50"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK",
        "phy_name":"dut.sin_linear_i.rom_dy_i.lscc_rom_inst.u_rom.PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0.AP6.SP32K.sp32k.SP32K_MODE_inst/CLKA"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk50",
            "phy_name":"clk50"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk50_ibuf.bb_inst/B",
            "phy_name":"clk50_ibuf.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk50_ibuf.bb_inst/O",
            "phy_name":"clk50_ibuf.bb_inst/PADDI"
        },
        "arrive":1.478,
        "delay":1.478
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk50_c",
            "phy_name":"clk50_c"
        },
        "arrive":1.630,
        "delay":0.152
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":1.630,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":1.630,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk",
            "phy_name":"clk"
        },
        "arrive":4.275,
        "delay":2.645
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":4.275,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
clk50                                     top_sin_linear            CLOCK LATENCY         0.000                  0.000  1       
clk50                                                               NET DELAY             0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL            1.478                  1.478  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY             0.152                  1.630  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                  0.000                  1.630  59      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                  0.000                  1.630  59      
gpll_i/lscc_pll_inst/clk                                            NET DELAY             2.645                  4.275  59      
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK
                                                                    CLOCK PIN             0.000                  4.275  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO6",
        "phy_name":"dut.sin_linear_i.rom_dy_i.lscc_rom_inst.u_rom.PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0.AP6.SP32K.sp32k.SP32K_MODE_inst/DOA6"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"dut/sin_linear_i/result_o_1[3]/D",
        "phy_name":"dut.sin_linear_i.result_o_1[3]/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK",
            "phy_name":"dut.sin_linear_i.rom_dy_i.lscc_rom_inst.u_rom.PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0.AP6.SP32K.sp32k.SP32K_MODE_inst/CLKA"
        },
        "pin1":
        {
            "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO6",
            "phy_name":"dut.sin_linear_i.rom_dy_i.lscc_rom_inst.u_rom.PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0.AP6.SP32K.sp32k.SP32K_MODE_inst/DOA6"
        },
        "arrive":5.788,
        "delay":1.513
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/s1_dy[6]",
            "phy_name":"dut.sin_linear_i.s1_dy[6]"
        },
        "arrive":6.497,
        "delay":0.709
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A6",
            "phy_name":"dut.sin_linear_i.mult18x18p48_i.multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A6"
        },
        "pin1":
        {
            "log_name":"dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/ZOUT20",
            "phy_name":"dut.sin_linear_i.mult18x18p48_i.multaddsub_m0.MULTADDSUB18X18A_MODE_inst/ZOUT20"
        },
        "arrive":8.814,
        "delay":2.317
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"dut/sin_linear_i/mult18x18p48_i/dsp_Z[20]",
            "phy_name":"dut.sin_linear_i.dsp_Z[20]"
        },
        "arrive":9.379,
        "delay":0.565
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"dut/sin_linear_i/result_o_2_cZ[3]/A",
            "phy_name":"dut.sin_linear_i.result_o_1[3]/B0"
        },
        "pin1":
        {
            "log_name":"dut/sin_linear_i/result_o_2_cZ[3]/Z",
            "phy_name":"dut.sin_linear_i.result_o_1[3]/F0"
        },
        "arrive":9.424,
        "delay":0.045
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"dut/sin_linear_i/result_o_2[3]",
            "phy_name":"dut.sin_linear_i.result_o_2[3]"
        },
        "arrive":9.424,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":9.424,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK->dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO6
                                          EBR_CORE_EBR_CORE_R75C72  C2Q_DEL               1.513                  5.788  1       
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/s1_dy[6]
                                                                    NET DELAY             0.709                  6.497  1       
dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A6->dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/ZOUT20
                                          DSP_CORE_DSP_CORE_R70C76  PD_DEL                2.317                  8.814  1       
dut/sin_linear_i/mult18x18p48_i/dsp_Z[20]
                                                                    NET DELAY             0.565                  9.379  1       
dut/sin_linear_i/result_o_2_cZ[3]/A->dut/sin_linear_i/result_o_2_cZ[3]/Z
                                          SLICE_R71C77A             CTOF_DEL              0.045                  9.424  1       
dut/sin_linear_i/result_o_2[3]                                      NET DELAY             0.000                  9.424  1       
dut/sin_linear_i/result_o_1[3]/D                                    ENDPOINT              0.000                  9.424  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk50",
        "phy_name":"clk50"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"dut/sin_linear_i/result_o_1[2]/CK",
        "phy_name":"dut.sin_linear_i.result_o_1[3]/CLK0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":5.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk50",
            "phy_name":"clk50"
        },
        "arrive":5.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk50_ibuf.bb_inst/B",
            "phy_name":"clk50_ibuf.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk50_ibuf.bb_inst/O",
            "phy_name":"clk50_ibuf.bb_inst/PADDI"
        },
        "arrive":6.478,
        "delay":1.478
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk50_c",
            "phy_name":"clk50_c"
        },
        "arrive":6.607,
        "delay":0.129
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":6.607,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":6.607,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk",
            "phy_name":"clk"
        },
        "arrive":9.324,
        "delay":2.717
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":9.324,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
                                                                    CONSTRAINT            0.000                  5.000  1       
clk50                                     top_sin_linear            CLOCK LATENCY         0.000                  5.000  1       
clk50                                                               NET DELAY             0.000                  5.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL            1.478                  6.478  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY             0.129                  6.607  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                  0.000                  6.607  59      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                  0.000                  6.607  59      
gpll_i/lscc_pll_inst/clk                                            NET DELAY             2.717                  9.324  59      
{dut/sin_linear_i/result_o_1[2]/CK   dut/sin_linear_i/result_o_1[3]/CK}
                                                                    CLOCK PIN             0.000                  9.324  1       
                                                                    Uncertainty        -(0.000)                  9.324  
                                                                    Common Path Skew      0.176                  9.500  
                                                                    Setup time        -(-0.070)                  9.570  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
Required Time                                                                                                    9.570  
Arrival Time                                                                                                  -(9.424)  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
Path Slack  (Passed)                                                                                             0.146  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO6  (EBR_CORE_EBR_CORE_R75C72)
Path End         : dut/sin_linear_i/result_o_1[2]/D  (SLICE_R71C77A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 3
Delay Ratio      : 24.7% (route), 75.3% (logic)
Clock Skew       : 0.049 ns 
Setup Constraint : 5.000 ns 
Common Path Skew : 0.176 ns 
Path Slack       : 0.147 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk50",
        "phy_name":"clk50"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK",
        "phy_name":"dut.sin_linear_i.rom_dy_i.lscc_rom_inst.u_rom.PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0.AP6.SP32K.sp32k.SP32K_MODE_inst/CLKA"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk50",
            "phy_name":"clk50"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk50_ibuf.bb_inst/B",
            "phy_name":"clk50_ibuf.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk50_ibuf.bb_inst/O",
            "phy_name":"clk50_ibuf.bb_inst/PADDI"
        },
        "arrive":1.478,
        "delay":1.478
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk50_c",
            "phy_name":"clk50_c"
        },
        "arrive":1.630,
        "delay":0.152
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":1.630,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":1.630,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk",
            "phy_name":"clk"
        },
        "arrive":4.275,
        "delay":2.645
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":4.275,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
clk50                                     top_sin_linear            CLOCK LATENCY         0.000                  0.000  1       
clk50                                                               NET DELAY             0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL            1.478                  1.478  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY             0.152                  1.630  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                  0.000                  1.630  59      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                  0.000                  1.630  59      
gpll_i/lscc_pll_inst/clk                                            NET DELAY             2.645                  4.275  59      
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK
                                                                    CLOCK PIN             0.000                  4.275  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO6",
        "phy_name":"dut.sin_linear_i.rom_dy_i.lscc_rom_inst.u_rom.PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0.AP6.SP32K.sp32k.SP32K_MODE_inst/DOA6"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"dut/sin_linear_i/result_o_1[2]/D",
        "phy_name":"dut.sin_linear_i.result_o_1[3]/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK",
            "phy_name":"dut.sin_linear_i.rom_dy_i.lscc_rom_inst.u_rom.PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0.AP6.SP32K.sp32k.SP32K_MODE_inst/CLKA"
        },
        "pin1":
        {
            "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO6",
            "phy_name":"dut.sin_linear_i.rom_dy_i.lscc_rom_inst.u_rom.PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0.AP6.SP32K.sp32k.SP32K_MODE_inst/DOA6"
        },
        "arrive":5.788,
        "delay":1.513
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/s1_dy[6]",
            "phy_name":"dut.sin_linear_i.s1_dy[6]"
        },
        "arrive":6.497,
        "delay":0.709
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A6",
            "phy_name":"dut.sin_linear_i.mult18x18p48_i.multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A6"
        },
        "pin1":
        {
            "log_name":"dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/ZOUT19",
            "phy_name":"dut.sin_linear_i.mult18x18p48_i.multaddsub_m0.MULTADDSUB18X18A_MODE_inst/ZOUT19"
        },
        "arrive":8.814,
        "delay":2.317
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"dut/sin_linear_i/mult18x18p48_i/dsp_Z[19]",
            "phy_name":"dut.sin_linear_i.dsp_Z[19]"
        },
        "arrive":9.377,
        "delay":0.563
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"dut/sin_linear_i/result_o_2_cZ[2]/A",
            "phy_name":"dut.sin_linear_i.result_o_1[3]/A1"
        },
        "pin1":
        {
            "log_name":"dut/sin_linear_i/result_o_2_cZ[2]/Z",
            "phy_name":"dut.sin_linear_i.result_o_1[3]/F1"
        },
        "arrive":9.423,
        "delay":0.046
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"dut/sin_linear_i/result_o_2[2]",
            "phy_name":"dut.sin_linear_i.result_o_2[2]"
        },
        "arrive":9.423,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":9.423,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK->dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO6
                                          EBR_CORE_EBR_CORE_R75C72  C2Q_DEL               1.513                  5.788  1       
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/s1_dy[6]
                                                                    NET DELAY             0.709                  6.497  1       
dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A6->dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/ZOUT19
                                          DSP_CORE_DSP_CORE_R70C76  PD_DEL                2.317                  8.814  1       
dut/sin_linear_i/mult18x18p48_i/dsp_Z[19]
                                                                    NET DELAY             0.563                  9.377  1       
dut/sin_linear_i/result_o_2_cZ[2]/A->dut/sin_linear_i/result_o_2_cZ[2]/Z
                                          SLICE_R71C77A             CTOF_DEL              0.046                  9.423  1       
dut/sin_linear_i/result_o_2[2]                                      NET DELAY             0.000                  9.423  1       
dut/sin_linear_i/result_o_1[2]/D                                    ENDPOINT              0.000                  9.423  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk50",
        "phy_name":"clk50"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"dut/sin_linear_i/result_o_1[2]/CK",
        "phy_name":"dut.sin_linear_i.result_o_1[3]/CLK0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":5.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk50",
            "phy_name":"clk50"
        },
        "arrive":5.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk50_ibuf.bb_inst/B",
            "phy_name":"clk50_ibuf.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk50_ibuf.bb_inst/O",
            "phy_name":"clk50_ibuf.bb_inst/PADDI"
        },
        "arrive":6.478,
        "delay":1.478
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk50_c",
            "phy_name":"clk50_c"
        },
        "arrive":6.607,
        "delay":0.129
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":6.607,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":6.607,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk",
            "phy_name":"clk"
        },
        "arrive":9.324,
        "delay":2.717
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":9.324,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
                                                                    CONSTRAINT            0.000                  5.000  1       
clk50                                     top_sin_linear            CLOCK LATENCY         0.000                  5.000  1       
clk50                                                               NET DELAY             0.000                  5.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL            1.478                  6.478  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY             0.129                  6.607  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                  0.000                  6.607  59      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                  0.000                  6.607  59      
gpll_i/lscc_pll_inst/clk                                            NET DELAY             2.717                  9.324  59      
{dut/sin_linear_i/result_o_1[2]/CK   dut/sin_linear_i/result_o_1[3]/CK}
                                                                    CLOCK PIN             0.000                  9.324  1       
                                                                    Uncertainty        -(0.000)                  9.324  
                                                                    Common Path Skew      0.176                  9.500  
                                                                    Setup time        -(-0.070)                  9.570  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
Required Time                                                                                                    9.570  
Arrival Time                                                                                                  -(9.423)  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
Path Slack  (Passed)                                                                                             0.147  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO6  (EBR_CORE_EBR_CORE_R75C72)
Path End         : dut/sin_linear_i/result_o_1[26]/D  (SLICE_R71C75C)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 3
Delay Ratio      : 24.2% (route), 75.8% (logic)
Clock Skew       : 0.049 ns 
Setup Constraint : 5.000 ns 
Common Path Skew : 0.176 ns 
Path Slack       : 0.183 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk50",
        "phy_name":"clk50"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK",
        "phy_name":"dut.sin_linear_i.rom_dy_i.lscc_rom_inst.u_rom.PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0.AP6.SP32K.sp32k.SP32K_MODE_inst/CLKA"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk50",
            "phy_name":"clk50"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk50_ibuf.bb_inst/B",
            "phy_name":"clk50_ibuf.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk50_ibuf.bb_inst/O",
            "phy_name":"clk50_ibuf.bb_inst/PADDI"
        },
        "arrive":1.478,
        "delay":1.478
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk50_c",
            "phy_name":"clk50_c"
        },
        "arrive":1.630,
        "delay":0.152
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":1.630,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":1.630,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk",
            "phy_name":"clk"
        },
        "arrive":4.275,
        "delay":2.645
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":4.275,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
clk50                                     top_sin_linear            CLOCK LATENCY         0.000                  0.000  1       
clk50                                                               NET DELAY             0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL            1.478                  1.478  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY             0.152                  1.630  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                  0.000                  1.630  59      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                  0.000                  1.630  59      
gpll_i/lscc_pll_inst/clk                                            NET DELAY             2.645                  4.275  59      
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK
                                                                    CLOCK PIN             0.000                  4.275  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO6",
        "phy_name":"dut.sin_linear_i.rom_dy_i.lscc_rom_inst.u_rom.PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0.AP6.SP32K.sp32k.SP32K_MODE_inst/DOA6"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"dut/sin_linear_i/result_o_1[26]/D",
        "phy_name":"dut.sin_linear_i.result_o_1[26]/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK",
            "phy_name":"dut.sin_linear_i.rom_dy_i.lscc_rom_inst.u_rom.PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0.AP6.SP32K.sp32k.SP32K_MODE_inst/CLKA"
        },
        "pin1":
        {
            "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO6",
            "phy_name":"dut.sin_linear_i.rom_dy_i.lscc_rom_inst.u_rom.PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0.AP6.SP32K.sp32k.SP32K_MODE_inst/DOA6"
        },
        "arrive":5.788,
        "delay":1.513
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/s1_dy[6]",
            "phy_name":"dut.sin_linear_i.s1_dy[6]"
        },
        "arrive":6.497,
        "delay":0.709
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A6",
            "phy_name":"dut.sin_linear_i.mult18x18p48_i.multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A6"
        },
        "pin1":
        {
            "log_name":"dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/ZOUT43",
            "phy_name":"dut.sin_linear_i.mult18x18p48_i.multaddsub_m0.MULTADDSUB18X18A_MODE_inst/ZOUT43"
        },
        "arrive":8.814,
        "delay":2.317
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"dut/sin_linear_i/mult18x18p48_i/dsp_Z[43]",
            "phy_name":"dut.sin_linear_i.dsp_Z[43]"
        },
        "arrive":9.342,
        "delay":0.528
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"dut/sin_linear_i/result_o_2_cZ[26]/A",
            "phy_name":"dut.sin_linear_i.result_o_1[26]/C0"
        },
        "pin1":
        {
            "log_name":"dut/sin_linear_i/result_o_2_cZ[26]/Z",
            "phy_name":"dut.sin_linear_i.result_o_1[26]/F0"
        },
        "arrive":9.387,
        "delay":0.045
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"dut/sin_linear_i/result_o_2[26]",
            "phy_name":"dut.sin_linear_i.result_o_2[26]"
        },
        "arrive":9.387,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":9.387,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK->dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO6
                                          EBR_CORE_EBR_CORE_R75C72  C2Q_DEL               1.513                  5.788  1       
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/s1_dy[6]
                                                                    NET DELAY             0.709                  6.497  1       
dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A6->dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/ZOUT43
                                          DSP_CORE_DSP_CORE_R70C76  PD_DEL                2.317                  8.814  1       
dut/sin_linear_i/mult18x18p48_i/dsp_Z[43]
                                                                    NET DELAY             0.528                  9.342  1       
dut/sin_linear_i/result_o_2_cZ[26]/A->dut/sin_linear_i/result_o_2_cZ[26]/Z
                                          SLICE_R71C75C             CTOF_DEL              0.045                  9.387  1       
dut/sin_linear_i/result_o_2[26]                                     NET DELAY             0.000                  9.387  1       
dut/sin_linear_i/result_o_1[26]/D                                   ENDPOINT              0.000                  9.387  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk50",
        "phy_name":"clk50"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"dut/sin_linear_i/result_o_1[25]/CK",
        "phy_name":"dut.sin_linear_i.result_o_1[26]/CLK0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":5.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk50",
            "phy_name":"clk50"
        },
        "arrive":5.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk50_ibuf.bb_inst/B",
            "phy_name":"clk50_ibuf.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk50_ibuf.bb_inst/O",
            "phy_name":"clk50_ibuf.bb_inst/PADDI"
        },
        "arrive":6.478,
        "delay":1.478
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk50_c",
            "phy_name":"clk50_c"
        },
        "arrive":6.607,
        "delay":0.129
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":6.607,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":6.607,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk",
            "phy_name":"clk"
        },
        "arrive":9.324,
        "delay":2.717
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":9.324,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
                                                                    CONSTRAINT            0.000                  5.000  1       
clk50                                     top_sin_linear            CLOCK LATENCY         0.000                  5.000  1       
clk50                                                               NET DELAY             0.000                  5.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL            1.478                  6.478  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY             0.129                  6.607  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                  0.000                  6.607  59      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                  0.000                  6.607  59      
gpll_i/lscc_pll_inst/clk                                            NET DELAY             2.717                  9.324  59      
{dut/sin_linear_i/result_o_1[25]/CK   dut/sin_linear_i/result_o_1[26]/CK}
                                                                    CLOCK PIN             0.000                  9.324  1       
                                                                    Uncertainty        -(0.000)                  9.324  
                                                                    Common Path Skew      0.176                  9.500  
                                                                    Setup time        -(-0.070)                  9.570  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
Required Time                                                                                                    9.570  
Arrival Time                                                                                                  -(9.387)  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
Path Slack  (Passed)                                                                                             0.183  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO6  (EBR_CORE_EBR_CORE_R75C72)
Path End         : dut/sin_linear_i/result_o_1[10]/D  (SLICE_R71C75E)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 3
Delay Ratio      : 23.8% (route), 76.2% (logic)
Clock Skew       : 0.049 ns 
Setup Constraint : 5.000 ns 
Common Path Skew : 0.176 ns 
Path Slack       : 0.207 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk50",
        "phy_name":"clk50"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK",
        "phy_name":"dut.sin_linear_i.rom_dy_i.lscc_rom_inst.u_rom.PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0.AP6.SP32K.sp32k.SP32K_MODE_inst/CLKA"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk50",
            "phy_name":"clk50"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk50_ibuf.bb_inst/B",
            "phy_name":"clk50_ibuf.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk50_ibuf.bb_inst/O",
            "phy_name":"clk50_ibuf.bb_inst/PADDI"
        },
        "arrive":1.478,
        "delay":1.478
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk50_c",
            "phy_name":"clk50_c"
        },
        "arrive":1.630,
        "delay":0.152
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":1.630,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":1.630,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk",
            "phy_name":"clk"
        },
        "arrive":4.275,
        "delay":2.645
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":4.275,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
clk50                                     top_sin_linear            CLOCK LATENCY         0.000                  0.000  1       
clk50                                                               NET DELAY             0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL            1.478                  1.478  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY             0.152                  1.630  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                  0.000                  1.630  59      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                  0.000                  1.630  59      
gpll_i/lscc_pll_inst/clk                                            NET DELAY             2.645                  4.275  59      
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK
                                                                    CLOCK PIN             0.000                  4.275  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO6",
        "phy_name":"dut.sin_linear_i.rom_dy_i.lscc_rom_inst.u_rom.PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0.AP6.SP32K.sp32k.SP32K_MODE_inst/DOA6"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"dut/sin_linear_i/result_o_1[10]/D",
        "phy_name":"dut.sin_linear_i.result_o_1[10]/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK",
            "phy_name":"dut.sin_linear_i.rom_dy_i.lscc_rom_inst.u_rom.PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0.AP6.SP32K.sp32k.SP32K_MODE_inst/CLKA"
        },
        "pin1":
        {
            "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO6",
            "phy_name":"dut.sin_linear_i.rom_dy_i.lscc_rom_inst.u_rom.PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0.AP6.SP32K.sp32k.SP32K_MODE_inst/DOA6"
        },
        "arrive":5.788,
        "delay":1.513
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/s1_dy[6]",
            "phy_name":"dut.sin_linear_i.s1_dy[6]"
        },
        "arrive":6.497,
        "delay":0.709
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A6",
            "phy_name":"dut.sin_linear_i.mult18x18p48_i.multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A6"
        },
        "pin1":
        {
            "log_name":"dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/ZOUT27",
            "phy_name":"dut.sin_linear_i.mult18x18p48_i.multaddsub_m0.MULTADDSUB18X18A_MODE_inst/ZOUT27"
        },
        "arrive":8.814,
        "delay":2.317
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"dut/sin_linear_i/mult18x18p48_i/dsp_Z[27]",
            "phy_name":"dut.sin_linear_i.dsp_Z[27]"
        },
        "arrive":9.318,
        "delay":0.504
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"dut/sin_linear_i/result_o_2_cZ[10]/A",
            "phy_name":"dut.sin_linear_i.result_o_1[10]/D0"
        },
        "pin1":
        {
            "log_name":"dut/sin_linear_i/result_o_2_cZ[10]/Z",
            "phy_name":"dut.sin_linear_i.result_o_1[10]/F0"
        },
        "arrive":9.363,
        "delay":0.045
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"dut/sin_linear_i/result_o_2[10]",
            "phy_name":"dut.sin_linear_i.result_o_2[10]"
        },
        "arrive":9.363,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":9.363,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK->dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO6
                                          EBR_CORE_EBR_CORE_R75C72  C2Q_DEL               1.513                  5.788  1       
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/s1_dy[6]
                                                                    NET DELAY             0.709                  6.497  1       
dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A6->dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/ZOUT27
                                          DSP_CORE_DSP_CORE_R70C76  PD_DEL                2.317                  8.814  1       
dut/sin_linear_i/mult18x18p48_i/dsp_Z[27]
                                                                    NET DELAY             0.504                  9.318  1       
dut/sin_linear_i/result_o_2_cZ[10]/A->dut/sin_linear_i/result_o_2_cZ[10]/Z
                                          SLICE_R71C75E             CTOF_DEL              0.045                  9.363  1       
dut/sin_linear_i/result_o_2[10]                                     NET DELAY             0.000                  9.363  1       
dut/sin_linear_i/result_o_1[10]/D                                   ENDPOINT              0.000                  9.363  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk50",
        "phy_name":"clk50"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"dut/sin_linear_i/result_o_1[6]/CK",
        "phy_name":"dut.sin_linear_i.result_o_1[10]/CLK0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":5.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk50",
            "phy_name":"clk50"
        },
        "arrive":5.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk50_ibuf.bb_inst/B",
            "phy_name":"clk50_ibuf.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk50_ibuf.bb_inst/O",
            "phy_name":"clk50_ibuf.bb_inst/PADDI"
        },
        "arrive":6.478,
        "delay":1.478
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk50_c",
            "phy_name":"clk50_c"
        },
        "arrive":6.607,
        "delay":0.129
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":6.607,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":6.607,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk",
            "phy_name":"clk"
        },
        "arrive":9.324,
        "delay":2.717
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":9.324,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
                                                                    CONSTRAINT            0.000                  5.000  1       
clk50                                     top_sin_linear            CLOCK LATENCY         0.000                  5.000  1       
clk50                                                               NET DELAY             0.000                  5.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL            1.478                  6.478  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY             0.129                  6.607  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                  0.000                  6.607  59      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                  0.000                  6.607  59      
gpll_i/lscc_pll_inst/clk                                            NET DELAY             2.717                  9.324  59      
{dut/sin_linear_i/result_o_1[6]/CK   dut/sin_linear_i/result_o_1[10]/CK}
                                                                    CLOCK PIN             0.000                  9.324  1       
                                                                    Uncertainty        -(0.000)                  9.324  
                                                                    Common Path Skew      0.176                  9.500  
                                                                    Setup time        -(-0.070)                  9.570  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
Required Time                                                                                                    9.570  
Arrival Time                                                                                                  -(9.363)  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
Path Slack  (Passed)                                                                                             0.207  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO6  (EBR_CORE_EBR_CORE_R75C72)
Path End         : dut/sin_linear_i/result_o_1[14]/D  (SLICE_R72C76C)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 3
Delay Ratio      : 23.3% (route), 76.7% (logic)
Clock Skew       : 0.051 ns 
Setup Constraint : 5.000 ns 
Common Path Skew : 0.176 ns 
Path Slack       : 0.241 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk50",
        "phy_name":"clk50"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK",
        "phy_name":"dut.sin_linear_i.rom_dy_i.lscc_rom_inst.u_rom.PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0.AP6.SP32K.sp32k.SP32K_MODE_inst/CLKA"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk50",
            "phy_name":"clk50"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk50_ibuf.bb_inst/B",
            "phy_name":"clk50_ibuf.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk50_ibuf.bb_inst/O",
            "phy_name":"clk50_ibuf.bb_inst/PADDI"
        },
        "arrive":1.478,
        "delay":1.478
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk50_c",
            "phy_name":"clk50_c"
        },
        "arrive":1.630,
        "delay":0.152
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":1.630,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":1.630,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk",
            "phy_name":"clk"
        },
        "arrive":4.275,
        "delay":2.645
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":4.275,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
clk50                                     top_sin_linear            CLOCK LATENCY         0.000                  0.000  1       
clk50                                                               NET DELAY             0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL            1.478                  1.478  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY             0.152                  1.630  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                  0.000                  1.630  59      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                  0.000                  1.630  59      
gpll_i/lscc_pll_inst/clk                                            NET DELAY             2.645                  4.275  59      
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK
                                                                    CLOCK PIN             0.000                  4.275  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO6",
        "phy_name":"dut.sin_linear_i.rom_dy_i.lscc_rom_inst.u_rom.PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0.AP6.SP32K.sp32k.SP32K_MODE_inst/DOA6"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"dut/sin_linear_i/result_o_1[14]/D",
        "phy_name":"dut.sin_linear_i.result_o_1[16]/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK",
            "phy_name":"dut.sin_linear_i.rom_dy_i.lscc_rom_inst.u_rom.PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0.AP6.SP32K.sp32k.SP32K_MODE_inst/CLKA"
        },
        "pin1":
        {
            "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO6",
            "phy_name":"dut.sin_linear_i.rom_dy_i.lscc_rom_inst.u_rom.PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0.AP6.SP32K.sp32k.SP32K_MODE_inst/DOA6"
        },
        "arrive":5.788,
        "delay":1.513
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/s1_dy[6]",
            "phy_name":"dut.sin_linear_i.s1_dy[6]"
        },
        "arrive":6.497,
        "delay":0.709
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A6",
            "phy_name":"dut.sin_linear_i.mult18x18p48_i.multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A6"
        },
        "pin1":
        {
            "log_name":"dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/ZOUT31",
            "phy_name":"dut.sin_linear_i.mult18x18p48_i.multaddsub_m0.MULTADDSUB18X18A_MODE_inst/ZOUT31"
        },
        "arrive":8.814,
        "delay":2.317
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"dut/sin_linear_i/mult18x18p48_i/dsp_Z[31]",
            "phy_name":"dut.sin_linear_i.dsp_Z[31]"
        },
        "arrive":9.285,
        "delay":0.471
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"dut/sin_linear_i/result_o_2_cZ[14]/A",
            "phy_name":"dut.sin_linear_i.result_o_1[16]/C1"
        },
        "pin1":
        {
            "log_name":"dut/sin_linear_i/result_o_2_cZ[14]/Z",
            "phy_name":"dut.sin_linear_i.result_o_1[16]/F1"
        },
        "arrive":9.331,
        "delay":0.046
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"dut/sin_linear_i/result_o_2[14]",
            "phy_name":"dut.sin_linear_i.result_o_2[14]"
        },
        "arrive":9.331,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":9.331,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK->dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO6
                                          EBR_CORE_EBR_CORE_R75C72  C2Q_DEL               1.513                  5.788  1       
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/s1_dy[6]
                                                                    NET DELAY             0.709                  6.497  1       
dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A6->dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/ZOUT31
                                          DSP_CORE_DSP_CORE_R70C76  PD_DEL                2.317                  8.814  1       
dut/sin_linear_i/mult18x18p48_i/dsp_Z[31]
                                                                    NET DELAY             0.471                  9.285  1       
dut/sin_linear_i/result_o_2_cZ[14]/A->dut/sin_linear_i/result_o_2_cZ[14]/Z
                                          SLICE_R72C76C             CTOF_DEL              0.046                  9.331  1       
dut/sin_linear_i/result_o_2[14]                                     NET DELAY             0.000                  9.331  1       
dut/sin_linear_i/result_o_1[14]/D                                   ENDPOINT              0.000                  9.331  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk50",
        "phy_name":"clk50"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"dut/sin_linear_i/result_o_1[14]/CK",
        "phy_name":"dut.sin_linear_i.result_o_1[16]/CLK0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":5.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk50",
            "phy_name":"clk50"
        },
        "arrive":5.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk50_ibuf.bb_inst/B",
            "phy_name":"clk50_ibuf.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk50_ibuf.bb_inst/O",
            "phy_name":"clk50_ibuf.bb_inst/PADDI"
        },
        "arrive":6.478,
        "delay":1.478
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk50_c",
            "phy_name":"clk50_c"
        },
        "arrive":6.607,
        "delay":0.129
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":6.607,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":6.607,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk",
            "phy_name":"clk"
        },
        "arrive":9.326,
        "delay":2.719
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":9.326,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
                                                                    CONSTRAINT            0.000                  5.000  1       
clk50                                     top_sin_linear            CLOCK LATENCY         0.000                  5.000  1       
clk50                                                               NET DELAY             0.000                  5.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL            1.478                  6.478  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY             0.129                  6.607  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                  0.000                  6.607  59      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                  0.000                  6.607  59      
gpll_i/lscc_pll_inst/clk                                            NET DELAY             2.719                  9.326  59      
{dut/sin_linear_i/result_o_1[14]/CK   dut/sin_linear_i/result_o_1[16]/CK}
                                                                    CLOCK PIN             0.000                  9.326  1       
                                                                    Uncertainty        -(0.000)                  9.326  
                                                                    Common Path Skew      0.176                  9.502  
                                                                    Setup time        -(-0.070)                  9.572  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
Required Time                                                                                                    9.572  
Arrival Time                                                                                                  -(9.331)  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
Path Slack  (Passed)                                                                                             0.241  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO6  (EBR_CORE_EBR_CORE_R75C72)
Path End         : dut/sin_linear_i/result_o_1[22]/D  (SLICE_R71C75A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 3
Delay Ratio      : 23.2% (route), 76.8% (logic)
Clock Skew       : 0.049 ns 
Setup Constraint : 5.000 ns 
Common Path Skew : 0.176 ns 
Path Slack       : 0.248 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk50",
        "phy_name":"clk50"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK",
        "phy_name":"dut.sin_linear_i.rom_dy_i.lscc_rom_inst.u_rom.PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0.AP6.SP32K.sp32k.SP32K_MODE_inst/CLKA"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk50",
            "phy_name":"clk50"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk50_ibuf.bb_inst/B",
            "phy_name":"clk50_ibuf.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk50_ibuf.bb_inst/O",
            "phy_name":"clk50_ibuf.bb_inst/PADDI"
        },
        "arrive":1.478,
        "delay":1.478
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk50_c",
            "phy_name":"clk50_c"
        },
        "arrive":1.630,
        "delay":0.152
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":1.630,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":1.630,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk",
            "phy_name":"clk"
        },
        "arrive":4.275,
        "delay":2.645
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":4.275,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
clk50                                     top_sin_linear            CLOCK LATENCY         0.000                  0.000  1       
clk50                                                               NET DELAY             0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL            1.478                  1.478  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY             0.152                  1.630  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                  0.000                  1.630  59      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                  0.000                  1.630  59      
gpll_i/lscc_pll_inst/clk                                            NET DELAY             2.645                  4.275  59      
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK
                                                                    CLOCK PIN             0.000                  4.275  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO6",
        "phy_name":"dut.sin_linear_i.rom_dy_i.lscc_rom_inst.u_rom.PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0.AP6.SP32K.sp32k.SP32K_MODE_inst/DOA6"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"dut/sin_linear_i/result_o_1[22]/D",
        "phy_name":"dut.sin_linear_i.result_o_1[22]/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK",
            "phy_name":"dut.sin_linear_i.rom_dy_i.lscc_rom_inst.u_rom.PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0.AP6.SP32K.sp32k.SP32K_MODE_inst/CLKA"
        },
        "pin1":
        {
            "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO6",
            "phy_name":"dut.sin_linear_i.rom_dy_i.lscc_rom_inst.u_rom.PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0.AP6.SP32K.sp32k.SP32K_MODE_inst/DOA6"
        },
        "arrive":5.788,
        "delay":1.513
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/s1_dy[6]",
            "phy_name":"dut.sin_linear_i.s1_dy[6]"
        },
        "arrive":6.497,
        "delay":0.709
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A6",
            "phy_name":"dut.sin_linear_i.mult18x18p48_i.multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A6"
        },
        "pin1":
        {
            "log_name":"dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/ZOUT39",
            "phy_name":"dut.sin_linear_i.mult18x18p48_i.multaddsub_m0.MULTADDSUB18X18A_MODE_inst/ZOUT39"
        },
        "arrive":8.814,
        "delay":2.317
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"dut/sin_linear_i/mult18x18p48_i/dsp_Z[39]",
            "phy_name":"dut.sin_linear_i.dsp_Z[39]"
        },
        "arrive":9.277,
        "delay":0.463
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"dut/sin_linear_i/result_o_2_cZ[22]/A",
            "phy_name":"dut.sin_linear_i.result_o_1[22]/A0"
        },
        "pin1":
        {
            "log_name":"dut/sin_linear_i/result_o_2_cZ[22]/Z",
            "phy_name":"dut.sin_linear_i.result_o_1[22]/F0"
        },
        "arrive":9.322,
        "delay":0.045
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"dut/sin_linear_i/result_o_2[22]",
            "phy_name":"dut.sin_linear_i.result_o_2[22]"
        },
        "arrive":9.322,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":9.322,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK->dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO6
                                          EBR_CORE_EBR_CORE_R75C72  C2Q_DEL               1.513                  5.788  1       
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/s1_dy[6]
                                                                    NET DELAY             0.709                  6.497  1       
dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A6->dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/ZOUT39
                                          DSP_CORE_DSP_CORE_R70C76  PD_DEL                2.317                  8.814  1       
dut/sin_linear_i/mult18x18p48_i/dsp_Z[39]
                                                                    NET DELAY             0.463                  9.277  1       
dut/sin_linear_i/result_o_2_cZ[22]/A->dut/sin_linear_i/result_o_2_cZ[22]/Z
                                          SLICE_R71C75A             CTOF_DEL              0.045                  9.322  1       
dut/sin_linear_i/result_o_2[22]                                     NET DELAY             0.000                  9.322  1       
dut/sin_linear_i/result_o_1[22]/D                                   ENDPOINT              0.000                  9.322  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk50",
        "phy_name":"clk50"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"dut/sin_linear_i/result_o_1[21]/CK",
        "phy_name":"dut.sin_linear_i.result_o_1[22]/CLK0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":5.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk50",
            "phy_name":"clk50"
        },
        "arrive":5.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk50_ibuf.bb_inst/B",
            "phy_name":"clk50_ibuf.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk50_ibuf.bb_inst/O",
            "phy_name":"clk50_ibuf.bb_inst/PADDI"
        },
        "arrive":6.478,
        "delay":1.478
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk50_c",
            "phy_name":"clk50_c"
        },
        "arrive":6.607,
        "delay":0.129
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":6.607,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":6.607,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk",
            "phy_name":"clk"
        },
        "arrive":9.324,
        "delay":2.717
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":9.324,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
                                                                    CONSTRAINT            0.000                  5.000  1       
clk50                                     top_sin_linear            CLOCK LATENCY         0.000                  5.000  1       
clk50                                                               NET DELAY             0.000                  5.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL            1.478                  6.478  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY             0.129                  6.607  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                  0.000                  6.607  59      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                  0.000                  6.607  59      
gpll_i/lscc_pll_inst/clk                                            NET DELAY             2.717                  9.324  59      
{dut/sin_linear_i/result_o_1[21]/CK   dut/sin_linear_i/result_o_1[22]/CK}
                                                                    CLOCK PIN             0.000                  9.324  1       
                                                                    Uncertainty        -(0.000)                  9.324  
                                                                    Common Path Skew      0.176                  9.500  
                                                                    Setup time        -(-0.070)                  9.570  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
Required Time                                                                                                    9.570  
Arrival Time                                                                                                  -(9.322)  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
Path Slack  (Passed)                                                                                             0.248  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO6  (EBR_CORE_EBR_CORE_R75C72)
Path End         : dut/sin_linear_i/result_o_1[21]/D  (SLICE_R71C75A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 3
Delay Ratio      : 23.2% (route), 76.8% (logic)
Clock Skew       : 0.049 ns 
Setup Constraint : 5.000 ns 
Common Path Skew : 0.176 ns 
Path Slack       : 0.251 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk50",
        "phy_name":"clk50"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK",
        "phy_name":"dut.sin_linear_i.rom_dy_i.lscc_rom_inst.u_rom.PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0.AP6.SP32K.sp32k.SP32K_MODE_inst/CLKA"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk50",
            "phy_name":"clk50"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk50_ibuf.bb_inst/B",
            "phy_name":"clk50_ibuf.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk50_ibuf.bb_inst/O",
            "phy_name":"clk50_ibuf.bb_inst/PADDI"
        },
        "arrive":1.478,
        "delay":1.478
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk50_c",
            "phy_name":"clk50_c"
        },
        "arrive":1.630,
        "delay":0.152
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":1.630,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":1.630,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk",
            "phy_name":"clk"
        },
        "arrive":4.275,
        "delay":2.645
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":4.275,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
clk50                                     top_sin_linear            CLOCK LATENCY         0.000                  0.000  1       
clk50                                                               NET DELAY             0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL            1.478                  1.478  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY             0.152                  1.630  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                  0.000                  1.630  59      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                  0.000                  1.630  59      
gpll_i/lscc_pll_inst/clk                                            NET DELAY             2.645                  4.275  59      
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK
                                                                    CLOCK PIN             0.000                  4.275  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO6",
        "phy_name":"dut.sin_linear_i.rom_dy_i.lscc_rom_inst.u_rom.PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0.AP6.SP32K.sp32k.SP32K_MODE_inst/DOA6"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"dut/sin_linear_i/result_o_1[21]/D",
        "phy_name":"dut.sin_linear_i.result_o_1[22]/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK",
            "phy_name":"dut.sin_linear_i.rom_dy_i.lscc_rom_inst.u_rom.PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0.AP6.SP32K.sp32k.SP32K_MODE_inst/CLKA"
        },
        "pin1":
        {
            "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO6",
            "phy_name":"dut.sin_linear_i.rom_dy_i.lscc_rom_inst.u_rom.PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0.AP6.SP32K.sp32k.SP32K_MODE_inst/DOA6"
        },
        "arrive":5.788,
        "delay":1.513
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/s1_dy[6]",
            "phy_name":"dut.sin_linear_i.s1_dy[6]"
        },
        "arrive":6.497,
        "delay":0.709
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A6",
            "phy_name":"dut.sin_linear_i.mult18x18p48_i.multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A6"
        },
        "pin1":
        {
            "log_name":"dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/ZOUT38",
            "phy_name":"dut.sin_linear_i.mult18x18p48_i.multaddsub_m0.MULTADDSUB18X18A_MODE_inst/ZOUT38"
        },
        "arrive":8.814,
        "delay":2.317
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"dut/sin_linear_i/mult18x18p48_i/dsp_Z[38]",
            "phy_name":"dut.sin_linear_i.dsp_Z[38]"
        },
        "arrive":9.273,
        "delay":0.459
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"dut/sin_linear_i/result_o_2_cZ[21]/A",
            "phy_name":"dut.sin_linear_i.result_o_1[22]/A1"
        },
        "pin1":
        {
            "log_name":"dut/sin_linear_i/result_o_2_cZ[21]/Z",
            "phy_name":"dut.sin_linear_i.result_o_1[22]/F1"
        },
        "arrive":9.319,
        "delay":0.046
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"dut/sin_linear_i/result_o_2[21]",
            "phy_name":"dut.sin_linear_i.result_o_2[21]"
        },
        "arrive":9.319,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":9.319,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK->dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO6
                                          EBR_CORE_EBR_CORE_R75C72  C2Q_DEL               1.513                  5.788  1       
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/s1_dy[6]
                                                                    NET DELAY             0.709                  6.497  1       
dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A6->dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/ZOUT38
                                          DSP_CORE_DSP_CORE_R70C76  PD_DEL                2.317                  8.814  1       
dut/sin_linear_i/mult18x18p48_i/dsp_Z[38]
                                                                    NET DELAY             0.459                  9.273  1       
dut/sin_linear_i/result_o_2_cZ[21]/A->dut/sin_linear_i/result_o_2_cZ[21]/Z
                                          SLICE_R71C75A             CTOF_DEL              0.046                  9.319  1       
dut/sin_linear_i/result_o_2[21]                                     NET DELAY             0.000                  9.319  1       
dut/sin_linear_i/result_o_1[21]/D                                   ENDPOINT              0.000                  9.319  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk50",
        "phy_name":"clk50"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"dut/sin_linear_i/result_o_1[21]/CK",
        "phy_name":"dut.sin_linear_i.result_o_1[22]/CLK0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":5.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk50",
            "phy_name":"clk50"
        },
        "arrive":5.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk50_ibuf.bb_inst/B",
            "phy_name":"clk50_ibuf.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk50_ibuf.bb_inst/O",
            "phy_name":"clk50_ibuf.bb_inst/PADDI"
        },
        "arrive":6.478,
        "delay":1.478
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk50_c",
            "phy_name":"clk50_c"
        },
        "arrive":6.607,
        "delay":0.129
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":6.607,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":6.607,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk",
            "phy_name":"clk"
        },
        "arrive":9.324,
        "delay":2.717
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":9.324,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
                                                                    CONSTRAINT            0.000                  5.000  1       
clk50                                     top_sin_linear            CLOCK LATENCY         0.000                  5.000  1       
clk50                                                               NET DELAY             0.000                  5.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL            1.478                  6.478  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY             0.129                  6.607  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                  0.000                  6.607  59      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                  0.000                  6.607  59      
gpll_i/lscc_pll_inst/clk                                            NET DELAY             2.717                  9.324  59      
{dut/sin_linear_i/result_o_1[21]/CK   dut/sin_linear_i/result_o_1[22]/CK}
                                                                    CLOCK PIN             0.000                  9.324  1       
                                                                    Uncertainty        -(0.000)                  9.324  
                                                                    Common Path Skew      0.176                  9.500  
                                                                    Setup time        -(-0.070)                  9.570  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
Required Time                                                                                                    9.570  
Arrival Time                                                                                                  -(9.319)  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
Path Slack  (Passed)                                                                                             0.251  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO6  (EBR_CORE_EBR_CORE_R75C72)
Path End         : dut/sin_linear_i/result_o_1[16]/D  (SLICE_R72C76C)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 3
Delay Ratio      : 23.1% (route), 76.9% (logic)
Clock Skew       : 0.051 ns 
Setup Constraint : 5.000 ns 
Common Path Skew : 0.176 ns 
Path Slack       : 0.257 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk50",
        "phy_name":"clk50"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK",
        "phy_name":"dut.sin_linear_i.rom_dy_i.lscc_rom_inst.u_rom.PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0.AP6.SP32K.sp32k.SP32K_MODE_inst/CLKA"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk50",
            "phy_name":"clk50"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk50_ibuf.bb_inst/B",
            "phy_name":"clk50_ibuf.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk50_ibuf.bb_inst/O",
            "phy_name":"clk50_ibuf.bb_inst/PADDI"
        },
        "arrive":1.478,
        "delay":1.478
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk50_c",
            "phy_name":"clk50_c"
        },
        "arrive":1.630,
        "delay":0.152
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":1.630,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":1.630,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk",
            "phy_name":"clk"
        },
        "arrive":4.275,
        "delay":2.645
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":4.275,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
clk50                                     top_sin_linear            CLOCK LATENCY         0.000                  0.000  1       
clk50                                                               NET DELAY             0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL            1.478                  1.478  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY             0.152                  1.630  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                  0.000                  1.630  59      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                  0.000                  1.630  59      
gpll_i/lscc_pll_inst/clk                                            NET DELAY             2.645                  4.275  59      
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK
                                                                    CLOCK PIN             0.000                  4.275  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO6",
        "phy_name":"dut.sin_linear_i.rom_dy_i.lscc_rom_inst.u_rom.PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0.AP6.SP32K.sp32k.SP32K_MODE_inst/DOA6"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"dut/sin_linear_i/result_o_1[16]/D",
        "phy_name":"dut.sin_linear_i.result_o_1[16]/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK",
            "phy_name":"dut.sin_linear_i.rom_dy_i.lscc_rom_inst.u_rom.PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0.AP6.SP32K.sp32k.SP32K_MODE_inst/CLKA"
        },
        "pin1":
        {
            "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO6",
            "phy_name":"dut.sin_linear_i.rom_dy_i.lscc_rom_inst.u_rom.PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0.AP6.SP32K.sp32k.SP32K_MODE_inst/DOA6"
        },
        "arrive":5.788,
        "delay":1.513
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/s1_dy[6]",
            "phy_name":"dut.sin_linear_i.s1_dy[6]"
        },
        "arrive":6.497,
        "delay":0.709
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A6",
            "phy_name":"dut.sin_linear_i.mult18x18p48_i.multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A6"
        },
        "pin1":
        {
            "log_name":"dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/ZOUT33",
            "phy_name":"dut.sin_linear_i.mult18x18p48_i.multaddsub_m0.MULTADDSUB18X18A_MODE_inst/ZOUT33"
        },
        "arrive":8.814,
        "delay":2.317
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"dut/sin_linear_i/mult18x18p48_i/dsp_Z[33]",
            "phy_name":"dut.sin_linear_i.dsp_Z[33]"
        },
        "arrive":9.270,
        "delay":0.456
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"dut/sin_linear_i/result_o_2_cZ[16]/A",
            "phy_name":"dut.sin_linear_i.result_o_1[16]/A0"
        },
        "pin1":
        {
            "log_name":"dut/sin_linear_i/result_o_2_cZ[16]/Z",
            "phy_name":"dut.sin_linear_i.result_o_1[16]/F0"
        },
        "arrive":9.315,
        "delay":0.045
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"dut/sin_linear_i/result_o_2[16]",
            "phy_name":"dut.sin_linear_i.result_o_2[16]"
        },
        "arrive":9.315,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":9.315,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK->dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO6
                                          EBR_CORE_EBR_CORE_R75C72  C2Q_DEL               1.513                  5.788  1       
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/s1_dy[6]
                                                                    NET DELAY             0.709                  6.497  1       
dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A6->dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/ZOUT33
                                          DSP_CORE_DSP_CORE_R70C76  PD_DEL                2.317                  8.814  1       
dut/sin_linear_i/mult18x18p48_i/dsp_Z[33]
                                                                    NET DELAY             0.456                  9.270  1       
dut/sin_linear_i/result_o_2_cZ[16]/A->dut/sin_linear_i/result_o_2_cZ[16]/Z
                                          SLICE_R72C76C             CTOF_DEL              0.045                  9.315  1       
dut/sin_linear_i/result_o_2[16]                                     NET DELAY             0.000                  9.315  1       
dut/sin_linear_i/result_o_1[16]/D                                   ENDPOINT              0.000                  9.315  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk50",
        "phy_name":"clk50"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"dut/sin_linear_i/result_o_1[14]/CK",
        "phy_name":"dut.sin_linear_i.result_o_1[16]/CLK0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":5.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk50",
            "phy_name":"clk50"
        },
        "arrive":5.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk50_ibuf.bb_inst/B",
            "phy_name":"clk50_ibuf.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk50_ibuf.bb_inst/O",
            "phy_name":"clk50_ibuf.bb_inst/PADDI"
        },
        "arrive":6.478,
        "delay":1.478
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk50_c",
            "phy_name":"clk50_c"
        },
        "arrive":6.607,
        "delay":0.129
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":6.607,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":6.607,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk",
            "phy_name":"clk"
        },
        "arrive":9.326,
        "delay":2.719
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":9.326,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
                                                                    CONSTRAINT            0.000                  5.000  1       
clk50                                     top_sin_linear            CLOCK LATENCY         0.000                  5.000  1       
clk50                                                               NET DELAY             0.000                  5.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL            1.478                  6.478  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY             0.129                  6.607  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                  0.000                  6.607  59      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                  0.000                  6.607  59      
gpll_i/lscc_pll_inst/clk                                            NET DELAY             2.719                  9.326  59      
{dut/sin_linear_i/result_o_1[14]/CK   dut/sin_linear_i/result_o_1[16]/CK}
                                                                    CLOCK PIN             0.000                  9.326  1       
                                                                    Uncertainty        -(0.000)                  9.326  
                                                                    Common Path Skew      0.176                  9.502  
                                                                    Setup time        -(-0.070)                  9.572  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
Required Time                                                                                                    9.572  
Arrival Time                                                                                                  -(9.315)  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
Path Slack  (Passed)                                                                                             0.257  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO6  (EBR_CORE_EBR_CORE_R75C72)
Path End         : dut/sin_linear_i/result_o_1[1]/D  (SLICE_R71C76A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 3
Delay Ratio      : 23.1% (route), 76.9% (logic)
Clock Skew       : 0.049 ns 
Setup Constraint : 5.000 ns 
Common Path Skew : 0.176 ns 
Path Slack       : 0.257 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk50",
        "phy_name":"clk50"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK",
        "phy_name":"dut.sin_linear_i.rom_dy_i.lscc_rom_inst.u_rom.PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0.AP6.SP32K.sp32k.SP32K_MODE_inst/CLKA"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk50",
            "phy_name":"clk50"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk50_ibuf.bb_inst/B",
            "phy_name":"clk50_ibuf.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk50_ibuf.bb_inst/O",
            "phy_name":"clk50_ibuf.bb_inst/PADDI"
        },
        "arrive":1.478,
        "delay":1.478
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk50_c",
            "phy_name":"clk50_c"
        },
        "arrive":1.630,
        "delay":0.152
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":1.630,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":1.630,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk",
            "phy_name":"clk"
        },
        "arrive":4.275,
        "delay":2.645
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":4.275,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
clk50                                     top_sin_linear            CLOCK LATENCY         0.000                  0.000  1       
clk50                                                               NET DELAY             0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL            1.478                  1.478  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY             0.152                  1.630  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                  0.000                  1.630  59      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                  0.000                  1.630  59      
gpll_i/lscc_pll_inst/clk                                            NET DELAY             2.645                  4.275  59      
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK
                                                                    CLOCK PIN             0.000                  4.275  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO6",
        "phy_name":"dut.sin_linear_i.rom_dy_i.lscc_rom_inst.u_rom.PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0.AP6.SP32K.sp32k.SP32K_MODE_inst/DOA6"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"dut/sin_linear_i/result_o_1[1]/D",
        "phy_name":"dut.sin_linear_i.result_o_1[28]/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK",
            "phy_name":"dut.sin_linear_i.rom_dy_i.lscc_rom_inst.u_rom.PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0.AP6.SP32K.sp32k.SP32K_MODE_inst/CLKA"
        },
        "pin1":
        {
            "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO6",
            "phy_name":"dut.sin_linear_i.rom_dy_i.lscc_rom_inst.u_rom.PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0.AP6.SP32K.sp32k.SP32K_MODE_inst/DOA6"
        },
        "arrive":5.788,
        "delay":1.513
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/s1_dy[6]",
            "phy_name":"dut.sin_linear_i.s1_dy[6]"
        },
        "arrive":6.497,
        "delay":0.709
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A6",
            "phy_name":"dut.sin_linear_i.mult18x18p48_i.multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A6"
        },
        "pin1":
        {
            "log_name":"dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/ZOUT18",
            "phy_name":"dut.sin_linear_i.mult18x18p48_i.multaddsub_m0.MULTADDSUB18X18A_MODE_inst/ZOUT18"
        },
        "arrive":8.814,
        "delay":2.317
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"dut/sin_linear_i/mult18x18p48_i/dsp_Z[18]",
            "phy_name":"dut.sin_linear_i.dsp_Z[18]"
        },
        "arrive":9.267,
        "delay":0.453
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"dut/sin_linear_i/result_o_2_cZ[1]/A",
            "phy_name":"dut.sin_linear_i.result_o_1[28]/A1"
        },
        "pin1":
        {
            "log_name":"dut/sin_linear_i/result_o_2_cZ[1]/Z",
            "phy_name":"dut.sin_linear_i.result_o_1[28]/F1"
        },
        "arrive":9.313,
        "delay":0.046
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"dut/sin_linear_i/result_o_2[1]",
            "phy_name":"dut.sin_linear_i.result_o_2[1]"
        },
        "arrive":9.313,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":9.313,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK->dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO6
                                          EBR_CORE_EBR_CORE_R75C72  C2Q_DEL               1.513                  5.788  1       
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/s1_dy[6]
                                                                    NET DELAY             0.709                  6.497  1       
dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A6->dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/ZOUT18
                                          DSP_CORE_DSP_CORE_R70C76  PD_DEL                2.317                  8.814  1       
dut/sin_linear_i/mult18x18p48_i/dsp_Z[18]
                                                                    NET DELAY             0.453                  9.267  1       
dut/sin_linear_i/result_o_2_cZ[1]/A->dut/sin_linear_i/result_o_2_cZ[1]/Z
                                          SLICE_R71C76A             CTOF_DEL              0.046                  9.313  1       
dut/sin_linear_i/result_o_2[1]                                      NET DELAY             0.000                  9.313  1       
dut/sin_linear_i/result_o_1[1]/D                                    ENDPOINT              0.000                  9.313  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk50",
        "phy_name":"clk50"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"dut/sin_linear_i/result_o_1[1]/CK",
        "phy_name":"dut.sin_linear_i.result_o_1[28]/CLK0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":5.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk50",
            "phy_name":"clk50"
        },
        "arrive":5.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk50_ibuf.bb_inst/B",
            "phy_name":"clk50_ibuf.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk50_ibuf.bb_inst/O",
            "phy_name":"clk50_ibuf.bb_inst/PADDI"
        },
        "arrive":6.478,
        "delay":1.478
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk50_c",
            "phy_name":"clk50_c"
        },
        "arrive":6.607,
        "delay":0.129
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":6.607,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":6.607,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk",
            "phy_name":"clk"
        },
        "arrive":9.324,
        "delay":2.717
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":9.324,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
                                                                    CONSTRAINT            0.000                  5.000  1       
clk50                                     top_sin_linear            CLOCK LATENCY         0.000                  5.000  1       
clk50                                                               NET DELAY             0.000                  5.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL            1.478                  6.478  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY             0.129                  6.607  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                  0.000                  6.607  59      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                  0.000                  6.607  59      
gpll_i/lscc_pll_inst/clk                                            NET DELAY             2.717                  9.324  59      
{dut/sin_linear_i/result_o_1[1]/CK   dut/sin_linear_i/result_o_1[28]/CK}
                                                                    CLOCK PIN             0.000                  9.324  1       
                                                                    Uncertainty        -(0.000)                  9.324  
                                                                    Common Path Skew      0.176                  9.500  
                                                                    Setup time        -(-0.070)                  9.570  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
Required Time                                                                                                    9.570  
Arrival Time                                                                                                  -(9.313)  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
Path Slack  (Passed)                                                                                             0.257  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



<A name="Timing_rpt_HoldFastCornerMinDegree"></A><B><U><big>4  Hold at Speed Grade m Corner at 0 Degrees</big></U></B>
<A name="Timing_rpt_EndpointSlackHoldFastCornerMinDegree"></A><B><U><big>4.1  Endpoint slacks</big></U></B>
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
phase_CR31_ram_1_cZ.dpram_inst/WAD1      |    0.089 ns 
phase_CR31_ram_cZ.dpram_inst/WAD1        |    0.096 ns 
phase_CR31_ram_3_cZ.dpram_inst/WAD1      |    0.098 ns 
phase_CR31_ram_0_cZ.dpram_inst/WAD1      |    0.101 ns 
result_CR31_ram_3_cZ.dpram_inst/DI0      |    0.103 ns 
valid_i_2_Z[0]/D                         |    0.105 ns 
gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.pll_lock_reg/D              
                                         |    0.112 ns 
result_CR31_ram_3_cZ.dpram_inst/DI1      |    0.123 ns 
result_CR31_ram_6_cZ.dpram_inst/WAD1     |    0.133 ns 
result_CR31_ram_5_cZ.dpram_inst/WAD0     |    0.139 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

<A name="Timing_rpt_DetailReportHoldFastCornerMinDegree"></A><B><U><big>4.2  Detailed Report</big></U></B>


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : result_CF1[1]/Q  (SLICE_R77C74A)
Path End         : phase_CR31_ram_1_cZ.dpram_inst/WAD1  (SLICEM_R76C74A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 1
Delay Ratio      : 53.3% (route), 46.7% (logic)
Clock Skew       : 0.106 ns 
Hold Constraint  : 0.000 ns 
Common Path Skew : -0.098 ns 
Path Slack       : 0.089 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk50",
        "phy_name":"clk50"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"result_CF1[1]/CK",
        "phy_name":"result_CF1[0]/CLK0"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk50",
            "phy_name":"clk50"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk50_ibuf.bb_inst/B",
            "phy_name":"clk50_ibuf.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk50_ibuf.bb_inst/O",
            "phy_name":"clk50_ibuf.bb_inst/PADDI"
        },
        "arrive":0.964,
        "delay":0.964
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk50_c",
            "phy_name":"clk50_c"
        },
        "arrive":1.102,
        "delay":0.138
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":1.102,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":1.102,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk",
            "phy_name":"clk"
        },
        "arrive":2.841,
        "delay":1.739
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":2.841,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
clk50                                     top_sin_linear  CLOCK LATENCY      0.000                  0.000  1       
clk50                                                     NET DELAY          0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18   PAD2DI_DEL         0.964                  0.964  1       
gpll_i/lscc_pll_inst/clk50_c                              NET DELAY          0.138                  1.102  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                     0.000                  1.102  59      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                     0.000                  1.102  59      
gpll_i/lscc_pll_inst/clk                                  NET DELAY          1.739                  2.841  59      
{result_CF1[1]/CK   result_CF1[0]/CK}                     CLOCK PIN          0.000                  2.841  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"result_CF1[1]/Q",
        "phy_name":"result_CF1[0]/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"phase_CR31_ram_1_cZ.dpram_inst/WAD1",
        "phy_name":"phase_CR31_ram_1_cZ.dpram_inst/B4"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"result_CF1[1]/CK",
            "phy_name":"result_CF1[0]/CLK0"
        },
        "pin1":
        {
            "log_name":"result_CF1[1]/Q",
            "phy_name":"result_CF1[0]/Q1"
        },
        "arrive":2.960,
        "delay":0.119
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"tmp1[1]",
            "phy_name":"tmp1[1]"
        },
        "arrive":3.096,
        "delay":0.136
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":3.096,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
result_CF1[1]/CK->result_CF1[1]/Q         SLICE_R77C74A   REG_DEL            0.119                  2.960  49      
tmp1[1]                                                   NET DELAY          0.136                  3.096  49      
phase_CR31_ram_1_cZ.dpram_inst/WAD1                       ENDPOINT           0.000                  3.096  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk50",
        "phy_name":"clk50"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"phase_CR31_ram_1_cZ.dpram_inst/WCK",
        "phy_name":"phase_CR31_ram_1_cZ.dpram_inst/CLK2"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk50",
            "phy_name":"clk50"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk50_ibuf.bb_inst/B",
            "phy_name":"clk50_ibuf.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk50_ibuf.bb_inst/O",
            "phy_name":"clk50_ibuf.bb_inst/PADDI"
        },
        "arrive":0.964,
        "delay":0.964
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk50_c",
            "phy_name":"clk50_c"
        },
        "arrive":1.126,
        "delay":0.162
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":1.126,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":1.126,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk",
            "phy_name":"clk"
        },
        "arrive":2.947,
        "delay":1.821
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":2.947,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
                                                          CONSTRAINT         0.000                  0.000  1       
clk50                                     top_sin_linear  CLOCK LATENCY      0.000                  0.000  1       
clk50                                                     NET DELAY          0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18   PAD2DI_DEL         0.964                  0.964  1       
gpll_i/lscc_pll_inst/clk50_c                              NET DELAY          0.162                  1.126  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                     0.000                  1.126  59      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                     0.000                  1.126  59      
gpll_i/lscc_pll_inst/clk                                  NET DELAY          1.821                  2.947  59      
phase_CR31_ram_1_cZ.dpram_inst/WCK                        CLOCK PIN          0.000                  2.947  1       
                                                          Uncertainty        0.000                  2.947  
                                                          Common Path Skew  -0.098                  2.849  
                                                          Hold time          0.158                  3.007  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
Required Time                                                                                      -3.007  
Arrival Time                                                                                        3.096  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
Path Slack  (Passed)                                                                                0.089  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : result_CF1[1]/Q  (SLICE_R77C74A)
Path End         : phase_CR31_ram_cZ.dpram_inst/WAD1  (SLICEM_R77C75A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 1
Delay Ratio      : 54.8% (route), 45.2% (logic)
Clock Skew       : 0.107 ns 
Hold Constraint  : 0.000 ns 
Common Path Skew : -0.098 ns 
Path Slack       : 0.096 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk50",
        "phy_name":"clk50"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"result_CF1[1]/CK",
        "phy_name":"result_CF1[0]/CLK0"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk50",
            "phy_name":"clk50"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk50_ibuf.bb_inst/B",
            "phy_name":"clk50_ibuf.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk50_ibuf.bb_inst/O",
            "phy_name":"clk50_ibuf.bb_inst/PADDI"
        },
        "arrive":0.964,
        "delay":0.964
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk50_c",
            "phy_name":"clk50_c"
        },
        "arrive":1.102,
        "delay":0.138
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":1.102,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":1.102,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk",
            "phy_name":"clk"
        },
        "arrive":2.841,
        "delay":1.739
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":2.841,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
clk50                                     top_sin_linear  CLOCK LATENCY      0.000                  0.000  1       
clk50                                                     NET DELAY          0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18   PAD2DI_DEL         0.964                  0.964  1       
gpll_i/lscc_pll_inst/clk50_c                              NET DELAY          0.138                  1.102  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                     0.000                  1.102  59      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                     0.000                  1.102  59      
gpll_i/lscc_pll_inst/clk                                  NET DELAY          1.739                  2.841  59      
{result_CF1[1]/CK   result_CF1[0]/CK}                     CLOCK PIN          0.000                  2.841  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"result_CF1[1]/Q",
        "phy_name":"result_CF1[0]/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"phase_CR31_ram_cZ.dpram_inst/WAD1",
        "phy_name":"phase_CR31_ram_cZ.dpram_inst/B4"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"result_CF1[1]/CK",
            "phy_name":"result_CF1[0]/CLK0"
        },
        "pin1":
        {
            "log_name":"result_CF1[1]/Q",
            "phy_name":"result_CF1[0]/Q1"
        },
        "arrive":2.960,
        "delay":0.119
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"tmp1[1]",
            "phy_name":"tmp1[1]"
        },
        "arrive":3.104,
        "delay":0.144
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":3.104,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
result_CF1[1]/CK->result_CF1[1]/Q         SLICE_R77C74A   REG_DEL            0.119                  2.960  49      
tmp1[1]                                                   NET DELAY          0.144                  3.104  49      
phase_CR31_ram_cZ.dpram_inst/WAD1                         ENDPOINT           0.000                  3.104  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk50",
        "phy_name":"clk50"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"phase_CR31_ram_cZ.dpram_inst/WCK",
        "phy_name":"phase_CR31_ram_cZ.dpram_inst/CLK2"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk50",
            "phy_name":"clk50"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk50_ibuf.bb_inst/B",
            "phy_name":"clk50_ibuf.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk50_ibuf.bb_inst/O",
            "phy_name":"clk50_ibuf.bb_inst/PADDI"
        },
        "arrive":0.964,
        "delay":0.964
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk50_c",
            "phy_name":"clk50_c"
        },
        "arrive":1.126,
        "delay":0.162
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":1.126,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":1.126,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk",
            "phy_name":"clk"
        },
        "arrive":2.948,
        "delay":1.822
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":2.948,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
                                                          CONSTRAINT         0.000                  0.000  1       
clk50                                     top_sin_linear  CLOCK LATENCY      0.000                  0.000  1       
clk50                                                     NET DELAY          0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18   PAD2DI_DEL         0.964                  0.964  1       
gpll_i/lscc_pll_inst/clk50_c                              NET DELAY          0.162                  1.126  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                     0.000                  1.126  59      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                     0.000                  1.126  59      
gpll_i/lscc_pll_inst/clk                                  NET DELAY          1.822                  2.948  59      
phase_CR31_ram_cZ.dpram_inst/WCK                          CLOCK PIN          0.000                  2.948  1       
                                                          Uncertainty        0.000                  2.948  
                                                          Common Path Skew  -0.098                  2.850  
                                                          Hold time          0.158                  3.008  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
Required Time                                                                                      -3.008  
Arrival Time                                                                                        3.104  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
Path Slack  (Passed)                                                                                0.096  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : result_CF1[1]/Q  (SLICE_R77C74A)
Path End         : phase_CR31_ram_3_cZ.dpram_inst/WAD1  (SLICEM_R77C73A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 1
Delay Ratio      : 55.1% (route), 44.9% (logic)
Clock Skew       : 0.107 ns 
Hold Constraint  : 0.000 ns 
Common Path Skew : -0.098 ns 
Path Slack       : 0.098 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk50",
        "phy_name":"clk50"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"result_CF1[1]/CK",
        "phy_name":"result_CF1[0]/CLK0"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk50",
            "phy_name":"clk50"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk50_ibuf.bb_inst/B",
            "phy_name":"clk50_ibuf.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk50_ibuf.bb_inst/O",
            "phy_name":"clk50_ibuf.bb_inst/PADDI"
        },
        "arrive":0.964,
        "delay":0.964
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk50_c",
            "phy_name":"clk50_c"
        },
        "arrive":1.102,
        "delay":0.138
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":1.102,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":1.102,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk",
            "phy_name":"clk"
        },
        "arrive":2.841,
        "delay":1.739
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":2.841,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
clk50                                     top_sin_linear  CLOCK LATENCY      0.000                  0.000  1       
clk50                                                     NET DELAY          0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18   PAD2DI_DEL         0.964                  0.964  1       
gpll_i/lscc_pll_inst/clk50_c                              NET DELAY          0.138                  1.102  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                     0.000                  1.102  59      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                     0.000                  1.102  59      
gpll_i/lscc_pll_inst/clk                                  NET DELAY          1.739                  2.841  59      
{result_CF1[1]/CK   result_CF1[0]/CK}                     CLOCK PIN          0.000                  2.841  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"result_CF1[1]/Q",
        "phy_name":"result_CF1[0]/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"phase_CR31_ram_3_cZ.dpram_inst/WAD1",
        "phy_name":"phase_CR31_ram_3_cZ.dpram_inst/B4"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"result_CF1[1]/CK",
            "phy_name":"result_CF1[0]/CLK0"
        },
        "pin1":
        {
            "log_name":"result_CF1[1]/Q",
            "phy_name":"result_CF1[0]/Q1"
        },
        "arrive":2.960,
        "delay":0.119
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"tmp1[1]",
            "phy_name":"tmp1[1]"
        },
        "arrive":3.106,
        "delay":0.146
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":3.106,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
result_CF1[1]/CK->result_CF1[1]/Q         SLICE_R77C74A   REG_DEL            0.119                  2.960  49      
tmp1[1]                                                   NET DELAY          0.146                  3.106  49      
phase_CR31_ram_3_cZ.dpram_inst/WAD1                       ENDPOINT           0.000                  3.106  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk50",
        "phy_name":"clk50"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"phase_CR31_ram_3_cZ.dpram_inst/WCK",
        "phy_name":"phase_CR31_ram_3_cZ.dpram_inst/CLK2"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk50",
            "phy_name":"clk50"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk50_ibuf.bb_inst/B",
            "phy_name":"clk50_ibuf.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk50_ibuf.bb_inst/O",
            "phy_name":"clk50_ibuf.bb_inst/PADDI"
        },
        "arrive":0.964,
        "delay":0.964
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk50_c",
            "phy_name":"clk50_c"
        },
        "arrive":1.126,
        "delay":0.162
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":1.126,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":1.126,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk",
            "phy_name":"clk"
        },
        "arrive":2.948,
        "delay":1.822
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":2.948,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
                                                          CONSTRAINT         0.000                  0.000  1       
clk50                                     top_sin_linear  CLOCK LATENCY      0.000                  0.000  1       
clk50                                                     NET DELAY          0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18   PAD2DI_DEL         0.964                  0.964  1       
gpll_i/lscc_pll_inst/clk50_c                              NET DELAY          0.162                  1.126  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                     0.000                  1.126  59      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                     0.000                  1.126  59      
gpll_i/lscc_pll_inst/clk                                  NET DELAY          1.822                  2.948  59      
phase_CR31_ram_3_cZ.dpram_inst/WCK                        CLOCK PIN          0.000                  2.948  1       
                                                          Uncertainty        0.000                  2.948  
                                                          Common Path Skew  -0.098                  2.850  
                                                          Hold time          0.158                  3.008  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
Required Time                                                                                      -3.008  
Arrival Time                                                                                        3.106  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
Path Slack  (Passed)                                                                                0.098  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : result_CF1[1]/Q  (SLICE_R77C74A)
Path End         : phase_CR31_ram_0_cZ.dpram_inst/WAD1  (SLICEM_R77C76A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 1
Delay Ratio      : 55.6% (route), 44.4% (logic)
Clock Skew       : 0.107 ns 
Hold Constraint  : 0.000 ns 
Common Path Skew : -0.098 ns 
Path Slack       : 0.101 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk50",
        "phy_name":"clk50"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"result_CF1[1]/CK",
        "phy_name":"result_CF1[0]/CLK0"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk50",
            "phy_name":"clk50"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk50_ibuf.bb_inst/B",
            "phy_name":"clk50_ibuf.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk50_ibuf.bb_inst/O",
            "phy_name":"clk50_ibuf.bb_inst/PADDI"
        },
        "arrive":0.964,
        "delay":0.964
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk50_c",
            "phy_name":"clk50_c"
        },
        "arrive":1.102,
        "delay":0.138
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":1.102,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":1.102,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk",
            "phy_name":"clk"
        },
        "arrive":2.841,
        "delay":1.739
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":2.841,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
clk50                                     top_sin_linear  CLOCK LATENCY      0.000                  0.000  1       
clk50                                                     NET DELAY          0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18   PAD2DI_DEL         0.964                  0.964  1       
gpll_i/lscc_pll_inst/clk50_c                              NET DELAY          0.138                  1.102  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                     0.000                  1.102  59      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                     0.000                  1.102  59      
gpll_i/lscc_pll_inst/clk                                  NET DELAY          1.739                  2.841  59      
{result_CF1[1]/CK   result_CF1[0]/CK}                     CLOCK PIN          0.000                  2.841  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"result_CF1[1]/Q",
        "phy_name":"result_CF1[0]/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"phase_CR31_ram_0_cZ.dpram_inst/WAD1",
        "phy_name":"phase_CR31_ram_0_cZ.dpram_inst/B4"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"result_CF1[1]/CK",
            "phy_name":"result_CF1[0]/CLK0"
        },
        "pin1":
        {
            "log_name":"result_CF1[1]/Q",
            "phy_name":"result_CF1[0]/Q1"
        },
        "arrive":2.960,
        "delay":0.119
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"tmp1[1]",
            "phy_name":"tmp1[1]"
        },
        "arrive":3.109,
        "delay":0.149
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":3.109,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
result_CF1[1]/CK->result_CF1[1]/Q         SLICE_R77C74A   REG_DEL            0.119                  2.960  49      
tmp1[1]                                                   NET DELAY          0.149                  3.109  49      
phase_CR31_ram_0_cZ.dpram_inst/WAD1                       ENDPOINT           0.000                  3.109  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk50",
        "phy_name":"clk50"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"phase_CR31_ram_0_cZ.dpram_inst/WCK",
        "phy_name":"phase_CR31_ram_0_cZ.dpram_inst/CLK2"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk50",
            "phy_name":"clk50"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk50_ibuf.bb_inst/B",
            "phy_name":"clk50_ibuf.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk50_ibuf.bb_inst/O",
            "phy_name":"clk50_ibuf.bb_inst/PADDI"
        },
        "arrive":0.964,
        "delay":0.964
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk50_c",
            "phy_name":"clk50_c"
        },
        "arrive":1.126,
        "delay":0.162
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":1.126,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":1.126,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk",
            "phy_name":"clk"
        },
        "arrive":2.948,
        "delay":1.822
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":2.948,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
                                                          CONSTRAINT         0.000                  0.000  1       
clk50                                     top_sin_linear  CLOCK LATENCY      0.000                  0.000  1       
clk50                                                     NET DELAY          0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18   PAD2DI_DEL         0.964                  0.964  1       
gpll_i/lscc_pll_inst/clk50_c                              NET DELAY          0.162                  1.126  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                     0.000                  1.126  59      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                     0.000                  1.126  59      
gpll_i/lscc_pll_inst/clk                                  NET DELAY          1.822                  2.948  59      
phase_CR31_ram_0_cZ.dpram_inst/WCK                        CLOCK PIN          0.000                  2.948  1       
                                                          Uncertainty        0.000                  2.948  
                                                          Common Path Skew  -0.098                  2.850  
                                                          Hold time          0.158                  3.008  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
Required Time                                                                                      -3.008  
Arrival Time                                                                                        3.109  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
Path Slack  (Passed)                                                                                0.101  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dut/sin_linear_i/result_o_1[16]/Q  (SLICE_R72C76C)
Path End         : result_CR31_ram_3_cZ.dpram_inst/DI0  (SLICEM_R77C76D)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 1
Delay Ratio      : 63.8% (route), 36.2% (logic)
Clock Skew       : 0.150 ns 
Hold Constraint  : 0.000 ns 
Common Path Skew : -0.098 ns 
Path Slack       : 0.103 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk50",
        "phy_name":"clk50"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"dut/sin_linear_i/result_o_1[14]/CK",
        "phy_name":"dut.sin_linear_i.result_o_1[16]/CLK0"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk50",
            "phy_name":"clk50"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk50_ibuf.bb_inst/B",
            "phy_name":"clk50_ibuf.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk50_ibuf.bb_inst/O",
            "phy_name":"clk50_ibuf.bb_inst/PADDI"
        },
        "arrive":0.964,
        "delay":0.964
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk50_c",
            "phy_name":"clk50_c"
        },
        "arrive":1.102,
        "delay":0.138
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":1.102,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":1.102,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk",
            "phy_name":"clk"
        },
        "arrive":2.798,
        "delay":1.696
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":2.798,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
clk50                                     top_sin_linear  CLOCK LATENCY      0.000                  0.000  1       
clk50                                                     NET DELAY          0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18   PAD2DI_DEL         0.964                  0.964  1       
gpll_i/lscc_pll_inst/clk50_c                              NET DELAY          0.138                  1.102  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                     0.000                  1.102  59      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                     0.000                  1.102  59      
gpll_i/lscc_pll_inst/clk                                  NET DELAY          1.696                  2.798  59      
{dut/sin_linear_i/result_o_1[14]/CK   dut/sin_linear_i/result_o_1[16]/CK}
                                                          CLOCK PIN          0.000                  2.798  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"dut/sin_linear_i/result_o_1[16]/Q",
        "phy_name":"dut.sin_linear_i.result_o_1[16]/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"result_CR31_ram_3_cZ.dpram_inst/DI0",
        "phy_name":"result_CR31_ram_3_cZ.dpram_inst/A5"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"dut/sin_linear_i/result_o_1[16]/CK",
            "phy_name":"dut.sin_linear_i.result_o_1[16]/CLK0"
        },
        "pin1":
        {
            "log_name":"dut/sin_linear_i/result_o_1[16]/Q",
            "phy_name":"dut.sin_linear_i.result_o_1[16]/Q0"
        },
        "arrive":2.917,
        "delay":0.119
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"dut/sin_linear_i/result_0[16]",
            "phy_name":"result_0[16]"
        },
        "arrive":3.127,
        "delay":0.210
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":3.127,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
dut/sin_linear_i/result_o_1[16]/CK->dut/sin_linear_i/result_o_1[16]/Q
                                          SLICE_R72C76C   REG_DEL            0.119                  2.917  1       
dut/sin_linear_i/result_0[16]                             NET DELAY          0.210                  3.127  1       
result_CR31_ram_3_cZ.dpram_inst/DI0                       ENDPOINT           0.000                  3.127  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk50",
        "phy_name":"clk50"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"result_CR31_ram_3_cZ.dpram_inst/WCK",
        "phy_name":"result_CR31_ram_3_cZ.dpram_inst/CLK2"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk50",
            "phy_name":"clk50"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk50_ibuf.bb_inst/B",
            "phy_name":"clk50_ibuf.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk50_ibuf.bb_inst/O",
            "phy_name":"clk50_ibuf.bb_inst/PADDI"
        },
        "arrive":0.964,
        "delay":0.964
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk50_c",
            "phy_name":"clk50_c"
        },
        "arrive":1.126,
        "delay":0.162
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":1.126,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":1.126,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk",
            "phy_name":"clk"
        },
        "arrive":2.948,
        "delay":1.822
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":2.948,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
                                                          CONSTRAINT         0.000                  0.000  1       
clk50                                     top_sin_linear  CLOCK LATENCY      0.000                  0.000  1       
clk50                                                     NET DELAY          0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18   PAD2DI_DEL         0.964                  0.964  1       
gpll_i/lscc_pll_inst/clk50_c                              NET DELAY          0.162                  1.126  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                     0.000                  1.126  59      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                     0.000                  1.126  59      
gpll_i/lscc_pll_inst/clk                                  NET DELAY          1.822                  2.948  59      
result_CR31_ram_3_cZ.dpram_inst/WCK                       CLOCK PIN          0.000                  2.948  1       
                                                          Uncertainty        0.000                  2.948  
                                                          Common Path Skew  -0.098                  2.850  
                                                          Hold time          0.174                  3.024  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
Required Time                                                                                      -3.024  
Arrival Time                                                                                        3.127  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
Path Slack  (Passed)                                                                                0.103  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : valid_i_1_Z[0]/Q  (SLICE_R62C92B)
Path End         : valid_i_2_Z[0]/D  (SLICE_R62C92A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 1
Delay Ratio      : 34.3% (route), 65.7% (logic)
Clock Skew       : 0.106 ns 
Hold Constraint  : 0.000 ns 
Common Path Skew : -0.106 ns 
Path Slack       : 0.105 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk50",
        "phy_name":"clk50"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"valid_i_1_Z[0]/CK",
        "phy_name":"valid_i_1_Z[0]/CLK0"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk50",
            "phy_name":"clk50"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk50_ibuf.bb_inst/B",
            "phy_name":"clk50_ibuf.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk50_ibuf.bb_inst/O",
            "phy_name":"clk50_ibuf.bb_inst/PADDI"
        },
        "arrive":0.964,
        "delay":0.964
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk50_c",
            "phy_name":"clk50_c"
        },
        "arrive":1.102,
        "delay":0.138
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":1.102,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":1.102,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk",
            "phy_name":"clk"
        },
        "arrive":2.693,
        "delay":1.591
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":2.693,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
clk50                                     top_sin_linear  CLOCK LATENCY      0.000                  0.000  1       
clk50                                                     NET DELAY          0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18   PAD2DI_DEL         0.964                  0.964  1       
gpll_i/lscc_pll_inst/clk50_c                              NET DELAY          0.138                  1.102  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                     0.000                  1.102  59      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                     0.000                  1.102  59      
gpll_i/lscc_pll_inst/clk                                  NET DELAY          1.591                  2.693  59      
valid_i_1_Z[0]/CK                                         CLOCK PIN          0.000                  2.693  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"valid_i_1_Z[0]/Q",
        "phy_name":"valid_i_1_Z[0]/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"valid_i_2_Z[0]/D",
        "phy_name":"valid_i_3[0]/M1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"valid_i_1_Z[0]/CK",
            "phy_name":"valid_i_1_Z[0]/CLK0"
        },
        "pin1":
        {
            "log_name":"valid_i_1_Z[0]/Q",
            "phy_name":"valid_i_1_Z[0]/Q0"
        },
        "arrive":2.812,
        "delay":0.119
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"valid_i_1[0]",
            "phy_name":"valid_i_1[0]"
        },
        "arrive":2.874,
        "delay":0.062
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":2.874,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
valid_i_1_Z[0]/CK->valid_i_1_Z[0]/Q       SLICE_R62C92B   REG_DEL            0.119                  2.812  1       
valid_i_1[0]                                              NET DELAY          0.062                  2.874  1       
valid_i_2_Z[0]/D                                          ENDPOINT           0.000                  2.874  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk50",
        "phy_name":"clk50"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"valid_i_2_Z[0]/CK",
        "phy_name":"valid_i_3[0]/CLK0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk50",
            "phy_name":"clk50"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk50_ibuf.bb_inst/B",
            "phy_name":"clk50_ibuf.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk50_ibuf.bb_inst/O",
            "phy_name":"clk50_ibuf.bb_inst/PADDI"
        },
        "arrive":0.964,
        "delay":0.964
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk50_c",
            "phy_name":"clk50_c"
        },
        "arrive":1.126,
        "delay":0.162
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":1.126,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":1.126,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk",
            "phy_name":"clk"
        },
        "arrive":2.799,
        "delay":1.673
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":2.799,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
                                                          CONSTRAINT         0.000                  0.000  1       
clk50                                     top_sin_linear  CLOCK LATENCY      0.000                  0.000  1       
clk50                                                     NET DELAY          0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18   PAD2DI_DEL         0.964                  0.964  1       
gpll_i/lscc_pll_inst/clk50_c                              NET DELAY          0.162                  1.126  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                     0.000                  1.126  59      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                     0.000                  1.126  59      
gpll_i/lscc_pll_inst/clk                                  NET DELAY          1.673                  2.799  59      
{valid_i_2_Z[0]/CK   valid_i_3[0]/CK}                     CLOCK PIN          0.000                  2.799  1       
                                                          Uncertainty        0.000                  2.799  
                                                          Common Path Skew  -0.106                  2.693  
                                                          Hold time          0.076                  2.769  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
Required Time                                                                                      -2.769  
Arrival Time                                                                                        2.874  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
Path Slack  (Passed)                                                                                0.105  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.u_lock_sync/sync_reg[1]/Q  (SLICE_R84C24A)
Path End         : gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.pll_lock_reg/D  (SLICE_R84C24D)
Source Clock     : gpll_i/lscc_pll_inst/clkout_testclk_o (R)
Destination Clock: gpll_i/lscc_pll_inst/clkout_testclk_o (R)
Logic Level      : 1
Delay Ratio      : 36.7% (route), 63.3% (logic)
Clock Skew       : 0.047 ns 
Hold Constraint  : 0.000 ns 
Common Path Skew : -0.047 ns 
Path Slack       : 0.112 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk50",
        "phy_name":"clk50"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.u_lock_sync/sync_reg_Z[0]/CK",
        "phy_name":"gpll_i.lscc_pll_inst.u_pll_init_bw.gen_bw_init.u_lock_sync.sync_reg[1]/CLK0"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk50",
            "phy_name":"clk50"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk50_ibuf.bb_inst/B",
            "phy_name":"clk50_ibuf.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk50_ibuf.bb_inst/O",
            "phy_name":"clk50_ibuf.bb_inst/PADDI"
        },
        "arrive":0.964,
        "delay":0.964
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk50_c",
            "phy_name":"clk50_c"
        },
        "arrive":1.102,
        "delay":0.138
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKRES",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKCLK7"
        },
        "arrive":1.102,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKRES",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKCLK7"
        },
        "arrive":1.102,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.u_rst_n_sync/clkout_testclk_o",
            "phy_name":"gpll_i.lscc_pll_inst.clkout_testclk_o"
        },
        "arrive":1.385,
        "delay":0.283
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":1.385,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
clk50                                     top_sin_linear  CLOCK LATENCY      0.000                  0.000  1       
clk50                                                     NET DELAY          0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18   PAD2DI_DEL         0.964                  0.964  1       
gpll_i/lscc_pll_inst/clk50_c                              NET DELAY          0.138                  1.102  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKRES
                                          PLL_CORE_PLL11                     0.000                  1.102  13      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKRES (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                     0.000                  1.102  13      
gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.u_rst_n_sync/clkout_testclk_o
                                                          NET DELAY          0.283                  1.385  13      
{gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.u_lock_sync/sync_reg_Z[0]/CK   gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.u_lock_sync/sync_reg[1]/CK}
                                                          CLOCK PIN          0.000                  1.385  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.u_lock_sync/sync_reg[1]/Q",
        "phy_name":"gpll_i.lscc_pll_inst.u_pll_init_bw.gen_bw_init.u_lock_sync.sync_reg[1]/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.pll_lock_reg/D",
        "phy_name":"gpll_i.lscc_pll_inst.u_pll_init_bw.gen_bw_init.dly_wait_cntr[0]/M1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.u_lock_sync/sync_reg[1]/CK",
            "phy_name":"gpll_i.lscc_pll_inst.u_pll_init_bw.gen_bw_init.u_lock_sync.sync_reg[1]/CLK0"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.u_lock_sync/sync_reg[1]/Q",
            "phy_name":"gpll_i.lscc_pll_inst.u_pll_init_bw.gen_bw_init.u_lock_sync.sync_reg[1]/Q0"
        },
        "arrive":1.504,
        "delay":0.119
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.u_lock_sync/sync_reg_0",
            "phy_name":"gpll_i.lscc_pll_inst.u_pll_init_bw.sync_reg[1]"
        },
        "arrive":1.573,
        "delay":0.069
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":1.573,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.u_lock_sync/sync_reg[1]/CK->gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.u_lock_sync/sync_reg[1]/Q
                                          SLICE_R84C24A   REG_DEL            0.119                  1.504  3       
gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.u_lock_sync/sync_reg_0
                                                          NET DELAY          0.069                  1.573  3       
gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.pll_lock_reg/D
                                                          ENDPOINT           0.000                  1.573  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk50",
        "phy_name":"clk50"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.pll_lock_reg/CK",
        "phy_name":"gpll_i.lscc_pll_inst.u_pll_init_bw.gen_bw_init.dly_wait_cntr[0]/CLK0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk50",
            "phy_name":"clk50"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk50_ibuf.bb_inst/B",
            "phy_name":"clk50_ibuf.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk50_ibuf.bb_inst/O",
            "phy_name":"clk50_ibuf.bb_inst/PADDI"
        },
        "arrive":0.964,
        "delay":0.964
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk50_c",
            "phy_name":"clk50_c"
        },
        "arrive":1.126,
        "delay":0.162
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKRES",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKCLK7"
        },
        "arrive":1.126,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKRES",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKCLK7"
        },
        "arrive":1.126,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.u_rst_n_sync/clkout_testclk_o",
            "phy_name":"gpll_i.lscc_pll_inst.clkout_testclk_o"
        },
        "arrive":1.432,
        "delay":0.306
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":1.432,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
                                                          CONSTRAINT         0.000                  0.000  1       
clk50                                     top_sin_linear  CLOCK LATENCY      0.000                  0.000  1       
clk50                                                     NET DELAY          0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18   PAD2DI_DEL         0.964                  0.964  1       
gpll_i/lscc_pll_inst/clk50_c                              NET DELAY          0.162                  1.126  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKRES
                                          PLL_CORE_PLL11                     0.000                  1.126  13      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKRES (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                     0.000                  1.126  13      
gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.u_rst_n_sync/clkout_testclk_o
                                                          NET DELAY          0.306                  1.432  13      
{gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.pll_lock_reg/CK   gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.dly_wait_cntr[0]/CK}
                                                          CLOCK PIN          0.000                  1.432  1       
                                                          Uncertainty        0.000                  1.432  
                                                          Common Path Skew  -0.047                  1.385  
                                                          Hold time          0.076                  1.461  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
Required Time                                                                                      -1.461  
Arrival Time                                                                                        1.573  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
Path Slack  (Passed)                                                                                0.112  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dut/sin_linear_i/result_o_1[17]/Q  (SLICE_R72C76D)
Path End         : result_CR31_ram_3_cZ.dpram_inst/DI1  (SLICEM_R77C76D)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 1
Delay Ratio      : 64.2% (route), 35.8% (logic)
Clock Skew       : 0.150 ns 
Hold Constraint  : 0.000 ns 
Common Path Skew : -0.098 ns 
Path Slack       : 0.123 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk50",
        "phy_name":"clk50"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"dut/sin_linear_i/result_o_1[17]/CK",
        "phy_name":"dut.sin_linear_i.result_o_1[18]/CLK0"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk50",
            "phy_name":"clk50"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk50_ibuf.bb_inst/B",
            "phy_name":"clk50_ibuf.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk50_ibuf.bb_inst/O",
            "phy_name":"clk50_ibuf.bb_inst/PADDI"
        },
        "arrive":0.964,
        "delay":0.964
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk50_c",
            "phy_name":"clk50_c"
        },
        "arrive":1.102,
        "delay":0.138
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":1.102,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":1.102,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk",
            "phy_name":"clk"
        },
        "arrive":2.798,
        "delay":1.696
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":2.798,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
clk50                                     top_sin_linear  CLOCK LATENCY      0.000                  0.000  1       
clk50                                                     NET DELAY          0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18   PAD2DI_DEL         0.964                  0.964  1       
gpll_i/lscc_pll_inst/clk50_c                              NET DELAY          0.138                  1.102  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                     0.000                  1.102  59      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                     0.000                  1.102  59      
gpll_i/lscc_pll_inst/clk                                  NET DELAY          1.696                  2.798  59      
{dut/sin_linear_i/result_o_1[17]/CK   dut/sin_linear_i/result_o_1[18]/CK}
                                                          CLOCK PIN          0.000                  2.798  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"dut/sin_linear_i/result_o_1[17]/Q",
        "phy_name":"dut.sin_linear_i.result_o_1[18]/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"result_CR31_ram_3_cZ.dpram_inst/DI1",
        "phy_name":"result_CR31_ram_3_cZ.dpram_inst/B5"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"dut/sin_linear_i/result_o_1[17]/CK",
            "phy_name":"dut.sin_linear_i.result_o_1[18]/CLK0"
        },
        "pin1":
        {
            "log_name":"dut/sin_linear_i/result_o_1[17]/Q",
            "phy_name":"dut.sin_linear_i.result_o_1[18]/Q1"
        },
        "arrive":2.917,
        "delay":0.119
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"dut/sin_linear_i/result_0[17]",
            "phy_name":"result_0[17]"
        },
        "arrive":3.130,
        "delay":0.213
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":3.130,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
dut/sin_linear_i/result_o_1[17]/CK->dut/sin_linear_i/result_o_1[17]/Q
                                          SLICE_R72C76D   REG_DEL            0.119                  2.917  1       
dut/sin_linear_i/result_0[17]                             NET DELAY          0.213                  3.130  1       
result_CR31_ram_3_cZ.dpram_inst/DI1                       ENDPOINT           0.000                  3.130  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk50",
        "phy_name":"clk50"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"result_CR31_ram_3_cZ.dpram_inst/WCK",
        "phy_name":"result_CR31_ram_3_cZ.dpram_inst/CLK2"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk50",
            "phy_name":"clk50"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk50_ibuf.bb_inst/B",
            "phy_name":"clk50_ibuf.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk50_ibuf.bb_inst/O",
            "phy_name":"clk50_ibuf.bb_inst/PADDI"
        },
        "arrive":0.964,
        "delay":0.964
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk50_c",
            "phy_name":"clk50_c"
        },
        "arrive":1.126,
        "delay":0.162
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":1.126,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":1.126,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk",
            "phy_name":"clk"
        },
        "arrive":2.948,
        "delay":1.822
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":2.948,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
                                                          CONSTRAINT         0.000                  0.000  1       
clk50                                     top_sin_linear  CLOCK LATENCY      0.000                  0.000  1       
clk50                                                     NET DELAY          0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18   PAD2DI_DEL         0.964                  0.964  1       
gpll_i/lscc_pll_inst/clk50_c                              NET DELAY          0.162                  1.126  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                     0.000                  1.126  59      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                     0.000                  1.126  59      
gpll_i/lscc_pll_inst/clk                                  NET DELAY          1.822                  2.948  59      
result_CR31_ram_3_cZ.dpram_inst/WCK                       CLOCK PIN          0.000                  2.948  1       
                                                          Uncertainty        0.000                  2.948  
                                                          Common Path Skew  -0.098                  2.850  
                                                          Hold time          0.157                  3.007  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
Required Time                                                                                      -3.007  
Arrival Time                                                                                        3.130  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
Path Slack  (Passed)                                                                                0.123  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : result_CF1[1]/Q  (SLICE_R77C74A)
Path End         : result_CR31_ram_6_cZ.dpram_inst/WAD1  (SLICEM_R81C74D)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 1
Delay Ratio      : 60.7% (route), 39.3% (logic)
Clock Skew       : 0.110 ns 
Hold Constraint  : 0.000 ns 
Common Path Skew : -0.098 ns 
Path Slack       : 0.133 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk50",
        "phy_name":"clk50"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"result_CF1[1]/CK",
        "phy_name":"result_CF1[0]/CLK0"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk50",
            "phy_name":"clk50"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk50_ibuf.bb_inst/B",
            "phy_name":"clk50_ibuf.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk50_ibuf.bb_inst/O",
            "phy_name":"clk50_ibuf.bb_inst/PADDI"
        },
        "arrive":0.964,
        "delay":0.964
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk50_c",
            "phy_name":"clk50_c"
        },
        "arrive":1.102,
        "delay":0.138
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":1.102,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":1.102,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk",
            "phy_name":"clk"
        },
        "arrive":2.841,
        "delay":1.739
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":2.841,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
clk50                                     top_sin_linear  CLOCK LATENCY      0.000                  0.000  1       
clk50                                                     NET DELAY          0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18   PAD2DI_DEL         0.964                  0.964  1       
gpll_i/lscc_pll_inst/clk50_c                              NET DELAY          0.138                  1.102  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                     0.000                  1.102  59      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                     0.000                  1.102  59      
gpll_i/lscc_pll_inst/clk                                  NET DELAY          1.739                  2.841  59      
{result_CF1[1]/CK   result_CF1[0]/CK}                     CLOCK PIN          0.000                  2.841  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"result_CF1[1]/Q",
        "phy_name":"result_CF1[0]/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"result_CR31_ram_6_cZ.dpram_inst/WAD1",
        "phy_name":"result_CR31_ram_6_cZ.dpram_inst/B4"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"result_CF1[1]/CK",
            "phy_name":"result_CF1[0]/CLK0"
        },
        "pin1":
        {
            "log_name":"result_CF1[1]/Q",
            "phy_name":"result_CF1[0]/Q1"
        },
        "arrive":2.960,
        "delay":0.119
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"tmp1[1]",
            "phy_name":"tmp1[1]"
        },
        "arrive":3.144,
        "delay":0.184
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":3.144,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
result_CF1[1]/CK->result_CF1[1]/Q         SLICE_R77C74A   REG_DEL            0.119                  2.960  49      
tmp1[1]                                                   NET DELAY          0.184                  3.144  49      
result_CR31_ram_6_cZ.dpram_inst/WAD1                      ENDPOINT           0.000                  3.144  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk50",
        "phy_name":"clk50"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"result_CR31_ram_6_cZ.dpram_inst/WCK",
        "phy_name":"result_CR31_ram_6_cZ.dpram_inst/CLK2"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk50",
            "phy_name":"clk50"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk50_ibuf.bb_inst/B",
            "phy_name":"clk50_ibuf.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk50_ibuf.bb_inst/O",
            "phy_name":"clk50_ibuf.bb_inst/PADDI"
        },
        "arrive":0.964,
        "delay":0.964
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk50_c",
            "phy_name":"clk50_c"
        },
        "arrive":1.126,
        "delay":0.162
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":1.126,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":1.126,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk",
            "phy_name":"clk"
        },
        "arrive":2.951,
        "delay":1.825
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":2.951,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
                                                          CONSTRAINT         0.000                  0.000  1       
clk50                                     top_sin_linear  CLOCK LATENCY      0.000                  0.000  1       
clk50                                                     NET DELAY          0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18   PAD2DI_DEL         0.964                  0.964  1       
gpll_i/lscc_pll_inst/clk50_c                              NET DELAY          0.162                  1.126  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                     0.000                  1.126  59      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                     0.000                  1.126  59      
gpll_i/lscc_pll_inst/clk                                  NET DELAY          1.825                  2.951  59      
result_CR31_ram_6_cZ.dpram_inst/WCK                       CLOCK PIN          0.000                  2.951  1       
                                                          Uncertainty        0.000                  2.951  
                                                          Common Path Skew  -0.098                  2.853  
                                                          Hold time          0.158                  3.011  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
Required Time                                                                                      -3.011  
Arrival Time                                                                                        3.144  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
Path Slack  (Passed)                                                                                0.133  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : result_CF1[0]/Q  (SLICE_R77C74A)
Path End         : result_CR31_ram_5_cZ.dpram_inst/WAD0  (SLICEM_R78C74A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 1
Delay Ratio      : 62.9% (route), 37.1% (logic)
Clock Skew       : 0.108 ns 
Hold Constraint  : 0.000 ns 
Common Path Skew : -0.098 ns 
Path Slack       : 0.139 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk50",
        "phy_name":"clk50"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"result_CF1[1]/CK",
        "phy_name":"result_CF1[0]/CLK0"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk50",
            "phy_name":"clk50"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk50_ibuf.bb_inst/B",
            "phy_name":"clk50_ibuf.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk50_ibuf.bb_inst/O",
            "phy_name":"clk50_ibuf.bb_inst/PADDI"
        },
        "arrive":0.964,
        "delay":0.964
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk50_c",
            "phy_name":"clk50_c"
        },
        "arrive":1.102,
        "delay":0.138
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":1.102,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":1.102,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk",
            "phy_name":"clk"
        },
        "arrive":2.841,
        "delay":1.739
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":2.841,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
clk50                                     top_sin_linear  CLOCK LATENCY      0.000                  0.000  1       
clk50                                                     NET DELAY          0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18   PAD2DI_DEL         0.964                  0.964  1       
gpll_i/lscc_pll_inst/clk50_c                              NET DELAY          0.138                  1.102  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                     0.000                  1.102  59      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                     0.000                  1.102  59      
gpll_i/lscc_pll_inst/clk                                  NET DELAY          1.739                  2.841  59      
{result_CF1[1]/CK   result_CF1[0]/CK}                     CLOCK PIN          0.000                  2.841  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"result_CF1[0]/Q",
        "phy_name":"result_CF1[0]/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"result_CR31_ram_5_cZ.dpram_inst/WAD0",
        "phy_name":"result_CR31_ram_5_cZ.dpram_inst/A4"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"result_CF1[0]/CK",
            "phy_name":"result_CF1[0]/CLK0"
        },
        "pin1":
        {
            "log_name":"result_CF1[0]/Q",
            "phy_name":"result_CF1[0]/Q0"
        },
        "arrive":2.960,
        "delay":0.119
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"CO0",
            "phy_name":"CO0"
        },
        "arrive":3.162,
        "delay":0.202
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":3.162,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
result_CF1[0]/CK->result_CF1[0]/Q         SLICE_R77C74A   REG_DEL            0.119                  2.960  50      
CO0                                                       NET DELAY          0.202                  3.162  50      
result_CR31_ram_5_cZ.dpram_inst/WAD0                      ENDPOINT           0.000                  3.162  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk50",
        "phy_name":"clk50"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"result_CR31_ram_5_cZ.dpram_inst/WCK",
        "phy_name":"result_CR31_ram_5_cZ.dpram_inst/CLK2"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk50",
            "phy_name":"clk50"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk50_ibuf.bb_inst/B",
            "phy_name":"clk50_ibuf.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk50_ibuf.bb_inst/O",
            "phy_name":"clk50_ibuf.bb_inst/PADDI"
        },
        "arrive":0.964,
        "delay":0.964
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk50_c",
            "phy_name":"clk50_c"
        },
        "arrive":1.126,
        "delay":0.162
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":1.126,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":1.126,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk",
            "phy_name":"clk"
        },
        "arrive":2.949,
        "delay":1.823
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":2.949,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
                                                          CONSTRAINT         0.000                  0.000  1       
clk50                                     top_sin_linear  CLOCK LATENCY      0.000                  0.000  1       
clk50                                                     NET DELAY          0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18   PAD2DI_DEL         0.964                  0.964  1       
gpll_i/lscc_pll_inst/clk50_c                              NET DELAY          0.162                  1.126  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                     0.000                  1.126  59      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                     0.000                  1.126  59      
gpll_i/lscc_pll_inst/clk                                  NET DELAY          1.823                  2.949  59      
result_CR31_ram_5_cZ.dpram_inst/WCK                       CLOCK PIN          0.000                  2.949  1       
                                                          Uncertainty        0.000                  2.949  
                                                          Common Path Skew  -0.098                  2.851  
                                                          Hold time          0.172                  3.023  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
Required Time                                                                                      -3.023  
Arrival Time                                                                                        3.162  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
Path Slack  (Passed)                                                                                0.139  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################








<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></DIV>

<DIV id="toc" class="radiant"<span onmousemove="showTocList()">Contents</span>
<UL id="toc_list">
<LI><A href=#Timing_rpt_top>Timing Report</A></LI>
<LI><A href=#Timing_rpt_DesignChecking>1  Timing Overview</A></LI>
<UL>
<LI><A href=#Timing_rpt_SDCConstraints>1.1  SDC Constraints</A></LI>
<LI><A href=#Timing_rpt_ConstraintCoverage>1.2  Constraint Coverage</A></LI>
<LI><A href=#Timing_rpt_OverallSummary>1.3  Overall Summary</A></LI>
<LI><A href=#Timing_rpt_UnconstrainedReport>1.4  Unconstrained Report</A></LI>
<LI><A href=#Timing_rpt_CombinationalLoop>1.5  Combinational Loop</A></LI>
</UL>
<LI><A href=#Timing_rpt_SetupSlowCornerMaxDegree>2  Setup at User Specified Speed Grade Corner at User Specified Degrees</A></LI>
<UL>
<LI><A href=#Timing_rpt_ClockSummarySetupSlowCornerMaxDegree>2.1  Clock Summary</A></LI>
<LI><A href=#Timing_rpt_EndpointSlackSetupSlowCornerMaxDegree>2.2  Endpoint slacks</A></LI>
<LI><A href=#Timing_rpt_DetailReportSetupSlowCornerMaxDegree>2.3  Detailed Report</A></LI>
</UL>
<LI><A href=#Timing_rpt_SetupSlowCornerMinDegree>3  Setup at User Specified Speed Grade Corner at Minimum Degrees</A></LI>
<UL>
<LI><A href=#Timing_rpt_ClockSummarySetupSlowCornerMinDegree>3.1  Clock Summary</A></LI>
<LI><A href=#Timing_rpt_EndpointSlackSetupSlowCornerMinDegree>3.2  Endpoint slacks</A></LI>
<LI><A href=#Timing_rpt_DetailReportSetupSlowCornerMinDegree>3.3  Detailed Report</A></LI>
</UL>
<LI><A href=#Timing_rpt_HoldFastCornerMinDegree>4  Hold at User Specified Speed Grade Corner at Minimum Degrees</A></LI>
<UL>
<LI><A href=#Timing_rpt_EndpointSlackHoldFastCornerMinDegree>4.1  Endpoint slacks</A></LI>
<LI><A href=#Timing_rpt_DetailReportHoldFastCornerMinDegree>4.2  Detailed Report</A></LI>
</UL>
</UL>
</DIV>

<button id="back_to_top" class="radiant" onclick="scrollToTop()">&lt;</button>
<script type="text/javascript">
<!--
var scrollStep = 0;
function scrollToTop(){
   var funScroll = function() {
      var top = document.body.scrollTop;
      if (top == 0) {
         scrollStep = 0;
         return;
      }
      if (scrollStep == 0)
         scrollStep = top/20 + 1;
      top -= scrollStep;
      if (top < 0)
         top = 0;
      document.body.scrollTop = top;
      requestAnimationFrame(funScroll);
   };
   funScroll();
}

window.addEventListener('scroll', function(e) {
   var backToTop = document.getElementById('back_to_top')
   if (document.body.scrollTop > 0) {
      backToTop.style.display = 'block';
   } else {    backToTop.style.display = 'none'  }});

//-->
</script>

<style type="text/css">
#back_to_top {
   bottom:20px; right:20px;
   width:30px; height:30px;
   font-size: 20px;
   padding: 2px 5px 2px 5px;
   position:fixed;
   background-color:rgba(210,210,210,0.1);
   border-style: solid;
   border-color: rgba(192,192,192,0.8);
   border-width:1px;
   display:none;
   -webkit-transform: rotate(90deg);
   -webkit-transform-origin:50% 50%;
}
#back_to_top:focus {
   outline-width:0px;
}
</style>

</BODY>
