// Seed: 845014126
`timescale 1ps / 1 ps
module module_0 (
    input id_0,
    input id_1,
    input logic id_2,
    output id_3,
    output id_4
);
  logic id_5;
  assign id_3 = 1;
  logic id_6;
  type_16(
      id_2, id_0, id_3
  );
  logic id_7;
  logic id_8, id_9, id_10, id_11, id_12;
  assign id_4 = id_8 ? 1 : 1;
endmodule
