
****** PlanAhead v14.7 (64-bit)
  **** Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from D:/Xilinx11/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [D:/Xilinx11/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [D:/Xilinx11/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source C:/Users/Nadlesnik/Desktop/RegTemp/Regulatortemperatury/pa.fromHdl.tcl
# create_project -name Regulatortemperatury -dir "C:/Users/Nadlesnik/Desktop/RegTemp/Regulatortemperatury/planAhead_run_1" -part xc3s1000ft256-4
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "Regulator.ucf" [current_fileset -constrset]
Adding file 'C:/Users/Nadlesnik/Desktop/RegTemp/Regulatortemperatury/Regulator.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {XOR.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {wyswietlacz.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {transkoderADC.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {transkoder.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {rej8.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {rej0.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {preskaler_ADC.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {preskaler.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {NOT.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {multiplexser.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {komparator.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {dioda.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {AND.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {Regulator.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set_property top Regulator $srcset
# add_files [list {Regulator.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc3s1000ft256-4
Using Verific elaboration
Parsing VHDL file "D:/Xilinx11/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "C:/Users/Nadlesnik/Desktop/RegTemp/Regulatortemperatury/XOR.v" into library work
Analyzing Verilog file "C:/Users/Nadlesnik/Desktop/RegTemp/Regulatortemperatury/wyswietlacz.v" into library work
Analyzing Verilog file "C:/Users/Nadlesnik/Desktop/RegTemp/Regulatortemperatury/transkoderADC.v" into library work
Analyzing Verilog file "C:/Users/Nadlesnik/Desktop/RegTemp/Regulatortemperatury/transkoder.v" into library work
Analyzing Verilog file "C:/Users/Nadlesnik/Desktop/RegTemp/Regulatortemperatury/rej8.v" into library work
Analyzing Verilog file "C:/Users/Nadlesnik/Desktop/RegTemp/Regulatortemperatury/rej0.v" into library work
Analyzing Verilog file "C:/Users/Nadlesnik/Desktop/RegTemp/Regulatortemperatury/preskaler_ADC.v" into library work
Analyzing Verilog file "C:/Users/Nadlesnik/Desktop/RegTemp/Regulatortemperatury/preskaler.v" into library work
Analyzing Verilog file "C:/Users/Nadlesnik/Desktop/RegTemp/Regulatortemperatury/NOT.v" into library work
Analyzing Verilog file "C:/Users/Nadlesnik/Desktop/RegTemp/Regulatortemperatury/multiplexser.v" into library work
Analyzing Verilog file "C:/Users/Nadlesnik/Desktop/RegTemp/Regulatortemperatury/komparator.v" into library work
Analyzing Verilog file "C:/Users/Nadlesnik/Desktop/RegTemp/Regulatortemperatury/dioda.v" into library work
Analyzing Verilog file "C:/Users/Nadlesnik/Desktop/RegTemp/Regulatortemperatury/AND.v" into library work
Analyzing Verilog file "C:/Users/Nadlesnik/Desktop/RegTemp/Regulatortemperatury/Regulator.v" into library work
INFO: [Designutils 20-910] Reading macro library D:/Xilinx11/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/hd_int_macros.edn
Parsing EDIF File [D:/Xilinx11/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/hd_int_macros.edn]
Finished Parsing EDIF File [D:/Xilinx11/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/hd_int_macros.edn]
Loading clock regions from D:/Xilinx11/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/xc3s1000/ClockRegion.xml
Loading clock buffers from D:/Xilinx11/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/xc3s1000/ClockBuffers.xml
Loading package from D:/Xilinx11/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/xc3s1000/ft256/Package.xml
Loading io standards from D:/Xilinx11/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from D:/Xilinx11/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/xc3s1000/ft256/SSORules.xml
Loading list of drcs for the architecture : D:/Xilinx11/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/drc.xml
INFO: [Timing 38-77] Reading timing library D:/Xilinx11/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/spartan3-4.lib.
INFO: [Timing 38-34] Done reading timing library D:/Xilinx11/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/spartan3-4.lib.
Parsing UCF File [C:/Users/Nadlesnik/Desktop/RegTemp/Regulatortemperatury/Regulator.ucf]
Finished Parsing UCF File [C:/Users/Nadlesnik/Desktop/RegTemp/Regulatortemperatury/Regulator.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 8bfe8103
update_compile_order -fileset sim_1
set_property package_pin "" [get_ports [list  {WE2[7]}]]
set_property package_pin "" [get_ports [list  {WE2[6]}]]
set_property package_pin "" [get_ports [list  {WE2[5]}]]
set_property package_pin "" [get_ports [list  {WE2[4]}]]
set_property package_pin "" [get_ports [list  {WE2[3]}]]
set_property package_pin "" [get_ports [list  {WE2[2]}]]
set_property package_pin "" [get_ports [list  {WE2[1]}]]
set_property package_pin "" [get_ports [list  {WE2[0]}]]
startgroup
set_property package_pin K13 [get_ports {WE1[7]}]
endgroup
startgroup
set_property package_pin K14 [get_ports {WE1[6]}]
endgroup
startgroup
set_property package_pin J13 [get_ports {WE1[5]}]
endgroup
startgroup
set_property package_pin J14 [get_ports {WE1[4]}]
endgroup
startgroup
set_property package_pin H13 [get_ports {WE1[3]}]
endgroup
startgroup
set_property package_pin H14 [get_ports {WE1[2]}]
endgroup
startgroup
set_property package_pin G12 [get_ports {WE1[1]}]
endgroup
startgroup
set_property package_pin F12 [get_ports {WE1[0]}]
endgroup
startgroup
set_property package_pin A7 [get_ports {WE2[7]}]
endgroup
startgroup
set_property package_pin A8 [get_ports {WE2[6]}]
endgroup
startgroup
set_property package_pin B10 [get_ports {WE2[5]}]
endgroup
startgroup
set_property package_pin B11 [get_ports {WE2[4]}]
endgroup
startgroup
set_property package_pin A12 [get_ports {WE2[3]}]
endgroup
startgroup
set_property package_pin A13 [get_ports {WE2[2]}]
endgroup
set_property package_pin "" [get_ports [list  {WE2[1]}]]
startgroup
set_property package_pin A9 [get_ports {WE2[0]}]
endgroup
startgroup
set_property package_pin B8 [get_ports {WE2[1]}]
endgroup
startgroup
set_property package_pin B14 [get_ports CLKwy]
endgroup
save_constraints
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Mon Jan 23 22:35:00 2017...
INFO: [Common 17-83] Releasing license: PlanAhead
