/* Copyright (c) Microsoft Corporation. All rights reserved.
   Licensed under the MIT License. */

// This header contains the peripheral pinout definitions for the
// USI MT3620 Bluetooth (BT) Evaluation Board (EVB)

// This file is autogenerated from ../../usi_mt3620_bt_evb.json.  Do not edit it directly.

#pragma once
#include "../../../usi_mt3620_bt_combo/inc/hw/usi_mt3620_bt_combo.h"

// GPIO0 is exposed on J32 pin1.
#define USI_MT3620_BT_EVB_J32_PIN1_GPIO0 USI_MT3620_BT_COMBO_PIN69_GPIO0

// GPIO1 is exposed on J32 pin2.
#define USI_MT3620_BT_EVB_J32_PIN2_GPIO1 USI_MT3620_BT_COMBO_PIN68_GPIO1

// GPIO2 is exposed on J32 pin3.
#define USI_MT3620_BT_EVB_J32_PIN3_GPIO2 USI_MT3620_BT_COMBO_PIN67_GPIO2

// GPIO3 is exposed on J32 pin4.
#define USI_MT3620_BT_EVB_J32_PIN4_GPIO3 USI_MT3620_BT_COMBO_PIN66_GPIO3

// GPIO4 is exposed on J32 pin5.
#define USI_MT3620_BT_EVB_J32_PIN5_GPIO4 USI_MT3620_BT_COMBO_PIN65_GPIO4

// GPIO5 is exposed on J32 pin6.
#define USI_MT3620_BT_EVB_J32_PIN6_GPIO5 USI_MT3620_BT_COMBO_PIN64_GPIO5

// GPIO6 is exposed on J32 pin7.
#define USI_MT3620_BT_EVB_J32_PIN7_GPIO6 USI_MT3620_BT_COMBO_PIN63_GPIO6

// GPIO7 is exposed on J32 pin8.
#define USI_MT3620_BT_EVB_J32_PIN8_GPIO7 USI_MT3620_BT_COMBO_PIN62_GPIO7

// GPIO8 is exposed on J32 pin9.
#define USI_MT3620_BT_EVB_J32_PIN9_GPIO8 USI_MT3620_BT_COMBO_PIN61_GPIO8

// GPIO9 is exposed on J32 pin10.
#define USI_MT3620_BT_EVB_J32_PIN10_GPIO9 USI_MT3620_BT_COMBO_PIN60_GPIO9

// GPIO10 is exposed on J32 pin11.
#define USI_MT3620_BT_EVB_J32_PIN11_GPIO10 USI_MT3620_BT_COMBO_PIN59_GPIO10

// GPIO11 is exposed on J32 pin12.
#define USI_MT3620_BT_EVB_J32_PIN12_GPIO11 USI_MT3620_BT_COMBO_PIN58_GPIO11

// GPIO12 is exposed on J32 pin13.
#define USI_MT3620_BT_EVB_J32_PIN13_GPIO12 USI_MT3620_BT_COMBO_PIN56_GPIO12

// GPIO13 is exposed on J32 pin14.
#define USI_MT3620_BT_EVB_J32_PIN14_GPIO13 USI_MT3620_BT_COMBO_PIN55_GPIO13

// GPIO14 is exposed on SJ32 pin15.
#define USI_MT3620_BT_EVB_J32_PIN15_GPIO14 USI_MT3620_BT_COMBO_PIN54_GPIO14

// GPIO15 is exposed on J32 pin16.
#define USI_MT3620_BT_EVB_J32_PIN16_GPIO15 USI_MT3620_BT_COMBO_PIN53_GPIO15

// GPIO16 is exposed on J32 pin17.
#define USI_MT3620_BT_EVB_J32_PIN17_GPIO16 USI_MT3620_BT_COMBO_PIN52_GPIO16

// GPIO27 is exposed on J33 pin1.
#define USI_MT3620_BT_EVB_J33_PIN1_GPIO27 USI_MT3620_BT_COMBO_PIN46_GPIO27

// GPIO26 is exposed on J33 pin2.
#define USI_MT3620_BT_EVB_J33_PIN2_GPIO26 USI_MT3620_BT_COMBO_PIN47_GPIO26

// GPIO28 is exposed on J33 pin3.
#define USI_MT3620_BT_EVB_J33_PIN3_GPIO28 USI_MT3620_BT_COMBO_PIN45_GPIO28

// GPIO29 is exposed on J33 pin4.
#define USI_MT3620_BT_EVB_J33_PIN4_GPIO29 USI_MT3620_BT_COMBO_PIN44_GPIO29

// GPIO30 is exposed on J33 pin5.
#define USI_MT3620_BT_EVB_J33_PIN5_GPIO30 USI_MT3620_BT_COMBO_PIN43_GPIO30

// GPIO31 is exposed on J33 pin6.
#define USI_MT3620_BT_EVB_J33_PIN6_GPIO31 USI_MT3620_BT_COMBO_PIN42_GPIO31

// GPIO32 is exposed on J33 pin7.
#define USI_MT3620_BT_EVB_J33_PIN7_GPIO32 USI_MT3620_BT_COMBO_PIN41_GPIO32

// GPIO33 is exposed on J33 pin8.
#define USI_MT3620_BT_EVB_J33_PIN8_GPIO33 USI_MT3620_BT_COMBO_PIN40_GPIO33

// GPIO34 is exposed on J33 pin9.
#define USI_MT3620_BT_EVB_J33_PIN9_GPIO34 USI_MT3620_BT_COMBO_PIN39_GPIO34

// GPIO35 is exposed on J33 pin10.
#define USI_MT3620_BT_EVB_J33_PIN10_GPIO35 USI_MT3620_BT_COMBO_PIN38_GPIO35

// GPIO37 is exposed on J33 pin12.
#define USI_MT3620_BT_EVB_J33_PIN12_GPIO37 USI_MT3620_BT_COMBO_PIN36_GPIO37

// GPIO36 is exposed on J33 pin13.
#define USI_MT3620_BT_EVB_J33_PIN13_GPIO36 USI_MT3620_BT_COMBO_PIN37_GPIO36

// GPIO39 is exposed on J33 pin14.
#define USI_MT3620_BT_EVB_J33_PIN14_GPIO39 USI_MT3620_BT_COMBO_PIN34_GPIO39

// GPIO38 is exposed on J33 pin15.
#define USI_MT3620_BT_EVB_J33_PIN15_GPIO38 USI_MT3620_BT_COMBO_PIN35_GPIO38

// GPIO40 is exposed on J33 pin16.
#define USI_MT3620_BT_EVB_J33_PIN16_GPIO40 USI_MT3620_BT_COMBO_PIN33_GPIO40

// GPIO42 is exposed on J34 pin15.
#define USI_MT3620_BT_EVB_J34_PIN15_GPIO42 USI_MT3620_BT_COMBO_PIN27_GPIO42

// GPIO41 is exposed on J34 pin16.
#define USI_MT3620_BT_EVB_J34_PIN16_GPIO41 USI_MT3620_BT_COMBO_PIN28_GPIO41

// GPIO44 is exposed on J34 pin17.
#define USI_MT3620_BT_EVB_J34_PIN17_GPIO44 USI_MT3620_BT_COMBO_PIN25_GPIO44

// GPIO43 is exposed on J34 pin18.
#define USI_MT3620_BT_EVB_J34_PIN18_GPIO43 USI_MT3620_BT_COMBO_PIN26_GPIO43

// GPIO46 is exposed on J34 pin19.
#define USI_MT3620_BT_EVB_J34_PIN19_GPIO46 USI_MT3620_BT_COMBO_PIN23_GPIO46

// GPIO45 is exposed on J34 pin20.
#define USI_MT3620_BT_EVB_J34_PIN20_GPIO45 USI_MT3620_BT_COMBO_PIN24_GPIO45

// GPIO67 is exposed on J35 pin11.
#define USI_MT3620_BT_EVB_J35_PIN11_GPIO67 USI_MT3620_BT_COMBO_PIN90_GPIO67

// GPIO66 is exposed on J35 pin12.
#define USI_MT3620_BT_EVB_J35_PIN12_GPIO66 USI_MT3620_BT_COMBO_PIN91_GPIO66

// GPIO68 is exposed on J35 pin13.
#define USI_MT3620_BT_EVB_J35_PIN13_GPIO68 USI_MT3620_BT_COMBO_PIN89_GPIO68

// GPIO70 is exposed on J35 pin14.
#define USI_MT3620_BT_EVB_J35_PIN14_GPIO70 USI_MT3620_BT_COMBO_PIN88_GPIO70

// GPIO69 is exposed on J35 pin15.
#define USI_MT3620_BT_EVB_J35_PIN15_GPIO69 USI_MT3620_BT_COMBO_PIN87_GPIO69

// GPIO60 is exposed on J35 pin16.
#define USI_MT3620_BT_EVB_J35_PIN16_GPIO60 USI_MT3620_BT_COMBO_PIN93_GPIO60

// GPIO58 is exposed on J35 pin17.
#define USI_MT3620_BT_EVB_J35_PIN17_GPIO58 USI_MT3620_BT_COMBO_PIN94_GPIO58

// GPIO56 is exposed on J35 pin18.
#define USI_MT3620_BT_EVB_J35_PIN18_GPIO56 USI_MT3620_BT_COMBO_PIN1_GPIO56

// GPIO59 is exposed on J35 pin19.
#define USI_MT3620_BT_EVB_J35_PIN19_GPIO59 USI_MT3620_BT_COMBO_PIN2_GPIO59

// GPIO57 is exposed on J35 pin20.
#define USI_MT3620_BT_EVB_J35_PIN20_GPIO57 USI_MT3620_BT_COMBO_PIN3_GPIO57

// PWM CONTROLLER 0 channel 0 is exposed on J32 pin 1, channel 2 is exposed on J32 pin 2, channel 3 is exposed on J32 pin 3 and channel 4 is exposed on J32 pin 4. Pins for this controller are shared with USI_MT3620_BT_EVB_J32_PIN1_GPIO0, USI_MT3620_BT_EVB_J32_PIN2_GPIO1, USI_MT3620_BT_EVB_J32_PIN3_GPIO2 and USI_MT3620_BT_EVB_J32_PIN4_GPIO3. If this PWM Controller is requested, none of these GPIOs can be used.
#define USI_MT3620_BT_EVB_PWM_CONTROLLER0 USI_MT3620_BT_COMBO_PWM_CONTROLLER0

// PWM CONTROLLER 1 channel 0 is exposed on J32 pin 5, channel 2 is exposed on J32 pin 6, channel 3 is exposed on J32 pin 7 and channel 4 is exposed on J32 pin 8. Pins for this controller are shared with USI_MT3620_BT_EVB_J32_PIN5_GPIO4, USI_MT3620_BT_EVB_J32_PIN6_GPIO5, USI_MT3620_BT_EVB_J32_PIN7_GPIO6 and USI_MT3620_BT_EVB_J32_PIN8_GPIO7. If this PWM Controller is requested, none of these GPIOs can be used.
#define USI_MT3620_BT_EVB_PWM_CONTROLLER1 USI_MT3620_BT_COMBO_PWM_CONTROLLER1

// PWM CONTROLLER 2 channel 0 is exposed on J32 pin 9, channel 2 is exposed on J32 pin 10, channel 3 is exposed on J32 pin 11 and channel 4 is exposed on J32 pin 12. Pins for this controller are shared with USI_MT3620_BT_EVB_J32_PIN9_GPIO8, USI_MT3620_BT_EVB_J32_PIN10_GPIO9, USI_MT3620_BT_EVB_J32_PIN11_GPIO10 and USI_MT3620_BT_EVB_J32_PIN12_GPIO11. If this PWM Controller is requested, none of these GPIOs can be used.
#define USI_MT3620_BT_EVB_PWM_CONTROLLER2 USI_MT3620_BT_COMBO_PWM_CONTROLLER2

// ADC CONTROLLER 0 channel 0 is exposed on J34 pin 16, channel 1 is exposed on J34 pin 15, channel 2 is exposed on J34 pin 18, channel 3 is exposed on J34 pin 17, and channel 4 is exposed on J34 pin 20, channel 5 is exposed on J34 pin 19. Pins for this controller are shared with USI_MT3620_BT_EVB_J34_PIN16_GPIO41, USI_MT3620_BT_EVB_J34_PIN15_GPIO42, USI_MT3620_BT_EVB_J34_PIN18_GPIO43, USI_MT3620_BT_EVB_J34_PIN17_GPIO44, USI_MT3620_BT_EVB_J34_PIN20_GPIO45, and USI_MT3620_BT_EVB_J34_PIN19_GPIO46. If this ADC controller is requested, none of these GPIOs can be used.
#define USI_MT3620_BT_EVB_ADC_CONTROLLER0 USI_MT3620_BT_COMBO_ADC_CONTROLLER0

// ISU0 UART is exposed on J33: pin 4 (CTS), pin 2 (TX), pin 3 (RX), pin 1 (RTS).
#define USI_MT3620_BT_EVB_ISU0_UART USI_MT3620_BT_COMBO_ISU0_UART

// ISU0 SPI is exposed on J33: pin 3 (MISO), pin 2 (SCLK), pin 4 (CSA), pin 1 (MOSI), pin 5 (CSB).
#define USI_MT3620_BT_EVB_ISU0_SPI USI_MT3620_BT_COMBO_ISU0_SPI

// ISU0 I2C is exposed on J33: pin 3 (SDA) and pin 1 (SCL).
#define USI_MT3620_BT_EVB_ISU0_I2C USI_MT3620_BT_COMBO_ISU0_I2C

// ISU1 UART is exposed on J33: pin 9 (CTS), pin 6 (TX), pin 8 (RX), pin 7 (RTS).
#define USI_MT3620_BT_EVB_ISU1_UART USI_MT3620_BT_COMBO_ISU1_UART

// ISU1 SPI is exposed on J33: pin 8 (MISO), pin 6 (SCLK), pin 9 (CSA), pin 7 (MOSI), pin 10 (CSB).
#define USI_MT3620_BT_EVB_ISU1_SPI USI_MT3620_BT_COMBO_ISU1_SPI

// ISU1 I2C is exposed on J33: pin 8 (SDA) and pin 7 (SCL).
#define USI_MT3620_BT_EVB_ISU1_I2C USI_MT3620_BT_COMBO_ISU1_I2C

// ISU2 UART is exposed on J33: pin 14 (CTS), pin 13 (TX), pin 15 (RX), pin 12 (RTS).
#define USI_MT3620_BT_EVB_ISU2_UART USI_MT3620_BT_COMBO_ISU2_UART

// ISU2 SPI is exposed on J33: pin 15 (MISO), pin 13 (SCLK), pin 14 (CSA), pin 12 (MOSI), pin 16 (CSB).
#define USI_MT3620_BT_EVB_ISU2_SPI USI_MT3620_BT_COMBO_ISU2_SPI

// ISU2 I2C is exposed on J33: pin 15 (SDA) and pin 12 (SCL).
#define USI_MT3620_BT_EVB_ISU2_I2C USI_MT3620_BT_COMBO_ISU2_I2C

// ISU3 UART is exposed on J35: pin 15 (CTS), pin 12 (TX), pin 13 (RX), pin 11 (RTS).
#define USI_MT3620_BT_EVB_ISU3_UART USI_MT3620_BT_COMBO_ISU3_UART

// ISU3 SPI is exposed on J35: pin 13 (MISO), pin 12 (SCLK), pin 15 (CSA), pin 11 (MOSI), pin 14 (CSB).
#define USI_MT3620_BT_EVB_ISU3_SPI USI_MT3620_BT_COMBO_ISU3_SPI

// ISU3 I2C is exposed on J35: pin 13 (SDA) and pin 11 (SCL).
#define USI_MT3620_BT_EVB_ISU3_I2C USI_MT3620_BT_COMBO_ISU3_I2C

