
EncoderTest.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000bf2c  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000066c  0800c100  0800c100  0000d100  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c76c  0800c76c  0000e320  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800c76c  0800c76c  0000d76c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c774  0800c774  0000e320  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c774  0800c774  0000d774  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800c778  0800c778  0000d778  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000320  20000000  0800c77c  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000004b0  20000320  0800ca9c  0000e320  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200007d0  0800ca9c  0000e7d0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000e320  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001b5ed  00000000  00000000  0000e350  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002f89  00000000  00000000  0002993d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001840  00000000  00000000  0002c8c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000132d  00000000  00000000  0002e108  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00026e77  00000000  00000000  0002f435  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001b568  00000000  00000000  000562ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000edb96  00000000  00000000  00071814  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0015f3aa  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000078f0  00000000  00000000  0015f3f0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005b  00000000  00000000  00166ce0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000320 	.word	0x20000320
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800c0e4 	.word	0x0800c0e4

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000324 	.word	0x20000324
 800020c:	0800c0e4 	.word	0x0800c0e4

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_uldivmod>:
 8000be8:	b953      	cbnz	r3, 8000c00 <__aeabi_uldivmod+0x18>
 8000bea:	b94a      	cbnz	r2, 8000c00 <__aeabi_uldivmod+0x18>
 8000bec:	2900      	cmp	r1, #0
 8000bee:	bf08      	it	eq
 8000bf0:	2800      	cmpeq	r0, #0
 8000bf2:	bf1c      	itt	ne
 8000bf4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bf8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bfc:	f000 b988 	b.w	8000f10 <__aeabi_idiv0>
 8000c00:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c04:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c08:	f000 f806 	bl	8000c18 <__udivmoddi4>
 8000c0c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c10:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c14:	b004      	add	sp, #16
 8000c16:	4770      	bx	lr

08000c18 <__udivmoddi4>:
 8000c18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c1c:	9d08      	ldr	r5, [sp, #32]
 8000c1e:	468e      	mov	lr, r1
 8000c20:	4604      	mov	r4, r0
 8000c22:	4688      	mov	r8, r1
 8000c24:	2b00      	cmp	r3, #0
 8000c26:	d14a      	bne.n	8000cbe <__udivmoddi4+0xa6>
 8000c28:	428a      	cmp	r2, r1
 8000c2a:	4617      	mov	r7, r2
 8000c2c:	d962      	bls.n	8000cf4 <__udivmoddi4+0xdc>
 8000c2e:	fab2 f682 	clz	r6, r2
 8000c32:	b14e      	cbz	r6, 8000c48 <__udivmoddi4+0x30>
 8000c34:	f1c6 0320 	rsb	r3, r6, #32
 8000c38:	fa01 f806 	lsl.w	r8, r1, r6
 8000c3c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c40:	40b7      	lsls	r7, r6
 8000c42:	ea43 0808 	orr.w	r8, r3, r8
 8000c46:	40b4      	lsls	r4, r6
 8000c48:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c4c:	fa1f fc87 	uxth.w	ip, r7
 8000c50:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c54:	0c23      	lsrs	r3, r4, #16
 8000c56:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c5a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c5e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c62:	429a      	cmp	r2, r3
 8000c64:	d909      	bls.n	8000c7a <__udivmoddi4+0x62>
 8000c66:	18fb      	adds	r3, r7, r3
 8000c68:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c6c:	f080 80ea 	bcs.w	8000e44 <__udivmoddi4+0x22c>
 8000c70:	429a      	cmp	r2, r3
 8000c72:	f240 80e7 	bls.w	8000e44 <__udivmoddi4+0x22c>
 8000c76:	3902      	subs	r1, #2
 8000c78:	443b      	add	r3, r7
 8000c7a:	1a9a      	subs	r2, r3, r2
 8000c7c:	b2a3      	uxth	r3, r4
 8000c7e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c82:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c86:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c8a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c8e:	459c      	cmp	ip, r3
 8000c90:	d909      	bls.n	8000ca6 <__udivmoddi4+0x8e>
 8000c92:	18fb      	adds	r3, r7, r3
 8000c94:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c98:	f080 80d6 	bcs.w	8000e48 <__udivmoddi4+0x230>
 8000c9c:	459c      	cmp	ip, r3
 8000c9e:	f240 80d3 	bls.w	8000e48 <__udivmoddi4+0x230>
 8000ca2:	443b      	add	r3, r7
 8000ca4:	3802      	subs	r0, #2
 8000ca6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000caa:	eba3 030c 	sub.w	r3, r3, ip
 8000cae:	2100      	movs	r1, #0
 8000cb0:	b11d      	cbz	r5, 8000cba <__udivmoddi4+0xa2>
 8000cb2:	40f3      	lsrs	r3, r6
 8000cb4:	2200      	movs	r2, #0
 8000cb6:	e9c5 3200 	strd	r3, r2, [r5]
 8000cba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cbe:	428b      	cmp	r3, r1
 8000cc0:	d905      	bls.n	8000cce <__udivmoddi4+0xb6>
 8000cc2:	b10d      	cbz	r5, 8000cc8 <__udivmoddi4+0xb0>
 8000cc4:	e9c5 0100 	strd	r0, r1, [r5]
 8000cc8:	2100      	movs	r1, #0
 8000cca:	4608      	mov	r0, r1
 8000ccc:	e7f5      	b.n	8000cba <__udivmoddi4+0xa2>
 8000cce:	fab3 f183 	clz	r1, r3
 8000cd2:	2900      	cmp	r1, #0
 8000cd4:	d146      	bne.n	8000d64 <__udivmoddi4+0x14c>
 8000cd6:	4573      	cmp	r3, lr
 8000cd8:	d302      	bcc.n	8000ce0 <__udivmoddi4+0xc8>
 8000cda:	4282      	cmp	r2, r0
 8000cdc:	f200 8105 	bhi.w	8000eea <__udivmoddi4+0x2d2>
 8000ce0:	1a84      	subs	r4, r0, r2
 8000ce2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000ce6:	2001      	movs	r0, #1
 8000ce8:	4690      	mov	r8, r2
 8000cea:	2d00      	cmp	r5, #0
 8000cec:	d0e5      	beq.n	8000cba <__udivmoddi4+0xa2>
 8000cee:	e9c5 4800 	strd	r4, r8, [r5]
 8000cf2:	e7e2      	b.n	8000cba <__udivmoddi4+0xa2>
 8000cf4:	2a00      	cmp	r2, #0
 8000cf6:	f000 8090 	beq.w	8000e1a <__udivmoddi4+0x202>
 8000cfa:	fab2 f682 	clz	r6, r2
 8000cfe:	2e00      	cmp	r6, #0
 8000d00:	f040 80a4 	bne.w	8000e4c <__udivmoddi4+0x234>
 8000d04:	1a8a      	subs	r2, r1, r2
 8000d06:	0c03      	lsrs	r3, r0, #16
 8000d08:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d0c:	b280      	uxth	r0, r0
 8000d0e:	b2bc      	uxth	r4, r7
 8000d10:	2101      	movs	r1, #1
 8000d12:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d16:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d1a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d1e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d22:	429a      	cmp	r2, r3
 8000d24:	d907      	bls.n	8000d36 <__udivmoddi4+0x11e>
 8000d26:	18fb      	adds	r3, r7, r3
 8000d28:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d2c:	d202      	bcs.n	8000d34 <__udivmoddi4+0x11c>
 8000d2e:	429a      	cmp	r2, r3
 8000d30:	f200 80e0 	bhi.w	8000ef4 <__udivmoddi4+0x2dc>
 8000d34:	46c4      	mov	ip, r8
 8000d36:	1a9b      	subs	r3, r3, r2
 8000d38:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d3c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d40:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d44:	fb02 f404 	mul.w	r4, r2, r4
 8000d48:	429c      	cmp	r4, r3
 8000d4a:	d907      	bls.n	8000d5c <__udivmoddi4+0x144>
 8000d4c:	18fb      	adds	r3, r7, r3
 8000d4e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d52:	d202      	bcs.n	8000d5a <__udivmoddi4+0x142>
 8000d54:	429c      	cmp	r4, r3
 8000d56:	f200 80ca 	bhi.w	8000eee <__udivmoddi4+0x2d6>
 8000d5a:	4602      	mov	r2, r0
 8000d5c:	1b1b      	subs	r3, r3, r4
 8000d5e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d62:	e7a5      	b.n	8000cb0 <__udivmoddi4+0x98>
 8000d64:	f1c1 0620 	rsb	r6, r1, #32
 8000d68:	408b      	lsls	r3, r1
 8000d6a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d6e:	431f      	orrs	r7, r3
 8000d70:	fa0e f401 	lsl.w	r4, lr, r1
 8000d74:	fa20 f306 	lsr.w	r3, r0, r6
 8000d78:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d7c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d80:	4323      	orrs	r3, r4
 8000d82:	fa00 f801 	lsl.w	r8, r0, r1
 8000d86:	fa1f fc87 	uxth.w	ip, r7
 8000d8a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d8e:	0c1c      	lsrs	r4, r3, #16
 8000d90:	fb09 ee10 	mls	lr, r9, r0, lr
 8000d94:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000d98:	fb00 fe0c 	mul.w	lr, r0, ip
 8000d9c:	45a6      	cmp	lr, r4
 8000d9e:	fa02 f201 	lsl.w	r2, r2, r1
 8000da2:	d909      	bls.n	8000db8 <__udivmoddi4+0x1a0>
 8000da4:	193c      	adds	r4, r7, r4
 8000da6:	f100 3aff 	add.w	sl, r0, #4294967295
 8000daa:	f080 809c 	bcs.w	8000ee6 <__udivmoddi4+0x2ce>
 8000dae:	45a6      	cmp	lr, r4
 8000db0:	f240 8099 	bls.w	8000ee6 <__udivmoddi4+0x2ce>
 8000db4:	3802      	subs	r0, #2
 8000db6:	443c      	add	r4, r7
 8000db8:	eba4 040e 	sub.w	r4, r4, lr
 8000dbc:	fa1f fe83 	uxth.w	lr, r3
 8000dc0:	fbb4 f3f9 	udiv	r3, r4, r9
 8000dc4:	fb09 4413 	mls	r4, r9, r3, r4
 8000dc8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000dcc:	fb03 fc0c 	mul.w	ip, r3, ip
 8000dd0:	45a4      	cmp	ip, r4
 8000dd2:	d908      	bls.n	8000de6 <__udivmoddi4+0x1ce>
 8000dd4:	193c      	adds	r4, r7, r4
 8000dd6:	f103 3eff 	add.w	lr, r3, #4294967295
 8000dda:	f080 8082 	bcs.w	8000ee2 <__udivmoddi4+0x2ca>
 8000dde:	45a4      	cmp	ip, r4
 8000de0:	d97f      	bls.n	8000ee2 <__udivmoddi4+0x2ca>
 8000de2:	3b02      	subs	r3, #2
 8000de4:	443c      	add	r4, r7
 8000de6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000dea:	eba4 040c 	sub.w	r4, r4, ip
 8000dee:	fba0 ec02 	umull	lr, ip, r0, r2
 8000df2:	4564      	cmp	r4, ip
 8000df4:	4673      	mov	r3, lr
 8000df6:	46e1      	mov	r9, ip
 8000df8:	d362      	bcc.n	8000ec0 <__udivmoddi4+0x2a8>
 8000dfa:	d05f      	beq.n	8000ebc <__udivmoddi4+0x2a4>
 8000dfc:	b15d      	cbz	r5, 8000e16 <__udivmoddi4+0x1fe>
 8000dfe:	ebb8 0203 	subs.w	r2, r8, r3
 8000e02:	eb64 0409 	sbc.w	r4, r4, r9
 8000e06:	fa04 f606 	lsl.w	r6, r4, r6
 8000e0a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e0e:	431e      	orrs	r6, r3
 8000e10:	40cc      	lsrs	r4, r1
 8000e12:	e9c5 6400 	strd	r6, r4, [r5]
 8000e16:	2100      	movs	r1, #0
 8000e18:	e74f      	b.n	8000cba <__udivmoddi4+0xa2>
 8000e1a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e1e:	0c01      	lsrs	r1, r0, #16
 8000e20:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e24:	b280      	uxth	r0, r0
 8000e26:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e2a:	463b      	mov	r3, r7
 8000e2c:	4638      	mov	r0, r7
 8000e2e:	463c      	mov	r4, r7
 8000e30:	46b8      	mov	r8, r7
 8000e32:	46be      	mov	lr, r7
 8000e34:	2620      	movs	r6, #32
 8000e36:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e3a:	eba2 0208 	sub.w	r2, r2, r8
 8000e3e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e42:	e766      	b.n	8000d12 <__udivmoddi4+0xfa>
 8000e44:	4601      	mov	r1, r0
 8000e46:	e718      	b.n	8000c7a <__udivmoddi4+0x62>
 8000e48:	4610      	mov	r0, r2
 8000e4a:	e72c      	b.n	8000ca6 <__udivmoddi4+0x8e>
 8000e4c:	f1c6 0220 	rsb	r2, r6, #32
 8000e50:	fa2e f302 	lsr.w	r3, lr, r2
 8000e54:	40b7      	lsls	r7, r6
 8000e56:	40b1      	lsls	r1, r6
 8000e58:	fa20 f202 	lsr.w	r2, r0, r2
 8000e5c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e60:	430a      	orrs	r2, r1
 8000e62:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e66:	b2bc      	uxth	r4, r7
 8000e68:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e6c:	0c11      	lsrs	r1, r2, #16
 8000e6e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e72:	fb08 f904 	mul.w	r9, r8, r4
 8000e76:	40b0      	lsls	r0, r6
 8000e78:	4589      	cmp	r9, r1
 8000e7a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e7e:	b280      	uxth	r0, r0
 8000e80:	d93e      	bls.n	8000f00 <__udivmoddi4+0x2e8>
 8000e82:	1879      	adds	r1, r7, r1
 8000e84:	f108 3cff 	add.w	ip, r8, #4294967295
 8000e88:	d201      	bcs.n	8000e8e <__udivmoddi4+0x276>
 8000e8a:	4589      	cmp	r9, r1
 8000e8c:	d81f      	bhi.n	8000ece <__udivmoddi4+0x2b6>
 8000e8e:	eba1 0109 	sub.w	r1, r1, r9
 8000e92:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e96:	fb09 f804 	mul.w	r8, r9, r4
 8000e9a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e9e:	b292      	uxth	r2, r2
 8000ea0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000ea4:	4542      	cmp	r2, r8
 8000ea6:	d229      	bcs.n	8000efc <__udivmoddi4+0x2e4>
 8000ea8:	18ba      	adds	r2, r7, r2
 8000eaa:	f109 31ff 	add.w	r1, r9, #4294967295
 8000eae:	d2c4      	bcs.n	8000e3a <__udivmoddi4+0x222>
 8000eb0:	4542      	cmp	r2, r8
 8000eb2:	d2c2      	bcs.n	8000e3a <__udivmoddi4+0x222>
 8000eb4:	f1a9 0102 	sub.w	r1, r9, #2
 8000eb8:	443a      	add	r2, r7
 8000eba:	e7be      	b.n	8000e3a <__udivmoddi4+0x222>
 8000ebc:	45f0      	cmp	r8, lr
 8000ebe:	d29d      	bcs.n	8000dfc <__udivmoddi4+0x1e4>
 8000ec0:	ebbe 0302 	subs.w	r3, lr, r2
 8000ec4:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000ec8:	3801      	subs	r0, #1
 8000eca:	46e1      	mov	r9, ip
 8000ecc:	e796      	b.n	8000dfc <__udivmoddi4+0x1e4>
 8000ece:	eba7 0909 	sub.w	r9, r7, r9
 8000ed2:	4449      	add	r1, r9
 8000ed4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ed8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000edc:	fb09 f804 	mul.w	r8, r9, r4
 8000ee0:	e7db      	b.n	8000e9a <__udivmoddi4+0x282>
 8000ee2:	4673      	mov	r3, lr
 8000ee4:	e77f      	b.n	8000de6 <__udivmoddi4+0x1ce>
 8000ee6:	4650      	mov	r0, sl
 8000ee8:	e766      	b.n	8000db8 <__udivmoddi4+0x1a0>
 8000eea:	4608      	mov	r0, r1
 8000eec:	e6fd      	b.n	8000cea <__udivmoddi4+0xd2>
 8000eee:	443b      	add	r3, r7
 8000ef0:	3a02      	subs	r2, #2
 8000ef2:	e733      	b.n	8000d5c <__udivmoddi4+0x144>
 8000ef4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ef8:	443b      	add	r3, r7
 8000efa:	e71c      	b.n	8000d36 <__udivmoddi4+0x11e>
 8000efc:	4649      	mov	r1, r9
 8000efe:	e79c      	b.n	8000e3a <__udivmoddi4+0x222>
 8000f00:	eba1 0109 	sub.w	r1, r1, r9
 8000f04:	46c4      	mov	ip, r8
 8000f06:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f0a:	fb09 f804 	mul.w	r8, r9, r4
 8000f0e:	e7c4      	b.n	8000e9a <__udivmoddi4+0x282>

08000f10 <__aeabi_idiv0>:
 8000f10:	4770      	bx	lr
 8000f12:	bf00      	nop

08000f14 <bmi3_init>:
/*!
 * @brief This API is the entry point for bmi3 sensor. It reads and validates the
 * chip-id of the sensor.
 */
int8_t bmi3_init(struct bmi3_dev *dev)
{
 8000f14:	b580      	push	{r7, lr}
 8000f16:	b084      	sub	sp, #16
 8000f18:	af00      	add	r7, sp, #0
 8000f1a:	6078      	str	r0, [r7, #4]
    /* Variable to store result of API */
    int8_t rslt;

    /* Variable to assign chip id */
    uint8_t chip_id[2] = { 0 };
 8000f1c:	2300      	movs	r3, #0
 8000f1e:	81bb      	strh	r3, [r7, #12]

    /* Null-pointer check */
    rslt = null_ptr_check(dev);
 8000f20:	6878      	ldr	r0, [r7, #4]
 8000f22:	f000 fd63 	bl	80019ec <null_ptr_check>
 8000f26:	4603      	mov	r3, r0
 8000f28:	73fb      	strb	r3, [r7, #15]

    if (rslt == BMI3_OK)
 8000f2a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000f2e:	2b00      	cmp	r3, #0
 8000f30:	d10d      	bne.n	8000f4e <bmi3_init+0x3a>
    {
        dev->chip_id = 0;
 8000f32:	687b      	ldr	r3, [r7, #4]
 8000f34:	2200      	movs	r2, #0
 8000f36:	701a      	strb	r2, [r3, #0]

        /* An extra dummy byte is read during SPI read */
        if (dev->intf == BMI3_SPI_INTF)
 8000f38:	687b      	ldr	r3, [r7, #4]
 8000f3a:	7a5b      	ldrb	r3, [r3, #9]
 8000f3c:	2b00      	cmp	r3, #0
 8000f3e:	d103      	bne.n	8000f48 <bmi3_init+0x34>
        {
            dev->dummy_byte = 1;
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	2201      	movs	r2, #1
 8000f44:	72da      	strb	r2, [r3, #11]
 8000f46:	e002      	b.n	8000f4e <bmi3_init+0x3a>
        }
        else
        {
            dev->dummy_byte = 2;
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	2202      	movs	r2, #2
 8000f4c:	72da      	strb	r2, [r3, #11]
        }
    }

    if (rslt == BMI3_OK)
 8000f4e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000f52:	2b00      	cmp	r3, #0
 8000f54:	d118      	bne.n	8000f88 <bmi3_init+0x74>
    {
        /* Perform soft-reset to bring all register values to their default values */
        rslt = bmi3_soft_reset(dev);
 8000f56:	6878      	ldr	r0, [r7, #4]
 8000f58:	f000 f8d4 	bl	8001104 <bmi3_soft_reset>
 8000f5c:	4603      	mov	r3, r0
 8000f5e:	73fb      	strb	r3, [r7, #15]

        if (rslt == BMI3_OK)
 8000f60:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000f64:	2b00      	cmp	r3, #0
 8000f66:	d10f      	bne.n	8000f88 <bmi3_init+0x74>
        {
            /* Read chip-id of the BMI3 sensor */
            rslt = bmi3_get_regs(BMI3_REG_CHIP_ID, chip_id, 2, dev);
 8000f68:	f107 010c 	add.w	r1, r7, #12
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	2202      	movs	r2, #2
 8000f70:	2000      	movs	r0, #0
 8000f72:	f000 f821 	bl	8000fb8 <bmi3_get_regs>
 8000f76:	4603      	mov	r3, r0
 8000f78:	73fb      	strb	r3, [r7, #15]

            if (rslt == BMI3_OK)
 8000f7a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000f7e:	2b00      	cmp	r3, #0
 8000f80:	d102      	bne.n	8000f88 <bmi3_init+0x74>
            {
                dev->chip_id = chip_id[0];
 8000f82:	7b3a      	ldrb	r2, [r7, #12]
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	701a      	strb	r2, [r3, #0]
            }
        }
    }

    if (rslt == BMI3_OK)
 8000f88:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000f8c:	2b00      	cmp	r3, #0
 8000f8e:	d10d      	bne.n	8000fac <bmi3_init+0x98>
    {
        if (((chip_id[1] & BMI3_REV_ID_MASK) >> BMI3_REV_ID_POS) == BMI3_ENABLE)
 8000f90:	7b7b      	ldrb	r3, [r7, #13]
 8000f92:	091b      	lsrs	r3, r3, #4
 8000f94:	b2db      	uxtb	r3, r3
 8000f96:	2b01      	cmp	r3, #1
 8000f98:	d104      	bne.n	8000fa4 <bmi3_init+0x90>
        {
            dev->accel_bit_width = BMI3_ACC_DP_OFF_XYZ_14_BIT_MASK;
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	f643 72ff 	movw	r2, #16383	@ 0x3fff
 8000fa0:	839a      	strh	r2, [r3, #28]
 8000fa2:	e003      	b.n	8000fac <bmi3_init+0x98>
        }
        else
        {
            dev->accel_bit_width = BMI3_ACC_DP_OFF_XYZ_13_BIT_MASK;
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	f641 72ff 	movw	r2, #8191	@ 0x1fff
 8000faa:	839a      	strh	r2, [r3, #28]
        }
    }

    return rslt;
 8000fac:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8000fb0:	4618      	mov	r0, r3
 8000fb2:	3710      	adds	r7, #16
 8000fb4:	46bd      	mov	sp, r7
 8000fb6:	bd80      	pop	{r7, pc}

08000fb8 <bmi3_get_regs>:
 * @note For most of the registers auto address increment applies, with the
 * exception of a few special registers, which trap the address. For e.g.,
 * Register address - 0x03.
 */
int8_t bmi3_get_regs(uint8_t reg_addr, uint8_t *data, uint16_t len, struct bmi3_dev *dev)
{
 8000fb8:	b590      	push	{r4, r7, lr}
 8000fba:	b0a7      	sub	sp, #156	@ 0x9c
 8000fbc:	af00      	add	r7, sp, #0
 8000fbe:	60b9      	str	r1, [r7, #8]
 8000fc0:	607b      	str	r3, [r7, #4]
 8000fc2:	4603      	mov	r3, r0
 8000fc4:	73fb      	strb	r3, [r7, #15]
 8000fc6:	4613      	mov	r3, r2
 8000fc8:	81bb      	strh	r3, [r7, #12]

    /* Variable to define temporary buffer */
    uint8_t temp_buf[BMI3_MAX_LEN];

    /* Variable to define loop */
    uint16_t index = 0;
 8000fca:	2300      	movs	r3, #0
 8000fcc:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94

    /* Null-pointer check */
    rslt = null_ptr_check(dev);
 8000fd0:	6878      	ldr	r0, [r7, #4]
 8000fd2:	f000 fd0b 	bl	80019ec <null_ptr_check>
 8000fd6:	4603      	mov	r3, r0
 8000fd8:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97

    if ((rslt == BMI3_OK) && (data != NULL))
 8000fdc:	f997 3097 	ldrsb.w	r3, [r7, #151]	@ 0x97
 8000fe0:	2b00      	cmp	r3, #0
 8000fe2:	d145      	bne.n	8001070 <bmi3_get_regs+0xb8>
 8000fe4:	68bb      	ldr	r3, [r7, #8]
 8000fe6:	2b00      	cmp	r3, #0
 8000fe8:	d042      	beq.n	8001070 <bmi3_get_regs+0xb8>
    {
        /* Configuring reg_addr for SPI Interface */
        if (dev->intf == BMI3_SPI_INTF)
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	7a5b      	ldrb	r3, [r3, #9]
 8000fee:	2b00      	cmp	r3, #0
 8000ff0:	d103      	bne.n	8000ffa <bmi3_get_regs+0x42>
        {
            reg_addr = (reg_addr | BMI3_SPI_RD_MASK);
 8000ff2:	7bfb      	ldrb	r3, [r7, #15]
 8000ff4:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8000ff8:	73fb      	strb	r3, [r7, #15]
        }

        dev->intf_rslt = dev->read(reg_addr, temp_buf, len + dev->dummy_byte, dev->intf_ptr);
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	691c      	ldr	r4, [r3, #16]
 8000ffe:	89bb      	ldrh	r3, [r7, #12]
 8001000:	687a      	ldr	r2, [r7, #4]
 8001002:	7ad2      	ldrb	r2, [r2, #11]
 8001004:	4413      	add	r3, r2
 8001006:	461a      	mov	r2, r3
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	685b      	ldr	r3, [r3, #4]
 800100c:	f107 0114 	add.w	r1, r7, #20
 8001010:	7bf8      	ldrb	r0, [r7, #15]
 8001012:	47a0      	blx	r4
 8001014:	4603      	mov	r3, r0
 8001016:	461a      	mov	r2, r3
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	729a      	strb	r2, [r3, #10]
        dev->delay_us(2, dev->intf_ptr);
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	699b      	ldr	r3, [r3, #24]
 8001020:	687a      	ldr	r2, [r7, #4]
 8001022:	6852      	ldr	r2, [r2, #4]
 8001024:	4611      	mov	r1, r2
 8001026:	2002      	movs	r0, #2
 8001028:	4798      	blx	r3

        if (dev->intf_rslt == BMI3_INTF_RET_SUCCESS)
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	f993 300a 	ldrsb.w	r3, [r3, #10]
 8001030:	2b00      	cmp	r3, #0
 8001032:	d119      	bne.n	8001068 <bmi3_get_regs+0xb0>
        {
            /* Read the data from the position next to dummy byte */
            while (index < len)
 8001034:	e012      	b.n	800105c <bmi3_get_regs+0xa4>
            {
                data[index] = temp_buf[index + dev->dummy_byte];
 8001036:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800103a:	687a      	ldr	r2, [r7, #4]
 800103c:	7ad2      	ldrb	r2, [r2, #11]
 800103e:	441a      	add	r2, r3
 8001040:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8001044:	68b9      	ldr	r1, [r7, #8]
 8001046:	440b      	add	r3, r1
 8001048:	3298      	adds	r2, #152	@ 0x98
 800104a:	443a      	add	r2, r7
 800104c:	f812 2c84 	ldrb.w	r2, [r2, #-132]
 8001050:	701a      	strb	r2, [r3, #0]
                index++;
 8001052:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8001056:	3301      	adds	r3, #1
 8001058:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
            while (index < len)
 800105c:	f8b7 2094 	ldrh.w	r2, [r7, #148]	@ 0x94
 8001060:	89bb      	ldrh	r3, [r7, #12]
 8001062:	429a      	cmp	r2, r3
 8001064:	d3e7      	bcc.n	8001036 <bmi3_get_regs+0x7e>
        if (dev->intf_rslt == BMI3_INTF_RET_SUCCESS)
 8001066:	e006      	b.n	8001076 <bmi3_get_regs+0xbe>
            }
        }
        else
        {
            rslt = BMI3_E_COM_FAIL;
 8001068:	23fe      	movs	r3, #254	@ 0xfe
 800106a:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
        if (dev->intf_rslt == BMI3_INTF_RET_SUCCESS)
 800106e:	e002      	b.n	8001076 <bmi3_get_regs+0xbe>
        }
    }
    else
    {
        rslt = BMI3_E_NULL_PTR;
 8001070:	23ff      	movs	r3, #255	@ 0xff
 8001072:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
    }

    return rslt;
 8001076:	f997 3097 	ldrsb.w	r3, [r7, #151]	@ 0x97
}
 800107a:	4618      	mov	r0, r3
 800107c:	379c      	adds	r7, #156	@ 0x9c
 800107e:	46bd      	mov	sp, r7
 8001080:	bd90      	pop	{r4, r7, pc}

08001082 <bmi3_set_regs>:

/*!
 * @brief This API writes data to the given register address of bmi3 sensor.
 */
int8_t bmi3_set_regs(uint8_t reg_addr, const uint8_t *data, uint16_t len, struct bmi3_dev *dev)
{
 8001082:	b590      	push	{r4, r7, lr}
 8001084:	b087      	sub	sp, #28
 8001086:	af00      	add	r7, sp, #0
 8001088:	60b9      	str	r1, [r7, #8]
 800108a:	607b      	str	r3, [r7, #4]
 800108c:	4603      	mov	r3, r0
 800108e:	73fb      	strb	r3, [r7, #15]
 8001090:	4613      	mov	r3, r2
 8001092:	81bb      	strh	r3, [r7, #12]
    /* Variable to store result of API */
    int8_t rslt;

    /* Null-pointer check */
    rslt = null_ptr_check(dev);
 8001094:	6878      	ldr	r0, [r7, #4]
 8001096:	f000 fca9 	bl	80019ec <null_ptr_check>
 800109a:	4603      	mov	r3, r0
 800109c:	75fb      	strb	r3, [r7, #23]

    if ((rslt == BMI3_OK) && (data != NULL))
 800109e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80010a2:	2b00      	cmp	r3, #0
 80010a4:	d125      	bne.n	80010f2 <bmi3_set_regs+0x70>
 80010a6:	68bb      	ldr	r3, [r7, #8]
 80010a8:	2b00      	cmp	r3, #0
 80010aa:	d022      	beq.n	80010f2 <bmi3_set_regs+0x70>
    {
        /* Configuring reg_addr for SPI Interface */
        if (dev->intf == BMI3_SPI_INTF)
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	7a5b      	ldrb	r3, [r3, #9]
 80010b0:	2b00      	cmp	r3, #0
 80010b2:	d103      	bne.n	80010bc <bmi3_set_regs+0x3a>
        {
            reg_addr = (reg_addr & BMI3_SPI_WR_MASK);
 80010b4:	7bfb      	ldrb	r3, [r7, #15]
 80010b6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80010ba:	73fb      	strb	r3, [r7, #15]
        }

        dev->intf_rslt = dev->write(reg_addr, data, len, dev->intf_ptr);
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	695c      	ldr	r4, [r3, #20]
 80010c0:	89ba      	ldrh	r2, [r7, #12]
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	685b      	ldr	r3, [r3, #4]
 80010c6:	7bf8      	ldrb	r0, [r7, #15]
 80010c8:	68b9      	ldr	r1, [r7, #8]
 80010ca:	47a0      	blx	r4
 80010cc:	4603      	mov	r3, r0
 80010ce:	461a      	mov	r2, r3
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	729a      	strb	r2, [r3, #10]
        dev->delay_us(2, dev->intf_ptr);
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	699b      	ldr	r3, [r3, #24]
 80010d8:	687a      	ldr	r2, [r7, #4]
 80010da:	6852      	ldr	r2, [r2, #4]
 80010dc:	4611      	mov	r1, r2
 80010de:	2002      	movs	r0, #2
 80010e0:	4798      	blx	r3

        if (dev->intf_rslt != BMI3_INTF_RET_SUCCESS)
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	f993 300a 	ldrsb.w	r3, [r3, #10]
 80010e8:	2b00      	cmp	r3, #0
 80010ea:	d004      	beq.n	80010f6 <bmi3_set_regs+0x74>
        {
            rslt = BMI3_E_COM_FAIL;
 80010ec:	23fe      	movs	r3, #254	@ 0xfe
 80010ee:	75fb      	strb	r3, [r7, #23]
        if (dev->intf_rslt != BMI3_INTF_RET_SUCCESS)
 80010f0:	e001      	b.n	80010f6 <bmi3_set_regs+0x74>
        }
    }
    else
    {
        rslt = BMI3_E_NULL_PTR;
 80010f2:	23ff      	movs	r3, #255	@ 0xff
 80010f4:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 80010f6:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80010fa:	4618      	mov	r0, r3
 80010fc:	371c      	adds	r7, #28
 80010fe:	46bd      	mov	sp, r7
 8001100:	bd90      	pop	{r4, r7, pc}
	...

08001104 <bmi3_soft_reset>:
/*!
 * @brief This API resets bmi3 sensor. All registers are overwritten with
 * their default values.
 */
int8_t bmi3_soft_reset(struct bmi3_dev *dev)
{
 8001104:	b580      	push	{r7, lr}
 8001106:	b088      	sub	sp, #32
 8001108:	af00      	add	r7, sp, #0
 800110a:	6078      	str	r0, [r7, #4]
    /* Variable to store result of API */
    int8_t rslt;

    /* Variable to read the dummy byte */
    uint8_t dummy_byte[2] = { 0 };
 800110c:	2300      	movs	r3, #0
 800110e:	83bb      	strh	r3, [r7, #28]

    /* Variable to store feature data array */
    uint8_t feature_data[2] = { 0x2c, 0x01 };
 8001110:	f44f 7396 	mov.w	r3, #300	@ 0x12c
 8001114:	833b      	strh	r3, [r7, #24]

    /* Variable to enable feature engine bit */
    uint8_t feature_engine_en[2] = { BMI3_ENABLE, 0 };
 8001116:	2301      	movs	r3, #1
 8001118:	82bb      	strh	r3, [r7, #20]

    /* Variable to store status value for feature engine enable */
    uint8_t reg_data[2] = { 0 };
 800111a:	2300      	movs	r3, #0
 800111c:	823b      	strh	r3, [r7, #16]

    /* Array variable to store feature IO status */
    uint8_t feature_io_status[2] = { BMI3_ENABLE, 0 };
 800111e:	2301      	movs	r3, #1
 8001120:	81bb      	strh	r3, [r7, #12]

    uint8_t loop = 1;
 8001122:	2301      	movs	r3, #1
 8001124:	77bb      	strb	r3, [r7, #30]

    /* Null-pointer check */
    rslt = null_ptr_check(dev);
 8001126:	6878      	ldr	r0, [r7, #4]
 8001128:	f000 fc60 	bl	80019ec <null_ptr_check>
 800112c:	4603      	mov	r3, r0
 800112e:	77fb      	strb	r3, [r7, #31]

    if (rslt == BMI3_OK)
 8001130:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8001134:	2b00      	cmp	r3, #0
 8001136:	d16f      	bne.n	8001218 <bmi3_soft_reset+0x114>
    {
        /* Reset bmi3 device */
        rslt = bmi3_set_command_register(BMI3_CMD_SOFT_RESET, dev);
 8001138:	6879      	ldr	r1, [r7, #4]
 800113a:	f64d 60af 	movw	r0, #57007	@ 0xdeaf
 800113e:	f000 f873 	bl	8001228 <bmi3_set_command_register>
 8001142:	4603      	mov	r3, r0
 8001144:	77fb      	strb	r3, [r7, #31]
        dev->delay_us(BMI3_SOFT_RESET_DELAY, dev->intf_ptr);
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	699b      	ldr	r3, [r3, #24]
 800114a:	687a      	ldr	r2, [r7, #4]
 800114c:	6852      	ldr	r2, [r2, #4]
 800114e:	4611      	mov	r1, r2
 8001150:	f240 50dc 	movw	r0, #1500	@ 0x5dc
 8001154:	4798      	blx	r3

        /* Performing a dummy read after a soft-reset */
        if ((rslt == BMI3_OK) && (dev->intf == BMI3_SPI_INTF))
 8001156:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800115a:	2b00      	cmp	r3, #0
 800115c:	d10c      	bne.n	8001178 <bmi3_soft_reset+0x74>
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	7a5b      	ldrb	r3, [r3, #9]
 8001162:	2b00      	cmp	r3, #0
 8001164:	d108      	bne.n	8001178 <bmi3_soft_reset+0x74>
        {
            rslt = bmi3_get_regs(BMI3_REG_CHIP_ID, dummy_byte, 2, dev);
 8001166:	f107 011c 	add.w	r1, r7, #28
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	2202      	movs	r2, #2
 800116e:	2000      	movs	r0, #0
 8001170:	f7ff ff22 	bl	8000fb8 <bmi3_get_regs>
 8001174:	4603      	mov	r3, r0
 8001176:	77fb      	strb	r3, [r7, #31]
        }

        /* Enabling Feature engine */
        if (rslt == BMI3_OK)
 8001178:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800117c:	2b00      	cmp	r3, #0
 800117e:	d108      	bne.n	8001192 <bmi3_soft_reset+0x8e>
        {
            rslt = bmi3_set_regs(BMI3_REG_FEATURE_IO2, feature_data, 2, dev);
 8001180:	f107 0118 	add.w	r1, r7, #24
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	2202      	movs	r2, #2
 8001188:	2012      	movs	r0, #18
 800118a:	f7ff ff7a 	bl	8001082 <bmi3_set_regs>
 800118e:	4603      	mov	r3, r0
 8001190:	77fb      	strb	r3, [r7, #31]
        }

        if (rslt == BMI3_OK)
 8001192:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8001196:	2b00      	cmp	r3, #0
 8001198:	d108      	bne.n	80011ac <bmi3_soft_reset+0xa8>
        {
            /* Enabling feature status bit */
            rslt = bmi3_set_regs(BMI3_REG_FEATURE_IO_STATUS, feature_io_status, 2, dev);
 800119a:	f107 010c 	add.w	r1, r7, #12
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	2202      	movs	r2, #2
 80011a2:	2014      	movs	r0, #20
 80011a4:	f7ff ff6d 	bl	8001082 <bmi3_set_regs>
 80011a8:	4603      	mov	r3, r0
 80011aa:	77fb      	strb	r3, [r7, #31]
        }

        if (rslt == BMI3_OK)
 80011ac:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80011b0:	2b00      	cmp	r3, #0
 80011b2:	d108      	bne.n	80011c6 <bmi3_soft_reset+0xc2>
        {
            /* Enable feature engine bit */
            rslt = bmi3_set_regs(BMI3_REG_FEATURE_CTRL, feature_engine_en, 2, dev);
 80011b4:	f107 0114 	add.w	r1, r7, #20
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	2202      	movs	r2, #2
 80011bc:	2040      	movs	r0, #64	@ 0x40
 80011be:	f7ff ff60 	bl	8001082 <bmi3_set_regs>
 80011c2:	4603      	mov	r3, r0
 80011c4:	77fb      	strb	r3, [r7, #31]
        }

        if (rslt == BMI3_OK)
 80011c6:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80011ca:	2b00      	cmp	r3, #0
 80011cc:	d124      	bne.n	8001218 <bmi3_soft_reset+0x114>
        {
            /* Checking the status bit for feature engine enable */
            while (loop <= 10)
 80011ce:	e020      	b.n	8001212 <bmi3_soft_reset+0x10e>
            {
                dev->delay_us(100000, dev->intf_ptr);
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	699b      	ldr	r3, [r3, #24]
 80011d4:	687a      	ldr	r2, [r7, #4]
 80011d6:	6852      	ldr	r2, [r2, #4]
 80011d8:	4611      	mov	r1, r2
 80011da:	4812      	ldr	r0, [pc, #72]	@ (8001224 <bmi3_soft_reset+0x120>)
 80011dc:	4798      	blx	r3

                rslt = bmi3_get_regs(BMI3_REG_FEATURE_IO1, reg_data, 2, dev);
 80011de:	f107 0110 	add.w	r1, r7, #16
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	2202      	movs	r2, #2
 80011e6:	2011      	movs	r0, #17
 80011e8:	f7ff fee6 	bl	8000fb8 <bmi3_get_regs>
 80011ec:	4603      	mov	r3, r0
 80011ee:	77fb      	strb	r3, [r7, #31]

                if (rslt == BMI3_OK)
 80011f0:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80011f4:	2b00      	cmp	r3, #0
 80011f6:	d109      	bne.n	800120c <bmi3_soft_reset+0x108>
                {
                    if (reg_data[0] & BMI3_FEATURE_ENGINE_ENABLE_MASK)
 80011f8:	7c3b      	ldrb	r3, [r7, #16]
 80011fa:	f003 0301 	and.w	r3, r3, #1
 80011fe:	2b00      	cmp	r3, #0
 8001200:	d002      	beq.n	8001208 <bmi3_soft_reset+0x104>
                    {
                        rslt = BMI3_OK;
 8001202:	2300      	movs	r3, #0
 8001204:	77fb      	strb	r3, [r7, #31]

                        break;
 8001206:	e007      	b.n	8001218 <bmi3_soft_reset+0x114>
                    }
                    else
                    {
                        rslt = BMI3_E_FEATURE_ENGINE_STATUS;
 8001208:	23f2      	movs	r3, #242	@ 0xf2
 800120a:	77fb      	strb	r3, [r7, #31]
                    }
                }

                loop++;
 800120c:	7fbb      	ldrb	r3, [r7, #30]
 800120e:	3301      	adds	r3, #1
 8001210:	77bb      	strb	r3, [r7, #30]
            while (loop <= 10)
 8001212:	7fbb      	ldrb	r3, [r7, #30]
 8001214:	2b0a      	cmp	r3, #10
 8001216:	d9db      	bls.n	80011d0 <bmi3_soft_reset+0xcc>
            }
        }
    }

    return rslt;
 8001218:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 800121c:	4618      	mov	r0, r3
 800121e:	3720      	adds	r7, #32
 8001220:	46bd      	mov	sp, r7
 8001222:	bd80      	pop	{r7, pc}
 8001224:	000186a0 	.word	0x000186a0

08001228 <bmi3_set_command_register>:

/*!
 * @brief This API writes the available sensor specific commands to the sensor.
 */
int8_t bmi3_set_command_register(uint16_t command, struct bmi3_dev *dev)
{
 8001228:	b580      	push	{r7, lr}
 800122a:	b084      	sub	sp, #16
 800122c:	af00      	add	r7, sp, #0
 800122e:	4603      	mov	r3, r0
 8001230:	6039      	str	r1, [r7, #0]
 8001232:	80fb      	strh	r3, [r7, #6]
    /* Variable to store result of API */
    int8_t rslt;

    /* Array variable to store command value */
    uint8_t reg_data[2] = { 0 };
 8001234:	2300      	movs	r3, #0
 8001236:	81bb      	strh	r3, [r7, #12]

    reg_data[0] = (uint8_t)(command & BMI3_SET_LOW_BYTE);
 8001238:	88fb      	ldrh	r3, [r7, #6]
 800123a:	b2db      	uxtb	r3, r3
 800123c:	733b      	strb	r3, [r7, #12]
    reg_data[1] = (uint8_t)((command & BMI3_SET_HIGH_BYTE) >> 8);
 800123e:	88fb      	ldrh	r3, [r7, #6]
 8001240:	0a1b      	lsrs	r3, r3, #8
 8001242:	b29b      	uxth	r3, r3
 8001244:	b2db      	uxtb	r3, r3
 8001246:	737b      	strb	r3, [r7, #13]

    /* Set the command in the command register */
    rslt = bmi3_set_regs(BMI3_REG_CMD, reg_data, 2, dev);
 8001248:	f107 010c 	add.w	r1, r7, #12
 800124c:	683b      	ldr	r3, [r7, #0]
 800124e:	2202      	movs	r2, #2
 8001250:	207e      	movs	r0, #126	@ 0x7e
 8001252:	f7ff ff16 	bl	8001082 <bmi3_set_regs>
 8001256:	4603      	mov	r3, r0
 8001258:	73fb      	strb	r3, [r7, #15]

    return rslt;
 800125a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800125e:	4618      	mov	r0, r3
 8001260:	3710      	adds	r7, #16
 8001262:	46bd      	mov	sp, r7
 8001264:	bd80      	pop	{r7, pc}
	...

08001268 <bmi3_set_sensor_config>:

/*!
 * @brief This API sets the sensor/feature configuration.
 */
int8_t bmi3_set_sensor_config(struct bmi3_sens_config *sens_cfg, uint8_t n_sens, struct bmi3_dev *dev)
{
 8001268:	b580      	push	{r7, lr}
 800126a:	b086      	sub	sp, #24
 800126c:	af00      	add	r7, sp, #0
 800126e:	60f8      	str	r0, [r7, #12]
 8001270:	460b      	mov	r3, r1
 8001272:	607a      	str	r2, [r7, #4]
 8001274:	72fb      	strb	r3, [r7, #11]

    /* Variable to define loop */
    uint8_t loop;

    /* Null-pointer check */
    rslt = null_ptr_check(dev);
 8001276:	6878      	ldr	r0, [r7, #4]
 8001278:	f000 fbb8 	bl	80019ec <null_ptr_check>
 800127c:	4603      	mov	r3, r0
 800127e:	75fb      	strb	r3, [r7, #23]

    if ((rslt == BMI3_OK) && (sens_cfg != NULL))
 8001280:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001284:	2b00      	cmp	r3, #0
 8001286:	f040 80f7 	bne.w	8001478 <bmi3_set_sensor_config+0x210>
 800128a:	68fb      	ldr	r3, [r7, #12]
 800128c:	2b00      	cmp	r3, #0
 800128e:	f000 80f3 	beq.w	8001478 <bmi3_set_sensor_config+0x210>
    {
        for (loop = 0; loop < n_sens; loop++)
 8001292:	2300      	movs	r3, #0
 8001294:	75bb      	strb	r3, [r7, #22]
 8001296:	e0e7      	b.n	8001468 <bmi3_set_sensor_config+0x200>
        {
            switch (sens_cfg[loop].type)
 8001298:	7dbb      	ldrb	r3, [r7, #22]
 800129a:	222c      	movs	r2, #44	@ 0x2c
 800129c:	fb02 f303 	mul.w	r3, r2, r3
 80012a0:	68fa      	ldr	r2, [r7, #12]
 80012a2:	4413      	add	r3, r2
 80012a4:	781b      	ldrb	r3, [r3, #0]
 80012a6:	2b0c      	cmp	r3, #12
 80012a8:	f200 80d4 	bhi.w	8001454 <bmi3_set_sensor_config+0x1ec>
 80012ac:	a201      	add	r2, pc, #4	@ (adr r2, 80012b4 <bmi3_set_sensor_config+0x4c>)
 80012ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80012b2:	bf00      	nop
 80012b4:	080012e9 	.word	0x080012e9
 80012b8:	08001305 	.word	0x08001305
 80012bc:	08001359 	.word	0x08001359
 80012c0:	08001321 	.word	0x08001321
 80012c4:	0800133d 	.word	0x0800133d
 80012c8:	080013c9 	.word	0x080013c9
 80012cc:	08001391 	.word	0x08001391
 80012d0:	080013ad 	.word	0x080013ad
 80012d4:	08001375 	.word	0x08001375
 80012d8:	080013e5 	.word	0x080013e5
 80012dc:	08001401 	.word	0x08001401
 80012e0:	0800141d 	.word	0x0800141d
 80012e4:	08001439 	.word	0x08001439
            {
                case BMI3_ACCEL:
                    rslt = set_accel_config(&sens_cfg[loop].cfg.acc, dev);
 80012e8:	7dbb      	ldrb	r3, [r7, #22]
 80012ea:	222c      	movs	r2, #44	@ 0x2c
 80012ec:	fb02 f303 	mul.w	r3, r2, r3
 80012f0:	68fa      	ldr	r2, [r7, #12]
 80012f2:	4413      	add	r3, r2
 80012f4:	3302      	adds	r3, #2
 80012f6:	6879      	ldr	r1, [r7, #4]
 80012f8:	4618      	mov	r0, r3
 80012fa:	f000 f8c5 	bl	8001488 <set_accel_config>
 80012fe:	4603      	mov	r3, r0
 8001300:	75fb      	strb	r3, [r7, #23]
                    break;
 8001302:	e0aa      	b.n	800145a <bmi3_set_sensor_config+0x1f2>

                case BMI3_GYRO:
                    rslt = set_gyro_config(&sens_cfg[loop].cfg.gyr, dev);
 8001304:	7dbb      	ldrb	r3, [r7, #22]
 8001306:	222c      	movs	r2, #44	@ 0x2c
 8001308:	fb02 f303 	mul.w	r3, r2, r3
 800130c:	68fa      	ldr	r2, [r7, #12]
 800130e:	4413      	add	r3, r2
 8001310:	3302      	adds	r3, #2
 8001312:	6879      	ldr	r1, [r7, #4]
 8001314:	4618      	mov	r0, r3
 8001316:	f000 fa5d 	bl	80017d4 <set_gyro_config>
 800131a:	4603      	mov	r3, r0
 800131c:	75fb      	strb	r3, [r7, #23]
                    break;
 800131e:	e09c      	b.n	800145a <bmi3_set_sensor_config+0x1f2>

                case BMI3_ANY_MOTION:
                    rslt = set_any_motion_config(&sens_cfg[loop].cfg.any_motion, dev);
 8001320:	7dbb      	ldrb	r3, [r7, #22]
 8001322:	222c      	movs	r2, #44	@ 0x2c
 8001324:	fb02 f303 	mul.w	r3, r2, r3
 8001328:	68fa      	ldr	r2, [r7, #12]
 800132a:	4413      	add	r3, r2
 800132c:	3302      	adds	r3, #2
 800132e:	6879      	ldr	r1, [r7, #4]
 8001330:	4618      	mov	r0, r3
 8001332:	f000 fb7b 	bl	8001a2c <set_any_motion_config>
 8001336:	4603      	mov	r3, r0
 8001338:	75fb      	strb	r3, [r7, #23]
                    break;
 800133a:	e08e      	b.n	800145a <bmi3_set_sensor_config+0x1f2>

                case BMI3_NO_MOTION:
                    rslt = set_no_motion_config(&sens_cfg[loop].cfg.no_motion, dev);
 800133c:	7dbb      	ldrb	r3, [r7, #22]
 800133e:	222c      	movs	r2, #44	@ 0x2c
 8001340:	fb02 f303 	mul.w	r3, r2, r3
 8001344:	68fa      	ldr	r2, [r7, #12]
 8001346:	4413      	add	r3, r2
 8001348:	3302      	adds	r3, #2
 800134a:	6879      	ldr	r1, [r7, #4]
 800134c:	4618      	mov	r0, r3
 800134e:	f000 fc0e 	bl	8001b6e <set_no_motion_config>
 8001352:	4603      	mov	r3, r0
 8001354:	75fb      	strb	r3, [r7, #23]
                    break;
 8001356:	e080      	b.n	800145a <bmi3_set_sensor_config+0x1f2>

                case BMI3_SIG_MOTION:
                    rslt = set_sig_motion_config(&sens_cfg[loop].cfg.sig_motion, dev);
 8001358:	7dbb      	ldrb	r3, [r7, #22]
 800135a:	222c      	movs	r2, #44	@ 0x2c
 800135c:	fb02 f303 	mul.w	r3, r2, r3
 8001360:	68fa      	ldr	r2, [r7, #12]
 8001362:	4413      	add	r3, r2
 8001364:	3302      	adds	r3, #2
 8001366:	6879      	ldr	r1, [r7, #4]
 8001368:	4618      	mov	r0, r3
 800136a:	f000 fd0d 	bl	8001d88 <set_sig_motion_config>
 800136e:	4603      	mov	r3, r0
 8001370:	75fb      	strb	r3, [r7, #23]
                    break;
 8001372:	e072      	b.n	800145a <bmi3_set_sensor_config+0x1f2>

                case BMI3_FLAT:
                    rslt = set_flat_config(&sens_cfg[loop].cfg.flat, dev);
 8001374:	7dbb      	ldrb	r3, [r7, #22]
 8001376:	222c      	movs	r2, #44	@ 0x2c
 8001378:	fb02 f303 	mul.w	r3, r2, r3
 800137c:	68fa      	ldr	r2, [r7, #12]
 800137e:	4413      	add	r3, r2
 8001380:	3302      	adds	r3, #2
 8001382:	6879      	ldr	r1, [r7, #4]
 8001384:	4618      	mov	r0, r3
 8001386:	f000 fc93 	bl	8001cb0 <set_flat_config>
 800138a:	4603      	mov	r3, r0
 800138c:	75fb      	strb	r3, [r7, #23]
                    break;
 800138e:	e064      	b.n	800145a <bmi3_set_sensor_config+0x1f2>

                case BMI3_TILT:
                    rslt = set_tilt_config(&sens_cfg[loop].cfg.tilt, dev);
 8001390:	7dbb      	ldrb	r3, [r7, #22]
 8001392:	222c      	movs	r2, #44	@ 0x2c
 8001394:	fb02 f303 	mul.w	r3, r2, r3
 8001398:	68fa      	ldr	r2, [r7, #12]
 800139a:	4413      	add	r3, r2
 800139c:	3302      	adds	r3, #2
 800139e:	6879      	ldr	r1, [r7, #4]
 80013a0:	4618      	mov	r0, r3
 80013a2:	f000 fdb1 	bl	8001f08 <set_tilt_config>
 80013a6:	4603      	mov	r3, r0
 80013a8:	75fb      	strb	r3, [r7, #23]
                    break;
 80013aa:	e056      	b.n	800145a <bmi3_set_sensor_config+0x1f2>

                case BMI3_ORIENTATION:
                    rslt = set_orientation_config(&sens_cfg[loop].cfg.orientation, dev);
 80013ac:	7dbb      	ldrb	r3, [r7, #22]
 80013ae:	222c      	movs	r2, #44	@ 0x2c
 80013b0:	fb02 f303 	mul.w	r3, r2, r3
 80013b4:	68fa      	ldr	r2, [r7, #12]
 80013b6:	4413      	add	r3, r2
 80013b8:	3302      	adds	r3, #2
 80013ba:	6879      	ldr	r1, [r7, #4]
 80013bc:	4618      	mov	r0, r3
 80013be:	f000 fdf0 	bl	8001fa2 <set_orientation_config>
 80013c2:	4603      	mov	r3, r0
 80013c4:	75fb      	strb	r3, [r7, #23]
                    break;
 80013c6:	e048      	b.n	800145a <bmi3_set_sensor_config+0x1f2>

                case BMI3_STEP_COUNTER:
                    rslt = set_step_config(&sens_cfg[loop].cfg.step_counter, dev);
 80013c8:	7dbb      	ldrb	r3, [r7, #22]
 80013ca:	222c      	movs	r2, #44	@ 0x2c
 80013cc:	fb02 f303 	mul.w	r3, r2, r3
 80013d0:	68fa      	ldr	r2, [r7, #12]
 80013d2:	4413      	add	r3, r2
 80013d4:	3302      	adds	r3, #2
 80013d6:	6879      	ldr	r1, [r7, #4]
 80013d8:	4618      	mov	r0, r3
 80013da:	f000 fe8e 	bl	80020fa <set_step_config>
 80013de:	4603      	mov	r3, r0
 80013e0:	75fb      	strb	r3, [r7, #23]
                    break;
 80013e2:	e03a      	b.n	800145a <bmi3_set_sensor_config+0x1f2>

                case BMI3_TAP:
                    rslt = set_tap_config(&sens_cfg[loop].cfg.tap, dev);
 80013e4:	7dbb      	ldrb	r3, [r7, #22]
 80013e6:	222c      	movs	r2, #44	@ 0x2c
 80013e8:	fb02 f303 	mul.w	r3, r2, r3
 80013ec:	68fa      	ldr	r2, [r7, #12]
 80013ee:	4413      	add	r3, r2
 80013f0:	3302      	adds	r3, #2
 80013f2:	6879      	ldr	r1, [r7, #4]
 80013f4:	4618      	mov	r0, r3
 80013f6:	f001 f87e 	bl	80024f6 <set_tap_config>
 80013fa:	4603      	mov	r3, r0
 80013fc:	75fb      	strb	r3, [r7, #23]
                    break;
 80013fe:	e02c      	b.n	800145a <bmi3_set_sensor_config+0x1f2>

                case BMI3_ALT_ACCEL:
                    rslt = set_alternate_accel_config(&sens_cfg[loop].cfg.alt_acc, dev);
 8001400:	7dbb      	ldrb	r3, [r7, #22]
 8001402:	222c      	movs	r2, #44	@ 0x2c
 8001404:	fb02 f303 	mul.w	r3, r2, r3
 8001408:	68fa      	ldr	r2, [r7, #12]
 800140a:	4413      	add	r3, r2
 800140c:	3302      	adds	r3, #2
 800140e:	6879      	ldr	r1, [r7, #4]
 8001410:	4618      	mov	r0, r3
 8001412:	f001 f98e 	bl	8002732 <set_alternate_accel_config>
 8001416:	4603      	mov	r3, r0
 8001418:	75fb      	strb	r3, [r7, #23]
                    break;
 800141a:	e01e      	b.n	800145a <bmi3_set_sensor_config+0x1f2>

                case BMI3_ALT_GYRO:
                    rslt = set_alternate_gyro_config(&sens_cfg[loop].cfg.alt_gyr, dev);
 800141c:	7dbb      	ldrb	r3, [r7, #22]
 800141e:	222c      	movs	r2, #44	@ 0x2c
 8001420:	fb02 f303 	mul.w	r3, r2, r3
 8001424:	68fa      	ldr	r2, [r7, #12]
 8001426:	4413      	add	r3, r2
 8001428:	3302      	adds	r3, #2
 800142a:	6879      	ldr	r1, [r7, #4]
 800142c:	4618      	mov	r0, r3
 800142e:	f001 f9cf 	bl	80027d0 <set_alternate_gyro_config>
 8001432:	4603      	mov	r3, r0
 8001434:	75fb      	strb	r3, [r7, #23]
                    break;
 8001436:	e010      	b.n	800145a <bmi3_set_sensor_config+0x1f2>

                case BMI3_ALT_AUTO_CONFIG:
                    rslt = set_alternate_auto_config(&sens_cfg[loop].cfg.alt_auto_cfg, dev);
 8001438:	7dbb      	ldrb	r3, [r7, #22]
 800143a:	222c      	movs	r2, #44	@ 0x2c
 800143c:	fb02 f303 	mul.w	r3, r2, r3
 8001440:	68fa      	ldr	r2, [r7, #12]
 8001442:	4413      	add	r3, r2
 8001444:	3302      	adds	r3, #2
 8001446:	6879      	ldr	r1, [r7, #4]
 8001448:	4618      	mov	r0, r3
 800144a:	f001 fa10 	bl	800286e <set_alternate_auto_config>
 800144e:	4603      	mov	r3, r0
 8001450:	75fb      	strb	r3, [r7, #23]
                    break;
 8001452:	e002      	b.n	800145a <bmi3_set_sensor_config+0x1f2>

                default:
                    rslt = BMI3_E_INVALID_SENSOR;
 8001454:	23fa      	movs	r3, #250	@ 0xfa
 8001456:	75fb      	strb	r3, [r7, #23]
                    break;
 8001458:	bf00      	nop
            }

            /* Return error if any of the get sensor data fails */
            if (rslt != BMI3_OK)
 800145a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800145e:	2b00      	cmp	r3, #0
 8001460:	d108      	bne.n	8001474 <bmi3_set_sensor_config+0x20c>
        for (loop = 0; loop < n_sens; loop++)
 8001462:	7dbb      	ldrb	r3, [r7, #22]
 8001464:	3301      	adds	r3, #1
 8001466:	75bb      	strb	r3, [r7, #22]
 8001468:	7dba      	ldrb	r2, [r7, #22]
 800146a:	7afb      	ldrb	r3, [r7, #11]
 800146c:	429a      	cmp	r2, r3
 800146e:	f4ff af13 	bcc.w	8001298 <bmi3_set_sensor_config+0x30>
    if ((rslt == BMI3_OK) && (sens_cfg != NULL))
 8001472:	e003      	b.n	800147c <bmi3_set_sensor_config+0x214>
            {
                break;
 8001474:	bf00      	nop
    if ((rslt == BMI3_OK) && (sens_cfg != NULL))
 8001476:	e001      	b.n	800147c <bmi3_set_sensor_config+0x214>
            }
        }
    }
    else
    {
        rslt = BMI3_E_NULL_PTR;
 8001478:	23ff      	movs	r3, #255	@ 0xff
 800147a:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 800147c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001480:	4618      	mov	r0, r3
 8001482:	3718      	adds	r7, #24
 8001484:	46bd      	mov	sp, r7
 8001486:	bd80      	pop	{r7, pc}

08001488 <set_accel_config>:
/*!
 * @brief This internal API sets accelerometer configurations like ODR, accel mode,
 * bandwidth, average samples and range.
 */
static int8_t set_accel_config(struct bmi3_accel_config *config, struct bmi3_dev *dev)
{
 8001488:	b580      	push	{r7, lr}
 800148a:	b086      	sub	sp, #24
 800148c:	af00      	add	r7, sp, #0
 800148e:	6078      	str	r0, [r7, #4]
 8001490:	6039      	str	r1, [r7, #0]
    /* Variable to store result of API */
    int8_t rslt;

    /* Variable to store data */
    uint8_t reg_data[2] = { 0 };
 8001492:	2300      	movs	r3, #0
 8001494:	813b      	strh	r3, [r7, #8]

    uint16_t odr, range, bwp, avg_num, acc_mode;

    if (config != NULL)
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	2b00      	cmp	r3, #0
 800149a:	f000 80a7 	beq.w	80015ec <set_accel_config+0x164>
    {
        /* Validate bandwidth and averaging samples */
        rslt = validate_bw_avg_acc_mode(&config->bwp, &config->acc_mode, &config->avg_num, dev);
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	1c58      	adds	r0, r3, #1
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	1c99      	adds	r1, r3, #2
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	1d1a      	adds	r2, r3, #4
 80014aa:	683b      	ldr	r3, [r7, #0]
 80014ac:	f000 f8f2 	bl	8001694 <validate_bw_avg_acc_mode>
 80014b0:	4603      	mov	r3, r0
 80014b2:	75fb      	strb	r3, [r7, #23]

        if (rslt == BMI3_OK)
 80014b4:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80014b8:	2b00      	cmp	r3, #0
 80014ba:	d108      	bne.n	80014ce <set_accel_config+0x46>
        {
            /* Validate ODR and range */
            rslt = validate_acc_odr_range(&config->odr, &config->range, dev);
 80014bc:	6878      	ldr	r0, [r7, #4]
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	3303      	adds	r3, #3
 80014c2:	683a      	ldr	r2, [r7, #0]
 80014c4:	4619      	mov	r1, r3
 80014c6:	f000 f920 	bl	800170a <validate_acc_odr_range>
 80014ca:	4603      	mov	r3, r0
 80014cc:	75fb      	strb	r3, [r7, #23]
        }

        if (rslt == BMI3_OK)
 80014ce:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	d11f      	bne.n	8001516 <set_accel_config+0x8e>
        {
            if (config->acc_mode == BMI3_ACC_MODE_LOW_PWR)
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	789b      	ldrb	r3, [r3, #2]
 80014da:	2b03      	cmp	r3, #3
 80014dc:	d109      	bne.n	80014f2 <set_accel_config+0x6a>
            {
                rslt = validate_acc_odr_avg(config->odr, config->avg_num);
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	781a      	ldrb	r2, [r3, #0]
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	791b      	ldrb	r3, [r3, #4]
 80014e6:	4619      	mov	r1, r3
 80014e8:	4610      	mov	r0, r2
 80014ea:	f001 fa0b 	bl	8002904 <validate_acc_odr_avg>
 80014ee:	4603      	mov	r3, r0
 80014f0:	75fb      	strb	r3, [r7, #23]
            }

            if ((config->acc_mode == BMI3_ACC_MODE_NORMAL) || (config->acc_mode == BMI3_ACC_MODE_HIGH_PERF))
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	789b      	ldrb	r3, [r3, #2]
 80014f6:	2b04      	cmp	r3, #4
 80014f8:	d003      	beq.n	8001502 <set_accel_config+0x7a>
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	789b      	ldrb	r3, [r3, #2]
 80014fe:	2b07      	cmp	r3, #7
 8001500:	d109      	bne.n	8001516 <set_accel_config+0x8e>
            {
                if ((config->odr >= BMI3_ACC_ODR_0_78HZ) && (config->odr <= BMI3_ACC_ODR_6_25HZ))
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	781b      	ldrb	r3, [r3, #0]
 8001506:	2b00      	cmp	r3, #0
 8001508:	d005      	beq.n	8001516 <set_accel_config+0x8e>
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	781b      	ldrb	r3, [r3, #0]
 800150e:	2b04      	cmp	r3, #4
 8001510:	d801      	bhi.n	8001516 <set_accel_config+0x8e>
                {
                    rslt = BMI3_E_ACC_INVALID_CFG;
 8001512:	23fc      	movs	r3, #252	@ 0xfc
 8001514:	75fb      	strb	r3, [r7, #23]
                }
            }
        }

        if (rslt == BMI3_OK)
 8001516:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800151a:	2b00      	cmp	r3, #0
 800151c:	d163      	bne.n	80015e6 <set_accel_config+0x15e>
        {
            /* Set accelerometer ODR */
            odr = BMI3_SET_BIT_POS0(reg_data[0], BMI3_ACC_ODR, config->odr);
 800151e:	7a3b      	ldrb	r3, [r7, #8]
 8001520:	b21b      	sxth	r3, r3
 8001522:	f023 030f 	bic.w	r3, r3, #15
 8001526:	b21a      	sxth	r2, r3
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	781b      	ldrb	r3, [r3, #0]
 800152c:	b21b      	sxth	r3, r3
 800152e:	f003 030f 	and.w	r3, r3, #15
 8001532:	b21b      	sxth	r3, r3
 8001534:	4313      	orrs	r3, r2
 8001536:	b21b      	sxth	r3, r3
 8001538:	82bb      	strh	r3, [r7, #20]

            /* Set accelerometer range */
            range = BMI3_SET_BITS(reg_data[0], BMI3_ACC_RANGE, config->range);
 800153a:	7a3b      	ldrb	r3, [r7, #8]
 800153c:	b21b      	sxth	r3, r3
 800153e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001542:	b21a      	sxth	r2, r3
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	78db      	ldrb	r3, [r3, #3]
 8001548:	b21b      	sxth	r3, r3
 800154a:	011b      	lsls	r3, r3, #4
 800154c:	b21b      	sxth	r3, r3
 800154e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8001552:	b21b      	sxth	r3, r3
 8001554:	4313      	orrs	r3, r2
 8001556:	b21b      	sxth	r3, r3
 8001558:	827b      	strh	r3, [r7, #18]

            /* Set accelerometer bandwidth */
            bwp = BMI3_SET_BITS(reg_data[0], BMI3_ACC_BW, config->bwp);
 800155a:	7a3b      	ldrb	r3, [r7, #8]
 800155c:	b21b      	sxth	r3, r3
 800155e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001562:	b21a      	sxth	r2, r3
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	785b      	ldrb	r3, [r3, #1]
 8001568:	b21b      	sxth	r3, r3
 800156a:	01db      	lsls	r3, r3, #7
 800156c:	b21b      	sxth	r3, r3
 800156e:	b2db      	uxtb	r3, r3
 8001570:	b21b      	sxth	r3, r3
 8001572:	4313      	orrs	r3, r2
 8001574:	b21b      	sxth	r3, r3
 8001576:	823b      	strh	r3, [r7, #16]

            /* Set accelerometer average number of samples */
            avg_num = BMI3_SET_BITS(reg_data[1], BMI3_ACC_AVG_NUM, config->avg_num);
 8001578:	7a7b      	ldrb	r3, [r7, #9]
 800157a:	b21a      	sxth	r2, r3
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	791b      	ldrb	r3, [r3, #4]
 8001580:	b21b      	sxth	r3, r3
 8001582:	021b      	lsls	r3, r3, #8
 8001584:	b21b      	sxth	r3, r3
 8001586:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800158a:	b21b      	sxth	r3, r3
 800158c:	4313      	orrs	r3, r2
 800158e:	b21b      	sxth	r3, r3
 8001590:	81fb      	strh	r3, [r7, #14]

            /* Set accelerometer accel mode */
            acc_mode = BMI3_SET_BITS(reg_data[1], BMI3_ACC_MODE, config->acc_mode);
 8001592:	7a7b      	ldrb	r3, [r7, #9]
 8001594:	b21a      	sxth	r2, r3
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	789b      	ldrb	r3, [r3, #2]
 800159a:	b21b      	sxth	r3, r3
 800159c:	031b      	lsls	r3, r3, #12
 800159e:	b21b      	sxth	r3, r3
 80015a0:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 80015a4:	b21b      	sxth	r3, r3
 80015a6:	4313      	orrs	r3, r2
 80015a8:	b21b      	sxth	r3, r3
 80015aa:	81bb      	strh	r3, [r7, #12]

            reg_data[0] = (uint8_t)(odr | range | bwp);
 80015ac:	8abb      	ldrh	r3, [r7, #20]
 80015ae:	b2da      	uxtb	r2, r3
 80015b0:	8a7b      	ldrh	r3, [r7, #18]
 80015b2:	b2db      	uxtb	r3, r3
 80015b4:	4313      	orrs	r3, r2
 80015b6:	b2da      	uxtb	r2, r3
 80015b8:	8a3b      	ldrh	r3, [r7, #16]
 80015ba:	b2db      	uxtb	r3, r3
 80015bc:	4313      	orrs	r3, r2
 80015be:	b2db      	uxtb	r3, r3
 80015c0:	723b      	strb	r3, [r7, #8]
            reg_data[1] = (uint8_t)((avg_num | acc_mode) >> 8);
 80015c2:	89fa      	ldrh	r2, [r7, #14]
 80015c4:	89bb      	ldrh	r3, [r7, #12]
 80015c6:	4313      	orrs	r3, r2
 80015c8:	b29b      	uxth	r3, r3
 80015ca:	0a1b      	lsrs	r3, r3, #8
 80015cc:	b29b      	uxth	r3, r3
 80015ce:	b2db      	uxtb	r3, r3
 80015d0:	727b      	strb	r3, [r7, #9]

            /* Set configurations for accel */
            rslt = bmi3_set_regs(BMI3_REG_ACC_CONF, reg_data, 2, dev);
 80015d2:	f107 0108 	add.w	r1, r7, #8
 80015d6:	683b      	ldr	r3, [r7, #0]
 80015d8:	2202      	movs	r2, #2
 80015da:	2020      	movs	r0, #32
 80015dc:	f7ff fd51 	bl	8001082 <bmi3_set_regs>
 80015e0:	4603      	mov	r3, r0
 80015e2:	75fb      	strb	r3, [r7, #23]
 80015e4:	e004      	b.n	80015f0 <set_accel_config+0x168>
        }
        else
        {
            rslt = BMI3_E_ACC_INVALID_CFG;
 80015e6:	23fc      	movs	r3, #252	@ 0xfc
 80015e8:	75fb      	strb	r3, [r7, #23]
 80015ea:	e001      	b.n	80015f0 <set_accel_config+0x168>
        }
    }
    else
    {
        rslt = BMI3_E_NULL_PTR;
 80015ec:	23ff      	movs	r3, #255	@ 0xff
 80015ee:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 80015f0:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80015f4:	4618      	mov	r0, r3
 80015f6:	3718      	adds	r7, #24
 80015f8:	46bd      	mov	sp, r7
 80015fa:	bd80      	pop	{r7, pc}

080015fc <get_accel_config>:
/*!
 * @brief This internal API gets accelerometer configurations like ODR,
 * bandwidth, accel mode, average samples and gravity range.
 */
static int8_t get_accel_config(struct bmi3_accel_config *config, struct bmi3_dev *dev)
{
 80015fc:	b580      	push	{r7, lr}
 80015fe:	b084      	sub	sp, #16
 8001600:	af00      	add	r7, sp, #0
 8001602:	6078      	str	r0, [r7, #4]
 8001604:	6039      	str	r1, [r7, #0]
    /* Variable to store result of API */
    int8_t rslt;

    /* Array to store data */
    uint8_t data_array[2] = { 0 };
 8001606:	2300      	movs	r3, #0
 8001608:	813b      	strh	r3, [r7, #8]

    uint16_t reg_data;

    if (config != NULL)
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	2b00      	cmp	r3, #0
 800160e:	d039      	beq.n	8001684 <get_accel_config+0x88>
    {
        /* Read the sensor configuration details */
        rslt = bmi3_get_regs(BMI3_REG_ACC_CONF, data_array, 2, dev);
 8001610:	f107 0108 	add.w	r1, r7, #8
 8001614:	683b      	ldr	r3, [r7, #0]
 8001616:	2202      	movs	r2, #2
 8001618:	2020      	movs	r0, #32
 800161a:	f7ff fccd 	bl	8000fb8 <bmi3_get_regs>
 800161e:	4603      	mov	r3, r0
 8001620:	73fb      	strb	r3, [r7, #15]

        if (rslt == BMI3_OK)
 8001622:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001626:	2b00      	cmp	r3, #0
 8001628:	d12e      	bne.n	8001688 <get_accel_config+0x8c>
        {
            reg_data = data_array[0];
 800162a:	7a3b      	ldrb	r3, [r7, #8]
 800162c:	81bb      	strh	r3, [r7, #12]

            /* Get accelerometer ODR */
            config->odr = BMI3_GET_BIT_POS0(reg_data, BMI3_ACC_ODR);
 800162e:	89bb      	ldrh	r3, [r7, #12]
 8001630:	b2db      	uxtb	r3, r3
 8001632:	f003 030f 	and.w	r3, r3, #15
 8001636:	b2da      	uxtb	r2, r3
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	701a      	strb	r2, [r3, #0]

            /* Get accelerometer range */
            config->range = BMI3_GET_BITS(reg_data, BMI3_ACC_RANGE);
 800163c:	89bb      	ldrh	r3, [r7, #12]
 800163e:	111b      	asrs	r3, r3, #4
 8001640:	b2db      	uxtb	r3, r3
 8001642:	f003 0307 	and.w	r3, r3, #7
 8001646:	b2da      	uxtb	r2, r3
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	70da      	strb	r2, [r3, #3]

            /* Get accelerometer bandwidth */
            config->bwp = BMI3_GET_BITS(reg_data, BMI3_ACC_BW);
 800164c:	89bb      	ldrh	r3, [r7, #12]
 800164e:	11db      	asrs	r3, r3, #7
 8001650:	b2db      	uxtb	r3, r3
 8001652:	f003 0301 	and.w	r3, r3, #1
 8001656:	b2da      	uxtb	r2, r3
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	705a      	strb	r2, [r3, #1]

            reg_data = (uint16_t)data_array[1] << 8;
 800165c:	7a7b      	ldrb	r3, [r7, #9]
 800165e:	021b      	lsls	r3, r3, #8
 8001660:	81bb      	strh	r3, [r7, #12]

            /* Get accelerometer average samples */
            config->avg_num = BMI3_GET_BITS(reg_data, BMI3_ACC_AVG_NUM);
 8001662:	89bb      	ldrh	r3, [r7, #12]
 8001664:	121b      	asrs	r3, r3, #8
 8001666:	b2db      	uxtb	r3, r3
 8001668:	f003 0307 	and.w	r3, r3, #7
 800166c:	b2da      	uxtb	r2, r3
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	711a      	strb	r2, [r3, #4]

            /* Get accel mode */
            config->acc_mode = BMI3_GET_BITS(reg_data, BMI3_ACC_MODE);
 8001672:	89bb      	ldrh	r3, [r7, #12]
 8001674:	131b      	asrs	r3, r3, #12
 8001676:	b2db      	uxtb	r3, r3
 8001678:	f003 0307 	and.w	r3, r3, #7
 800167c:	b2da      	uxtb	r2, r3
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	709a      	strb	r2, [r3, #2]
 8001682:	e001      	b.n	8001688 <get_accel_config+0x8c>
        }
    }
    else
    {
        rslt = BMI3_E_NULL_PTR;
 8001684:	23ff      	movs	r3, #255	@ 0xff
 8001686:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 8001688:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800168c:	4618      	mov	r0, r3
 800168e:	3710      	adds	r7, #16
 8001690:	46bd      	mov	sp, r7
 8001692:	bd80      	pop	{r7, pc}

08001694 <validate_bw_avg_acc_mode>:
/*!
 * @brief This internal API validates bandwidth and accel mode of the
 * accelerometer set by the user.
 */
static int8_t validate_bw_avg_acc_mode(uint8_t *bandwidth, uint8_t *acc_mode, uint8_t *avg_num, struct bmi3_dev *dev)
{
 8001694:	b580      	push	{r7, lr}
 8001696:	b086      	sub	sp, #24
 8001698:	af00      	add	r7, sp, #0
 800169a:	60f8      	str	r0, [r7, #12]
 800169c:	60b9      	str	r1, [r7, #8]
 800169e:	607a      	str	r2, [r7, #4]
 80016a0:	603b      	str	r3, [r7, #0]
    /* Variable to store result of API */
    int8_t rslt;

    if ((bandwidth != NULL) && (acc_mode != NULL) && (avg_num != NULL))
 80016a2:	68fb      	ldr	r3, [r7, #12]
 80016a4:	2b00      	cmp	r3, #0
 80016a6:	d026      	beq.n	80016f6 <validate_bw_avg_acc_mode+0x62>
 80016a8:	68bb      	ldr	r3, [r7, #8]
 80016aa:	2b00      	cmp	r3, #0
 80016ac:	d023      	beq.n	80016f6 <validate_bw_avg_acc_mode+0x62>
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	2b00      	cmp	r3, #0
 80016b2:	d020      	beq.n	80016f6 <validate_bw_avg_acc_mode+0x62>
    {
        /* Validate and auto-correct accel mode */
        rslt = check_boundary_val(acc_mode, BMI3_ACC_MODE_DISABLE, BMI3_ACC_MODE_HIGH_PERF, dev);
 80016b4:	683b      	ldr	r3, [r7, #0]
 80016b6:	2207      	movs	r2, #7
 80016b8:	2100      	movs	r1, #0
 80016ba:	68b8      	ldr	r0, [r7, #8]
 80016bc:	f000 f84e 	bl	800175c <check_boundary_val>
 80016c0:	4603      	mov	r3, r0
 80016c2:	75fb      	strb	r3, [r7, #23]

        if (rslt == BMI3_OK)
 80016c4:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80016c8:	2b00      	cmp	r3, #0
 80016ca:	d117      	bne.n	80016fc <validate_bw_avg_acc_mode+0x68>
        {
            /* Validate for averaging number of samples */
            rslt = check_boundary_val(avg_num, BMI3_ACC_AVG1, BMI3_ACC_AVG64, dev);
 80016cc:	683b      	ldr	r3, [r7, #0]
 80016ce:	2206      	movs	r2, #6
 80016d0:	2100      	movs	r1, #0
 80016d2:	6878      	ldr	r0, [r7, #4]
 80016d4:	f000 f842 	bl	800175c <check_boundary_val>
 80016d8:	4603      	mov	r3, r0
 80016da:	75fb      	strb	r3, [r7, #23]

            if (rslt == BMI3_OK)
 80016dc:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80016e0:	2b00      	cmp	r3, #0
 80016e2:	d10b      	bne.n	80016fc <validate_bw_avg_acc_mode+0x68>
            {
                /* Validate bandwidth */
                rslt = check_boundary_val(bandwidth, BMI3_ACC_BW_ODR_HALF, BMI3_ACC_BW_ODR_QUARTER, dev);
 80016e4:	683b      	ldr	r3, [r7, #0]
 80016e6:	2201      	movs	r2, #1
 80016e8:	2100      	movs	r1, #0
 80016ea:	68f8      	ldr	r0, [r7, #12]
 80016ec:	f000 f836 	bl	800175c <check_boundary_val>
 80016f0:	4603      	mov	r3, r0
 80016f2:	75fb      	strb	r3, [r7, #23]
        if (rslt == BMI3_OK)
 80016f4:	e002      	b.n	80016fc <validate_bw_avg_acc_mode+0x68>
            }
        }
    }
    else
    {
        rslt = BMI3_E_NULL_PTR;
 80016f6:	23ff      	movs	r3, #255	@ 0xff
 80016f8:	75fb      	strb	r3, [r7, #23]
 80016fa:	e000      	b.n	80016fe <validate_bw_avg_acc_mode+0x6a>
        if (rslt == BMI3_OK)
 80016fc:	bf00      	nop
    }

    return rslt;
 80016fe:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001702:	4618      	mov	r0, r3
 8001704:	3718      	adds	r7, #24
 8001706:	46bd      	mov	sp, r7
 8001708:	bd80      	pop	{r7, pc}

0800170a <validate_acc_odr_range>:
/*!
 * @brief This internal API validates ODR and range of the accelerometer set by
 * the user.
 */
static int8_t validate_acc_odr_range(uint8_t *odr, uint8_t *range, struct bmi3_dev *dev)
{
 800170a:	b580      	push	{r7, lr}
 800170c:	b086      	sub	sp, #24
 800170e:	af00      	add	r7, sp, #0
 8001710:	60f8      	str	r0, [r7, #12]
 8001712:	60b9      	str	r1, [r7, #8]
 8001714:	607a      	str	r2, [r7, #4]
    /* Variable to store result of API */
    int8_t rslt;

    if ((odr != NULL) && (range != NULL))
 8001716:	68fb      	ldr	r3, [r7, #12]
 8001718:	2b00      	cmp	r3, #0
 800171a:	d017      	beq.n	800174c <validate_acc_odr_range+0x42>
 800171c:	68bb      	ldr	r3, [r7, #8]
 800171e:	2b00      	cmp	r3, #0
 8001720:	d014      	beq.n	800174c <validate_acc_odr_range+0x42>
    {
        /* Validate and auto correct ODR */
        rslt = check_boundary_val(odr, BMI3_ACC_ODR_0_78HZ, BMI3_ACC_ODR_6400HZ, dev);
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	220e      	movs	r2, #14
 8001726:	2101      	movs	r1, #1
 8001728:	68f8      	ldr	r0, [r7, #12]
 800172a:	f000 f817 	bl	800175c <check_boundary_val>
 800172e:	4603      	mov	r3, r0
 8001730:	75fb      	strb	r3, [r7, #23]

        if (rslt == BMI3_OK)
 8001732:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001736:	2b00      	cmp	r3, #0
 8001738:	d10a      	bne.n	8001750 <validate_acc_odr_range+0x46>
        {
            /* Validate and auto correct Range */
            rslt = check_boundary_val(range, BMI3_ACC_RANGE_2G, BMI3_ACC_RANGE_16G, dev);
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	2203      	movs	r2, #3
 800173e:	2100      	movs	r1, #0
 8001740:	68b8      	ldr	r0, [r7, #8]
 8001742:	f000 f80b 	bl	800175c <check_boundary_val>
 8001746:	4603      	mov	r3, r0
 8001748:	75fb      	strb	r3, [r7, #23]
        if (rslt == BMI3_OK)
 800174a:	e001      	b.n	8001750 <validate_acc_odr_range+0x46>
        }
    }
    else
    {
        rslt = BMI3_E_NULL_PTR;
 800174c:	23ff      	movs	r3, #255	@ 0xff
 800174e:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 8001750:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001754:	4618      	mov	r0, r3
 8001756:	3718      	adds	r7, #24
 8001758:	46bd      	mov	sp, r7
 800175a:	bd80      	pop	{r7, pc}

0800175c <check_boundary_val>:

/*!
 * @brief This internal API is used to validate the boundary conditions.
 */
static int8_t check_boundary_val(uint8_t *val, uint8_t min, uint8_t max, struct bmi3_dev *dev)
{
 800175c:	b580      	push	{r7, lr}
 800175e:	b086      	sub	sp, #24
 8001760:	af00      	add	r7, sp, #0
 8001762:	60f8      	str	r0, [r7, #12]
 8001764:	607b      	str	r3, [r7, #4]
 8001766:	460b      	mov	r3, r1
 8001768:	72fb      	strb	r3, [r7, #11]
 800176a:	4613      	mov	r3, r2
 800176c:	72bb      	strb	r3, [r7, #10]
    /* Variable to store result of API */
    int8_t rslt;

    /* Null-pointer check */
    rslt = null_ptr_check(dev);
 800176e:	6878      	ldr	r0, [r7, #4]
 8001770:	f000 f93c 	bl	80019ec <null_ptr_check>
 8001774:	4603      	mov	r3, r0
 8001776:	75fb      	strb	r3, [r7, #23]

    if ((rslt == BMI3_OK) && (val != NULL))
 8001778:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800177c:	2b00      	cmp	r3, #0
 800177e:	d121      	bne.n	80017c4 <check_boundary_val+0x68>
 8001780:	68fb      	ldr	r3, [r7, #12]
 8001782:	2b00      	cmp	r3, #0
 8001784:	d01e      	beq.n	80017c4 <check_boundary_val+0x68>
    {
        /* Check if value is below minimum value */
        if (*val < min)
 8001786:	68fb      	ldr	r3, [r7, #12]
 8001788:	781b      	ldrb	r3, [r3, #0]
 800178a:	7afa      	ldrb	r2, [r7, #11]
 800178c:	429a      	cmp	r2, r3
 800178e:	d909      	bls.n	80017a4 <check_boundary_val+0x48>
        {
            /* Auto correct the invalid value to minimum value */
            *val = min;
 8001790:	68fb      	ldr	r3, [r7, #12]
 8001792:	7afa      	ldrb	r2, [r7, #11]
 8001794:	701a      	strb	r2, [r3, #0]
            dev->info |= BMI3_I_MIN_VALUE;
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	7a1b      	ldrb	r3, [r3, #8]
 800179a:	f043 0301 	orr.w	r3, r3, #1
 800179e:	b2da      	uxtb	r2, r3
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	721a      	strb	r2, [r3, #8]
        }

        /* Check if value is above maximum value */
        if (*val > max)
 80017a4:	68fb      	ldr	r3, [r7, #12]
 80017a6:	781b      	ldrb	r3, [r3, #0]
 80017a8:	7aba      	ldrb	r2, [r7, #10]
 80017aa:	429a      	cmp	r2, r3
 80017ac:	d20c      	bcs.n	80017c8 <check_boundary_val+0x6c>
        {
            /* Auto correct the invalid value to maximum value */
            *val = max;
 80017ae:	68fb      	ldr	r3, [r7, #12]
 80017b0:	7aba      	ldrb	r2, [r7, #10]
 80017b2:	701a      	strb	r2, [r3, #0]
            dev->info |= BMI3_I_MAX_VALUE;
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	7a1b      	ldrb	r3, [r3, #8]
 80017b8:	f043 0302 	orr.w	r3, r3, #2
 80017bc:	b2da      	uxtb	r2, r3
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	721a      	strb	r2, [r3, #8]
        if (*val > max)
 80017c2:	e001      	b.n	80017c8 <check_boundary_val+0x6c>
        }
    }
    else
    {
        rslt = BMI3_E_NULL_PTR;
 80017c4:	23ff      	movs	r3, #255	@ 0xff
 80017c6:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 80017c8:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80017cc:	4618      	mov	r0, r3
 80017ce:	3718      	adds	r7, #24
 80017d0:	46bd      	mov	sp, r7
 80017d2:	bd80      	pop	{r7, pc}

080017d4 <set_gyro_config>:
/*!
 * @brief This internal API sets gyroscope configurations like ODR,
 * bandwidth, gyro mode, average samples and dps range.
 */
static int8_t set_gyro_config(struct bmi3_gyro_config *config, struct bmi3_dev *dev)
{
 80017d4:	b580      	push	{r7, lr}
 80017d6:	b086      	sub	sp, #24
 80017d8:	af00      	add	r7, sp, #0
 80017da:	6078      	str	r0, [r7, #4]
 80017dc:	6039      	str	r1, [r7, #0]
    /* Variable to store result of API */
    int8_t rslt;

    /* Variable to store data */
    uint8_t reg_data[2] = { 0 };
 80017de:	2300      	movs	r3, #0
 80017e0:	813b      	strh	r3, [r7, #8]

    uint16_t odr, range, bwp, avg_num, gyr_mode;

    if (config != NULL)
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	2b00      	cmp	r3, #0
 80017e6:	f000 8095 	beq.w	8001914 <set_gyro_config+0x140>
    {
        /* Validate bandwidth, average samples and mode */
        rslt = validate_bw_avg_gyr_mode(&config->bwp, &config->gyr_mode, &config->avg_num, dev);
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	1c58      	adds	r0, r3, #1
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	1c99      	adds	r1, r3, #2
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	1d1a      	adds	r2, r3, #4
 80017f6:	683b      	ldr	r3, [r7, #0]
 80017f8:	f000 f894 	bl	8001924 <validate_bw_avg_gyr_mode>
 80017fc:	4603      	mov	r3, r0
 80017fe:	75fb      	strb	r3, [r7, #23]

        if (rslt == BMI3_OK)
 8001800:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001804:	2b00      	cmp	r3, #0
 8001806:	d108      	bne.n	800181a <set_gyro_config+0x46>
        {
            /* Validate ODR and range */
            rslt = validate_gyr_odr_range(&config->odr, &config->range, dev);
 8001808:	6878      	ldr	r0, [r7, #4]
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	3303      	adds	r3, #3
 800180e:	683a      	ldr	r2, [r7, #0]
 8001810:	4619      	mov	r1, r3
 8001812:	f000 f8c2 	bl	800199a <validate_gyr_odr_range>
 8001816:	4603      	mov	r3, r0
 8001818:	75fb      	strb	r3, [r7, #23]
        }

        if (rslt == BMI3_OK)
 800181a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800181e:	2b00      	cmp	r3, #0
 8001820:	d10d      	bne.n	800183e <set_gyro_config+0x6a>
        {
            if (config->gyr_mode == BMI3_GYR_MODE_LOW_PWR)
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	789b      	ldrb	r3, [r3, #2]
 8001826:	2b03      	cmp	r3, #3
 8001828:	d109      	bne.n	800183e <set_gyro_config+0x6a>
            {
                rslt = validate_gyr_odr_avg(config->odr, config->avg_num);
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	781a      	ldrb	r2, [r3, #0]
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	791b      	ldrb	r3, [r3, #4]
 8001832:	4619      	mov	r1, r3
 8001834:	4610      	mov	r0, r2
 8001836:	f001 f943 	bl	8002ac0 <validate_gyr_odr_avg>
 800183a:	4603      	mov	r3, r0
 800183c:	75fb      	strb	r3, [r7, #23]
            }
        }

        if (rslt == BMI3_OK)
 800183e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001842:	2b00      	cmp	r3, #0
 8001844:	d163      	bne.n	800190e <set_gyro_config+0x13a>
        {
            /* Set gyroscope ODR */
            odr = BMI3_SET_BIT_POS0(reg_data[0], BMI3_GYR_ODR, config->odr);
 8001846:	7a3b      	ldrb	r3, [r7, #8]
 8001848:	b21b      	sxth	r3, r3
 800184a:	f023 030f 	bic.w	r3, r3, #15
 800184e:	b21a      	sxth	r2, r3
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	781b      	ldrb	r3, [r3, #0]
 8001854:	b21b      	sxth	r3, r3
 8001856:	f003 030f 	and.w	r3, r3, #15
 800185a:	b21b      	sxth	r3, r3
 800185c:	4313      	orrs	r3, r2
 800185e:	b21b      	sxth	r3, r3
 8001860:	82bb      	strh	r3, [r7, #20]

            /* Set gyroscope range */
            range = BMI3_SET_BITS(reg_data[0], BMI3_GYR_RANGE, config->range);
 8001862:	7a3b      	ldrb	r3, [r7, #8]
 8001864:	b21b      	sxth	r3, r3
 8001866:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800186a:	b21a      	sxth	r2, r3
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	78db      	ldrb	r3, [r3, #3]
 8001870:	b21b      	sxth	r3, r3
 8001872:	011b      	lsls	r3, r3, #4
 8001874:	b21b      	sxth	r3, r3
 8001876:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800187a:	b21b      	sxth	r3, r3
 800187c:	4313      	orrs	r3, r2
 800187e:	b21b      	sxth	r3, r3
 8001880:	827b      	strh	r3, [r7, #18]

            /* Set gyroscope bandwidth */
            bwp = BMI3_SET_BITS(reg_data[0], BMI3_GYR_BW, config->bwp);
 8001882:	7a3b      	ldrb	r3, [r7, #8]
 8001884:	b21b      	sxth	r3, r3
 8001886:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800188a:	b21a      	sxth	r2, r3
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	785b      	ldrb	r3, [r3, #1]
 8001890:	b21b      	sxth	r3, r3
 8001892:	01db      	lsls	r3, r3, #7
 8001894:	b21b      	sxth	r3, r3
 8001896:	b2db      	uxtb	r3, r3
 8001898:	b21b      	sxth	r3, r3
 800189a:	4313      	orrs	r3, r2
 800189c:	b21b      	sxth	r3, r3
 800189e:	823b      	strh	r3, [r7, #16]

            /* Set gyroscope average sample */
            avg_num = BMI3_SET_BITS(reg_data[1], BMI3_GYR_AVG_NUM, config->avg_num);
 80018a0:	7a7b      	ldrb	r3, [r7, #9]
 80018a2:	b21a      	sxth	r2, r3
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	791b      	ldrb	r3, [r3, #4]
 80018a8:	b21b      	sxth	r3, r3
 80018aa:	021b      	lsls	r3, r3, #8
 80018ac:	b21b      	sxth	r3, r3
 80018ae:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80018b2:	b21b      	sxth	r3, r3
 80018b4:	4313      	orrs	r3, r2
 80018b6:	b21b      	sxth	r3, r3
 80018b8:	81fb      	strh	r3, [r7, #14]

            /* Set gyroscope mode */
            gyr_mode = BMI3_SET_BITS(reg_data[1], BMI3_GYR_MODE, config->gyr_mode);
 80018ba:	7a7b      	ldrb	r3, [r7, #9]
 80018bc:	b21a      	sxth	r2, r3
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	789b      	ldrb	r3, [r3, #2]
 80018c2:	b21b      	sxth	r3, r3
 80018c4:	031b      	lsls	r3, r3, #12
 80018c6:	b21b      	sxth	r3, r3
 80018c8:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 80018cc:	b21b      	sxth	r3, r3
 80018ce:	4313      	orrs	r3, r2
 80018d0:	b21b      	sxth	r3, r3
 80018d2:	81bb      	strh	r3, [r7, #12]

            reg_data[0] = (uint8_t)(odr | range | bwp);
 80018d4:	8abb      	ldrh	r3, [r7, #20]
 80018d6:	b2da      	uxtb	r2, r3
 80018d8:	8a7b      	ldrh	r3, [r7, #18]
 80018da:	b2db      	uxtb	r3, r3
 80018dc:	4313      	orrs	r3, r2
 80018de:	b2da      	uxtb	r2, r3
 80018e0:	8a3b      	ldrh	r3, [r7, #16]
 80018e2:	b2db      	uxtb	r3, r3
 80018e4:	4313      	orrs	r3, r2
 80018e6:	b2db      	uxtb	r3, r3
 80018e8:	723b      	strb	r3, [r7, #8]
            reg_data[1] = (uint8_t)((avg_num | gyr_mode) >> 8);
 80018ea:	89fa      	ldrh	r2, [r7, #14]
 80018ec:	89bb      	ldrh	r3, [r7, #12]
 80018ee:	4313      	orrs	r3, r2
 80018f0:	b29b      	uxth	r3, r3
 80018f2:	0a1b      	lsrs	r3, r3, #8
 80018f4:	b29b      	uxth	r3, r3
 80018f6:	b2db      	uxtb	r3, r3
 80018f8:	727b      	strb	r3, [r7, #9]

            /* Set gyro configurations */
            rslt = bmi3_set_regs(BMI3_REG_GYR_CONF, reg_data, 2, dev);
 80018fa:	f107 0108 	add.w	r1, r7, #8
 80018fe:	683b      	ldr	r3, [r7, #0]
 8001900:	2202      	movs	r2, #2
 8001902:	2021      	movs	r0, #33	@ 0x21
 8001904:	f7ff fbbd 	bl	8001082 <bmi3_set_regs>
 8001908:	4603      	mov	r3, r0
 800190a:	75fb      	strb	r3, [r7, #23]
 800190c:	e004      	b.n	8001918 <set_gyro_config+0x144>
        }
        else
        {
            rslt = BMI3_E_GYRO_INVALID_CFG;
 800190e:	23fb      	movs	r3, #251	@ 0xfb
 8001910:	75fb      	strb	r3, [r7, #23]
 8001912:	e001      	b.n	8001918 <set_gyro_config+0x144>
        }
    }
    else
    {
        rslt = BMI3_E_NULL_PTR;
 8001914:	23ff      	movs	r3, #255	@ 0xff
 8001916:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 8001918:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800191c:	4618      	mov	r0, r3
 800191e:	3718      	adds	r7, #24
 8001920:	46bd      	mov	sp, r7
 8001922:	bd80      	pop	{r7, pc}

08001924 <validate_bw_avg_gyr_mode>:
 */
static int8_t validate_bw_avg_gyr_mode(uint8_t *bandwidth,
                                       uint8_t *gyr_mode,
                                       const uint8_t *avg_num,
                                       struct bmi3_dev *dev)
{
 8001924:	b580      	push	{r7, lr}
 8001926:	b086      	sub	sp, #24
 8001928:	af00      	add	r7, sp, #0
 800192a:	60f8      	str	r0, [r7, #12]
 800192c:	60b9      	str	r1, [r7, #8]
 800192e:	607a      	str	r2, [r7, #4]
 8001930:	603b      	str	r3, [r7, #0]
    /* Variable to store result of API */
    int8_t rslt;

    if ((bandwidth != NULL) && (gyr_mode != NULL) && (avg_num != NULL))
 8001932:	68fb      	ldr	r3, [r7, #12]
 8001934:	2b00      	cmp	r3, #0
 8001936:	d026      	beq.n	8001986 <validate_bw_avg_gyr_mode+0x62>
 8001938:	68bb      	ldr	r3, [r7, #8]
 800193a:	2b00      	cmp	r3, #0
 800193c:	d023      	beq.n	8001986 <validate_bw_avg_gyr_mode+0x62>
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	2b00      	cmp	r3, #0
 8001942:	d020      	beq.n	8001986 <validate_bw_avg_gyr_mode+0x62>
    {
        /* Validate and auto-correct gyro mode */
        rslt = check_boundary_val(gyr_mode, BMI3_GYR_MODE_DISABLE, BMI3_GYR_MODE_HIGH_PERF, dev);
 8001944:	683b      	ldr	r3, [r7, #0]
 8001946:	2207      	movs	r2, #7
 8001948:	2100      	movs	r1, #0
 800194a:	68b8      	ldr	r0, [r7, #8]
 800194c:	f7ff ff06 	bl	800175c <check_boundary_val>
 8001950:	4603      	mov	r3, r0
 8001952:	75fb      	strb	r3, [r7, #23]

        if (rslt == BMI3_OK)
 8001954:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001958:	2b00      	cmp	r3, #0
 800195a:	d117      	bne.n	800198c <validate_bw_avg_gyr_mode+0x68>
        {
            /* Validate for averaging mode */
            rslt = check_boundary_val(bandwidth, BMI3_GYR_AVG1, BMI3_GYR_AVG64, dev);
 800195c:	683b      	ldr	r3, [r7, #0]
 800195e:	2206      	movs	r2, #6
 8001960:	2100      	movs	r1, #0
 8001962:	68f8      	ldr	r0, [r7, #12]
 8001964:	f7ff fefa 	bl	800175c <check_boundary_val>
 8001968:	4603      	mov	r3, r0
 800196a:	75fb      	strb	r3, [r7, #23]

            if (rslt == BMI3_OK)
 800196c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001970:	2b00      	cmp	r3, #0
 8001972:	d10b      	bne.n	800198c <validate_bw_avg_gyr_mode+0x68>
            {
                /* Validate for bandwidth */
                rslt = check_boundary_val(bandwidth, BMI3_GYR_BW_ODR_HALF, BMI3_GYR_BW_ODR_QUARTER, dev);
 8001974:	683b      	ldr	r3, [r7, #0]
 8001976:	2201      	movs	r2, #1
 8001978:	2100      	movs	r1, #0
 800197a:	68f8      	ldr	r0, [r7, #12]
 800197c:	f7ff feee 	bl	800175c <check_boundary_val>
 8001980:	4603      	mov	r3, r0
 8001982:	75fb      	strb	r3, [r7, #23]
        if (rslt == BMI3_OK)
 8001984:	e002      	b.n	800198c <validate_bw_avg_gyr_mode+0x68>
            }
        }
    }
    else
    {
        rslt = BMI3_E_NULL_PTR;
 8001986:	23ff      	movs	r3, #255	@ 0xff
 8001988:	75fb      	strb	r3, [r7, #23]
 800198a:	e000      	b.n	800198e <validate_bw_avg_gyr_mode+0x6a>
        if (rslt == BMI3_OK)
 800198c:	bf00      	nop
    }

    return rslt;
 800198e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001992:	4618      	mov	r0, r3
 8001994:	3718      	adds	r7, #24
 8001996:	46bd      	mov	sp, r7
 8001998:	bd80      	pop	{r7, pc}

0800199a <validate_gyr_odr_range>:
/*!
 * @brief This internal API validates ODR and range of the gyroscope set by
 * the user.
 */
static int8_t validate_gyr_odr_range(uint8_t *odr, uint8_t *range, struct bmi3_dev *dev)
{
 800199a:	b580      	push	{r7, lr}
 800199c:	b086      	sub	sp, #24
 800199e:	af00      	add	r7, sp, #0
 80019a0:	60f8      	str	r0, [r7, #12]
 80019a2:	60b9      	str	r1, [r7, #8]
 80019a4:	607a      	str	r2, [r7, #4]
    /* Variable to store result of API */
    int8_t rslt;

    if ((odr != NULL) && (range != NULL))
 80019a6:	68fb      	ldr	r3, [r7, #12]
 80019a8:	2b00      	cmp	r3, #0
 80019aa:	d017      	beq.n	80019dc <validate_gyr_odr_range+0x42>
 80019ac:	68bb      	ldr	r3, [r7, #8]
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	d014      	beq.n	80019dc <validate_gyr_odr_range+0x42>
    {
        /* Validate and auto correct ODR */
        rslt = check_boundary_val(odr, BMI3_GYR_ODR_0_78HZ, BMI3_GYR_ODR_6400HZ, dev);
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	220e      	movs	r2, #14
 80019b6:	2101      	movs	r1, #1
 80019b8:	68f8      	ldr	r0, [r7, #12]
 80019ba:	f7ff fecf 	bl	800175c <check_boundary_val>
 80019be:	4603      	mov	r3, r0
 80019c0:	75fb      	strb	r3, [r7, #23]

        if (rslt == BMI3_OK)
 80019c2:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80019c6:	2b00      	cmp	r3, #0
 80019c8:	d10a      	bne.n	80019e0 <validate_gyr_odr_range+0x46>
        {
            /* Validate and auto correct Range */
            rslt = check_boundary_val(range, BMI3_GYR_RANGE_125DPS, BMI3_GYR_RANGE_2000DPS, dev);
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	2204      	movs	r2, #4
 80019ce:	2100      	movs	r1, #0
 80019d0:	68b8      	ldr	r0, [r7, #8]
 80019d2:	f7ff fec3 	bl	800175c <check_boundary_val>
 80019d6:	4603      	mov	r3, r0
 80019d8:	75fb      	strb	r3, [r7, #23]
        if (rslt == BMI3_OK)
 80019da:	e001      	b.n	80019e0 <validate_gyr_odr_range+0x46>
        }
    }
    else
    {
        rslt = BMI3_E_NULL_PTR;
 80019dc:	23ff      	movs	r3, #255	@ 0xff
 80019de:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 80019e0:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80019e4:	4618      	mov	r0, r3
 80019e6:	3718      	adds	r7, #24
 80019e8:	46bd      	mov	sp, r7
 80019ea:	bd80      	pop	{r7, pc}

080019ec <null_ptr_check>:
/*!
 * @brief This internal API is used to validate the device structure pointer for
 * null conditions.
 */
static int8_t null_ptr_check(const struct bmi3_dev *dev)
{
 80019ec:	b480      	push	{r7}
 80019ee:	b085      	sub	sp, #20
 80019f0:	af00      	add	r7, sp, #0
 80019f2:	6078      	str	r0, [r7, #4]
    int8_t rslt;

    if ((dev == NULL) || (dev->read == NULL) || (dev->write == NULL) || (dev->delay_us == NULL))
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	2b00      	cmp	r3, #0
 80019f8:	d00b      	beq.n	8001a12 <null_ptr_check+0x26>
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	691b      	ldr	r3, [r3, #16]
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	d007      	beq.n	8001a12 <null_ptr_check+0x26>
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	695b      	ldr	r3, [r3, #20]
 8001a06:	2b00      	cmp	r3, #0
 8001a08:	d003      	beq.n	8001a12 <null_ptr_check+0x26>
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	699b      	ldr	r3, [r3, #24]
 8001a0e:	2b00      	cmp	r3, #0
 8001a10:	d102      	bne.n	8001a18 <null_ptr_check+0x2c>
    {
        rslt = BMI3_E_NULL_PTR;
 8001a12:	23ff      	movs	r3, #255	@ 0xff
 8001a14:	73fb      	strb	r3, [r7, #15]
 8001a16:	e001      	b.n	8001a1c <null_ptr_check+0x30>
    }
    else
    {
        /* Device structure is fine */
        rslt = BMI3_OK;
 8001a18:	2300      	movs	r3, #0
 8001a1a:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 8001a1c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001a20:	4618      	mov	r0, r3
 8001a22:	3714      	adds	r7, #20
 8001a24:	46bd      	mov	sp, r7
 8001a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a2a:	4770      	bx	lr

08001a2c <set_any_motion_config>:
/*!
 * @brief This internal API sets any-motion configurations like threshold,
 * duration, accel reference up, hysteresis and wait time.
 */
static int8_t set_any_motion_config(const struct bmi3_any_motion_config *config, struct bmi3_dev *dev)
{
 8001a2c:	b580      	push	{r7, lr}
 8001a2e:	b088      	sub	sp, #32
 8001a30:	af00      	add	r7, sp, #0
 8001a32:	6078      	str	r0, [r7, #4]
 8001a34:	6039      	str	r1, [r7, #0]
    /* Variable to store result of API */
    int8_t rslt;

    /* Array to set the base address of any-motion feature */
    uint8_t base_addr[2] = { BMI3_BASE_ADDR_ANY_MOTION, 0 };
 8001a36:	2305      	movs	r3, #5
 8001a38:	823b      	strh	r3, [r7, #16]

    /* Array to define the feature configuration */
    uint8_t any_mot_config[6] = { 0 };
 8001a3a:	f107 0308 	add.w	r3, r7, #8
 8001a3e:	2200      	movs	r2, #0
 8001a40:	601a      	str	r2, [r3, #0]
 8001a42:	809a      	strh	r2, [r3, #4]

    uint16_t threshold, acc_ref_up, hysteresis, duration, wait_time;

    if (config != NULL)
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	f000 8089 	beq.w	8001b5e <set_any_motion_config+0x132>
    {
        /* Set the any-motion base address to feature engine transmission address to start DMA transaction */
        rslt = bmi3_set_regs(BMI3_REG_FEATURE_DATA_ADDR, base_addr, 2, dev);
 8001a4c:	f107 0110 	add.w	r1, r7, #16
 8001a50:	683b      	ldr	r3, [r7, #0]
 8001a52:	2202      	movs	r2, #2
 8001a54:	2041      	movs	r0, #65	@ 0x41
 8001a56:	f7ff fb14 	bl	8001082 <bmi3_set_regs>
 8001a5a:	4603      	mov	r3, r0
 8001a5c:	77fb      	strb	r3, [r7, #31]

        if (rslt == BMI3_OK)
 8001a5e:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	d17d      	bne.n	8001b62 <set_any_motion_config+0x136>
        {
            /* Set threshold for lsb 8 bits */
            any_mot_config[0] = (uint8_t)BMI3_SET_BIT_POS0(any_mot_config[0],
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	885b      	ldrh	r3, [r3, #2]
 8001a6a:	b2db      	uxtb	r3, r3
 8001a6c:	723b      	strb	r3, [r7, #8]
                                                           BMI3_ANY_NO_SLOPE_THRESHOLD,
                                                           config->slope_thres);

            threshold = ((uint16_t)any_mot_config[1] << 8);
 8001a6e:	7a7b      	ldrb	r3, [r7, #9]
 8001a70:	021b      	lsls	r3, r3, #8
 8001a72:	83bb      	strh	r3, [r7, #28]

            /* Set threshold for msb 8 bits */
            any_mot_config[1] =
                (BMI3_SET_BIT_POS0(threshold, BMI3_ANY_NO_SLOPE_THRESHOLD,
 8001a74:	8bbb      	ldrh	r3, [r7, #28]
 8001a76:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 8001a7a:	f023 030f 	bic.w	r3, r3, #15
 8001a7e:	687a      	ldr	r2, [r7, #4]
 8001a80:	8852      	ldrh	r2, [r2, #2]
 8001a82:	f3c2 020b 	ubfx	r2, r2, #0, #12
 8001a86:	4313      	orrs	r3, r2
                                   config->slope_thres) & BMI3_ANY_NO_SLOPE_THRESHOLD_MASK) >> 8;
 8001a88:	121b      	asrs	r3, r3, #8
 8001a8a:	b2db      	uxtb	r3, r3
 8001a8c:	f003 030f 	and.w	r3, r3, #15
 8001a90:	b2db      	uxtb	r3, r3
            any_mot_config[1] =
 8001a92:	727b      	strb	r3, [r7, #9]

            acc_ref_up = ((uint16_t)any_mot_config[1] << 8);
 8001a94:	7a7b      	ldrb	r3, [r7, #9]
 8001a96:	021b      	lsls	r3, r3, #8
 8001a98:	837b      	strh	r3, [r7, #26]

            /* Set accel reference */
            any_mot_config[1] |=
 8001a9a:	7a7b      	ldrb	r3, [r7, #9]
 8001a9c:	b25a      	sxtb	r2, r3
                (BMI3_SET_BITS(acc_ref_up, BMI3_ANY_NO_ACC_REF_UP,
 8001a9e:	8b7b      	ldrh	r3, [r7, #26]
 8001aa0:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	791b      	ldrb	r3, [r3, #4]
 8001aa8:	031b      	lsls	r3, r3, #12
 8001aaa:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001aae:	430b      	orrs	r3, r1
                               config->acc_ref_up) & BMI3_ANY_NO_ACC_REF_UP_MASK) >> 8;
 8001ab0:	121b      	asrs	r3, r3, #8
 8001ab2:	b25b      	sxtb	r3, r3
 8001ab4:	f003 0310 	and.w	r3, r3, #16
 8001ab8:	b25b      	sxtb	r3, r3
            any_mot_config[1] |=
 8001aba:	4313      	orrs	r3, r2
 8001abc:	b25b      	sxtb	r3, r3
 8001abe:	b2db      	uxtb	r3, r3
 8001ac0:	727b      	strb	r3, [r7, #9]

            /* Set hysteresis for lsb 8 bits */
            any_mot_config[2] =
                (uint8_t)BMI3_SET_BIT_POS0(any_mot_config[2], BMI3_ANY_NO_HYSTERESIS, config->hysteresis);
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	88db      	ldrh	r3, [r3, #6]
 8001ac6:	b2db      	uxtb	r3, r3
            any_mot_config[2] =
 8001ac8:	72bb      	strb	r3, [r7, #10]

            hysteresis = ((uint16_t)any_mot_config[3] << 8);
 8001aca:	7afb      	ldrb	r3, [r7, #11]
 8001acc:	021b      	lsls	r3, r3, #8
 8001ace:	833b      	strh	r3, [r7, #24]

            /* Set hysteresis for msb 8 bits */
            any_mot_config[3] =
                (BMI3_SET_BIT_POS0(hysteresis, BMI3_ANY_NO_HYSTERESIS,
 8001ad0:	8b3b      	ldrh	r3, [r7, #24]
 8001ad2:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8001ad6:	f023 0303 	bic.w	r3, r3, #3
 8001ada:	687a      	ldr	r2, [r7, #4]
 8001adc:	88d2      	ldrh	r2, [r2, #6]
 8001ade:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8001ae2:	4313      	orrs	r3, r2
                                   config->hysteresis) & BMI3_ANY_NO_HYSTERESIS_MASK) >> 8;
 8001ae4:	121b      	asrs	r3, r3, #8
 8001ae6:	b2db      	uxtb	r3, r3
 8001ae8:	f003 0303 	and.w	r3, r3, #3
 8001aec:	b2db      	uxtb	r3, r3
            any_mot_config[3] =
 8001aee:	72fb      	strb	r3, [r7, #11]

            /* Set duration for lsb 8 bits */
            any_mot_config[4] = (uint8_t)BMI3_SET_BIT_POS0(any_mot_config[4], BMI3_ANY_NO_DURATION, config->duration);
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	881b      	ldrh	r3, [r3, #0]
 8001af4:	b2db      	uxtb	r3, r3
 8001af6:	733b      	strb	r3, [r7, #12]

            duration = ((uint16_t)any_mot_config[5] << 8);
 8001af8:	7b7b      	ldrb	r3, [r7, #13]
 8001afa:	021b      	lsls	r3, r3, #8
 8001afc:	82fb      	strh	r3, [r7, #22]

            /* Set duration for msb 8 bits */
            any_mot_config[5] =
                (BMI3_SET_BIT_POS0(duration, BMI3_ANY_NO_DURATION, config->duration) & BMI3_ANY_NO_DURATION_MASK) >> 8;
 8001afe:	8afb      	ldrh	r3, [r7, #22]
 8001b00:	f423 53ff 	bic.w	r3, r3, #8160	@ 0x1fe0
 8001b04:	f023 031f 	bic.w	r3, r3, #31
 8001b08:	687a      	ldr	r2, [r7, #4]
 8001b0a:	8812      	ldrh	r2, [r2, #0]
 8001b0c:	f3c2 020c 	ubfx	r2, r2, #0, #13
 8001b10:	4313      	orrs	r3, r2
 8001b12:	121b      	asrs	r3, r3, #8
 8001b14:	b2db      	uxtb	r3, r3
 8001b16:	f003 031f 	and.w	r3, r3, #31
 8001b1a:	b2db      	uxtb	r3, r3
            any_mot_config[5] =
 8001b1c:	737b      	strb	r3, [r7, #13]

            wait_time = ((uint16_t)any_mot_config[5] << 8);
 8001b1e:	7b7b      	ldrb	r3, [r7, #13]
 8001b20:	021b      	lsls	r3, r3, #8
 8001b22:	82bb      	strh	r3, [r7, #20]

            /* Set wait time */
            any_mot_config[5] |=
 8001b24:	7b7b      	ldrb	r3, [r7, #13]
 8001b26:	b25a      	sxtb	r2, r3
                (BMI3_SET_BITS(wait_time, BMI3_ANY_NO_WAIT_TIME, config->wait_time) & BMI3_ANY_NO_WAIT_TIME_MASK) >> 8;
 8001b28:	8abb      	ldrh	r3, [r7, #20]
 8001b2a:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	891b      	ldrh	r3, [r3, #8]
 8001b32:	035b      	lsls	r3, r3, #13
 8001b34:	b29b      	uxth	r3, r3
 8001b36:	430b      	orrs	r3, r1
 8001b38:	121b      	asrs	r3, r3, #8
 8001b3a:	b25b      	sxtb	r3, r3
 8001b3c:	f023 031f 	bic.w	r3, r3, #31
 8001b40:	b25b      	sxtb	r3, r3
            any_mot_config[5] |=
 8001b42:	4313      	orrs	r3, r2
 8001b44:	b25b      	sxtb	r3, r3
 8001b46:	b2db      	uxtb	r3, r3
 8001b48:	737b      	strb	r3, [r7, #13]

            /* Set the configuration back to the feature engine register */
            rslt = bmi3_set_regs(BMI3_REG_FEATURE_DATA_TX, any_mot_config, 6, dev);
 8001b4a:	f107 0108 	add.w	r1, r7, #8
 8001b4e:	683b      	ldr	r3, [r7, #0]
 8001b50:	2206      	movs	r2, #6
 8001b52:	2042      	movs	r0, #66	@ 0x42
 8001b54:	f7ff fa95 	bl	8001082 <bmi3_set_regs>
 8001b58:	4603      	mov	r3, r0
 8001b5a:	77fb      	strb	r3, [r7, #31]
 8001b5c:	e001      	b.n	8001b62 <set_any_motion_config+0x136>
        }
    }
    else
    {
        rslt = BMI3_E_NULL_PTR;
 8001b5e:	23ff      	movs	r3, #255	@ 0xff
 8001b60:	77fb      	strb	r3, [r7, #31]
    }

    return rslt;
 8001b62:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8001b66:	4618      	mov	r0, r3
 8001b68:	3720      	adds	r7, #32
 8001b6a:	46bd      	mov	sp, r7
 8001b6c:	bd80      	pop	{r7, pc}

08001b6e <set_no_motion_config>:
/*!
 * @brief This internal API sets no-motion configurations like threshold,
 * duration, accel reference up, hysteresis and wait time.
 */
static int8_t set_no_motion_config(const struct bmi3_no_motion_config *config, struct bmi3_dev *dev)
{
 8001b6e:	b580      	push	{r7, lr}
 8001b70:	b088      	sub	sp, #32
 8001b72:	af00      	add	r7, sp, #0
 8001b74:	6078      	str	r0, [r7, #4]
 8001b76:	6039      	str	r1, [r7, #0]
    /* Variable to store result of API */
    int8_t rslt;

    /* Array to set the base address of no-motion feature */
    uint8_t base_addr[2] = { BMI3_BASE_ADDR_NO_MOTION, 0 };
 8001b78:	2308      	movs	r3, #8
 8001b7a:	823b      	strh	r3, [r7, #16]

    /* Array to define the feature configuration */
    uint8_t no_mot_config[6] = { 0 };
 8001b7c:	f107 0308 	add.w	r3, r7, #8
 8001b80:	2200      	movs	r2, #0
 8001b82:	601a      	str	r2, [r3, #0]
 8001b84:	809a      	strh	r2, [r3, #4]

    uint16_t threshold, acc_ref_up, hysteresis, duration, wait_time;

    if (config != NULL)
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	2b00      	cmp	r3, #0
 8001b8a:	f000 8089 	beq.w	8001ca0 <set_no_motion_config+0x132>
    {
        /* Set the no-motion base address to feature engine transmission address to start DMA transaction */
        rslt = bmi3_set_regs(BMI3_REG_FEATURE_DATA_ADDR, base_addr, 2, dev);
 8001b8e:	f107 0110 	add.w	r1, r7, #16
 8001b92:	683b      	ldr	r3, [r7, #0]
 8001b94:	2202      	movs	r2, #2
 8001b96:	2041      	movs	r0, #65	@ 0x41
 8001b98:	f7ff fa73 	bl	8001082 <bmi3_set_regs>
 8001b9c:	4603      	mov	r3, r0
 8001b9e:	77fb      	strb	r3, [r7, #31]

        if (rslt == BMI3_OK)
 8001ba0:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8001ba4:	2b00      	cmp	r3, #0
 8001ba6:	d17d      	bne.n	8001ca4 <set_no_motion_config+0x136>
        {
            /* Set threshold for lsb 8 bits */
            no_mot_config[0] = (uint8_t)BMI3_SET_BIT_POS0(no_mot_config[0],
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	885b      	ldrh	r3, [r3, #2]
 8001bac:	b2db      	uxtb	r3, r3
 8001bae:	723b      	strb	r3, [r7, #8]
                                                          BMI3_ANY_NO_SLOPE_THRESHOLD,
                                                          config->slope_thres);

            threshold = ((uint16_t)no_mot_config[1] << 8);
 8001bb0:	7a7b      	ldrb	r3, [r7, #9]
 8001bb2:	021b      	lsls	r3, r3, #8
 8001bb4:	83bb      	strh	r3, [r7, #28]

            /* Set threshold for msb 8 bits */
            no_mot_config[1] =
                (BMI3_SET_BIT_POS0(threshold, BMI3_ANY_NO_SLOPE_THRESHOLD,
 8001bb6:	8bbb      	ldrh	r3, [r7, #28]
 8001bb8:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 8001bbc:	f023 030f 	bic.w	r3, r3, #15
 8001bc0:	687a      	ldr	r2, [r7, #4]
 8001bc2:	8852      	ldrh	r2, [r2, #2]
 8001bc4:	f3c2 020b 	ubfx	r2, r2, #0, #12
 8001bc8:	4313      	orrs	r3, r2
                                   config->slope_thres) & BMI3_ANY_NO_SLOPE_THRESHOLD_MASK) >> 8;
 8001bca:	121b      	asrs	r3, r3, #8
 8001bcc:	b2db      	uxtb	r3, r3
 8001bce:	f003 030f 	and.w	r3, r3, #15
 8001bd2:	b2db      	uxtb	r3, r3
            no_mot_config[1] =
 8001bd4:	727b      	strb	r3, [r7, #9]

            acc_ref_up = ((uint16_t)no_mot_config[1] << 8);
 8001bd6:	7a7b      	ldrb	r3, [r7, #9]
 8001bd8:	021b      	lsls	r3, r3, #8
 8001bda:	837b      	strh	r3, [r7, #26]

            /* Set accel reference */
            no_mot_config[1] |=
 8001bdc:	7a7b      	ldrb	r3, [r7, #9]
 8001bde:	b25a      	sxtb	r2, r3
                (BMI3_SET_BITS(acc_ref_up, BMI3_ANY_NO_ACC_REF_UP,
 8001be0:	8b7b      	ldrh	r3, [r7, #26]
 8001be2:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	791b      	ldrb	r3, [r3, #4]
 8001bea:	031b      	lsls	r3, r3, #12
 8001bec:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001bf0:	430b      	orrs	r3, r1
                               config->acc_ref_up) & BMI3_ANY_NO_ACC_REF_UP_MASK) >> 8;
 8001bf2:	121b      	asrs	r3, r3, #8
 8001bf4:	b25b      	sxtb	r3, r3
 8001bf6:	f003 0310 	and.w	r3, r3, #16
 8001bfa:	b25b      	sxtb	r3, r3
            no_mot_config[1] |=
 8001bfc:	4313      	orrs	r3, r2
 8001bfe:	b25b      	sxtb	r3, r3
 8001c00:	b2db      	uxtb	r3, r3
 8001c02:	727b      	strb	r3, [r7, #9]

            /* Set hysteresis for lsb 8 bits */
            no_mot_config[2] = (uint8_t)BMI3_SET_BIT_POS0(no_mot_config[2], BMI3_ANY_NO_HYSTERESIS, config->hysteresis);
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	88db      	ldrh	r3, [r3, #6]
 8001c08:	b2db      	uxtb	r3, r3
 8001c0a:	72bb      	strb	r3, [r7, #10]

            hysteresis = ((uint16_t)no_mot_config[3] << 8);
 8001c0c:	7afb      	ldrb	r3, [r7, #11]
 8001c0e:	021b      	lsls	r3, r3, #8
 8001c10:	833b      	strh	r3, [r7, #24]

            /* Set hysteresis for msb 8 bits */
            no_mot_config[3] =
                (BMI3_SET_BIT_POS0(hysteresis, BMI3_ANY_NO_HYSTERESIS,
 8001c12:	8b3b      	ldrh	r3, [r7, #24]
 8001c14:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8001c18:	f023 0303 	bic.w	r3, r3, #3
 8001c1c:	687a      	ldr	r2, [r7, #4]
 8001c1e:	88d2      	ldrh	r2, [r2, #6]
 8001c20:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8001c24:	4313      	orrs	r3, r2
                                   config->hysteresis) & BMI3_ANY_NO_HYSTERESIS_MASK) >> 8;
 8001c26:	121b      	asrs	r3, r3, #8
 8001c28:	b2db      	uxtb	r3, r3
 8001c2a:	f003 0303 	and.w	r3, r3, #3
 8001c2e:	b2db      	uxtb	r3, r3
            no_mot_config[3] =
 8001c30:	72fb      	strb	r3, [r7, #11]

            /* Set duration for lsb 8 bits */
            no_mot_config[4] = (uint8_t)BMI3_SET_BIT_POS0(no_mot_config[4], BMI3_ANY_NO_DURATION, config->duration);
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	881b      	ldrh	r3, [r3, #0]
 8001c36:	b2db      	uxtb	r3, r3
 8001c38:	733b      	strb	r3, [r7, #12]

            duration = ((uint16_t)no_mot_config[5] << 8);
 8001c3a:	7b7b      	ldrb	r3, [r7, #13]
 8001c3c:	021b      	lsls	r3, r3, #8
 8001c3e:	82fb      	strh	r3, [r7, #22]

            /* Set duration for msb 8 bits */
            no_mot_config[5] =
                (BMI3_SET_BIT_POS0(duration, BMI3_ANY_NO_DURATION, config->duration) & BMI3_ANY_NO_DURATION_MASK) >> 8;
 8001c40:	8afb      	ldrh	r3, [r7, #22]
 8001c42:	f423 53ff 	bic.w	r3, r3, #8160	@ 0x1fe0
 8001c46:	f023 031f 	bic.w	r3, r3, #31
 8001c4a:	687a      	ldr	r2, [r7, #4]
 8001c4c:	8812      	ldrh	r2, [r2, #0]
 8001c4e:	f3c2 020c 	ubfx	r2, r2, #0, #13
 8001c52:	4313      	orrs	r3, r2
 8001c54:	121b      	asrs	r3, r3, #8
 8001c56:	b2db      	uxtb	r3, r3
 8001c58:	f003 031f 	and.w	r3, r3, #31
 8001c5c:	b2db      	uxtb	r3, r3
            no_mot_config[5] =
 8001c5e:	737b      	strb	r3, [r7, #13]

            wait_time = ((uint16_t)no_mot_config[5] << 8);
 8001c60:	7b7b      	ldrb	r3, [r7, #13]
 8001c62:	021b      	lsls	r3, r3, #8
 8001c64:	82bb      	strh	r3, [r7, #20]

            /* Set wait time */
            no_mot_config[5] |=
 8001c66:	7b7b      	ldrb	r3, [r7, #13]
 8001c68:	b25a      	sxtb	r2, r3
                (BMI3_SET_BITS(wait_time, BMI3_ANY_NO_WAIT_TIME, config->wait_time) & BMI3_ANY_NO_WAIT_TIME_MASK) >> 8;
 8001c6a:	8abb      	ldrh	r3, [r7, #20]
 8001c6c:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	891b      	ldrh	r3, [r3, #8]
 8001c74:	035b      	lsls	r3, r3, #13
 8001c76:	b29b      	uxth	r3, r3
 8001c78:	430b      	orrs	r3, r1
 8001c7a:	121b      	asrs	r3, r3, #8
 8001c7c:	b25b      	sxtb	r3, r3
 8001c7e:	f023 031f 	bic.w	r3, r3, #31
 8001c82:	b25b      	sxtb	r3, r3
            no_mot_config[5] |=
 8001c84:	4313      	orrs	r3, r2
 8001c86:	b25b      	sxtb	r3, r3
 8001c88:	b2db      	uxtb	r3, r3
 8001c8a:	737b      	strb	r3, [r7, #13]

            /* Set the configuration back to the feature engine register */
            rslt = bmi3_set_regs(BMI3_REG_FEATURE_DATA_TX, no_mot_config, 6, dev);
 8001c8c:	f107 0108 	add.w	r1, r7, #8
 8001c90:	683b      	ldr	r3, [r7, #0]
 8001c92:	2206      	movs	r2, #6
 8001c94:	2042      	movs	r0, #66	@ 0x42
 8001c96:	f7ff f9f4 	bl	8001082 <bmi3_set_regs>
 8001c9a:	4603      	mov	r3, r0
 8001c9c:	77fb      	strb	r3, [r7, #31]
 8001c9e:	e001      	b.n	8001ca4 <set_no_motion_config+0x136>
        }
    }
    else
    {
        rslt = BMI3_E_NULL_PTR;
 8001ca0:	23ff      	movs	r3, #255	@ 0xff
 8001ca2:	77fb      	strb	r3, [r7, #31]
    }

    return rslt;
 8001ca4:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8001ca8:	4618      	mov	r0, r3
 8001caa:	3720      	adds	r7, #32
 8001cac:	46bd      	mov	sp, r7
 8001cae:	bd80      	pop	{r7, pc}

08001cb0 <set_flat_config>:
/*!
 * @brief This internal API sets flat configurations like theta, blocking,
 * hold-time, hysteresis, and slope threshold.
 */
static int8_t set_flat_config(const struct bmi3_flat_config *config, struct bmi3_dev *dev)
{
 8001cb0:	b580      	push	{r7, lr}
 8001cb2:	b086      	sub	sp, #24
 8001cb4:	af00      	add	r7, sp, #0
 8001cb6:	6078      	str	r0, [r7, #4]
 8001cb8:	6039      	str	r1, [r7, #0]
    /* Variable to store result of API */
    int8_t rslt;

    /* Array to define the feature configuration */
    uint8_t flat_config[4] = { 0 };
 8001cba:	2300      	movs	r3, #0
 8001cbc:	60fb      	str	r3, [r7, #12]

    /* Array to set the base address of flat feature */
    uint8_t base_addr[2] = { BMI3_BASE_ADDR_FLAT, 0 };
 8001cbe:	230b      	movs	r3, #11
 8001cc0:	813b      	strh	r3, [r7, #8]

    uint16_t holdtime, hyst;

    if (config != NULL)
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	2b00      	cmp	r3, #0
 8001cc6:	d057      	beq.n	8001d78 <set_flat_config+0xc8>
    {
        /* Set the flat base address to feature engine transmission address to start DMA transaction */
        rslt = bmi3_set_regs(BMI3_REG_FEATURE_DATA_ADDR, base_addr, 2, dev);
 8001cc8:	f107 0108 	add.w	r1, r7, #8
 8001ccc:	683b      	ldr	r3, [r7, #0]
 8001cce:	2202      	movs	r2, #2
 8001cd0:	2041      	movs	r0, #65	@ 0x41
 8001cd2:	f7ff f9d6 	bl	8001082 <bmi3_set_regs>
 8001cd6:	4603      	mov	r3, r0
 8001cd8:	75fb      	strb	r3, [r7, #23]

        if (rslt == BMI3_OK)
 8001cda:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	d14c      	bne.n	8001d7c <set_flat_config+0xcc>
        {
            /* Set theta */
            flat_config[0] = BMI3_SET_BIT_POS0(flat_config[0], BMI3_FLAT_THETA, config->theta);
 8001ce2:	7b3b      	ldrb	r3, [r7, #12]
 8001ce4:	b25b      	sxtb	r3, r3
 8001ce6:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001cea:	b25a      	sxtb	r2, r3
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	881b      	ldrh	r3, [r3, #0]
 8001cf0:	b25b      	sxtb	r3, r3
 8001cf2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001cf6:	b25b      	sxtb	r3, r3
 8001cf8:	4313      	orrs	r3, r2
 8001cfa:	b25b      	sxtb	r3, r3
 8001cfc:	b2db      	uxtb	r3, r3
 8001cfe:	733b      	strb	r3, [r7, #12]

            /* Set blocking */
            flat_config[0] |= BMI3_SET_BITS(flat_config[0], BMI3_FLAT_BLOCKING, config->blocking);
 8001d00:	7b3b      	ldrb	r3, [r7, #12]
 8001d02:	b25a      	sxtb	r2, r3
 8001d04:	7b3b      	ldrb	r3, [r7, #12]
 8001d06:	b25b      	sxtb	r3, r3
 8001d08:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001d0c:	b259      	sxtb	r1, r3
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	885b      	ldrh	r3, [r3, #2]
 8001d12:	b25b      	sxtb	r3, r3
 8001d14:	019b      	lsls	r3, r3, #6
 8001d16:	b25b      	sxtb	r3, r3
 8001d18:	430b      	orrs	r3, r1
 8001d1a:	b25b      	sxtb	r3, r3
 8001d1c:	4313      	orrs	r3, r2
 8001d1e:	b25b      	sxtb	r3, r3
 8001d20:	b2db      	uxtb	r3, r3
 8001d22:	733b      	strb	r3, [r7, #12]

            /* Set hold time */
            holdtime = ((uint16_t)flat_config[1] << 8);
 8001d24:	7b7b      	ldrb	r3, [r7, #13]
 8001d26:	021b      	lsls	r3, r3, #8
 8001d28:	82bb      	strh	r3, [r7, #20]
            flat_config[1] =
                (BMI3_SET_BITS(holdtime, BMI3_FLAT_HOLD_TIME, config->hold_time) & BMI3_FLAT_HOLD_TIME_MASK) >> 8;
 8001d2a:	8abb      	ldrh	r3, [r7, #20]
 8001d2c:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	88db      	ldrh	r3, [r3, #6]
 8001d34:	021b      	lsls	r3, r3, #8
 8001d36:	b29b      	uxth	r3, r3
 8001d38:	4313      	orrs	r3, r2
 8001d3a:	121b      	asrs	r3, r3, #8
            flat_config[1] =
 8001d3c:	b2db      	uxtb	r3, r3
 8001d3e:	737b      	strb	r3, [r7, #13]

            /* Set slope threshold */
            flat_config[2] = BMI3_SET_BIT_POS0(flat_config[2], BMI3_FLAT_SLOPE_THRES, config->slope_thres);
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	891b      	ldrh	r3, [r3, #8]
 8001d44:	b2db      	uxtb	r3, r3
 8001d46:	73bb      	strb	r3, [r7, #14]

            /* Set hysteresis */
            hyst = ((uint16_t)flat_config[3] << 8);
 8001d48:	7bfb      	ldrb	r3, [r7, #15]
 8001d4a:	021b      	lsls	r3, r3, #8
 8001d4c:	827b      	strh	r3, [r7, #18]
            flat_config[3] = (BMI3_SET_BITS(hyst, BMI3_FLAT_HYST, config->hysteresis) & BMI3_FLAT_HYST_MASK) >> 8;
 8001d4e:	8a7b      	ldrh	r3, [r7, #18]
 8001d50:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	889b      	ldrh	r3, [r3, #4]
 8001d58:	021b      	lsls	r3, r3, #8
 8001d5a:	b29b      	uxth	r3, r3
 8001d5c:	4313      	orrs	r3, r2
 8001d5e:	121b      	asrs	r3, r3, #8
 8001d60:	b2db      	uxtb	r3, r3
 8001d62:	73fb      	strb	r3, [r7, #15]

            /* Set the configuration back to the feature engine register */
            rslt = bmi3_set_regs(BMI3_REG_FEATURE_DATA_TX, flat_config, 4, dev);
 8001d64:	f107 010c 	add.w	r1, r7, #12
 8001d68:	683b      	ldr	r3, [r7, #0]
 8001d6a:	2204      	movs	r2, #4
 8001d6c:	2042      	movs	r0, #66	@ 0x42
 8001d6e:	f7ff f988 	bl	8001082 <bmi3_set_regs>
 8001d72:	4603      	mov	r3, r0
 8001d74:	75fb      	strb	r3, [r7, #23]
 8001d76:	e001      	b.n	8001d7c <set_flat_config+0xcc>
        }
    }
    else
    {
        rslt = BMI3_E_NULL_PTR;
 8001d78:	23ff      	movs	r3, #255	@ 0xff
 8001d7a:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 8001d7c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001d80:	4618      	mov	r0, r3
 8001d82:	3718      	adds	r7, #24
 8001d84:	46bd      	mov	sp, r7
 8001d86:	bd80      	pop	{r7, pc}

08001d88 <set_sig_motion_config>:
/*!
 * @brief This internal API sets sig-motion configurations like block size,
 * peak 2 peak min, mcr min, peak 2 peak max and mcr max.
 */
static int8_t set_sig_motion_config(const struct bmi3_sig_motion_config *config, struct bmi3_dev *dev)
{
 8001d88:	b580      	push	{r7, lr}
 8001d8a:	b08a      	sub	sp, #40	@ 0x28
 8001d8c:	af00      	add	r7, sp, #0
 8001d8e:	6078      	str	r0, [r7, #4]
 8001d90:	6039      	str	r1, [r7, #0]
    /* Variable to store result of API */
    int8_t rslt;

    /* Array to set the base address of sig-motion feature */
    uint8_t base_addr[2] = { BMI3_BASE_ADDR_SIG_MOTION, 0 };
 8001d92:	230d      	movs	r3, #13
 8001d94:	833b      	strh	r3, [r7, #24]

    /* Array to define the feature configuration */
    uint8_t sig_mot_config[6] = { 0 };
 8001d96:	f107 0310 	add.w	r3, r7, #16
 8001d9a:	2200      	movs	r2, #0
 8001d9c:	601a      	str	r2, [r3, #0]
 8001d9e:	809a      	strh	r2, [r3, #4]

    struct bmi3_accel_config acc_config = { 0 };
 8001da0:	f107 0308 	add.w	r3, r7, #8
 8001da4:	2200      	movs	r2, #0
 8001da6:	601a      	str	r2, [r3, #0]
 8001da8:	711a      	strb	r2, [r3, #4]

    uint16_t block_size, p2p_min, mcr_min, p2p_max, mcr_max;

    if (config != NULL)
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	2b00      	cmp	r3, #0
 8001dae:	f000 80a2 	beq.w	8001ef6 <set_sig_motion_config+0x16e>
    {
        rslt = get_accel_config(&acc_config, dev);
 8001db2:	f107 0308 	add.w	r3, r7, #8
 8001db6:	6839      	ldr	r1, [r7, #0]
 8001db8:	4618      	mov	r0, r3
 8001dba:	f7ff fc1f 	bl	80015fc <get_accel_config>
 8001dbe:	4603      	mov	r3, r0
 8001dc0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

        if ((rslt == BMI3_OK) && (acc_config.acc_mode == BMI3_ACC_MODE_LOW_PWR))
 8001dc4:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8001dc8:	2b00      	cmp	r3, #0
 8001dca:	d10c      	bne.n	8001de6 <set_sig_motion_config+0x5e>
 8001dcc:	7abb      	ldrb	r3, [r7, #10]
 8001dce:	2b03      	cmp	r3, #3
 8001dd0:	d109      	bne.n	8001de6 <set_sig_motion_config+0x5e>
        {
            if (acc_config.odr >= BMI3_ACC_ODR_50HZ)
 8001dd2:	7a3b      	ldrb	r3, [r7, #8]
 8001dd4:	2b06      	cmp	r3, #6
 8001dd6:	d903      	bls.n	8001de0 <set_sig_motion_config+0x58>
            {
                rslt = BMI3_OK;
 8001dd8:	2300      	movs	r3, #0
 8001dda:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8001dde:	e002      	b.n	8001de6 <set_sig_motion_config+0x5e>
            }
            else
            {
                rslt = BMI3_E_ACC_INVALID_CFG;
 8001de0:	23fc      	movs	r3, #252	@ 0xfc
 8001de2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            }
        }

        if (rslt == BMI3_OK)
 8001de6:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8001dea:	2b00      	cmp	r3, #0
 8001dec:	f040 8086 	bne.w	8001efc <set_sig_motion_config+0x174>
        {
            /* Set the sig-motion base address to feature engine transmission address to start DMA transaction */
            rslt = bmi3_set_regs(BMI3_REG_FEATURE_DATA_ADDR, base_addr, 2, dev);
 8001df0:	f107 0118 	add.w	r1, r7, #24
 8001df4:	683b      	ldr	r3, [r7, #0]
 8001df6:	2202      	movs	r2, #2
 8001df8:	2041      	movs	r0, #65	@ 0x41
 8001dfa:	f7ff f942 	bl	8001082 <bmi3_set_regs>
 8001dfe:	4603      	mov	r3, r0
 8001e00:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

            if (rslt == BMI3_OK)
 8001e04:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8001e08:	2b00      	cmp	r3, #0
 8001e0a:	d177      	bne.n	8001efc <set_sig_motion_config+0x174>
            {
                /* Set block size for lsb 8 bits */
                sig_mot_config[0] = (uint8_t)BMI3_SET_BIT_POS0(sig_mot_config[0],
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	881b      	ldrh	r3, [r3, #0]
 8001e10:	b2db      	uxtb	r3, r3
 8001e12:	743b      	strb	r3, [r7, #16]
                                                               BMI3_SIG_BLOCK_SIZE,
                                                               config->block_size);

                block_size = ((uint16_t)sig_mot_config[1] << 8);
 8001e14:	7c7b      	ldrb	r3, [r7, #17]
 8001e16:	021b      	lsls	r3, r3, #8
 8001e18:	84bb      	strh	r3, [r7, #36]	@ 0x24

                /* Set block size for msb 8 bits */
                sig_mot_config[1] =
                    (BMI3_SET_BIT_POS0(block_size, BMI3_SIG_BLOCK_SIZE,
 8001e1a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8001e1c:	0c1b      	lsrs	r3, r3, #16
 8001e1e:	041b      	lsls	r3, r3, #16
 8001e20:	687a      	ldr	r2, [r7, #4]
 8001e22:	8812      	ldrh	r2, [r2, #0]
 8001e24:	4313      	orrs	r3, r2
                                       config->block_size) & BMI3_SIG_BLOCK_SIZE_MASK) >> 8;
 8001e26:	121b      	asrs	r3, r3, #8
                sig_mot_config[1] =
 8001e28:	b2db      	uxtb	r3, r3
 8001e2a:	747b      	strb	r3, [r7, #17]

                /* Set peak to peak minimum for lsb 8 bits */
                sig_mot_config[2] = (uint8_t)BMI3_SET_BIT_POS0(sig_mot_config[2],
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	885b      	ldrh	r3, [r3, #2]
 8001e30:	b2db      	uxtb	r3, r3
 8001e32:	74bb      	strb	r3, [r7, #18]
                                                               BMI3_SIG_P2P_MIN,
                                                               config->peak_2_peak_min);

                p2p_min = ((uint16_t)sig_mot_config[3] << 8);
 8001e34:	7cfb      	ldrb	r3, [r7, #19]
 8001e36:	021b      	lsls	r3, r3, #8
 8001e38:	847b      	strh	r3, [r7, #34]	@ 0x22

                /* Set peak to peak minimum for msb 8 bits */
                sig_mot_config[3] =
                    (BMI3_SET_BIT_POS0(p2p_min, BMI3_SIG_P2P_MIN,
 8001e3a:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8001e3c:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8001e40:	f023 0303 	bic.w	r3, r3, #3
 8001e44:	687a      	ldr	r2, [r7, #4]
 8001e46:	8852      	ldrh	r2, [r2, #2]
 8001e48:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8001e4c:	4313      	orrs	r3, r2
                                       config->peak_2_peak_min) & BMI3_SIG_P2P_MIN_MASK) >> 8;
 8001e4e:	121b      	asrs	r3, r3, #8
 8001e50:	b2db      	uxtb	r3, r3
 8001e52:	f003 0303 	and.w	r3, r3, #3
 8001e56:	b2db      	uxtb	r3, r3
                sig_mot_config[3] =
 8001e58:	74fb      	strb	r3, [r7, #19]

                mcr_min = ((uint16_t)sig_mot_config[3] << 8);
 8001e5a:	7cfb      	ldrb	r3, [r7, #19]
 8001e5c:	021b      	lsls	r3, r3, #8
 8001e5e:	843b      	strh	r3, [r7, #32]

                /* Set mcr minimum */
                sig_mot_config[3] |=
 8001e60:	7cfb      	ldrb	r3, [r7, #19]
 8001e62:	b25a      	sxtb	r2, r3
                    (BMI3_SET_BITS(mcr_min, BMI3_SIG_MCR_MIN, config->mcr_min) & BMI3_SIG_MCR_MIN_MASK) >> 8;
 8001e64:	8c3b      	ldrh	r3, [r7, #32]
 8001e66:	f423 417c 	bic.w	r1, r3, #64512	@ 0xfc00
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	791b      	ldrb	r3, [r3, #4]
 8001e6e:	029b      	lsls	r3, r3, #10
 8001e70:	b29b      	uxth	r3, r3
 8001e72:	430b      	orrs	r3, r1
 8001e74:	121b      	asrs	r3, r3, #8
 8001e76:	b25b      	sxtb	r3, r3
 8001e78:	f023 0303 	bic.w	r3, r3, #3
 8001e7c:	b25b      	sxtb	r3, r3
                sig_mot_config[3] |=
 8001e7e:	4313      	orrs	r3, r2
 8001e80:	b25b      	sxtb	r3, r3
 8001e82:	b2db      	uxtb	r3, r3
 8001e84:	74fb      	strb	r3, [r7, #19]

                /* Set peak to peak maximum for lsb 8 bits */
                sig_mot_config[4] = (uint8_t)BMI3_SET_BIT_POS0(sig_mot_config[4],
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	88db      	ldrh	r3, [r3, #6]
 8001e8a:	b2db      	uxtb	r3, r3
 8001e8c:	753b      	strb	r3, [r7, #20]
                                                               BMI3_SIG_P2P_MAX,
                                                               config->peak_2_peak_max);

                p2p_max = ((uint16_t)sig_mot_config[5] << 8);
 8001e8e:	7d7b      	ldrb	r3, [r7, #21]
 8001e90:	021b      	lsls	r3, r3, #8
 8001e92:	83fb      	strh	r3, [r7, #30]

                /* Set peak to peak maximum for msb 8 bits */
                sig_mot_config[5] =
                    (BMI3_SET_BIT_POS0(p2p_max, BMI3_SIG_P2P_MAX,
 8001e94:	8bfb      	ldrh	r3, [r7, #30]
 8001e96:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8001e9a:	f023 0303 	bic.w	r3, r3, #3
 8001e9e:	687a      	ldr	r2, [r7, #4]
 8001ea0:	88d2      	ldrh	r2, [r2, #6]
 8001ea2:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8001ea6:	4313      	orrs	r3, r2
                                       config->peak_2_peak_max) & BMI3_SIG_P2P_MAX_MASK) >> 8;
 8001ea8:	121b      	asrs	r3, r3, #8
 8001eaa:	b2db      	uxtb	r3, r3
 8001eac:	f003 0303 	and.w	r3, r3, #3
 8001eb0:	b2db      	uxtb	r3, r3
                sig_mot_config[5] =
 8001eb2:	757b      	strb	r3, [r7, #21]

                mcr_max = ((uint16_t)sig_mot_config[5] << 8);
 8001eb4:	7d7b      	ldrb	r3, [r7, #21]
 8001eb6:	021b      	lsls	r3, r3, #8
 8001eb8:	83bb      	strh	r3, [r7, #28]

                /* Set mcr maximum */
                sig_mot_config[5] |= (BMI3_SET_BITS(mcr_max, BMI3_MCR_MAX, config->mcr_max) & BMI3_MCR_MAX_MASK) >> 8;
 8001eba:	7d7b      	ldrb	r3, [r7, #21]
 8001ebc:	b25a      	sxtb	r2, r3
 8001ebe:	8bbb      	ldrh	r3, [r7, #28]
 8001ec0:	f423 417c 	bic.w	r1, r3, #64512	@ 0xfc00
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	7a1b      	ldrb	r3, [r3, #8]
 8001ec8:	029b      	lsls	r3, r3, #10
 8001eca:	b29b      	uxth	r3, r3
 8001ecc:	430b      	orrs	r3, r1
 8001ece:	121b      	asrs	r3, r3, #8
 8001ed0:	b25b      	sxtb	r3, r3
 8001ed2:	f023 0303 	bic.w	r3, r3, #3
 8001ed6:	b25b      	sxtb	r3, r3
 8001ed8:	4313      	orrs	r3, r2
 8001eda:	b25b      	sxtb	r3, r3
 8001edc:	b2db      	uxtb	r3, r3
 8001ede:	757b      	strb	r3, [r7, #21]

                /* Set the configuration back to the feature engine register */
                rslt = bmi3_set_regs(BMI3_REG_FEATURE_DATA_TX, sig_mot_config, 6, dev);
 8001ee0:	f107 0110 	add.w	r1, r7, #16
 8001ee4:	683b      	ldr	r3, [r7, #0]
 8001ee6:	2206      	movs	r2, #6
 8001ee8:	2042      	movs	r0, #66	@ 0x42
 8001eea:	f7ff f8ca 	bl	8001082 <bmi3_set_regs>
 8001eee:	4603      	mov	r3, r0
 8001ef0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8001ef4:	e002      	b.n	8001efc <set_sig_motion_config+0x174>
            }
        }
    }
    else
    {
        rslt = BMI3_E_NULL_PTR;
 8001ef6:	23ff      	movs	r3, #255	@ 0xff
 8001ef8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }

    return rslt;
 8001efc:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 8001f00:	4618      	mov	r0, r3
 8001f02:	3728      	adds	r7, #40	@ 0x28
 8001f04:	46bd      	mov	sp, r7
 8001f06:	bd80      	pop	{r7, pc}

08001f08 <set_tilt_config>:
/*!
 * @brief This internal API sets tilt configurations like segment size,
 * tilt angle, beta accel mean.
 */
static int8_t set_tilt_config(const struct bmi3_tilt_config *config, struct bmi3_dev *dev)
{
 8001f08:	b580      	push	{r7, lr}
 8001f0a:	b086      	sub	sp, #24
 8001f0c:	af00      	add	r7, sp, #0
 8001f0e:	6078      	str	r0, [r7, #4]
 8001f10:	6039      	str	r1, [r7, #0]
    /* Variable to store result of API */
    int8_t rslt;

    /* Array to set the base address of tilt feature */
    uint8_t base_addr[2] = { BMI3_BASE_ADDR_TILT, 0 };
 8001f12:	2321      	movs	r3, #33	@ 0x21
 8001f14:	823b      	strh	r3, [r7, #16]

    /* Array to define the feature configuration */
    uint8_t tilt_config[4] = { 0 };
 8001f16:	2300      	movs	r3, #0
 8001f18:	60fb      	str	r3, [r7, #12]

    uint16_t min_tilt_angle, beta_acc_mean;

    if (config != NULL)
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	d038      	beq.n	8001f92 <set_tilt_config+0x8a>
    {
        /* Set the tilt base address to feature engine transmission address to start DMA transaction */
        rslt = bmi3_set_regs(BMI3_REG_FEATURE_DATA_ADDR, base_addr, 2, dev);
 8001f20:	f107 0110 	add.w	r1, r7, #16
 8001f24:	683b      	ldr	r3, [r7, #0]
 8001f26:	2202      	movs	r2, #2
 8001f28:	2041      	movs	r0, #65	@ 0x41
 8001f2a:	f7ff f8aa 	bl	8001082 <bmi3_set_regs>
 8001f2e:	4603      	mov	r3, r0
 8001f30:	75fb      	strb	r3, [r7, #23]

        if (rslt == BMI3_OK)
 8001f32:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	d12d      	bne.n	8001f96 <set_tilt_config+0x8e>
        {
            /* Set segment size */
            tilt_config[0] = BMI3_SET_BIT_POS0(tilt_config[0], BMI3_TILT_SEGMENT_SIZE, config->segment_size);
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	881b      	ldrh	r3, [r3, #0]
 8001f3e:	b2db      	uxtb	r3, r3
 8001f40:	733b      	strb	r3, [r7, #12]

            min_tilt_angle = ((uint16_t)tilt_config[1] << 8);
 8001f42:	7b7b      	ldrb	r3, [r7, #13]
 8001f44:	021b      	lsls	r3, r3, #8
 8001f46:	82bb      	strh	r3, [r7, #20]

            /* Set minimum tilt angle */
            tilt_config[1] =
                (BMI3_SET_BITS(min_tilt_angle, BMI3_TILT_MIN_TILT_ANGLE,
 8001f48:	8abb      	ldrh	r3, [r7, #20]
 8001f4a:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	885b      	ldrh	r3, [r3, #2]
 8001f52:	021b      	lsls	r3, r3, #8
 8001f54:	b29b      	uxth	r3, r3
 8001f56:	4313      	orrs	r3, r2
                               config->min_tilt_angle) & BMI3_TILT_MIN_TILT_ANGLE_MASK) >> 8;
 8001f58:	121b      	asrs	r3, r3, #8
            tilt_config[1] =
 8001f5a:	b2db      	uxtb	r3, r3
 8001f5c:	737b      	strb	r3, [r7, #13]

            /* Set beta accel mean for lsb 8 bits */
            tilt_config[2] = (uint8_t)BMI3_SET_BIT_POS0(tilt_config[2], BMI3_TILT_BETA_ACC_MEAN, config->beta_acc_mean);
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	889b      	ldrh	r3, [r3, #4]
 8001f62:	b2db      	uxtb	r3, r3
 8001f64:	73bb      	strb	r3, [r7, #14]

            beta_acc_mean = ((uint16_t)tilt_config[3] << 8);
 8001f66:	7bfb      	ldrb	r3, [r7, #15]
 8001f68:	021b      	lsls	r3, r3, #8
 8001f6a:	827b      	strh	r3, [r7, #18]

            /* Set beta accel mean for msb 8 bits */
            tilt_config[3] =
                (BMI3_SET_BIT_POS0(beta_acc_mean, BMI3_TILT_BETA_ACC_MEAN,
 8001f6c:	8a7b      	ldrh	r3, [r7, #18]
 8001f6e:	0c1b      	lsrs	r3, r3, #16
 8001f70:	041b      	lsls	r3, r3, #16
 8001f72:	687a      	ldr	r2, [r7, #4]
 8001f74:	8892      	ldrh	r2, [r2, #4]
 8001f76:	4313      	orrs	r3, r2
                                   config->beta_acc_mean) & BMI3_TILT_BETA_ACC_MEAN_MASK) >> 8;
 8001f78:	121b      	asrs	r3, r3, #8
            tilt_config[3] =
 8001f7a:	b2db      	uxtb	r3, r3
 8001f7c:	73fb      	strb	r3, [r7, #15]

            /* Set the configuration back to the feature engine register */
            rslt = bmi3_set_regs(BMI3_REG_FEATURE_DATA_TX, tilt_config, 4, dev);
 8001f7e:	f107 010c 	add.w	r1, r7, #12
 8001f82:	683b      	ldr	r3, [r7, #0]
 8001f84:	2204      	movs	r2, #4
 8001f86:	2042      	movs	r0, #66	@ 0x42
 8001f88:	f7ff f87b 	bl	8001082 <bmi3_set_regs>
 8001f8c:	4603      	mov	r3, r0
 8001f8e:	75fb      	strb	r3, [r7, #23]
 8001f90:	e001      	b.n	8001f96 <set_tilt_config+0x8e>
        }
    }
    else
    {
        rslt = BMI3_E_NULL_PTR;
 8001f92:	23ff      	movs	r3, #255	@ 0xff
 8001f94:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 8001f96:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001f9a:	4618      	mov	r0, r3
 8001f9c:	3718      	adds	r7, #24
 8001f9e:	46bd      	mov	sp, r7
 8001fa0:	bd80      	pop	{r7, pc}

08001fa2 <set_orientation_config>:
/*!
 * @brief This internal API sets orientation configurations like upside enable,
 * mode, blocking, theta, hold time, slope threshold and hysteresis.
 */
static int8_t set_orientation_config(const struct bmi3_orientation_config *config, struct bmi3_dev *dev)
{
 8001fa2:	b580      	push	{r7, lr}
 8001fa4:	b086      	sub	sp, #24
 8001fa6:	af00      	add	r7, sp, #0
 8001fa8:	6078      	str	r0, [r7, #4]
 8001faa:	6039      	str	r1, [r7, #0]
    /* Variable to store result of API */
    int8_t rslt;

    /* Array to define the feature configuration */
    uint8_t orient_config[4] = { 0 };
 8001fac:	2300      	movs	r3, #0
 8001fae:	60fb      	str	r3, [r7, #12]

    /* Array to set the base address of orient feature */
    uint8_t base_aadr[2] = { BMI3_BASE_ADDR_ORIENT, 0 };
 8001fb0:	231c      	movs	r3, #28
 8001fb2:	813b      	strh	r3, [r7, #8]

    uint16_t theta, hysteresis;

    if (config != NULL)
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	2b00      	cmp	r3, #0
 8001fb8:	f000 8097 	beq.w	80020ea <set_orientation_config+0x148>
    {
        /* Set the orient base address to feature engine transmission address to start DMA transaction */
        rslt = bmi3_set_regs(BMI3_REG_FEATURE_DATA_ADDR, base_aadr, 2, dev);
 8001fbc:	f107 0108 	add.w	r1, r7, #8
 8001fc0:	683b      	ldr	r3, [r7, #0]
 8001fc2:	2202      	movs	r2, #2
 8001fc4:	2041      	movs	r0, #65	@ 0x41
 8001fc6:	f7ff f85c 	bl	8001082 <bmi3_set_regs>
 8001fca:	4603      	mov	r3, r0
 8001fcc:	75fb      	strb	r3, [r7, #23]

        if (rslt == BMI3_OK)
 8001fce:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001fd2:	2b00      	cmp	r3, #0
 8001fd4:	f040 808b 	bne.w	80020ee <set_orientation_config+0x14c>
        {
            /* Set upside down bit */
            orient_config[0] = BMI3_SET_BIT_POS0(orient_config[0], BMI3_ORIENT_UD_EN, config->ud_en);
 8001fd8:	7b3b      	ldrb	r3, [r7, #12]
 8001fda:	b25b      	sxtb	r3, r3
 8001fdc:	f023 0301 	bic.w	r3, r3, #1
 8001fe0:	b25a      	sxtb	r2, r3
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	781b      	ldrb	r3, [r3, #0]
 8001fe6:	b25b      	sxtb	r3, r3
 8001fe8:	f003 0301 	and.w	r3, r3, #1
 8001fec:	b25b      	sxtb	r3, r3
 8001fee:	4313      	orrs	r3, r2
 8001ff0:	b25b      	sxtb	r3, r3
 8001ff2:	b2db      	uxtb	r3, r3
 8001ff4:	733b      	strb	r3, [r7, #12]

            /* Set mode */
            orient_config[0] |= BMI3_SET_BITS(orient_config[0], BMI3_ORIENT_MODE, config->mode);
 8001ff6:	7b3b      	ldrb	r3, [r7, #12]
 8001ff8:	b25a      	sxtb	r2, r3
 8001ffa:	7b3b      	ldrb	r3, [r7, #12]
 8001ffc:	b25b      	sxtb	r3, r3
 8001ffe:	f023 0306 	bic.w	r3, r3, #6
 8002002:	b259      	sxtb	r1, r3
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	785b      	ldrb	r3, [r3, #1]
 8002008:	b25b      	sxtb	r3, r3
 800200a:	005b      	lsls	r3, r3, #1
 800200c:	b25b      	sxtb	r3, r3
 800200e:	f003 0306 	and.w	r3, r3, #6
 8002012:	b25b      	sxtb	r3, r3
 8002014:	430b      	orrs	r3, r1
 8002016:	b25b      	sxtb	r3, r3
 8002018:	4313      	orrs	r3, r2
 800201a:	b25b      	sxtb	r3, r3
 800201c:	b2db      	uxtb	r3, r3
 800201e:	733b      	strb	r3, [r7, #12]

            /* Set blocking */
            orient_config[0] |= BMI3_SET_BITS(orient_config[0], BMI3_ORIENT_BLOCKING, config->blocking);
 8002020:	7b3b      	ldrb	r3, [r7, #12]
 8002022:	b25a      	sxtb	r2, r3
 8002024:	7b3b      	ldrb	r3, [r7, #12]
 8002026:	b25b      	sxtb	r3, r3
 8002028:	f023 0318 	bic.w	r3, r3, #24
 800202c:	b259      	sxtb	r1, r3
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	789b      	ldrb	r3, [r3, #2]
 8002032:	b25b      	sxtb	r3, r3
 8002034:	00db      	lsls	r3, r3, #3
 8002036:	b25b      	sxtb	r3, r3
 8002038:	f003 0318 	and.w	r3, r3, #24
 800203c:	b25b      	sxtb	r3, r3
 800203e:	430b      	orrs	r3, r1
 8002040:	b25b      	sxtb	r3, r3
 8002042:	4313      	orrs	r3, r2
 8002044:	b25b      	sxtb	r3, r3
 8002046:	b2db      	uxtb	r3, r3
 8002048:	733b      	strb	r3, [r7, #12]

            /* Set theta for lsb 8 bits */
            orient_config[0] |= (uint8_t)BMI3_SET_BITS(orient_config[0], BMI3_ORIENT_THETA, config->theta);
 800204a:	7b3a      	ldrb	r2, [r7, #12]
 800204c:	7b3b      	ldrb	r3, [r7, #12]
 800204e:	b25b      	sxtb	r3, r3
 8002050:	f003 031f 	and.w	r3, r3, #31
 8002054:	b259      	sxtb	r1, r3
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	78db      	ldrb	r3, [r3, #3]
 800205a:	b25b      	sxtb	r3, r3
 800205c:	015b      	lsls	r3, r3, #5
 800205e:	b25b      	sxtb	r3, r3
 8002060:	430b      	orrs	r3, r1
 8002062:	b25b      	sxtb	r3, r3
 8002064:	b2db      	uxtb	r3, r3
 8002066:	4313      	orrs	r3, r2
 8002068:	b2db      	uxtb	r3, r3
 800206a:	733b      	strb	r3, [r7, #12]

            theta = ((uint16_t)orient_config[1] << 8);
 800206c:	7b7b      	ldrb	r3, [r7, #13]
 800206e:	021b      	lsls	r3, r3, #8
 8002070:	82bb      	strh	r3, [r7, #20]

            /* Set theta for msb 8 bits */
            orient_config[1] = (BMI3_SET_BITS(theta, BMI3_ORIENT_THETA, config->theta) & BMI3_ORIENT_THETA_MASK) >> 8;
 8002072:	8abb      	ldrh	r3, [r7, #20]
 8002074:	f423 62fc 	bic.w	r2, r3, #2016	@ 0x7e0
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	78db      	ldrb	r3, [r3, #3]
 800207c:	015b      	lsls	r3, r3, #5
 800207e:	f403 63fc 	and.w	r3, r3, #2016	@ 0x7e0
 8002082:	4313      	orrs	r3, r2
 8002084:	121b      	asrs	r3, r3, #8
 8002086:	b2db      	uxtb	r3, r3
 8002088:	f003 0307 	and.w	r3, r3, #7
 800208c:	b2db      	uxtb	r3, r3
 800208e:	737b      	strb	r3, [r7, #13]

            /* Set hold time */
            orient_config[1] |=
 8002090:	7b7b      	ldrb	r3, [r7, #13]
 8002092:	b25a      	sxtb	r2, r3
                (BMI3_SET_BITS(orient_config[1], BMI3_ORIENT_HOLD_TIME,
 8002094:	7b7b      	ldrb	r3, [r7, #13]
 8002096:	4619      	mov	r1, r3
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	791b      	ldrb	r3, [r3, #4]
 800209c:	02db      	lsls	r3, r3, #11
 800209e:	b29b      	uxth	r3, r3
 80020a0:	430b      	orrs	r3, r1
                               config->hold_time) & BMI3_ORIENT_HOLD_TIME_MASK) >> 8;
 80020a2:	121b      	asrs	r3, r3, #8
 80020a4:	b25b      	sxtb	r3, r3
 80020a6:	f023 0307 	bic.w	r3, r3, #7
 80020aa:	b25b      	sxtb	r3, r3
            orient_config[1] |=
 80020ac:	4313      	orrs	r3, r2
 80020ae:	b25b      	sxtb	r3, r3
 80020b0:	b2db      	uxtb	r3, r3
 80020b2:	737b      	strb	r3, [r7, #13]

            /* Set slope threshold */
            orient_config[2] = BMI3_SET_BIT_POS0(orient_config[2], BMI3_ORIENT_SLOPE_THRES, config->slope_thres);
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	799b      	ldrb	r3, [r3, #6]
 80020b8:	73bb      	strb	r3, [r7, #14]

            hysteresis = ((uint16_t)orient_config[3] << 8);
 80020ba:	7bfb      	ldrb	r3, [r7, #15]
 80020bc:	021b      	lsls	r3, r3, #8
 80020be:	827b      	strh	r3, [r7, #18]

            /* Set hysteresis */
            orient_config[3] =
                (BMI3_SET_BITS(hysteresis, BMI3_ORIENT_HYST, config->hysteresis) & BMI3_ORIENT_HYST_MASK) >> 8;
 80020c0:	8a7b      	ldrh	r3, [r7, #18]
 80020c2:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	795b      	ldrb	r3, [r3, #5]
 80020ca:	021b      	lsls	r3, r3, #8
 80020cc:	b29b      	uxth	r3, r3
 80020ce:	4313      	orrs	r3, r2
 80020d0:	121b      	asrs	r3, r3, #8
            orient_config[3] =
 80020d2:	b2db      	uxtb	r3, r3
 80020d4:	73fb      	strb	r3, [r7, #15]

            /* Set the configuration back to the feature engine register */
            rslt = bmi3_set_regs(BMI3_REG_FEATURE_DATA_TX, orient_config, 4, dev);
 80020d6:	f107 010c 	add.w	r1, r7, #12
 80020da:	683b      	ldr	r3, [r7, #0]
 80020dc:	2204      	movs	r2, #4
 80020de:	2042      	movs	r0, #66	@ 0x42
 80020e0:	f7fe ffcf 	bl	8001082 <bmi3_set_regs>
 80020e4:	4603      	mov	r3, r0
 80020e6:	75fb      	strb	r3, [r7, #23]
 80020e8:	e001      	b.n	80020ee <set_orientation_config+0x14c>
        }
    }
    else
    {
        rslt = BMI3_E_NULL_PTR;
 80020ea:	23ff      	movs	r3, #255	@ 0xff
 80020ec:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 80020ee:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80020f2:	4618      	mov	r0, r3
 80020f4:	3718      	adds	r7, #24
 80020f6:	46bd      	mov	sp, r7
 80020f8:	bd80      	pop	{r7, pc}

080020fa <set_step_config>:
/*!
 * @brief This internal API sets step counter configurations like water-mark level,
 * reset counter and step counter parameters.
 */
static int8_t set_step_config(const struct bmi3_step_counter_config *config, struct bmi3_dev *dev)
{
 80020fa:	b580      	push	{r7, lr}
 80020fc:	b092      	sub	sp, #72	@ 0x48
 80020fe:	af00      	add	r7, sp, #0
 8002100:	6078      	str	r0, [r7, #4]
 8002102:	6039      	str	r1, [r7, #0]
    /* Variable to store result of API */
    int8_t rslt;

    /* Array to set the base address of step counter feature */
    uint8_t base_addr[2] = { BMI3_BASE_ADDR_STEP_CNT, 0 };
 8002104:	2310      	movs	r3, #16
 8002106:	853b      	strh	r3, [r7, #40]	@ 0x28

    /* Array to define the feature configuration */
    uint8_t step_config[24] = { 0 };
 8002108:	f107 0310 	add.w	r3, r7, #16
 800210c:	2200      	movs	r2, #0
 800210e:	601a      	str	r2, [r3, #0]
 8002110:	605a      	str	r2, [r3, #4]
 8002112:	609a      	str	r2, [r3, #8]
 8002114:	60da      	str	r2, [r3, #12]
 8002116:	611a      	str	r2, [r3, #16]
 8002118:	615a      	str	r2, [r3, #20]

    struct bmi3_accel_config acc_config = { 0 };
 800211a:	f107 0308 	add.w	r3, r7, #8
 800211e:	2200      	movs	r2, #0
 8002120:	601a      	str	r2, [r3, #0]
 8002122:	711a      	strb	r2, [r3, #4]

    uint16_t watermark, reset_counter, env_min_dist_up, env_coef_up, env_min_dist_down, env_coef_down;
    uint16_t mean_val_decay, mean_step_dur, step_counter_increment, peak_duration_min_running;
    uint16_t activity_detection_threshold, step_duration_window, mcr_threshold;

    if (config != NULL)
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	2b00      	cmp	r3, #0
 8002128:	f000 81dc 	beq.w	80024e4 <set_step_config+0x3ea>
    {
        rslt = get_accel_config(&acc_config, dev);
 800212c:	f107 0308 	add.w	r3, r7, #8
 8002130:	6839      	ldr	r1, [r7, #0]
 8002132:	4618      	mov	r0, r3
 8002134:	f7ff fa62 	bl	80015fc <get_accel_config>
 8002138:	4603      	mov	r3, r0
 800213a:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47

        if ((rslt == BMI3_OK) && (acc_config.acc_mode == BMI3_ACC_MODE_LOW_PWR))
 800213e:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 8002142:	2b00      	cmp	r3, #0
 8002144:	d10c      	bne.n	8002160 <set_step_config+0x66>
 8002146:	7abb      	ldrb	r3, [r7, #10]
 8002148:	2b03      	cmp	r3, #3
 800214a:	d109      	bne.n	8002160 <set_step_config+0x66>
        {
            if (acc_config.odr >= BMI3_ACC_ODR_50HZ)
 800214c:	7a3b      	ldrb	r3, [r7, #8]
 800214e:	2b06      	cmp	r3, #6
 8002150:	d903      	bls.n	800215a <set_step_config+0x60>
            {
                rslt = BMI3_OK;
 8002152:	2300      	movs	r3, #0
 8002154:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8002158:	e002      	b.n	8002160 <set_step_config+0x66>
            }
            else
            {
                rslt = BMI3_E_ACC_INVALID_CFG;
 800215a:	23fc      	movs	r3, #252	@ 0xfc
 800215c:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
            }
        }

        if (rslt == BMI3_OK)
 8002160:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 8002164:	2b00      	cmp	r3, #0
 8002166:	f040 81c0 	bne.w	80024ea <set_step_config+0x3f0>
        {
            /* Set the step counter base address to feature engine transmission address to start DMA transaction */
            rslt = bmi3_set_regs(BMI3_REG_FEATURE_DATA_ADDR, base_addr, 2, dev);
 800216a:	f107 0128 	add.w	r1, r7, #40	@ 0x28
 800216e:	683b      	ldr	r3, [r7, #0]
 8002170:	2202      	movs	r2, #2
 8002172:	2041      	movs	r0, #65	@ 0x41
 8002174:	f7fe ff85 	bl	8001082 <bmi3_set_regs>
 8002178:	4603      	mov	r3, r0
 800217a:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47

            if (rslt == BMI3_OK)
 800217e:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 8002182:	2b00      	cmp	r3, #0
 8002184:	f040 81b1 	bne.w	80024ea <set_step_config+0x3f0>
            {
                /* Set water-mark for lsb 8 bits */
                step_config[0] =
                    (uint8_t)BMI3_SET_BIT_POS0(step_config[0], BMI3_STEP_WATERMARK, config->watermark_level);
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	881b      	ldrh	r3, [r3, #0]
 800218c:	b2db      	uxtb	r3, r3
                step_config[0] =
 800218e:	743b      	strb	r3, [r7, #16]

                watermark = ((uint16_t)step_config[1] << 8);
 8002190:	7c7b      	ldrb	r3, [r7, #17]
 8002192:	021b      	lsls	r3, r3, #8
 8002194:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44

                /* Set water-mark for msb 8 bits */
                step_config[1] =
                    (BMI3_SET_BIT_POS0(watermark, BMI3_STEP_WATERMARK,
 8002198:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 800219c:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80021a0:	f023 0303 	bic.w	r3, r3, #3
 80021a4:	687a      	ldr	r2, [r7, #4]
 80021a6:	8812      	ldrh	r2, [r2, #0]
 80021a8:	f3c2 0209 	ubfx	r2, r2, #0, #10
 80021ac:	4313      	orrs	r3, r2
                                       config->watermark_level) & BMI3_STEP_WATERMARK_MASK) >> 8;
 80021ae:	121b      	asrs	r3, r3, #8
 80021b0:	b2db      	uxtb	r3, r3
 80021b2:	f003 0303 	and.w	r3, r3, #3
 80021b6:	b2db      	uxtb	r3, r3
                step_config[1] =
 80021b8:	747b      	strb	r3, [r7, #17]

                reset_counter = ((uint16_t)step_config[1] << 8);
 80021ba:	7c7b      	ldrb	r3, [r7, #17]
 80021bc:	021b      	lsls	r3, r3, #8
 80021be:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42

                /* Set reset counter */
                step_config[1] |=
 80021c2:	7c7b      	ldrb	r3, [r7, #17]
 80021c4:	b25a      	sxtb	r2, r3
                    (BMI3_SET_BITS(reset_counter, BMI3_STEP_RESET_COUNTER,
 80021c6:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 80021ca:	f423 6180 	bic.w	r1, r3, #1024	@ 0x400
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	885b      	ldrh	r3, [r3, #2]
 80021d2:	029b      	lsls	r3, r3, #10
 80021d4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80021d8:	430b      	orrs	r3, r1
                                   config->reset_counter) & BMI3_STEP_RESET_COUNTER_MASK) >> 8;
 80021da:	121b      	asrs	r3, r3, #8
 80021dc:	b25b      	sxtb	r3, r3
 80021de:	f003 0304 	and.w	r3, r3, #4
 80021e2:	b25b      	sxtb	r3, r3
                step_config[1] |=
 80021e4:	4313      	orrs	r3, r2
 80021e6:	b25b      	sxtb	r3, r3
 80021e8:	b2db      	uxtb	r3, r3
 80021ea:	747b      	strb	r3, [r7, #17]

                /* Set env_min_dist_up for lsb 8 bits */
                step_config[2] = (uint8_t)BMI3_SET_BIT_POS0(step_config[2],
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	889b      	ldrh	r3, [r3, #4]
 80021f0:	b2db      	uxtb	r3, r3
 80021f2:	74bb      	strb	r3, [r7, #18]
                                                            BMI3_STEP_ENV_MIN_DIST_UP,
                                                            config->env_min_dist_up);

                env_min_dist_up = ((uint16_t)step_config[3] << 8);
 80021f4:	7cfb      	ldrb	r3, [r7, #19]
 80021f6:	021b      	lsls	r3, r3, #8
 80021f8:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40

                /* Set env_min_dist_up for msb 8 bits */
                step_config[3] =
                    (BMI3_SET_BIT_POS0(env_min_dist_up, BMI3_STEP_ENV_MIN_DIST_UP,
 80021fc:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8002200:	0c1b      	lsrs	r3, r3, #16
 8002202:	041b      	lsls	r3, r3, #16
 8002204:	687a      	ldr	r2, [r7, #4]
 8002206:	8892      	ldrh	r2, [r2, #4]
 8002208:	4313      	orrs	r3, r2
                                       config->env_min_dist_up) & BMI3_STEP_ENV_MIN_DIST_UP_MASK) >> 8;
 800220a:	121b      	asrs	r3, r3, #8
                step_config[3] =
 800220c:	b2db      	uxtb	r3, r3
 800220e:	74fb      	strb	r3, [r7, #19]

                /* Set env_coef_up for lsb 8 bits */
                step_config[4] = (uint8_t)BMI3_SET_BIT_POS0(step_config[4], BMI3_STEP_ENV_COEF_UP, config->env_coef_up);
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	88db      	ldrh	r3, [r3, #6]
 8002214:	b2db      	uxtb	r3, r3
 8002216:	753b      	strb	r3, [r7, #20]

                env_coef_up = ((uint16_t)step_config[5] << 8);
 8002218:	7d7b      	ldrb	r3, [r7, #21]
 800221a:	021b      	lsls	r3, r3, #8
 800221c:	87fb      	strh	r3, [r7, #62]	@ 0x3e

                /* Set env_coef_up for msb 8 bits */
                step_config[5] =
                    (BMI3_SET_BIT_POS0(env_coef_up, BMI3_STEP_ENV_COEF_UP,
 800221e:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8002220:	0c1b      	lsrs	r3, r3, #16
 8002222:	041b      	lsls	r3, r3, #16
 8002224:	687a      	ldr	r2, [r7, #4]
 8002226:	88d2      	ldrh	r2, [r2, #6]
 8002228:	4313      	orrs	r3, r2
                                       config->env_coef_up) & BMI3_STEP_ENV_COEF_UP_MASK) >> 8;
 800222a:	121b      	asrs	r3, r3, #8
                step_config[5] =
 800222c:	b2db      	uxtb	r3, r3
 800222e:	757b      	strb	r3, [r7, #21]

                /* Set env_min_dist_down for lsb 8 bits */
                step_config[6] = (uint8_t)BMI3_SET_BIT_POS0(step_config[6],
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	891b      	ldrh	r3, [r3, #8]
 8002234:	b2db      	uxtb	r3, r3
 8002236:	75bb      	strb	r3, [r7, #22]
                                                            BMI3_STEP_ENV_MIN_DIST_DOWN,
                                                            config->env_min_dist_down);

                env_min_dist_down = ((uint16_t)step_config[7] << 8);
 8002238:	7dfb      	ldrb	r3, [r7, #23]
 800223a:	021b      	lsls	r3, r3, #8
 800223c:	87bb      	strh	r3, [r7, #60]	@ 0x3c

                /* Set env_min_dist_down for msb 8 bits */
                step_config[7] =
                    (BMI3_SET_BIT_POS0(env_min_dist_down, BMI3_STEP_ENV_MIN_DIST_DOWN,
 800223e:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8002240:	0c1b      	lsrs	r3, r3, #16
 8002242:	041b      	lsls	r3, r3, #16
 8002244:	687a      	ldr	r2, [r7, #4]
 8002246:	8912      	ldrh	r2, [r2, #8]
 8002248:	4313      	orrs	r3, r2
                                       config->env_min_dist_down) & BMI3_STEP_ENV_MIN_DIST_DOWN_MASK) >> 8;
 800224a:	121b      	asrs	r3, r3, #8
                step_config[7] =
 800224c:	b2db      	uxtb	r3, r3
 800224e:	75fb      	strb	r3, [r7, #23]

                /* Set env_coef_down for lsb 8 bits */
                step_config[8] = (uint8_t)BMI3_SET_BIT_POS0(step_config[8],
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	895b      	ldrh	r3, [r3, #10]
 8002254:	b2db      	uxtb	r3, r3
 8002256:	763b      	strb	r3, [r7, #24]
                                                            BMI3_STEP_ENV_COEF_DOWN,
                                                            config->env_coef_down);

                env_coef_down = ((uint16_t)step_config[9] << 8);
 8002258:	7e7b      	ldrb	r3, [r7, #25]
 800225a:	021b      	lsls	r3, r3, #8
 800225c:	877b      	strh	r3, [r7, #58]	@ 0x3a

                /* Set env_coef_down for msb 8 bits */
                step_config[9] =
                    (BMI3_SET_BIT_POS0(env_coef_down, BMI3_STEP_ENV_COEF_DOWN,
 800225e:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8002260:	0c1b      	lsrs	r3, r3, #16
 8002262:	041b      	lsls	r3, r3, #16
 8002264:	687a      	ldr	r2, [r7, #4]
 8002266:	8952      	ldrh	r2, [r2, #10]
 8002268:	4313      	orrs	r3, r2
                                       config->env_coef_down) & BMI3_STEP_ENV_COEF_DOWN_MASK) >> 8;
 800226a:	121b      	asrs	r3, r3, #8
                step_config[9] =
 800226c:	b2db      	uxtb	r3, r3
 800226e:	767b      	strb	r3, [r7, #25]

                /* Set mean_val_decay for lsb 8 bits */
                step_config[10] = (uint8_t)BMI3_SET_BIT_POS0(step_config[10],
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	899b      	ldrh	r3, [r3, #12]
 8002274:	b2db      	uxtb	r3, r3
 8002276:	76bb      	strb	r3, [r7, #26]
                                                             BMI3_STEP_MEAN_VAL_DECAY,
                                                             config->mean_val_decay);

                mean_val_decay = ((uint16_t)step_config[11] << 8);
 8002278:	7efb      	ldrb	r3, [r7, #27]
 800227a:	021b      	lsls	r3, r3, #8
 800227c:	873b      	strh	r3, [r7, #56]	@ 0x38

                /* Set mean_val_decay for msb 8 bits */
                step_config[11] =
                    (BMI3_SET_BIT_POS0(mean_val_decay, BMI3_STEP_MEAN_VAL_DECAY,
 800227e:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8002280:	0c1b      	lsrs	r3, r3, #16
 8002282:	041b      	lsls	r3, r3, #16
 8002284:	687a      	ldr	r2, [r7, #4]
 8002286:	8992      	ldrh	r2, [r2, #12]
 8002288:	4313      	orrs	r3, r2
                                       config->mean_val_decay) & BMI3_STEP_MEAN_VAL_DECAY_MASK) >> 8;
 800228a:	121b      	asrs	r3, r3, #8
                step_config[11] =
 800228c:	b2db      	uxtb	r3, r3
 800228e:	76fb      	strb	r3, [r7, #27]

                /* Set mean_step_dur for lsb 8 bits */
                step_config[12] = (uint8_t)BMI3_SET_BIT_POS0(step_config[12],
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	89db      	ldrh	r3, [r3, #14]
 8002294:	b2db      	uxtb	r3, r3
 8002296:	773b      	strb	r3, [r7, #28]
                                                             BMI3_STEP_MEAN_STEP_DUR,
                                                             config->mean_step_dur);

                mean_step_dur = ((uint16_t)step_config[13] << 8);
 8002298:	7f7b      	ldrb	r3, [r7, #29]
 800229a:	021b      	lsls	r3, r3, #8
 800229c:	86fb      	strh	r3, [r7, #54]	@ 0x36

                /* Set mean_step_dur for msb 8 bits */
                step_config[13] =
                    (BMI3_SET_BIT_POS0(mean_step_dur, BMI3_STEP_MEAN_STEP_DUR,
 800229e:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80022a0:	0c1b      	lsrs	r3, r3, #16
 80022a2:	041b      	lsls	r3, r3, #16
 80022a4:	687a      	ldr	r2, [r7, #4]
 80022a6:	89d2      	ldrh	r2, [r2, #14]
 80022a8:	4313      	orrs	r3, r2
                                       config->mean_step_dur) & BMI3_STEP_MEAN_STEP_DUR_MASK) >> 8;
 80022aa:	121b      	asrs	r3, r3, #8
                step_config[13] =
 80022ac:	b2db      	uxtb	r3, r3
 80022ae:	777b      	strb	r3, [r7, #29]

                /* Set step buffer size */
                step_config[14] = BMI3_SET_BIT_POS0(step_config[14], BMI3_STEP_BUFFER_SIZE, config->step_buffer_size);
 80022b0:	7fbb      	ldrb	r3, [r7, #30]
 80022b2:	b25b      	sxtb	r3, r3
 80022b4:	f023 030f 	bic.w	r3, r3, #15
 80022b8:	b25a      	sxtb	r2, r3
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	8a1b      	ldrh	r3, [r3, #16]
 80022be:	b25b      	sxtb	r3, r3
 80022c0:	f003 030f 	and.w	r3, r3, #15
 80022c4:	b25b      	sxtb	r3, r3
 80022c6:	4313      	orrs	r3, r2
 80022c8:	b25b      	sxtb	r3, r3
 80022ca:	b2db      	uxtb	r3, r3
 80022cc:	77bb      	strb	r3, [r7, #30]

                /* Set filter cascade */
                step_config[14] |= BMI3_SET_BITS(step_config[14],
 80022ce:	7fbb      	ldrb	r3, [r7, #30]
 80022d0:	b25a      	sxtb	r2, r3
 80022d2:	7fbb      	ldrb	r3, [r7, #30]
 80022d4:	b25b      	sxtb	r3, r3
 80022d6:	f023 0310 	bic.w	r3, r3, #16
 80022da:	b259      	sxtb	r1, r3
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	8a5b      	ldrh	r3, [r3, #18]
 80022e0:	b25b      	sxtb	r3, r3
 80022e2:	011b      	lsls	r3, r3, #4
 80022e4:	b25b      	sxtb	r3, r3
 80022e6:	f003 0310 	and.w	r3, r3, #16
 80022ea:	b25b      	sxtb	r3, r3
 80022ec:	430b      	orrs	r3, r1
 80022ee:	b25b      	sxtb	r3, r3
 80022f0:	4313      	orrs	r3, r2
 80022f2:	b25b      	sxtb	r3, r3
 80022f4:	b2db      	uxtb	r3, r3
 80022f6:	77bb      	strb	r3, [r7, #30]
                                                 BMI3_STEP_FILTER_CASCADE_ENABLED,
                                                 config->filter_cascade_enabled);

                /* Set step_counter_increment for lsb 8 bits */
                step_config[14] |= (uint8_t)BMI3_SET_BITS(step_config[14],
 80022f8:	7fba      	ldrb	r2, [r7, #30]
 80022fa:	7fbb      	ldrb	r3, [r7, #30]
 80022fc:	b25b      	sxtb	r3, r3
 80022fe:	f003 031f 	and.w	r3, r3, #31
 8002302:	b259      	sxtb	r1, r3
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	8a9b      	ldrh	r3, [r3, #20]
 8002308:	b25b      	sxtb	r3, r3
 800230a:	015b      	lsls	r3, r3, #5
 800230c:	b25b      	sxtb	r3, r3
 800230e:	430b      	orrs	r3, r1
 8002310:	b25b      	sxtb	r3, r3
 8002312:	b2db      	uxtb	r3, r3
 8002314:	4313      	orrs	r3, r2
 8002316:	b2db      	uxtb	r3, r3
 8002318:	77bb      	strb	r3, [r7, #30]
                                                          BMI3_STEP_COUNTER_INCREMENT,
                                                          config->step_counter_increment);

                step_counter_increment = ((uint16_t)step_config[15] << 8);
 800231a:	7ffb      	ldrb	r3, [r7, #31]
 800231c:	021b      	lsls	r3, r3, #8
 800231e:	86bb      	strh	r3, [r7, #52]	@ 0x34

                /* Set step_counter_increment for msb 8 bits */
                step_config[15] =
                    (BMI3_SET_BITS(step_counter_increment, BMI3_STEP_COUNTER_INCREMENT,
 8002320:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8002322:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8002326:	f023 03e0 	bic.w	r3, r3, #224	@ 0xe0
 800232a:	687a      	ldr	r2, [r7, #4]
 800232c:	8a92      	ldrh	r2, [r2, #20]
 800232e:	0152      	lsls	r2, r2, #5
 8002330:	b292      	uxth	r2, r2
 8002332:	4313      	orrs	r3, r2
                                   config->step_counter_increment) & BMI3_STEP_COUNTER_INCREMENT_MASK) >> 8;
 8002334:	121b      	asrs	r3, r3, #8
                step_config[15] =
 8002336:	b2db      	uxtb	r3, r3
 8002338:	77fb      	strb	r3, [r7, #31]

                /* Set peak_duration_min_walking for lsb 8 bits */
                step_config[16] = BMI3_SET_BIT_POS0(step_config[16],
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	8adb      	ldrh	r3, [r3, #22]
 800233e:	b2db      	uxtb	r3, r3
 8002340:	f887 3020 	strb.w	r3, [r7, #32]
                                                    BMI3_STEP_PEAK_DURATION_MIN_WALKING,
                                                    config->peak_duration_min_walking);

                peak_duration_min_running = ((uint16_t)step_config[17] << 8);
 8002344:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8002348:	021b      	lsls	r3, r3, #8
 800234a:	867b      	strh	r3, [r7, #50]	@ 0x32

                /* Set peak_duration_min_walking for msb 8 bits */
                step_config[17] =
                    (BMI3_SET_BITS(peak_duration_min_running, BMI3_STEP_PEAK_DURATION_MIN_RUNNING,
 800234c:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800234e:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	8b1b      	ldrh	r3, [r3, #24]
 8002356:	021b      	lsls	r3, r3, #8
 8002358:	b29b      	uxth	r3, r3
 800235a:	4313      	orrs	r3, r2
                                   config->peak_duration_min_running) & BMI3_STEP_PEAK_DURATION_MIN_RUNNING_MASK) >> 8;
 800235c:	121b      	asrs	r3, r3, #8
                step_config[17] =
 800235e:	b2db      	uxtb	r3, r3
 8002360:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21

                /* Set activity detection fsctor */
                step_config[18] = BMI3_SET_BIT_POS0(step_config[18],
 8002364:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8002368:	b25b      	sxtb	r3, r3
 800236a:	f023 030f 	bic.w	r3, r3, #15
 800236e:	b25a      	sxtb	r2, r3
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	8b5b      	ldrh	r3, [r3, #26]
 8002374:	b25b      	sxtb	r3, r3
 8002376:	f003 030f 	and.w	r3, r3, #15
 800237a:	b25b      	sxtb	r3, r3
 800237c:	4313      	orrs	r3, r2
 800237e:	b25b      	sxtb	r3, r3
 8002380:	b2db      	uxtb	r3, r3
 8002382:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
                                                    BMI3_STEP_ACTIVITY_DETECTION_FACTOR,
                                                    config->activity_detection_factor);

                /* Set activity_detection_threshold for lsb 8 bits */
                step_config[18] |= (uint8_t)BMI3_SET_BITS(step_config[18],
 8002386:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 800238a:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 800238e:	b25b      	sxtb	r3, r3
 8002390:	f003 030f 	and.w	r3, r3, #15
 8002394:	b259      	sxtb	r1, r3
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	8b9b      	ldrh	r3, [r3, #28]
 800239a:	b25b      	sxtb	r3, r3
 800239c:	011b      	lsls	r3, r3, #4
 800239e:	b25b      	sxtb	r3, r3
 80023a0:	430b      	orrs	r3, r1
 80023a2:	b25b      	sxtb	r3, r3
 80023a4:	b2db      	uxtb	r3, r3
 80023a6:	4313      	orrs	r3, r2
 80023a8:	b2db      	uxtb	r3, r3
 80023aa:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
                                                          BMI3_STEP_ACTIVITY_DETECTION_THRESHOLD,
                                                          config->activity_detection_thres);

                activity_detection_threshold = ((uint16_t)step_config[19] << 8);
 80023ae:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80023b2:	021b      	lsls	r3, r3, #8
 80023b4:	863b      	strh	r3, [r7, #48]	@ 0x30

                /* Set activity_detection_threshold for msb 8 bits */
                step_config[19] =
                    (BMI3_SET_BITS(activity_detection_threshold, BMI3_STEP_ACTIVITY_DETECTION_THRESHOLD,
 80023b6:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 80023b8:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80023bc:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80023c0:	687a      	ldr	r2, [r7, #4]
 80023c2:	8b92      	ldrh	r2, [r2, #28]
 80023c4:	0112      	lsls	r2, r2, #4
 80023c6:	b292      	uxth	r2, r2
 80023c8:	4313      	orrs	r3, r2
                                   config->activity_detection_thres) & BMI3_STEP_ACTIVITY_DETECTION_THRESHOLD_MASK) >>
 80023ca:	121b      	asrs	r3, r3, #8
                step_config[19] =
 80023cc:	b2db      	uxtb	r3, r3
 80023ce:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
                    8;

                /* Set maximum step duration */
                step_config[20] = BMI3_SET_BIT_POS0(step_config[20], BMI3_STEP_DURATION_MAX, config->step_duration_max);
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	8bdb      	ldrh	r3, [r3, #30]
 80023d6:	b2db      	uxtb	r3, r3
 80023d8:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24

                step_duration_window = ((uint16_t)step_config[21] << 8);
 80023dc:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80023e0:	021b      	lsls	r3, r3, #8
 80023e2:	85fb      	strh	r3, [r7, #46]	@ 0x2e

                /* Set step duration window */
                step_config[21] =
                    (BMI3_SET_BITS(step_duration_window, BMI3_STEP_DURATION_WINDOW,
 80023e4:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80023e6:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	8c1b      	ldrh	r3, [r3, #32]
 80023ee:	021b      	lsls	r3, r3, #8
 80023f0:	b29b      	uxth	r3, r3
 80023f2:	4313      	orrs	r3, r2
                                   config->step_duration_window) & BMI3_STEP_DURATION_WINDOW_MASK) >> 8;
 80023f4:	121b      	asrs	r3, r3, #8
                step_config[21] =
 80023f6:	b2db      	uxtb	r3, r3
 80023f8:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25

                step_config[22] = BMI3_SET_BIT_POS0(step_config[22],
 80023fc:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8002400:	b25b      	sxtb	r3, r3
 8002402:	f023 0301 	bic.w	r3, r3, #1
 8002406:	b25a      	sxtb	r2, r3
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	8c5b      	ldrh	r3, [r3, #34]	@ 0x22
 800240c:	b25b      	sxtb	r3, r3
 800240e:	f003 0301 	and.w	r3, r3, #1
 8002412:	b25b      	sxtb	r3, r3
 8002414:	4313      	orrs	r3, r2
 8002416:	b25b      	sxtb	r3, r3
 8002418:	b2db      	uxtb	r3, r3
 800241a:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
                                                    BMI3_STEP_DURATION_PP_ENABLED,
                                                    config->step_duration_pp_enabled);

                step_config[22] |= BMI3_SET_BITS(step_config[22],
 800241e:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8002422:	b25a      	sxtb	r2, r3
 8002424:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8002428:	b25b      	sxtb	r3, r3
 800242a:	f023 030e 	bic.w	r3, r3, #14
 800242e:	b259      	sxtb	r1, r3
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8002434:	b25b      	sxtb	r3, r3
 8002436:	005b      	lsls	r3, r3, #1
 8002438:	b25b      	sxtb	r3, r3
 800243a:	f003 030e 	and.w	r3, r3, #14
 800243e:	b25b      	sxtb	r3, r3
 8002440:	430b      	orrs	r3, r1
 8002442:	b25b      	sxtb	r3, r3
 8002444:	4313      	orrs	r3, r2
 8002446:	b25b      	sxtb	r3, r3
 8002448:	b2db      	uxtb	r3, r3
 800244a:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
                                                 BMI3_STEP_DURATION_THRESHOLD,
                                                 config->step_duration_thres);

                step_config[22] |= BMI3_SET_BITS(step_config[22],
 800244e:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8002452:	b25a      	sxtb	r2, r3
 8002454:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8002458:	b25b      	sxtb	r3, r3
 800245a:	f023 0310 	bic.w	r3, r3, #16
 800245e:	b259      	sxtb	r1, r3
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002464:	b25b      	sxtb	r3, r3
 8002466:	011b      	lsls	r3, r3, #4
 8002468:	b25b      	sxtb	r3, r3
 800246a:	f003 0310 	and.w	r3, r3, #16
 800246e:	b25b      	sxtb	r3, r3
 8002470:	430b      	orrs	r3, r1
 8002472:	b25b      	sxtb	r3, r3
 8002474:	4313      	orrs	r3, r2
 8002476:	b25b      	sxtb	r3, r3
 8002478:	b2db      	uxtb	r3, r3
 800247a:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
                                                 BMI3_STEP_MEAN_CROSSING_PP_ENABLED,
                                                 config->mean_crossing_pp_enabled);

                /* Set mcr_threshold for lsb 8 bits */
                step_config[22] |= (uint8_t)BMI3_SET_BITS(step_config[22],
 800247e:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8002482:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8002486:	b25b      	sxtb	r3, r3
 8002488:	f003 031f 	and.w	r3, r3, #31
 800248c:	b259      	sxtb	r1, r3
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002492:	b25b      	sxtb	r3, r3
 8002494:	015b      	lsls	r3, r3, #5
 8002496:	b25b      	sxtb	r3, r3
 8002498:	430b      	orrs	r3, r1
 800249a:	b25b      	sxtb	r3, r3
 800249c:	b2db      	uxtb	r3, r3
 800249e:	4313      	orrs	r3, r2
 80024a0:	b2db      	uxtb	r3, r3
 80024a2:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
                                                          BMI3_STEP_MCR_THRESHOLD,
                                                          config->mcr_threshold);

                mcr_threshold = ((uint16_t)step_config[23] << 8);
 80024a6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80024aa:	021b      	lsls	r3, r3, #8
 80024ac:	85bb      	strh	r3, [r7, #44]	@ 0x2c

                /* Set mcr_threshold for msb 8 bits */
                step_config[23] =
                    (BMI3_SET_BITS(mcr_threshold, BMI3_STEP_MCR_THRESHOLD,
 80024ae:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 80024b0:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80024b8:	015b      	lsls	r3, r3, #5
 80024ba:	f403 7378 	and.w	r3, r3, #992	@ 0x3e0
 80024be:	4313      	orrs	r3, r2
                                   config->mcr_threshold) & BMI3_STEP_MCR_THRESHOLD_MASK) >> 8;
 80024c0:	121b      	asrs	r3, r3, #8
 80024c2:	b2db      	uxtb	r3, r3
 80024c4:	f003 0303 	and.w	r3, r3, #3
 80024c8:	b2db      	uxtb	r3, r3
                step_config[23] =
 80024ca:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

                /* Set the configuration back to feature engine register */
                rslt = bmi3_set_regs(BMI3_REG_FEATURE_DATA_TX, step_config, 24, dev);
 80024ce:	f107 0110 	add.w	r1, r7, #16
 80024d2:	683b      	ldr	r3, [r7, #0]
 80024d4:	2218      	movs	r2, #24
 80024d6:	2042      	movs	r0, #66	@ 0x42
 80024d8:	f7fe fdd3 	bl	8001082 <bmi3_set_regs>
 80024dc:	4603      	mov	r3, r0
 80024de:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 80024e2:	e002      	b.n	80024ea <set_step_config+0x3f0>
            }
        }
    }
    else
    {
        rslt = BMI3_E_NULL_PTR;
 80024e4:	23ff      	movs	r3, #255	@ 0xff
 80024e6:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    }

    return rslt;
 80024ea:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
}
 80024ee:	4618      	mov	r0, r3
 80024f0:	3748      	adds	r7, #72	@ 0x48
 80024f2:	46bd      	mov	sp, r7
 80024f4:	bd80      	pop	{r7, pc}

080024f6 <set_tap_config>:
 * @brief This internal API sets tap configurations like axes select, wait for time out, mode,
 * max peaks for tap, duration, tap peak threshold, max gest duration, max dur bw peaks,
 * shock settling duration.
 */
static int8_t set_tap_config(const struct bmi3_tap_detector_config *config, struct bmi3_dev *dev)
{
 80024f6:	b580      	push	{r7, lr}
 80024f8:	b08a      	sub	sp, #40	@ 0x28
 80024fa:	af00      	add	r7, sp, #0
 80024fc:	6078      	str	r0, [r7, #4]
 80024fe:	6039      	str	r1, [r7, #0]
    /* Variable to store result of API */
    int8_t rslt;

    /* Array to define the feature configuration */
    uint8_t tap_config[6] = { 0 };
 8002500:	f107 0318 	add.w	r3, r7, #24
 8002504:	2200      	movs	r2, #0
 8002506:	601a      	str	r2, [r3, #0]
 8002508:	809a      	strh	r2, [r3, #4]

    /* Array to set the base address of tap feature */
    uint8_t base_aadr[2] = { BMI3_BASE_ADDR_TAP, 0 };
 800250a:	231e      	movs	r3, #30
 800250c:	82bb      	strh	r3, [r7, #20]

    struct bmi3_accel_config acc_config = { 0 };
 800250e:	f107 030c 	add.w	r3, r7, #12
 8002512:	2200      	movs	r2, #0
 8002514:	601a      	str	r2, [r3, #0]
 8002516:	711a      	strb	r2, [r3, #4]

    uint16_t tap_peak_thres, max_gest_dur, min_quite_dur_between_taps, quite_time_after_gest;

    if (config != NULL)
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	2b00      	cmp	r3, #0
 800251c:	f000 8100 	beq.w	8002720 <set_tap_config+0x22a>
    {
        rslt = get_accel_config(&acc_config, dev);
 8002520:	f107 030c 	add.w	r3, r7, #12
 8002524:	6839      	ldr	r1, [r7, #0]
 8002526:	4618      	mov	r0, r3
 8002528:	f7ff f868 	bl	80015fc <get_accel_config>
 800252c:	4603      	mov	r3, r0
 800252e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

        if ((rslt == BMI3_OK) && (acc_config.acc_mode == BMI3_ACC_MODE_LOW_PWR))
 8002532:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8002536:	2b00      	cmp	r3, #0
 8002538:	d10c      	bne.n	8002554 <set_tap_config+0x5e>
 800253a:	7bbb      	ldrb	r3, [r7, #14]
 800253c:	2b03      	cmp	r3, #3
 800253e:	d109      	bne.n	8002554 <set_tap_config+0x5e>
        {
            if (acc_config.odr >= BMI3_ACC_ODR_200HZ)
 8002540:	7b3b      	ldrb	r3, [r7, #12]
 8002542:	2b08      	cmp	r3, #8
 8002544:	d903      	bls.n	800254e <set_tap_config+0x58>
            {
                rslt = BMI3_OK;
 8002546:	2300      	movs	r3, #0
 8002548:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800254c:	e002      	b.n	8002554 <set_tap_config+0x5e>
            }
            else
            {
                rslt = BMI3_E_ACC_INVALID_CFG;
 800254e:	23fc      	movs	r3, #252	@ 0xfc
 8002550:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            }
        }

        if (rslt == BMI3_OK)
 8002554:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8002558:	2b00      	cmp	r3, #0
 800255a:	f040 80e4 	bne.w	8002726 <set_tap_config+0x230>
        {
            /* Set the tap base address to feature engine transmission address to start DMA transaction */
            rslt = bmi3_set_regs(BMI3_REG_FEATURE_DATA_ADDR, base_aadr, 2, dev);
 800255e:	f107 0114 	add.w	r1, r7, #20
 8002562:	683b      	ldr	r3, [r7, #0]
 8002564:	2202      	movs	r2, #2
 8002566:	2041      	movs	r0, #65	@ 0x41
 8002568:	f7fe fd8b 	bl	8001082 <bmi3_set_regs>
 800256c:	4603      	mov	r3, r0
 800256e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

            if (rslt == BMI3_OK)
 8002572:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8002576:	2b00      	cmp	r3, #0
 8002578:	f040 80d5 	bne.w	8002726 <set_tap_config+0x230>
            {
                /* Set axis_sel */
                tap_config[0] = BMI3_SET_BIT_POS0(tap_config[0], BMI3_TAP_AXIS_SEL, config->axis_sel);
 800257c:	7e3b      	ldrb	r3, [r7, #24]
 800257e:	b25b      	sxtb	r3, r3
 8002580:	f023 0303 	bic.w	r3, r3, #3
 8002584:	b25a      	sxtb	r2, r3
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	781b      	ldrb	r3, [r3, #0]
 800258a:	b25b      	sxtb	r3, r3
 800258c:	f003 0303 	and.w	r3, r3, #3
 8002590:	b25b      	sxtb	r3, r3
 8002592:	4313      	orrs	r3, r2
 8002594:	b25b      	sxtb	r3, r3
 8002596:	b2db      	uxtb	r3, r3
 8002598:	763b      	strb	r3, [r7, #24]

                /* Set wait for time out */
                tap_config[0] |= BMI3_SET_BITS(tap_config[0], BMI3_TAP_WAIT_FR_TIME_OUT, config->wait_for_timeout);
 800259a:	7e3b      	ldrb	r3, [r7, #24]
 800259c:	b25a      	sxtb	r2, r3
 800259e:	7e3b      	ldrb	r3, [r7, #24]
 80025a0:	b25b      	sxtb	r3, r3
 80025a2:	f023 0304 	bic.w	r3, r3, #4
 80025a6:	b259      	sxtb	r1, r3
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	785b      	ldrb	r3, [r3, #1]
 80025ac:	b25b      	sxtb	r3, r3
 80025ae:	009b      	lsls	r3, r3, #2
 80025b0:	b25b      	sxtb	r3, r3
 80025b2:	f003 0304 	and.w	r3, r3, #4
 80025b6:	b25b      	sxtb	r3, r3
 80025b8:	430b      	orrs	r3, r1
 80025ba:	b25b      	sxtb	r3, r3
 80025bc:	4313      	orrs	r3, r2
 80025be:	b25b      	sxtb	r3, r3
 80025c0:	b2db      	uxtb	r3, r3
 80025c2:	763b      	strb	r3, [r7, #24]

                /* Set maximum peaks for tap */
                tap_config[0] |= BMI3_SET_BITS(tap_config[0], BMI3_TAP_MAX_PEAKS, config->max_peaks_for_tap);
 80025c4:	7e3b      	ldrb	r3, [r7, #24]
 80025c6:	b25a      	sxtb	r2, r3
 80025c8:	7e3b      	ldrb	r3, [r7, #24]
 80025ca:	b25b      	sxtb	r3, r3
 80025cc:	f023 0338 	bic.w	r3, r3, #56	@ 0x38
 80025d0:	b259      	sxtb	r1, r3
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	789b      	ldrb	r3, [r3, #2]
 80025d6:	b25b      	sxtb	r3, r3
 80025d8:	00db      	lsls	r3, r3, #3
 80025da:	b25b      	sxtb	r3, r3
 80025dc:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80025e0:	b25b      	sxtb	r3, r3
 80025e2:	430b      	orrs	r3, r1
 80025e4:	b25b      	sxtb	r3, r3
 80025e6:	4313      	orrs	r3, r2
 80025e8:	b25b      	sxtb	r3, r3
 80025ea:	b2db      	uxtb	r3, r3
 80025ec:	763b      	strb	r3, [r7, #24]

                /* Set mode */
                tap_config[0] |= BMI3_SET_BITS(tap_config[0], BMI3_TAP_MODE, config->mode);
 80025ee:	7e3b      	ldrb	r3, [r7, #24]
 80025f0:	b25a      	sxtb	r2, r3
 80025f2:	7e3b      	ldrb	r3, [r7, #24]
 80025f4:	b25b      	sxtb	r3, r3
 80025f6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80025fa:	b259      	sxtb	r1, r3
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	78db      	ldrb	r3, [r3, #3]
 8002600:	b25b      	sxtb	r3, r3
 8002602:	019b      	lsls	r3, r3, #6
 8002604:	b25b      	sxtb	r3, r3
 8002606:	430b      	orrs	r3, r1
 8002608:	b25b      	sxtb	r3, r3
 800260a:	4313      	orrs	r3, r2
 800260c:	b25b      	sxtb	r3, r3
 800260e:	b2db      	uxtb	r3, r3
 8002610:	763b      	strb	r3, [r7, #24]

                /* Set peak threshold first byte in word */
                tap_config[2] = (uint8_t)BMI3_SET_BIT_POS0(tap_config[2], BMI3_TAP_PEAK_THRES, config->tap_peak_thres);
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	889b      	ldrh	r3, [r3, #4]
 8002616:	b2db      	uxtb	r3, r3
 8002618:	76bb      	strb	r3, [r7, #26]

                /* Left shift by 8 times so that we can set rest of the values of tap peak threshold conf in word */
                tap_peak_thres = ((uint16_t)tap_config[3] << 8);
 800261a:	7efb      	ldrb	r3, [r7, #27]
 800261c:	021b      	lsls	r3, r3, #8
 800261e:	84bb      	strh	r3, [r7, #36]	@ 0x24

                /* Set peak threshold second byte in word */
                tap_config[3] =
                    (BMI3_SET_BIT_POS0(tap_peak_thres, BMI3_TAP_PEAK_THRES,
 8002620:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8002622:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002626:	f023 0303 	bic.w	r3, r3, #3
 800262a:	687a      	ldr	r2, [r7, #4]
 800262c:	8892      	ldrh	r2, [r2, #4]
 800262e:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8002632:	4313      	orrs	r3, r2
                                       config->tap_peak_thres) & BMI3_TAP_PEAK_THRES_MASK) >> 8;
 8002634:	121b      	asrs	r3, r3, #8
 8002636:	b2db      	uxtb	r3, r3
 8002638:	f003 0303 	and.w	r3, r3, #3
 800263c:	b2db      	uxtb	r3, r3
                tap_config[3] =
 800263e:	76fb      	strb	r3, [r7, #27]

                max_gest_dur = ((uint16_t)tap_config[3] << 8);
 8002640:	7efb      	ldrb	r3, [r7, #27]
 8002642:	021b      	lsls	r3, r3, #8
 8002644:	847b      	strh	r3, [r7, #34]	@ 0x22

                /* Set max gesture duration */
                tap_config[3] |=
 8002646:	7efb      	ldrb	r3, [r7, #27]
 8002648:	b25a      	sxtb	r2, r3
                    (BMI3_SET_BITS(max_gest_dur, BMI3_TAP_MAX_GEST_DUR,
 800264a:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800264c:	f423 417c 	bic.w	r1, r3, #64512	@ 0xfc00
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	799b      	ldrb	r3, [r3, #6]
 8002654:	029b      	lsls	r3, r3, #10
 8002656:	b29b      	uxth	r3, r3
 8002658:	430b      	orrs	r3, r1
                                   config->max_gest_dur) & BMI3_TAP_MAX_GEST_DUR_MASK) >> 8;
 800265a:	121b      	asrs	r3, r3, #8
 800265c:	b25b      	sxtb	r3, r3
 800265e:	f023 0303 	bic.w	r3, r3, #3
 8002662:	b25b      	sxtb	r3, r3
                tap_config[3] |=
 8002664:	4313      	orrs	r3, r2
 8002666:	b25b      	sxtb	r3, r3
 8002668:	b2db      	uxtb	r3, r3
 800266a:	76fb      	strb	r3, [r7, #27]

                /* Set max duration between peaks */
                tap_config[4] =
                    (BMI3_SET_BIT_POS0(tap_config[4], BMI3_TAP_MAX_DUR_BW_PEAKS,
 800266c:	7f3b      	ldrb	r3, [r7, #28]
 800266e:	b25b      	sxtb	r3, r3
 8002670:	f023 030f 	bic.w	r3, r3, #15
 8002674:	b25a      	sxtb	r2, r3
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	79db      	ldrb	r3, [r3, #7]
 800267a:	b25b      	sxtb	r3, r3
 800267c:	f003 030f 	and.w	r3, r3, #15
 8002680:	b25b      	sxtb	r3, r3
 8002682:	4313      	orrs	r3, r2
 8002684:	b25b      	sxtb	r3, r3
                                       config->max_dur_between_peaks) & BMI3_TAP_MAX_DUR_BW_PEAKS_MASK);
 8002686:	b2db      	uxtb	r3, r3
 8002688:	f003 030f 	and.w	r3, r3, #15
 800268c:	b2db      	uxtb	r3, r3
                tap_config[4] =
 800268e:	773b      	strb	r3, [r7, #28]

                /* Set shock settling duration */
                tap_config[4] |=
 8002690:	7f3b      	ldrb	r3, [r7, #28]
 8002692:	b25a      	sxtb	r2, r3
                    (BMI3_SET_BITS(tap_config[4], BMI3_TAP_SHOCK_SETT_DUR,
 8002694:	7f3b      	ldrb	r3, [r7, #28]
 8002696:	b25b      	sxtb	r3, r3
 8002698:	f003 030f 	and.w	r3, r3, #15
 800269c:	b259      	sxtb	r1, r3
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	7a1b      	ldrb	r3, [r3, #8]
 80026a2:	b25b      	sxtb	r3, r3
 80026a4:	011b      	lsls	r3, r3, #4
 80026a6:	b25b      	sxtb	r3, r3
 80026a8:	430b      	orrs	r3, r1
 80026aa:	b25b      	sxtb	r3, r3
                                   config->tap_shock_settling_dur) & BMI3_TAP_SHOCK_SETT_DUR_MASK);
 80026ac:	f023 030f 	bic.w	r3, r3, #15
 80026b0:	b25b      	sxtb	r3, r3
                tap_config[4] |=
 80026b2:	4313      	orrs	r3, r2
 80026b4:	b25b      	sxtb	r3, r3
 80026b6:	b2db      	uxtb	r3, r3
 80026b8:	773b      	strb	r3, [r7, #28]

                min_quite_dur_between_taps = ((uint16_t)tap_config[5] << 8);
 80026ba:	7f7b      	ldrb	r3, [r7, #29]
 80026bc:	021b      	lsls	r3, r3, #8
 80026be:	843b      	strh	r3, [r7, #32]

                /* Set quite duration between taps */
                tap_config[5] =
                    (BMI3_SET_BITS(min_quite_dur_between_taps, BMI3_TAP_MIN_QUITE_DUR_BW_TAPS,
 80026c0:	8c3b      	ldrh	r3, [r7, #32]
 80026c2:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	7a5b      	ldrb	r3, [r3, #9]
 80026ca:	021b      	lsls	r3, r3, #8
 80026cc:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 80026d0:	4313      	orrs	r3, r2
                                   config->min_quite_dur_between_taps) & BMI3_TAP_MIN_QUITE_DUR_BW_TAPS_MASK) >> 8;
 80026d2:	121b      	asrs	r3, r3, #8
 80026d4:	b2db      	uxtb	r3, r3
 80026d6:	f003 030f 	and.w	r3, r3, #15
 80026da:	b2db      	uxtb	r3, r3
                tap_config[5] =
 80026dc:	777b      	strb	r3, [r7, #29]

                quite_time_after_gest = ((uint16_t)tap_config[5] << 8);
 80026de:	7f7b      	ldrb	r3, [r7, #29]
 80026e0:	021b      	lsls	r3, r3, #8
 80026e2:	83fb      	strh	r3, [r7, #30]

                /* Set quite time after gesture */
                tap_config[5] |=
 80026e4:	7f7b      	ldrb	r3, [r7, #29]
 80026e6:	b25a      	sxtb	r2, r3
                    (BMI3_SET_BITS(quite_time_after_gest, BMI3_TAP_QUITE_TIME_AFTR_GEST,
 80026e8:	8bfb      	ldrh	r3, [r7, #30]
 80026ea:	f423 4170 	bic.w	r1, r3, #61440	@ 0xf000
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	7a9b      	ldrb	r3, [r3, #10]
 80026f2:	031b      	lsls	r3, r3, #12
 80026f4:	b29b      	uxth	r3, r3
 80026f6:	430b      	orrs	r3, r1
                                   config->quite_time_after_gest) & BMI3_TAP_QUITE_TIME_AFTR_GEST_MASK) >> 8;
 80026f8:	121b      	asrs	r3, r3, #8
 80026fa:	b25b      	sxtb	r3, r3
 80026fc:	f023 030f 	bic.w	r3, r3, #15
 8002700:	b25b      	sxtb	r3, r3
                tap_config[5] |=
 8002702:	4313      	orrs	r3, r2
 8002704:	b25b      	sxtb	r3, r3
 8002706:	b2db      	uxtb	r3, r3
 8002708:	777b      	strb	r3, [r7, #29]

                /* Set the configuration back to the feature engine register */
                rslt = bmi3_set_regs(BMI3_REG_FEATURE_DATA_TX, tap_config, 6, dev);
 800270a:	f107 0118 	add.w	r1, r7, #24
 800270e:	683b      	ldr	r3, [r7, #0]
 8002710:	2206      	movs	r2, #6
 8002712:	2042      	movs	r0, #66	@ 0x42
 8002714:	f7fe fcb5 	bl	8001082 <bmi3_set_regs>
 8002718:	4603      	mov	r3, r0
 800271a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800271e:	e002      	b.n	8002726 <set_tap_config+0x230>
            }
        }
    }
    else
    {
        rslt = BMI3_E_NULL_PTR;
 8002720:	23ff      	movs	r3, #255	@ 0xff
 8002722:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }

    return rslt;
 8002726:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 800272a:	4618      	mov	r0, r3
 800272c:	3728      	adds	r7, #40	@ 0x28
 800272e:	46bd      	mov	sp, r7
 8002730:	bd80      	pop	{r7, pc}

08002732 <set_alternate_accel_config>:
/*!
 * @brief This internal API sets alternate accelerometer configurations like ODR,
 * accel mode and average number of samples.
 */
static int8_t set_alternate_accel_config(const struct bmi3_alt_accel_config *config, struct bmi3_dev *dev)
{
 8002732:	b580      	push	{r7, lr}
 8002734:	b086      	sub	sp, #24
 8002736:	af00      	add	r7, sp, #0
 8002738:	6078      	str	r0, [r7, #4]
 800273a:	6039      	str	r1, [r7, #0]
    /* Variable to store result of API */
    int8_t rslt;

    /* Variable to store data */
    uint8_t reg_data[2] = { 0 };
 800273c:	2300      	movs	r3, #0
 800273e:	81bb      	strh	r3, [r7, #12]

    uint16_t alt_acc_odr, alt_acc_avg_num, alt_acc_mode;

    if (config != NULL)
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	2b00      	cmp	r3, #0
 8002744:	d03c      	beq.n	80027c0 <set_alternate_accel_config+0x8e>
    {
        /* Set alternate accelerometer ODR */
        alt_acc_odr = BMI3_SET_BIT_POS0(reg_data[0], BMI3_ALT_ACC_ODR, config->alt_acc_odr);
 8002746:	7b3b      	ldrb	r3, [r7, #12]
 8002748:	b21b      	sxth	r3, r3
 800274a:	f023 030f 	bic.w	r3, r3, #15
 800274e:	b21a      	sxth	r2, r3
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	781b      	ldrb	r3, [r3, #0]
 8002754:	b21b      	sxth	r3, r3
 8002756:	f003 030f 	and.w	r3, r3, #15
 800275a:	b21b      	sxth	r3, r3
 800275c:	4313      	orrs	r3, r2
 800275e:	b21b      	sxth	r3, r3
 8002760:	82bb      	strh	r3, [r7, #20]

        /* Set alternate accelerometer average number of samples */
        alt_acc_avg_num = BMI3_SET_BITS(reg_data[1], BMI3_ALT_ACC_AVG_NUM, config->alt_acc_avg_num);
 8002762:	7b7b      	ldrb	r3, [r7, #13]
 8002764:	b21a      	sxth	r2, r3
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	789b      	ldrb	r3, [r3, #2]
 800276a:	b21b      	sxth	r3, r3
 800276c:	021b      	lsls	r3, r3, #8
 800276e:	b21b      	sxth	r3, r3
 8002770:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8002774:	b21b      	sxth	r3, r3
 8002776:	4313      	orrs	r3, r2
 8002778:	b21b      	sxth	r3, r3
 800277a:	827b      	strh	r3, [r7, #18]

        /* Set alternate accelerometer mode */
        alt_acc_mode = BMI3_SET_BITS(reg_data[1], BMI3_ALT_ACC_MODE, config->alt_acc_mode);
 800277c:	7b7b      	ldrb	r3, [r7, #13]
 800277e:	b21a      	sxth	r2, r3
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	785b      	ldrb	r3, [r3, #1]
 8002784:	b21b      	sxth	r3, r3
 8002786:	031b      	lsls	r3, r3, #12
 8002788:	b21b      	sxth	r3, r3
 800278a:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 800278e:	b21b      	sxth	r3, r3
 8002790:	4313      	orrs	r3, r2
 8002792:	b21b      	sxth	r3, r3
 8002794:	823b      	strh	r3, [r7, #16]

        reg_data[0] = (uint8_t)(alt_acc_odr);
 8002796:	8abb      	ldrh	r3, [r7, #20]
 8002798:	b2db      	uxtb	r3, r3
 800279a:	733b      	strb	r3, [r7, #12]
        reg_data[1] = (uint8_t)((alt_acc_avg_num | alt_acc_mode) >> 8);
 800279c:	8a7a      	ldrh	r2, [r7, #18]
 800279e:	8a3b      	ldrh	r3, [r7, #16]
 80027a0:	4313      	orrs	r3, r2
 80027a2:	b29b      	uxth	r3, r3
 80027a4:	0a1b      	lsrs	r3, r3, #8
 80027a6:	b29b      	uxth	r3, r3
 80027a8:	b2db      	uxtb	r3, r3
 80027aa:	737b      	strb	r3, [r7, #13]

        /* Set configurations of alternate accel */
        rslt = bmi3_set_regs(BMI3_REG_ALT_ACC_CONF, reg_data, 2, dev);
 80027ac:	f107 010c 	add.w	r1, r7, #12
 80027b0:	683b      	ldr	r3, [r7, #0]
 80027b2:	2202      	movs	r2, #2
 80027b4:	2028      	movs	r0, #40	@ 0x28
 80027b6:	f7fe fc64 	bl	8001082 <bmi3_set_regs>
 80027ba:	4603      	mov	r3, r0
 80027bc:	75fb      	strb	r3, [r7, #23]
 80027be:	e001      	b.n	80027c4 <set_alternate_accel_config+0x92>
    }
    else
    {
        rslt = BMI3_E_NULL_PTR;
 80027c0:	23ff      	movs	r3, #255	@ 0xff
 80027c2:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 80027c4:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80027c8:	4618      	mov	r0, r3
 80027ca:	3718      	adds	r7, #24
 80027cc:	46bd      	mov	sp, r7
 80027ce:	bd80      	pop	{r7, pc}

080027d0 <set_alternate_gyro_config>:
/*!
 * @brief This internal API sets alternate gyro configurations like ODR,
 * gyro mode and average number of samples.
 */
static int8_t set_alternate_gyro_config(const struct bmi3_alt_gyro_config *config, struct bmi3_dev *dev)
{
 80027d0:	b580      	push	{r7, lr}
 80027d2:	b086      	sub	sp, #24
 80027d4:	af00      	add	r7, sp, #0
 80027d6:	6078      	str	r0, [r7, #4]
 80027d8:	6039      	str	r1, [r7, #0]
    /* Variable to store result of API */
    int8_t rslt;

    /* Variable to store data */
    uint8_t reg_data[2] = { 0 };
 80027da:	2300      	movs	r3, #0
 80027dc:	81bb      	strh	r3, [r7, #12]

    uint16_t alt_gyro_odr, alt_gyro_avg_num, alt_gyro_mode;

    if (config != NULL)
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d03c      	beq.n	800285e <set_alternate_gyro_config+0x8e>
    {
        /* Set alternate gyro ODR */
        alt_gyro_odr = BMI3_SET_BIT_POS0(reg_data[0], BMI3_ALT_GYR_ODR, config->alt_gyro_odr);
 80027e4:	7b3b      	ldrb	r3, [r7, #12]
 80027e6:	b21b      	sxth	r3, r3
 80027e8:	f023 030f 	bic.w	r3, r3, #15
 80027ec:	b21a      	sxth	r2, r3
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	781b      	ldrb	r3, [r3, #0]
 80027f2:	b21b      	sxth	r3, r3
 80027f4:	f003 030f 	and.w	r3, r3, #15
 80027f8:	b21b      	sxth	r3, r3
 80027fa:	4313      	orrs	r3, r2
 80027fc:	b21b      	sxth	r3, r3
 80027fe:	82bb      	strh	r3, [r7, #20]

        /* Set alternate gyro average number of samples */
        alt_gyro_avg_num = BMI3_SET_BITS(reg_data[1], BMI3_ALT_GYR_AVG_NUM, config->alt_gyro_avg_num);
 8002800:	7b7b      	ldrb	r3, [r7, #13]
 8002802:	b21a      	sxth	r2, r3
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	789b      	ldrb	r3, [r3, #2]
 8002808:	b21b      	sxth	r3, r3
 800280a:	021b      	lsls	r3, r3, #8
 800280c:	b21b      	sxth	r3, r3
 800280e:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8002812:	b21b      	sxth	r3, r3
 8002814:	4313      	orrs	r3, r2
 8002816:	b21b      	sxth	r3, r3
 8002818:	827b      	strh	r3, [r7, #18]

        /* Set alternate gyro mode */
        alt_gyro_mode = BMI3_SET_BITS(reg_data[1], BMI3_ALT_GYR_MODE, config->alt_gyro_mode);
 800281a:	7b7b      	ldrb	r3, [r7, #13]
 800281c:	b21a      	sxth	r2, r3
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	785b      	ldrb	r3, [r3, #1]
 8002822:	b21b      	sxth	r3, r3
 8002824:	031b      	lsls	r3, r3, #12
 8002826:	b21b      	sxth	r3, r3
 8002828:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 800282c:	b21b      	sxth	r3, r3
 800282e:	4313      	orrs	r3, r2
 8002830:	b21b      	sxth	r3, r3
 8002832:	823b      	strh	r3, [r7, #16]

        reg_data[0] = (uint8_t)(alt_gyro_odr);
 8002834:	8abb      	ldrh	r3, [r7, #20]
 8002836:	b2db      	uxtb	r3, r3
 8002838:	733b      	strb	r3, [r7, #12]
        reg_data[1] = (uint8_t)((alt_gyro_avg_num | alt_gyro_mode) >> 8);
 800283a:	8a7a      	ldrh	r2, [r7, #18]
 800283c:	8a3b      	ldrh	r3, [r7, #16]
 800283e:	4313      	orrs	r3, r2
 8002840:	b29b      	uxth	r3, r3
 8002842:	0a1b      	lsrs	r3, r3, #8
 8002844:	b29b      	uxth	r3, r3
 8002846:	b2db      	uxtb	r3, r3
 8002848:	737b      	strb	r3, [r7, #13]

        /* Set configurations of alternate gyro */
        rslt = bmi3_set_regs(BMI3_REG_ALT_GYR_CONF, reg_data, 2, dev);
 800284a:	f107 010c 	add.w	r1, r7, #12
 800284e:	683b      	ldr	r3, [r7, #0]
 8002850:	2202      	movs	r2, #2
 8002852:	2029      	movs	r0, #41	@ 0x29
 8002854:	f7fe fc15 	bl	8001082 <bmi3_set_regs>
 8002858:	4603      	mov	r3, r0
 800285a:	75fb      	strb	r3, [r7, #23]
 800285c:	e001      	b.n	8002862 <set_alternate_gyro_config+0x92>
    }
    else
    {
        rslt = BMI3_E_NULL_PTR;
 800285e:	23ff      	movs	r3, #255	@ 0xff
 8002860:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 8002862:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8002866:	4618      	mov	r0, r3
 8002868:	3718      	adds	r7, #24
 800286a:	46bd      	mov	sp, r7
 800286c:	bd80      	pop	{r7, pc}

0800286e <set_alternate_auto_config>:

/*!
 * @brief This internal API sets alternate auto configurations for feature interrupts.
 */
static int8_t set_alternate_auto_config(const struct bmi3_auto_config_change *config, struct bmi3_dev *dev)
{
 800286e:	b580      	push	{r7, lr}
 8002870:	b086      	sub	sp, #24
 8002872:	af00      	add	r7, sp, #0
 8002874:	6078      	str	r0, [r7, #4]
 8002876:	6039      	str	r1, [r7, #0]
    /* Variable to store result of API */
    int8_t rslt;

    /* Array to define the alternate auto configuration */
    uint8_t alt_auto_config[2] = { 0 };
 8002878:	2300      	movs	r3, #0
 800287a:	823b      	strh	r3, [r7, #16]

    /* Array to set the base address of alternate auto config */
    uint8_t base_addr[2] = { BMI3_BASE_ADDR_ALT_AUTO_CONFIG, 0 };
 800287c:	2323      	movs	r3, #35	@ 0x23
 800287e:	81bb      	strh	r3, [r7, #12]

    uint8_t alt_switch, user_switch;

    if (config != NULL)
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	2b00      	cmp	r3, #0
 8002884:	d036      	beq.n	80028f4 <set_alternate_auto_config+0x86>
    {
        /* Set the alternate auto config base address to feature engine transmission address to start DMA transaction */
        rslt = bmi3_set_regs(BMI3_REG_FEATURE_DATA_ADDR, base_addr, 2, dev);
 8002886:	f107 010c 	add.w	r1, r7, #12
 800288a:	683b      	ldr	r3, [r7, #0]
 800288c:	2202      	movs	r2, #2
 800288e:	2041      	movs	r0, #65	@ 0x41
 8002890:	f7fe fbf7 	bl	8001082 <bmi3_set_regs>
 8002894:	4603      	mov	r3, r0
 8002896:	75fb      	strb	r3, [r7, #23]

        if (rslt == BMI3_OK)
 8002898:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800289c:	2b00      	cmp	r3, #0
 800289e:	d12b      	bne.n	80028f8 <set_alternate_auto_config+0x8a>
        {
            /* Set alternate switch config */
            alt_switch = BMI3_SET_BIT_POS0(alt_auto_config[0],
 80028a0:	7c3b      	ldrb	r3, [r7, #16]
 80028a2:	b25b      	sxtb	r3, r3
 80028a4:	f023 030f 	bic.w	r3, r3, #15
 80028a8:	b25a      	sxtb	r2, r3
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	781b      	ldrb	r3, [r3, #0]
 80028ae:	b25b      	sxtb	r3, r3
 80028b0:	f003 030f 	and.w	r3, r3, #15
 80028b4:	b25b      	sxtb	r3, r3
 80028b6:	4313      	orrs	r3, r2
 80028b8:	b25b      	sxtb	r3, r3
 80028ba:	75bb      	strb	r3, [r7, #22]
                                           BMI3_ALT_CONF_ALT_SWITCH,
                                           config->alt_conf_alt_switch_src_select);

            /* Set alternate user config */
            user_switch = BMI3_SET_BITS(alt_auto_config[0],
 80028bc:	7c3b      	ldrb	r3, [r7, #16]
 80028be:	b25b      	sxtb	r3, r3
 80028c0:	f003 030f 	and.w	r3, r3, #15
 80028c4:	b25a      	sxtb	r2, r3
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	785b      	ldrb	r3, [r3, #1]
 80028ca:	b25b      	sxtb	r3, r3
 80028cc:	011b      	lsls	r3, r3, #4
 80028ce:	b25b      	sxtb	r3, r3
 80028d0:	4313      	orrs	r3, r2
 80028d2:	b25b      	sxtb	r3, r3
 80028d4:	757b      	strb	r3, [r7, #21]
                                        BMI3_ALT_CONF_USER_SWITCH,
                                        config->alt_conf_user_switch_src_select);

            alt_auto_config[0] = alt_switch | user_switch;
 80028d6:	7dba      	ldrb	r2, [r7, #22]
 80028d8:	7d7b      	ldrb	r3, [r7, #21]
 80028da:	4313      	orrs	r3, r2
 80028dc:	b2db      	uxtb	r3, r3
 80028de:	743b      	strb	r3, [r7, #16]

            /* Set the configuration back to the feature engine register */
            rslt = bmi3_set_regs(BMI3_REG_FEATURE_DATA_TX, alt_auto_config, 2, dev);
 80028e0:	f107 0110 	add.w	r1, r7, #16
 80028e4:	683b      	ldr	r3, [r7, #0]
 80028e6:	2202      	movs	r2, #2
 80028e8:	2042      	movs	r0, #66	@ 0x42
 80028ea:	f7fe fbca 	bl	8001082 <bmi3_set_regs>
 80028ee:	4603      	mov	r3, r0
 80028f0:	75fb      	strb	r3, [r7, #23]
 80028f2:	e001      	b.n	80028f8 <set_alternate_auto_config+0x8a>
        }
    }
    else
    {
        rslt = BMI3_E_NULL_PTR;
 80028f4:	23ff      	movs	r3, #255	@ 0xff
 80028f6:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 80028f8:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80028fc:	4618      	mov	r0, r3
 80028fe:	3718      	adds	r7, #24
 8002900:	46bd      	mov	sp, r7
 8002902:	bd80      	pop	{r7, pc}

08002904 <validate_acc_odr_avg>:

/*!
 * @brief This internal API is used to validate ODR and AVG combinations for accel
 */
static int8_t validate_acc_odr_avg(uint8_t acc_odr, uint8_t acc_avg)
{
 8002904:	b580      	push	{r7, lr}
 8002906:	b086      	sub	sp, #24
 8002908:	af00      	add	r7, sp, #0
 800290a:	4603      	mov	r3, r0
 800290c:	460a      	mov	r2, r1
 800290e:	71fb      	strb	r3, [r7, #7]
 8002910:	4613      	mov	r3, r2
 8002912:	71bb      	strb	r3, [r7, #6]
    int8_t rslt;

    float odr = 0.0, avg = 0.0;
 8002914:	f04f 0300 	mov.w	r3, #0
 8002918:	617b      	str	r3, [r7, #20]
 800291a:	f04f 0300 	mov.w	r3, #0
 800291e:	613b      	str	r3, [r7, #16]

    switch (acc_odr)
 8002920:	79fb      	ldrb	r3, [r7, #7]
 8002922:	3b01      	subs	r3, #1
 8002924:	2b09      	cmp	r3, #9
 8002926:	d835      	bhi.n	8002994 <validate_acc_odr_avg+0x90>
 8002928:	a201      	add	r2, pc, #4	@ (adr r2, 8002930 <validate_acc_odr_avg+0x2c>)
 800292a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800292e:	bf00      	nop
 8002930:	08002959 	.word	0x08002959
 8002934:	0800295f 	.word	0x0800295f
 8002938:	08002965 	.word	0x08002965
 800293c:	0800296b 	.word	0x0800296b
 8002940:	08002971 	.word	0x08002971
 8002944:	08002977 	.word	0x08002977
 8002948:	0800297d 	.word	0x0800297d
 800294c:	08002983 	.word	0x08002983
 8002950:	08002989 	.word	0x08002989
 8002954:	0800298f 	.word	0x0800298f
    {
        case BMI3_ACC_ODR_0_78HZ:
            odr = 0.78125;
 8002958:	4b2f      	ldr	r3, [pc, #188]	@ (8002a18 <validate_acc_odr_avg+0x114>)
 800295a:	617b      	str	r3, [r7, #20]
            break;
 800295c:	e01b      	b.n	8002996 <validate_acc_odr_avg+0x92>
        case BMI3_ACC_ODR_1_56HZ:
            odr = 1.5625;
 800295e:	4b2f      	ldr	r3, [pc, #188]	@ (8002a1c <validate_acc_odr_avg+0x118>)
 8002960:	617b      	str	r3, [r7, #20]
            break;
 8002962:	e018      	b.n	8002996 <validate_acc_odr_avg+0x92>
        case BMI3_ACC_ODR_3_125HZ:
            odr = 3.125;
 8002964:	4b2e      	ldr	r3, [pc, #184]	@ (8002a20 <validate_acc_odr_avg+0x11c>)
 8002966:	617b      	str	r3, [r7, #20]
            break;
 8002968:	e015      	b.n	8002996 <validate_acc_odr_avg+0x92>
        case BMI3_ACC_ODR_6_25HZ:
            odr = 6.25;
 800296a:	4b2e      	ldr	r3, [pc, #184]	@ (8002a24 <validate_acc_odr_avg+0x120>)
 800296c:	617b      	str	r3, [r7, #20]
            break;
 800296e:	e012      	b.n	8002996 <validate_acc_odr_avg+0x92>
        case BMI3_ACC_ODR_12_5HZ:
            odr = 12.5;
 8002970:	4b2d      	ldr	r3, [pc, #180]	@ (8002a28 <validate_acc_odr_avg+0x124>)
 8002972:	617b      	str	r3, [r7, #20]
            break;
 8002974:	e00f      	b.n	8002996 <validate_acc_odr_avg+0x92>
        case BMI3_ACC_ODR_25HZ:
            odr = 25.0;
 8002976:	4b2d      	ldr	r3, [pc, #180]	@ (8002a2c <validate_acc_odr_avg+0x128>)
 8002978:	617b      	str	r3, [r7, #20]
            break;
 800297a:	e00c      	b.n	8002996 <validate_acc_odr_avg+0x92>
        case BMI3_ACC_ODR_50HZ:
            odr = 50.0;
 800297c:	4b2c      	ldr	r3, [pc, #176]	@ (8002a30 <validate_acc_odr_avg+0x12c>)
 800297e:	617b      	str	r3, [r7, #20]
            break;
 8002980:	e009      	b.n	8002996 <validate_acc_odr_avg+0x92>
        case BMI3_ACC_ODR_100HZ:
            odr = 100.0;
 8002982:	4b2c      	ldr	r3, [pc, #176]	@ (8002a34 <validate_acc_odr_avg+0x130>)
 8002984:	617b      	str	r3, [r7, #20]
            break;
 8002986:	e006      	b.n	8002996 <validate_acc_odr_avg+0x92>
        case BMI3_ACC_ODR_200HZ:
            odr = 200.0;
 8002988:	4b2b      	ldr	r3, [pc, #172]	@ (8002a38 <validate_acc_odr_avg+0x134>)
 800298a:	617b      	str	r3, [r7, #20]
            break;
 800298c:	e003      	b.n	8002996 <validate_acc_odr_avg+0x92>
        case BMI3_ACC_ODR_400HZ:
            odr = 400.0;
 800298e:	4b2b      	ldr	r3, [pc, #172]	@ (8002a3c <validate_acc_odr_avg+0x138>)
 8002990:	617b      	str	r3, [r7, #20]
            break;
 8002992:	e000      	b.n	8002996 <validate_acc_odr_avg+0x92>
        default:
            break;
 8002994:	bf00      	nop
    }

    switch (acc_avg)
 8002996:	79bb      	ldrb	r3, [r7, #6]
 8002998:	2b06      	cmp	r3, #6
 800299a:	d82d      	bhi.n	80029f8 <validate_acc_odr_avg+0xf4>
 800299c:	a201      	add	r2, pc, #4	@ (adr r2, 80029a4 <validate_acc_odr_avg+0xa0>)
 800299e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80029a2:	bf00      	nop
 80029a4:	080029c1 	.word	0x080029c1
 80029a8:	080029c9 	.word	0x080029c9
 80029ac:	080029d1 	.word	0x080029d1
 80029b0:	080029d9 	.word	0x080029d9
 80029b4:	080029e1 	.word	0x080029e1
 80029b8:	080029e9 	.word	0x080029e9
 80029bc:	080029f1 	.word	0x080029f1
    {
        case BMI3_ACC_AVG1:
            avg = 1.0;
 80029c0:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 80029c4:	613b      	str	r3, [r7, #16]
            break;
 80029c6:	e018      	b.n	80029fa <validate_acc_odr_avg+0xf6>
        case BMI3_ACC_AVG2:
            avg = 2.0;
 80029c8:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80029cc:	613b      	str	r3, [r7, #16]
            break;
 80029ce:	e014      	b.n	80029fa <validate_acc_odr_avg+0xf6>
        case BMI3_ACC_AVG4:
            avg = 4.0;
 80029d0:	f04f 4381 	mov.w	r3, #1082130432	@ 0x40800000
 80029d4:	613b      	str	r3, [r7, #16]
            break;
 80029d6:	e010      	b.n	80029fa <validate_acc_odr_avg+0xf6>
        case BMI3_ACC_AVG8:
            avg = 8.0;
 80029d8:	f04f 4382 	mov.w	r3, #1090519040	@ 0x41000000
 80029dc:	613b      	str	r3, [r7, #16]
            break;
 80029de:	e00c      	b.n	80029fa <validate_acc_odr_avg+0xf6>
        case BMI3_ACC_AVG16:
            avg = 16.0;
 80029e0:	f04f 4383 	mov.w	r3, #1098907648	@ 0x41800000
 80029e4:	613b      	str	r3, [r7, #16]
            break;
 80029e6:	e008      	b.n	80029fa <validate_acc_odr_avg+0xf6>
        case BMI3_ACC_AVG32:
            avg = 32.0;
 80029e8:	f04f 4384 	mov.w	r3, #1107296256	@ 0x42000000
 80029ec:	613b      	str	r3, [r7, #16]
            break;
 80029ee:	e004      	b.n	80029fa <validate_acc_odr_avg+0xf6>
        case BMI3_ACC_AVG64:
            avg = 64.0;
 80029f0:	f04f 4385 	mov.w	r3, #1115684864	@ 0x42800000
 80029f4:	613b      	str	r3, [r7, #16]
            break;
 80029f6:	e000      	b.n	80029fa <validate_acc_odr_avg+0xf6>
        default:
            break;
 80029f8:	bf00      	nop
    }

    rslt = accel_skipped_samples_check(odr, avg);
 80029fa:	edd7 0a04 	vldr	s1, [r7, #16]
 80029fe:	ed97 0a05 	vldr	s0, [r7, #20]
 8002a02:	f000 f81d 	bl	8002a40 <accel_skipped_samples_check>
 8002a06:	4603      	mov	r3, r0
 8002a08:	73fb      	strb	r3, [r7, #15]

    return rslt;
 8002a0a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8002a0e:	4618      	mov	r0, r3
 8002a10:	3718      	adds	r7, #24
 8002a12:	46bd      	mov	sp, r7
 8002a14:	bd80      	pop	{r7, pc}
 8002a16:	bf00      	nop
 8002a18:	3f480000 	.word	0x3f480000
 8002a1c:	3fc80000 	.word	0x3fc80000
 8002a20:	40480000 	.word	0x40480000
 8002a24:	40c80000 	.word	0x40c80000
 8002a28:	41480000 	.word	0x41480000
 8002a2c:	41c80000 	.word	0x41c80000
 8002a30:	42480000 	.word	0x42480000
 8002a34:	42c80000 	.word	0x42c80000
 8002a38:	43480000 	.word	0x43480000
 8002a3c:	43c80000 	.word	0x43c80000

08002a40 <accel_skipped_samples_check>:

/*!
 * @brief This internal API is used to check skipped samples for accel
 */
static int8_t accel_skipped_samples_check(float odr, float avg)
{
 8002a40:	b480      	push	{r7}
 8002a42:	b087      	sub	sp, #28
 8002a44:	af00      	add	r7, sp, #0
 8002a46:	ed87 0a01 	vstr	s0, [r7, #4]
 8002a4a:	edc7 0a00 	vstr	s1, [r7]
    int8_t rslt;

    float max_odr = 6400.0;
 8002a4e:	4b1b      	ldr	r3, [pc, #108]	@ (8002abc <accel_skipped_samples_check+0x7c>)
 8002a50:	613b      	str	r3, [r7, #16]

    float skipped_samples = 0.0;
 8002a52:	f04f 0300 	mov.w	r3, #0
 8002a56:	60fb      	str	r3, [r7, #12]

    if ((odr > 0.0) && (avg > 0.0))
 8002a58:	edd7 7a01 	vldr	s15, [r7, #4]
 8002a5c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002a60:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a64:	dd1f      	ble.n	8002aa6 <accel_skipped_samples_check+0x66>
 8002a66:	edd7 7a00 	vldr	s15, [r7]
 8002a6a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002a6e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a72:	dd18      	ble.n	8002aa6 <accel_skipped_samples_check+0x66>
    {
        skipped_samples = (float)(max_odr / odr) - avg;
 8002a74:	edd7 6a04 	vldr	s13, [r7, #16]
 8002a78:	edd7 7a01 	vldr	s15, [r7, #4]
 8002a7c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002a80:	edd7 7a00 	vldr	s15, [r7]
 8002a84:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002a88:	edc7 7a03 	vstr	s15, [r7, #12]

        if (skipped_samples > 0.0)
 8002a8c:	edd7 7a03 	vldr	s15, [r7, #12]
 8002a90:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002a94:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a98:	dd02      	ble.n	8002aa0 <accel_skipped_samples_check+0x60>
        {
            rslt = BMI3_OK;
 8002a9a:	2300      	movs	r3, #0
 8002a9c:	75fb      	strb	r3, [r7, #23]
        if (skipped_samples > 0.0)
 8002a9e:	e004      	b.n	8002aaa <accel_skipped_samples_check+0x6a>
        }
        else
        {
            rslt = BMI3_E_ACC_INVALID_CFG;
 8002aa0:	23fc      	movs	r3, #252	@ 0xfc
 8002aa2:	75fb      	strb	r3, [r7, #23]
        if (skipped_samples > 0.0)
 8002aa4:	e001      	b.n	8002aaa <accel_skipped_samples_check+0x6a>
        }
    }
    else
    {
        rslt = BMI3_E_ACC_INVALID_CFG;
 8002aa6:	23fc      	movs	r3, #252	@ 0xfc
 8002aa8:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 8002aaa:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8002aae:	4618      	mov	r0, r3
 8002ab0:	371c      	adds	r7, #28
 8002ab2:	46bd      	mov	sp, r7
 8002ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ab8:	4770      	bx	lr
 8002aba:	bf00      	nop
 8002abc:	45c80000 	.word	0x45c80000

08002ac0 <validate_gyr_odr_avg>:

/*!
 * @brief This internal API is used to validate ODR and AVG combinations for gyro
 */
static int8_t validate_gyr_odr_avg(uint8_t gyr_odr, uint8_t gyr_avg)
{
 8002ac0:	b580      	push	{r7, lr}
 8002ac2:	b086      	sub	sp, #24
 8002ac4:	af00      	add	r7, sp, #0
 8002ac6:	4603      	mov	r3, r0
 8002ac8:	460a      	mov	r2, r1
 8002aca:	71fb      	strb	r3, [r7, #7]
 8002acc:	4613      	mov	r3, r2
 8002ace:	71bb      	strb	r3, [r7, #6]
    int8_t rslt;

    float odr = 0.0, avg = 0.0;
 8002ad0:	f04f 0300 	mov.w	r3, #0
 8002ad4:	617b      	str	r3, [r7, #20]
 8002ad6:	f04f 0300 	mov.w	r3, #0
 8002ada:	613b      	str	r3, [r7, #16]

    switch (gyr_odr)
 8002adc:	79fb      	ldrb	r3, [r7, #7]
 8002ade:	3b01      	subs	r3, #1
 8002ae0:	2b09      	cmp	r3, #9
 8002ae2:	d835      	bhi.n	8002b50 <validate_gyr_odr_avg+0x90>
 8002ae4:	a201      	add	r2, pc, #4	@ (adr r2, 8002aec <validate_gyr_odr_avg+0x2c>)
 8002ae6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002aea:	bf00      	nop
 8002aec:	08002b15 	.word	0x08002b15
 8002af0:	08002b1b 	.word	0x08002b1b
 8002af4:	08002b21 	.word	0x08002b21
 8002af8:	08002b27 	.word	0x08002b27
 8002afc:	08002b2d 	.word	0x08002b2d
 8002b00:	08002b33 	.word	0x08002b33
 8002b04:	08002b39 	.word	0x08002b39
 8002b08:	08002b3f 	.word	0x08002b3f
 8002b0c:	08002b45 	.word	0x08002b45
 8002b10:	08002b4b 	.word	0x08002b4b
    {
        case BMI3_GYR_ODR_0_78HZ:
            odr = 0.78125;
 8002b14:	4b2f      	ldr	r3, [pc, #188]	@ (8002bd4 <validate_gyr_odr_avg+0x114>)
 8002b16:	617b      	str	r3, [r7, #20]
            break;
 8002b18:	e01b      	b.n	8002b52 <validate_gyr_odr_avg+0x92>
        case BMI3_GYR_ODR_1_56HZ:
            odr = 1.5625;
 8002b1a:	4b2f      	ldr	r3, [pc, #188]	@ (8002bd8 <validate_gyr_odr_avg+0x118>)
 8002b1c:	617b      	str	r3, [r7, #20]
            break;
 8002b1e:	e018      	b.n	8002b52 <validate_gyr_odr_avg+0x92>
        case BMI3_GYR_ODR_3_125HZ:
            odr = 3.125;
 8002b20:	4b2e      	ldr	r3, [pc, #184]	@ (8002bdc <validate_gyr_odr_avg+0x11c>)
 8002b22:	617b      	str	r3, [r7, #20]
            break;
 8002b24:	e015      	b.n	8002b52 <validate_gyr_odr_avg+0x92>
        case BMI3_GYR_ODR_6_25HZ:
            odr = 6.25;
 8002b26:	4b2e      	ldr	r3, [pc, #184]	@ (8002be0 <validate_gyr_odr_avg+0x120>)
 8002b28:	617b      	str	r3, [r7, #20]
            break;
 8002b2a:	e012      	b.n	8002b52 <validate_gyr_odr_avg+0x92>
        case BMI3_GYR_ODR_12_5HZ:
            odr = 12.5;
 8002b2c:	4b2d      	ldr	r3, [pc, #180]	@ (8002be4 <validate_gyr_odr_avg+0x124>)
 8002b2e:	617b      	str	r3, [r7, #20]
            break;
 8002b30:	e00f      	b.n	8002b52 <validate_gyr_odr_avg+0x92>
        case BMI3_GYR_ODR_25HZ:
            odr = 25.0;
 8002b32:	4b2d      	ldr	r3, [pc, #180]	@ (8002be8 <validate_gyr_odr_avg+0x128>)
 8002b34:	617b      	str	r3, [r7, #20]
            break;
 8002b36:	e00c      	b.n	8002b52 <validate_gyr_odr_avg+0x92>
        case BMI3_GYR_ODR_50HZ:
            odr = 50.0;
 8002b38:	4b2c      	ldr	r3, [pc, #176]	@ (8002bec <validate_gyr_odr_avg+0x12c>)
 8002b3a:	617b      	str	r3, [r7, #20]
            break;
 8002b3c:	e009      	b.n	8002b52 <validate_gyr_odr_avg+0x92>
        case BMI3_GYR_ODR_100HZ:
            odr = 100.0;
 8002b3e:	4b2c      	ldr	r3, [pc, #176]	@ (8002bf0 <validate_gyr_odr_avg+0x130>)
 8002b40:	617b      	str	r3, [r7, #20]
            break;
 8002b42:	e006      	b.n	8002b52 <validate_gyr_odr_avg+0x92>
        case BMI3_GYR_ODR_200HZ:
            odr = 200.0;
 8002b44:	4b2b      	ldr	r3, [pc, #172]	@ (8002bf4 <validate_gyr_odr_avg+0x134>)
 8002b46:	617b      	str	r3, [r7, #20]
            break;
 8002b48:	e003      	b.n	8002b52 <validate_gyr_odr_avg+0x92>
        case BMI3_GYR_ODR_400HZ:
            odr = 400.0;
 8002b4a:	4b2b      	ldr	r3, [pc, #172]	@ (8002bf8 <validate_gyr_odr_avg+0x138>)
 8002b4c:	617b      	str	r3, [r7, #20]
            break;
 8002b4e:	e000      	b.n	8002b52 <validate_gyr_odr_avg+0x92>
        default:
            break;
 8002b50:	bf00      	nop
    }

    switch (gyr_avg)
 8002b52:	79bb      	ldrb	r3, [r7, #6]
 8002b54:	2b06      	cmp	r3, #6
 8002b56:	d82d      	bhi.n	8002bb4 <validate_gyr_odr_avg+0xf4>
 8002b58:	a201      	add	r2, pc, #4	@ (adr r2, 8002b60 <validate_gyr_odr_avg+0xa0>)
 8002b5a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002b5e:	bf00      	nop
 8002b60:	08002b7d 	.word	0x08002b7d
 8002b64:	08002b85 	.word	0x08002b85
 8002b68:	08002b8d 	.word	0x08002b8d
 8002b6c:	08002b95 	.word	0x08002b95
 8002b70:	08002b9d 	.word	0x08002b9d
 8002b74:	08002ba5 	.word	0x08002ba5
 8002b78:	08002bad 	.word	0x08002bad
    {
        case BMI3_GYR_AVG1:
            avg = 1.0;
 8002b7c:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8002b80:	613b      	str	r3, [r7, #16]
            break;
 8002b82:	e018      	b.n	8002bb6 <validate_gyr_odr_avg+0xf6>
        case BMI3_GYR_AVG2:
            avg = 2.0;
 8002b84:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8002b88:	613b      	str	r3, [r7, #16]
            break;
 8002b8a:	e014      	b.n	8002bb6 <validate_gyr_odr_avg+0xf6>
        case BMI3_GYR_AVG4:
            avg = 4.0;
 8002b8c:	f04f 4381 	mov.w	r3, #1082130432	@ 0x40800000
 8002b90:	613b      	str	r3, [r7, #16]
            break;
 8002b92:	e010      	b.n	8002bb6 <validate_gyr_odr_avg+0xf6>
        case BMI3_GYR_AVG8:
            avg = 8.0;
 8002b94:	f04f 4382 	mov.w	r3, #1090519040	@ 0x41000000
 8002b98:	613b      	str	r3, [r7, #16]
            break;
 8002b9a:	e00c      	b.n	8002bb6 <validate_gyr_odr_avg+0xf6>
        case BMI3_GYR_AVG16:
            avg = 16.0;
 8002b9c:	f04f 4383 	mov.w	r3, #1098907648	@ 0x41800000
 8002ba0:	613b      	str	r3, [r7, #16]
            break;
 8002ba2:	e008      	b.n	8002bb6 <validate_gyr_odr_avg+0xf6>
        case BMI3_GYR_AVG32:
            avg = 32.0;
 8002ba4:	f04f 4384 	mov.w	r3, #1107296256	@ 0x42000000
 8002ba8:	613b      	str	r3, [r7, #16]
            break;
 8002baa:	e004      	b.n	8002bb6 <validate_gyr_odr_avg+0xf6>
        case BMI3_GYR_AVG64:
            avg = 64.0;
 8002bac:	f04f 4385 	mov.w	r3, #1115684864	@ 0x42800000
 8002bb0:	613b      	str	r3, [r7, #16]
            break;
 8002bb2:	e000      	b.n	8002bb6 <validate_gyr_odr_avg+0xf6>
        default:
            break;
 8002bb4:	bf00      	nop
    }

    rslt = gyro_skipped_samples_check(odr, avg);
 8002bb6:	edd7 0a04 	vldr	s1, [r7, #16]
 8002bba:	ed97 0a05 	vldr	s0, [r7, #20]
 8002bbe:	f000 f81d 	bl	8002bfc <gyro_skipped_samples_check>
 8002bc2:	4603      	mov	r3, r0
 8002bc4:	73fb      	strb	r3, [r7, #15]

    return rslt;
 8002bc6:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8002bca:	4618      	mov	r0, r3
 8002bcc:	3718      	adds	r7, #24
 8002bce:	46bd      	mov	sp, r7
 8002bd0:	bd80      	pop	{r7, pc}
 8002bd2:	bf00      	nop
 8002bd4:	3f480000 	.word	0x3f480000
 8002bd8:	3fc80000 	.word	0x3fc80000
 8002bdc:	40480000 	.word	0x40480000
 8002be0:	40c80000 	.word	0x40c80000
 8002be4:	41480000 	.word	0x41480000
 8002be8:	41c80000 	.word	0x41c80000
 8002bec:	42480000 	.word	0x42480000
 8002bf0:	42c80000 	.word	0x42c80000
 8002bf4:	43480000 	.word	0x43480000
 8002bf8:	43c80000 	.word	0x43c80000

08002bfc <gyro_skipped_samples_check>:

/*!
 * @brief This internal API is used to check skipped samples for gyro
 */
static int8_t gyro_skipped_samples_check(float odr, float avg)
{
 8002bfc:	b480      	push	{r7}
 8002bfe:	b087      	sub	sp, #28
 8002c00:	af00      	add	r7, sp, #0
 8002c02:	ed87 0a01 	vstr	s0, [r7, #4]
 8002c06:	edc7 0a00 	vstr	s1, [r7]
    int8_t rslt;

    float max_odr = 6400.0;
 8002c0a:	4b1b      	ldr	r3, [pc, #108]	@ (8002c78 <gyro_skipped_samples_check+0x7c>)
 8002c0c:	613b      	str	r3, [r7, #16]

    float skipped_samples = 0.0;
 8002c0e:	f04f 0300 	mov.w	r3, #0
 8002c12:	60fb      	str	r3, [r7, #12]

    if ((odr > 0.0) && (avg > 0.0))
 8002c14:	edd7 7a01 	vldr	s15, [r7, #4]
 8002c18:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002c1c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c20:	dd1f      	ble.n	8002c62 <gyro_skipped_samples_check+0x66>
 8002c22:	edd7 7a00 	vldr	s15, [r7]
 8002c26:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002c2a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c2e:	dd18      	ble.n	8002c62 <gyro_skipped_samples_check+0x66>
    {
        skipped_samples = (float)(max_odr / odr) - avg;
 8002c30:	edd7 6a04 	vldr	s13, [r7, #16]
 8002c34:	edd7 7a01 	vldr	s15, [r7, #4]
 8002c38:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002c3c:	edd7 7a00 	vldr	s15, [r7]
 8002c40:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002c44:	edc7 7a03 	vstr	s15, [r7, #12]

        if (skipped_samples > 0.0)
 8002c48:	edd7 7a03 	vldr	s15, [r7, #12]
 8002c4c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002c50:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c54:	dd02      	ble.n	8002c5c <gyro_skipped_samples_check+0x60>
        {
            rslt = BMI3_OK;
 8002c56:	2300      	movs	r3, #0
 8002c58:	75fb      	strb	r3, [r7, #23]
        if (skipped_samples > 0.0)
 8002c5a:	e004      	b.n	8002c66 <gyro_skipped_samples_check+0x6a>
        }
        else
        {
            rslt = BMI3_E_GYRO_INVALID_CFG;
 8002c5c:	23fb      	movs	r3, #251	@ 0xfb
 8002c5e:	75fb      	strb	r3, [r7, #23]
        if (skipped_samples > 0.0)
 8002c60:	e001      	b.n	8002c66 <gyro_skipped_samples_check+0x6a>
        }
    }
    else
    {
        rslt = BMI3_E_GYRO_INVALID_CFG;
 8002c62:	23fb      	movs	r3, #251	@ 0xfb
 8002c64:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 8002c66:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8002c6a:	4618      	mov	r0, r3
 8002c6c:	371c      	adds	r7, #28
 8002c6e:	46bd      	mov	sp, r7
 8002c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c74:	4770      	bx	lr
 8002c76:	bf00      	nop
 8002c78:	45c80000 	.word	0x45c80000

08002c7c <bmi323_init>:
/*!
 * @brief This API is the entry point for bmi323 sensor. It reads and validates the
 * chip-id of the sensor.
 */
int8_t bmi323_init(struct bmi3_dev *dev)
{
 8002c7c:	b580      	push	{r7, lr}
 8002c7e:	b084      	sub	sp, #16
 8002c80:	af00      	add	r7, sp, #0
 8002c82:	6078      	str	r0, [r7, #4]
    /* Variable to define error */
    int8_t rslt;

    /* Null-pointer check */
    rslt = null_ptr_check(dev);
 8002c84:	6878      	ldr	r0, [r7, #4]
 8002c86:	f000 fdc9 	bl	800381c <null_ptr_check>
 8002c8a:	4603      	mov	r3, r0
 8002c8c:	73fb      	strb	r3, [r7, #15]

    if (rslt == BMI323_OK)
 8002c8e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	d104      	bne.n	8002ca0 <bmi323_init+0x24>
    {
        rslt = bmi3_init(dev);
 8002c96:	6878      	ldr	r0, [r7, #4]
 8002c98:	f7fe f93c 	bl	8000f14 <bmi3_init>
 8002c9c:	4603      	mov	r3, r0
 8002c9e:	73fb      	strb	r3, [r7, #15]
    }

    if (rslt == BMI323_OK)
 8002ca0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d109      	bne.n	8002cbc <bmi323_init+0x40>
    {
        /* Validate chip-id */
        if (dev->chip_id == BMI323_CHIP_ID)
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	781b      	ldrb	r3, [r3, #0]
 8002cac:	2b43      	cmp	r3, #67	@ 0x43
 8002cae:	d103      	bne.n	8002cb8 <bmi323_init+0x3c>
        {
            /* Assign resolution to the structure */
            dev->resolution = BMI323_16_BIT_RESOLUTION;
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	2210      	movs	r2, #16
 8002cb4:	731a      	strb	r2, [r3, #12]
 8002cb6:	e001      	b.n	8002cbc <bmi323_init+0x40>
        }
        else
        {
            rslt = BMI323_E_DEV_NOT_FOUND;
 8002cb8:	23fd      	movs	r3, #253	@ 0xfd
 8002cba:	73fb      	strb	r3, [r7, #15]
        }
    }

    if (rslt == BMI323_OK)
 8002cbc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	d105      	bne.n	8002cd0 <bmi323_init+0x54>
    {
        rslt = bmi323_context_switch_selection(BMI323_WEARABLE_SEL, dev);
 8002cc4:	6879      	ldr	r1, [r7, #4]
 8002cc6:	2001      	movs	r0, #1
 8002cc8:	f000 f81e 	bl	8002d08 <bmi323_context_switch_selection>
 8002ccc:	4603      	mov	r3, r0
 8002cce:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 8002cd0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8002cd4:	4618      	mov	r0, r3
 8002cd6:	3710      	adds	r7, #16
 8002cd8:	46bd      	mov	sp, r7
 8002cda:	bd80      	pop	{r7, pc}

08002cdc <bmi323_set_sensor_config>:

/*!
 * @brief This API sets the sensor/feature configuration.
 */
int8_t bmi323_set_sensor_config(struct bmi3_sens_config *sens_cfg, uint8_t n_sens, struct bmi3_dev *dev)
{
 8002cdc:	b580      	push	{r7, lr}
 8002cde:	b086      	sub	sp, #24
 8002ce0:	af00      	add	r7, sp, #0
 8002ce2:	60f8      	str	r0, [r7, #12]
 8002ce4:	460b      	mov	r3, r1
 8002ce6:	607a      	str	r2, [r7, #4]
 8002ce8:	72fb      	strb	r3, [r7, #11]
    /* Variable to define error */
    int8_t rslt;

    rslt = bmi3_set_sensor_config(sens_cfg, n_sens, dev);
 8002cea:	7afb      	ldrb	r3, [r7, #11]
 8002cec:	687a      	ldr	r2, [r7, #4]
 8002cee:	4619      	mov	r1, r3
 8002cf0:	68f8      	ldr	r0, [r7, #12]
 8002cf2:	f7fe fab9 	bl	8001268 <bmi3_set_sensor_config>
 8002cf6:	4603      	mov	r3, r0
 8002cf8:	75fb      	strb	r3, [r7, #23]

    return rslt;
 8002cfa:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8002cfe:	4618      	mov	r0, r3
 8002d00:	3718      	adds	r7, #24
 8002d02:	46bd      	mov	sp, r7
 8002d04:	bd80      	pop	{r7, pc}
	...

08002d08 <bmi323_context_switch_selection>:

/*!
 * @brief This API writes the configurations of context feature for smart phone, wearables and hearables.
 */
int8_t bmi323_context_switch_selection(uint8_t context_sel, struct bmi3_dev *dev)
{
 8002d08:	b580      	push	{r7, lr}
 8002d0a:	b0c6      	sub	sp, #280	@ 0x118
 8002d0c:	af00      	add	r7, sp, #0
 8002d0e:	4602      	mov	r2, r0
 8002d10:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002d14:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8002d18:	6019      	str	r1, [r3, #0]
 8002d1a:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002d1e:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 8002d22:	701a      	strb	r2, [r3, #0]
    /* Variable to define error */
    int8_t rslt;

    struct bmi3_sens_config sens_cfg[BMI323_MAX_FEATURE];

    uint8_t index = 0;
 8002d24:	2300      	movs	r3, #0
 8002d26:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116

    if (context_sel < BMI323_SEL_MAX)
 8002d2a:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002d2e:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 8002d32:	781b      	ldrb	r3, [r3, #0]
 8002d34:	2b02      	cmp	r3, #2
 8002d36:	f200 8560 	bhi.w	80037fa <bmi323_context_switch_selection+0xaf2>
    {
        /* Set any-motion configuration */
        sens_cfg[0].type = BMI323_ANY_MOTION;
 8002d3a:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002d3e:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8002d42:	2203      	movs	r2, #3
 8002d44:	701a      	strb	r2, [r3, #0]
        sens_cfg[0].cfg.any_motion.slope_thres = any_motion_param_set[context_sel][index++];
 8002d46:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002d4a:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 8002d4e:	781a      	ldrb	r2, [r3, #0]
 8002d50:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8002d54:	1c59      	adds	r1, r3, #1
 8002d56:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 8002d5a:	4618      	mov	r0, r3
 8002d5c:	49e3      	ldr	r1, [pc, #908]	@ (80030ec <bmi323_context_switch_selection+0x3e4>)
 8002d5e:	4613      	mov	r3, r2
 8002d60:	009b      	lsls	r3, r3, #2
 8002d62:	4413      	add	r3, r2
 8002d64:	4403      	add	r3, r0
 8002d66:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 8002d6a:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002d6e:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8002d72:	809a      	strh	r2, [r3, #4]
        sens_cfg[0].cfg.any_motion.acc_ref_up = (uint8_t)(any_motion_param_set[context_sel][index++]);
 8002d74:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002d78:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 8002d7c:	781a      	ldrb	r2, [r3, #0]
 8002d7e:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8002d82:	1c59      	adds	r1, r3, #1
 8002d84:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 8002d88:	4618      	mov	r0, r3
 8002d8a:	49d8      	ldr	r1, [pc, #864]	@ (80030ec <bmi323_context_switch_selection+0x3e4>)
 8002d8c:	4613      	mov	r3, r2
 8002d8e:	009b      	lsls	r3, r3, #2
 8002d90:	4413      	add	r3, r2
 8002d92:	4403      	add	r3, r0
 8002d94:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8002d98:	b2da      	uxtb	r2, r3
 8002d9a:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002d9e:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8002da2:	719a      	strb	r2, [r3, #6]
        sens_cfg[0].cfg.any_motion.hysteresis = any_motion_param_set[context_sel][index++];
 8002da4:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002da8:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 8002dac:	781a      	ldrb	r2, [r3, #0]
 8002dae:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8002db2:	1c59      	adds	r1, r3, #1
 8002db4:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 8002db8:	4618      	mov	r0, r3
 8002dba:	49cc      	ldr	r1, [pc, #816]	@ (80030ec <bmi323_context_switch_selection+0x3e4>)
 8002dbc:	4613      	mov	r3, r2
 8002dbe:	009b      	lsls	r3, r3, #2
 8002dc0:	4413      	add	r3, r2
 8002dc2:	4403      	add	r3, r0
 8002dc4:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 8002dc8:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002dcc:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8002dd0:	811a      	strh	r2, [r3, #8]
        sens_cfg[0].cfg.any_motion.duration = any_motion_param_set[context_sel][index++];
 8002dd2:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002dd6:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 8002dda:	781a      	ldrb	r2, [r3, #0]
 8002ddc:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8002de0:	1c59      	adds	r1, r3, #1
 8002de2:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 8002de6:	4618      	mov	r0, r3
 8002de8:	49c0      	ldr	r1, [pc, #768]	@ (80030ec <bmi323_context_switch_selection+0x3e4>)
 8002dea:	4613      	mov	r3, r2
 8002dec:	009b      	lsls	r3, r3, #2
 8002dee:	4413      	add	r3, r2
 8002df0:	4403      	add	r3, r0
 8002df2:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 8002df6:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002dfa:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8002dfe:	805a      	strh	r2, [r3, #2]
        sens_cfg[0].cfg.any_motion.wait_time = any_motion_param_set[context_sel][index++];
 8002e00:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002e04:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 8002e08:	781a      	ldrb	r2, [r3, #0]
 8002e0a:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8002e0e:	1c59      	adds	r1, r3, #1
 8002e10:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 8002e14:	4618      	mov	r0, r3
 8002e16:	49b5      	ldr	r1, [pc, #724]	@ (80030ec <bmi323_context_switch_selection+0x3e4>)
 8002e18:	4613      	mov	r3, r2
 8002e1a:	009b      	lsls	r3, r3, #2
 8002e1c:	4413      	add	r3, r2
 8002e1e:	4403      	add	r3, r0
 8002e20:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 8002e24:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002e28:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8002e2c:	815a      	strh	r2, [r3, #10]

        /* Set no-motion configuration */
        index = 0;
 8002e2e:	2300      	movs	r3, #0
 8002e30:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
        sens_cfg[1].type = BMI323_NO_MOTION;
 8002e34:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002e38:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8002e3c:	2204      	movs	r2, #4
 8002e3e:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
        sens_cfg[1].cfg.no_motion.slope_thres = no_motion_param_set[context_sel][index++];
 8002e42:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002e46:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 8002e4a:	781a      	ldrb	r2, [r3, #0]
 8002e4c:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8002e50:	1c59      	adds	r1, r3, #1
 8002e52:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 8002e56:	4618      	mov	r0, r3
 8002e58:	49a5      	ldr	r1, [pc, #660]	@ (80030f0 <bmi323_context_switch_selection+0x3e8>)
 8002e5a:	4613      	mov	r3, r2
 8002e5c:	009b      	lsls	r3, r3, #2
 8002e5e:	4413      	add	r3, r2
 8002e60:	4403      	add	r3, r0
 8002e62:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 8002e66:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002e6a:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8002e6e:	861a      	strh	r2, [r3, #48]	@ 0x30
        sens_cfg[1].cfg.no_motion.acc_ref_up = (uint8_t)(no_motion_param_set[context_sel][index++]);
 8002e70:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002e74:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 8002e78:	781a      	ldrb	r2, [r3, #0]
 8002e7a:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8002e7e:	1c59      	adds	r1, r3, #1
 8002e80:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 8002e84:	4618      	mov	r0, r3
 8002e86:	499a      	ldr	r1, [pc, #616]	@ (80030f0 <bmi323_context_switch_selection+0x3e8>)
 8002e88:	4613      	mov	r3, r2
 8002e8a:	009b      	lsls	r3, r3, #2
 8002e8c:	4413      	add	r3, r2
 8002e8e:	4403      	add	r3, r0
 8002e90:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8002e94:	b2da      	uxtb	r2, r3
 8002e96:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002e9a:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8002e9e:	f883 2032 	strb.w	r2, [r3, #50]	@ 0x32
        sens_cfg[1].cfg.no_motion.hysteresis = no_motion_param_set[context_sel][index++];
 8002ea2:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002ea6:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 8002eaa:	781a      	ldrb	r2, [r3, #0]
 8002eac:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8002eb0:	1c59      	adds	r1, r3, #1
 8002eb2:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 8002eb6:	4618      	mov	r0, r3
 8002eb8:	498d      	ldr	r1, [pc, #564]	@ (80030f0 <bmi323_context_switch_selection+0x3e8>)
 8002eba:	4613      	mov	r3, r2
 8002ebc:	009b      	lsls	r3, r3, #2
 8002ebe:	4413      	add	r3, r2
 8002ec0:	4403      	add	r3, r0
 8002ec2:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 8002ec6:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002eca:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8002ece:	869a      	strh	r2, [r3, #52]	@ 0x34
        sens_cfg[1].cfg.no_motion.duration = no_motion_param_set[context_sel][index++];
 8002ed0:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002ed4:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 8002ed8:	781a      	ldrb	r2, [r3, #0]
 8002eda:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8002ede:	1c59      	adds	r1, r3, #1
 8002ee0:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 8002ee4:	4618      	mov	r0, r3
 8002ee6:	4982      	ldr	r1, [pc, #520]	@ (80030f0 <bmi323_context_switch_selection+0x3e8>)
 8002ee8:	4613      	mov	r3, r2
 8002eea:	009b      	lsls	r3, r3, #2
 8002eec:	4413      	add	r3, r2
 8002eee:	4403      	add	r3, r0
 8002ef0:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 8002ef4:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002ef8:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8002efc:	85da      	strh	r2, [r3, #46]	@ 0x2e
        sens_cfg[1].cfg.no_motion.wait_time = no_motion_param_set[context_sel][index++];
 8002efe:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002f02:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 8002f06:	781a      	ldrb	r2, [r3, #0]
 8002f08:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8002f0c:	1c59      	adds	r1, r3, #1
 8002f0e:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 8002f12:	4618      	mov	r0, r3
 8002f14:	4976      	ldr	r1, [pc, #472]	@ (80030f0 <bmi323_context_switch_selection+0x3e8>)
 8002f16:	4613      	mov	r3, r2
 8002f18:	009b      	lsls	r3, r3, #2
 8002f1a:	4413      	add	r3, r2
 8002f1c:	4403      	add	r3, r0
 8002f1e:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 8002f22:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002f26:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8002f2a:	86da      	strh	r2, [r3, #54]	@ 0x36

        /* Set tap configuration */
        index = 0;
 8002f2c:	2300      	movs	r3, #0
 8002f2e:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
        sens_cfg[2].type = BMI323_TAP;
 8002f32:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002f36:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8002f3a:	2209      	movs	r2, #9
 8002f3c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
        sens_cfg[2].cfg.tap.axis_sel = (uint8_t)tap_param_set[context_sel][index++];
 8002f40:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002f44:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 8002f48:	781a      	ldrb	r2, [r3, #0]
 8002f4a:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8002f4e:	1c59      	adds	r1, r3, #1
 8002f50:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 8002f54:	4618      	mov	r0, r3
 8002f56:	4967      	ldr	r1, [pc, #412]	@ (80030f4 <bmi323_context_switch_selection+0x3ec>)
 8002f58:	4613      	mov	r3, r2
 8002f5a:	009b      	lsls	r3, r3, #2
 8002f5c:	4413      	add	r3, r2
 8002f5e:	005b      	lsls	r3, r3, #1
 8002f60:	4403      	add	r3, r0
 8002f62:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8002f66:	b2da      	uxtb	r2, r3
 8002f68:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002f6c:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8002f70:	f883 205a 	strb.w	r2, [r3, #90]	@ 0x5a
        sens_cfg[2].cfg.tap.wait_for_timeout = (uint8_t)tap_param_set[context_sel][index++];
 8002f74:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002f78:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 8002f7c:	781a      	ldrb	r2, [r3, #0]
 8002f7e:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8002f82:	1c59      	adds	r1, r3, #1
 8002f84:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 8002f88:	4618      	mov	r0, r3
 8002f8a:	495a      	ldr	r1, [pc, #360]	@ (80030f4 <bmi323_context_switch_selection+0x3ec>)
 8002f8c:	4613      	mov	r3, r2
 8002f8e:	009b      	lsls	r3, r3, #2
 8002f90:	4413      	add	r3, r2
 8002f92:	005b      	lsls	r3, r3, #1
 8002f94:	4403      	add	r3, r0
 8002f96:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8002f9a:	b2da      	uxtb	r2, r3
 8002f9c:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002fa0:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8002fa4:	f883 205b 	strb.w	r2, [r3, #91]	@ 0x5b
        sens_cfg[2].cfg.tap.max_peaks_for_tap = (uint8_t)tap_param_set[context_sel][index++];
 8002fa8:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002fac:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 8002fb0:	781a      	ldrb	r2, [r3, #0]
 8002fb2:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8002fb6:	1c59      	adds	r1, r3, #1
 8002fb8:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 8002fbc:	4618      	mov	r0, r3
 8002fbe:	494d      	ldr	r1, [pc, #308]	@ (80030f4 <bmi323_context_switch_selection+0x3ec>)
 8002fc0:	4613      	mov	r3, r2
 8002fc2:	009b      	lsls	r3, r3, #2
 8002fc4:	4413      	add	r3, r2
 8002fc6:	005b      	lsls	r3, r3, #1
 8002fc8:	4403      	add	r3, r0
 8002fca:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8002fce:	b2da      	uxtb	r2, r3
 8002fd0:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002fd4:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8002fd8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        sens_cfg[2].cfg.tap.mode = (uint8_t)tap_param_set[context_sel][index++];
 8002fdc:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002fe0:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 8002fe4:	781a      	ldrb	r2, [r3, #0]
 8002fe6:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8002fea:	1c59      	adds	r1, r3, #1
 8002fec:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 8002ff0:	4618      	mov	r0, r3
 8002ff2:	4940      	ldr	r1, [pc, #256]	@ (80030f4 <bmi323_context_switch_selection+0x3ec>)
 8002ff4:	4613      	mov	r3, r2
 8002ff6:	009b      	lsls	r3, r3, #2
 8002ff8:	4413      	add	r3, r2
 8002ffa:	005b      	lsls	r3, r3, #1
 8002ffc:	4403      	add	r3, r0
 8002ffe:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8003002:	b2da      	uxtb	r2, r3
 8003004:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8003008:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800300c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        sens_cfg[2].cfg.tap.tap_peak_thres = tap_param_set[context_sel][index++];
 8003010:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8003014:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 8003018:	781a      	ldrb	r2, [r3, #0]
 800301a:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 800301e:	1c59      	adds	r1, r3, #1
 8003020:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 8003024:	4618      	mov	r0, r3
 8003026:	4933      	ldr	r1, [pc, #204]	@ (80030f4 <bmi323_context_switch_selection+0x3ec>)
 8003028:	4613      	mov	r3, r2
 800302a:	009b      	lsls	r3, r3, #2
 800302c:	4413      	add	r3, r2
 800302e:	005b      	lsls	r3, r3, #1
 8003030:	4403      	add	r3, r0
 8003032:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 8003036:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800303a:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800303e:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
        sens_cfg[2].cfg.tap.max_gest_dur = (uint8_t)tap_param_set[context_sel][index++];
 8003042:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8003046:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 800304a:	781a      	ldrb	r2, [r3, #0]
 800304c:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8003050:	1c59      	adds	r1, r3, #1
 8003052:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 8003056:	4618      	mov	r0, r3
 8003058:	4926      	ldr	r1, [pc, #152]	@ (80030f4 <bmi323_context_switch_selection+0x3ec>)
 800305a:	4613      	mov	r3, r2
 800305c:	009b      	lsls	r3, r3, #2
 800305e:	4413      	add	r3, r2
 8003060:	005b      	lsls	r3, r3, #1
 8003062:	4403      	add	r3, r0
 8003064:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8003068:	b2da      	uxtb	r2, r3
 800306a:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800306e:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8003072:	f883 2060 	strb.w	r2, [r3, #96]	@ 0x60
        sens_cfg[2].cfg.tap.max_dur_between_peaks = (uint8_t)tap_param_set[context_sel][index++];
 8003076:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800307a:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 800307e:	781a      	ldrb	r2, [r3, #0]
 8003080:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8003084:	1c59      	adds	r1, r3, #1
 8003086:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 800308a:	4618      	mov	r0, r3
 800308c:	4919      	ldr	r1, [pc, #100]	@ (80030f4 <bmi323_context_switch_selection+0x3ec>)
 800308e:	4613      	mov	r3, r2
 8003090:	009b      	lsls	r3, r3, #2
 8003092:	4413      	add	r3, r2
 8003094:	005b      	lsls	r3, r3, #1
 8003096:	4403      	add	r3, r0
 8003098:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800309c:	b2da      	uxtb	r2, r3
 800309e:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80030a2:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80030a6:	f883 2061 	strb.w	r2, [r3, #97]	@ 0x61
        sens_cfg[2].cfg.tap.tap_shock_settling_dur = (uint8_t)tap_param_set[context_sel][index++];
 80030aa:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80030ae:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 80030b2:	781a      	ldrb	r2, [r3, #0]
 80030b4:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 80030b8:	1c59      	adds	r1, r3, #1
 80030ba:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 80030be:	4618      	mov	r0, r3
 80030c0:	490c      	ldr	r1, [pc, #48]	@ (80030f4 <bmi323_context_switch_selection+0x3ec>)
 80030c2:	4613      	mov	r3, r2
 80030c4:	009b      	lsls	r3, r3, #2
 80030c6:	4413      	add	r3, r2
 80030c8:	005b      	lsls	r3, r3, #1
 80030ca:	4403      	add	r3, r0
 80030cc:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80030d0:	b2da      	uxtb	r2, r3
 80030d2:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80030d6:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80030da:	f883 2062 	strb.w	r2, [r3, #98]	@ 0x62
        sens_cfg[2].cfg.tap.min_quite_dur_between_taps = (uint8_t)tap_param_set[context_sel][index++];
 80030de:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80030e2:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 80030e6:	781a      	ldrb	r2, [r3, #0]
 80030e8:	e006      	b.n	80030f8 <bmi323_context_switch_selection+0x3f0>
 80030ea:	bf00      	nop
 80030ec:	20000000 	.word	0x20000000
 80030f0:	20000020 	.word	0x20000020
 80030f4:	20000040 	.word	0x20000040
 80030f8:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 80030fc:	1c59      	adds	r1, r3, #1
 80030fe:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 8003102:	4618      	mov	r0, r3
 8003104:	49e9      	ldr	r1, [pc, #932]	@ (80034ac <bmi323_context_switch_selection+0x7a4>)
 8003106:	4613      	mov	r3, r2
 8003108:	009b      	lsls	r3, r3, #2
 800310a:	4413      	add	r3, r2
 800310c:	005b      	lsls	r3, r3, #1
 800310e:	4403      	add	r3, r0
 8003110:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8003114:	b2da      	uxtb	r2, r3
 8003116:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800311a:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800311e:	f883 2063 	strb.w	r2, [r3, #99]	@ 0x63
        sens_cfg[2].cfg.tap.quite_time_after_gest = (uint8_t)tap_param_set[context_sel][index++];
 8003122:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8003126:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 800312a:	781a      	ldrb	r2, [r3, #0]
 800312c:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8003130:	1c59      	adds	r1, r3, #1
 8003132:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 8003136:	4618      	mov	r0, r3
 8003138:	49dc      	ldr	r1, [pc, #880]	@ (80034ac <bmi323_context_switch_selection+0x7a4>)
 800313a:	4613      	mov	r3, r2
 800313c:	009b      	lsls	r3, r3, #2
 800313e:	4413      	add	r3, r2
 8003140:	005b      	lsls	r3, r3, #1
 8003142:	4403      	add	r3, r0
 8003144:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8003148:	b2da      	uxtb	r2, r3
 800314a:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800314e:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8003152:	f883 2064 	strb.w	r2, [r3, #100]	@ 0x64

        /* Set step counter configuration */
        index = 0;
 8003156:	2300      	movs	r3, #0
 8003158:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
        sens_cfg[3].type = BMI323_STEP_COUNTER;
 800315c:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8003160:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8003164:	2205      	movs	r2, #5
 8003166:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84
        sens_cfg[3].cfg.step_counter.watermark_level = step_counter_param_set[context_sel][index++];
 800316a:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800316e:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 8003172:	781a      	ldrb	r2, [r3, #0]
 8003174:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8003178:	1c59      	adds	r1, r3, #1
 800317a:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 800317e:	4618      	mov	r0, r3
 8003180:	49cb      	ldr	r1, [pc, #812]	@ (80034b0 <bmi323_context_switch_selection+0x7a8>)
 8003182:	2316      	movs	r3, #22
 8003184:	fb02 f303 	mul.w	r3, r2, r3
 8003188:	4403      	add	r3, r0
 800318a:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 800318e:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8003192:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8003196:	f8a3 2086 	strh.w	r2, [r3, #134]	@ 0x86
        sens_cfg[3].cfg.step_counter.reset_counter = step_counter_param_set[context_sel][index++];
 800319a:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800319e:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 80031a2:	781a      	ldrb	r2, [r3, #0]
 80031a4:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 80031a8:	1c59      	adds	r1, r3, #1
 80031aa:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 80031ae:	4618      	mov	r0, r3
 80031b0:	49bf      	ldr	r1, [pc, #764]	@ (80034b0 <bmi323_context_switch_selection+0x7a8>)
 80031b2:	2316      	movs	r3, #22
 80031b4:	fb02 f303 	mul.w	r3, r2, r3
 80031b8:	4403      	add	r3, r0
 80031ba:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 80031be:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80031c2:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80031c6:	f8a3 2088 	strh.w	r2, [r3, #136]	@ 0x88
        sens_cfg[3].cfg.step_counter.env_min_dist_up = step_counter_param_set[context_sel][index++];
 80031ca:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80031ce:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 80031d2:	781a      	ldrb	r2, [r3, #0]
 80031d4:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 80031d8:	1c59      	adds	r1, r3, #1
 80031da:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 80031de:	4618      	mov	r0, r3
 80031e0:	49b3      	ldr	r1, [pc, #716]	@ (80034b0 <bmi323_context_switch_selection+0x7a8>)
 80031e2:	2316      	movs	r3, #22
 80031e4:	fb02 f303 	mul.w	r3, r2, r3
 80031e8:	4403      	add	r3, r0
 80031ea:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 80031ee:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80031f2:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80031f6:	f8a3 208a 	strh.w	r2, [r3, #138]	@ 0x8a
        sens_cfg[3].cfg.step_counter.env_coef_up = step_counter_param_set[context_sel][index++];
 80031fa:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80031fe:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 8003202:	781a      	ldrb	r2, [r3, #0]
 8003204:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8003208:	1c59      	adds	r1, r3, #1
 800320a:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 800320e:	4618      	mov	r0, r3
 8003210:	49a7      	ldr	r1, [pc, #668]	@ (80034b0 <bmi323_context_switch_selection+0x7a8>)
 8003212:	2316      	movs	r3, #22
 8003214:	fb02 f303 	mul.w	r3, r2, r3
 8003218:	4403      	add	r3, r0
 800321a:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 800321e:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8003222:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8003226:	f8a3 208c 	strh.w	r2, [r3, #140]	@ 0x8c
        sens_cfg[3].cfg.step_counter.env_min_dist_down = step_counter_param_set[context_sel][index++];
 800322a:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800322e:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 8003232:	781a      	ldrb	r2, [r3, #0]
 8003234:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8003238:	1c59      	adds	r1, r3, #1
 800323a:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 800323e:	4618      	mov	r0, r3
 8003240:	499b      	ldr	r1, [pc, #620]	@ (80034b0 <bmi323_context_switch_selection+0x7a8>)
 8003242:	2316      	movs	r3, #22
 8003244:	fb02 f303 	mul.w	r3, r2, r3
 8003248:	4403      	add	r3, r0
 800324a:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 800324e:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8003252:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8003256:	f8a3 208e 	strh.w	r2, [r3, #142]	@ 0x8e
        sens_cfg[3].cfg.step_counter.env_coef_down = step_counter_param_set[context_sel][index++];
 800325a:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800325e:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 8003262:	781a      	ldrb	r2, [r3, #0]
 8003264:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8003268:	1c59      	adds	r1, r3, #1
 800326a:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 800326e:	4618      	mov	r0, r3
 8003270:	498f      	ldr	r1, [pc, #572]	@ (80034b0 <bmi323_context_switch_selection+0x7a8>)
 8003272:	2316      	movs	r3, #22
 8003274:	fb02 f303 	mul.w	r3, r2, r3
 8003278:	4403      	add	r3, r0
 800327a:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 800327e:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8003282:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8003286:	f8a3 2090 	strh.w	r2, [r3, #144]	@ 0x90
        sens_cfg[3].cfg.step_counter.mean_val_decay = step_counter_param_set[context_sel][index++];
 800328a:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800328e:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 8003292:	781a      	ldrb	r2, [r3, #0]
 8003294:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8003298:	1c59      	adds	r1, r3, #1
 800329a:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 800329e:	4618      	mov	r0, r3
 80032a0:	4983      	ldr	r1, [pc, #524]	@ (80034b0 <bmi323_context_switch_selection+0x7a8>)
 80032a2:	2316      	movs	r3, #22
 80032a4:	fb02 f303 	mul.w	r3, r2, r3
 80032a8:	4403      	add	r3, r0
 80032aa:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 80032ae:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80032b2:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80032b6:	f8a3 2092 	strh.w	r2, [r3, #146]	@ 0x92
        sens_cfg[3].cfg.step_counter.mean_step_dur = step_counter_param_set[context_sel][index++];
 80032ba:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80032be:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 80032c2:	781a      	ldrb	r2, [r3, #0]
 80032c4:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 80032c8:	1c59      	adds	r1, r3, #1
 80032ca:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 80032ce:	4618      	mov	r0, r3
 80032d0:	4977      	ldr	r1, [pc, #476]	@ (80034b0 <bmi323_context_switch_selection+0x7a8>)
 80032d2:	2316      	movs	r3, #22
 80032d4:	fb02 f303 	mul.w	r3, r2, r3
 80032d8:	4403      	add	r3, r0
 80032da:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 80032de:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80032e2:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80032e6:	f8a3 2094 	strh.w	r2, [r3, #148]	@ 0x94
        sens_cfg[3].cfg.step_counter.step_buffer_size = step_counter_param_set[context_sel][index++];
 80032ea:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80032ee:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 80032f2:	781a      	ldrb	r2, [r3, #0]
 80032f4:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 80032f8:	1c59      	adds	r1, r3, #1
 80032fa:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 80032fe:	4618      	mov	r0, r3
 8003300:	496b      	ldr	r1, [pc, #428]	@ (80034b0 <bmi323_context_switch_selection+0x7a8>)
 8003302:	2316      	movs	r3, #22
 8003304:	fb02 f303 	mul.w	r3, r2, r3
 8003308:	4403      	add	r3, r0
 800330a:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 800330e:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8003312:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8003316:	f8a3 2096 	strh.w	r2, [r3, #150]	@ 0x96
        sens_cfg[3].cfg.step_counter.filter_cascade_enabled = step_counter_param_set[context_sel][index++];
 800331a:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800331e:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 8003322:	781a      	ldrb	r2, [r3, #0]
 8003324:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8003328:	1c59      	adds	r1, r3, #1
 800332a:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 800332e:	4618      	mov	r0, r3
 8003330:	495f      	ldr	r1, [pc, #380]	@ (80034b0 <bmi323_context_switch_selection+0x7a8>)
 8003332:	2316      	movs	r3, #22
 8003334:	fb02 f303 	mul.w	r3, r2, r3
 8003338:	4403      	add	r3, r0
 800333a:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 800333e:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8003342:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8003346:	f8a3 2098 	strh.w	r2, [r3, #152]	@ 0x98
        sens_cfg[3].cfg.step_counter.step_counter_increment = step_counter_param_set[context_sel][index++];
 800334a:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800334e:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 8003352:	781a      	ldrb	r2, [r3, #0]
 8003354:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8003358:	1c59      	adds	r1, r3, #1
 800335a:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 800335e:	4618      	mov	r0, r3
 8003360:	4953      	ldr	r1, [pc, #332]	@ (80034b0 <bmi323_context_switch_selection+0x7a8>)
 8003362:	2316      	movs	r3, #22
 8003364:	fb02 f303 	mul.w	r3, r2, r3
 8003368:	4403      	add	r3, r0
 800336a:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 800336e:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8003372:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8003376:	f8a3 209a 	strh.w	r2, [r3, #154]	@ 0x9a
        sens_cfg[3].cfg.step_counter.peak_duration_min_walking = step_counter_param_set[context_sel][index++];
 800337a:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800337e:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 8003382:	781a      	ldrb	r2, [r3, #0]
 8003384:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8003388:	1c59      	adds	r1, r3, #1
 800338a:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 800338e:	4618      	mov	r0, r3
 8003390:	4947      	ldr	r1, [pc, #284]	@ (80034b0 <bmi323_context_switch_selection+0x7a8>)
 8003392:	2316      	movs	r3, #22
 8003394:	fb02 f303 	mul.w	r3, r2, r3
 8003398:	4403      	add	r3, r0
 800339a:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 800339e:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80033a2:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80033a6:	f8a3 209c 	strh.w	r2, [r3, #156]	@ 0x9c
        sens_cfg[3].cfg.step_counter.peak_duration_min_running = step_counter_param_set[context_sel][index++];
 80033aa:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80033ae:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 80033b2:	781a      	ldrb	r2, [r3, #0]
 80033b4:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 80033b8:	1c59      	adds	r1, r3, #1
 80033ba:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 80033be:	4618      	mov	r0, r3
 80033c0:	493b      	ldr	r1, [pc, #236]	@ (80034b0 <bmi323_context_switch_selection+0x7a8>)
 80033c2:	2316      	movs	r3, #22
 80033c4:	fb02 f303 	mul.w	r3, r2, r3
 80033c8:	4403      	add	r3, r0
 80033ca:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 80033ce:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80033d2:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80033d6:	f8a3 209e 	strh.w	r2, [r3, #158]	@ 0x9e
        sens_cfg[3].cfg.step_counter.activity_detection_factor = step_counter_param_set[context_sel][index++];
 80033da:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80033de:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 80033e2:	781a      	ldrb	r2, [r3, #0]
 80033e4:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 80033e8:	1c59      	adds	r1, r3, #1
 80033ea:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 80033ee:	4618      	mov	r0, r3
 80033f0:	492f      	ldr	r1, [pc, #188]	@ (80034b0 <bmi323_context_switch_selection+0x7a8>)
 80033f2:	2316      	movs	r3, #22
 80033f4:	fb02 f303 	mul.w	r3, r2, r3
 80033f8:	4403      	add	r3, r0
 80033fa:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 80033fe:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8003402:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8003406:	f8a3 20a0 	strh.w	r2, [r3, #160]	@ 0xa0
        sens_cfg[3].cfg.step_counter.activity_detection_thres = step_counter_param_set[context_sel][index++];
 800340a:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800340e:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 8003412:	781a      	ldrb	r2, [r3, #0]
 8003414:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8003418:	1c59      	adds	r1, r3, #1
 800341a:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 800341e:	4618      	mov	r0, r3
 8003420:	4923      	ldr	r1, [pc, #140]	@ (80034b0 <bmi323_context_switch_selection+0x7a8>)
 8003422:	2316      	movs	r3, #22
 8003424:	fb02 f303 	mul.w	r3, r2, r3
 8003428:	4403      	add	r3, r0
 800342a:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 800342e:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8003432:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8003436:	f8a3 20a2 	strh.w	r2, [r3, #162]	@ 0xa2
        sens_cfg[3].cfg.step_counter.step_duration_max = step_counter_param_set[context_sel][index++];
 800343a:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800343e:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 8003442:	781a      	ldrb	r2, [r3, #0]
 8003444:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8003448:	1c59      	adds	r1, r3, #1
 800344a:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 800344e:	4618      	mov	r0, r3
 8003450:	4917      	ldr	r1, [pc, #92]	@ (80034b0 <bmi323_context_switch_selection+0x7a8>)
 8003452:	2316      	movs	r3, #22
 8003454:	fb02 f303 	mul.w	r3, r2, r3
 8003458:	4403      	add	r3, r0
 800345a:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 800345e:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8003462:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8003466:	f8a3 20a4 	strh.w	r2, [r3, #164]	@ 0xa4
        sens_cfg[3].cfg.step_counter.step_duration_window = step_counter_param_set[context_sel][index++];
 800346a:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800346e:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 8003472:	781a      	ldrb	r2, [r3, #0]
 8003474:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8003478:	1c59      	adds	r1, r3, #1
 800347a:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 800347e:	4618      	mov	r0, r3
 8003480:	490b      	ldr	r1, [pc, #44]	@ (80034b0 <bmi323_context_switch_selection+0x7a8>)
 8003482:	2316      	movs	r3, #22
 8003484:	fb02 f303 	mul.w	r3, r2, r3
 8003488:	4403      	add	r3, r0
 800348a:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 800348e:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8003492:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8003496:	f8a3 20a6 	strh.w	r2, [r3, #166]	@ 0xa6
        sens_cfg[3].cfg.step_counter.step_duration_pp_enabled = step_counter_param_set[context_sel][index++];
 800349a:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800349e:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 80034a2:	781a      	ldrb	r2, [r3, #0]
 80034a4:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 80034a8:	1c59      	adds	r1, r3, #1
 80034aa:	e003      	b.n	80034b4 <bmi323_context_switch_selection+0x7ac>
 80034ac:	20000040 	.word	0x20000040
 80034b0:	2000007c 	.word	0x2000007c
 80034b4:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 80034b8:	4618      	mov	r0, r3
 80034ba:	49d5      	ldr	r1, [pc, #852]	@ (8003810 <bmi323_context_switch_selection+0xb08>)
 80034bc:	2316      	movs	r3, #22
 80034be:	fb02 f303 	mul.w	r3, r2, r3
 80034c2:	4403      	add	r3, r0
 80034c4:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 80034c8:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80034cc:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80034d0:	f8a3 20a8 	strh.w	r2, [r3, #168]	@ 0xa8
        sens_cfg[3].cfg.step_counter.step_duration_thres = step_counter_param_set[context_sel][index++];
 80034d4:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80034d8:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 80034dc:	781a      	ldrb	r2, [r3, #0]
 80034de:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 80034e2:	1c59      	adds	r1, r3, #1
 80034e4:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 80034e8:	4618      	mov	r0, r3
 80034ea:	49c9      	ldr	r1, [pc, #804]	@ (8003810 <bmi323_context_switch_selection+0xb08>)
 80034ec:	2316      	movs	r3, #22
 80034ee:	fb02 f303 	mul.w	r3, r2, r3
 80034f2:	4403      	add	r3, r0
 80034f4:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 80034f8:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80034fc:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8003500:	f8a3 20aa 	strh.w	r2, [r3, #170]	@ 0xaa
        sens_cfg[3].cfg.step_counter.mean_crossing_pp_enabled = step_counter_param_set[context_sel][index++];
 8003504:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8003508:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 800350c:	781a      	ldrb	r2, [r3, #0]
 800350e:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8003512:	1c59      	adds	r1, r3, #1
 8003514:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 8003518:	4618      	mov	r0, r3
 800351a:	49bd      	ldr	r1, [pc, #756]	@ (8003810 <bmi323_context_switch_selection+0xb08>)
 800351c:	2316      	movs	r3, #22
 800351e:	fb02 f303 	mul.w	r3, r2, r3
 8003522:	4403      	add	r3, r0
 8003524:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 8003528:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800352c:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8003530:	f8a3 20ac 	strh.w	r2, [r3, #172]	@ 0xac
        sens_cfg[3].cfg.step_counter.mcr_threshold = step_counter_param_set[context_sel][index++];
 8003534:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8003538:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 800353c:	781a      	ldrb	r2, [r3, #0]
 800353e:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8003542:	1c59      	adds	r1, r3, #1
 8003544:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 8003548:	4618      	mov	r0, r3
 800354a:	49b1      	ldr	r1, [pc, #708]	@ (8003810 <bmi323_context_switch_selection+0xb08>)
 800354c:	2316      	movs	r3, #22
 800354e:	fb02 f303 	mul.w	r3, r2, r3
 8003552:	4403      	add	r3, r0
 8003554:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 8003558:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800355c:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8003560:	f8a3 20ae 	strh.w	r2, [r3, #174]	@ 0xae

        /* Set significant motion configuration */
        index = 0;
 8003564:	2300      	movs	r3, #0
 8003566:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
        sens_cfg[4].type = BMI323_SIG_MOTION;
 800356a:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800356e:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8003572:	2202      	movs	r2, #2
 8003574:	f883 20b0 	strb.w	r2, [r3, #176]	@ 0xb0
        sens_cfg[4].cfg.sig_motion.block_size = sig_motion_param_set[context_sel][index++];
 8003578:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800357c:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 8003580:	781a      	ldrb	r2, [r3, #0]
 8003582:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8003586:	1c59      	adds	r1, r3, #1
 8003588:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 800358c:	4618      	mov	r0, r3
 800358e:	49a1      	ldr	r1, [pc, #644]	@ (8003814 <bmi323_context_switch_selection+0xb0c>)
 8003590:	4613      	mov	r3, r2
 8003592:	009b      	lsls	r3, r3, #2
 8003594:	4413      	add	r3, r2
 8003596:	4403      	add	r3, r0
 8003598:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 800359c:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80035a0:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80035a4:	f8a3 20b2 	strh.w	r2, [r3, #178]	@ 0xb2
        sens_cfg[4].cfg.sig_motion.peak_2_peak_min = sig_motion_param_set[context_sel][index++];
 80035a8:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80035ac:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 80035b0:	781a      	ldrb	r2, [r3, #0]
 80035b2:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 80035b6:	1c59      	adds	r1, r3, #1
 80035b8:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 80035bc:	4618      	mov	r0, r3
 80035be:	4995      	ldr	r1, [pc, #596]	@ (8003814 <bmi323_context_switch_selection+0xb0c>)
 80035c0:	4613      	mov	r3, r2
 80035c2:	009b      	lsls	r3, r3, #2
 80035c4:	4413      	add	r3, r2
 80035c6:	4403      	add	r3, r0
 80035c8:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 80035cc:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80035d0:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80035d4:	f8a3 20b4 	strh.w	r2, [r3, #180]	@ 0xb4
        sens_cfg[4].cfg.sig_motion.mcr_min = (uint8_t)sig_motion_param_set[context_sel][index++];
 80035d8:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80035dc:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 80035e0:	781a      	ldrb	r2, [r3, #0]
 80035e2:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 80035e6:	1c59      	adds	r1, r3, #1
 80035e8:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 80035ec:	4618      	mov	r0, r3
 80035ee:	4989      	ldr	r1, [pc, #548]	@ (8003814 <bmi323_context_switch_selection+0xb0c>)
 80035f0:	4613      	mov	r3, r2
 80035f2:	009b      	lsls	r3, r3, #2
 80035f4:	4413      	add	r3, r2
 80035f6:	4403      	add	r3, r0
 80035f8:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80035fc:	b2da      	uxtb	r2, r3
 80035fe:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8003602:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8003606:	f883 20b6 	strb.w	r2, [r3, #182]	@ 0xb6
        sens_cfg[4].cfg.sig_motion.peak_2_peak_max = sig_motion_param_set[context_sel][index++];
 800360a:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800360e:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 8003612:	781a      	ldrb	r2, [r3, #0]
 8003614:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8003618:	1c59      	adds	r1, r3, #1
 800361a:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 800361e:	4618      	mov	r0, r3
 8003620:	497c      	ldr	r1, [pc, #496]	@ (8003814 <bmi323_context_switch_selection+0xb0c>)
 8003622:	4613      	mov	r3, r2
 8003624:	009b      	lsls	r3, r3, #2
 8003626:	4413      	add	r3, r2
 8003628:	4403      	add	r3, r0
 800362a:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 800362e:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8003632:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8003636:	f8a3 20b8 	strh.w	r2, [r3, #184]	@ 0xb8
        sens_cfg[4].cfg.sig_motion.mcr_max = (uint8_t)sig_motion_param_set[context_sel][index++];
 800363a:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800363e:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 8003642:	781a      	ldrb	r2, [r3, #0]
 8003644:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8003648:	1c59      	adds	r1, r3, #1
 800364a:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 800364e:	4618      	mov	r0, r3
 8003650:	4970      	ldr	r1, [pc, #448]	@ (8003814 <bmi323_context_switch_selection+0xb0c>)
 8003652:	4613      	mov	r3, r2
 8003654:	009b      	lsls	r3, r3, #2
 8003656:	4413      	add	r3, r2
 8003658:	4403      	add	r3, r0
 800365a:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800365e:	b2da      	uxtb	r2, r3
 8003660:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8003664:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8003668:	f883 20ba 	strb.w	r2, [r3, #186]	@ 0xba

        /* Set orientation configuration */
        index = 0;
 800366c:	2300      	movs	r3, #0
 800366e:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
        sens_cfg[5].type = BMI323_ORIENTATION;
 8003672:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8003676:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800367a:	2207      	movs	r2, #7
 800367c:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc
        sens_cfg[5].cfg.orientation.ud_en = (uint8_t)orientation_param_set[context_sel][index++];
 8003680:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8003684:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 8003688:	781a      	ldrb	r2, [r3, #0]
 800368a:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 800368e:	1c59      	adds	r1, r3, #1
 8003690:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 8003694:	4618      	mov	r0, r3
 8003696:	4960      	ldr	r1, [pc, #384]	@ (8003818 <bmi323_context_switch_selection+0xb10>)
 8003698:	4613      	mov	r3, r2
 800369a:	00db      	lsls	r3, r3, #3
 800369c:	1a9b      	subs	r3, r3, r2
 800369e:	4403      	add	r3, r0
 80036a0:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80036a4:	b2da      	uxtb	r2, r3
 80036a6:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80036aa:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80036ae:	f883 20de 	strb.w	r2, [r3, #222]	@ 0xde
        sens_cfg[5].cfg.orientation.mode = (uint8_t)orientation_param_set[context_sel][index++];
 80036b2:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80036b6:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 80036ba:	781a      	ldrb	r2, [r3, #0]
 80036bc:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 80036c0:	1c59      	adds	r1, r3, #1
 80036c2:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 80036c6:	4618      	mov	r0, r3
 80036c8:	4953      	ldr	r1, [pc, #332]	@ (8003818 <bmi323_context_switch_selection+0xb10>)
 80036ca:	4613      	mov	r3, r2
 80036cc:	00db      	lsls	r3, r3, #3
 80036ce:	1a9b      	subs	r3, r3, r2
 80036d0:	4403      	add	r3, r0
 80036d2:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80036d6:	b2da      	uxtb	r2, r3
 80036d8:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80036dc:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80036e0:	f883 20df 	strb.w	r2, [r3, #223]	@ 0xdf
        sens_cfg[5].cfg.orientation.blocking = (uint8_t)orientation_param_set[context_sel][index++];
 80036e4:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80036e8:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 80036ec:	781a      	ldrb	r2, [r3, #0]
 80036ee:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 80036f2:	1c59      	adds	r1, r3, #1
 80036f4:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 80036f8:	4618      	mov	r0, r3
 80036fa:	4947      	ldr	r1, [pc, #284]	@ (8003818 <bmi323_context_switch_selection+0xb10>)
 80036fc:	4613      	mov	r3, r2
 80036fe:	00db      	lsls	r3, r3, #3
 8003700:	1a9b      	subs	r3, r3, r2
 8003702:	4403      	add	r3, r0
 8003704:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8003708:	b2da      	uxtb	r2, r3
 800370a:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800370e:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8003712:	f883 20e0 	strb.w	r2, [r3, #224]	@ 0xe0
        sens_cfg[5].cfg.orientation.theta = (uint8_t)orientation_param_set[context_sel][index++];
 8003716:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800371a:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 800371e:	781a      	ldrb	r2, [r3, #0]
 8003720:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8003724:	1c59      	adds	r1, r3, #1
 8003726:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 800372a:	4618      	mov	r0, r3
 800372c:	493a      	ldr	r1, [pc, #232]	@ (8003818 <bmi323_context_switch_selection+0xb10>)
 800372e:	4613      	mov	r3, r2
 8003730:	00db      	lsls	r3, r3, #3
 8003732:	1a9b      	subs	r3, r3, r2
 8003734:	4403      	add	r3, r0
 8003736:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800373a:	b2da      	uxtb	r2, r3
 800373c:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8003740:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8003744:	f883 20e1 	strb.w	r2, [r3, #225]	@ 0xe1
        sens_cfg[5].cfg.orientation.hold_time = (uint8_t)orientation_param_set[context_sel][index++];
 8003748:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800374c:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 8003750:	781a      	ldrb	r2, [r3, #0]
 8003752:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8003756:	1c59      	adds	r1, r3, #1
 8003758:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 800375c:	4618      	mov	r0, r3
 800375e:	492e      	ldr	r1, [pc, #184]	@ (8003818 <bmi323_context_switch_selection+0xb10>)
 8003760:	4613      	mov	r3, r2
 8003762:	00db      	lsls	r3, r3, #3
 8003764:	1a9b      	subs	r3, r3, r2
 8003766:	4403      	add	r3, r0
 8003768:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800376c:	b2da      	uxtb	r2, r3
 800376e:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8003772:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8003776:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2
        sens_cfg[5].cfg.orientation.slope_thres = (uint8_t)orientation_param_set[context_sel][index++];
 800377a:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800377e:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 8003782:	781a      	ldrb	r2, [r3, #0]
 8003784:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8003788:	1c59      	adds	r1, r3, #1
 800378a:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 800378e:	4618      	mov	r0, r3
 8003790:	4921      	ldr	r1, [pc, #132]	@ (8003818 <bmi323_context_switch_selection+0xb10>)
 8003792:	4613      	mov	r3, r2
 8003794:	00db      	lsls	r3, r3, #3
 8003796:	1a9b      	subs	r3, r3, r2
 8003798:	4403      	add	r3, r0
 800379a:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800379e:	b2da      	uxtb	r2, r3
 80037a0:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80037a4:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80037a8:	f883 20e4 	strb.w	r2, [r3, #228]	@ 0xe4
        sens_cfg[5].cfg.orientation.hysteresis = (uint8_t)orientation_param_set[context_sel][index++];
 80037ac:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80037b0:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 80037b4:	781a      	ldrb	r2, [r3, #0]
 80037b6:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 80037ba:	1c59      	adds	r1, r3, #1
 80037bc:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 80037c0:	4618      	mov	r0, r3
 80037c2:	4915      	ldr	r1, [pc, #84]	@ (8003818 <bmi323_context_switch_selection+0xb10>)
 80037c4:	4613      	mov	r3, r2
 80037c6:	00db      	lsls	r3, r3, #3
 80037c8:	1a9b      	subs	r3, r3, r2
 80037ca:	4403      	add	r3, r0
 80037cc:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80037d0:	b2da      	uxtb	r2, r3
 80037d2:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80037d6:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80037da:	f883 20e3 	strb.w	r2, [r3, #227]	@ 0xe3

        /* Set the context configurations */
        rslt = bmi323_set_sensor_config(sens_cfg, BMI323_MAX_FEATURE, dev);
 80037de:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80037e2:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 80037e6:	f107 000c 	add.w	r0, r7, #12
 80037ea:	681a      	ldr	r2, [r3, #0]
 80037ec:	2106      	movs	r1, #6
 80037ee:	f7ff fa75 	bl	8002cdc <bmi323_set_sensor_config>
 80037f2:	4603      	mov	r3, r0
 80037f4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
 80037f8:	e002      	b.n	8003800 <bmi323_context_switch_selection+0xaf8>
    }
    else
    {
        rslt = BMI323_E_INVALID_CONTEXT_SEL;
 80037fa:	23f3      	movs	r3, #243	@ 0xf3
 80037fc:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    }

    return rslt;
 8003800:	f997 3117 	ldrsb.w	r3, [r7, #279]	@ 0x117
}
 8003804:	4618      	mov	r0, r3
 8003806:	f507 778c 	add.w	r7, r7, #280	@ 0x118
 800380a:	46bd      	mov	sp, r7
 800380c:	bd80      	pop	{r7, pc}
 800380e:	bf00      	nop
 8003810:	2000007c 	.word	0x2000007c
 8003814:	20000100 	.word	0x20000100
 8003818:	20000120 	.word	0x20000120

0800381c <null_ptr_check>:
/*!
 * @brief This internal API is used to validate the device structure pointer for
 * null conditions.
 */
static int8_t null_ptr_check(const struct bmi3_dev *dev)
{
 800381c:	b480      	push	{r7}
 800381e:	b085      	sub	sp, #20
 8003820:	af00      	add	r7, sp, #0
 8003822:	6078      	str	r0, [r7, #4]
    int8_t rslt;

    if ((dev == NULL) || (dev->read == NULL) || (dev->write == NULL) || (dev->delay_us == NULL))
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	2b00      	cmp	r3, #0
 8003828:	d00b      	beq.n	8003842 <null_ptr_check+0x26>
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	691b      	ldr	r3, [r3, #16]
 800382e:	2b00      	cmp	r3, #0
 8003830:	d007      	beq.n	8003842 <null_ptr_check+0x26>
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	695b      	ldr	r3, [r3, #20]
 8003836:	2b00      	cmp	r3, #0
 8003838:	d003      	beq.n	8003842 <null_ptr_check+0x26>
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	699b      	ldr	r3, [r3, #24]
 800383e:	2b00      	cmp	r3, #0
 8003840:	d102      	bne.n	8003848 <null_ptr_check+0x2c>
    {
        rslt = BMI323_E_NULL_PTR;
 8003842:	23ff      	movs	r3, #255	@ 0xff
 8003844:	73fb      	strb	r3, [r7, #15]
 8003846:	e001      	b.n	800384c <null_ptr_check+0x30>
    }
    else
    {
        /* Device structure is fine */
        rslt = BMI323_OK;
 8003848:	2300      	movs	r3, #0
 800384a:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 800384c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8003850:	4618      	mov	r0, r3
 8003852:	3714      	adds	r7, #20
 8003854:	46bd      	mov	sp, r7
 8003856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800385a:	4770      	bx	lr

0800385c <bmi3_error_codes_print_result>:
static BMI3_INTF_RET_TYPE bmi3_spi_write(uint8_t reg_addr, const uint8_t *reg_data, uint32_t len, void *intf_ptr);
static void               bmi3_delay_us(uint32_t period, void *intf_ptr);

/* ---------- Helper: printf error decoder (unchanged) ---------- */
void bmi3_error_codes_print_result(const char api_name[], int8_t rslt)
{
 800385c:	b580      	push	{r7, lr}
 800385e:	b082      	sub	sp, #8
 8003860:	af00      	add	r7, sp, #0
 8003862:	6078      	str	r0, [r7, #4]
 8003864:	460b      	mov	r3, r1
 8003866:	70fb      	strb	r3, [r7, #3]
    switch (rslt)
 8003868:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800386c:	330e      	adds	r3, #14
 800386e:	2b0e      	cmp	r3, #14
 8003870:	f200 8092 	bhi.w	8003998 <bmi3_error_codes_print_result+0x13c>
 8003874:	a201      	add	r2, pc, #4	@ (adr r2, 800387c <bmi3_error_codes_print_result+0x20>)
 8003876:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800387a:	bf00      	nop
 800387c:	08003989 	.word	0x08003989
 8003880:	08003979 	.word	0x08003979
 8003884:	08003969 	.word	0x08003969
 8003888:	08003959 	.word	0x08003959
 800388c:	08003949 	.word	0x08003949
 8003890:	08003939 	.word	0x08003939
 8003894:	08003929 	.word	0x08003929
 8003898:	080038f9 	.word	0x080038f9
 800389c:	080038e9 	.word	0x080038e9
 80038a0:	08003919 	.word	0x08003919
 80038a4:	08003909 	.word	0x08003909
 80038a8:	080038d9 	.word	0x080038d9
 80038ac:	080038c9 	.word	0x080038c9
 80038b0:	080038b9 	.word	0x080038b9
 80038b4:	080039a9 	.word	0x080039a9
    {
        case BMI3_OK: break;
        case BMI3_E_NULL_PTR:
            printf("%s\tError [%d] : Null pointer\r\n", api_name, rslt); break;
 80038b8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80038bc:	461a      	mov	r2, r3
 80038be:	6879      	ldr	r1, [r7, #4]
 80038c0:	483c      	ldr	r0, [pc, #240]	@ (80039b4 <bmi3_error_codes_print_result+0x158>)
 80038c2:	f006 fc91 	bl	800a1e8 <iprintf>
 80038c6:	e070      	b.n	80039aa <bmi3_error_codes_print_result+0x14e>
        case BMI3_E_COM_FAIL:
            printf("%s\tError [%d] : Communication failure\r\n", api_name, rslt); break;
 80038c8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80038cc:	461a      	mov	r2, r3
 80038ce:	6879      	ldr	r1, [r7, #4]
 80038d0:	4839      	ldr	r0, [pc, #228]	@ (80039b8 <bmi3_error_codes_print_result+0x15c>)
 80038d2:	f006 fc89 	bl	800a1e8 <iprintf>
 80038d6:	e068      	b.n	80039aa <bmi3_error_codes_print_result+0x14e>
        case BMI3_E_DEV_NOT_FOUND:
            printf("%s\tError [%d] : Device not found (bad chip-id?)\r\n", api_name, rslt); break;
 80038d8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80038dc:	461a      	mov	r2, r3
 80038de:	6879      	ldr	r1, [r7, #4]
 80038e0:	4836      	ldr	r0, [pc, #216]	@ (80039bc <bmi3_error_codes_print_result+0x160>)
 80038e2:	f006 fc81 	bl	800a1e8 <iprintf>
 80038e6:	e060      	b.n	80039aa <bmi3_error_codes_print_result+0x14e>
        case BMI3_E_INVALID_SENSOR:
            printf("%s\tError [%d] : Invalid sensor selection\r\n", api_name, rslt); break;
 80038e8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80038ec:	461a      	mov	r2, r3
 80038ee:	6879      	ldr	r1, [r7, #4]
 80038f0:	4833      	ldr	r0, [pc, #204]	@ (80039c0 <bmi3_error_codes_print_result+0x164>)
 80038f2:	f006 fc79 	bl	800a1e8 <iprintf>
 80038f6:	e058      	b.n	80039aa <bmi3_error_codes_print_result+0x14e>
        case BMI3_E_INVALID_INT_PIN:
            printf("%s\tError [%d] : Invalid INT pin (only INT1/INT2)\r\n", api_name, rslt); break;
 80038f8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80038fc:	461a      	mov	r2, r3
 80038fe:	6879      	ldr	r1, [r7, #4]
 8003900:	4830      	ldr	r0, [pc, #192]	@ (80039c4 <bmi3_error_codes_print_result+0x168>)
 8003902:	f006 fc71 	bl	800a1e8 <iprintf>
 8003906:	e050      	b.n	80039aa <bmi3_error_codes_print_result+0x14e>
        case BMI3_E_ACC_INVALID_CFG:
            printf("%s\tError [%d] : Accel config invalid\r\n", api_name, rslt); break;
 8003908:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800390c:	461a      	mov	r2, r3
 800390e:	6879      	ldr	r1, [r7, #4]
 8003910:	482d      	ldr	r0, [pc, #180]	@ (80039c8 <bmi3_error_codes_print_result+0x16c>)
 8003912:	f006 fc69 	bl	800a1e8 <iprintf>
 8003916:	e048      	b.n	80039aa <bmi3_error_codes_print_result+0x14e>
        case BMI3_E_GYRO_INVALID_CFG:
            printf("%s\tError [%d] : Gyro config invalid\r\n", api_name, rslt); break;
 8003918:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800391c:	461a      	mov	r2, r3
 800391e:	6879      	ldr	r1, [r7, #4]
 8003920:	482a      	ldr	r0, [pc, #168]	@ (80039cc <bmi3_error_codes_print_result+0x170>)
 8003922:	f006 fc61 	bl	800a1e8 <iprintf>
 8003926:	e040      	b.n	80039aa <bmi3_error_codes_print_result+0x14e>
        case BMI3_E_INVALID_INPUT:
            printf("%s\tError [%d] : Invalid input\r\n", api_name, rslt); break;
 8003928:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800392c:	461a      	mov	r2, r3
 800392e:	6879      	ldr	r1, [r7, #4]
 8003930:	4827      	ldr	r0, [pc, #156]	@ (80039d0 <bmi3_error_codes_print_result+0x174>)
 8003932:	f006 fc59 	bl	800a1e8 <iprintf>
 8003936:	e038      	b.n	80039aa <bmi3_error_codes_print_result+0x14e>
        case BMI3_E_INVALID_STATUS:
            printf("%s\tError [%d] : Invalid status\r\n", api_name, rslt); break;
 8003938:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800393c:	461a      	mov	r2, r3
 800393e:	6879      	ldr	r1, [r7, #4]
 8003940:	4824      	ldr	r0, [pc, #144]	@ (80039d4 <bmi3_error_codes_print_result+0x178>)
 8003942:	f006 fc51 	bl	800a1e8 <iprintf>
 8003946:	e030      	b.n	80039aa <bmi3_error_codes_print_result+0x14e>
        case BMI3_E_DATA_RDY_INT_FAILED:
            printf("%s\tError [%d] : DRDY error\r\n", api_name, rslt); break;
 8003948:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800394c:	461a      	mov	r2, r3
 800394e:	6879      	ldr	r1, [r7, #4]
 8003950:	4821      	ldr	r0, [pc, #132]	@ (80039d8 <bmi3_error_codes_print_result+0x17c>)
 8003952:	f006 fc49 	bl	800a1e8 <iprintf>
 8003956:	e028      	b.n	80039aa <bmi3_error_codes_print_result+0x14e>
        case BMI3_E_INVALID_FOC_POSITION:
            printf("%s\tError [%d] : FOC position invalid\r\n", api_name, rslt); break;
 8003958:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800395c:	461a      	mov	r2, r3
 800395e:	6879      	ldr	r1, [r7, #4]
 8003960:	481e      	ldr	r0, [pc, #120]	@ (80039dc <bmi3_error_codes_print_result+0x180>)
 8003962:	f006 fc41 	bl	800a1e8 <iprintf>
 8003966:	e020      	b.n	80039aa <bmi3_error_codes_print_result+0x14e>
        case BMI3_E_INVALID_ST_SELECTION:
            printf("%s\tError [%d] : Self-test selection invalid\r\n", api_name, rslt); break;
 8003968:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800396c:	461a      	mov	r2, r3
 800396e:	6879      	ldr	r1, [r7, #4]
 8003970:	481b      	ldr	r0, [pc, #108]	@ (80039e0 <bmi3_error_codes_print_result+0x184>)
 8003972:	f006 fc39 	bl	800a1e8 <iprintf>
 8003976:	e018      	b.n	80039aa <bmi3_error_codes_print_result+0x14e>
        case BMI3_E_OUT_OF_RANGE:
            printf("%s\tError [%d] : Out of range\r\n", api_name, rslt); break;
 8003978:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800397c:	461a      	mov	r2, r3
 800397e:	6879      	ldr	r1, [r7, #4]
 8003980:	4818      	ldr	r0, [pc, #96]	@ (80039e4 <bmi3_error_codes_print_result+0x188>)
 8003982:	f006 fc31 	bl	800a1e8 <iprintf>
 8003986:	e010      	b.n	80039aa <bmi3_error_codes_print_result+0x14e>
        case BMI3_E_FEATURE_ENGINE_STATUS:
            printf("%s\tError [%d] : Feature engine enable mask missing\r\n", api_name, rslt); break;
 8003988:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800398c:	461a      	mov	r2, r3
 800398e:	6879      	ldr	r1, [r7, #4]
 8003990:	4815      	ldr	r0, [pc, #84]	@ (80039e8 <bmi3_error_codes_print_result+0x18c>)
 8003992:	f006 fc29 	bl	800a1e8 <iprintf>
 8003996:	e008      	b.n	80039aa <bmi3_error_codes_print_result+0x14e>
        default:
            printf("%s\tError [%d] : Unknown\r\n", api_name, rslt); break;
 8003998:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800399c:	461a      	mov	r2, r3
 800399e:	6879      	ldr	r1, [r7, #4]
 80039a0:	4812      	ldr	r0, [pc, #72]	@ (80039ec <bmi3_error_codes_print_result+0x190>)
 80039a2:	f006 fc21 	bl	800a1e8 <iprintf>
 80039a6:	e000      	b.n	80039aa <bmi3_error_codes_print_result+0x14e>
        case BMI3_OK: break;
 80039a8:	bf00      	nop
    }
}
 80039aa:	bf00      	nop
 80039ac:	3708      	adds	r7, #8
 80039ae:	46bd      	mov	sp, r7
 80039b0:	bd80      	pop	{r7, pc}
 80039b2:	bf00      	nop
 80039b4:	0800c100 	.word	0x0800c100
 80039b8:	0800c120 	.word	0x0800c120
 80039bc:	0800c148 	.word	0x0800c148
 80039c0:	0800c17c 	.word	0x0800c17c
 80039c4:	0800c1a8 	.word	0x0800c1a8
 80039c8:	0800c1dc 	.word	0x0800c1dc
 80039cc:	0800c204 	.word	0x0800c204
 80039d0:	0800c22c 	.word	0x0800c22c
 80039d4:	0800c24c 	.word	0x0800c24c
 80039d8:	0800c270 	.word	0x0800c270
 80039dc:	0800c290 	.word	0x0800c290
 80039e0:	0800c2b8 	.word	0x0800c2b8
 80039e4:	0800c2e8 	.word	0x0800c2e8
 80039e8:	0800c308 	.word	0x0800c308
 80039ec:	0800c340 	.word	0x0800c340

080039f0 <bmi3_interface_init>:

/* Bind Bosch */
int8_t bmi3_interface_init(struct bmi3_dev *dev, int8_t intf)
{
 80039f0:	b480      	push	{r7}
 80039f2:	b083      	sub	sp, #12
 80039f4:	af00      	add	r7, sp, #0
 80039f6:	6078      	str	r0, [r7, #4]
 80039f8:	460b      	mov	r3, r1
 80039fa:	70fb      	strb	r3, [r7, #3]
    if (dev == NULL) return BMI3_E_NULL_PTR;
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d102      	bne.n	8003a08 <bmi3_interface_init+0x18>
 8003a02:	f04f 33ff 	mov.w	r3, #4294967295
 8003a06:	e02b      	b.n	8003a60 <bmi3_interface_init+0x70>

    /* Configure delay callback (Bosch often requests us-level delays; coarse ms is OK) */
    dev->delay_us = bmi3_delay_us;
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	4a18      	ldr	r2, [pc, #96]	@ (8003a6c <bmi3_interface_init+0x7c>)
 8003a0c:	619a      	str	r2, [r3, #24]

    /* Configure max read/write length (not strictly required on MCU, but set anyway) */
    dev->read_write_len = READ_WRITE_LEN;
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	2220      	movs	r2, #32
 8003a12:	81da      	strh	r2, [r3, #14]

    /* Choose interface: prefer I2C for bring-up */
    if (intf == BMI3_I2C_INTF)
 8003a14:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003a18:	2b01      	cmp	r3, #1
 8003a1a:	d10c      	bne.n	8003a36 <bmi3_interface_init+0x46>
    {
        dev->intf     = BMI3_I2C_INTF;
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	2201      	movs	r2, #1
 8003a20:	725a      	strb	r2, [r3, #9]
        dev->read     = bmi3_i2c_read;
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	4a12      	ldr	r2, [pc, #72]	@ (8003a70 <bmi3_interface_init+0x80>)
 8003a26:	611a      	str	r2, [r3, #16]
        dev->write    = bmi3_i2c_write;
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	4a12      	ldr	r2, [pc, #72]	@ (8003a74 <bmi3_interface_init+0x84>)
 8003a2c:	615a      	str	r2, [r3, #20]

        /* Pass the HAL handle as intf_ptr (driver passes it back to our hooks) */
        dev->intf_ptr = (void*)&BMI3_I2C_HANDLE;
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	4a11      	ldr	r2, [pc, #68]	@ (8003a78 <bmi3_interface_init+0x88>)
 8003a32:	605a      	str	r2, [r3, #4]
 8003a34:	e013      	b.n	8003a5e <bmi3_interface_init+0x6e>
    }
    else if (intf == BMI3_SPI_INTF)
 8003a36:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d10c      	bne.n	8003a58 <bmi3_interface_init+0x68>
    {
        dev->intf     = BMI3_SPI_INTF;
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	2200      	movs	r2, #0
 8003a42:	725a      	strb	r2, [r3, #9]
        dev->read     = bmi3_spi_read;   /* currently stubbed to return error */
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	4a0d      	ldr	r2, [pc, #52]	@ (8003a7c <bmi3_interface_init+0x8c>)
 8003a48:	611a      	str	r2, [r3, #16]
        dev->write    = bmi3_spi_write;  /* currently stubbed to return error */
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	4a0c      	ldr	r2, [pc, #48]	@ (8003a80 <bmi3_interface_init+0x90>)
 8003a4e:	615a      	str	r2, [r3, #20]
        dev->intf_ptr = NULL;            /* set later if you implement SPI */
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	2200      	movs	r2, #0
 8003a54:	605a      	str	r2, [r3, #4]
 8003a56:	e002      	b.n	8003a5e <bmi3_interface_init+0x6e>
    }
    else
    {
        return BMI3_E_INVALID_INPUT;
 8003a58:	f06f 0307 	mvn.w	r3, #7
 8003a5c:	e000      	b.n	8003a60 <bmi3_interface_init+0x70>
    }

    return BMI3_OK;
 8003a5e:	2300      	movs	r3, #0
}
 8003a60:	4618      	mov	r0, r3
 8003a62:	370c      	adds	r7, #12
 8003a64:	46bd      	mov	sp, r7
 8003a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a6a:	4770      	bx	lr
 8003a6c:	08003b7d 	.word	0x08003b7d
 8003a70:	08003a85 	.word	0x08003a85
 8003a74:	08003ae1 	.word	0x08003ae1
 8003a78:	200003e4 	.word	0x200003e4
 8003a7c:	08003b3d 	.word	0x08003b3d
 8003a80:	08003b5d 	.word	0x08003b5d

08003a84 <bmi3_i2c_read>:

/* ========== HAL-backed implementations ========== */
/* I2C: use HAL_I2C_Mem_Read/Write, note HAL uses 8-bit address */
static BMI3_INTF_RET_TYPE bmi3_i2c_read(uint8_t reg_addr, uint8_t *reg_data, uint32_t len, void *intf_ptr)
{
 8003a84:	b580      	push	{r7, lr}
 8003a86:	b08a      	sub	sp, #40	@ 0x28
 8003a88:	af04      	add	r7, sp, #16
 8003a8a:	60b9      	str	r1, [r7, #8]
 8003a8c:	607a      	str	r2, [r7, #4]
 8003a8e:	603b      	str	r3, [r7, #0]
 8003a90:	4603      	mov	r3, r0
 8003a92:	73fb      	strb	r3, [r7, #15]
    I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef*)intf_ptr;
 8003a94:	683b      	ldr	r3, [r7, #0]
 8003a96:	617b      	str	r3, [r7, #20]
    if (hi2c == NULL) hi2c = &BMI3_I2C_HANDLE;
 8003a98:	697b      	ldr	r3, [r7, #20]
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d101      	bne.n	8003aa2 <bmi3_i2c_read+0x1e>
 8003a9e:	4b0f      	ldr	r3, [pc, #60]	@ (8003adc <bmi3_i2c_read+0x58>)
 8003aa0:	617b      	str	r3, [r7, #20]

    HAL_StatusTypeDef st = HAL_I2C_Mem_Read(hi2c,
 8003aa2:	7bfb      	ldrb	r3, [r7, #15]
 8003aa4:	b29a      	uxth	r2, r3
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	b29b      	uxth	r3, r3
 8003aaa:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8003aae:	9102      	str	r1, [sp, #8]
 8003ab0:	9301      	str	r3, [sp, #4]
 8003ab2:	68bb      	ldr	r3, [r7, #8]
 8003ab4:	9300      	str	r3, [sp, #0]
 8003ab6:	2301      	movs	r3, #1
 8003ab8:	21d0      	movs	r1, #208	@ 0xd0
 8003aba:	6978      	ldr	r0, [r7, #20]
 8003abc:	f002 fb1c 	bl	80060f8 <HAL_I2C_Mem_Read>
 8003ac0:	4603      	mov	r3, r0
 8003ac2:	74fb      	strb	r3, [r7, #19]
                                            reg_addr,
                                            I2C_MEMADD_SIZE_8BIT,
                                            reg_data,
                                            (uint16_t)len,
                                            1000);
    return (st == HAL_OK) ? BMI3_INTF_RET_SUCCESS : BMI3_E_COM_FAIL;
 8003ac4:	7cfb      	ldrb	r3, [r7, #19]
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d101      	bne.n	8003ace <bmi3_i2c_read+0x4a>
 8003aca:	2300      	movs	r3, #0
 8003acc:	e001      	b.n	8003ad2 <bmi3_i2c_read+0x4e>
 8003ace:	f06f 0301 	mvn.w	r3, #1
}
 8003ad2:	4618      	mov	r0, r3
 8003ad4:	3718      	adds	r7, #24
 8003ad6:	46bd      	mov	sp, r7
 8003ad8:	bd80      	pop	{r7, pc}
 8003ada:	bf00      	nop
 8003adc:	200003e4 	.word	0x200003e4

08003ae0 <bmi3_i2c_write>:

static BMI3_INTF_RET_TYPE bmi3_i2c_write(uint8_t reg_addr, const uint8_t *reg_data, uint32_t len, void *intf_ptr)
{
 8003ae0:	b580      	push	{r7, lr}
 8003ae2:	b08a      	sub	sp, #40	@ 0x28
 8003ae4:	af04      	add	r7, sp, #16
 8003ae6:	60b9      	str	r1, [r7, #8]
 8003ae8:	607a      	str	r2, [r7, #4]
 8003aea:	603b      	str	r3, [r7, #0]
 8003aec:	4603      	mov	r3, r0
 8003aee:	73fb      	strb	r3, [r7, #15]
    I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef*)intf_ptr;
 8003af0:	683b      	ldr	r3, [r7, #0]
 8003af2:	617b      	str	r3, [r7, #20]
    if (hi2c == NULL) hi2c = &BMI3_I2C_HANDLE;
 8003af4:	697b      	ldr	r3, [r7, #20]
 8003af6:	2b00      	cmp	r3, #0
 8003af8:	d101      	bne.n	8003afe <bmi3_i2c_write+0x1e>
 8003afa:	4b0f      	ldr	r3, [pc, #60]	@ (8003b38 <bmi3_i2c_write+0x58>)
 8003afc:	617b      	str	r3, [r7, #20]

    HAL_StatusTypeDef st = HAL_I2C_Mem_Write(hi2c,
 8003afe:	7bfb      	ldrb	r3, [r7, #15]
 8003b00:	b29a      	uxth	r2, r3
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	b29b      	uxth	r3, r3
 8003b06:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8003b0a:	9102      	str	r1, [sp, #8]
 8003b0c:	9301      	str	r3, [sp, #4]
 8003b0e:	68bb      	ldr	r3, [r7, #8]
 8003b10:	9300      	str	r3, [sp, #0]
 8003b12:	2301      	movs	r3, #1
 8003b14:	21d0      	movs	r1, #208	@ 0xd0
 8003b16:	6978      	ldr	r0, [r7, #20]
 8003b18:	f002 f9f4 	bl	8005f04 <HAL_I2C_Mem_Write>
 8003b1c:	4603      	mov	r3, r0
 8003b1e:	74fb      	strb	r3, [r7, #19]
                                             reg_addr,
                                             I2C_MEMADD_SIZE_8BIT,
                                             (uint8_t*)reg_data,
                                             (uint16_t)len,
                                             1000);
    return (st == HAL_OK) ? BMI3_INTF_RET_SUCCESS : BMI3_E_COM_FAIL;
 8003b20:	7cfb      	ldrb	r3, [r7, #19]
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d101      	bne.n	8003b2a <bmi3_i2c_write+0x4a>
 8003b26:	2300      	movs	r3, #0
 8003b28:	e001      	b.n	8003b2e <bmi3_i2c_write+0x4e>
 8003b2a:	f06f 0301 	mvn.w	r3, #1
}
 8003b2e:	4618      	mov	r0, r3
 8003b30:	3718      	adds	r7, #24
 8003b32:	46bd      	mov	sp, r7
 8003b34:	bd80      	pop	{r7, pc}
 8003b36:	bf00      	nop
 8003b38:	200003e4 	.word	0x200003e4

08003b3c <bmi3_spi_read>:

/* SPI: leave as stubs until you wire SPI + CS pin; prevents link errors */
static BMI3_INTF_RET_TYPE bmi3_spi_read(uint8_t reg_addr, uint8_t *reg_data, uint32_t len, void *intf_ptr)
{
 8003b3c:	b480      	push	{r7}
 8003b3e:	b085      	sub	sp, #20
 8003b40:	af00      	add	r7, sp, #0
 8003b42:	60b9      	str	r1, [r7, #8]
 8003b44:	607a      	str	r2, [r7, #4]
 8003b46:	603b      	str	r3, [r7, #0]
 8003b48:	4603      	mov	r3, r0
 8003b4a:	73fb      	strb	r3, [r7, #15]
    (void)reg_addr; (void)reg_data; (void)len; (void)intf_ptr;
    return BMI3_E_COM_FAIL;
 8003b4c:	f06f 0301 	mvn.w	r3, #1
}
 8003b50:	4618      	mov	r0, r3
 8003b52:	3714      	adds	r7, #20
 8003b54:	46bd      	mov	sp, r7
 8003b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b5a:	4770      	bx	lr

08003b5c <bmi3_spi_write>:

static BMI3_INTF_RET_TYPE bmi3_spi_write(uint8_t reg_addr, const uint8_t *reg_data, uint32_t len, void *intf_ptr)
{
 8003b5c:	b480      	push	{r7}
 8003b5e:	b085      	sub	sp, #20
 8003b60:	af00      	add	r7, sp, #0
 8003b62:	60b9      	str	r1, [r7, #8]
 8003b64:	607a      	str	r2, [r7, #4]
 8003b66:	603b      	str	r3, [r7, #0]
 8003b68:	4603      	mov	r3, r0
 8003b6a:	73fb      	strb	r3, [r7, #15]
    (void)reg_addr; (void)reg_data; (void)len; (void)intf_ptr;
    return BMI3_E_COM_FAIL;
 8003b6c:	f06f 0301 	mvn.w	r3, #1
}
 8003b70:	4618      	mov	r0, r3
 8003b72:	3714      	adds	r7, #20
 8003b74:	46bd      	mov	sp, r7
 8003b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b7a:	4770      	bx	lr

08003b7c <bmi3_delay_us>:

/* Delay: Bosch passes microseconds; we approximate using HAL_Delay(ms) */
static void bmi3_delay_us(uint32_t period, void *intf_ptr)
{
 8003b7c:	b580      	push	{r7, lr}
 8003b7e:	b082      	sub	sp, #8
 8003b80:	af00      	add	r7, sp, #0
 8003b82:	6078      	str	r0, [r7, #4]
 8003b84:	6039      	str	r1, [r7, #0]
    (void)intf_ptr;
    HAL_Delay((period + 999) / 1000);
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	f203 33e7 	addw	r3, r3, #999	@ 0x3e7
 8003b8c:	4a05      	ldr	r2, [pc, #20]	@ (8003ba4 <bmi3_delay_us+0x28>)
 8003b8e:	fba2 2303 	umull	r2, r3, r2, r3
 8003b92:	099b      	lsrs	r3, r3, #6
 8003b94:	4618      	mov	r0, r3
 8003b96:	f000 ffab 	bl	8004af0 <HAL_Delay>
}
 8003b9a:	bf00      	nop
 8003b9c:	3708      	adds	r7, #8
 8003b9e:	46bd      	mov	sp, r7
 8003ba0:	bd80      	pop	{r7, pc}
 8003ba2:	bf00      	nop
 8003ba4:	10624dd3 	.word	0x10624dd3

08003ba8 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8003ba8:	b480      	push	{r7}
 8003baa:	b083      	sub	sp, #12
 8003bac:	af00      	add	r7, sp, #0
 8003bae:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8003bb0:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8003bb4:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 8003bb8:	f003 0301 	and.w	r3, r3, #1
 8003bbc:	2b00      	cmp	r3, #0
 8003bbe:	d013      	beq.n	8003be8 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8003bc0:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8003bc4:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 8003bc8:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d00b      	beq.n	8003be8 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8003bd0:	e000      	b.n	8003bd4 <ITM_SendChar+0x2c>
    {
      __NOP();
 8003bd2:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8003bd4:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d0f9      	beq.n	8003bd2 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8003bde:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8003be2:	687a      	ldr	r2, [r7, #4]
 8003be4:	b2d2      	uxtb	r2, r2
 8003be6:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8003be8:	687b      	ldr	r3, [r7, #4]
}
 8003bea:	4618      	mov	r0, r3
 8003bec:	370c      	adds	r7, #12
 8003bee:	46bd      	mov	sp, r7
 8003bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bf4:	4770      	bx	lr
	...

08003bf8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003bf8:	b580      	push	{r7, lr}
 8003bfa:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003bfc:	f000 ff06 	bl	8004a0c <HAL_Init>


  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003c00:	f000 f860 	bl	8003cc4 <SystemClock_Config>

  /* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 8003c04:	f000 f8d0 	bl	8003da8 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003c08:	f000 fabc 	bl	8004184 <MX_GPIO_Init>
  MX_DMA_Init();
 8003c0c:	f000 fa84 	bl	8004118 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8003c10:	f000 fa58 	bl	80040c4 <MX_USART2_UART_Init>
  MX_TIM1_Init();
 8003c14:	f000 f964 	bl	8003ee0 <MX_TIM1_Init>
  MX_ADC1_Init();
 8003c18:	f000 f8e2 	bl	8003de0 <MX_ADC1_Init>
  MX_I2C1_Init();
 8003c1c:	f000 f932 	bl	8003e84 <MX_I2C1_Init>
  MX_TIM2_Init();
 8003c20:	f000 f9b6 	bl	8003f90 <MX_TIM2_Init>
  MX_UART4_Init();
 8003c24:	f000 fa24 	bl	8004070 <MX_UART4_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Encoder_Start(&htim1, TIM_CHANNEL_ALL);
 8003c28:	213c      	movs	r1, #60	@ 0x3c
 8003c2a:	481c      	ldr	r0, [pc, #112]	@ (8003c9c <main+0xa4>)
 8003c2c:	f004 fca4 	bl	8008578 <HAL_TIM_Encoder_Start>
  //HAL_ADC_Start(&hadc1);
  //HAL_ADC_Start_DMA(&hadc1, &hall_data, 1);


  HAL_UART_Receive_IT(&huart4, rx_buff, 1);
 8003c30:	2201      	movs	r2, #1
 8003c32:	491b      	ldr	r1, [pc, #108]	@ (8003ca0 <main+0xa8>)
 8003c34:	481b      	ldr	r0, [pc, #108]	@ (8003ca4 <main+0xac>)
 8003c36:	f005 faeb 	bl	8009210 <HAL_UART_Receive_IT>
    * Interface reference is given as a parameter
    * For I2C : BMI3_I2C_INTF
    * For SPI : BMI3_SPI_INTF
    */
  /* Select accel and gyro sensor. */
   sensor_data[0].type = BMI323_ACCEL;
 8003c3a:	4b1b      	ldr	r3, [pc, #108]	@ (8003ca8 <main+0xb0>)
 8003c3c:	2200      	movs	r2, #0
 8003c3e:	701a      	strb	r2, [r3, #0]
   sensor_data[1].type = BMI323_GYRO;
 8003c40:	4b19      	ldr	r3, [pc, #100]	@ (8003ca8 <main+0xb0>)
 8003c42:	2201      	movs	r2, #1
 8003c44:	751a      	strb	r2, [r3, #20]
   sensor_data[2].type = BMI323_TEMP;
 8003c46:	4b18      	ldr	r3, [pc, #96]	@ (8003ca8 <main+0xb0>)
 8003c48:	220d      	movs	r2, #13
 8003c4a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
   rslt = bmi3_interface_init(&dev, BMI3_I2C_INTF);
 8003c4e:	2101      	movs	r1, #1
 8003c50:	4816      	ldr	r0, [pc, #88]	@ (8003cac <main+0xb4>)
 8003c52:	f7ff fecd 	bl	80039f0 <bmi3_interface_init>
 8003c56:	4603      	mov	r3, r0
 8003c58:	461a      	mov	r2, r3
 8003c5a:	4b15      	ldr	r3, [pc, #84]	@ (8003cb0 <main+0xb8>)
 8003c5c:	701a      	strb	r2, [r3, #0]
   bmi3_error_codes_print_result("bmi3_interface_init", rslt);
 8003c5e:	4b14      	ldr	r3, [pc, #80]	@ (8003cb0 <main+0xb8>)
 8003c60:	f993 3000 	ldrsb.w	r3, [r3]
 8003c64:	4619      	mov	r1, r3
 8003c66:	4813      	ldr	r0, [pc, #76]	@ (8003cb4 <main+0xbc>)
 8003c68:	f7ff fdf8 	bl	800385c <bmi3_error_codes_print_result>

   /* Initialize bmi323. */
   rslt = bmi323_init(&dev);
 8003c6c:	480f      	ldr	r0, [pc, #60]	@ (8003cac <main+0xb4>)
 8003c6e:	f7ff f805 	bl	8002c7c <bmi323_init>
 8003c72:	4603      	mov	r3, r0
 8003c74:	461a      	mov	r2, r3
 8003c76:	4b0e      	ldr	r3, [pc, #56]	@ (8003cb0 <main+0xb8>)
 8003c78:	701a      	strb	r2, [r3, #0]
   bmi3_error_codes_print_result("bmi323_init", rslt);
 8003c7a:	4b0d      	ldr	r3, [pc, #52]	@ (8003cb0 <main+0xb8>)
 8003c7c:	f993 3000 	ldrsb.w	r3, [r3]
 8003c80:	4619      	mov	r1, r3
 8003c82:	480d      	ldr	r0, [pc, #52]	@ (8003cb8 <main+0xc0>)
 8003c84:	f7ff fdea 	bl	800385c <bmi3_error_codes_print_result>
   HAL_TIM_IC_Start_DMA(&htim2, TIM_CHANNEL_1, time, 2);
 8003c88:	2302      	movs	r3, #2
 8003c8a:	4a0c      	ldr	r2, [pc, #48]	@ (8003cbc <main+0xc4>)
 8003c8c:	2100      	movs	r1, #0
 8003c8e:	480c      	ldr	r0, [pc, #48]	@ (8003cc0 <main+0xc8>)
 8003c90:	f004 fa22 	bl	80080d8 <HAL_TIM_IC_Start_DMA>

  	  	 */



	  check_buffer();
 8003c94:	f000 faf2 	bl	800427c <check_buffer>
 8003c98:	e7fc      	b.n	8003c94 <main+0x9c>
 8003c9a:	bf00      	nop
 8003c9c:	20000438 	.word	0x20000438
 8003ca0:	200005b8 	.word	0x200005b8
 8003ca4:	20000528 	.word	0x20000528
 8003ca8:	20000640 	.word	0x20000640
 8003cac:	2000061c 	.word	0x2000061c
 8003cb0:	2000063c 	.word	0x2000063c
 8003cb4:	0800c35c 	.word	0x0800c35c
 8003cb8:	0800c370 	.word	0x0800c370
 8003cbc:	20000614 	.word	0x20000614
 8003cc0:	20000480 	.word	0x20000480

08003cc4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003cc4:	b580      	push	{r7, lr}
 8003cc6:	b094      	sub	sp, #80	@ 0x50
 8003cc8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003cca:	f107 031c 	add.w	r3, r7, #28
 8003cce:	2234      	movs	r2, #52	@ 0x34
 8003cd0:	2100      	movs	r1, #0
 8003cd2:	4618      	mov	r0, r3
 8003cd4:	f006 fadd 	bl	800a292 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003cd8:	f107 0308 	add.w	r3, r7, #8
 8003cdc:	2200      	movs	r2, #0
 8003cde:	601a      	str	r2, [r3, #0]
 8003ce0:	605a      	str	r2, [r3, #4]
 8003ce2:	609a      	str	r2, [r3, #8]
 8003ce4:	60da      	str	r2, [r3, #12]
 8003ce6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8003ce8:	2300      	movs	r3, #0
 8003cea:	607b      	str	r3, [r7, #4]
 8003cec:	4b2c      	ldr	r3, [pc, #176]	@ (8003da0 <SystemClock_Config+0xdc>)
 8003cee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003cf0:	4a2b      	ldr	r2, [pc, #172]	@ (8003da0 <SystemClock_Config+0xdc>)
 8003cf2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003cf6:	6413      	str	r3, [r2, #64]	@ 0x40
 8003cf8:	4b29      	ldr	r3, [pc, #164]	@ (8003da0 <SystemClock_Config+0xdc>)
 8003cfa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003cfc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003d00:	607b      	str	r3, [r7, #4]
 8003d02:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003d04:	2300      	movs	r3, #0
 8003d06:	603b      	str	r3, [r7, #0]
 8003d08:	4b26      	ldr	r3, [pc, #152]	@ (8003da4 <SystemClock_Config+0xe0>)
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	4a25      	ldr	r2, [pc, #148]	@ (8003da4 <SystemClock_Config+0xe0>)
 8003d0e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003d12:	6013      	str	r3, [r2, #0]
 8003d14:	4b23      	ldr	r3, [pc, #140]	@ (8003da4 <SystemClock_Config+0xe0>)
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8003d1c:	603b      	str	r3, [r7, #0]
 8003d1e:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8003d20:	2302      	movs	r3, #2
 8003d22:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003d24:	2301      	movs	r3, #1
 8003d26:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8003d28:	2310      	movs	r3, #16
 8003d2a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003d2c:	2302      	movs	r3, #2
 8003d2e:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8003d30:	2300      	movs	r3, #0
 8003d32:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 8003d34:	2308      	movs	r3, #8
 8003d36:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 180;
 8003d38:	23b4      	movs	r3, #180	@ 0xb4
 8003d3a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8003d3c:	2302      	movs	r3, #2
 8003d3e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8003d40:	2302      	movs	r3, #2
 8003d42:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8003d44:	2302      	movs	r3, #2
 8003d46:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003d48:	f107 031c 	add.w	r3, r7, #28
 8003d4c:	4618      	mov	r0, r3
 8003d4e:	f003 fe7d 	bl	8007a4c <HAL_RCC_OscConfig>
 8003d52:	4603      	mov	r3, r0
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	d001      	beq.n	8003d5c <SystemClock_Config+0x98>
  {
    Error_Handler();
 8003d58:	f000 fac4 	bl	80042e4 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8003d5c:	f002 ffb2 	bl	8006cc4 <HAL_PWREx_EnableOverDrive>
 8003d60:	4603      	mov	r3, r0
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d001      	beq.n	8003d6a <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8003d66:	f000 fabd 	bl	80042e4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003d6a:	230f      	movs	r3, #15
 8003d6c:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003d6e:	2302      	movs	r3, #2
 8003d70:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003d72:	2300      	movs	r3, #0
 8003d74:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8003d76:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8003d7a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8003d7c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003d80:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8003d82:	f107 0308 	add.w	r3, r7, #8
 8003d86:	2105      	movs	r1, #5
 8003d88:	4618      	mov	r0, r3
 8003d8a:	f002 ffeb 	bl	8006d64 <HAL_RCC_ClockConfig>
 8003d8e:	4603      	mov	r3, r0
 8003d90:	2b00      	cmp	r3, #0
 8003d92:	d001      	beq.n	8003d98 <SystemClock_Config+0xd4>
  {
    Error_Handler();
 8003d94:	f000 faa6 	bl	80042e4 <Error_Handler>
  }
}
 8003d98:	bf00      	nop
 8003d9a:	3750      	adds	r7, #80	@ 0x50
 8003d9c:	46bd      	mov	sp, r7
 8003d9e:	bd80      	pop	{r7, pc}
 8003da0:	40023800 	.word	0x40023800
 8003da4:	40007000 	.word	0x40007000

08003da8 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8003da8:	b580      	push	{r7, lr}
 8003daa:	b098      	sub	sp, #96	@ 0x60
 8003dac:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003dae:	1d3b      	adds	r3, r7, #4
 8003db0:	225c      	movs	r2, #92	@ 0x5c
 8003db2:	2100      	movs	r1, #0
 8003db4:	4618      	mov	r0, r3
 8003db6:	f006 fa6c 	bl	800a292 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_TIM;
 8003dba:	2310      	movs	r3, #16
 8003dbc:	607b      	str	r3, [r7, #4]
  PeriphClkInitStruct.TIMPresSelection = RCC_TIMPRES_ACTIVATED;
 8003dbe:	2301      	movs	r3, #1
 8003dc0:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003dc4:	1d3b      	adds	r3, r7, #4
 8003dc6:	4618      	mov	r0, r3
 8003dc8:	f003 f8e6 	bl	8006f98 <HAL_RCCEx_PeriphCLKConfig>
 8003dcc:	4603      	mov	r3, r0
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	d001      	beq.n	8003dd6 <PeriphCommonClock_Config+0x2e>
  {
    Error_Handler();
 8003dd2:	f000 fa87 	bl	80042e4 <Error_Handler>
  }
}
 8003dd6:	bf00      	nop
 8003dd8:	3760      	adds	r7, #96	@ 0x60
 8003dda:	46bd      	mov	sp, r7
 8003ddc:	bd80      	pop	{r7, pc}
	...

08003de0 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8003de0:	b580      	push	{r7, lr}
 8003de2:	b084      	sub	sp, #16
 8003de4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8003de6:	463b      	mov	r3, r7
 8003de8:	2200      	movs	r2, #0
 8003dea:	601a      	str	r2, [r3, #0]
 8003dec:	605a      	str	r2, [r3, #4]
 8003dee:	609a      	str	r2, [r3, #8]
 8003df0:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8003df2:	4b21      	ldr	r3, [pc, #132]	@ (8003e78 <MX_ADC1_Init+0x98>)
 8003df4:	4a21      	ldr	r2, [pc, #132]	@ (8003e7c <MX_ADC1_Init+0x9c>)
 8003df6:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV6;
 8003df8:	4b1f      	ldr	r3, [pc, #124]	@ (8003e78 <MX_ADC1_Init+0x98>)
 8003dfa:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8003dfe:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8003e00:	4b1d      	ldr	r3, [pc, #116]	@ (8003e78 <MX_ADC1_Init+0x98>)
 8003e02:	2200      	movs	r2, #0
 8003e04:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8003e06:	4b1c      	ldr	r3, [pc, #112]	@ (8003e78 <MX_ADC1_Init+0x98>)
 8003e08:	2200      	movs	r2, #0
 8003e0a:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8003e0c:	4b1a      	ldr	r3, [pc, #104]	@ (8003e78 <MX_ADC1_Init+0x98>)
 8003e0e:	2201      	movs	r2, #1
 8003e10:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8003e12:	4b19      	ldr	r3, [pc, #100]	@ (8003e78 <MX_ADC1_Init+0x98>)
 8003e14:	2200      	movs	r2, #0
 8003e16:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8003e1a:	4b17      	ldr	r3, [pc, #92]	@ (8003e78 <MX_ADC1_Init+0x98>)
 8003e1c:	2200      	movs	r2, #0
 8003e1e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8003e20:	4b15      	ldr	r3, [pc, #84]	@ (8003e78 <MX_ADC1_Init+0x98>)
 8003e22:	4a17      	ldr	r2, [pc, #92]	@ (8003e80 <MX_ADC1_Init+0xa0>)
 8003e24:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8003e26:	4b14      	ldr	r3, [pc, #80]	@ (8003e78 <MX_ADC1_Init+0x98>)
 8003e28:	2200      	movs	r2, #0
 8003e2a:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8003e2c:	4b12      	ldr	r3, [pc, #72]	@ (8003e78 <MX_ADC1_Init+0x98>)
 8003e2e:	2201      	movs	r2, #1
 8003e30:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8003e32:	4b11      	ldr	r3, [pc, #68]	@ (8003e78 <MX_ADC1_Init+0x98>)
 8003e34:	2201      	movs	r2, #1
 8003e36:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8003e3a:	4b0f      	ldr	r3, [pc, #60]	@ (8003e78 <MX_ADC1_Init+0x98>)
 8003e3c:	2201      	movs	r2, #1
 8003e3e:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8003e40:	480d      	ldr	r0, [pc, #52]	@ (8003e78 <MX_ADC1_Init+0x98>)
 8003e42:	f000 fe79 	bl	8004b38 <HAL_ADC_Init>
 8003e46:	4603      	mov	r3, r0
 8003e48:	2b00      	cmp	r3, #0
 8003e4a:	d001      	beq.n	8003e50 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8003e4c:	f000 fa4a 	bl	80042e4 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8003e50:	2300      	movs	r3, #0
 8003e52:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8003e54:	2301      	movs	r3, #1
 8003e56:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8003e58:	2300      	movs	r3, #0
 8003e5a:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003e5c:	463b      	mov	r3, r7
 8003e5e:	4619      	mov	r1, r3
 8003e60:	4805      	ldr	r0, [pc, #20]	@ (8003e78 <MX_ADC1_Init+0x98>)
 8003e62:	f000 fead 	bl	8004bc0 <HAL_ADC_ConfigChannel>
 8003e66:	4603      	mov	r3, r0
 8003e68:	2b00      	cmp	r3, #0
 8003e6a:	d001      	beq.n	8003e70 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8003e6c:	f000 fa3a 	bl	80042e4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8003e70:	bf00      	nop
 8003e72:	3710      	adds	r7, #16
 8003e74:	46bd      	mov	sp, r7
 8003e76:	bd80      	pop	{r7, pc}
 8003e78:	2000033c 	.word	0x2000033c
 8003e7c:	40012000 	.word	0x40012000
 8003e80:	0f000001 	.word	0x0f000001

08003e84 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8003e84:	b580      	push	{r7, lr}
 8003e86:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8003e88:	4b12      	ldr	r3, [pc, #72]	@ (8003ed4 <MX_I2C1_Init+0x50>)
 8003e8a:	4a13      	ldr	r2, [pc, #76]	@ (8003ed8 <MX_I2C1_Init+0x54>)
 8003e8c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8003e8e:	4b11      	ldr	r3, [pc, #68]	@ (8003ed4 <MX_I2C1_Init+0x50>)
 8003e90:	4a12      	ldr	r2, [pc, #72]	@ (8003edc <MX_I2C1_Init+0x58>)
 8003e92:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8003e94:	4b0f      	ldr	r3, [pc, #60]	@ (8003ed4 <MX_I2C1_Init+0x50>)
 8003e96:	2200      	movs	r2, #0
 8003e98:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8003e9a:	4b0e      	ldr	r3, [pc, #56]	@ (8003ed4 <MX_I2C1_Init+0x50>)
 8003e9c:	2200      	movs	r2, #0
 8003e9e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8003ea0:	4b0c      	ldr	r3, [pc, #48]	@ (8003ed4 <MX_I2C1_Init+0x50>)
 8003ea2:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8003ea6:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8003ea8:	4b0a      	ldr	r3, [pc, #40]	@ (8003ed4 <MX_I2C1_Init+0x50>)
 8003eaa:	2200      	movs	r2, #0
 8003eac:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8003eae:	4b09      	ldr	r3, [pc, #36]	@ (8003ed4 <MX_I2C1_Init+0x50>)
 8003eb0:	2200      	movs	r2, #0
 8003eb2:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8003eb4:	4b07      	ldr	r3, [pc, #28]	@ (8003ed4 <MX_I2C1_Init+0x50>)
 8003eb6:	2200      	movs	r2, #0
 8003eb8:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8003eba:	4b06      	ldr	r3, [pc, #24]	@ (8003ed4 <MX_I2C1_Init+0x50>)
 8003ebc:	2200      	movs	r2, #0
 8003ebe:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8003ec0:	4804      	ldr	r0, [pc, #16]	@ (8003ed4 <MX_I2C1_Init+0x50>)
 8003ec2:	f001 fedb 	bl	8005c7c <HAL_I2C_Init>
 8003ec6:	4603      	mov	r3, r0
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	d001      	beq.n	8003ed0 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8003ecc:	f000 fa0a 	bl	80042e4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8003ed0:	bf00      	nop
 8003ed2:	bd80      	pop	{r7, pc}
 8003ed4:	200003e4 	.word	0x200003e4
 8003ed8:	40005400 	.word	0x40005400
 8003edc:	000186a0 	.word	0x000186a0

08003ee0 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8003ee0:	b580      	push	{r7, lr}
 8003ee2:	b08c      	sub	sp, #48	@ 0x30
 8003ee4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8003ee6:	f107 030c 	add.w	r3, r7, #12
 8003eea:	2224      	movs	r2, #36	@ 0x24
 8003eec:	2100      	movs	r1, #0
 8003eee:	4618      	mov	r0, r3
 8003ef0:	f006 f9cf 	bl	800a292 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003ef4:	1d3b      	adds	r3, r7, #4
 8003ef6:	2200      	movs	r2, #0
 8003ef8:	601a      	str	r2, [r3, #0]
 8003efa:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8003efc:	4b22      	ldr	r3, [pc, #136]	@ (8003f88 <MX_TIM1_Init+0xa8>)
 8003efe:	4a23      	ldr	r2, [pc, #140]	@ (8003f8c <MX_TIM1_Init+0xac>)
 8003f00:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8003f02:	4b21      	ldr	r3, [pc, #132]	@ (8003f88 <MX_TIM1_Init+0xa8>)
 8003f04:	2200      	movs	r2, #0
 8003f06:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003f08:	4b1f      	ldr	r3, [pc, #124]	@ (8003f88 <MX_TIM1_Init+0xa8>)
 8003f0a:	2200      	movs	r2, #0
 8003f0c:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8003f0e:	4b1e      	ldr	r3, [pc, #120]	@ (8003f88 <MX_TIM1_Init+0xa8>)
 8003f10:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8003f14:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003f16:	4b1c      	ldr	r3, [pc, #112]	@ (8003f88 <MX_TIM1_Init+0xa8>)
 8003f18:	2200      	movs	r2, #0
 8003f1a:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8003f1c:	4b1a      	ldr	r3, [pc, #104]	@ (8003f88 <MX_TIM1_Init+0xa8>)
 8003f1e:	2200      	movs	r2, #0
 8003f20:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003f22:	4b19      	ldr	r3, [pc, #100]	@ (8003f88 <MX_TIM1_Init+0xa8>)
 8003f24:	2200      	movs	r2, #0
 8003f26:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8003f28:	2301      	movs	r3, #1
 8003f2a:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8003f2c:	2300      	movs	r3, #0
 8003f2e:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8003f30:	2301      	movs	r3, #1
 8003f32:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8003f34:	2300      	movs	r3, #0
 8003f36:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8003f38:	2300      	movs	r3, #0
 8003f3a:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8003f3c:	2300      	movs	r3, #0
 8003f3e:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8003f40:	2301      	movs	r3, #1
 8003f42:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8003f44:	2300      	movs	r3, #0
 8003f46:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8003f48:	2300      	movs	r3, #0
 8003f4a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 8003f4c:	f107 030c 	add.w	r3, r7, #12
 8003f50:	4619      	mov	r1, r3
 8003f52:	480d      	ldr	r0, [pc, #52]	@ (8003f88 <MX_TIM1_Init+0xa8>)
 8003f54:	f004 fa6a 	bl	800842c <HAL_TIM_Encoder_Init>
 8003f58:	4603      	mov	r3, r0
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d001      	beq.n	8003f62 <MX_TIM1_Init+0x82>
  {
    Error_Handler();
 8003f5e:	f000 f9c1 	bl	80042e4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003f62:	2300      	movs	r3, #0
 8003f64:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003f66:	2300      	movs	r3, #0
 8003f68:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8003f6a:	1d3b      	adds	r3, r7, #4
 8003f6c:	4619      	mov	r1, r3
 8003f6e:	4806      	ldr	r0, [pc, #24]	@ (8003f88 <MX_TIM1_Init+0xa8>)
 8003f70:	f005 f882 	bl	8009078 <HAL_TIMEx_MasterConfigSynchronization>
 8003f74:	4603      	mov	r3, r0
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	d001      	beq.n	8003f7e <MX_TIM1_Init+0x9e>
  {
    Error_Handler();
 8003f7a:	f000 f9b3 	bl	80042e4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8003f7e:	bf00      	nop
 8003f80:	3730      	adds	r7, #48	@ 0x30
 8003f82:	46bd      	mov	sp, r7
 8003f84:	bd80      	pop	{r7, pc}
 8003f86:	bf00      	nop
 8003f88:	20000438 	.word	0x20000438
 8003f8c:	40010000 	.word	0x40010000

08003f90 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8003f90:	b580      	push	{r7, lr}
 8003f92:	b08a      	sub	sp, #40	@ 0x28
 8003f94:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003f96:	f107 0318 	add.w	r3, r7, #24
 8003f9a:	2200      	movs	r2, #0
 8003f9c:	601a      	str	r2, [r3, #0]
 8003f9e:	605a      	str	r2, [r3, #4]
 8003fa0:	609a      	str	r2, [r3, #8]
 8003fa2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003fa4:	f107 0310 	add.w	r3, r7, #16
 8003fa8:	2200      	movs	r2, #0
 8003faa:	601a      	str	r2, [r3, #0]
 8003fac:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8003fae:	463b      	mov	r3, r7
 8003fb0:	2200      	movs	r2, #0
 8003fb2:	601a      	str	r2, [r3, #0]
 8003fb4:	605a      	str	r2, [r3, #4]
 8003fb6:	609a      	str	r2, [r3, #8]
 8003fb8:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8003fba:	4b2c      	ldr	r3, [pc, #176]	@ (800406c <MX_TIM2_Init+0xdc>)
 8003fbc:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8003fc0:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8003fc2:	4b2a      	ldr	r3, [pc, #168]	@ (800406c <MX_TIM2_Init+0xdc>)
 8003fc4:	2200      	movs	r2, #0
 8003fc6:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003fc8:	4b28      	ldr	r3, [pc, #160]	@ (800406c <MX_TIM2_Init+0xdc>)
 8003fca:	2200      	movs	r2, #0
 8003fcc:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8003fce:	4b27      	ldr	r3, [pc, #156]	@ (800406c <MX_TIM2_Init+0xdc>)
 8003fd0:	f04f 32ff 	mov.w	r2, #4294967295
 8003fd4:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003fd6:	4b25      	ldr	r3, [pc, #148]	@ (800406c <MX_TIM2_Init+0xdc>)
 8003fd8:	2200      	movs	r2, #0
 8003fda:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003fdc:	4b23      	ldr	r3, [pc, #140]	@ (800406c <MX_TIM2_Init+0xdc>)
 8003fde:	2200      	movs	r2, #0
 8003fe0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8003fe2:	4822      	ldr	r0, [pc, #136]	@ (800406c <MX_TIM2_Init+0xdc>)
 8003fe4:	f003 ffd0 	bl	8007f88 <HAL_TIM_Base_Init>
 8003fe8:	4603      	mov	r3, r0
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d001      	beq.n	8003ff2 <MX_TIM2_Init+0x62>
  {
    Error_Handler();
 8003fee:	f000 f979 	bl	80042e4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003ff2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003ff6:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8003ff8:	f107 0318 	add.w	r3, r7, #24
 8003ffc:	4619      	mov	r1, r3
 8003ffe:	481b      	ldr	r0, [pc, #108]	@ (800406c <MX_TIM2_Init+0xdc>)
 8004000:	f004 fbe4 	bl	80087cc <HAL_TIM_ConfigClockSource>
 8004004:	4603      	mov	r3, r0
 8004006:	2b00      	cmp	r3, #0
 8004008:	d001      	beq.n	800400e <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 800400a:	f000 f96b 	bl	80042e4 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 800400e:	4817      	ldr	r0, [pc, #92]	@ (800406c <MX_TIM2_Init+0xdc>)
 8004010:	f004 f809 	bl	8008026 <HAL_TIM_IC_Init>
 8004014:	4603      	mov	r3, r0
 8004016:	2b00      	cmp	r3, #0
 8004018:	d001      	beq.n	800401e <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 800401a:	f000 f963 	bl	80042e4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800401e:	2300      	movs	r3, #0
 8004020:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004022:	2300      	movs	r3, #0
 8004024:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8004026:	f107 0310 	add.w	r3, r7, #16
 800402a:	4619      	mov	r1, r3
 800402c:	480f      	ldr	r0, [pc, #60]	@ (800406c <MX_TIM2_Init+0xdc>)
 800402e:	f005 f823 	bl	8009078 <HAL_TIMEx_MasterConfigSynchronization>
 8004032:	4603      	mov	r3, r0
 8004034:	2b00      	cmp	r3, #0
 8004036:	d001      	beq.n	800403c <MX_TIM2_Init+0xac>
  {
    Error_Handler();
 8004038:	f000 f954 	bl	80042e4 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_BOTHEDGE;
 800403c:	230a      	movs	r3, #10
 800403e:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8004040:	2301      	movs	r3, #1
 8004042:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8004044:	2300      	movs	r3, #0
 8004046:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8004048:	2300      	movs	r3, #0
 800404a:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 800404c:	463b      	mov	r3, r7
 800404e:	2200      	movs	r2, #0
 8004050:	4619      	mov	r1, r3
 8004052:	4806      	ldr	r0, [pc, #24]	@ (800406c <MX_TIM2_Init+0xdc>)
 8004054:	f004 fb1e 	bl	8008694 <HAL_TIM_IC_ConfigChannel>
 8004058:	4603      	mov	r3, r0
 800405a:	2b00      	cmp	r3, #0
 800405c:	d001      	beq.n	8004062 <MX_TIM2_Init+0xd2>
  {
    Error_Handler();
 800405e:	f000 f941 	bl	80042e4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8004062:	bf00      	nop
 8004064:	3728      	adds	r7, #40	@ 0x28
 8004066:	46bd      	mov	sp, r7
 8004068:	bd80      	pop	{r7, pc}
 800406a:	bf00      	nop
 800406c:	20000480 	.word	0x20000480

08004070 <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 8004070:	b580      	push	{r7, lr}
 8004072:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8004074:	4b11      	ldr	r3, [pc, #68]	@ (80040bc <MX_UART4_Init+0x4c>)
 8004076:	4a12      	ldr	r2, [pc, #72]	@ (80040c0 <MX_UART4_Init+0x50>)
 8004078:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 800407a:	4b10      	ldr	r3, [pc, #64]	@ (80040bc <MX_UART4_Init+0x4c>)
 800407c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8004080:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8004082:	4b0e      	ldr	r3, [pc, #56]	@ (80040bc <MX_UART4_Init+0x4c>)
 8004084:	2200      	movs	r2, #0
 8004086:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8004088:	4b0c      	ldr	r3, [pc, #48]	@ (80040bc <MX_UART4_Init+0x4c>)
 800408a:	2200      	movs	r2, #0
 800408c:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 800408e:	4b0b      	ldr	r3, [pc, #44]	@ (80040bc <MX_UART4_Init+0x4c>)
 8004090:	2200      	movs	r2, #0
 8004092:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8004094:	4b09      	ldr	r3, [pc, #36]	@ (80040bc <MX_UART4_Init+0x4c>)
 8004096:	220c      	movs	r2, #12
 8004098:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800409a:	4b08      	ldr	r3, [pc, #32]	@ (80040bc <MX_UART4_Init+0x4c>)
 800409c:	2200      	movs	r2, #0
 800409e:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 80040a0:	4b06      	ldr	r3, [pc, #24]	@ (80040bc <MX_UART4_Init+0x4c>)
 80040a2:	2200      	movs	r2, #0
 80040a4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart4) != HAL_OK)
 80040a6:	4805      	ldr	r0, [pc, #20]	@ (80040bc <MX_UART4_Init+0x4c>)
 80040a8:	f005 f862 	bl	8009170 <HAL_UART_Init>
 80040ac:	4603      	mov	r3, r0
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d001      	beq.n	80040b6 <MX_UART4_Init+0x46>
  {
    Error_Handler();
 80040b2:	f000 f917 	bl	80042e4 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 80040b6:	bf00      	nop
 80040b8:	bd80      	pop	{r7, pc}
 80040ba:	bf00      	nop
 80040bc:	20000528 	.word	0x20000528
 80040c0:	40004c00 	.word	0x40004c00

080040c4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80040c4:	b580      	push	{r7, lr}
 80040c6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80040c8:	4b11      	ldr	r3, [pc, #68]	@ (8004110 <MX_USART2_UART_Init+0x4c>)
 80040ca:	4a12      	ldr	r2, [pc, #72]	@ (8004114 <MX_USART2_UART_Init+0x50>)
 80040cc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80040ce:	4b10      	ldr	r3, [pc, #64]	@ (8004110 <MX_USART2_UART_Init+0x4c>)
 80040d0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80040d4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80040d6:	4b0e      	ldr	r3, [pc, #56]	@ (8004110 <MX_USART2_UART_Init+0x4c>)
 80040d8:	2200      	movs	r2, #0
 80040da:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80040dc:	4b0c      	ldr	r3, [pc, #48]	@ (8004110 <MX_USART2_UART_Init+0x4c>)
 80040de:	2200      	movs	r2, #0
 80040e0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80040e2:	4b0b      	ldr	r3, [pc, #44]	@ (8004110 <MX_USART2_UART_Init+0x4c>)
 80040e4:	2200      	movs	r2, #0
 80040e6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80040e8:	4b09      	ldr	r3, [pc, #36]	@ (8004110 <MX_USART2_UART_Init+0x4c>)
 80040ea:	220c      	movs	r2, #12
 80040ec:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80040ee:	4b08      	ldr	r3, [pc, #32]	@ (8004110 <MX_USART2_UART_Init+0x4c>)
 80040f0:	2200      	movs	r2, #0
 80040f2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80040f4:	4b06      	ldr	r3, [pc, #24]	@ (8004110 <MX_USART2_UART_Init+0x4c>)
 80040f6:	2200      	movs	r2, #0
 80040f8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80040fa:	4805      	ldr	r0, [pc, #20]	@ (8004110 <MX_USART2_UART_Init+0x4c>)
 80040fc:	f005 f838 	bl	8009170 <HAL_UART_Init>
 8004100:	4603      	mov	r3, r0
 8004102:	2b00      	cmp	r3, #0
 8004104:	d001      	beq.n	800410a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8004106:	f000 f8ed 	bl	80042e4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800410a:	bf00      	nop
 800410c:	bd80      	pop	{r7, pc}
 800410e:	bf00      	nop
 8004110:	20000570 	.word	0x20000570
 8004114:	40004400 	.word	0x40004400

08004118 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8004118:	b580      	push	{r7, lr}
 800411a:	b082      	sub	sp, #8
 800411c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800411e:	2300      	movs	r3, #0
 8004120:	607b      	str	r3, [r7, #4]
 8004122:	4b17      	ldr	r3, [pc, #92]	@ (8004180 <MX_DMA_Init+0x68>)
 8004124:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004126:	4a16      	ldr	r2, [pc, #88]	@ (8004180 <MX_DMA_Init+0x68>)
 8004128:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800412c:	6313      	str	r3, [r2, #48]	@ 0x30
 800412e:	4b14      	ldr	r3, [pc, #80]	@ (8004180 <MX_DMA_Init+0x68>)
 8004130:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004132:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004136:	607b      	str	r3, [r7, #4]
 8004138:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 800413a:	2300      	movs	r3, #0
 800413c:	603b      	str	r3, [r7, #0]
 800413e:	4b10      	ldr	r3, [pc, #64]	@ (8004180 <MX_DMA_Init+0x68>)
 8004140:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004142:	4a0f      	ldr	r2, [pc, #60]	@ (8004180 <MX_DMA_Init+0x68>)
 8004144:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8004148:	6313      	str	r3, [r2, #48]	@ 0x30
 800414a:	4b0d      	ldr	r3, [pc, #52]	@ (8004180 <MX_DMA_Init+0x68>)
 800414c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800414e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004152:	603b      	str	r3, [r7, #0]
 8004154:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8004156:	2200      	movs	r2, #0
 8004158:	2100      	movs	r1, #0
 800415a:	2010      	movs	r0, #16
 800415c:	f001 f839 	bl	80051d2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8004160:	2010      	movs	r0, #16
 8004162:	f001 f852 	bl	800520a <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8004166:	2200      	movs	r2, #0
 8004168:	2100      	movs	r1, #0
 800416a:	2038      	movs	r0, #56	@ 0x38
 800416c:	f001 f831 	bl	80051d2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8004170:	2038      	movs	r0, #56	@ 0x38
 8004172:	f001 f84a 	bl	800520a <HAL_NVIC_EnableIRQ>

}
 8004176:	bf00      	nop
 8004178:	3708      	adds	r7, #8
 800417a:	46bd      	mov	sp, r7
 800417c:	bd80      	pop	{r7, pc}
 800417e:	bf00      	nop
 8004180:	40023800 	.word	0x40023800

08004184 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8004184:	b580      	push	{r7, lr}
 8004186:	b08a      	sub	sp, #40	@ 0x28
 8004188:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800418a:	f107 0314 	add.w	r3, r7, #20
 800418e:	2200      	movs	r2, #0
 8004190:	601a      	str	r2, [r3, #0]
 8004192:	605a      	str	r2, [r3, #4]
 8004194:	609a      	str	r2, [r3, #8]
 8004196:	60da      	str	r2, [r3, #12]
 8004198:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800419a:	2300      	movs	r3, #0
 800419c:	613b      	str	r3, [r7, #16]
 800419e:	4b2d      	ldr	r3, [pc, #180]	@ (8004254 <MX_GPIO_Init+0xd0>)
 80041a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80041a2:	4a2c      	ldr	r2, [pc, #176]	@ (8004254 <MX_GPIO_Init+0xd0>)
 80041a4:	f043 0304 	orr.w	r3, r3, #4
 80041a8:	6313      	str	r3, [r2, #48]	@ 0x30
 80041aa:	4b2a      	ldr	r3, [pc, #168]	@ (8004254 <MX_GPIO_Init+0xd0>)
 80041ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80041ae:	f003 0304 	and.w	r3, r3, #4
 80041b2:	613b      	str	r3, [r7, #16]
 80041b4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80041b6:	2300      	movs	r3, #0
 80041b8:	60fb      	str	r3, [r7, #12]
 80041ba:	4b26      	ldr	r3, [pc, #152]	@ (8004254 <MX_GPIO_Init+0xd0>)
 80041bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80041be:	4a25      	ldr	r2, [pc, #148]	@ (8004254 <MX_GPIO_Init+0xd0>)
 80041c0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80041c4:	6313      	str	r3, [r2, #48]	@ 0x30
 80041c6:	4b23      	ldr	r3, [pc, #140]	@ (8004254 <MX_GPIO_Init+0xd0>)
 80041c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80041ca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80041ce:	60fb      	str	r3, [r7, #12]
 80041d0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80041d2:	2300      	movs	r3, #0
 80041d4:	60bb      	str	r3, [r7, #8]
 80041d6:	4b1f      	ldr	r3, [pc, #124]	@ (8004254 <MX_GPIO_Init+0xd0>)
 80041d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80041da:	4a1e      	ldr	r2, [pc, #120]	@ (8004254 <MX_GPIO_Init+0xd0>)
 80041dc:	f043 0301 	orr.w	r3, r3, #1
 80041e0:	6313      	str	r3, [r2, #48]	@ 0x30
 80041e2:	4b1c      	ldr	r3, [pc, #112]	@ (8004254 <MX_GPIO_Init+0xd0>)
 80041e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80041e6:	f003 0301 	and.w	r3, r3, #1
 80041ea:	60bb      	str	r3, [r7, #8]
 80041ec:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80041ee:	2300      	movs	r3, #0
 80041f0:	607b      	str	r3, [r7, #4]
 80041f2:	4b18      	ldr	r3, [pc, #96]	@ (8004254 <MX_GPIO_Init+0xd0>)
 80041f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80041f6:	4a17      	ldr	r2, [pc, #92]	@ (8004254 <MX_GPIO_Init+0xd0>)
 80041f8:	f043 0302 	orr.w	r3, r3, #2
 80041fc:	6313      	str	r3, [r2, #48]	@ 0x30
 80041fe:	4b15      	ldr	r3, [pc, #84]	@ (8004254 <MX_GPIO_Init+0xd0>)
 8004200:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004202:	f003 0302 	and.w	r3, r3, #2
 8004206:	607b      	str	r3, [r7, #4]
 8004208:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800420a:	2200      	movs	r2, #0
 800420c:	2120      	movs	r1, #32
 800420e:	4812      	ldr	r0, [pc, #72]	@ (8004258 <MX_GPIO_Init+0xd4>)
 8004210:	f001 fd1a 	bl	8005c48 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8004214:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8004218:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800421a:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 800421e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004220:	2300      	movs	r3, #0
 8004222:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8004224:	f107 0314 	add.w	r3, r7, #20
 8004228:	4619      	mov	r1, r3
 800422a:	480c      	ldr	r0, [pc, #48]	@ (800425c <MX_GPIO_Init+0xd8>)
 800422c:	f001 fb78 	bl	8005920 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8004230:	2320      	movs	r3, #32
 8004232:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004234:	2301      	movs	r3, #1
 8004236:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004238:	2300      	movs	r3, #0
 800423a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800423c:	2300      	movs	r3, #0
 800423e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8004240:	f107 0314 	add.w	r3, r7, #20
 8004244:	4619      	mov	r1, r3
 8004246:	4804      	ldr	r0, [pc, #16]	@ (8004258 <MX_GPIO_Init+0xd4>)
 8004248:	f001 fb6a 	bl	8005920 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800424c:	bf00      	nop
 800424e:	3728      	adds	r7, #40	@ 0x28
 8004250:	46bd      	mov	sp, r7
 8004252:	bd80      	pop	{r7, pc}
 8004254:	40023800 	.word	0x40023800
 8004258:	40020000 	.word	0x40020000
 800425c:	40020800 	.word	0x40020800

08004260 <__io_putchar>:

/* USER CODE BEGIN 4 */
int __io_putchar(int ch)
{
 8004260:	b580      	push	{r7, lr}
 8004262:	b082      	sub	sp, #8
 8004264:	af00      	add	r7, sp, #0
 8004266:	6078      	str	r0, [r7, #4]
	ITM_SendChar(ch);
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	4618      	mov	r0, r3
 800426c:	f7ff fc9c 	bl	8003ba8 <ITM_SendChar>
	return 0;
 8004270:	2300      	movs	r3, #0
}
 8004272:	4618      	mov	r0, r3
 8004274:	3708      	adds	r7, #8
 8004276:	46bd      	mov	sp, r7
 8004278:	bd80      	pop	{r7, pc}
	...

0800427c <check_buffer>:
		nmea[i]=rx_buff[0];
		i++;
		HAL_UART_Receive_IT(&huart4, rx_buff, 1);
	}
}
void check_buffer(){
 800427c:	b580      	push	{r7, lr}
 800427e:	af00      	add	r7, sp, #0
	if(nmea[0]!=36){
 8004280:	4b0f      	ldr	r3, [pc, #60]	@ (80042c0 <check_buffer+0x44>)
 8004282:	781b      	ldrb	r3, [r3, #0]
 8004284:	2b24      	cmp	r3, #36	@ 0x24
 8004286:	d002      	beq.n	800428e <check_buffer+0x12>
		i=0;
 8004288:	4b0e      	ldr	r3, [pc, #56]	@ (80042c4 <check_buffer+0x48>)
 800428a:	2200      	movs	r2, #0
 800428c:	701a      	strb	r2, [r3, #0]
	}
	if(nmea[i-1]==10){
 800428e:	4b0d      	ldr	r3, [pc, #52]	@ (80042c4 <check_buffer+0x48>)
 8004290:	781b      	ldrb	r3, [r3, #0]
 8004292:	3b01      	subs	r3, #1
 8004294:	4a0a      	ldr	r2, [pc, #40]	@ (80042c0 <check_buffer+0x44>)
 8004296:	5cd3      	ldrb	r3, [r2, r3]
 8004298:	2b0a      	cmp	r3, #10
 800429a:	d10e      	bne.n	80042ba <check_buffer+0x3e>

		i=0;
 800429c:	4b09      	ldr	r3, [pc, #36]	@ (80042c4 <check_buffer+0x48>)
 800429e:	2200      	movs	r2, #0
 80042a0:	701a      	strb	r2, [r3, #0]
		if (nmea[0]!='$'){
 80042a2:	4b07      	ldr	r3, [pc, #28]	@ (80042c0 <check_buffer+0x44>)
 80042a4:	781b      	ldrb	r3, [r3, #0]
 80042a6:	2b24      	cmp	r3, #36	@ 0x24
 80042a8:	d002      	beq.n	80042b0 <check_buffer+0x34>
			printf("error");
 80042aa:	4807      	ldr	r0, [pc, #28]	@ (80042c8 <check_buffer+0x4c>)
 80042ac:	f005 ff9c 	bl	800a1e8 <iprintf>
		}
		printf(nmea);
 80042b0:	4803      	ldr	r0, [pc, #12]	@ (80042c0 <check_buffer+0x44>)
 80042b2:	f005 ff99 	bl	800a1e8 <iprintf>
		clear_buff();
 80042b6:	f000 f809 	bl	80042cc <clear_buff>
	}
}
 80042ba:	bf00      	nop
 80042bc:	bd80      	pop	{r7, pc}
 80042be:	bf00      	nop
 80042c0:	200005bc 	.word	0x200005bc
 80042c4:	20000613 	.word	0x20000613
 80042c8:	0800c37c 	.word	0x0800c37c

080042cc <clear_buff>:
void clear_buff(){
 80042cc:	b580      	push	{r7, lr}
 80042ce:	af00      	add	r7, sp, #0
//	for(int x=86; x>-1;--x){
//		nmea[x]= '';
//
//	}
	//actually only need this one line
	memset(&nmea,0,87);
 80042d0:	2257      	movs	r2, #87	@ 0x57
 80042d2:	2100      	movs	r1, #0
 80042d4:	4802      	ldr	r0, [pc, #8]	@ (80042e0 <clear_buff+0x14>)
 80042d6:	f005 ffdc 	bl	800a292 <memset>
}
 80042da:	bf00      	nop
 80042dc:	bd80      	pop	{r7, pc}
 80042de:	bf00      	nop
 80042e0:	200005bc 	.word	0x200005bc

080042e4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80042e4:	b480      	push	{r7}
 80042e6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80042e8:	b672      	cpsid	i
}
 80042ea:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80042ec:	bf00      	nop
 80042ee:	e7fd      	b.n	80042ec <Error_Handler+0x8>

080042f0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80042f0:	b580      	push	{r7, lr}
 80042f2:	b082      	sub	sp, #8
 80042f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80042f6:	2300      	movs	r3, #0
 80042f8:	607b      	str	r3, [r7, #4]
 80042fa:	4b10      	ldr	r3, [pc, #64]	@ (800433c <HAL_MspInit+0x4c>)
 80042fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80042fe:	4a0f      	ldr	r2, [pc, #60]	@ (800433c <HAL_MspInit+0x4c>)
 8004300:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004304:	6453      	str	r3, [r2, #68]	@ 0x44
 8004306:	4b0d      	ldr	r3, [pc, #52]	@ (800433c <HAL_MspInit+0x4c>)
 8004308:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800430a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800430e:	607b      	str	r3, [r7, #4]
 8004310:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8004312:	2300      	movs	r3, #0
 8004314:	603b      	str	r3, [r7, #0]
 8004316:	4b09      	ldr	r3, [pc, #36]	@ (800433c <HAL_MspInit+0x4c>)
 8004318:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800431a:	4a08      	ldr	r2, [pc, #32]	@ (800433c <HAL_MspInit+0x4c>)
 800431c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004320:	6413      	str	r3, [r2, #64]	@ 0x40
 8004322:	4b06      	ldr	r3, [pc, #24]	@ (800433c <HAL_MspInit+0x4c>)
 8004324:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004326:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800432a:	603b      	str	r3, [r7, #0]
 800432c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800432e:	2007      	movs	r0, #7
 8004330:	f000 ff44 	bl	80051bc <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004334:	bf00      	nop
 8004336:	3708      	adds	r7, #8
 8004338:	46bd      	mov	sp, r7
 800433a:	bd80      	pop	{r7, pc}
 800433c:	40023800 	.word	0x40023800

08004340 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8004340:	b580      	push	{r7, lr}
 8004342:	b08a      	sub	sp, #40	@ 0x28
 8004344:	af00      	add	r7, sp, #0
 8004346:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004348:	f107 0314 	add.w	r3, r7, #20
 800434c:	2200      	movs	r2, #0
 800434e:	601a      	str	r2, [r3, #0]
 8004350:	605a      	str	r2, [r3, #4]
 8004352:	609a      	str	r2, [r3, #8]
 8004354:	60da      	str	r2, [r3, #12]
 8004356:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	4a2f      	ldr	r2, [pc, #188]	@ (800441c <HAL_ADC_MspInit+0xdc>)
 800435e:	4293      	cmp	r3, r2
 8004360:	d157      	bne.n	8004412 <HAL_ADC_MspInit+0xd2>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8004362:	2300      	movs	r3, #0
 8004364:	613b      	str	r3, [r7, #16]
 8004366:	4b2e      	ldr	r3, [pc, #184]	@ (8004420 <HAL_ADC_MspInit+0xe0>)
 8004368:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800436a:	4a2d      	ldr	r2, [pc, #180]	@ (8004420 <HAL_ADC_MspInit+0xe0>)
 800436c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004370:	6453      	str	r3, [r2, #68]	@ 0x44
 8004372:	4b2b      	ldr	r3, [pc, #172]	@ (8004420 <HAL_ADC_MspInit+0xe0>)
 8004374:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004376:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800437a:	613b      	str	r3, [r7, #16]
 800437c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800437e:	2300      	movs	r3, #0
 8004380:	60fb      	str	r3, [r7, #12]
 8004382:	4b27      	ldr	r3, [pc, #156]	@ (8004420 <HAL_ADC_MspInit+0xe0>)
 8004384:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004386:	4a26      	ldr	r2, [pc, #152]	@ (8004420 <HAL_ADC_MspInit+0xe0>)
 8004388:	f043 0301 	orr.w	r3, r3, #1
 800438c:	6313      	str	r3, [r2, #48]	@ 0x30
 800438e:	4b24      	ldr	r3, [pc, #144]	@ (8004420 <HAL_ADC_MspInit+0xe0>)
 8004390:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004392:	f003 0301 	and.w	r3, r3, #1
 8004396:	60fb      	str	r3, [r7, #12]
 8004398:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = Hall_sensor_Pin;
 800439a:	2301      	movs	r3, #1
 800439c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800439e:	2303      	movs	r3, #3
 80043a0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80043a2:	2300      	movs	r3, #0
 80043a4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(Hall_sensor_GPIO_Port, &GPIO_InitStruct);
 80043a6:	f107 0314 	add.w	r3, r7, #20
 80043aa:	4619      	mov	r1, r3
 80043ac:	481d      	ldr	r0, [pc, #116]	@ (8004424 <HAL_ADC_MspInit+0xe4>)
 80043ae:	f001 fab7 	bl	8005920 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 80043b2:	4b1d      	ldr	r3, [pc, #116]	@ (8004428 <HAL_ADC_MspInit+0xe8>)
 80043b4:	4a1d      	ldr	r2, [pc, #116]	@ (800442c <HAL_ADC_MspInit+0xec>)
 80043b6:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 80043b8:	4b1b      	ldr	r3, [pc, #108]	@ (8004428 <HAL_ADC_MspInit+0xe8>)
 80043ba:	2200      	movs	r2, #0
 80043bc:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80043be:	4b1a      	ldr	r3, [pc, #104]	@ (8004428 <HAL_ADC_MspInit+0xe8>)
 80043c0:	2200      	movs	r2, #0
 80043c2:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80043c4:	4b18      	ldr	r3, [pc, #96]	@ (8004428 <HAL_ADC_MspInit+0xe8>)
 80043c6:	2200      	movs	r2, #0
 80043c8:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80043ca:	4b17      	ldr	r3, [pc, #92]	@ (8004428 <HAL_ADC_MspInit+0xe8>)
 80043cc:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80043d0:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80043d2:	4b15      	ldr	r3, [pc, #84]	@ (8004428 <HAL_ADC_MspInit+0xe8>)
 80043d4:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80043d8:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80043da:	4b13      	ldr	r3, [pc, #76]	@ (8004428 <HAL_ADC_MspInit+0xe8>)
 80043dc:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80043e0:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80043e2:	4b11      	ldr	r3, [pc, #68]	@ (8004428 <HAL_ADC_MspInit+0xe8>)
 80043e4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80043e8:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80043ea:	4b0f      	ldr	r3, [pc, #60]	@ (8004428 <HAL_ADC_MspInit+0xe8>)
 80043ec:	2200      	movs	r2, #0
 80043ee:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80043f0:	4b0d      	ldr	r3, [pc, #52]	@ (8004428 <HAL_ADC_MspInit+0xe8>)
 80043f2:	2200      	movs	r2, #0
 80043f4:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80043f6:	480c      	ldr	r0, [pc, #48]	@ (8004428 <HAL_ADC_MspInit+0xe8>)
 80043f8:	f000 ff22 	bl	8005240 <HAL_DMA_Init>
 80043fc:	4603      	mov	r3, r0
 80043fe:	2b00      	cmp	r3, #0
 8004400:	d001      	beq.n	8004406 <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 8004402:	f7ff ff6f 	bl	80042e4 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	4a07      	ldr	r2, [pc, #28]	@ (8004428 <HAL_ADC_MspInit+0xe8>)
 800440a:	639a      	str	r2, [r3, #56]	@ 0x38
 800440c:	4a06      	ldr	r2, [pc, #24]	@ (8004428 <HAL_ADC_MspInit+0xe8>)
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8004412:	bf00      	nop
 8004414:	3728      	adds	r7, #40	@ 0x28
 8004416:	46bd      	mov	sp, r7
 8004418:	bd80      	pop	{r7, pc}
 800441a:	bf00      	nop
 800441c:	40012000 	.word	0x40012000
 8004420:	40023800 	.word	0x40023800
 8004424:	40020000 	.word	0x40020000
 8004428:	20000384 	.word	0x20000384
 800442c:	40026410 	.word	0x40026410

08004430 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8004430:	b580      	push	{r7, lr}
 8004432:	b08a      	sub	sp, #40	@ 0x28
 8004434:	af00      	add	r7, sp, #0
 8004436:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004438:	f107 0314 	add.w	r3, r7, #20
 800443c:	2200      	movs	r2, #0
 800443e:	601a      	str	r2, [r3, #0]
 8004440:	605a      	str	r2, [r3, #4]
 8004442:	609a      	str	r2, [r3, #8]
 8004444:	60da      	str	r2, [r3, #12]
 8004446:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	4a19      	ldr	r2, [pc, #100]	@ (80044b4 <HAL_I2C_MspInit+0x84>)
 800444e:	4293      	cmp	r3, r2
 8004450:	d12b      	bne.n	80044aa <HAL_I2C_MspInit+0x7a>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004452:	2300      	movs	r3, #0
 8004454:	613b      	str	r3, [r7, #16]
 8004456:	4b18      	ldr	r3, [pc, #96]	@ (80044b8 <HAL_I2C_MspInit+0x88>)
 8004458:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800445a:	4a17      	ldr	r2, [pc, #92]	@ (80044b8 <HAL_I2C_MspInit+0x88>)
 800445c:	f043 0302 	orr.w	r3, r3, #2
 8004460:	6313      	str	r3, [r2, #48]	@ 0x30
 8004462:	4b15      	ldr	r3, [pc, #84]	@ (80044b8 <HAL_I2C_MspInit+0x88>)
 8004464:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004466:	f003 0302 	and.w	r3, r3, #2
 800446a:	613b      	str	r3, [r7, #16]
 800446c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800446e:	23c0      	movs	r3, #192	@ 0xc0
 8004470:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004472:	2312      	movs	r3, #18
 8004474:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004476:	2300      	movs	r3, #0
 8004478:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800447a:	2303      	movs	r3, #3
 800447c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800447e:	2304      	movs	r3, #4
 8004480:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004482:	f107 0314 	add.w	r3, r7, #20
 8004486:	4619      	mov	r1, r3
 8004488:	480c      	ldr	r0, [pc, #48]	@ (80044bc <HAL_I2C_MspInit+0x8c>)
 800448a:	f001 fa49 	bl	8005920 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800448e:	2300      	movs	r3, #0
 8004490:	60fb      	str	r3, [r7, #12]
 8004492:	4b09      	ldr	r3, [pc, #36]	@ (80044b8 <HAL_I2C_MspInit+0x88>)
 8004494:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004496:	4a08      	ldr	r2, [pc, #32]	@ (80044b8 <HAL_I2C_MspInit+0x88>)
 8004498:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800449c:	6413      	str	r3, [r2, #64]	@ 0x40
 800449e:	4b06      	ldr	r3, [pc, #24]	@ (80044b8 <HAL_I2C_MspInit+0x88>)
 80044a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044a2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80044a6:	60fb      	str	r3, [r7, #12]
 80044a8:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 80044aa:	bf00      	nop
 80044ac:	3728      	adds	r7, #40	@ 0x28
 80044ae:	46bd      	mov	sp, r7
 80044b0:	bd80      	pop	{r7, pc}
 80044b2:	bf00      	nop
 80044b4:	40005400 	.word	0x40005400
 80044b8:	40023800 	.word	0x40023800
 80044bc:	40020400 	.word	0x40020400

080044c0 <HAL_TIM_Encoder_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_encoder: TIM_Encoder handle pointer
  * @retval None
  */
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 80044c0:	b580      	push	{r7, lr}
 80044c2:	b08a      	sub	sp, #40	@ 0x28
 80044c4:	af00      	add	r7, sp, #0
 80044c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80044c8:	f107 0314 	add.w	r3, r7, #20
 80044cc:	2200      	movs	r2, #0
 80044ce:	601a      	str	r2, [r3, #0]
 80044d0:	605a      	str	r2, [r3, #4]
 80044d2:	609a      	str	r2, [r3, #8]
 80044d4:	60da      	str	r2, [r3, #12]
 80044d6:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM1)
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	4a19      	ldr	r2, [pc, #100]	@ (8004544 <HAL_TIM_Encoder_MspInit+0x84>)
 80044de:	4293      	cmp	r3, r2
 80044e0:	d12c      	bne.n	800453c <HAL_TIM_Encoder_MspInit+0x7c>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80044e2:	2300      	movs	r3, #0
 80044e4:	613b      	str	r3, [r7, #16]
 80044e6:	4b18      	ldr	r3, [pc, #96]	@ (8004548 <HAL_TIM_Encoder_MspInit+0x88>)
 80044e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80044ea:	4a17      	ldr	r2, [pc, #92]	@ (8004548 <HAL_TIM_Encoder_MspInit+0x88>)
 80044ec:	f043 0301 	orr.w	r3, r3, #1
 80044f0:	6453      	str	r3, [r2, #68]	@ 0x44
 80044f2:	4b15      	ldr	r3, [pc, #84]	@ (8004548 <HAL_TIM_Encoder_MspInit+0x88>)
 80044f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80044f6:	f003 0301 	and.w	r3, r3, #1
 80044fa:	613b      	str	r3, [r7, #16]
 80044fc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80044fe:	2300      	movs	r3, #0
 8004500:	60fb      	str	r3, [r7, #12]
 8004502:	4b11      	ldr	r3, [pc, #68]	@ (8004548 <HAL_TIM_Encoder_MspInit+0x88>)
 8004504:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004506:	4a10      	ldr	r2, [pc, #64]	@ (8004548 <HAL_TIM_Encoder_MspInit+0x88>)
 8004508:	f043 0301 	orr.w	r3, r3, #1
 800450c:	6313      	str	r3, [r2, #48]	@ 0x30
 800450e:	4b0e      	ldr	r3, [pc, #56]	@ (8004548 <HAL_TIM_Encoder_MspInit+0x88>)
 8004510:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004512:	f003 0301 	and.w	r3, r3, #1
 8004516:	60fb      	str	r3, [r7, #12]
 8004518:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800451a:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800451e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004520:	2302      	movs	r3, #2
 8004522:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004524:	2300      	movs	r3, #0
 8004526:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004528:	2300      	movs	r3, #0
 800452a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 800452c:	2301      	movs	r3, #1
 800452e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004530:	f107 0314 	add.w	r3, r7, #20
 8004534:	4619      	mov	r1, r3
 8004536:	4805      	ldr	r0, [pc, #20]	@ (800454c <HAL_TIM_Encoder_MspInit+0x8c>)
 8004538:	f001 f9f2 	bl	8005920 <HAL_GPIO_Init>

    /* USER CODE END TIM1_MspInit 1 */

  }

}
 800453c:	bf00      	nop
 800453e:	3728      	adds	r7, #40	@ 0x28
 8004540:	46bd      	mov	sp, r7
 8004542:	bd80      	pop	{r7, pc}
 8004544:	40010000 	.word	0x40010000
 8004548:	40023800 	.word	0x40023800
 800454c:	40020000 	.word	0x40020000

08004550 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8004550:	b580      	push	{r7, lr}
 8004552:	b08a      	sub	sp, #40	@ 0x28
 8004554:	af00      	add	r7, sp, #0
 8004556:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004558:	f107 0314 	add.w	r3, r7, #20
 800455c:	2200      	movs	r2, #0
 800455e:	601a      	str	r2, [r3, #0]
 8004560:	605a      	str	r2, [r3, #4]
 8004562:	609a      	str	r2, [r3, #8]
 8004564:	60da      	str	r2, [r3, #12]
 8004566:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM2)
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004570:	d15d      	bne.n	800462e <HAL_TIM_Base_MspInit+0xde>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8004572:	2300      	movs	r3, #0
 8004574:	613b      	str	r3, [r7, #16]
 8004576:	4b30      	ldr	r3, [pc, #192]	@ (8004638 <HAL_TIM_Base_MspInit+0xe8>)
 8004578:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800457a:	4a2f      	ldr	r2, [pc, #188]	@ (8004638 <HAL_TIM_Base_MspInit+0xe8>)
 800457c:	f043 0301 	orr.w	r3, r3, #1
 8004580:	6413      	str	r3, [r2, #64]	@ 0x40
 8004582:	4b2d      	ldr	r3, [pc, #180]	@ (8004638 <HAL_TIM_Base_MspInit+0xe8>)
 8004584:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004586:	f003 0301 	and.w	r3, r3, #1
 800458a:	613b      	str	r3, [r7, #16]
 800458c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800458e:	2300      	movs	r3, #0
 8004590:	60fb      	str	r3, [r7, #12]
 8004592:	4b29      	ldr	r3, [pc, #164]	@ (8004638 <HAL_TIM_Base_MspInit+0xe8>)
 8004594:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004596:	4a28      	ldr	r2, [pc, #160]	@ (8004638 <HAL_TIM_Base_MspInit+0xe8>)
 8004598:	f043 0301 	orr.w	r3, r3, #1
 800459c:	6313      	str	r3, [r2, #48]	@ 0x30
 800459e:	4b26      	ldr	r3, [pc, #152]	@ (8004638 <HAL_TIM_Base_MspInit+0xe8>)
 80045a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80045a2:	f003 0301 	and.w	r3, r3, #1
 80045a6:	60fb      	str	r3, [r7, #12]
 80045a8:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA15     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 80045aa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80045ae:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80045b0:	2302      	movs	r3, #2
 80045b2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80045b4:	2300      	movs	r3, #0
 80045b6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80045b8:	2300      	movs	r3, #0
 80045ba:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80045bc:	2301      	movs	r3, #1
 80045be:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80045c0:	f107 0314 	add.w	r3, r7, #20
 80045c4:	4619      	mov	r1, r3
 80045c6:	481d      	ldr	r0, [pc, #116]	@ (800463c <HAL_TIM_Base_MspInit+0xec>)
 80045c8:	f001 f9aa 	bl	8005920 <HAL_GPIO_Init>

    /* TIM2 DMA Init */
    /* TIM2_CH1 Init */
    hdma_tim2_ch1.Instance = DMA1_Stream5;
 80045cc:	4b1c      	ldr	r3, [pc, #112]	@ (8004640 <HAL_TIM_Base_MspInit+0xf0>)
 80045ce:	4a1d      	ldr	r2, [pc, #116]	@ (8004644 <HAL_TIM_Base_MspInit+0xf4>)
 80045d0:	601a      	str	r2, [r3, #0]
    hdma_tim2_ch1.Init.Channel = DMA_CHANNEL_3;
 80045d2:	4b1b      	ldr	r3, [pc, #108]	@ (8004640 <HAL_TIM_Base_MspInit+0xf0>)
 80045d4:	f04f 62c0 	mov.w	r2, #100663296	@ 0x6000000
 80045d8:	605a      	str	r2, [r3, #4]
    hdma_tim2_ch1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80045da:	4b19      	ldr	r3, [pc, #100]	@ (8004640 <HAL_TIM_Base_MspInit+0xf0>)
 80045dc:	2200      	movs	r2, #0
 80045de:	609a      	str	r2, [r3, #8]
    hdma_tim2_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 80045e0:	4b17      	ldr	r3, [pc, #92]	@ (8004640 <HAL_TIM_Base_MspInit+0xf0>)
 80045e2:	2200      	movs	r2, #0
 80045e4:	60da      	str	r2, [r3, #12]
    hdma_tim2_ch1.Init.MemInc = DMA_MINC_ENABLE;
 80045e6:	4b16      	ldr	r3, [pc, #88]	@ (8004640 <HAL_TIM_Base_MspInit+0xf0>)
 80045e8:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80045ec:	611a      	str	r2, [r3, #16]
    hdma_tim2_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80045ee:	4b14      	ldr	r3, [pc, #80]	@ (8004640 <HAL_TIM_Base_MspInit+0xf0>)
 80045f0:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80045f4:	615a      	str	r2, [r3, #20]
    hdma_tim2_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80045f6:	4b12      	ldr	r3, [pc, #72]	@ (8004640 <HAL_TIM_Base_MspInit+0xf0>)
 80045f8:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80045fc:	619a      	str	r2, [r3, #24]
    hdma_tim2_ch1.Init.Mode = DMA_CIRCULAR;
 80045fe:	4b10      	ldr	r3, [pc, #64]	@ (8004640 <HAL_TIM_Base_MspInit+0xf0>)
 8004600:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004604:	61da      	str	r2, [r3, #28]
    hdma_tim2_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8004606:	4b0e      	ldr	r3, [pc, #56]	@ (8004640 <HAL_TIM_Base_MspInit+0xf0>)
 8004608:	2200      	movs	r2, #0
 800460a:	621a      	str	r2, [r3, #32]
    hdma_tim2_ch1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800460c:	4b0c      	ldr	r3, [pc, #48]	@ (8004640 <HAL_TIM_Base_MspInit+0xf0>)
 800460e:	2200      	movs	r2, #0
 8004610:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_tim2_ch1) != HAL_OK)
 8004612:	480b      	ldr	r0, [pc, #44]	@ (8004640 <HAL_TIM_Base_MspInit+0xf0>)
 8004614:	f000 fe14 	bl	8005240 <HAL_DMA_Init>
 8004618:	4603      	mov	r3, r0
 800461a:	2b00      	cmp	r3, #0
 800461c:	d001      	beq.n	8004622 <HAL_TIM_Base_MspInit+0xd2>
    {
      Error_Handler();
 800461e:	f7ff fe61 	bl	80042e4 <Error_Handler>
    }

    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC1],hdma_tim2_ch1);
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	4a06      	ldr	r2, [pc, #24]	@ (8004640 <HAL_TIM_Base_MspInit+0xf0>)
 8004626:	625a      	str	r2, [r3, #36]	@ 0x24
 8004628:	4a05      	ldr	r2, [pc, #20]	@ (8004640 <HAL_TIM_Base_MspInit+0xf0>)
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 800462e:	bf00      	nop
 8004630:	3728      	adds	r7, #40	@ 0x28
 8004632:	46bd      	mov	sp, r7
 8004634:	bd80      	pop	{r7, pc}
 8004636:	bf00      	nop
 8004638:	40023800 	.word	0x40023800
 800463c:	40020000 	.word	0x40020000
 8004640:	200004c8 	.word	0x200004c8
 8004644:	40026088 	.word	0x40026088

08004648 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004648:	b580      	push	{r7, lr}
 800464a:	b08c      	sub	sp, #48	@ 0x30
 800464c:	af00      	add	r7, sp, #0
 800464e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004650:	f107 031c 	add.w	r3, r7, #28
 8004654:	2200      	movs	r2, #0
 8004656:	601a      	str	r2, [r3, #0]
 8004658:	605a      	str	r2, [r3, #4]
 800465a:	609a      	str	r2, [r3, #8]
 800465c:	60da      	str	r2, [r3, #12]
 800465e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART4)
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	4a41      	ldr	r2, [pc, #260]	@ (800476c <HAL_UART_MspInit+0x124>)
 8004666:	4293      	cmp	r3, r2
 8004668:	d14b      	bne.n	8004702 <HAL_UART_MspInit+0xba>
  {
    /* USER CODE BEGIN UART4_MspInit 0 */

    /* USER CODE END UART4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 800466a:	2300      	movs	r3, #0
 800466c:	61bb      	str	r3, [r7, #24]
 800466e:	4b40      	ldr	r3, [pc, #256]	@ (8004770 <HAL_UART_MspInit+0x128>)
 8004670:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004672:	4a3f      	ldr	r2, [pc, #252]	@ (8004770 <HAL_UART_MspInit+0x128>)
 8004674:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8004678:	6413      	str	r3, [r2, #64]	@ 0x40
 800467a:	4b3d      	ldr	r3, [pc, #244]	@ (8004770 <HAL_UART_MspInit+0x128>)
 800467c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800467e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004682:	61bb      	str	r3, [r7, #24]
 8004684:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004686:	2300      	movs	r3, #0
 8004688:	617b      	str	r3, [r7, #20]
 800468a:	4b39      	ldr	r3, [pc, #228]	@ (8004770 <HAL_UART_MspInit+0x128>)
 800468c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800468e:	4a38      	ldr	r2, [pc, #224]	@ (8004770 <HAL_UART_MspInit+0x128>)
 8004690:	f043 0301 	orr.w	r3, r3, #1
 8004694:	6313      	str	r3, [r2, #48]	@ 0x30
 8004696:	4b36      	ldr	r3, [pc, #216]	@ (8004770 <HAL_UART_MspInit+0x128>)
 8004698:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800469a:	f003 0301 	and.w	r3, r3, #1
 800469e:	617b      	str	r3, [r7, #20]
 80046a0:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80046a2:	2300      	movs	r3, #0
 80046a4:	613b      	str	r3, [r7, #16]
 80046a6:	4b32      	ldr	r3, [pc, #200]	@ (8004770 <HAL_UART_MspInit+0x128>)
 80046a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80046aa:	4a31      	ldr	r2, [pc, #196]	@ (8004770 <HAL_UART_MspInit+0x128>)
 80046ac:	f043 0304 	orr.w	r3, r3, #4
 80046b0:	6313      	str	r3, [r2, #48]	@ 0x30
 80046b2:	4b2f      	ldr	r3, [pc, #188]	@ (8004770 <HAL_UART_MspInit+0x128>)
 80046b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80046b6:	f003 0304 	and.w	r3, r3, #4
 80046ba:	613b      	str	r3, [r7, #16]
 80046bc:	693b      	ldr	r3, [r7, #16]
    /**UART4 GPIO Configuration
    PA1     ------> UART4_RX
    PC10     ------> UART4_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80046be:	2302      	movs	r3, #2
 80046c0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80046c2:	2302      	movs	r3, #2
 80046c4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80046c6:	2300      	movs	r3, #0
 80046c8:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80046ca:	2303      	movs	r3, #3
 80046cc:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 80046ce:	2308      	movs	r3, #8
 80046d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80046d2:	f107 031c 	add.w	r3, r7, #28
 80046d6:	4619      	mov	r1, r3
 80046d8:	4826      	ldr	r0, [pc, #152]	@ (8004774 <HAL_UART_MspInit+0x12c>)
 80046da:	f001 f921 	bl	8005920 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80046de:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80046e2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80046e4:	2302      	movs	r3, #2
 80046e6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80046e8:	2300      	movs	r3, #0
 80046ea:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80046ec:	2303      	movs	r3, #3
 80046ee:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 80046f0:	2308      	movs	r3, #8
 80046f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80046f4:	f107 031c 	add.w	r3, r7, #28
 80046f8:	4619      	mov	r1, r3
 80046fa:	481f      	ldr	r0, [pc, #124]	@ (8004778 <HAL_UART_MspInit+0x130>)
 80046fc:	f001 f910 	bl	8005920 <HAL_GPIO_Init>
    /* USER CODE BEGIN USART2_MspInit 1 */

    /* USER CODE END USART2_MspInit 1 */
  }

}
 8004700:	e030      	b.n	8004764 <HAL_UART_MspInit+0x11c>
  else if(huart->Instance==USART2)
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	4a1d      	ldr	r2, [pc, #116]	@ (800477c <HAL_UART_MspInit+0x134>)
 8004708:	4293      	cmp	r3, r2
 800470a:	d12b      	bne.n	8004764 <HAL_UART_MspInit+0x11c>
    __HAL_RCC_USART2_CLK_ENABLE();
 800470c:	2300      	movs	r3, #0
 800470e:	60fb      	str	r3, [r7, #12]
 8004710:	4b17      	ldr	r3, [pc, #92]	@ (8004770 <HAL_UART_MspInit+0x128>)
 8004712:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004714:	4a16      	ldr	r2, [pc, #88]	@ (8004770 <HAL_UART_MspInit+0x128>)
 8004716:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800471a:	6413      	str	r3, [r2, #64]	@ 0x40
 800471c:	4b14      	ldr	r3, [pc, #80]	@ (8004770 <HAL_UART_MspInit+0x128>)
 800471e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004720:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004724:	60fb      	str	r3, [r7, #12]
 8004726:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004728:	2300      	movs	r3, #0
 800472a:	60bb      	str	r3, [r7, #8]
 800472c:	4b10      	ldr	r3, [pc, #64]	@ (8004770 <HAL_UART_MspInit+0x128>)
 800472e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004730:	4a0f      	ldr	r2, [pc, #60]	@ (8004770 <HAL_UART_MspInit+0x128>)
 8004732:	f043 0301 	orr.w	r3, r3, #1
 8004736:	6313      	str	r3, [r2, #48]	@ 0x30
 8004738:	4b0d      	ldr	r3, [pc, #52]	@ (8004770 <HAL_UART_MspInit+0x128>)
 800473a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800473c:	f003 0301 	and.w	r3, r3, #1
 8004740:	60bb      	str	r3, [r7, #8]
 8004742:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8004744:	230c      	movs	r3, #12
 8004746:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004748:	2302      	movs	r3, #2
 800474a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800474c:	2300      	movs	r3, #0
 800474e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004750:	2303      	movs	r3, #3
 8004752:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8004754:	2307      	movs	r3, #7
 8004756:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004758:	f107 031c 	add.w	r3, r7, #28
 800475c:	4619      	mov	r1, r3
 800475e:	4805      	ldr	r0, [pc, #20]	@ (8004774 <HAL_UART_MspInit+0x12c>)
 8004760:	f001 f8de 	bl	8005920 <HAL_GPIO_Init>
}
 8004764:	bf00      	nop
 8004766:	3730      	adds	r7, #48	@ 0x30
 8004768:	46bd      	mov	sp, r7
 800476a:	bd80      	pop	{r7, pc}
 800476c:	40004c00 	.word	0x40004c00
 8004770:	40023800 	.word	0x40023800
 8004774:	40020000 	.word	0x40020000
 8004778:	40020800 	.word	0x40020800
 800477c:	40004400 	.word	0x40004400

08004780 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004780:	b480      	push	{r7}
 8004782:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8004784:	bf00      	nop
 8004786:	e7fd      	b.n	8004784 <NMI_Handler+0x4>

08004788 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004788:	b480      	push	{r7}
 800478a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800478c:	bf00      	nop
 800478e:	e7fd      	b.n	800478c <HardFault_Handler+0x4>

08004790 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004790:	b480      	push	{r7}
 8004792:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004794:	bf00      	nop
 8004796:	e7fd      	b.n	8004794 <MemManage_Handler+0x4>

08004798 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004798:	b480      	push	{r7}
 800479a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800479c:	bf00      	nop
 800479e:	e7fd      	b.n	800479c <BusFault_Handler+0x4>

080047a0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80047a0:	b480      	push	{r7}
 80047a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80047a4:	bf00      	nop
 80047a6:	e7fd      	b.n	80047a4 <UsageFault_Handler+0x4>

080047a8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80047a8:	b480      	push	{r7}
 80047aa:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80047ac:	bf00      	nop
 80047ae:	46bd      	mov	sp, r7
 80047b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047b4:	4770      	bx	lr

080047b6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80047b6:	b480      	push	{r7}
 80047b8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80047ba:	bf00      	nop
 80047bc:	46bd      	mov	sp, r7
 80047be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047c2:	4770      	bx	lr

080047c4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80047c4:	b480      	push	{r7}
 80047c6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80047c8:	bf00      	nop
 80047ca:	46bd      	mov	sp, r7
 80047cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047d0:	4770      	bx	lr

080047d2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80047d2:	b580      	push	{r7, lr}
 80047d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80047d6:	f000 f96b 	bl	8004ab0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80047da:	bf00      	nop
 80047dc:	bd80      	pop	{r7, pc}
	...

080047e0 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 80047e0:	b580      	push	{r7, lr}
 80047e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim2_ch1);
 80047e4:	4802      	ldr	r0, [pc, #8]	@ (80047f0 <DMA1_Stream5_IRQHandler+0x10>)
 80047e6:	f000 fe31 	bl	800544c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 80047ea:	bf00      	nop
 80047ec:	bd80      	pop	{r7, pc}
 80047ee:	bf00      	nop
 80047f0:	200004c8 	.word	0x200004c8

080047f4 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 80047f4:	b580      	push	{r7, lr}
 80047f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80047f8:	4802      	ldr	r0, [pc, #8]	@ (8004804 <DMA2_Stream0_IRQHandler+0x10>)
 80047fa:	f000 fe27 	bl	800544c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 80047fe:	bf00      	nop
 8004800:	bd80      	pop	{r7, pc}
 8004802:	bf00      	nop
 8004804:	20000384 	.word	0x20000384

08004808 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8004808:	b480      	push	{r7}
 800480a:	af00      	add	r7, sp, #0
  return 1;
 800480c:	2301      	movs	r3, #1
}
 800480e:	4618      	mov	r0, r3
 8004810:	46bd      	mov	sp, r7
 8004812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004816:	4770      	bx	lr

08004818 <_kill>:

int _kill(int pid, int sig)
{
 8004818:	b580      	push	{r7, lr}
 800481a:	b082      	sub	sp, #8
 800481c:	af00      	add	r7, sp, #0
 800481e:	6078      	str	r0, [r7, #4]
 8004820:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8004822:	f005 fd89 	bl	800a338 <__errno>
 8004826:	4603      	mov	r3, r0
 8004828:	2216      	movs	r2, #22
 800482a:	601a      	str	r2, [r3, #0]
  return -1;
 800482c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004830:	4618      	mov	r0, r3
 8004832:	3708      	adds	r7, #8
 8004834:	46bd      	mov	sp, r7
 8004836:	bd80      	pop	{r7, pc}

08004838 <_exit>:

void _exit (int status)
{
 8004838:	b580      	push	{r7, lr}
 800483a:	b082      	sub	sp, #8
 800483c:	af00      	add	r7, sp, #0
 800483e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8004840:	f04f 31ff 	mov.w	r1, #4294967295
 8004844:	6878      	ldr	r0, [r7, #4]
 8004846:	f7ff ffe7 	bl	8004818 <_kill>
  while (1) {}    /* Make sure we hang here */
 800484a:	bf00      	nop
 800484c:	e7fd      	b.n	800484a <_exit+0x12>

0800484e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800484e:	b580      	push	{r7, lr}
 8004850:	b086      	sub	sp, #24
 8004852:	af00      	add	r7, sp, #0
 8004854:	60f8      	str	r0, [r7, #12]
 8004856:	60b9      	str	r1, [r7, #8]
 8004858:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800485a:	2300      	movs	r3, #0
 800485c:	617b      	str	r3, [r7, #20]
 800485e:	e00a      	b.n	8004876 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8004860:	f3af 8000 	nop.w
 8004864:	4601      	mov	r1, r0
 8004866:	68bb      	ldr	r3, [r7, #8]
 8004868:	1c5a      	adds	r2, r3, #1
 800486a:	60ba      	str	r2, [r7, #8]
 800486c:	b2ca      	uxtb	r2, r1
 800486e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004870:	697b      	ldr	r3, [r7, #20]
 8004872:	3301      	adds	r3, #1
 8004874:	617b      	str	r3, [r7, #20]
 8004876:	697a      	ldr	r2, [r7, #20]
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	429a      	cmp	r2, r3
 800487c:	dbf0      	blt.n	8004860 <_read+0x12>
  }

  return len;
 800487e:	687b      	ldr	r3, [r7, #4]
}
 8004880:	4618      	mov	r0, r3
 8004882:	3718      	adds	r7, #24
 8004884:	46bd      	mov	sp, r7
 8004886:	bd80      	pop	{r7, pc}

08004888 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8004888:	b580      	push	{r7, lr}
 800488a:	b086      	sub	sp, #24
 800488c:	af00      	add	r7, sp, #0
 800488e:	60f8      	str	r0, [r7, #12]
 8004890:	60b9      	str	r1, [r7, #8]
 8004892:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004894:	2300      	movs	r3, #0
 8004896:	617b      	str	r3, [r7, #20]
 8004898:	e009      	b.n	80048ae <_write+0x26>
  {
    __io_putchar(*ptr++);
 800489a:	68bb      	ldr	r3, [r7, #8]
 800489c:	1c5a      	adds	r2, r3, #1
 800489e:	60ba      	str	r2, [r7, #8]
 80048a0:	781b      	ldrb	r3, [r3, #0]
 80048a2:	4618      	mov	r0, r3
 80048a4:	f7ff fcdc 	bl	8004260 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80048a8:	697b      	ldr	r3, [r7, #20]
 80048aa:	3301      	adds	r3, #1
 80048ac:	617b      	str	r3, [r7, #20]
 80048ae:	697a      	ldr	r2, [r7, #20]
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	429a      	cmp	r2, r3
 80048b4:	dbf1      	blt.n	800489a <_write+0x12>
  }
  return len;
 80048b6:	687b      	ldr	r3, [r7, #4]
}
 80048b8:	4618      	mov	r0, r3
 80048ba:	3718      	adds	r7, #24
 80048bc:	46bd      	mov	sp, r7
 80048be:	bd80      	pop	{r7, pc}

080048c0 <_close>:

int _close(int file)
{
 80048c0:	b480      	push	{r7}
 80048c2:	b083      	sub	sp, #12
 80048c4:	af00      	add	r7, sp, #0
 80048c6:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80048c8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80048cc:	4618      	mov	r0, r3
 80048ce:	370c      	adds	r7, #12
 80048d0:	46bd      	mov	sp, r7
 80048d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048d6:	4770      	bx	lr

080048d8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80048d8:	b480      	push	{r7}
 80048da:	b083      	sub	sp, #12
 80048dc:	af00      	add	r7, sp, #0
 80048de:	6078      	str	r0, [r7, #4]
 80048e0:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80048e2:	683b      	ldr	r3, [r7, #0]
 80048e4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80048e8:	605a      	str	r2, [r3, #4]
  return 0;
 80048ea:	2300      	movs	r3, #0
}
 80048ec:	4618      	mov	r0, r3
 80048ee:	370c      	adds	r7, #12
 80048f0:	46bd      	mov	sp, r7
 80048f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048f6:	4770      	bx	lr

080048f8 <_isatty>:

int _isatty(int file)
{
 80048f8:	b480      	push	{r7}
 80048fa:	b083      	sub	sp, #12
 80048fc:	af00      	add	r7, sp, #0
 80048fe:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8004900:	2301      	movs	r3, #1
}
 8004902:	4618      	mov	r0, r3
 8004904:	370c      	adds	r7, #12
 8004906:	46bd      	mov	sp, r7
 8004908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800490c:	4770      	bx	lr

0800490e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800490e:	b480      	push	{r7}
 8004910:	b085      	sub	sp, #20
 8004912:	af00      	add	r7, sp, #0
 8004914:	60f8      	str	r0, [r7, #12]
 8004916:	60b9      	str	r1, [r7, #8]
 8004918:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800491a:	2300      	movs	r3, #0
}
 800491c:	4618      	mov	r0, r3
 800491e:	3714      	adds	r7, #20
 8004920:	46bd      	mov	sp, r7
 8004922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004926:	4770      	bx	lr

08004928 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004928:	b580      	push	{r7, lr}
 800492a:	b086      	sub	sp, #24
 800492c:	af00      	add	r7, sp, #0
 800492e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004930:	4a14      	ldr	r2, [pc, #80]	@ (8004984 <_sbrk+0x5c>)
 8004932:	4b15      	ldr	r3, [pc, #84]	@ (8004988 <_sbrk+0x60>)
 8004934:	1ad3      	subs	r3, r2, r3
 8004936:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004938:	697b      	ldr	r3, [r7, #20]
 800493a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800493c:	4b13      	ldr	r3, [pc, #76]	@ (800498c <_sbrk+0x64>)
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	2b00      	cmp	r3, #0
 8004942:	d102      	bne.n	800494a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004944:	4b11      	ldr	r3, [pc, #68]	@ (800498c <_sbrk+0x64>)
 8004946:	4a12      	ldr	r2, [pc, #72]	@ (8004990 <_sbrk+0x68>)
 8004948:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800494a:	4b10      	ldr	r3, [pc, #64]	@ (800498c <_sbrk+0x64>)
 800494c:	681a      	ldr	r2, [r3, #0]
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	4413      	add	r3, r2
 8004952:	693a      	ldr	r2, [r7, #16]
 8004954:	429a      	cmp	r2, r3
 8004956:	d207      	bcs.n	8004968 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004958:	f005 fcee 	bl	800a338 <__errno>
 800495c:	4603      	mov	r3, r0
 800495e:	220c      	movs	r2, #12
 8004960:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8004962:	f04f 33ff 	mov.w	r3, #4294967295
 8004966:	e009      	b.n	800497c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004968:	4b08      	ldr	r3, [pc, #32]	@ (800498c <_sbrk+0x64>)
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800496e:	4b07      	ldr	r3, [pc, #28]	@ (800498c <_sbrk+0x64>)
 8004970:	681a      	ldr	r2, [r3, #0]
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	4413      	add	r3, r2
 8004976:	4a05      	ldr	r2, [pc, #20]	@ (800498c <_sbrk+0x64>)
 8004978:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800497a:	68fb      	ldr	r3, [r7, #12]
}
 800497c:	4618      	mov	r0, r3
 800497e:	3718      	adds	r7, #24
 8004980:	46bd      	mov	sp, r7
 8004982:	bd80      	pop	{r7, pc}
 8004984:	20020000 	.word	0x20020000
 8004988:	00000400 	.word	0x00000400
 800498c:	2000067c 	.word	0x2000067c
 8004990:	200007d0 	.word	0x200007d0

08004994 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8004994:	b480      	push	{r7}
 8004996:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004998:	4b06      	ldr	r3, [pc, #24]	@ (80049b4 <SystemInit+0x20>)
 800499a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800499e:	4a05      	ldr	r2, [pc, #20]	@ (80049b4 <SystemInit+0x20>)
 80049a0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80049a4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80049a8:	bf00      	nop
 80049aa:	46bd      	mov	sp, r7
 80049ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049b0:	4770      	bx	lr
 80049b2:	bf00      	nop
 80049b4:	e000ed00 	.word	0xe000ed00

080049b8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80049b8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80049f0 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80049bc:	f7ff ffea 	bl	8004994 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80049c0:	480c      	ldr	r0, [pc, #48]	@ (80049f4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80049c2:	490d      	ldr	r1, [pc, #52]	@ (80049f8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80049c4:	4a0d      	ldr	r2, [pc, #52]	@ (80049fc <LoopFillZerobss+0x1a>)
  movs r3, #0
 80049c6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80049c8:	e002      	b.n	80049d0 <LoopCopyDataInit>

080049ca <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80049ca:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80049cc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80049ce:	3304      	adds	r3, #4

080049d0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80049d0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80049d2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80049d4:	d3f9      	bcc.n	80049ca <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80049d6:	4a0a      	ldr	r2, [pc, #40]	@ (8004a00 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80049d8:	4c0a      	ldr	r4, [pc, #40]	@ (8004a04 <LoopFillZerobss+0x22>)
  movs r3, #0
 80049da:	2300      	movs	r3, #0
  b LoopFillZerobss
 80049dc:	e001      	b.n	80049e2 <LoopFillZerobss>

080049de <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80049de:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80049e0:	3204      	adds	r2, #4

080049e2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80049e2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80049e4:	d3fb      	bcc.n	80049de <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 80049e6:	f005 fcad 	bl	800a344 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80049ea:	f7ff f905 	bl	8003bf8 <main>
  bx  lr    
 80049ee:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80049f0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80049f4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80049f8:	20000320 	.word	0x20000320
  ldr r2, =_sidata
 80049fc:	0800c77c 	.word	0x0800c77c
  ldr r2, =_sbss
 8004a00:	20000320 	.word	0x20000320
  ldr r4, =_ebss
 8004a04:	200007d0 	.word	0x200007d0

08004a08 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004a08:	e7fe      	b.n	8004a08 <ADC_IRQHandler>
	...

08004a0c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004a0c:	b580      	push	{r7, lr}
 8004a0e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8004a10:	4b0e      	ldr	r3, [pc, #56]	@ (8004a4c <HAL_Init+0x40>)
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	4a0d      	ldr	r2, [pc, #52]	@ (8004a4c <HAL_Init+0x40>)
 8004a16:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004a1a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8004a1c:	4b0b      	ldr	r3, [pc, #44]	@ (8004a4c <HAL_Init+0x40>)
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	4a0a      	ldr	r2, [pc, #40]	@ (8004a4c <HAL_Init+0x40>)
 8004a22:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004a26:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004a28:	4b08      	ldr	r3, [pc, #32]	@ (8004a4c <HAL_Init+0x40>)
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	4a07      	ldr	r2, [pc, #28]	@ (8004a4c <HAL_Init+0x40>)
 8004a2e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004a32:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004a34:	2003      	movs	r0, #3
 8004a36:	f000 fbc1 	bl	80051bc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8004a3a:	2000      	movs	r0, #0
 8004a3c:	f000 f808 	bl	8004a50 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004a40:	f7ff fc56 	bl	80042f0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004a44:	2300      	movs	r3, #0
}
 8004a46:	4618      	mov	r0, r3
 8004a48:	bd80      	pop	{r7, pc}
 8004a4a:	bf00      	nop
 8004a4c:	40023c00 	.word	0x40023c00

08004a50 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004a50:	b580      	push	{r7, lr}
 8004a52:	b082      	sub	sp, #8
 8004a54:	af00      	add	r7, sp, #0
 8004a56:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8004a58:	4b12      	ldr	r3, [pc, #72]	@ (8004aa4 <HAL_InitTick+0x54>)
 8004a5a:	681a      	ldr	r2, [r3, #0]
 8004a5c:	4b12      	ldr	r3, [pc, #72]	@ (8004aa8 <HAL_InitTick+0x58>)
 8004a5e:	781b      	ldrb	r3, [r3, #0]
 8004a60:	4619      	mov	r1, r3
 8004a62:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8004a66:	fbb3 f3f1 	udiv	r3, r3, r1
 8004a6a:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a6e:	4618      	mov	r0, r3
 8004a70:	f000 fbd9 	bl	8005226 <HAL_SYSTICK_Config>
 8004a74:	4603      	mov	r3, r0
 8004a76:	2b00      	cmp	r3, #0
 8004a78:	d001      	beq.n	8004a7e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8004a7a:	2301      	movs	r3, #1
 8004a7c:	e00e      	b.n	8004a9c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	2b0f      	cmp	r3, #15
 8004a82:	d80a      	bhi.n	8004a9a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004a84:	2200      	movs	r2, #0
 8004a86:	6879      	ldr	r1, [r7, #4]
 8004a88:	f04f 30ff 	mov.w	r0, #4294967295
 8004a8c:	f000 fba1 	bl	80051d2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004a90:	4a06      	ldr	r2, [pc, #24]	@ (8004aac <HAL_InitTick+0x5c>)
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8004a96:	2300      	movs	r3, #0
 8004a98:	e000      	b.n	8004a9c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8004a9a:	2301      	movs	r3, #1
}
 8004a9c:	4618      	mov	r0, r3
 8004a9e:	3708      	adds	r7, #8
 8004aa0:	46bd      	mov	sp, r7
 8004aa2:	bd80      	pop	{r7, pc}
 8004aa4:	2000014c 	.word	0x2000014c
 8004aa8:	20000154 	.word	0x20000154
 8004aac:	20000150 	.word	0x20000150

08004ab0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004ab0:	b480      	push	{r7}
 8004ab2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004ab4:	4b06      	ldr	r3, [pc, #24]	@ (8004ad0 <HAL_IncTick+0x20>)
 8004ab6:	781b      	ldrb	r3, [r3, #0]
 8004ab8:	461a      	mov	r2, r3
 8004aba:	4b06      	ldr	r3, [pc, #24]	@ (8004ad4 <HAL_IncTick+0x24>)
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	4413      	add	r3, r2
 8004ac0:	4a04      	ldr	r2, [pc, #16]	@ (8004ad4 <HAL_IncTick+0x24>)
 8004ac2:	6013      	str	r3, [r2, #0]
}
 8004ac4:	bf00      	nop
 8004ac6:	46bd      	mov	sp, r7
 8004ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004acc:	4770      	bx	lr
 8004ace:	bf00      	nop
 8004ad0:	20000154 	.word	0x20000154
 8004ad4:	20000680 	.word	0x20000680

08004ad8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004ad8:	b480      	push	{r7}
 8004ada:	af00      	add	r7, sp, #0
  return uwTick;
 8004adc:	4b03      	ldr	r3, [pc, #12]	@ (8004aec <HAL_GetTick+0x14>)
 8004ade:	681b      	ldr	r3, [r3, #0]
}
 8004ae0:	4618      	mov	r0, r3
 8004ae2:	46bd      	mov	sp, r7
 8004ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ae8:	4770      	bx	lr
 8004aea:	bf00      	nop
 8004aec:	20000680 	.word	0x20000680

08004af0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004af0:	b580      	push	{r7, lr}
 8004af2:	b084      	sub	sp, #16
 8004af4:	af00      	add	r7, sp, #0
 8004af6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004af8:	f7ff ffee 	bl	8004ad8 <HAL_GetTick>
 8004afc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b08:	d005      	beq.n	8004b16 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8004b0a:	4b0a      	ldr	r3, [pc, #40]	@ (8004b34 <HAL_Delay+0x44>)
 8004b0c:	781b      	ldrb	r3, [r3, #0]
 8004b0e:	461a      	mov	r2, r3
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	4413      	add	r3, r2
 8004b14:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8004b16:	bf00      	nop
 8004b18:	f7ff ffde 	bl	8004ad8 <HAL_GetTick>
 8004b1c:	4602      	mov	r2, r0
 8004b1e:	68bb      	ldr	r3, [r7, #8]
 8004b20:	1ad3      	subs	r3, r2, r3
 8004b22:	68fa      	ldr	r2, [r7, #12]
 8004b24:	429a      	cmp	r2, r3
 8004b26:	d8f7      	bhi.n	8004b18 <HAL_Delay+0x28>
  {
  }
}
 8004b28:	bf00      	nop
 8004b2a:	bf00      	nop
 8004b2c:	3710      	adds	r7, #16
 8004b2e:	46bd      	mov	sp, r7
 8004b30:	bd80      	pop	{r7, pc}
 8004b32:	bf00      	nop
 8004b34:	20000154 	.word	0x20000154

08004b38 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8004b38:	b580      	push	{r7, lr}
 8004b3a:	b084      	sub	sp, #16
 8004b3c:	af00      	add	r7, sp, #0
 8004b3e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004b40:	2300      	movs	r3, #0
 8004b42:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	2b00      	cmp	r3, #0
 8004b48:	d101      	bne.n	8004b4e <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8004b4a:	2301      	movs	r3, #1
 8004b4c:	e033      	b.n	8004bb6 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b52:	2b00      	cmp	r3, #0
 8004b54:	d109      	bne.n	8004b6a <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8004b56:	6878      	ldr	r0, [r7, #4]
 8004b58:	f7ff fbf2 	bl	8004340 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	2200      	movs	r2, #0
 8004b60:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	2200      	movs	r2, #0
 8004b66:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b6e:	f003 0310 	and.w	r3, r3, #16
 8004b72:	2b00      	cmp	r3, #0
 8004b74:	d118      	bne.n	8004ba8 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b7a:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8004b7e:	f023 0302 	bic.w	r3, r3, #2
 8004b82:	f043 0202 	orr.w	r2, r3, #2
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8004b8a:	6878      	ldr	r0, [r7, #4]
 8004b8c:	f000 f94a 	bl	8004e24 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	2200      	movs	r2, #0
 8004b94:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b9a:	f023 0303 	bic.w	r3, r3, #3
 8004b9e:	f043 0201 	orr.w	r2, r3, #1
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	641a      	str	r2, [r3, #64]	@ 0x40
 8004ba6:	e001      	b.n	8004bac <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8004ba8:	2301      	movs	r3, #1
 8004baa:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	2200      	movs	r2, #0
 8004bb0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8004bb4:	7bfb      	ldrb	r3, [r7, #15]
}
 8004bb6:	4618      	mov	r0, r3
 8004bb8:	3710      	adds	r7, #16
 8004bba:	46bd      	mov	sp, r7
 8004bbc:	bd80      	pop	{r7, pc}
	...

08004bc0 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8004bc0:	b480      	push	{r7}
 8004bc2:	b085      	sub	sp, #20
 8004bc4:	af00      	add	r7, sp, #0
 8004bc6:	6078      	str	r0, [r7, #4]
 8004bc8:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8004bca:	2300      	movs	r3, #0
 8004bcc:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004bd4:	2b01      	cmp	r3, #1
 8004bd6:	d101      	bne.n	8004bdc <HAL_ADC_ConfigChannel+0x1c>
 8004bd8:	2302      	movs	r3, #2
 8004bda:	e113      	b.n	8004e04 <HAL_ADC_ConfigChannel+0x244>
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	2201      	movs	r2, #1
 8004be0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8004be4:	683b      	ldr	r3, [r7, #0]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	2b09      	cmp	r3, #9
 8004bea:	d925      	bls.n	8004c38 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	68d9      	ldr	r1, [r3, #12]
 8004bf2:	683b      	ldr	r3, [r7, #0]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	b29b      	uxth	r3, r3
 8004bf8:	461a      	mov	r2, r3
 8004bfa:	4613      	mov	r3, r2
 8004bfc:	005b      	lsls	r3, r3, #1
 8004bfe:	4413      	add	r3, r2
 8004c00:	3b1e      	subs	r3, #30
 8004c02:	2207      	movs	r2, #7
 8004c04:	fa02 f303 	lsl.w	r3, r2, r3
 8004c08:	43da      	mvns	r2, r3
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	400a      	ands	r2, r1
 8004c10:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	68d9      	ldr	r1, [r3, #12]
 8004c18:	683b      	ldr	r3, [r7, #0]
 8004c1a:	689a      	ldr	r2, [r3, #8]
 8004c1c:	683b      	ldr	r3, [r7, #0]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	b29b      	uxth	r3, r3
 8004c22:	4618      	mov	r0, r3
 8004c24:	4603      	mov	r3, r0
 8004c26:	005b      	lsls	r3, r3, #1
 8004c28:	4403      	add	r3, r0
 8004c2a:	3b1e      	subs	r3, #30
 8004c2c:	409a      	lsls	r2, r3
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	430a      	orrs	r2, r1
 8004c34:	60da      	str	r2, [r3, #12]
 8004c36:	e022      	b.n	8004c7e <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	6919      	ldr	r1, [r3, #16]
 8004c3e:	683b      	ldr	r3, [r7, #0]
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	b29b      	uxth	r3, r3
 8004c44:	461a      	mov	r2, r3
 8004c46:	4613      	mov	r3, r2
 8004c48:	005b      	lsls	r3, r3, #1
 8004c4a:	4413      	add	r3, r2
 8004c4c:	2207      	movs	r2, #7
 8004c4e:	fa02 f303 	lsl.w	r3, r2, r3
 8004c52:	43da      	mvns	r2, r3
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	400a      	ands	r2, r1
 8004c5a:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	6919      	ldr	r1, [r3, #16]
 8004c62:	683b      	ldr	r3, [r7, #0]
 8004c64:	689a      	ldr	r2, [r3, #8]
 8004c66:	683b      	ldr	r3, [r7, #0]
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	b29b      	uxth	r3, r3
 8004c6c:	4618      	mov	r0, r3
 8004c6e:	4603      	mov	r3, r0
 8004c70:	005b      	lsls	r3, r3, #1
 8004c72:	4403      	add	r3, r0
 8004c74:	409a      	lsls	r2, r3
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	430a      	orrs	r2, r1
 8004c7c:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8004c7e:	683b      	ldr	r3, [r7, #0]
 8004c80:	685b      	ldr	r3, [r3, #4]
 8004c82:	2b06      	cmp	r3, #6
 8004c84:	d824      	bhi.n	8004cd0 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8004c8c:	683b      	ldr	r3, [r7, #0]
 8004c8e:	685a      	ldr	r2, [r3, #4]
 8004c90:	4613      	mov	r3, r2
 8004c92:	009b      	lsls	r3, r3, #2
 8004c94:	4413      	add	r3, r2
 8004c96:	3b05      	subs	r3, #5
 8004c98:	221f      	movs	r2, #31
 8004c9a:	fa02 f303 	lsl.w	r3, r2, r3
 8004c9e:	43da      	mvns	r2, r3
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	400a      	ands	r2, r1
 8004ca6:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8004cae:	683b      	ldr	r3, [r7, #0]
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	b29b      	uxth	r3, r3
 8004cb4:	4618      	mov	r0, r3
 8004cb6:	683b      	ldr	r3, [r7, #0]
 8004cb8:	685a      	ldr	r2, [r3, #4]
 8004cba:	4613      	mov	r3, r2
 8004cbc:	009b      	lsls	r3, r3, #2
 8004cbe:	4413      	add	r3, r2
 8004cc0:	3b05      	subs	r3, #5
 8004cc2:	fa00 f203 	lsl.w	r2, r0, r3
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	430a      	orrs	r2, r1
 8004ccc:	635a      	str	r2, [r3, #52]	@ 0x34
 8004cce:	e04c      	b.n	8004d6a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8004cd0:	683b      	ldr	r3, [r7, #0]
 8004cd2:	685b      	ldr	r3, [r3, #4]
 8004cd4:	2b0c      	cmp	r3, #12
 8004cd6:	d824      	bhi.n	8004d22 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8004cde:	683b      	ldr	r3, [r7, #0]
 8004ce0:	685a      	ldr	r2, [r3, #4]
 8004ce2:	4613      	mov	r3, r2
 8004ce4:	009b      	lsls	r3, r3, #2
 8004ce6:	4413      	add	r3, r2
 8004ce8:	3b23      	subs	r3, #35	@ 0x23
 8004cea:	221f      	movs	r2, #31
 8004cec:	fa02 f303 	lsl.w	r3, r2, r3
 8004cf0:	43da      	mvns	r2, r3
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	400a      	ands	r2, r1
 8004cf8:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8004d00:	683b      	ldr	r3, [r7, #0]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	b29b      	uxth	r3, r3
 8004d06:	4618      	mov	r0, r3
 8004d08:	683b      	ldr	r3, [r7, #0]
 8004d0a:	685a      	ldr	r2, [r3, #4]
 8004d0c:	4613      	mov	r3, r2
 8004d0e:	009b      	lsls	r3, r3, #2
 8004d10:	4413      	add	r3, r2
 8004d12:	3b23      	subs	r3, #35	@ 0x23
 8004d14:	fa00 f203 	lsl.w	r2, r0, r3
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	430a      	orrs	r2, r1
 8004d1e:	631a      	str	r2, [r3, #48]	@ 0x30
 8004d20:	e023      	b.n	8004d6a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8004d28:	683b      	ldr	r3, [r7, #0]
 8004d2a:	685a      	ldr	r2, [r3, #4]
 8004d2c:	4613      	mov	r3, r2
 8004d2e:	009b      	lsls	r3, r3, #2
 8004d30:	4413      	add	r3, r2
 8004d32:	3b41      	subs	r3, #65	@ 0x41
 8004d34:	221f      	movs	r2, #31
 8004d36:	fa02 f303 	lsl.w	r3, r2, r3
 8004d3a:	43da      	mvns	r2, r3
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	400a      	ands	r2, r1
 8004d42:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8004d4a:	683b      	ldr	r3, [r7, #0]
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	b29b      	uxth	r3, r3
 8004d50:	4618      	mov	r0, r3
 8004d52:	683b      	ldr	r3, [r7, #0]
 8004d54:	685a      	ldr	r2, [r3, #4]
 8004d56:	4613      	mov	r3, r2
 8004d58:	009b      	lsls	r3, r3, #2
 8004d5a:	4413      	add	r3, r2
 8004d5c:	3b41      	subs	r3, #65	@ 0x41
 8004d5e:	fa00 f203 	lsl.w	r2, r0, r3
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	430a      	orrs	r2, r1
 8004d68:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004d6a:	4b29      	ldr	r3, [pc, #164]	@ (8004e10 <HAL_ADC_ConfigChannel+0x250>)
 8004d6c:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	4a28      	ldr	r2, [pc, #160]	@ (8004e14 <HAL_ADC_ConfigChannel+0x254>)
 8004d74:	4293      	cmp	r3, r2
 8004d76:	d10f      	bne.n	8004d98 <HAL_ADC_ConfigChannel+0x1d8>
 8004d78:	683b      	ldr	r3, [r7, #0]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	2b12      	cmp	r3, #18
 8004d7e:	d10b      	bne.n	8004d98 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	685b      	ldr	r3, [r3, #4]
 8004d84:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8004d8c:	68fb      	ldr	r3, [r7, #12]
 8004d8e:	685b      	ldr	r3, [r3, #4]
 8004d90:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8004d94:	68fb      	ldr	r3, [r7, #12]
 8004d96:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	4a1d      	ldr	r2, [pc, #116]	@ (8004e14 <HAL_ADC_ConfigChannel+0x254>)
 8004d9e:	4293      	cmp	r3, r2
 8004da0:	d12b      	bne.n	8004dfa <HAL_ADC_ConfigChannel+0x23a>
 8004da2:	683b      	ldr	r3, [r7, #0]
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	4a1c      	ldr	r2, [pc, #112]	@ (8004e18 <HAL_ADC_ConfigChannel+0x258>)
 8004da8:	4293      	cmp	r3, r2
 8004daa:	d003      	beq.n	8004db4 <HAL_ADC_ConfigChannel+0x1f4>
 8004dac:	683b      	ldr	r3, [r7, #0]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	2b11      	cmp	r3, #17
 8004db2:	d122      	bne.n	8004dfa <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	685b      	ldr	r3, [r3, #4]
 8004db8:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8004dbc:	68fb      	ldr	r3, [r7, #12]
 8004dbe:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	685b      	ldr	r3, [r3, #4]
 8004dc4:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8004dcc:	683b      	ldr	r3, [r7, #0]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	4a11      	ldr	r2, [pc, #68]	@ (8004e18 <HAL_ADC_ConfigChannel+0x258>)
 8004dd2:	4293      	cmp	r3, r2
 8004dd4:	d111      	bne.n	8004dfa <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8004dd6:	4b11      	ldr	r3, [pc, #68]	@ (8004e1c <HAL_ADC_ConfigChannel+0x25c>)
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	4a11      	ldr	r2, [pc, #68]	@ (8004e20 <HAL_ADC_ConfigChannel+0x260>)
 8004ddc:	fba2 2303 	umull	r2, r3, r2, r3
 8004de0:	0c9a      	lsrs	r2, r3, #18
 8004de2:	4613      	mov	r3, r2
 8004de4:	009b      	lsls	r3, r3, #2
 8004de6:	4413      	add	r3, r2
 8004de8:	005b      	lsls	r3, r3, #1
 8004dea:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8004dec:	e002      	b.n	8004df4 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8004dee:	68bb      	ldr	r3, [r7, #8]
 8004df0:	3b01      	subs	r3, #1
 8004df2:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8004df4:	68bb      	ldr	r3, [r7, #8]
 8004df6:	2b00      	cmp	r3, #0
 8004df8:	d1f9      	bne.n	8004dee <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	2200      	movs	r2, #0
 8004dfe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8004e02:	2300      	movs	r3, #0
}
 8004e04:	4618      	mov	r0, r3
 8004e06:	3714      	adds	r7, #20
 8004e08:	46bd      	mov	sp, r7
 8004e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e0e:	4770      	bx	lr
 8004e10:	40012300 	.word	0x40012300
 8004e14:	40012000 	.word	0x40012000
 8004e18:	10000012 	.word	0x10000012
 8004e1c:	2000014c 	.word	0x2000014c
 8004e20:	431bde83 	.word	0x431bde83

08004e24 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8004e24:	b480      	push	{r7}
 8004e26:	b085      	sub	sp, #20
 8004e28:	af00      	add	r7, sp, #0
 8004e2a:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004e2c:	4b79      	ldr	r3, [pc, #484]	@ (8005014 <ADC_Init+0x1f0>)
 8004e2e:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8004e30:	68fb      	ldr	r3, [r7, #12]
 8004e32:	685b      	ldr	r3, [r3, #4]
 8004e34:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	685a      	ldr	r2, [r3, #4]
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	685b      	ldr	r3, [r3, #4]
 8004e44:	431a      	orrs	r2, r3
 8004e46:	68fb      	ldr	r3, [r7, #12]
 8004e48:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	685a      	ldr	r2, [r3, #4]
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004e58:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	6859      	ldr	r1, [r3, #4]
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	691b      	ldr	r3, [r3, #16]
 8004e64:	021a      	lsls	r2, r3, #8
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	430a      	orrs	r2, r1
 8004e6c:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	685a      	ldr	r2, [r3, #4]
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8004e7c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	6859      	ldr	r1, [r3, #4]
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	689a      	ldr	r2, [r3, #8]
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	430a      	orrs	r2, r1
 8004e8e:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	689a      	ldr	r2, [r3, #8]
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004e9e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	6899      	ldr	r1, [r3, #8]
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	68da      	ldr	r2, [r3, #12]
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	430a      	orrs	r2, r1
 8004eb0:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004eb6:	4a58      	ldr	r2, [pc, #352]	@ (8005018 <ADC_Init+0x1f4>)
 8004eb8:	4293      	cmp	r3, r2
 8004eba:	d022      	beq.n	8004f02 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	689a      	ldr	r2, [r3, #8]
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8004eca:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	6899      	ldr	r1, [r3, #8]
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	430a      	orrs	r2, r1
 8004edc:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	689a      	ldr	r2, [r3, #8]
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8004eec:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	6899      	ldr	r1, [r3, #8]
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	430a      	orrs	r2, r1
 8004efe:	609a      	str	r2, [r3, #8]
 8004f00:	e00f      	b.n	8004f22 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	689a      	ldr	r2, [r3, #8]
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8004f10:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	689a      	ldr	r2, [r3, #8]
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8004f20:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	689a      	ldr	r2, [r3, #8]
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	f022 0202 	bic.w	r2, r2, #2
 8004f30:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	6899      	ldr	r1, [r3, #8]
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	7e1b      	ldrb	r3, [r3, #24]
 8004f3c:	005a      	lsls	r2, r3, #1
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	430a      	orrs	r2, r1
 8004f44:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004f4c:	2b00      	cmp	r3, #0
 8004f4e:	d01b      	beq.n	8004f88 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	685a      	ldr	r2, [r3, #4]
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004f5e:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	685a      	ldr	r2, [r3, #4]
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8004f6e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	6859      	ldr	r1, [r3, #4]
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f7a:	3b01      	subs	r3, #1
 8004f7c:	035a      	lsls	r2, r3, #13
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	430a      	orrs	r2, r1
 8004f84:	605a      	str	r2, [r3, #4]
 8004f86:	e007      	b.n	8004f98 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	685a      	ldr	r2, [r3, #4]
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004f96:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8004fa6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	69db      	ldr	r3, [r3, #28]
 8004fb2:	3b01      	subs	r3, #1
 8004fb4:	051a      	lsls	r2, r3, #20
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	430a      	orrs	r2, r1
 8004fbc:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	689a      	ldr	r2, [r3, #8]
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8004fcc:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	6899      	ldr	r1, [r3, #8]
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8004fda:	025a      	lsls	r2, r3, #9
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	430a      	orrs	r2, r1
 8004fe2:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	689a      	ldr	r2, [r3, #8]
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004ff2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	6899      	ldr	r1, [r3, #8]
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	695b      	ldr	r3, [r3, #20]
 8004ffe:	029a      	lsls	r2, r3, #10
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	430a      	orrs	r2, r1
 8005006:	609a      	str	r2, [r3, #8]
}
 8005008:	bf00      	nop
 800500a:	3714      	adds	r7, #20
 800500c:	46bd      	mov	sp, r7
 800500e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005012:	4770      	bx	lr
 8005014:	40012300 	.word	0x40012300
 8005018:	0f000001 	.word	0x0f000001

0800501c <__NVIC_SetPriorityGrouping>:
{
 800501c:	b480      	push	{r7}
 800501e:	b085      	sub	sp, #20
 8005020:	af00      	add	r7, sp, #0
 8005022:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	f003 0307 	and.w	r3, r3, #7
 800502a:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800502c:	4b0c      	ldr	r3, [pc, #48]	@ (8005060 <__NVIC_SetPriorityGrouping+0x44>)
 800502e:	68db      	ldr	r3, [r3, #12]
 8005030:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005032:	68ba      	ldr	r2, [r7, #8]
 8005034:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8005038:	4013      	ands	r3, r2
 800503a:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005040:	68bb      	ldr	r3, [r7, #8]
 8005042:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005044:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8005048:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800504c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800504e:	4a04      	ldr	r2, [pc, #16]	@ (8005060 <__NVIC_SetPriorityGrouping+0x44>)
 8005050:	68bb      	ldr	r3, [r7, #8]
 8005052:	60d3      	str	r3, [r2, #12]
}
 8005054:	bf00      	nop
 8005056:	3714      	adds	r7, #20
 8005058:	46bd      	mov	sp, r7
 800505a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800505e:	4770      	bx	lr
 8005060:	e000ed00 	.word	0xe000ed00

08005064 <__NVIC_GetPriorityGrouping>:
{
 8005064:	b480      	push	{r7}
 8005066:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005068:	4b04      	ldr	r3, [pc, #16]	@ (800507c <__NVIC_GetPriorityGrouping+0x18>)
 800506a:	68db      	ldr	r3, [r3, #12]
 800506c:	0a1b      	lsrs	r3, r3, #8
 800506e:	f003 0307 	and.w	r3, r3, #7
}
 8005072:	4618      	mov	r0, r3
 8005074:	46bd      	mov	sp, r7
 8005076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800507a:	4770      	bx	lr
 800507c:	e000ed00 	.word	0xe000ed00

08005080 <__NVIC_EnableIRQ>:
{
 8005080:	b480      	push	{r7}
 8005082:	b083      	sub	sp, #12
 8005084:	af00      	add	r7, sp, #0
 8005086:	4603      	mov	r3, r0
 8005088:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800508a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800508e:	2b00      	cmp	r3, #0
 8005090:	db0b      	blt.n	80050aa <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005092:	79fb      	ldrb	r3, [r7, #7]
 8005094:	f003 021f 	and.w	r2, r3, #31
 8005098:	4907      	ldr	r1, [pc, #28]	@ (80050b8 <__NVIC_EnableIRQ+0x38>)
 800509a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800509e:	095b      	lsrs	r3, r3, #5
 80050a0:	2001      	movs	r0, #1
 80050a2:	fa00 f202 	lsl.w	r2, r0, r2
 80050a6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80050aa:	bf00      	nop
 80050ac:	370c      	adds	r7, #12
 80050ae:	46bd      	mov	sp, r7
 80050b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050b4:	4770      	bx	lr
 80050b6:	bf00      	nop
 80050b8:	e000e100 	.word	0xe000e100

080050bc <__NVIC_SetPriority>:
{
 80050bc:	b480      	push	{r7}
 80050be:	b083      	sub	sp, #12
 80050c0:	af00      	add	r7, sp, #0
 80050c2:	4603      	mov	r3, r0
 80050c4:	6039      	str	r1, [r7, #0]
 80050c6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80050c8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80050cc:	2b00      	cmp	r3, #0
 80050ce:	db0a      	blt.n	80050e6 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80050d0:	683b      	ldr	r3, [r7, #0]
 80050d2:	b2da      	uxtb	r2, r3
 80050d4:	490c      	ldr	r1, [pc, #48]	@ (8005108 <__NVIC_SetPriority+0x4c>)
 80050d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80050da:	0112      	lsls	r2, r2, #4
 80050dc:	b2d2      	uxtb	r2, r2
 80050de:	440b      	add	r3, r1
 80050e0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80050e4:	e00a      	b.n	80050fc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80050e6:	683b      	ldr	r3, [r7, #0]
 80050e8:	b2da      	uxtb	r2, r3
 80050ea:	4908      	ldr	r1, [pc, #32]	@ (800510c <__NVIC_SetPriority+0x50>)
 80050ec:	79fb      	ldrb	r3, [r7, #7]
 80050ee:	f003 030f 	and.w	r3, r3, #15
 80050f2:	3b04      	subs	r3, #4
 80050f4:	0112      	lsls	r2, r2, #4
 80050f6:	b2d2      	uxtb	r2, r2
 80050f8:	440b      	add	r3, r1
 80050fa:	761a      	strb	r2, [r3, #24]
}
 80050fc:	bf00      	nop
 80050fe:	370c      	adds	r7, #12
 8005100:	46bd      	mov	sp, r7
 8005102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005106:	4770      	bx	lr
 8005108:	e000e100 	.word	0xe000e100
 800510c:	e000ed00 	.word	0xe000ed00

08005110 <NVIC_EncodePriority>:
{
 8005110:	b480      	push	{r7}
 8005112:	b089      	sub	sp, #36	@ 0x24
 8005114:	af00      	add	r7, sp, #0
 8005116:	60f8      	str	r0, [r7, #12]
 8005118:	60b9      	str	r1, [r7, #8]
 800511a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	f003 0307 	and.w	r3, r3, #7
 8005122:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005124:	69fb      	ldr	r3, [r7, #28]
 8005126:	f1c3 0307 	rsb	r3, r3, #7
 800512a:	2b04      	cmp	r3, #4
 800512c:	bf28      	it	cs
 800512e:	2304      	movcs	r3, #4
 8005130:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005132:	69fb      	ldr	r3, [r7, #28]
 8005134:	3304      	adds	r3, #4
 8005136:	2b06      	cmp	r3, #6
 8005138:	d902      	bls.n	8005140 <NVIC_EncodePriority+0x30>
 800513a:	69fb      	ldr	r3, [r7, #28]
 800513c:	3b03      	subs	r3, #3
 800513e:	e000      	b.n	8005142 <NVIC_EncodePriority+0x32>
 8005140:	2300      	movs	r3, #0
 8005142:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005144:	f04f 32ff 	mov.w	r2, #4294967295
 8005148:	69bb      	ldr	r3, [r7, #24]
 800514a:	fa02 f303 	lsl.w	r3, r2, r3
 800514e:	43da      	mvns	r2, r3
 8005150:	68bb      	ldr	r3, [r7, #8]
 8005152:	401a      	ands	r2, r3
 8005154:	697b      	ldr	r3, [r7, #20]
 8005156:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005158:	f04f 31ff 	mov.w	r1, #4294967295
 800515c:	697b      	ldr	r3, [r7, #20]
 800515e:	fa01 f303 	lsl.w	r3, r1, r3
 8005162:	43d9      	mvns	r1, r3
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005168:	4313      	orrs	r3, r2
}
 800516a:	4618      	mov	r0, r3
 800516c:	3724      	adds	r7, #36	@ 0x24
 800516e:	46bd      	mov	sp, r7
 8005170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005174:	4770      	bx	lr
	...

08005178 <SysTick_Config>:
{
 8005178:	b580      	push	{r7, lr}
 800517a:	b082      	sub	sp, #8
 800517c:	af00      	add	r7, sp, #0
 800517e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	3b01      	subs	r3, #1
 8005184:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005188:	d301      	bcc.n	800518e <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 800518a:	2301      	movs	r3, #1
 800518c:	e00f      	b.n	80051ae <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800518e:	4a0a      	ldr	r2, [pc, #40]	@ (80051b8 <SysTick_Config+0x40>)
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	3b01      	subs	r3, #1
 8005194:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005196:	210f      	movs	r1, #15
 8005198:	f04f 30ff 	mov.w	r0, #4294967295
 800519c:	f7ff ff8e 	bl	80050bc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80051a0:	4b05      	ldr	r3, [pc, #20]	@ (80051b8 <SysTick_Config+0x40>)
 80051a2:	2200      	movs	r2, #0
 80051a4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80051a6:	4b04      	ldr	r3, [pc, #16]	@ (80051b8 <SysTick_Config+0x40>)
 80051a8:	2207      	movs	r2, #7
 80051aa:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 80051ac:	2300      	movs	r3, #0
}
 80051ae:	4618      	mov	r0, r3
 80051b0:	3708      	adds	r7, #8
 80051b2:	46bd      	mov	sp, r7
 80051b4:	bd80      	pop	{r7, pc}
 80051b6:	bf00      	nop
 80051b8:	e000e010 	.word	0xe000e010

080051bc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80051bc:	b580      	push	{r7, lr}
 80051be:	b082      	sub	sp, #8
 80051c0:	af00      	add	r7, sp, #0
 80051c2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80051c4:	6878      	ldr	r0, [r7, #4]
 80051c6:	f7ff ff29 	bl	800501c <__NVIC_SetPriorityGrouping>
}
 80051ca:	bf00      	nop
 80051cc:	3708      	adds	r7, #8
 80051ce:	46bd      	mov	sp, r7
 80051d0:	bd80      	pop	{r7, pc}

080051d2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80051d2:	b580      	push	{r7, lr}
 80051d4:	b086      	sub	sp, #24
 80051d6:	af00      	add	r7, sp, #0
 80051d8:	4603      	mov	r3, r0
 80051da:	60b9      	str	r1, [r7, #8]
 80051dc:	607a      	str	r2, [r7, #4]
 80051de:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80051e0:	2300      	movs	r3, #0
 80051e2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80051e4:	f7ff ff3e 	bl	8005064 <__NVIC_GetPriorityGrouping>
 80051e8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80051ea:	687a      	ldr	r2, [r7, #4]
 80051ec:	68b9      	ldr	r1, [r7, #8]
 80051ee:	6978      	ldr	r0, [r7, #20]
 80051f0:	f7ff ff8e 	bl	8005110 <NVIC_EncodePriority>
 80051f4:	4602      	mov	r2, r0
 80051f6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80051fa:	4611      	mov	r1, r2
 80051fc:	4618      	mov	r0, r3
 80051fe:	f7ff ff5d 	bl	80050bc <__NVIC_SetPriority>
}
 8005202:	bf00      	nop
 8005204:	3718      	adds	r7, #24
 8005206:	46bd      	mov	sp, r7
 8005208:	bd80      	pop	{r7, pc}

0800520a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800520a:	b580      	push	{r7, lr}
 800520c:	b082      	sub	sp, #8
 800520e:	af00      	add	r7, sp, #0
 8005210:	4603      	mov	r3, r0
 8005212:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005214:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005218:	4618      	mov	r0, r3
 800521a:	f7ff ff31 	bl	8005080 <__NVIC_EnableIRQ>
}
 800521e:	bf00      	nop
 8005220:	3708      	adds	r7, #8
 8005222:	46bd      	mov	sp, r7
 8005224:	bd80      	pop	{r7, pc}

08005226 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005226:	b580      	push	{r7, lr}
 8005228:	b082      	sub	sp, #8
 800522a:	af00      	add	r7, sp, #0
 800522c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800522e:	6878      	ldr	r0, [r7, #4]
 8005230:	f7ff ffa2 	bl	8005178 <SysTick_Config>
 8005234:	4603      	mov	r3, r0
}
 8005236:	4618      	mov	r0, r3
 8005238:	3708      	adds	r7, #8
 800523a:	46bd      	mov	sp, r7
 800523c:	bd80      	pop	{r7, pc}
	...

08005240 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8005240:	b580      	push	{r7, lr}
 8005242:	b086      	sub	sp, #24
 8005244:	af00      	add	r7, sp, #0
 8005246:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8005248:	2300      	movs	r3, #0
 800524a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800524c:	f7ff fc44 	bl	8004ad8 <HAL_GetTick>
 8005250:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	2b00      	cmp	r3, #0
 8005256:	d101      	bne.n	800525c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8005258:	2301      	movs	r3, #1
 800525a:	e099      	b.n	8005390 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	2202      	movs	r2, #2
 8005260:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	2200      	movs	r2, #0
 8005268:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	681a      	ldr	r2, [r3, #0]
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	f022 0201 	bic.w	r2, r2, #1
 800527a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800527c:	e00f      	b.n	800529e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800527e:	f7ff fc2b 	bl	8004ad8 <HAL_GetTick>
 8005282:	4602      	mov	r2, r0
 8005284:	693b      	ldr	r3, [r7, #16]
 8005286:	1ad3      	subs	r3, r2, r3
 8005288:	2b05      	cmp	r3, #5
 800528a:	d908      	bls.n	800529e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	2220      	movs	r2, #32
 8005290:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	2203      	movs	r2, #3
 8005296:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 800529a:	2303      	movs	r3, #3
 800529c:	e078      	b.n	8005390 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	f003 0301 	and.w	r3, r3, #1
 80052a8:	2b00      	cmp	r3, #0
 80052aa:	d1e8      	bne.n	800527e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80052b4:	697a      	ldr	r2, [r7, #20]
 80052b6:	4b38      	ldr	r3, [pc, #224]	@ (8005398 <HAL_DMA_Init+0x158>)
 80052b8:	4013      	ands	r3, r2
 80052ba:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	685a      	ldr	r2, [r3, #4]
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	689b      	ldr	r3, [r3, #8]
 80052c4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80052ca:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	691b      	ldr	r3, [r3, #16]
 80052d0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80052d6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	699b      	ldr	r3, [r3, #24]
 80052dc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80052e2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	6a1b      	ldr	r3, [r3, #32]
 80052e8:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80052ea:	697a      	ldr	r2, [r7, #20]
 80052ec:	4313      	orrs	r3, r2
 80052ee:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052f4:	2b04      	cmp	r3, #4
 80052f6:	d107      	bne.n	8005308 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005300:	4313      	orrs	r3, r2
 8005302:	697a      	ldr	r2, [r7, #20]
 8005304:	4313      	orrs	r3, r2
 8005306:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	697a      	ldr	r2, [r7, #20]
 800530e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	695b      	ldr	r3, [r3, #20]
 8005316:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8005318:	697b      	ldr	r3, [r7, #20]
 800531a:	f023 0307 	bic.w	r3, r3, #7
 800531e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005324:	697a      	ldr	r2, [r7, #20]
 8005326:	4313      	orrs	r3, r2
 8005328:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800532e:	2b04      	cmp	r3, #4
 8005330:	d117      	bne.n	8005362 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005336:	697a      	ldr	r2, [r7, #20]
 8005338:	4313      	orrs	r3, r2
 800533a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005340:	2b00      	cmp	r3, #0
 8005342:	d00e      	beq.n	8005362 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8005344:	6878      	ldr	r0, [r7, #4]
 8005346:	f000 fa6f 	bl	8005828 <DMA_CheckFifoParam>
 800534a:	4603      	mov	r3, r0
 800534c:	2b00      	cmp	r3, #0
 800534e:	d008      	beq.n	8005362 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	2240      	movs	r2, #64	@ 0x40
 8005354:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	2201      	movs	r2, #1
 800535a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 800535e:	2301      	movs	r3, #1
 8005360:	e016      	b.n	8005390 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	697a      	ldr	r2, [r7, #20]
 8005368:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800536a:	6878      	ldr	r0, [r7, #4]
 800536c:	f000 fa26 	bl	80057bc <DMA_CalcBaseAndBitshift>
 8005370:	4603      	mov	r3, r0
 8005372:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005378:	223f      	movs	r2, #63	@ 0x3f
 800537a:	409a      	lsls	r2, r3
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	2200      	movs	r2, #0
 8005384:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	2201      	movs	r2, #1
 800538a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 800538e:	2300      	movs	r3, #0
}
 8005390:	4618      	mov	r0, r3
 8005392:	3718      	adds	r7, #24
 8005394:	46bd      	mov	sp, r7
 8005396:	bd80      	pop	{r7, pc}
 8005398:	f010803f 	.word	0xf010803f

0800539c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800539c:	b580      	push	{r7, lr}
 800539e:	b086      	sub	sp, #24
 80053a0:	af00      	add	r7, sp, #0
 80053a2:	60f8      	str	r0, [r7, #12]
 80053a4:	60b9      	str	r1, [r7, #8]
 80053a6:	607a      	str	r2, [r7, #4]
 80053a8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80053aa:	2300      	movs	r3, #0
 80053ac:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80053ae:	68fb      	ldr	r3, [r7, #12]
 80053b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80053b2:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80053ba:	2b01      	cmp	r3, #1
 80053bc:	d101      	bne.n	80053c2 <HAL_DMA_Start_IT+0x26>
 80053be:	2302      	movs	r3, #2
 80053c0:	e040      	b.n	8005444 <HAL_DMA_Start_IT+0xa8>
 80053c2:	68fb      	ldr	r3, [r7, #12]
 80053c4:	2201      	movs	r2, #1
 80053c6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80053ca:	68fb      	ldr	r3, [r7, #12]
 80053cc:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80053d0:	b2db      	uxtb	r3, r3
 80053d2:	2b01      	cmp	r3, #1
 80053d4:	d12f      	bne.n	8005436 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80053d6:	68fb      	ldr	r3, [r7, #12]
 80053d8:	2202      	movs	r2, #2
 80053da:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80053de:	68fb      	ldr	r3, [r7, #12]
 80053e0:	2200      	movs	r2, #0
 80053e2:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80053e4:	683b      	ldr	r3, [r7, #0]
 80053e6:	687a      	ldr	r2, [r7, #4]
 80053e8:	68b9      	ldr	r1, [r7, #8]
 80053ea:	68f8      	ldr	r0, [r7, #12]
 80053ec:	f000 f9b8 	bl	8005760 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80053f0:	68fb      	ldr	r3, [r7, #12]
 80053f2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80053f4:	223f      	movs	r2, #63	@ 0x3f
 80053f6:	409a      	lsls	r2, r3
 80053f8:	693b      	ldr	r3, [r7, #16]
 80053fa:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80053fc:	68fb      	ldr	r3, [r7, #12]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	681a      	ldr	r2, [r3, #0]
 8005402:	68fb      	ldr	r3, [r7, #12]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	f042 0216 	orr.w	r2, r2, #22
 800540a:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 800540c:	68fb      	ldr	r3, [r7, #12]
 800540e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005410:	2b00      	cmp	r3, #0
 8005412:	d007      	beq.n	8005424 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8005414:	68fb      	ldr	r3, [r7, #12]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	681a      	ldr	r2, [r3, #0]
 800541a:	68fb      	ldr	r3, [r7, #12]
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	f042 0208 	orr.w	r2, r2, #8
 8005422:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8005424:	68fb      	ldr	r3, [r7, #12]
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	681a      	ldr	r2, [r3, #0]
 800542a:	68fb      	ldr	r3, [r7, #12]
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	f042 0201 	orr.w	r2, r2, #1
 8005432:	601a      	str	r2, [r3, #0]
 8005434:	e005      	b.n	8005442 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8005436:	68fb      	ldr	r3, [r7, #12]
 8005438:	2200      	movs	r2, #0
 800543a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800543e:	2302      	movs	r3, #2
 8005440:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8005442:	7dfb      	ldrb	r3, [r7, #23]
}
 8005444:	4618      	mov	r0, r3
 8005446:	3718      	adds	r7, #24
 8005448:	46bd      	mov	sp, r7
 800544a:	bd80      	pop	{r7, pc}

0800544c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800544c:	b580      	push	{r7, lr}
 800544e:	b086      	sub	sp, #24
 8005450:	af00      	add	r7, sp, #0
 8005452:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8005454:	2300      	movs	r3, #0
 8005456:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8005458:	4b8e      	ldr	r3, [pc, #568]	@ (8005694 <HAL_DMA_IRQHandler+0x248>)
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	4a8e      	ldr	r2, [pc, #568]	@ (8005698 <HAL_DMA_IRQHandler+0x24c>)
 800545e:	fba2 2303 	umull	r2, r3, r2, r3
 8005462:	0a9b      	lsrs	r3, r3, #10
 8005464:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800546a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 800546c:	693b      	ldr	r3, [r7, #16]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005476:	2208      	movs	r2, #8
 8005478:	409a      	lsls	r2, r3
 800547a:	68fb      	ldr	r3, [r7, #12]
 800547c:	4013      	ands	r3, r2
 800547e:	2b00      	cmp	r3, #0
 8005480:	d01a      	beq.n	80054b8 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	f003 0304 	and.w	r3, r3, #4
 800548c:	2b00      	cmp	r3, #0
 800548e:	d013      	beq.n	80054b8 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	681a      	ldr	r2, [r3, #0]
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	f022 0204 	bic.w	r2, r2, #4
 800549e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80054a4:	2208      	movs	r2, #8
 80054a6:	409a      	lsls	r2, r3
 80054a8:	693b      	ldr	r3, [r7, #16]
 80054aa:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80054b0:	f043 0201 	orr.w	r2, r3, #1
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80054bc:	2201      	movs	r2, #1
 80054be:	409a      	lsls	r2, r3
 80054c0:	68fb      	ldr	r3, [r7, #12]
 80054c2:	4013      	ands	r3, r2
 80054c4:	2b00      	cmp	r3, #0
 80054c6:	d012      	beq.n	80054ee <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	695b      	ldr	r3, [r3, #20]
 80054ce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80054d2:	2b00      	cmp	r3, #0
 80054d4:	d00b      	beq.n	80054ee <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80054da:	2201      	movs	r2, #1
 80054dc:	409a      	lsls	r2, r3
 80054de:	693b      	ldr	r3, [r7, #16]
 80054e0:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80054e6:	f043 0202 	orr.w	r2, r3, #2
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80054f2:	2204      	movs	r2, #4
 80054f4:	409a      	lsls	r2, r3
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	4013      	ands	r3, r2
 80054fa:	2b00      	cmp	r3, #0
 80054fc:	d012      	beq.n	8005524 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	f003 0302 	and.w	r3, r3, #2
 8005508:	2b00      	cmp	r3, #0
 800550a:	d00b      	beq.n	8005524 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005510:	2204      	movs	r2, #4
 8005512:	409a      	lsls	r2, r3
 8005514:	693b      	ldr	r3, [r7, #16]
 8005516:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800551c:	f043 0204 	orr.w	r2, r3, #4
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005528:	2210      	movs	r2, #16
 800552a:	409a      	lsls	r2, r3
 800552c:	68fb      	ldr	r3, [r7, #12]
 800552e:	4013      	ands	r3, r2
 8005530:	2b00      	cmp	r3, #0
 8005532:	d043      	beq.n	80055bc <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	f003 0308 	and.w	r3, r3, #8
 800553e:	2b00      	cmp	r3, #0
 8005540:	d03c      	beq.n	80055bc <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005546:	2210      	movs	r2, #16
 8005548:	409a      	lsls	r2, r3
 800554a:	693b      	ldr	r3, [r7, #16]
 800554c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005558:	2b00      	cmp	r3, #0
 800555a:	d018      	beq.n	800558e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005566:	2b00      	cmp	r3, #0
 8005568:	d108      	bne.n	800557c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800556e:	2b00      	cmp	r3, #0
 8005570:	d024      	beq.n	80055bc <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005576:	6878      	ldr	r0, [r7, #4]
 8005578:	4798      	blx	r3
 800557a:	e01f      	b.n	80055bc <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005580:	2b00      	cmp	r3, #0
 8005582:	d01b      	beq.n	80055bc <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005588:	6878      	ldr	r0, [r7, #4]
 800558a:	4798      	blx	r3
 800558c:	e016      	b.n	80055bc <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005598:	2b00      	cmp	r3, #0
 800559a:	d107      	bne.n	80055ac <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	681a      	ldr	r2, [r3, #0]
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	f022 0208 	bic.w	r2, r2, #8
 80055aa:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055b0:	2b00      	cmp	r3, #0
 80055b2:	d003      	beq.n	80055bc <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055b8:	6878      	ldr	r0, [r7, #4]
 80055ba:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80055c0:	2220      	movs	r2, #32
 80055c2:	409a      	lsls	r2, r3
 80055c4:	68fb      	ldr	r3, [r7, #12]
 80055c6:	4013      	ands	r3, r2
 80055c8:	2b00      	cmp	r3, #0
 80055ca:	f000 808f 	beq.w	80056ec <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	f003 0310 	and.w	r3, r3, #16
 80055d8:	2b00      	cmp	r3, #0
 80055da:	f000 8087 	beq.w	80056ec <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80055e2:	2220      	movs	r2, #32
 80055e4:	409a      	lsls	r2, r3
 80055e6:	693b      	ldr	r3, [r7, #16]
 80055e8:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80055f0:	b2db      	uxtb	r3, r3
 80055f2:	2b05      	cmp	r3, #5
 80055f4:	d136      	bne.n	8005664 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	681a      	ldr	r2, [r3, #0]
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	f022 0216 	bic.w	r2, r2, #22
 8005604:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	695a      	ldr	r2, [r3, #20]
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005614:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800561a:	2b00      	cmp	r3, #0
 800561c:	d103      	bne.n	8005626 <HAL_DMA_IRQHandler+0x1da>
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005622:	2b00      	cmp	r3, #0
 8005624:	d007      	beq.n	8005636 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	681a      	ldr	r2, [r3, #0]
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	f022 0208 	bic.w	r2, r2, #8
 8005634:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800563a:	223f      	movs	r2, #63	@ 0x3f
 800563c:	409a      	lsls	r2, r3
 800563e:	693b      	ldr	r3, [r7, #16]
 8005640:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	2201      	movs	r2, #1
 8005646:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	2200      	movs	r2, #0
 800564e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005656:	2b00      	cmp	r3, #0
 8005658:	d07e      	beq.n	8005758 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800565e:	6878      	ldr	r0, [r7, #4]
 8005660:	4798      	blx	r3
        }
        return;
 8005662:	e079      	b.n	8005758 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800566e:	2b00      	cmp	r3, #0
 8005670:	d01d      	beq.n	80056ae <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800567c:	2b00      	cmp	r3, #0
 800567e:	d10d      	bne.n	800569c <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005684:	2b00      	cmp	r3, #0
 8005686:	d031      	beq.n	80056ec <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800568c:	6878      	ldr	r0, [r7, #4]
 800568e:	4798      	blx	r3
 8005690:	e02c      	b.n	80056ec <HAL_DMA_IRQHandler+0x2a0>
 8005692:	bf00      	nop
 8005694:	2000014c 	.word	0x2000014c
 8005698:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80056a0:	2b00      	cmp	r3, #0
 80056a2:	d023      	beq.n	80056ec <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80056a8:	6878      	ldr	r0, [r7, #4]
 80056aa:	4798      	blx	r3
 80056ac:	e01e      	b.n	80056ec <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80056b8:	2b00      	cmp	r3, #0
 80056ba:	d10f      	bne.n	80056dc <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	681a      	ldr	r2, [r3, #0]
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	f022 0210 	bic.w	r2, r2, #16
 80056ca:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	2201      	movs	r2, #1
 80056d0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	2200      	movs	r2, #0
 80056d8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80056e0:	2b00      	cmp	r3, #0
 80056e2:	d003      	beq.n	80056ec <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80056e8:	6878      	ldr	r0, [r7, #4]
 80056ea:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80056f0:	2b00      	cmp	r3, #0
 80056f2:	d032      	beq.n	800575a <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80056f8:	f003 0301 	and.w	r3, r3, #1
 80056fc:	2b00      	cmp	r3, #0
 80056fe:	d022      	beq.n	8005746 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	2205      	movs	r2, #5
 8005704:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	681a      	ldr	r2, [r3, #0]
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	f022 0201 	bic.w	r2, r2, #1
 8005716:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8005718:	68bb      	ldr	r3, [r7, #8]
 800571a:	3301      	adds	r3, #1
 800571c:	60bb      	str	r3, [r7, #8]
 800571e:	697a      	ldr	r2, [r7, #20]
 8005720:	429a      	cmp	r2, r3
 8005722:	d307      	bcc.n	8005734 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	f003 0301 	and.w	r3, r3, #1
 800572e:	2b00      	cmp	r3, #0
 8005730:	d1f2      	bne.n	8005718 <HAL_DMA_IRQHandler+0x2cc>
 8005732:	e000      	b.n	8005736 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8005734:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	2201      	movs	r2, #1
 800573a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	2200      	movs	r2, #0
 8005742:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800574a:	2b00      	cmp	r3, #0
 800574c:	d005      	beq.n	800575a <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005752:	6878      	ldr	r0, [r7, #4]
 8005754:	4798      	blx	r3
 8005756:	e000      	b.n	800575a <HAL_DMA_IRQHandler+0x30e>
        return;
 8005758:	bf00      	nop
    }
  }
}
 800575a:	3718      	adds	r7, #24
 800575c:	46bd      	mov	sp, r7
 800575e:	bd80      	pop	{r7, pc}

08005760 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005760:	b480      	push	{r7}
 8005762:	b085      	sub	sp, #20
 8005764:	af00      	add	r7, sp, #0
 8005766:	60f8      	str	r0, [r7, #12]
 8005768:	60b9      	str	r1, [r7, #8]
 800576a:	607a      	str	r2, [r7, #4]
 800576c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800576e:	68fb      	ldr	r3, [r7, #12]
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	681a      	ldr	r2, [r3, #0]
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 800577c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800577e:	68fb      	ldr	r3, [r7, #12]
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	683a      	ldr	r2, [r7, #0]
 8005784:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	689b      	ldr	r3, [r3, #8]
 800578a:	2b40      	cmp	r3, #64	@ 0x40
 800578c:	d108      	bne.n	80057a0 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800578e:	68fb      	ldr	r3, [r7, #12]
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	687a      	ldr	r2, [r7, #4]
 8005794:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	68ba      	ldr	r2, [r7, #8]
 800579c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800579e:	e007      	b.n	80057b0 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	68ba      	ldr	r2, [r7, #8]
 80057a6:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80057a8:	68fb      	ldr	r3, [r7, #12]
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	687a      	ldr	r2, [r7, #4]
 80057ae:	60da      	str	r2, [r3, #12]
}
 80057b0:	bf00      	nop
 80057b2:	3714      	adds	r7, #20
 80057b4:	46bd      	mov	sp, r7
 80057b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057ba:	4770      	bx	lr

080057bc <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80057bc:	b480      	push	{r7}
 80057be:	b085      	sub	sp, #20
 80057c0:	af00      	add	r7, sp, #0
 80057c2:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	b2db      	uxtb	r3, r3
 80057ca:	3b10      	subs	r3, #16
 80057cc:	4a14      	ldr	r2, [pc, #80]	@ (8005820 <DMA_CalcBaseAndBitshift+0x64>)
 80057ce:	fba2 2303 	umull	r2, r3, r2, r3
 80057d2:	091b      	lsrs	r3, r3, #4
 80057d4:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80057d6:	4a13      	ldr	r2, [pc, #76]	@ (8005824 <DMA_CalcBaseAndBitshift+0x68>)
 80057d8:	68fb      	ldr	r3, [r7, #12]
 80057da:	4413      	add	r3, r2
 80057dc:	781b      	ldrb	r3, [r3, #0]
 80057de:	461a      	mov	r2, r3
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 80057e4:	68fb      	ldr	r3, [r7, #12]
 80057e6:	2b03      	cmp	r3, #3
 80057e8:	d909      	bls.n	80057fe <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80057f2:	f023 0303 	bic.w	r3, r3, #3
 80057f6:	1d1a      	adds	r2, r3, #4
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	659a      	str	r2, [r3, #88]	@ 0x58
 80057fc:	e007      	b.n	800580e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8005806:	f023 0303 	bic.w	r3, r3, #3
 800580a:	687a      	ldr	r2, [r7, #4]
 800580c:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8005812:	4618      	mov	r0, r3
 8005814:	3714      	adds	r7, #20
 8005816:	46bd      	mov	sp, r7
 8005818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800581c:	4770      	bx	lr
 800581e:	bf00      	nop
 8005820:	aaaaaaab 	.word	0xaaaaaaab
 8005824:	0800c3ec 	.word	0x0800c3ec

08005828 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8005828:	b480      	push	{r7}
 800582a:	b085      	sub	sp, #20
 800582c:	af00      	add	r7, sp, #0
 800582e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005830:	2300      	movs	r3, #0
 8005832:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005838:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	699b      	ldr	r3, [r3, #24]
 800583e:	2b00      	cmp	r3, #0
 8005840:	d11f      	bne.n	8005882 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8005842:	68bb      	ldr	r3, [r7, #8]
 8005844:	2b03      	cmp	r3, #3
 8005846:	d856      	bhi.n	80058f6 <DMA_CheckFifoParam+0xce>
 8005848:	a201      	add	r2, pc, #4	@ (adr r2, 8005850 <DMA_CheckFifoParam+0x28>)
 800584a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800584e:	bf00      	nop
 8005850:	08005861 	.word	0x08005861
 8005854:	08005873 	.word	0x08005873
 8005858:	08005861 	.word	0x08005861
 800585c:	080058f7 	.word	0x080058f7
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005864:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005868:	2b00      	cmp	r3, #0
 800586a:	d046      	beq.n	80058fa <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 800586c:	2301      	movs	r3, #1
 800586e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005870:	e043      	b.n	80058fa <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005876:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800587a:	d140      	bne.n	80058fe <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 800587c:	2301      	movs	r3, #1
 800587e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005880:	e03d      	b.n	80058fe <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	699b      	ldr	r3, [r3, #24]
 8005886:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800588a:	d121      	bne.n	80058d0 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 800588c:	68bb      	ldr	r3, [r7, #8]
 800588e:	2b03      	cmp	r3, #3
 8005890:	d837      	bhi.n	8005902 <DMA_CheckFifoParam+0xda>
 8005892:	a201      	add	r2, pc, #4	@ (adr r2, 8005898 <DMA_CheckFifoParam+0x70>)
 8005894:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005898:	080058a9 	.word	0x080058a9
 800589c:	080058af 	.word	0x080058af
 80058a0:	080058a9 	.word	0x080058a9
 80058a4:	080058c1 	.word	0x080058c1
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80058a8:	2301      	movs	r3, #1
 80058aa:	73fb      	strb	r3, [r7, #15]
      break;
 80058ac:	e030      	b.n	8005910 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80058b2:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80058b6:	2b00      	cmp	r3, #0
 80058b8:	d025      	beq.n	8005906 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80058ba:	2301      	movs	r3, #1
 80058bc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80058be:	e022      	b.n	8005906 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80058c4:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80058c8:	d11f      	bne.n	800590a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80058ca:	2301      	movs	r3, #1
 80058cc:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80058ce:	e01c      	b.n	800590a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80058d0:	68bb      	ldr	r3, [r7, #8]
 80058d2:	2b02      	cmp	r3, #2
 80058d4:	d903      	bls.n	80058de <DMA_CheckFifoParam+0xb6>
 80058d6:	68bb      	ldr	r3, [r7, #8]
 80058d8:	2b03      	cmp	r3, #3
 80058da:	d003      	beq.n	80058e4 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80058dc:	e018      	b.n	8005910 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80058de:	2301      	movs	r3, #1
 80058e0:	73fb      	strb	r3, [r7, #15]
      break;
 80058e2:	e015      	b.n	8005910 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80058e8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80058ec:	2b00      	cmp	r3, #0
 80058ee:	d00e      	beq.n	800590e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80058f0:	2301      	movs	r3, #1
 80058f2:	73fb      	strb	r3, [r7, #15]
      break;
 80058f4:	e00b      	b.n	800590e <DMA_CheckFifoParam+0xe6>
      break;
 80058f6:	bf00      	nop
 80058f8:	e00a      	b.n	8005910 <DMA_CheckFifoParam+0xe8>
      break;
 80058fa:	bf00      	nop
 80058fc:	e008      	b.n	8005910 <DMA_CheckFifoParam+0xe8>
      break;
 80058fe:	bf00      	nop
 8005900:	e006      	b.n	8005910 <DMA_CheckFifoParam+0xe8>
      break;
 8005902:	bf00      	nop
 8005904:	e004      	b.n	8005910 <DMA_CheckFifoParam+0xe8>
      break;
 8005906:	bf00      	nop
 8005908:	e002      	b.n	8005910 <DMA_CheckFifoParam+0xe8>
      break;   
 800590a:	bf00      	nop
 800590c:	e000      	b.n	8005910 <DMA_CheckFifoParam+0xe8>
      break;
 800590e:	bf00      	nop
    }
  } 
  
  return status; 
 8005910:	7bfb      	ldrb	r3, [r7, #15]
}
 8005912:	4618      	mov	r0, r3
 8005914:	3714      	adds	r7, #20
 8005916:	46bd      	mov	sp, r7
 8005918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800591c:	4770      	bx	lr
 800591e:	bf00      	nop

08005920 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005920:	b480      	push	{r7}
 8005922:	b089      	sub	sp, #36	@ 0x24
 8005924:	af00      	add	r7, sp, #0
 8005926:	6078      	str	r0, [r7, #4]
 8005928:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800592a:	2300      	movs	r3, #0
 800592c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800592e:	2300      	movs	r3, #0
 8005930:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8005932:	2300      	movs	r3, #0
 8005934:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005936:	2300      	movs	r3, #0
 8005938:	61fb      	str	r3, [r7, #28]
 800593a:	e165      	b.n	8005c08 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800593c:	2201      	movs	r2, #1
 800593e:	69fb      	ldr	r3, [r7, #28]
 8005940:	fa02 f303 	lsl.w	r3, r2, r3
 8005944:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8005946:	683b      	ldr	r3, [r7, #0]
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	697a      	ldr	r2, [r7, #20]
 800594c:	4013      	ands	r3, r2
 800594e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8005950:	693a      	ldr	r2, [r7, #16]
 8005952:	697b      	ldr	r3, [r7, #20]
 8005954:	429a      	cmp	r2, r3
 8005956:	f040 8154 	bne.w	8005c02 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800595a:	683b      	ldr	r3, [r7, #0]
 800595c:	685b      	ldr	r3, [r3, #4]
 800595e:	f003 0303 	and.w	r3, r3, #3
 8005962:	2b01      	cmp	r3, #1
 8005964:	d005      	beq.n	8005972 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005966:	683b      	ldr	r3, [r7, #0]
 8005968:	685b      	ldr	r3, [r3, #4]
 800596a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800596e:	2b02      	cmp	r3, #2
 8005970:	d130      	bne.n	80059d4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	689b      	ldr	r3, [r3, #8]
 8005976:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8005978:	69fb      	ldr	r3, [r7, #28]
 800597a:	005b      	lsls	r3, r3, #1
 800597c:	2203      	movs	r2, #3
 800597e:	fa02 f303 	lsl.w	r3, r2, r3
 8005982:	43db      	mvns	r3, r3
 8005984:	69ba      	ldr	r2, [r7, #24]
 8005986:	4013      	ands	r3, r2
 8005988:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800598a:	683b      	ldr	r3, [r7, #0]
 800598c:	68da      	ldr	r2, [r3, #12]
 800598e:	69fb      	ldr	r3, [r7, #28]
 8005990:	005b      	lsls	r3, r3, #1
 8005992:	fa02 f303 	lsl.w	r3, r2, r3
 8005996:	69ba      	ldr	r2, [r7, #24]
 8005998:	4313      	orrs	r3, r2
 800599a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	69ba      	ldr	r2, [r7, #24]
 80059a0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	685b      	ldr	r3, [r3, #4]
 80059a6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80059a8:	2201      	movs	r2, #1
 80059aa:	69fb      	ldr	r3, [r7, #28]
 80059ac:	fa02 f303 	lsl.w	r3, r2, r3
 80059b0:	43db      	mvns	r3, r3
 80059b2:	69ba      	ldr	r2, [r7, #24]
 80059b4:	4013      	ands	r3, r2
 80059b6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80059b8:	683b      	ldr	r3, [r7, #0]
 80059ba:	685b      	ldr	r3, [r3, #4]
 80059bc:	091b      	lsrs	r3, r3, #4
 80059be:	f003 0201 	and.w	r2, r3, #1
 80059c2:	69fb      	ldr	r3, [r7, #28]
 80059c4:	fa02 f303 	lsl.w	r3, r2, r3
 80059c8:	69ba      	ldr	r2, [r7, #24]
 80059ca:	4313      	orrs	r3, r2
 80059cc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	69ba      	ldr	r2, [r7, #24]
 80059d2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80059d4:	683b      	ldr	r3, [r7, #0]
 80059d6:	685b      	ldr	r3, [r3, #4]
 80059d8:	f003 0303 	and.w	r3, r3, #3
 80059dc:	2b03      	cmp	r3, #3
 80059de:	d017      	beq.n	8005a10 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	68db      	ldr	r3, [r3, #12]
 80059e4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80059e6:	69fb      	ldr	r3, [r7, #28]
 80059e8:	005b      	lsls	r3, r3, #1
 80059ea:	2203      	movs	r2, #3
 80059ec:	fa02 f303 	lsl.w	r3, r2, r3
 80059f0:	43db      	mvns	r3, r3
 80059f2:	69ba      	ldr	r2, [r7, #24]
 80059f4:	4013      	ands	r3, r2
 80059f6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80059f8:	683b      	ldr	r3, [r7, #0]
 80059fa:	689a      	ldr	r2, [r3, #8]
 80059fc:	69fb      	ldr	r3, [r7, #28]
 80059fe:	005b      	lsls	r3, r3, #1
 8005a00:	fa02 f303 	lsl.w	r3, r2, r3
 8005a04:	69ba      	ldr	r2, [r7, #24]
 8005a06:	4313      	orrs	r3, r2
 8005a08:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	69ba      	ldr	r2, [r7, #24]
 8005a0e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005a10:	683b      	ldr	r3, [r7, #0]
 8005a12:	685b      	ldr	r3, [r3, #4]
 8005a14:	f003 0303 	and.w	r3, r3, #3
 8005a18:	2b02      	cmp	r3, #2
 8005a1a:	d123      	bne.n	8005a64 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005a1c:	69fb      	ldr	r3, [r7, #28]
 8005a1e:	08da      	lsrs	r2, r3, #3
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	3208      	adds	r2, #8
 8005a24:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005a28:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8005a2a:	69fb      	ldr	r3, [r7, #28]
 8005a2c:	f003 0307 	and.w	r3, r3, #7
 8005a30:	009b      	lsls	r3, r3, #2
 8005a32:	220f      	movs	r2, #15
 8005a34:	fa02 f303 	lsl.w	r3, r2, r3
 8005a38:	43db      	mvns	r3, r3
 8005a3a:	69ba      	ldr	r2, [r7, #24]
 8005a3c:	4013      	ands	r3, r2
 8005a3e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8005a40:	683b      	ldr	r3, [r7, #0]
 8005a42:	691a      	ldr	r2, [r3, #16]
 8005a44:	69fb      	ldr	r3, [r7, #28]
 8005a46:	f003 0307 	and.w	r3, r3, #7
 8005a4a:	009b      	lsls	r3, r3, #2
 8005a4c:	fa02 f303 	lsl.w	r3, r2, r3
 8005a50:	69ba      	ldr	r2, [r7, #24]
 8005a52:	4313      	orrs	r3, r2
 8005a54:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8005a56:	69fb      	ldr	r3, [r7, #28]
 8005a58:	08da      	lsrs	r2, r3, #3
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	3208      	adds	r2, #8
 8005a5e:	69b9      	ldr	r1, [r7, #24]
 8005a60:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8005a6a:	69fb      	ldr	r3, [r7, #28]
 8005a6c:	005b      	lsls	r3, r3, #1
 8005a6e:	2203      	movs	r2, #3
 8005a70:	fa02 f303 	lsl.w	r3, r2, r3
 8005a74:	43db      	mvns	r3, r3
 8005a76:	69ba      	ldr	r2, [r7, #24]
 8005a78:	4013      	ands	r3, r2
 8005a7a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005a7c:	683b      	ldr	r3, [r7, #0]
 8005a7e:	685b      	ldr	r3, [r3, #4]
 8005a80:	f003 0203 	and.w	r2, r3, #3
 8005a84:	69fb      	ldr	r3, [r7, #28]
 8005a86:	005b      	lsls	r3, r3, #1
 8005a88:	fa02 f303 	lsl.w	r3, r2, r3
 8005a8c:	69ba      	ldr	r2, [r7, #24]
 8005a8e:	4313      	orrs	r3, r2
 8005a90:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	69ba      	ldr	r2, [r7, #24]
 8005a96:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8005a98:	683b      	ldr	r3, [r7, #0]
 8005a9a:	685b      	ldr	r3, [r3, #4]
 8005a9c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8005aa0:	2b00      	cmp	r3, #0
 8005aa2:	f000 80ae 	beq.w	8005c02 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005aa6:	2300      	movs	r3, #0
 8005aa8:	60fb      	str	r3, [r7, #12]
 8005aaa:	4b5d      	ldr	r3, [pc, #372]	@ (8005c20 <HAL_GPIO_Init+0x300>)
 8005aac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005aae:	4a5c      	ldr	r2, [pc, #368]	@ (8005c20 <HAL_GPIO_Init+0x300>)
 8005ab0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8005ab4:	6453      	str	r3, [r2, #68]	@ 0x44
 8005ab6:	4b5a      	ldr	r3, [pc, #360]	@ (8005c20 <HAL_GPIO_Init+0x300>)
 8005ab8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005aba:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005abe:	60fb      	str	r3, [r7, #12]
 8005ac0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8005ac2:	4a58      	ldr	r2, [pc, #352]	@ (8005c24 <HAL_GPIO_Init+0x304>)
 8005ac4:	69fb      	ldr	r3, [r7, #28]
 8005ac6:	089b      	lsrs	r3, r3, #2
 8005ac8:	3302      	adds	r3, #2
 8005aca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005ace:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8005ad0:	69fb      	ldr	r3, [r7, #28]
 8005ad2:	f003 0303 	and.w	r3, r3, #3
 8005ad6:	009b      	lsls	r3, r3, #2
 8005ad8:	220f      	movs	r2, #15
 8005ada:	fa02 f303 	lsl.w	r3, r2, r3
 8005ade:	43db      	mvns	r3, r3
 8005ae0:	69ba      	ldr	r2, [r7, #24]
 8005ae2:	4013      	ands	r3, r2
 8005ae4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	4a4f      	ldr	r2, [pc, #316]	@ (8005c28 <HAL_GPIO_Init+0x308>)
 8005aea:	4293      	cmp	r3, r2
 8005aec:	d025      	beq.n	8005b3a <HAL_GPIO_Init+0x21a>
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	4a4e      	ldr	r2, [pc, #312]	@ (8005c2c <HAL_GPIO_Init+0x30c>)
 8005af2:	4293      	cmp	r3, r2
 8005af4:	d01f      	beq.n	8005b36 <HAL_GPIO_Init+0x216>
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	4a4d      	ldr	r2, [pc, #308]	@ (8005c30 <HAL_GPIO_Init+0x310>)
 8005afa:	4293      	cmp	r3, r2
 8005afc:	d019      	beq.n	8005b32 <HAL_GPIO_Init+0x212>
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	4a4c      	ldr	r2, [pc, #304]	@ (8005c34 <HAL_GPIO_Init+0x314>)
 8005b02:	4293      	cmp	r3, r2
 8005b04:	d013      	beq.n	8005b2e <HAL_GPIO_Init+0x20e>
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	4a4b      	ldr	r2, [pc, #300]	@ (8005c38 <HAL_GPIO_Init+0x318>)
 8005b0a:	4293      	cmp	r3, r2
 8005b0c:	d00d      	beq.n	8005b2a <HAL_GPIO_Init+0x20a>
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	4a4a      	ldr	r2, [pc, #296]	@ (8005c3c <HAL_GPIO_Init+0x31c>)
 8005b12:	4293      	cmp	r3, r2
 8005b14:	d007      	beq.n	8005b26 <HAL_GPIO_Init+0x206>
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	4a49      	ldr	r2, [pc, #292]	@ (8005c40 <HAL_GPIO_Init+0x320>)
 8005b1a:	4293      	cmp	r3, r2
 8005b1c:	d101      	bne.n	8005b22 <HAL_GPIO_Init+0x202>
 8005b1e:	2306      	movs	r3, #6
 8005b20:	e00c      	b.n	8005b3c <HAL_GPIO_Init+0x21c>
 8005b22:	2307      	movs	r3, #7
 8005b24:	e00a      	b.n	8005b3c <HAL_GPIO_Init+0x21c>
 8005b26:	2305      	movs	r3, #5
 8005b28:	e008      	b.n	8005b3c <HAL_GPIO_Init+0x21c>
 8005b2a:	2304      	movs	r3, #4
 8005b2c:	e006      	b.n	8005b3c <HAL_GPIO_Init+0x21c>
 8005b2e:	2303      	movs	r3, #3
 8005b30:	e004      	b.n	8005b3c <HAL_GPIO_Init+0x21c>
 8005b32:	2302      	movs	r3, #2
 8005b34:	e002      	b.n	8005b3c <HAL_GPIO_Init+0x21c>
 8005b36:	2301      	movs	r3, #1
 8005b38:	e000      	b.n	8005b3c <HAL_GPIO_Init+0x21c>
 8005b3a:	2300      	movs	r3, #0
 8005b3c:	69fa      	ldr	r2, [r7, #28]
 8005b3e:	f002 0203 	and.w	r2, r2, #3
 8005b42:	0092      	lsls	r2, r2, #2
 8005b44:	4093      	lsls	r3, r2
 8005b46:	69ba      	ldr	r2, [r7, #24]
 8005b48:	4313      	orrs	r3, r2
 8005b4a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005b4c:	4935      	ldr	r1, [pc, #212]	@ (8005c24 <HAL_GPIO_Init+0x304>)
 8005b4e:	69fb      	ldr	r3, [r7, #28]
 8005b50:	089b      	lsrs	r3, r3, #2
 8005b52:	3302      	adds	r3, #2
 8005b54:	69ba      	ldr	r2, [r7, #24]
 8005b56:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8005b5a:	4b3a      	ldr	r3, [pc, #232]	@ (8005c44 <HAL_GPIO_Init+0x324>)
 8005b5c:	689b      	ldr	r3, [r3, #8]
 8005b5e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005b60:	693b      	ldr	r3, [r7, #16]
 8005b62:	43db      	mvns	r3, r3
 8005b64:	69ba      	ldr	r2, [r7, #24]
 8005b66:	4013      	ands	r3, r2
 8005b68:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8005b6a:	683b      	ldr	r3, [r7, #0]
 8005b6c:	685b      	ldr	r3, [r3, #4]
 8005b6e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005b72:	2b00      	cmp	r3, #0
 8005b74:	d003      	beq.n	8005b7e <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8005b76:	69ba      	ldr	r2, [r7, #24]
 8005b78:	693b      	ldr	r3, [r7, #16]
 8005b7a:	4313      	orrs	r3, r2
 8005b7c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8005b7e:	4a31      	ldr	r2, [pc, #196]	@ (8005c44 <HAL_GPIO_Init+0x324>)
 8005b80:	69bb      	ldr	r3, [r7, #24]
 8005b82:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8005b84:	4b2f      	ldr	r3, [pc, #188]	@ (8005c44 <HAL_GPIO_Init+0x324>)
 8005b86:	68db      	ldr	r3, [r3, #12]
 8005b88:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005b8a:	693b      	ldr	r3, [r7, #16]
 8005b8c:	43db      	mvns	r3, r3
 8005b8e:	69ba      	ldr	r2, [r7, #24]
 8005b90:	4013      	ands	r3, r2
 8005b92:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8005b94:	683b      	ldr	r3, [r7, #0]
 8005b96:	685b      	ldr	r3, [r3, #4]
 8005b98:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005b9c:	2b00      	cmp	r3, #0
 8005b9e:	d003      	beq.n	8005ba8 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8005ba0:	69ba      	ldr	r2, [r7, #24]
 8005ba2:	693b      	ldr	r3, [r7, #16]
 8005ba4:	4313      	orrs	r3, r2
 8005ba6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8005ba8:	4a26      	ldr	r2, [pc, #152]	@ (8005c44 <HAL_GPIO_Init+0x324>)
 8005baa:	69bb      	ldr	r3, [r7, #24]
 8005bac:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8005bae:	4b25      	ldr	r3, [pc, #148]	@ (8005c44 <HAL_GPIO_Init+0x324>)
 8005bb0:	685b      	ldr	r3, [r3, #4]
 8005bb2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005bb4:	693b      	ldr	r3, [r7, #16]
 8005bb6:	43db      	mvns	r3, r3
 8005bb8:	69ba      	ldr	r2, [r7, #24]
 8005bba:	4013      	ands	r3, r2
 8005bbc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8005bbe:	683b      	ldr	r3, [r7, #0]
 8005bc0:	685b      	ldr	r3, [r3, #4]
 8005bc2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005bc6:	2b00      	cmp	r3, #0
 8005bc8:	d003      	beq.n	8005bd2 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8005bca:	69ba      	ldr	r2, [r7, #24]
 8005bcc:	693b      	ldr	r3, [r7, #16]
 8005bce:	4313      	orrs	r3, r2
 8005bd0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8005bd2:	4a1c      	ldr	r2, [pc, #112]	@ (8005c44 <HAL_GPIO_Init+0x324>)
 8005bd4:	69bb      	ldr	r3, [r7, #24]
 8005bd6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8005bd8:	4b1a      	ldr	r3, [pc, #104]	@ (8005c44 <HAL_GPIO_Init+0x324>)
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005bde:	693b      	ldr	r3, [r7, #16]
 8005be0:	43db      	mvns	r3, r3
 8005be2:	69ba      	ldr	r2, [r7, #24]
 8005be4:	4013      	ands	r3, r2
 8005be6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8005be8:	683b      	ldr	r3, [r7, #0]
 8005bea:	685b      	ldr	r3, [r3, #4]
 8005bec:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005bf0:	2b00      	cmp	r3, #0
 8005bf2:	d003      	beq.n	8005bfc <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8005bf4:	69ba      	ldr	r2, [r7, #24]
 8005bf6:	693b      	ldr	r3, [r7, #16]
 8005bf8:	4313      	orrs	r3, r2
 8005bfa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8005bfc:	4a11      	ldr	r2, [pc, #68]	@ (8005c44 <HAL_GPIO_Init+0x324>)
 8005bfe:	69bb      	ldr	r3, [r7, #24]
 8005c00:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005c02:	69fb      	ldr	r3, [r7, #28]
 8005c04:	3301      	adds	r3, #1
 8005c06:	61fb      	str	r3, [r7, #28]
 8005c08:	69fb      	ldr	r3, [r7, #28]
 8005c0a:	2b0f      	cmp	r3, #15
 8005c0c:	f67f ae96 	bls.w	800593c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8005c10:	bf00      	nop
 8005c12:	bf00      	nop
 8005c14:	3724      	adds	r7, #36	@ 0x24
 8005c16:	46bd      	mov	sp, r7
 8005c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c1c:	4770      	bx	lr
 8005c1e:	bf00      	nop
 8005c20:	40023800 	.word	0x40023800
 8005c24:	40013800 	.word	0x40013800
 8005c28:	40020000 	.word	0x40020000
 8005c2c:	40020400 	.word	0x40020400
 8005c30:	40020800 	.word	0x40020800
 8005c34:	40020c00 	.word	0x40020c00
 8005c38:	40021000 	.word	0x40021000
 8005c3c:	40021400 	.word	0x40021400
 8005c40:	40021800 	.word	0x40021800
 8005c44:	40013c00 	.word	0x40013c00

08005c48 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005c48:	b480      	push	{r7}
 8005c4a:	b083      	sub	sp, #12
 8005c4c:	af00      	add	r7, sp, #0
 8005c4e:	6078      	str	r0, [r7, #4]
 8005c50:	460b      	mov	r3, r1
 8005c52:	807b      	strh	r3, [r7, #2]
 8005c54:	4613      	mov	r3, r2
 8005c56:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005c58:	787b      	ldrb	r3, [r7, #1]
 8005c5a:	2b00      	cmp	r3, #0
 8005c5c:	d003      	beq.n	8005c66 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005c5e:	887a      	ldrh	r2, [r7, #2]
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8005c64:	e003      	b.n	8005c6e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8005c66:	887b      	ldrh	r3, [r7, #2]
 8005c68:	041a      	lsls	r2, r3, #16
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	619a      	str	r2, [r3, #24]
}
 8005c6e:	bf00      	nop
 8005c70:	370c      	adds	r7, #12
 8005c72:	46bd      	mov	sp, r7
 8005c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c78:	4770      	bx	lr
	...

08005c7c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005c7c:	b580      	push	{r7, lr}
 8005c7e:	b084      	sub	sp, #16
 8005c80:	af00      	add	r7, sp, #0
 8005c82:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	2b00      	cmp	r3, #0
 8005c88:	d101      	bne.n	8005c8e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005c8a:	2301      	movs	r3, #1
 8005c8c:	e12b      	b.n	8005ee6 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005c94:	b2db      	uxtb	r3, r3
 8005c96:	2b00      	cmp	r3, #0
 8005c98:	d106      	bne.n	8005ca8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	2200      	movs	r2, #0
 8005c9e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8005ca2:	6878      	ldr	r0, [r7, #4]
 8005ca4:	f7fe fbc4 	bl	8004430 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	2224      	movs	r2, #36	@ 0x24
 8005cac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	681a      	ldr	r2, [r3, #0]
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	f022 0201 	bic.w	r2, r2, #1
 8005cbe:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	681a      	ldr	r2, [r3, #0]
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005cce:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	681a      	ldr	r2, [r3, #0]
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005cde:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8005ce0:	f001 f932 	bl	8006f48 <HAL_RCC_GetPCLK1Freq>
 8005ce4:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	685b      	ldr	r3, [r3, #4]
 8005cea:	4a81      	ldr	r2, [pc, #516]	@ (8005ef0 <HAL_I2C_Init+0x274>)
 8005cec:	4293      	cmp	r3, r2
 8005cee:	d807      	bhi.n	8005d00 <HAL_I2C_Init+0x84>
 8005cf0:	68fb      	ldr	r3, [r7, #12]
 8005cf2:	4a80      	ldr	r2, [pc, #512]	@ (8005ef4 <HAL_I2C_Init+0x278>)
 8005cf4:	4293      	cmp	r3, r2
 8005cf6:	bf94      	ite	ls
 8005cf8:	2301      	movls	r3, #1
 8005cfa:	2300      	movhi	r3, #0
 8005cfc:	b2db      	uxtb	r3, r3
 8005cfe:	e006      	b.n	8005d0e <HAL_I2C_Init+0x92>
 8005d00:	68fb      	ldr	r3, [r7, #12]
 8005d02:	4a7d      	ldr	r2, [pc, #500]	@ (8005ef8 <HAL_I2C_Init+0x27c>)
 8005d04:	4293      	cmp	r3, r2
 8005d06:	bf94      	ite	ls
 8005d08:	2301      	movls	r3, #1
 8005d0a:	2300      	movhi	r3, #0
 8005d0c:	b2db      	uxtb	r3, r3
 8005d0e:	2b00      	cmp	r3, #0
 8005d10:	d001      	beq.n	8005d16 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8005d12:	2301      	movs	r3, #1
 8005d14:	e0e7      	b.n	8005ee6 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8005d16:	68fb      	ldr	r3, [r7, #12]
 8005d18:	4a78      	ldr	r2, [pc, #480]	@ (8005efc <HAL_I2C_Init+0x280>)
 8005d1a:	fba2 2303 	umull	r2, r3, r2, r3
 8005d1e:	0c9b      	lsrs	r3, r3, #18
 8005d20:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	685b      	ldr	r3, [r3, #4]
 8005d28:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	68ba      	ldr	r2, [r7, #8]
 8005d32:	430a      	orrs	r2, r1
 8005d34:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	6a1b      	ldr	r3, [r3, #32]
 8005d3c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	685b      	ldr	r3, [r3, #4]
 8005d44:	4a6a      	ldr	r2, [pc, #424]	@ (8005ef0 <HAL_I2C_Init+0x274>)
 8005d46:	4293      	cmp	r3, r2
 8005d48:	d802      	bhi.n	8005d50 <HAL_I2C_Init+0xd4>
 8005d4a:	68bb      	ldr	r3, [r7, #8]
 8005d4c:	3301      	adds	r3, #1
 8005d4e:	e009      	b.n	8005d64 <HAL_I2C_Init+0xe8>
 8005d50:	68bb      	ldr	r3, [r7, #8]
 8005d52:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8005d56:	fb02 f303 	mul.w	r3, r2, r3
 8005d5a:	4a69      	ldr	r2, [pc, #420]	@ (8005f00 <HAL_I2C_Init+0x284>)
 8005d5c:	fba2 2303 	umull	r2, r3, r2, r3
 8005d60:	099b      	lsrs	r3, r3, #6
 8005d62:	3301      	adds	r3, #1
 8005d64:	687a      	ldr	r2, [r7, #4]
 8005d66:	6812      	ldr	r2, [r2, #0]
 8005d68:	430b      	orrs	r3, r1
 8005d6a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	69db      	ldr	r3, [r3, #28]
 8005d72:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8005d76:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	685b      	ldr	r3, [r3, #4]
 8005d7e:	495c      	ldr	r1, [pc, #368]	@ (8005ef0 <HAL_I2C_Init+0x274>)
 8005d80:	428b      	cmp	r3, r1
 8005d82:	d819      	bhi.n	8005db8 <HAL_I2C_Init+0x13c>
 8005d84:	68fb      	ldr	r3, [r7, #12]
 8005d86:	1e59      	subs	r1, r3, #1
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	685b      	ldr	r3, [r3, #4]
 8005d8c:	005b      	lsls	r3, r3, #1
 8005d8e:	fbb1 f3f3 	udiv	r3, r1, r3
 8005d92:	1c59      	adds	r1, r3, #1
 8005d94:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8005d98:	400b      	ands	r3, r1
 8005d9a:	2b00      	cmp	r3, #0
 8005d9c:	d00a      	beq.n	8005db4 <HAL_I2C_Init+0x138>
 8005d9e:	68fb      	ldr	r3, [r7, #12]
 8005da0:	1e59      	subs	r1, r3, #1
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	685b      	ldr	r3, [r3, #4]
 8005da6:	005b      	lsls	r3, r3, #1
 8005da8:	fbb1 f3f3 	udiv	r3, r1, r3
 8005dac:	3301      	adds	r3, #1
 8005dae:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005db2:	e051      	b.n	8005e58 <HAL_I2C_Init+0x1dc>
 8005db4:	2304      	movs	r3, #4
 8005db6:	e04f      	b.n	8005e58 <HAL_I2C_Init+0x1dc>
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	689b      	ldr	r3, [r3, #8]
 8005dbc:	2b00      	cmp	r3, #0
 8005dbe:	d111      	bne.n	8005de4 <HAL_I2C_Init+0x168>
 8005dc0:	68fb      	ldr	r3, [r7, #12]
 8005dc2:	1e58      	subs	r0, r3, #1
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	6859      	ldr	r1, [r3, #4]
 8005dc8:	460b      	mov	r3, r1
 8005dca:	005b      	lsls	r3, r3, #1
 8005dcc:	440b      	add	r3, r1
 8005dce:	fbb0 f3f3 	udiv	r3, r0, r3
 8005dd2:	3301      	adds	r3, #1
 8005dd4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005dd8:	2b00      	cmp	r3, #0
 8005dda:	bf0c      	ite	eq
 8005ddc:	2301      	moveq	r3, #1
 8005dde:	2300      	movne	r3, #0
 8005de0:	b2db      	uxtb	r3, r3
 8005de2:	e012      	b.n	8005e0a <HAL_I2C_Init+0x18e>
 8005de4:	68fb      	ldr	r3, [r7, #12]
 8005de6:	1e58      	subs	r0, r3, #1
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	6859      	ldr	r1, [r3, #4]
 8005dec:	460b      	mov	r3, r1
 8005dee:	009b      	lsls	r3, r3, #2
 8005df0:	440b      	add	r3, r1
 8005df2:	0099      	lsls	r1, r3, #2
 8005df4:	440b      	add	r3, r1
 8005df6:	fbb0 f3f3 	udiv	r3, r0, r3
 8005dfa:	3301      	adds	r3, #1
 8005dfc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005e00:	2b00      	cmp	r3, #0
 8005e02:	bf0c      	ite	eq
 8005e04:	2301      	moveq	r3, #1
 8005e06:	2300      	movne	r3, #0
 8005e08:	b2db      	uxtb	r3, r3
 8005e0a:	2b00      	cmp	r3, #0
 8005e0c:	d001      	beq.n	8005e12 <HAL_I2C_Init+0x196>
 8005e0e:	2301      	movs	r3, #1
 8005e10:	e022      	b.n	8005e58 <HAL_I2C_Init+0x1dc>
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	689b      	ldr	r3, [r3, #8]
 8005e16:	2b00      	cmp	r3, #0
 8005e18:	d10e      	bne.n	8005e38 <HAL_I2C_Init+0x1bc>
 8005e1a:	68fb      	ldr	r3, [r7, #12]
 8005e1c:	1e58      	subs	r0, r3, #1
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	6859      	ldr	r1, [r3, #4]
 8005e22:	460b      	mov	r3, r1
 8005e24:	005b      	lsls	r3, r3, #1
 8005e26:	440b      	add	r3, r1
 8005e28:	fbb0 f3f3 	udiv	r3, r0, r3
 8005e2c:	3301      	adds	r3, #1
 8005e2e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005e32:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005e36:	e00f      	b.n	8005e58 <HAL_I2C_Init+0x1dc>
 8005e38:	68fb      	ldr	r3, [r7, #12]
 8005e3a:	1e58      	subs	r0, r3, #1
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	6859      	ldr	r1, [r3, #4]
 8005e40:	460b      	mov	r3, r1
 8005e42:	009b      	lsls	r3, r3, #2
 8005e44:	440b      	add	r3, r1
 8005e46:	0099      	lsls	r1, r3, #2
 8005e48:	440b      	add	r3, r1
 8005e4a:	fbb0 f3f3 	udiv	r3, r0, r3
 8005e4e:	3301      	adds	r3, #1
 8005e50:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005e54:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8005e58:	6879      	ldr	r1, [r7, #4]
 8005e5a:	6809      	ldr	r1, [r1, #0]
 8005e5c:	4313      	orrs	r3, r2
 8005e5e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	69da      	ldr	r2, [r3, #28]
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	6a1b      	ldr	r3, [r3, #32]
 8005e72:	431a      	orrs	r2, r3
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	430a      	orrs	r2, r1
 8005e7a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	689b      	ldr	r3, [r3, #8]
 8005e82:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8005e86:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8005e8a:	687a      	ldr	r2, [r7, #4]
 8005e8c:	6911      	ldr	r1, [r2, #16]
 8005e8e:	687a      	ldr	r2, [r7, #4]
 8005e90:	68d2      	ldr	r2, [r2, #12]
 8005e92:	4311      	orrs	r1, r2
 8005e94:	687a      	ldr	r2, [r7, #4]
 8005e96:	6812      	ldr	r2, [r2, #0]
 8005e98:	430b      	orrs	r3, r1
 8005e9a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	68db      	ldr	r3, [r3, #12]
 8005ea2:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	695a      	ldr	r2, [r3, #20]
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	699b      	ldr	r3, [r3, #24]
 8005eae:	431a      	orrs	r2, r3
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	430a      	orrs	r2, r1
 8005eb6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	681a      	ldr	r2, [r3, #0]
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	f042 0201 	orr.w	r2, r2, #1
 8005ec6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	2200      	movs	r2, #0
 8005ecc:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	2220      	movs	r2, #32
 8005ed2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	2200      	movs	r2, #0
 8005eda:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	2200      	movs	r2, #0
 8005ee0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8005ee4:	2300      	movs	r3, #0
}
 8005ee6:	4618      	mov	r0, r3
 8005ee8:	3710      	adds	r7, #16
 8005eea:	46bd      	mov	sp, r7
 8005eec:	bd80      	pop	{r7, pc}
 8005eee:	bf00      	nop
 8005ef0:	000186a0 	.word	0x000186a0
 8005ef4:	001e847f 	.word	0x001e847f
 8005ef8:	003d08ff 	.word	0x003d08ff
 8005efc:	431bde83 	.word	0x431bde83
 8005f00:	10624dd3 	.word	0x10624dd3

08005f04 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005f04:	b580      	push	{r7, lr}
 8005f06:	b088      	sub	sp, #32
 8005f08:	af02      	add	r7, sp, #8
 8005f0a:	60f8      	str	r0, [r7, #12]
 8005f0c:	4608      	mov	r0, r1
 8005f0e:	4611      	mov	r1, r2
 8005f10:	461a      	mov	r2, r3
 8005f12:	4603      	mov	r3, r0
 8005f14:	817b      	strh	r3, [r7, #10]
 8005f16:	460b      	mov	r3, r1
 8005f18:	813b      	strh	r3, [r7, #8]
 8005f1a:	4613      	mov	r3, r2
 8005f1c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005f1e:	f7fe fddb 	bl	8004ad8 <HAL_GetTick>
 8005f22:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005f24:	68fb      	ldr	r3, [r7, #12]
 8005f26:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005f2a:	b2db      	uxtb	r3, r3
 8005f2c:	2b20      	cmp	r3, #32
 8005f2e:	f040 80d9 	bne.w	80060e4 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005f32:	697b      	ldr	r3, [r7, #20]
 8005f34:	9300      	str	r3, [sp, #0]
 8005f36:	2319      	movs	r3, #25
 8005f38:	2201      	movs	r2, #1
 8005f3a:	496d      	ldr	r1, [pc, #436]	@ (80060f0 <HAL_I2C_Mem_Write+0x1ec>)
 8005f3c:	68f8      	ldr	r0, [r7, #12]
 8005f3e:	f000 fc8b 	bl	8006858 <I2C_WaitOnFlagUntilTimeout>
 8005f42:	4603      	mov	r3, r0
 8005f44:	2b00      	cmp	r3, #0
 8005f46:	d001      	beq.n	8005f4c <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8005f48:	2302      	movs	r3, #2
 8005f4a:	e0cc      	b.n	80060e6 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005f4c:	68fb      	ldr	r3, [r7, #12]
 8005f4e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005f52:	2b01      	cmp	r3, #1
 8005f54:	d101      	bne.n	8005f5a <HAL_I2C_Mem_Write+0x56>
 8005f56:	2302      	movs	r3, #2
 8005f58:	e0c5      	b.n	80060e6 <HAL_I2C_Mem_Write+0x1e2>
 8005f5a:	68fb      	ldr	r3, [r7, #12]
 8005f5c:	2201      	movs	r2, #1
 8005f5e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005f62:	68fb      	ldr	r3, [r7, #12]
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	f003 0301 	and.w	r3, r3, #1
 8005f6c:	2b01      	cmp	r3, #1
 8005f6e:	d007      	beq.n	8005f80 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005f70:	68fb      	ldr	r3, [r7, #12]
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	681a      	ldr	r2, [r3, #0]
 8005f76:	68fb      	ldr	r3, [r7, #12]
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	f042 0201 	orr.w	r2, r2, #1
 8005f7e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005f80:	68fb      	ldr	r3, [r7, #12]
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	681a      	ldr	r2, [r3, #0]
 8005f86:	68fb      	ldr	r3, [r7, #12]
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005f8e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8005f90:	68fb      	ldr	r3, [r7, #12]
 8005f92:	2221      	movs	r2, #33	@ 0x21
 8005f94:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005f98:	68fb      	ldr	r3, [r7, #12]
 8005f9a:	2240      	movs	r2, #64	@ 0x40
 8005f9c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005fa0:	68fb      	ldr	r3, [r7, #12]
 8005fa2:	2200      	movs	r2, #0
 8005fa4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005fa6:	68fb      	ldr	r3, [r7, #12]
 8005fa8:	6a3a      	ldr	r2, [r7, #32]
 8005faa:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8005fac:	68fb      	ldr	r3, [r7, #12]
 8005fae:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8005fb0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005fb2:	68fb      	ldr	r3, [r7, #12]
 8005fb4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005fb6:	b29a      	uxth	r2, r3
 8005fb8:	68fb      	ldr	r3, [r7, #12]
 8005fba:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005fbc:	68fb      	ldr	r3, [r7, #12]
 8005fbe:	4a4d      	ldr	r2, [pc, #308]	@ (80060f4 <HAL_I2C_Mem_Write+0x1f0>)
 8005fc0:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005fc2:	88f8      	ldrh	r0, [r7, #6]
 8005fc4:	893a      	ldrh	r2, [r7, #8]
 8005fc6:	8979      	ldrh	r1, [r7, #10]
 8005fc8:	697b      	ldr	r3, [r7, #20]
 8005fca:	9301      	str	r3, [sp, #4]
 8005fcc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005fce:	9300      	str	r3, [sp, #0]
 8005fd0:	4603      	mov	r3, r0
 8005fd2:	68f8      	ldr	r0, [r7, #12]
 8005fd4:	f000 fac2 	bl	800655c <I2C_RequestMemoryWrite>
 8005fd8:	4603      	mov	r3, r0
 8005fda:	2b00      	cmp	r3, #0
 8005fdc:	d052      	beq.n	8006084 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8005fde:	2301      	movs	r3, #1
 8005fe0:	e081      	b.n	80060e6 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005fe2:	697a      	ldr	r2, [r7, #20]
 8005fe4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005fe6:	68f8      	ldr	r0, [r7, #12]
 8005fe8:	f000 fd50 	bl	8006a8c <I2C_WaitOnTXEFlagUntilTimeout>
 8005fec:	4603      	mov	r3, r0
 8005fee:	2b00      	cmp	r3, #0
 8005ff0:	d00d      	beq.n	800600e <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005ff2:	68fb      	ldr	r3, [r7, #12]
 8005ff4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ff6:	2b04      	cmp	r3, #4
 8005ff8:	d107      	bne.n	800600a <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005ffa:	68fb      	ldr	r3, [r7, #12]
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	681a      	ldr	r2, [r3, #0]
 8006000:	68fb      	ldr	r3, [r7, #12]
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006008:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800600a:	2301      	movs	r3, #1
 800600c:	e06b      	b.n	80060e6 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800600e:	68fb      	ldr	r3, [r7, #12]
 8006010:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006012:	781a      	ldrb	r2, [r3, #0]
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800601a:	68fb      	ldr	r3, [r7, #12]
 800601c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800601e:	1c5a      	adds	r2, r3, #1
 8006020:	68fb      	ldr	r3, [r7, #12]
 8006022:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8006024:	68fb      	ldr	r3, [r7, #12]
 8006026:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006028:	3b01      	subs	r3, #1
 800602a:	b29a      	uxth	r2, r3
 800602c:	68fb      	ldr	r3, [r7, #12]
 800602e:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8006030:	68fb      	ldr	r3, [r7, #12]
 8006032:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006034:	b29b      	uxth	r3, r3
 8006036:	3b01      	subs	r3, #1
 8006038:	b29a      	uxth	r2, r3
 800603a:	68fb      	ldr	r3, [r7, #12]
 800603c:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800603e:	68fb      	ldr	r3, [r7, #12]
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	695b      	ldr	r3, [r3, #20]
 8006044:	f003 0304 	and.w	r3, r3, #4
 8006048:	2b04      	cmp	r3, #4
 800604a:	d11b      	bne.n	8006084 <HAL_I2C_Mem_Write+0x180>
 800604c:	68fb      	ldr	r3, [r7, #12]
 800604e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006050:	2b00      	cmp	r3, #0
 8006052:	d017      	beq.n	8006084 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006054:	68fb      	ldr	r3, [r7, #12]
 8006056:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006058:	781a      	ldrb	r2, [r3, #0]
 800605a:	68fb      	ldr	r3, [r7, #12]
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8006060:	68fb      	ldr	r3, [r7, #12]
 8006062:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006064:	1c5a      	adds	r2, r3, #1
 8006066:	68fb      	ldr	r3, [r7, #12]
 8006068:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800606a:	68fb      	ldr	r3, [r7, #12]
 800606c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800606e:	3b01      	subs	r3, #1
 8006070:	b29a      	uxth	r2, r3
 8006072:	68fb      	ldr	r3, [r7, #12]
 8006074:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8006076:	68fb      	ldr	r3, [r7, #12]
 8006078:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800607a:	b29b      	uxth	r3, r3
 800607c:	3b01      	subs	r3, #1
 800607e:	b29a      	uxth	r2, r3
 8006080:	68fb      	ldr	r3, [r7, #12]
 8006082:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8006084:	68fb      	ldr	r3, [r7, #12]
 8006086:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006088:	2b00      	cmp	r3, #0
 800608a:	d1aa      	bne.n	8005fe2 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800608c:	697a      	ldr	r2, [r7, #20]
 800608e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006090:	68f8      	ldr	r0, [r7, #12]
 8006092:	f000 fd43 	bl	8006b1c <I2C_WaitOnBTFFlagUntilTimeout>
 8006096:	4603      	mov	r3, r0
 8006098:	2b00      	cmp	r3, #0
 800609a:	d00d      	beq.n	80060b8 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800609c:	68fb      	ldr	r3, [r7, #12]
 800609e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80060a0:	2b04      	cmp	r3, #4
 80060a2:	d107      	bne.n	80060b4 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80060a4:	68fb      	ldr	r3, [r7, #12]
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	681a      	ldr	r2, [r3, #0]
 80060aa:	68fb      	ldr	r3, [r7, #12]
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80060b2:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80060b4:	2301      	movs	r3, #1
 80060b6:	e016      	b.n	80060e6 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80060b8:	68fb      	ldr	r3, [r7, #12]
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	681a      	ldr	r2, [r3, #0]
 80060be:	68fb      	ldr	r3, [r7, #12]
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80060c6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80060c8:	68fb      	ldr	r3, [r7, #12]
 80060ca:	2220      	movs	r2, #32
 80060cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80060d0:	68fb      	ldr	r3, [r7, #12]
 80060d2:	2200      	movs	r2, #0
 80060d4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80060d8:	68fb      	ldr	r3, [r7, #12]
 80060da:	2200      	movs	r2, #0
 80060dc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80060e0:	2300      	movs	r3, #0
 80060e2:	e000      	b.n	80060e6 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 80060e4:	2302      	movs	r3, #2
  }
}
 80060e6:	4618      	mov	r0, r3
 80060e8:	3718      	adds	r7, #24
 80060ea:	46bd      	mov	sp, r7
 80060ec:	bd80      	pop	{r7, pc}
 80060ee:	bf00      	nop
 80060f0:	00100002 	.word	0x00100002
 80060f4:	ffff0000 	.word	0xffff0000

080060f8 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80060f8:	b580      	push	{r7, lr}
 80060fa:	b08c      	sub	sp, #48	@ 0x30
 80060fc:	af02      	add	r7, sp, #8
 80060fe:	60f8      	str	r0, [r7, #12]
 8006100:	4608      	mov	r0, r1
 8006102:	4611      	mov	r1, r2
 8006104:	461a      	mov	r2, r3
 8006106:	4603      	mov	r3, r0
 8006108:	817b      	strh	r3, [r7, #10]
 800610a:	460b      	mov	r3, r1
 800610c:	813b      	strh	r3, [r7, #8]
 800610e:	4613      	mov	r3, r2
 8006110:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8006112:	f7fe fce1 	bl	8004ad8 <HAL_GetTick>
 8006116:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006118:	68fb      	ldr	r3, [r7, #12]
 800611a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800611e:	b2db      	uxtb	r3, r3
 8006120:	2b20      	cmp	r3, #32
 8006122:	f040 8214 	bne.w	800654e <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8006126:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006128:	9300      	str	r3, [sp, #0]
 800612a:	2319      	movs	r3, #25
 800612c:	2201      	movs	r2, #1
 800612e:	497b      	ldr	r1, [pc, #492]	@ (800631c <HAL_I2C_Mem_Read+0x224>)
 8006130:	68f8      	ldr	r0, [r7, #12]
 8006132:	f000 fb91 	bl	8006858 <I2C_WaitOnFlagUntilTimeout>
 8006136:	4603      	mov	r3, r0
 8006138:	2b00      	cmp	r3, #0
 800613a:	d001      	beq.n	8006140 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 800613c:	2302      	movs	r3, #2
 800613e:	e207      	b.n	8006550 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006140:	68fb      	ldr	r3, [r7, #12]
 8006142:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006146:	2b01      	cmp	r3, #1
 8006148:	d101      	bne.n	800614e <HAL_I2C_Mem_Read+0x56>
 800614a:	2302      	movs	r3, #2
 800614c:	e200      	b.n	8006550 <HAL_I2C_Mem_Read+0x458>
 800614e:	68fb      	ldr	r3, [r7, #12]
 8006150:	2201      	movs	r2, #1
 8006152:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8006156:	68fb      	ldr	r3, [r7, #12]
 8006158:	681b      	ldr	r3, [r3, #0]
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	f003 0301 	and.w	r3, r3, #1
 8006160:	2b01      	cmp	r3, #1
 8006162:	d007      	beq.n	8006174 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8006164:	68fb      	ldr	r3, [r7, #12]
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	681a      	ldr	r2, [r3, #0]
 800616a:	68fb      	ldr	r3, [r7, #12]
 800616c:	681b      	ldr	r3, [r3, #0]
 800616e:	f042 0201 	orr.w	r2, r2, #1
 8006172:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006174:	68fb      	ldr	r3, [r7, #12]
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	681a      	ldr	r2, [r3, #0]
 800617a:	68fb      	ldr	r3, [r7, #12]
 800617c:	681b      	ldr	r3, [r3, #0]
 800617e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006182:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8006184:	68fb      	ldr	r3, [r7, #12]
 8006186:	2222      	movs	r2, #34	@ 0x22
 8006188:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800618c:	68fb      	ldr	r3, [r7, #12]
 800618e:	2240      	movs	r2, #64	@ 0x40
 8006190:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006194:	68fb      	ldr	r3, [r7, #12]
 8006196:	2200      	movs	r2, #0
 8006198:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800619a:	68fb      	ldr	r3, [r7, #12]
 800619c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800619e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80061a0:	68fb      	ldr	r3, [r7, #12]
 80061a2:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 80061a4:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80061a6:	68fb      	ldr	r3, [r7, #12]
 80061a8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80061aa:	b29a      	uxth	r2, r3
 80061ac:	68fb      	ldr	r3, [r7, #12]
 80061ae:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80061b0:	68fb      	ldr	r3, [r7, #12]
 80061b2:	4a5b      	ldr	r2, [pc, #364]	@ (8006320 <HAL_I2C_Mem_Read+0x228>)
 80061b4:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80061b6:	88f8      	ldrh	r0, [r7, #6]
 80061b8:	893a      	ldrh	r2, [r7, #8]
 80061ba:	8979      	ldrh	r1, [r7, #10]
 80061bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061be:	9301      	str	r3, [sp, #4]
 80061c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80061c2:	9300      	str	r3, [sp, #0]
 80061c4:	4603      	mov	r3, r0
 80061c6:	68f8      	ldr	r0, [r7, #12]
 80061c8:	f000 fa5e 	bl	8006688 <I2C_RequestMemoryRead>
 80061cc:	4603      	mov	r3, r0
 80061ce:	2b00      	cmp	r3, #0
 80061d0:	d001      	beq.n	80061d6 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 80061d2:	2301      	movs	r3, #1
 80061d4:	e1bc      	b.n	8006550 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 80061d6:	68fb      	ldr	r3, [r7, #12]
 80061d8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80061da:	2b00      	cmp	r3, #0
 80061dc:	d113      	bne.n	8006206 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80061de:	2300      	movs	r3, #0
 80061e0:	623b      	str	r3, [r7, #32]
 80061e2:	68fb      	ldr	r3, [r7, #12]
 80061e4:	681b      	ldr	r3, [r3, #0]
 80061e6:	695b      	ldr	r3, [r3, #20]
 80061e8:	623b      	str	r3, [r7, #32]
 80061ea:	68fb      	ldr	r3, [r7, #12]
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	699b      	ldr	r3, [r3, #24]
 80061f0:	623b      	str	r3, [r7, #32]
 80061f2:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80061f4:	68fb      	ldr	r3, [r7, #12]
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	681a      	ldr	r2, [r3, #0]
 80061fa:	68fb      	ldr	r3, [r7, #12]
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006202:	601a      	str	r2, [r3, #0]
 8006204:	e190      	b.n	8006528 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8006206:	68fb      	ldr	r3, [r7, #12]
 8006208:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800620a:	2b01      	cmp	r3, #1
 800620c:	d11b      	bne.n	8006246 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800620e:	68fb      	ldr	r3, [r7, #12]
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	681a      	ldr	r2, [r3, #0]
 8006214:	68fb      	ldr	r3, [r7, #12]
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800621c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800621e:	2300      	movs	r3, #0
 8006220:	61fb      	str	r3, [r7, #28]
 8006222:	68fb      	ldr	r3, [r7, #12]
 8006224:	681b      	ldr	r3, [r3, #0]
 8006226:	695b      	ldr	r3, [r3, #20]
 8006228:	61fb      	str	r3, [r7, #28]
 800622a:	68fb      	ldr	r3, [r7, #12]
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	699b      	ldr	r3, [r3, #24]
 8006230:	61fb      	str	r3, [r7, #28]
 8006232:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006234:	68fb      	ldr	r3, [r7, #12]
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	681a      	ldr	r2, [r3, #0]
 800623a:	68fb      	ldr	r3, [r7, #12]
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006242:	601a      	str	r2, [r3, #0]
 8006244:	e170      	b.n	8006528 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8006246:	68fb      	ldr	r3, [r7, #12]
 8006248:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800624a:	2b02      	cmp	r3, #2
 800624c:	d11b      	bne.n	8006286 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800624e:	68fb      	ldr	r3, [r7, #12]
 8006250:	681b      	ldr	r3, [r3, #0]
 8006252:	681a      	ldr	r2, [r3, #0]
 8006254:	68fb      	ldr	r3, [r7, #12]
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800625c:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800625e:	68fb      	ldr	r3, [r7, #12]
 8006260:	681b      	ldr	r3, [r3, #0]
 8006262:	681a      	ldr	r2, [r3, #0]
 8006264:	68fb      	ldr	r3, [r7, #12]
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800626c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800626e:	2300      	movs	r3, #0
 8006270:	61bb      	str	r3, [r7, #24]
 8006272:	68fb      	ldr	r3, [r7, #12]
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	695b      	ldr	r3, [r3, #20]
 8006278:	61bb      	str	r3, [r7, #24]
 800627a:	68fb      	ldr	r3, [r7, #12]
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	699b      	ldr	r3, [r3, #24]
 8006280:	61bb      	str	r3, [r7, #24]
 8006282:	69bb      	ldr	r3, [r7, #24]
 8006284:	e150      	b.n	8006528 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006286:	2300      	movs	r3, #0
 8006288:	617b      	str	r3, [r7, #20]
 800628a:	68fb      	ldr	r3, [r7, #12]
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	695b      	ldr	r3, [r3, #20]
 8006290:	617b      	str	r3, [r7, #20]
 8006292:	68fb      	ldr	r3, [r7, #12]
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	699b      	ldr	r3, [r3, #24]
 8006298:	617b      	str	r3, [r7, #20]
 800629a:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 800629c:	e144      	b.n	8006528 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 800629e:	68fb      	ldr	r3, [r7, #12]
 80062a0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80062a2:	2b03      	cmp	r3, #3
 80062a4:	f200 80f1 	bhi.w	800648a <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80062a8:	68fb      	ldr	r3, [r7, #12]
 80062aa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80062ac:	2b01      	cmp	r3, #1
 80062ae:	d123      	bne.n	80062f8 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80062b0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80062b2:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80062b4:	68f8      	ldr	r0, [r7, #12]
 80062b6:	f000 fc79 	bl	8006bac <I2C_WaitOnRXNEFlagUntilTimeout>
 80062ba:	4603      	mov	r3, r0
 80062bc:	2b00      	cmp	r3, #0
 80062be:	d001      	beq.n	80062c4 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 80062c0:	2301      	movs	r3, #1
 80062c2:	e145      	b.n	8006550 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80062c4:	68fb      	ldr	r3, [r7, #12]
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	691a      	ldr	r2, [r3, #16]
 80062ca:	68fb      	ldr	r3, [r7, #12]
 80062cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80062ce:	b2d2      	uxtb	r2, r2
 80062d0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80062d2:	68fb      	ldr	r3, [r7, #12]
 80062d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80062d6:	1c5a      	adds	r2, r3, #1
 80062d8:	68fb      	ldr	r3, [r7, #12]
 80062da:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80062dc:	68fb      	ldr	r3, [r7, #12]
 80062de:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80062e0:	3b01      	subs	r3, #1
 80062e2:	b29a      	uxth	r2, r3
 80062e4:	68fb      	ldr	r3, [r7, #12]
 80062e6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80062e8:	68fb      	ldr	r3, [r7, #12]
 80062ea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80062ec:	b29b      	uxth	r3, r3
 80062ee:	3b01      	subs	r3, #1
 80062f0:	b29a      	uxth	r2, r3
 80062f2:	68fb      	ldr	r3, [r7, #12]
 80062f4:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80062f6:	e117      	b.n	8006528 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80062f8:	68fb      	ldr	r3, [r7, #12]
 80062fa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80062fc:	2b02      	cmp	r3, #2
 80062fe:	d14e      	bne.n	800639e <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006300:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006302:	9300      	str	r3, [sp, #0]
 8006304:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006306:	2200      	movs	r2, #0
 8006308:	4906      	ldr	r1, [pc, #24]	@ (8006324 <HAL_I2C_Mem_Read+0x22c>)
 800630a:	68f8      	ldr	r0, [r7, #12]
 800630c:	f000 faa4 	bl	8006858 <I2C_WaitOnFlagUntilTimeout>
 8006310:	4603      	mov	r3, r0
 8006312:	2b00      	cmp	r3, #0
 8006314:	d008      	beq.n	8006328 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8006316:	2301      	movs	r3, #1
 8006318:	e11a      	b.n	8006550 <HAL_I2C_Mem_Read+0x458>
 800631a:	bf00      	nop
 800631c:	00100002 	.word	0x00100002
 8006320:	ffff0000 	.word	0xffff0000
 8006324:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006328:	68fb      	ldr	r3, [r7, #12]
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	681a      	ldr	r2, [r3, #0]
 800632e:	68fb      	ldr	r3, [r7, #12]
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006336:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006338:	68fb      	ldr	r3, [r7, #12]
 800633a:	681b      	ldr	r3, [r3, #0]
 800633c:	691a      	ldr	r2, [r3, #16]
 800633e:	68fb      	ldr	r3, [r7, #12]
 8006340:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006342:	b2d2      	uxtb	r2, r2
 8006344:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006346:	68fb      	ldr	r3, [r7, #12]
 8006348:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800634a:	1c5a      	adds	r2, r3, #1
 800634c:	68fb      	ldr	r3, [r7, #12]
 800634e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006350:	68fb      	ldr	r3, [r7, #12]
 8006352:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006354:	3b01      	subs	r3, #1
 8006356:	b29a      	uxth	r2, r3
 8006358:	68fb      	ldr	r3, [r7, #12]
 800635a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800635c:	68fb      	ldr	r3, [r7, #12]
 800635e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006360:	b29b      	uxth	r3, r3
 8006362:	3b01      	subs	r3, #1
 8006364:	b29a      	uxth	r2, r3
 8006366:	68fb      	ldr	r3, [r7, #12]
 8006368:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800636a:	68fb      	ldr	r3, [r7, #12]
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	691a      	ldr	r2, [r3, #16]
 8006370:	68fb      	ldr	r3, [r7, #12]
 8006372:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006374:	b2d2      	uxtb	r2, r2
 8006376:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006378:	68fb      	ldr	r3, [r7, #12]
 800637a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800637c:	1c5a      	adds	r2, r3, #1
 800637e:	68fb      	ldr	r3, [r7, #12]
 8006380:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006382:	68fb      	ldr	r3, [r7, #12]
 8006384:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006386:	3b01      	subs	r3, #1
 8006388:	b29a      	uxth	r2, r3
 800638a:	68fb      	ldr	r3, [r7, #12]
 800638c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800638e:	68fb      	ldr	r3, [r7, #12]
 8006390:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006392:	b29b      	uxth	r3, r3
 8006394:	3b01      	subs	r3, #1
 8006396:	b29a      	uxth	r2, r3
 8006398:	68fb      	ldr	r3, [r7, #12]
 800639a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800639c:	e0c4      	b.n	8006528 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800639e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063a0:	9300      	str	r3, [sp, #0]
 80063a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80063a4:	2200      	movs	r2, #0
 80063a6:	496c      	ldr	r1, [pc, #432]	@ (8006558 <HAL_I2C_Mem_Read+0x460>)
 80063a8:	68f8      	ldr	r0, [r7, #12]
 80063aa:	f000 fa55 	bl	8006858 <I2C_WaitOnFlagUntilTimeout>
 80063ae:	4603      	mov	r3, r0
 80063b0:	2b00      	cmp	r3, #0
 80063b2:	d001      	beq.n	80063b8 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 80063b4:	2301      	movs	r3, #1
 80063b6:	e0cb      	b.n	8006550 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80063b8:	68fb      	ldr	r3, [r7, #12]
 80063ba:	681b      	ldr	r3, [r3, #0]
 80063bc:	681a      	ldr	r2, [r3, #0]
 80063be:	68fb      	ldr	r3, [r7, #12]
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80063c6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80063c8:	68fb      	ldr	r3, [r7, #12]
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	691a      	ldr	r2, [r3, #16]
 80063ce:	68fb      	ldr	r3, [r7, #12]
 80063d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80063d2:	b2d2      	uxtb	r2, r2
 80063d4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80063d6:	68fb      	ldr	r3, [r7, #12]
 80063d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80063da:	1c5a      	adds	r2, r3, #1
 80063dc:	68fb      	ldr	r3, [r7, #12]
 80063de:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80063e0:	68fb      	ldr	r3, [r7, #12]
 80063e2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80063e4:	3b01      	subs	r3, #1
 80063e6:	b29a      	uxth	r2, r3
 80063e8:	68fb      	ldr	r3, [r7, #12]
 80063ea:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80063ec:	68fb      	ldr	r3, [r7, #12]
 80063ee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80063f0:	b29b      	uxth	r3, r3
 80063f2:	3b01      	subs	r3, #1
 80063f4:	b29a      	uxth	r2, r3
 80063f6:	68fb      	ldr	r3, [r7, #12]
 80063f8:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80063fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063fc:	9300      	str	r3, [sp, #0]
 80063fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006400:	2200      	movs	r2, #0
 8006402:	4955      	ldr	r1, [pc, #340]	@ (8006558 <HAL_I2C_Mem_Read+0x460>)
 8006404:	68f8      	ldr	r0, [r7, #12]
 8006406:	f000 fa27 	bl	8006858 <I2C_WaitOnFlagUntilTimeout>
 800640a:	4603      	mov	r3, r0
 800640c:	2b00      	cmp	r3, #0
 800640e:	d001      	beq.n	8006414 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8006410:	2301      	movs	r3, #1
 8006412:	e09d      	b.n	8006550 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006414:	68fb      	ldr	r3, [r7, #12]
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	681a      	ldr	r2, [r3, #0]
 800641a:	68fb      	ldr	r3, [r7, #12]
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006422:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006424:	68fb      	ldr	r3, [r7, #12]
 8006426:	681b      	ldr	r3, [r3, #0]
 8006428:	691a      	ldr	r2, [r3, #16]
 800642a:	68fb      	ldr	r3, [r7, #12]
 800642c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800642e:	b2d2      	uxtb	r2, r2
 8006430:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006432:	68fb      	ldr	r3, [r7, #12]
 8006434:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006436:	1c5a      	adds	r2, r3, #1
 8006438:	68fb      	ldr	r3, [r7, #12]
 800643a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800643c:	68fb      	ldr	r3, [r7, #12]
 800643e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006440:	3b01      	subs	r3, #1
 8006442:	b29a      	uxth	r2, r3
 8006444:	68fb      	ldr	r3, [r7, #12]
 8006446:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8006448:	68fb      	ldr	r3, [r7, #12]
 800644a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800644c:	b29b      	uxth	r3, r3
 800644e:	3b01      	subs	r3, #1
 8006450:	b29a      	uxth	r2, r3
 8006452:	68fb      	ldr	r3, [r7, #12]
 8006454:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006456:	68fb      	ldr	r3, [r7, #12]
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	691a      	ldr	r2, [r3, #16]
 800645c:	68fb      	ldr	r3, [r7, #12]
 800645e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006460:	b2d2      	uxtb	r2, r2
 8006462:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006464:	68fb      	ldr	r3, [r7, #12]
 8006466:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006468:	1c5a      	adds	r2, r3, #1
 800646a:	68fb      	ldr	r3, [r7, #12]
 800646c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800646e:	68fb      	ldr	r3, [r7, #12]
 8006470:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006472:	3b01      	subs	r3, #1
 8006474:	b29a      	uxth	r2, r3
 8006476:	68fb      	ldr	r3, [r7, #12]
 8006478:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800647a:	68fb      	ldr	r3, [r7, #12]
 800647c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800647e:	b29b      	uxth	r3, r3
 8006480:	3b01      	subs	r3, #1
 8006482:	b29a      	uxth	r2, r3
 8006484:	68fb      	ldr	r3, [r7, #12]
 8006486:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8006488:	e04e      	b.n	8006528 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800648a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800648c:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800648e:	68f8      	ldr	r0, [r7, #12]
 8006490:	f000 fb8c 	bl	8006bac <I2C_WaitOnRXNEFlagUntilTimeout>
 8006494:	4603      	mov	r3, r0
 8006496:	2b00      	cmp	r3, #0
 8006498:	d001      	beq.n	800649e <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 800649a:	2301      	movs	r3, #1
 800649c:	e058      	b.n	8006550 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800649e:	68fb      	ldr	r3, [r7, #12]
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	691a      	ldr	r2, [r3, #16]
 80064a4:	68fb      	ldr	r3, [r7, #12]
 80064a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80064a8:	b2d2      	uxtb	r2, r2
 80064aa:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80064ac:	68fb      	ldr	r3, [r7, #12]
 80064ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80064b0:	1c5a      	adds	r2, r3, #1
 80064b2:	68fb      	ldr	r3, [r7, #12]
 80064b4:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80064b6:	68fb      	ldr	r3, [r7, #12]
 80064b8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80064ba:	3b01      	subs	r3, #1
 80064bc:	b29a      	uxth	r2, r3
 80064be:	68fb      	ldr	r3, [r7, #12]
 80064c0:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80064c2:	68fb      	ldr	r3, [r7, #12]
 80064c4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80064c6:	b29b      	uxth	r3, r3
 80064c8:	3b01      	subs	r3, #1
 80064ca:	b29a      	uxth	r2, r3
 80064cc:	68fb      	ldr	r3, [r7, #12]
 80064ce:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80064d0:	68fb      	ldr	r3, [r7, #12]
 80064d2:	681b      	ldr	r3, [r3, #0]
 80064d4:	695b      	ldr	r3, [r3, #20]
 80064d6:	f003 0304 	and.w	r3, r3, #4
 80064da:	2b04      	cmp	r3, #4
 80064dc:	d124      	bne.n	8006528 <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 80064de:	68fb      	ldr	r3, [r7, #12]
 80064e0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80064e2:	2b03      	cmp	r3, #3
 80064e4:	d107      	bne.n	80064f6 <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80064e6:	68fb      	ldr	r3, [r7, #12]
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	681a      	ldr	r2, [r3, #0]
 80064ec:	68fb      	ldr	r3, [r7, #12]
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80064f4:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80064f6:	68fb      	ldr	r3, [r7, #12]
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	691a      	ldr	r2, [r3, #16]
 80064fc:	68fb      	ldr	r3, [r7, #12]
 80064fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006500:	b2d2      	uxtb	r2, r2
 8006502:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006504:	68fb      	ldr	r3, [r7, #12]
 8006506:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006508:	1c5a      	adds	r2, r3, #1
 800650a:	68fb      	ldr	r3, [r7, #12]
 800650c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800650e:	68fb      	ldr	r3, [r7, #12]
 8006510:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006512:	3b01      	subs	r3, #1
 8006514:	b29a      	uxth	r2, r3
 8006516:	68fb      	ldr	r3, [r7, #12]
 8006518:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800651a:	68fb      	ldr	r3, [r7, #12]
 800651c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800651e:	b29b      	uxth	r3, r3
 8006520:	3b01      	subs	r3, #1
 8006522:	b29a      	uxth	r2, r3
 8006524:	68fb      	ldr	r3, [r7, #12]
 8006526:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8006528:	68fb      	ldr	r3, [r7, #12]
 800652a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800652c:	2b00      	cmp	r3, #0
 800652e:	f47f aeb6 	bne.w	800629e <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8006532:	68fb      	ldr	r3, [r7, #12]
 8006534:	2220      	movs	r2, #32
 8006536:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800653a:	68fb      	ldr	r3, [r7, #12]
 800653c:	2200      	movs	r2, #0
 800653e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006542:	68fb      	ldr	r3, [r7, #12]
 8006544:	2200      	movs	r2, #0
 8006546:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800654a:	2300      	movs	r3, #0
 800654c:	e000      	b.n	8006550 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 800654e:	2302      	movs	r3, #2
  }
}
 8006550:	4618      	mov	r0, r3
 8006552:	3728      	adds	r7, #40	@ 0x28
 8006554:	46bd      	mov	sp, r7
 8006556:	bd80      	pop	{r7, pc}
 8006558:	00010004 	.word	0x00010004

0800655c <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800655c:	b580      	push	{r7, lr}
 800655e:	b088      	sub	sp, #32
 8006560:	af02      	add	r7, sp, #8
 8006562:	60f8      	str	r0, [r7, #12]
 8006564:	4608      	mov	r0, r1
 8006566:	4611      	mov	r1, r2
 8006568:	461a      	mov	r2, r3
 800656a:	4603      	mov	r3, r0
 800656c:	817b      	strh	r3, [r7, #10]
 800656e:	460b      	mov	r3, r1
 8006570:	813b      	strh	r3, [r7, #8]
 8006572:	4613      	mov	r3, r2
 8006574:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006576:	68fb      	ldr	r3, [r7, #12]
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	681a      	ldr	r2, [r3, #0]
 800657c:	68fb      	ldr	r3, [r7, #12]
 800657e:	681b      	ldr	r3, [r3, #0]
 8006580:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006584:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006586:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006588:	9300      	str	r3, [sp, #0]
 800658a:	6a3b      	ldr	r3, [r7, #32]
 800658c:	2200      	movs	r2, #0
 800658e:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8006592:	68f8      	ldr	r0, [r7, #12]
 8006594:	f000 f960 	bl	8006858 <I2C_WaitOnFlagUntilTimeout>
 8006598:	4603      	mov	r3, r0
 800659a:	2b00      	cmp	r3, #0
 800659c:	d00d      	beq.n	80065ba <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800659e:	68fb      	ldr	r3, [r7, #12]
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80065a8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80065ac:	d103      	bne.n	80065b6 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80065ae:	68fb      	ldr	r3, [r7, #12]
 80065b0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80065b4:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80065b6:	2303      	movs	r3, #3
 80065b8:	e05f      	b.n	800667a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80065ba:	897b      	ldrh	r3, [r7, #10]
 80065bc:	b2db      	uxtb	r3, r3
 80065be:	461a      	mov	r2, r3
 80065c0:	68fb      	ldr	r3, [r7, #12]
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80065c8:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80065ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80065cc:	6a3a      	ldr	r2, [r7, #32]
 80065ce:	492d      	ldr	r1, [pc, #180]	@ (8006684 <I2C_RequestMemoryWrite+0x128>)
 80065d0:	68f8      	ldr	r0, [r7, #12]
 80065d2:	f000 f9bb 	bl	800694c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80065d6:	4603      	mov	r3, r0
 80065d8:	2b00      	cmp	r3, #0
 80065da:	d001      	beq.n	80065e0 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 80065dc:	2301      	movs	r3, #1
 80065de:	e04c      	b.n	800667a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80065e0:	2300      	movs	r3, #0
 80065e2:	617b      	str	r3, [r7, #20]
 80065e4:	68fb      	ldr	r3, [r7, #12]
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	695b      	ldr	r3, [r3, #20]
 80065ea:	617b      	str	r3, [r7, #20]
 80065ec:	68fb      	ldr	r3, [r7, #12]
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	699b      	ldr	r3, [r3, #24]
 80065f2:	617b      	str	r3, [r7, #20]
 80065f4:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80065f6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80065f8:	6a39      	ldr	r1, [r7, #32]
 80065fa:	68f8      	ldr	r0, [r7, #12]
 80065fc:	f000 fa46 	bl	8006a8c <I2C_WaitOnTXEFlagUntilTimeout>
 8006600:	4603      	mov	r3, r0
 8006602:	2b00      	cmp	r3, #0
 8006604:	d00d      	beq.n	8006622 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006606:	68fb      	ldr	r3, [r7, #12]
 8006608:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800660a:	2b04      	cmp	r3, #4
 800660c:	d107      	bne.n	800661e <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800660e:	68fb      	ldr	r3, [r7, #12]
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	681a      	ldr	r2, [r3, #0]
 8006614:	68fb      	ldr	r3, [r7, #12]
 8006616:	681b      	ldr	r3, [r3, #0]
 8006618:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800661c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800661e:	2301      	movs	r3, #1
 8006620:	e02b      	b.n	800667a <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8006622:	88fb      	ldrh	r3, [r7, #6]
 8006624:	2b01      	cmp	r3, #1
 8006626:	d105      	bne.n	8006634 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006628:	893b      	ldrh	r3, [r7, #8]
 800662a:	b2da      	uxtb	r2, r3
 800662c:	68fb      	ldr	r3, [r7, #12]
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	611a      	str	r2, [r3, #16]
 8006632:	e021      	b.n	8006678 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8006634:	893b      	ldrh	r3, [r7, #8]
 8006636:	0a1b      	lsrs	r3, r3, #8
 8006638:	b29b      	uxth	r3, r3
 800663a:	b2da      	uxtb	r2, r3
 800663c:	68fb      	ldr	r3, [r7, #12]
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006642:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006644:	6a39      	ldr	r1, [r7, #32]
 8006646:	68f8      	ldr	r0, [r7, #12]
 8006648:	f000 fa20 	bl	8006a8c <I2C_WaitOnTXEFlagUntilTimeout>
 800664c:	4603      	mov	r3, r0
 800664e:	2b00      	cmp	r3, #0
 8006650:	d00d      	beq.n	800666e <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006652:	68fb      	ldr	r3, [r7, #12]
 8006654:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006656:	2b04      	cmp	r3, #4
 8006658:	d107      	bne.n	800666a <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800665a:	68fb      	ldr	r3, [r7, #12]
 800665c:	681b      	ldr	r3, [r3, #0]
 800665e:	681a      	ldr	r2, [r3, #0]
 8006660:	68fb      	ldr	r3, [r7, #12]
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006668:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800666a:	2301      	movs	r3, #1
 800666c:	e005      	b.n	800667a <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800666e:	893b      	ldrh	r3, [r7, #8]
 8006670:	b2da      	uxtb	r2, r3
 8006672:	68fb      	ldr	r3, [r7, #12]
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8006678:	2300      	movs	r3, #0
}
 800667a:	4618      	mov	r0, r3
 800667c:	3718      	adds	r7, #24
 800667e:	46bd      	mov	sp, r7
 8006680:	bd80      	pop	{r7, pc}
 8006682:	bf00      	nop
 8006684:	00010002 	.word	0x00010002

08006688 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8006688:	b580      	push	{r7, lr}
 800668a:	b088      	sub	sp, #32
 800668c:	af02      	add	r7, sp, #8
 800668e:	60f8      	str	r0, [r7, #12]
 8006690:	4608      	mov	r0, r1
 8006692:	4611      	mov	r1, r2
 8006694:	461a      	mov	r2, r3
 8006696:	4603      	mov	r3, r0
 8006698:	817b      	strh	r3, [r7, #10]
 800669a:	460b      	mov	r3, r1
 800669c:	813b      	strh	r3, [r7, #8]
 800669e:	4613      	mov	r3, r2
 80066a0:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80066a2:	68fb      	ldr	r3, [r7, #12]
 80066a4:	681b      	ldr	r3, [r3, #0]
 80066a6:	681a      	ldr	r2, [r3, #0]
 80066a8:	68fb      	ldr	r3, [r7, #12]
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80066b0:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80066b2:	68fb      	ldr	r3, [r7, #12]
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	681a      	ldr	r2, [r3, #0]
 80066b8:	68fb      	ldr	r3, [r7, #12]
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80066c0:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80066c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066c4:	9300      	str	r3, [sp, #0]
 80066c6:	6a3b      	ldr	r3, [r7, #32]
 80066c8:	2200      	movs	r2, #0
 80066ca:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80066ce:	68f8      	ldr	r0, [r7, #12]
 80066d0:	f000 f8c2 	bl	8006858 <I2C_WaitOnFlagUntilTimeout>
 80066d4:	4603      	mov	r3, r0
 80066d6:	2b00      	cmp	r3, #0
 80066d8:	d00d      	beq.n	80066f6 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80066da:	68fb      	ldr	r3, [r7, #12]
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80066e4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80066e8:	d103      	bne.n	80066f2 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80066ea:	68fb      	ldr	r3, [r7, #12]
 80066ec:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80066f0:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80066f2:	2303      	movs	r3, #3
 80066f4:	e0aa      	b.n	800684c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80066f6:	897b      	ldrh	r3, [r7, #10]
 80066f8:	b2db      	uxtb	r3, r3
 80066fa:	461a      	mov	r2, r3
 80066fc:	68fb      	ldr	r3, [r7, #12]
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8006704:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006706:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006708:	6a3a      	ldr	r2, [r7, #32]
 800670a:	4952      	ldr	r1, [pc, #328]	@ (8006854 <I2C_RequestMemoryRead+0x1cc>)
 800670c:	68f8      	ldr	r0, [r7, #12]
 800670e:	f000 f91d 	bl	800694c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006712:	4603      	mov	r3, r0
 8006714:	2b00      	cmp	r3, #0
 8006716:	d001      	beq.n	800671c <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8006718:	2301      	movs	r3, #1
 800671a:	e097      	b.n	800684c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800671c:	2300      	movs	r3, #0
 800671e:	617b      	str	r3, [r7, #20]
 8006720:	68fb      	ldr	r3, [r7, #12]
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	695b      	ldr	r3, [r3, #20]
 8006726:	617b      	str	r3, [r7, #20]
 8006728:	68fb      	ldr	r3, [r7, #12]
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	699b      	ldr	r3, [r3, #24]
 800672e:	617b      	str	r3, [r7, #20]
 8006730:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006732:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006734:	6a39      	ldr	r1, [r7, #32]
 8006736:	68f8      	ldr	r0, [r7, #12]
 8006738:	f000 f9a8 	bl	8006a8c <I2C_WaitOnTXEFlagUntilTimeout>
 800673c:	4603      	mov	r3, r0
 800673e:	2b00      	cmp	r3, #0
 8006740:	d00d      	beq.n	800675e <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006742:	68fb      	ldr	r3, [r7, #12]
 8006744:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006746:	2b04      	cmp	r3, #4
 8006748:	d107      	bne.n	800675a <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800674a:	68fb      	ldr	r3, [r7, #12]
 800674c:	681b      	ldr	r3, [r3, #0]
 800674e:	681a      	ldr	r2, [r3, #0]
 8006750:	68fb      	ldr	r3, [r7, #12]
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006758:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800675a:	2301      	movs	r3, #1
 800675c:	e076      	b.n	800684c <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800675e:	88fb      	ldrh	r3, [r7, #6]
 8006760:	2b01      	cmp	r3, #1
 8006762:	d105      	bne.n	8006770 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006764:	893b      	ldrh	r3, [r7, #8]
 8006766:	b2da      	uxtb	r2, r3
 8006768:	68fb      	ldr	r3, [r7, #12]
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	611a      	str	r2, [r3, #16]
 800676e:	e021      	b.n	80067b4 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8006770:	893b      	ldrh	r3, [r7, #8]
 8006772:	0a1b      	lsrs	r3, r3, #8
 8006774:	b29b      	uxth	r3, r3
 8006776:	b2da      	uxtb	r2, r3
 8006778:	68fb      	ldr	r3, [r7, #12]
 800677a:	681b      	ldr	r3, [r3, #0]
 800677c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800677e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006780:	6a39      	ldr	r1, [r7, #32]
 8006782:	68f8      	ldr	r0, [r7, #12]
 8006784:	f000 f982 	bl	8006a8c <I2C_WaitOnTXEFlagUntilTimeout>
 8006788:	4603      	mov	r3, r0
 800678a:	2b00      	cmp	r3, #0
 800678c:	d00d      	beq.n	80067aa <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800678e:	68fb      	ldr	r3, [r7, #12]
 8006790:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006792:	2b04      	cmp	r3, #4
 8006794:	d107      	bne.n	80067a6 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006796:	68fb      	ldr	r3, [r7, #12]
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	681a      	ldr	r2, [r3, #0]
 800679c:	68fb      	ldr	r3, [r7, #12]
 800679e:	681b      	ldr	r3, [r3, #0]
 80067a0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80067a4:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80067a6:	2301      	movs	r3, #1
 80067a8:	e050      	b.n	800684c <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80067aa:	893b      	ldrh	r3, [r7, #8]
 80067ac:	b2da      	uxtb	r2, r3
 80067ae:	68fb      	ldr	r3, [r7, #12]
 80067b0:	681b      	ldr	r3, [r3, #0]
 80067b2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80067b4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80067b6:	6a39      	ldr	r1, [r7, #32]
 80067b8:	68f8      	ldr	r0, [r7, #12]
 80067ba:	f000 f967 	bl	8006a8c <I2C_WaitOnTXEFlagUntilTimeout>
 80067be:	4603      	mov	r3, r0
 80067c0:	2b00      	cmp	r3, #0
 80067c2:	d00d      	beq.n	80067e0 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80067c4:	68fb      	ldr	r3, [r7, #12]
 80067c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80067c8:	2b04      	cmp	r3, #4
 80067ca:	d107      	bne.n	80067dc <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80067cc:	68fb      	ldr	r3, [r7, #12]
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	681a      	ldr	r2, [r3, #0]
 80067d2:	68fb      	ldr	r3, [r7, #12]
 80067d4:	681b      	ldr	r3, [r3, #0]
 80067d6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80067da:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80067dc:	2301      	movs	r3, #1
 80067de:	e035      	b.n	800684c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80067e0:	68fb      	ldr	r3, [r7, #12]
 80067e2:	681b      	ldr	r3, [r3, #0]
 80067e4:	681a      	ldr	r2, [r3, #0]
 80067e6:	68fb      	ldr	r3, [r7, #12]
 80067e8:	681b      	ldr	r3, [r3, #0]
 80067ea:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80067ee:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80067f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80067f2:	9300      	str	r3, [sp, #0]
 80067f4:	6a3b      	ldr	r3, [r7, #32]
 80067f6:	2200      	movs	r2, #0
 80067f8:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80067fc:	68f8      	ldr	r0, [r7, #12]
 80067fe:	f000 f82b 	bl	8006858 <I2C_WaitOnFlagUntilTimeout>
 8006802:	4603      	mov	r3, r0
 8006804:	2b00      	cmp	r3, #0
 8006806:	d00d      	beq.n	8006824 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006808:	68fb      	ldr	r3, [r7, #12]
 800680a:	681b      	ldr	r3, [r3, #0]
 800680c:	681b      	ldr	r3, [r3, #0]
 800680e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006812:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006816:	d103      	bne.n	8006820 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006818:	68fb      	ldr	r3, [r7, #12]
 800681a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800681e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8006820:	2303      	movs	r3, #3
 8006822:	e013      	b.n	800684c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8006824:	897b      	ldrh	r3, [r7, #10]
 8006826:	b2db      	uxtb	r3, r3
 8006828:	f043 0301 	orr.w	r3, r3, #1
 800682c:	b2da      	uxtb	r2, r3
 800682e:	68fb      	ldr	r3, [r7, #12]
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006834:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006836:	6a3a      	ldr	r2, [r7, #32]
 8006838:	4906      	ldr	r1, [pc, #24]	@ (8006854 <I2C_RequestMemoryRead+0x1cc>)
 800683a:	68f8      	ldr	r0, [r7, #12]
 800683c:	f000 f886 	bl	800694c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006840:	4603      	mov	r3, r0
 8006842:	2b00      	cmp	r3, #0
 8006844:	d001      	beq.n	800684a <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8006846:	2301      	movs	r3, #1
 8006848:	e000      	b.n	800684c <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 800684a:	2300      	movs	r3, #0
}
 800684c:	4618      	mov	r0, r3
 800684e:	3718      	adds	r7, #24
 8006850:	46bd      	mov	sp, r7
 8006852:	bd80      	pop	{r7, pc}
 8006854:	00010002 	.word	0x00010002

08006858 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8006858:	b580      	push	{r7, lr}
 800685a:	b084      	sub	sp, #16
 800685c:	af00      	add	r7, sp, #0
 800685e:	60f8      	str	r0, [r7, #12]
 8006860:	60b9      	str	r1, [r7, #8]
 8006862:	603b      	str	r3, [r7, #0]
 8006864:	4613      	mov	r3, r2
 8006866:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006868:	e048      	b.n	80068fc <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800686a:	683b      	ldr	r3, [r7, #0]
 800686c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006870:	d044      	beq.n	80068fc <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006872:	f7fe f931 	bl	8004ad8 <HAL_GetTick>
 8006876:	4602      	mov	r2, r0
 8006878:	69bb      	ldr	r3, [r7, #24]
 800687a:	1ad3      	subs	r3, r2, r3
 800687c:	683a      	ldr	r2, [r7, #0]
 800687e:	429a      	cmp	r2, r3
 8006880:	d302      	bcc.n	8006888 <I2C_WaitOnFlagUntilTimeout+0x30>
 8006882:	683b      	ldr	r3, [r7, #0]
 8006884:	2b00      	cmp	r3, #0
 8006886:	d139      	bne.n	80068fc <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8006888:	68bb      	ldr	r3, [r7, #8]
 800688a:	0c1b      	lsrs	r3, r3, #16
 800688c:	b2db      	uxtb	r3, r3
 800688e:	2b01      	cmp	r3, #1
 8006890:	d10d      	bne.n	80068ae <I2C_WaitOnFlagUntilTimeout+0x56>
 8006892:	68fb      	ldr	r3, [r7, #12]
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	695b      	ldr	r3, [r3, #20]
 8006898:	43da      	mvns	r2, r3
 800689a:	68bb      	ldr	r3, [r7, #8]
 800689c:	4013      	ands	r3, r2
 800689e:	b29b      	uxth	r3, r3
 80068a0:	2b00      	cmp	r3, #0
 80068a2:	bf0c      	ite	eq
 80068a4:	2301      	moveq	r3, #1
 80068a6:	2300      	movne	r3, #0
 80068a8:	b2db      	uxtb	r3, r3
 80068aa:	461a      	mov	r2, r3
 80068ac:	e00c      	b.n	80068c8 <I2C_WaitOnFlagUntilTimeout+0x70>
 80068ae:	68fb      	ldr	r3, [r7, #12]
 80068b0:	681b      	ldr	r3, [r3, #0]
 80068b2:	699b      	ldr	r3, [r3, #24]
 80068b4:	43da      	mvns	r2, r3
 80068b6:	68bb      	ldr	r3, [r7, #8]
 80068b8:	4013      	ands	r3, r2
 80068ba:	b29b      	uxth	r3, r3
 80068bc:	2b00      	cmp	r3, #0
 80068be:	bf0c      	ite	eq
 80068c0:	2301      	moveq	r3, #1
 80068c2:	2300      	movne	r3, #0
 80068c4:	b2db      	uxtb	r3, r3
 80068c6:	461a      	mov	r2, r3
 80068c8:	79fb      	ldrb	r3, [r7, #7]
 80068ca:	429a      	cmp	r2, r3
 80068cc:	d116      	bne.n	80068fc <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80068ce:	68fb      	ldr	r3, [r7, #12]
 80068d0:	2200      	movs	r2, #0
 80068d2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80068d4:	68fb      	ldr	r3, [r7, #12]
 80068d6:	2220      	movs	r2, #32
 80068d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80068dc:	68fb      	ldr	r3, [r7, #12]
 80068de:	2200      	movs	r2, #0
 80068e0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80068e4:	68fb      	ldr	r3, [r7, #12]
 80068e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80068e8:	f043 0220 	orr.w	r2, r3, #32
 80068ec:	68fb      	ldr	r3, [r7, #12]
 80068ee:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80068f0:	68fb      	ldr	r3, [r7, #12]
 80068f2:	2200      	movs	r2, #0
 80068f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80068f8:	2301      	movs	r3, #1
 80068fa:	e023      	b.n	8006944 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80068fc:	68bb      	ldr	r3, [r7, #8]
 80068fe:	0c1b      	lsrs	r3, r3, #16
 8006900:	b2db      	uxtb	r3, r3
 8006902:	2b01      	cmp	r3, #1
 8006904:	d10d      	bne.n	8006922 <I2C_WaitOnFlagUntilTimeout+0xca>
 8006906:	68fb      	ldr	r3, [r7, #12]
 8006908:	681b      	ldr	r3, [r3, #0]
 800690a:	695b      	ldr	r3, [r3, #20]
 800690c:	43da      	mvns	r2, r3
 800690e:	68bb      	ldr	r3, [r7, #8]
 8006910:	4013      	ands	r3, r2
 8006912:	b29b      	uxth	r3, r3
 8006914:	2b00      	cmp	r3, #0
 8006916:	bf0c      	ite	eq
 8006918:	2301      	moveq	r3, #1
 800691a:	2300      	movne	r3, #0
 800691c:	b2db      	uxtb	r3, r3
 800691e:	461a      	mov	r2, r3
 8006920:	e00c      	b.n	800693c <I2C_WaitOnFlagUntilTimeout+0xe4>
 8006922:	68fb      	ldr	r3, [r7, #12]
 8006924:	681b      	ldr	r3, [r3, #0]
 8006926:	699b      	ldr	r3, [r3, #24]
 8006928:	43da      	mvns	r2, r3
 800692a:	68bb      	ldr	r3, [r7, #8]
 800692c:	4013      	ands	r3, r2
 800692e:	b29b      	uxth	r3, r3
 8006930:	2b00      	cmp	r3, #0
 8006932:	bf0c      	ite	eq
 8006934:	2301      	moveq	r3, #1
 8006936:	2300      	movne	r3, #0
 8006938:	b2db      	uxtb	r3, r3
 800693a:	461a      	mov	r2, r3
 800693c:	79fb      	ldrb	r3, [r7, #7]
 800693e:	429a      	cmp	r2, r3
 8006940:	d093      	beq.n	800686a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006942:	2300      	movs	r3, #0
}
 8006944:	4618      	mov	r0, r3
 8006946:	3710      	adds	r7, #16
 8006948:	46bd      	mov	sp, r7
 800694a:	bd80      	pop	{r7, pc}

0800694c <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800694c:	b580      	push	{r7, lr}
 800694e:	b084      	sub	sp, #16
 8006950:	af00      	add	r7, sp, #0
 8006952:	60f8      	str	r0, [r7, #12]
 8006954:	60b9      	str	r1, [r7, #8]
 8006956:	607a      	str	r2, [r7, #4]
 8006958:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800695a:	e071      	b.n	8006a40 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800695c:	68fb      	ldr	r3, [r7, #12]
 800695e:	681b      	ldr	r3, [r3, #0]
 8006960:	695b      	ldr	r3, [r3, #20]
 8006962:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006966:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800696a:	d123      	bne.n	80069b4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800696c:	68fb      	ldr	r3, [r7, #12]
 800696e:	681b      	ldr	r3, [r3, #0]
 8006970:	681a      	ldr	r2, [r3, #0]
 8006972:	68fb      	ldr	r3, [r7, #12]
 8006974:	681b      	ldr	r3, [r3, #0]
 8006976:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800697a:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800697c:	68fb      	ldr	r3, [r7, #12]
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8006984:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8006986:	68fb      	ldr	r3, [r7, #12]
 8006988:	2200      	movs	r2, #0
 800698a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800698c:	68fb      	ldr	r3, [r7, #12]
 800698e:	2220      	movs	r2, #32
 8006990:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006994:	68fb      	ldr	r3, [r7, #12]
 8006996:	2200      	movs	r2, #0
 8006998:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800699c:	68fb      	ldr	r3, [r7, #12]
 800699e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80069a0:	f043 0204 	orr.w	r2, r3, #4
 80069a4:	68fb      	ldr	r3, [r7, #12]
 80069a6:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80069a8:	68fb      	ldr	r3, [r7, #12]
 80069aa:	2200      	movs	r2, #0
 80069ac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80069b0:	2301      	movs	r3, #1
 80069b2:	e067      	b.n	8006a84 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80069ba:	d041      	beq.n	8006a40 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80069bc:	f7fe f88c 	bl	8004ad8 <HAL_GetTick>
 80069c0:	4602      	mov	r2, r0
 80069c2:	683b      	ldr	r3, [r7, #0]
 80069c4:	1ad3      	subs	r3, r2, r3
 80069c6:	687a      	ldr	r2, [r7, #4]
 80069c8:	429a      	cmp	r2, r3
 80069ca:	d302      	bcc.n	80069d2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	2b00      	cmp	r3, #0
 80069d0:	d136      	bne.n	8006a40 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80069d2:	68bb      	ldr	r3, [r7, #8]
 80069d4:	0c1b      	lsrs	r3, r3, #16
 80069d6:	b2db      	uxtb	r3, r3
 80069d8:	2b01      	cmp	r3, #1
 80069da:	d10c      	bne.n	80069f6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80069dc:	68fb      	ldr	r3, [r7, #12]
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	695b      	ldr	r3, [r3, #20]
 80069e2:	43da      	mvns	r2, r3
 80069e4:	68bb      	ldr	r3, [r7, #8]
 80069e6:	4013      	ands	r3, r2
 80069e8:	b29b      	uxth	r3, r3
 80069ea:	2b00      	cmp	r3, #0
 80069ec:	bf14      	ite	ne
 80069ee:	2301      	movne	r3, #1
 80069f0:	2300      	moveq	r3, #0
 80069f2:	b2db      	uxtb	r3, r3
 80069f4:	e00b      	b.n	8006a0e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80069f6:	68fb      	ldr	r3, [r7, #12]
 80069f8:	681b      	ldr	r3, [r3, #0]
 80069fa:	699b      	ldr	r3, [r3, #24]
 80069fc:	43da      	mvns	r2, r3
 80069fe:	68bb      	ldr	r3, [r7, #8]
 8006a00:	4013      	ands	r3, r2
 8006a02:	b29b      	uxth	r3, r3
 8006a04:	2b00      	cmp	r3, #0
 8006a06:	bf14      	ite	ne
 8006a08:	2301      	movne	r3, #1
 8006a0a:	2300      	moveq	r3, #0
 8006a0c:	b2db      	uxtb	r3, r3
 8006a0e:	2b00      	cmp	r3, #0
 8006a10:	d016      	beq.n	8006a40 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8006a12:	68fb      	ldr	r3, [r7, #12]
 8006a14:	2200      	movs	r2, #0
 8006a16:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8006a18:	68fb      	ldr	r3, [r7, #12]
 8006a1a:	2220      	movs	r2, #32
 8006a1c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006a20:	68fb      	ldr	r3, [r7, #12]
 8006a22:	2200      	movs	r2, #0
 8006a24:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006a28:	68fb      	ldr	r3, [r7, #12]
 8006a2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006a2c:	f043 0220 	orr.w	r2, r3, #32
 8006a30:	68fb      	ldr	r3, [r7, #12]
 8006a32:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006a34:	68fb      	ldr	r3, [r7, #12]
 8006a36:	2200      	movs	r2, #0
 8006a38:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8006a3c:	2301      	movs	r3, #1
 8006a3e:	e021      	b.n	8006a84 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8006a40:	68bb      	ldr	r3, [r7, #8]
 8006a42:	0c1b      	lsrs	r3, r3, #16
 8006a44:	b2db      	uxtb	r3, r3
 8006a46:	2b01      	cmp	r3, #1
 8006a48:	d10c      	bne.n	8006a64 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8006a4a:	68fb      	ldr	r3, [r7, #12]
 8006a4c:	681b      	ldr	r3, [r3, #0]
 8006a4e:	695b      	ldr	r3, [r3, #20]
 8006a50:	43da      	mvns	r2, r3
 8006a52:	68bb      	ldr	r3, [r7, #8]
 8006a54:	4013      	ands	r3, r2
 8006a56:	b29b      	uxth	r3, r3
 8006a58:	2b00      	cmp	r3, #0
 8006a5a:	bf14      	ite	ne
 8006a5c:	2301      	movne	r3, #1
 8006a5e:	2300      	moveq	r3, #0
 8006a60:	b2db      	uxtb	r3, r3
 8006a62:	e00b      	b.n	8006a7c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8006a64:	68fb      	ldr	r3, [r7, #12]
 8006a66:	681b      	ldr	r3, [r3, #0]
 8006a68:	699b      	ldr	r3, [r3, #24]
 8006a6a:	43da      	mvns	r2, r3
 8006a6c:	68bb      	ldr	r3, [r7, #8]
 8006a6e:	4013      	ands	r3, r2
 8006a70:	b29b      	uxth	r3, r3
 8006a72:	2b00      	cmp	r3, #0
 8006a74:	bf14      	ite	ne
 8006a76:	2301      	movne	r3, #1
 8006a78:	2300      	moveq	r3, #0
 8006a7a:	b2db      	uxtb	r3, r3
 8006a7c:	2b00      	cmp	r3, #0
 8006a7e:	f47f af6d 	bne.w	800695c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8006a82:	2300      	movs	r3, #0
}
 8006a84:	4618      	mov	r0, r3
 8006a86:	3710      	adds	r7, #16
 8006a88:	46bd      	mov	sp, r7
 8006a8a:	bd80      	pop	{r7, pc}

08006a8c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006a8c:	b580      	push	{r7, lr}
 8006a8e:	b084      	sub	sp, #16
 8006a90:	af00      	add	r7, sp, #0
 8006a92:	60f8      	str	r0, [r7, #12]
 8006a94:	60b9      	str	r1, [r7, #8]
 8006a96:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006a98:	e034      	b.n	8006b04 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8006a9a:	68f8      	ldr	r0, [r7, #12]
 8006a9c:	f000 f8e3 	bl	8006c66 <I2C_IsAcknowledgeFailed>
 8006aa0:	4603      	mov	r3, r0
 8006aa2:	2b00      	cmp	r3, #0
 8006aa4:	d001      	beq.n	8006aaa <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8006aa6:	2301      	movs	r3, #1
 8006aa8:	e034      	b.n	8006b14 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006aaa:	68bb      	ldr	r3, [r7, #8]
 8006aac:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006ab0:	d028      	beq.n	8006b04 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006ab2:	f7fe f811 	bl	8004ad8 <HAL_GetTick>
 8006ab6:	4602      	mov	r2, r0
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	1ad3      	subs	r3, r2, r3
 8006abc:	68ba      	ldr	r2, [r7, #8]
 8006abe:	429a      	cmp	r2, r3
 8006ac0:	d302      	bcc.n	8006ac8 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8006ac2:	68bb      	ldr	r3, [r7, #8]
 8006ac4:	2b00      	cmp	r3, #0
 8006ac6:	d11d      	bne.n	8006b04 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8006ac8:	68fb      	ldr	r3, [r7, #12]
 8006aca:	681b      	ldr	r3, [r3, #0]
 8006acc:	695b      	ldr	r3, [r3, #20]
 8006ace:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006ad2:	2b80      	cmp	r3, #128	@ 0x80
 8006ad4:	d016      	beq.n	8006b04 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8006ad6:	68fb      	ldr	r3, [r7, #12]
 8006ad8:	2200      	movs	r2, #0
 8006ada:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8006adc:	68fb      	ldr	r3, [r7, #12]
 8006ade:	2220      	movs	r2, #32
 8006ae0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006ae4:	68fb      	ldr	r3, [r7, #12]
 8006ae6:	2200      	movs	r2, #0
 8006ae8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006aec:	68fb      	ldr	r3, [r7, #12]
 8006aee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006af0:	f043 0220 	orr.w	r2, r3, #32
 8006af4:	68fb      	ldr	r3, [r7, #12]
 8006af6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006af8:	68fb      	ldr	r3, [r7, #12]
 8006afa:	2200      	movs	r2, #0
 8006afc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8006b00:	2301      	movs	r3, #1
 8006b02:	e007      	b.n	8006b14 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006b04:	68fb      	ldr	r3, [r7, #12]
 8006b06:	681b      	ldr	r3, [r3, #0]
 8006b08:	695b      	ldr	r3, [r3, #20]
 8006b0a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006b0e:	2b80      	cmp	r3, #128	@ 0x80
 8006b10:	d1c3      	bne.n	8006a9a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8006b12:	2300      	movs	r3, #0
}
 8006b14:	4618      	mov	r0, r3
 8006b16:	3710      	adds	r7, #16
 8006b18:	46bd      	mov	sp, r7
 8006b1a:	bd80      	pop	{r7, pc}

08006b1c <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006b1c:	b580      	push	{r7, lr}
 8006b1e:	b084      	sub	sp, #16
 8006b20:	af00      	add	r7, sp, #0
 8006b22:	60f8      	str	r0, [r7, #12]
 8006b24:	60b9      	str	r1, [r7, #8]
 8006b26:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8006b28:	e034      	b.n	8006b94 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8006b2a:	68f8      	ldr	r0, [r7, #12]
 8006b2c:	f000 f89b 	bl	8006c66 <I2C_IsAcknowledgeFailed>
 8006b30:	4603      	mov	r3, r0
 8006b32:	2b00      	cmp	r3, #0
 8006b34:	d001      	beq.n	8006b3a <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8006b36:	2301      	movs	r3, #1
 8006b38:	e034      	b.n	8006ba4 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006b3a:	68bb      	ldr	r3, [r7, #8]
 8006b3c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006b40:	d028      	beq.n	8006b94 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006b42:	f7fd ffc9 	bl	8004ad8 <HAL_GetTick>
 8006b46:	4602      	mov	r2, r0
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	1ad3      	subs	r3, r2, r3
 8006b4c:	68ba      	ldr	r2, [r7, #8]
 8006b4e:	429a      	cmp	r2, r3
 8006b50:	d302      	bcc.n	8006b58 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8006b52:	68bb      	ldr	r3, [r7, #8]
 8006b54:	2b00      	cmp	r3, #0
 8006b56:	d11d      	bne.n	8006b94 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8006b58:	68fb      	ldr	r3, [r7, #12]
 8006b5a:	681b      	ldr	r3, [r3, #0]
 8006b5c:	695b      	ldr	r3, [r3, #20]
 8006b5e:	f003 0304 	and.w	r3, r3, #4
 8006b62:	2b04      	cmp	r3, #4
 8006b64:	d016      	beq.n	8006b94 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8006b66:	68fb      	ldr	r3, [r7, #12]
 8006b68:	2200      	movs	r2, #0
 8006b6a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8006b6c:	68fb      	ldr	r3, [r7, #12]
 8006b6e:	2220      	movs	r2, #32
 8006b70:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006b74:	68fb      	ldr	r3, [r7, #12]
 8006b76:	2200      	movs	r2, #0
 8006b78:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006b7c:	68fb      	ldr	r3, [r7, #12]
 8006b7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006b80:	f043 0220 	orr.w	r2, r3, #32
 8006b84:	68fb      	ldr	r3, [r7, #12]
 8006b86:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006b88:	68fb      	ldr	r3, [r7, #12]
 8006b8a:	2200      	movs	r2, #0
 8006b8c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8006b90:	2301      	movs	r3, #1
 8006b92:	e007      	b.n	8006ba4 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8006b94:	68fb      	ldr	r3, [r7, #12]
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	695b      	ldr	r3, [r3, #20]
 8006b9a:	f003 0304 	and.w	r3, r3, #4
 8006b9e:	2b04      	cmp	r3, #4
 8006ba0:	d1c3      	bne.n	8006b2a <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8006ba2:	2300      	movs	r3, #0
}
 8006ba4:	4618      	mov	r0, r3
 8006ba6:	3710      	adds	r7, #16
 8006ba8:	46bd      	mov	sp, r7
 8006baa:	bd80      	pop	{r7, pc}

08006bac <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006bac:	b580      	push	{r7, lr}
 8006bae:	b084      	sub	sp, #16
 8006bb0:	af00      	add	r7, sp, #0
 8006bb2:	60f8      	str	r0, [r7, #12]
 8006bb4:	60b9      	str	r1, [r7, #8]
 8006bb6:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8006bb8:	e049      	b.n	8006c4e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8006bba:	68fb      	ldr	r3, [r7, #12]
 8006bbc:	681b      	ldr	r3, [r3, #0]
 8006bbe:	695b      	ldr	r3, [r3, #20]
 8006bc0:	f003 0310 	and.w	r3, r3, #16
 8006bc4:	2b10      	cmp	r3, #16
 8006bc6:	d119      	bne.n	8006bfc <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006bc8:	68fb      	ldr	r3, [r7, #12]
 8006bca:	681b      	ldr	r3, [r3, #0]
 8006bcc:	f06f 0210 	mvn.w	r2, #16
 8006bd0:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8006bd2:	68fb      	ldr	r3, [r7, #12]
 8006bd4:	2200      	movs	r2, #0
 8006bd6:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006bd8:	68fb      	ldr	r3, [r7, #12]
 8006bda:	2220      	movs	r2, #32
 8006bdc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006be0:	68fb      	ldr	r3, [r7, #12]
 8006be2:	2200      	movs	r2, #0
 8006be4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8006be8:	68fb      	ldr	r3, [r7, #12]
 8006bea:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006bec:	68fb      	ldr	r3, [r7, #12]
 8006bee:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006bf0:	68fb      	ldr	r3, [r7, #12]
 8006bf2:	2200      	movs	r2, #0
 8006bf4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8006bf8:	2301      	movs	r3, #1
 8006bfa:	e030      	b.n	8006c5e <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006bfc:	f7fd ff6c 	bl	8004ad8 <HAL_GetTick>
 8006c00:	4602      	mov	r2, r0
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	1ad3      	subs	r3, r2, r3
 8006c06:	68ba      	ldr	r2, [r7, #8]
 8006c08:	429a      	cmp	r2, r3
 8006c0a:	d302      	bcc.n	8006c12 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8006c0c:	68bb      	ldr	r3, [r7, #8]
 8006c0e:	2b00      	cmp	r3, #0
 8006c10:	d11d      	bne.n	8006c4e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8006c12:	68fb      	ldr	r3, [r7, #12]
 8006c14:	681b      	ldr	r3, [r3, #0]
 8006c16:	695b      	ldr	r3, [r3, #20]
 8006c18:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006c1c:	2b40      	cmp	r3, #64	@ 0x40
 8006c1e:	d016      	beq.n	8006c4e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8006c20:	68fb      	ldr	r3, [r7, #12]
 8006c22:	2200      	movs	r2, #0
 8006c24:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8006c26:	68fb      	ldr	r3, [r7, #12]
 8006c28:	2220      	movs	r2, #32
 8006c2a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006c2e:	68fb      	ldr	r3, [r7, #12]
 8006c30:	2200      	movs	r2, #0
 8006c32:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006c36:	68fb      	ldr	r3, [r7, #12]
 8006c38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c3a:	f043 0220 	orr.w	r2, r3, #32
 8006c3e:	68fb      	ldr	r3, [r7, #12]
 8006c40:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006c42:	68fb      	ldr	r3, [r7, #12]
 8006c44:	2200      	movs	r2, #0
 8006c46:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8006c4a:	2301      	movs	r3, #1
 8006c4c:	e007      	b.n	8006c5e <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8006c4e:	68fb      	ldr	r3, [r7, #12]
 8006c50:	681b      	ldr	r3, [r3, #0]
 8006c52:	695b      	ldr	r3, [r3, #20]
 8006c54:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006c58:	2b40      	cmp	r3, #64	@ 0x40
 8006c5a:	d1ae      	bne.n	8006bba <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8006c5c:	2300      	movs	r3, #0
}
 8006c5e:	4618      	mov	r0, r3
 8006c60:	3710      	adds	r7, #16
 8006c62:	46bd      	mov	sp, r7
 8006c64:	bd80      	pop	{r7, pc}

08006c66 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8006c66:	b480      	push	{r7}
 8006c68:	b083      	sub	sp, #12
 8006c6a:	af00      	add	r7, sp, #0
 8006c6c:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	681b      	ldr	r3, [r3, #0]
 8006c72:	695b      	ldr	r3, [r3, #20]
 8006c74:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006c78:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006c7c:	d11b      	bne.n	8006cb6 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	681b      	ldr	r3, [r3, #0]
 8006c82:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8006c86:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	2200      	movs	r2, #0
 8006c8c:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	2220      	movs	r2, #32
 8006c92:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	2200      	movs	r2, #0
 8006c9a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006ca2:	f043 0204 	orr.w	r2, r3, #4
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	2200      	movs	r2, #0
 8006cae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8006cb2:	2301      	movs	r3, #1
 8006cb4:	e000      	b.n	8006cb8 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8006cb6:	2300      	movs	r3, #0
}
 8006cb8:	4618      	mov	r0, r3
 8006cba:	370c      	adds	r7, #12
 8006cbc:	46bd      	mov	sp, r7
 8006cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cc2:	4770      	bx	lr

08006cc4 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8006cc4:	b580      	push	{r7, lr}
 8006cc6:	b082      	sub	sp, #8
 8006cc8:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 8006cca:	2300      	movs	r3, #0
 8006ccc:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8006cce:	2300      	movs	r3, #0
 8006cd0:	603b      	str	r3, [r7, #0]
 8006cd2:	4b20      	ldr	r3, [pc, #128]	@ (8006d54 <HAL_PWREx_EnableOverDrive+0x90>)
 8006cd4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006cd6:	4a1f      	ldr	r2, [pc, #124]	@ (8006d54 <HAL_PWREx_EnableOverDrive+0x90>)
 8006cd8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006cdc:	6413      	str	r3, [r2, #64]	@ 0x40
 8006cde:	4b1d      	ldr	r3, [pc, #116]	@ (8006d54 <HAL_PWREx_EnableOverDrive+0x90>)
 8006ce0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006ce2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006ce6:	603b      	str	r3, [r7, #0]
 8006ce8:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8006cea:	4b1b      	ldr	r3, [pc, #108]	@ (8006d58 <HAL_PWREx_EnableOverDrive+0x94>)
 8006cec:	2201      	movs	r2, #1
 8006cee:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8006cf0:	f7fd fef2 	bl	8004ad8 <HAL_GetTick>
 8006cf4:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8006cf6:	e009      	b.n	8006d0c <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8006cf8:	f7fd feee 	bl	8004ad8 <HAL_GetTick>
 8006cfc:	4602      	mov	r2, r0
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	1ad3      	subs	r3, r2, r3
 8006d02:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8006d06:	d901      	bls.n	8006d0c <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8006d08:	2303      	movs	r3, #3
 8006d0a:	e01f      	b.n	8006d4c <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8006d0c:	4b13      	ldr	r3, [pc, #76]	@ (8006d5c <HAL_PWREx_EnableOverDrive+0x98>)
 8006d0e:	685b      	ldr	r3, [r3, #4]
 8006d10:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006d14:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006d18:	d1ee      	bne.n	8006cf8 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8006d1a:	4b11      	ldr	r3, [pc, #68]	@ (8006d60 <HAL_PWREx_EnableOverDrive+0x9c>)
 8006d1c:	2201      	movs	r2, #1
 8006d1e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8006d20:	f7fd feda 	bl	8004ad8 <HAL_GetTick>
 8006d24:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8006d26:	e009      	b.n	8006d3c <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8006d28:	f7fd fed6 	bl	8004ad8 <HAL_GetTick>
 8006d2c:	4602      	mov	r2, r0
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	1ad3      	subs	r3, r2, r3
 8006d32:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8006d36:	d901      	bls.n	8006d3c <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8006d38:	2303      	movs	r3, #3
 8006d3a:	e007      	b.n	8006d4c <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8006d3c:	4b07      	ldr	r3, [pc, #28]	@ (8006d5c <HAL_PWREx_EnableOverDrive+0x98>)
 8006d3e:	685b      	ldr	r3, [r3, #4]
 8006d40:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006d44:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006d48:	d1ee      	bne.n	8006d28 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 8006d4a:	2300      	movs	r3, #0
}
 8006d4c:	4618      	mov	r0, r3
 8006d4e:	3708      	adds	r7, #8
 8006d50:	46bd      	mov	sp, r7
 8006d52:	bd80      	pop	{r7, pc}
 8006d54:	40023800 	.word	0x40023800
 8006d58:	420e0040 	.word	0x420e0040
 8006d5c:	40007000 	.word	0x40007000
 8006d60:	420e0044 	.word	0x420e0044

08006d64 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006d64:	b580      	push	{r7, lr}
 8006d66:	b084      	sub	sp, #16
 8006d68:	af00      	add	r7, sp, #0
 8006d6a:	6078      	str	r0, [r7, #4]
 8006d6c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	2b00      	cmp	r3, #0
 8006d72:	d101      	bne.n	8006d78 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006d74:	2301      	movs	r3, #1
 8006d76:	e0cc      	b.n	8006f12 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006d78:	4b68      	ldr	r3, [pc, #416]	@ (8006f1c <HAL_RCC_ClockConfig+0x1b8>)
 8006d7a:	681b      	ldr	r3, [r3, #0]
 8006d7c:	f003 030f 	and.w	r3, r3, #15
 8006d80:	683a      	ldr	r2, [r7, #0]
 8006d82:	429a      	cmp	r2, r3
 8006d84:	d90c      	bls.n	8006da0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006d86:	4b65      	ldr	r3, [pc, #404]	@ (8006f1c <HAL_RCC_ClockConfig+0x1b8>)
 8006d88:	683a      	ldr	r2, [r7, #0]
 8006d8a:	b2d2      	uxtb	r2, r2
 8006d8c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006d8e:	4b63      	ldr	r3, [pc, #396]	@ (8006f1c <HAL_RCC_ClockConfig+0x1b8>)
 8006d90:	681b      	ldr	r3, [r3, #0]
 8006d92:	f003 030f 	and.w	r3, r3, #15
 8006d96:	683a      	ldr	r2, [r7, #0]
 8006d98:	429a      	cmp	r2, r3
 8006d9a:	d001      	beq.n	8006da0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8006d9c:	2301      	movs	r3, #1
 8006d9e:	e0b8      	b.n	8006f12 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	681b      	ldr	r3, [r3, #0]
 8006da4:	f003 0302 	and.w	r3, r3, #2
 8006da8:	2b00      	cmp	r3, #0
 8006daa:	d020      	beq.n	8006dee <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	681b      	ldr	r3, [r3, #0]
 8006db0:	f003 0304 	and.w	r3, r3, #4
 8006db4:	2b00      	cmp	r3, #0
 8006db6:	d005      	beq.n	8006dc4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006db8:	4b59      	ldr	r3, [pc, #356]	@ (8006f20 <HAL_RCC_ClockConfig+0x1bc>)
 8006dba:	689b      	ldr	r3, [r3, #8]
 8006dbc:	4a58      	ldr	r2, [pc, #352]	@ (8006f20 <HAL_RCC_ClockConfig+0x1bc>)
 8006dbe:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8006dc2:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	681b      	ldr	r3, [r3, #0]
 8006dc8:	f003 0308 	and.w	r3, r3, #8
 8006dcc:	2b00      	cmp	r3, #0
 8006dce:	d005      	beq.n	8006ddc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006dd0:	4b53      	ldr	r3, [pc, #332]	@ (8006f20 <HAL_RCC_ClockConfig+0x1bc>)
 8006dd2:	689b      	ldr	r3, [r3, #8]
 8006dd4:	4a52      	ldr	r2, [pc, #328]	@ (8006f20 <HAL_RCC_ClockConfig+0x1bc>)
 8006dd6:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8006dda:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006ddc:	4b50      	ldr	r3, [pc, #320]	@ (8006f20 <HAL_RCC_ClockConfig+0x1bc>)
 8006dde:	689b      	ldr	r3, [r3, #8]
 8006de0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	689b      	ldr	r3, [r3, #8]
 8006de8:	494d      	ldr	r1, [pc, #308]	@ (8006f20 <HAL_RCC_ClockConfig+0x1bc>)
 8006dea:	4313      	orrs	r3, r2
 8006dec:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	681b      	ldr	r3, [r3, #0]
 8006df2:	f003 0301 	and.w	r3, r3, #1
 8006df6:	2b00      	cmp	r3, #0
 8006df8:	d044      	beq.n	8006e84 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	685b      	ldr	r3, [r3, #4]
 8006dfe:	2b01      	cmp	r3, #1
 8006e00:	d107      	bne.n	8006e12 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006e02:	4b47      	ldr	r3, [pc, #284]	@ (8006f20 <HAL_RCC_ClockConfig+0x1bc>)
 8006e04:	681b      	ldr	r3, [r3, #0]
 8006e06:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006e0a:	2b00      	cmp	r3, #0
 8006e0c:	d119      	bne.n	8006e42 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006e0e:	2301      	movs	r3, #1
 8006e10:	e07f      	b.n	8006f12 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	685b      	ldr	r3, [r3, #4]
 8006e16:	2b02      	cmp	r3, #2
 8006e18:	d003      	beq.n	8006e22 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006e1e:	2b03      	cmp	r3, #3
 8006e20:	d107      	bne.n	8006e32 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006e22:	4b3f      	ldr	r3, [pc, #252]	@ (8006f20 <HAL_RCC_ClockConfig+0x1bc>)
 8006e24:	681b      	ldr	r3, [r3, #0]
 8006e26:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006e2a:	2b00      	cmp	r3, #0
 8006e2c:	d109      	bne.n	8006e42 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006e2e:	2301      	movs	r3, #1
 8006e30:	e06f      	b.n	8006f12 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006e32:	4b3b      	ldr	r3, [pc, #236]	@ (8006f20 <HAL_RCC_ClockConfig+0x1bc>)
 8006e34:	681b      	ldr	r3, [r3, #0]
 8006e36:	f003 0302 	and.w	r3, r3, #2
 8006e3a:	2b00      	cmp	r3, #0
 8006e3c:	d101      	bne.n	8006e42 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006e3e:	2301      	movs	r3, #1
 8006e40:	e067      	b.n	8006f12 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006e42:	4b37      	ldr	r3, [pc, #220]	@ (8006f20 <HAL_RCC_ClockConfig+0x1bc>)
 8006e44:	689b      	ldr	r3, [r3, #8]
 8006e46:	f023 0203 	bic.w	r2, r3, #3
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	685b      	ldr	r3, [r3, #4]
 8006e4e:	4934      	ldr	r1, [pc, #208]	@ (8006f20 <HAL_RCC_ClockConfig+0x1bc>)
 8006e50:	4313      	orrs	r3, r2
 8006e52:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006e54:	f7fd fe40 	bl	8004ad8 <HAL_GetTick>
 8006e58:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006e5a:	e00a      	b.n	8006e72 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006e5c:	f7fd fe3c 	bl	8004ad8 <HAL_GetTick>
 8006e60:	4602      	mov	r2, r0
 8006e62:	68fb      	ldr	r3, [r7, #12]
 8006e64:	1ad3      	subs	r3, r2, r3
 8006e66:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006e6a:	4293      	cmp	r3, r2
 8006e6c:	d901      	bls.n	8006e72 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8006e6e:	2303      	movs	r3, #3
 8006e70:	e04f      	b.n	8006f12 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006e72:	4b2b      	ldr	r3, [pc, #172]	@ (8006f20 <HAL_RCC_ClockConfig+0x1bc>)
 8006e74:	689b      	ldr	r3, [r3, #8]
 8006e76:	f003 020c 	and.w	r2, r3, #12
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	685b      	ldr	r3, [r3, #4]
 8006e7e:	009b      	lsls	r3, r3, #2
 8006e80:	429a      	cmp	r2, r3
 8006e82:	d1eb      	bne.n	8006e5c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006e84:	4b25      	ldr	r3, [pc, #148]	@ (8006f1c <HAL_RCC_ClockConfig+0x1b8>)
 8006e86:	681b      	ldr	r3, [r3, #0]
 8006e88:	f003 030f 	and.w	r3, r3, #15
 8006e8c:	683a      	ldr	r2, [r7, #0]
 8006e8e:	429a      	cmp	r2, r3
 8006e90:	d20c      	bcs.n	8006eac <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006e92:	4b22      	ldr	r3, [pc, #136]	@ (8006f1c <HAL_RCC_ClockConfig+0x1b8>)
 8006e94:	683a      	ldr	r2, [r7, #0]
 8006e96:	b2d2      	uxtb	r2, r2
 8006e98:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006e9a:	4b20      	ldr	r3, [pc, #128]	@ (8006f1c <HAL_RCC_ClockConfig+0x1b8>)
 8006e9c:	681b      	ldr	r3, [r3, #0]
 8006e9e:	f003 030f 	and.w	r3, r3, #15
 8006ea2:	683a      	ldr	r2, [r7, #0]
 8006ea4:	429a      	cmp	r2, r3
 8006ea6:	d001      	beq.n	8006eac <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006ea8:	2301      	movs	r3, #1
 8006eaa:	e032      	b.n	8006f12 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	f003 0304 	and.w	r3, r3, #4
 8006eb4:	2b00      	cmp	r3, #0
 8006eb6:	d008      	beq.n	8006eca <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006eb8:	4b19      	ldr	r3, [pc, #100]	@ (8006f20 <HAL_RCC_ClockConfig+0x1bc>)
 8006eba:	689b      	ldr	r3, [r3, #8]
 8006ebc:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	68db      	ldr	r3, [r3, #12]
 8006ec4:	4916      	ldr	r1, [pc, #88]	@ (8006f20 <HAL_RCC_ClockConfig+0x1bc>)
 8006ec6:	4313      	orrs	r3, r2
 8006ec8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	681b      	ldr	r3, [r3, #0]
 8006ece:	f003 0308 	and.w	r3, r3, #8
 8006ed2:	2b00      	cmp	r3, #0
 8006ed4:	d009      	beq.n	8006eea <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006ed6:	4b12      	ldr	r3, [pc, #72]	@ (8006f20 <HAL_RCC_ClockConfig+0x1bc>)
 8006ed8:	689b      	ldr	r3, [r3, #8]
 8006eda:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	691b      	ldr	r3, [r3, #16]
 8006ee2:	00db      	lsls	r3, r3, #3
 8006ee4:	490e      	ldr	r1, [pc, #56]	@ (8006f20 <HAL_RCC_ClockConfig+0x1bc>)
 8006ee6:	4313      	orrs	r3, r2
 8006ee8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8006eea:	f000 fb7f 	bl	80075ec <HAL_RCC_GetSysClockFreq>
 8006eee:	4602      	mov	r2, r0
 8006ef0:	4b0b      	ldr	r3, [pc, #44]	@ (8006f20 <HAL_RCC_ClockConfig+0x1bc>)
 8006ef2:	689b      	ldr	r3, [r3, #8]
 8006ef4:	091b      	lsrs	r3, r3, #4
 8006ef6:	f003 030f 	and.w	r3, r3, #15
 8006efa:	490a      	ldr	r1, [pc, #40]	@ (8006f24 <HAL_RCC_ClockConfig+0x1c0>)
 8006efc:	5ccb      	ldrb	r3, [r1, r3]
 8006efe:	fa22 f303 	lsr.w	r3, r2, r3
 8006f02:	4a09      	ldr	r2, [pc, #36]	@ (8006f28 <HAL_RCC_ClockConfig+0x1c4>)
 8006f04:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8006f06:	4b09      	ldr	r3, [pc, #36]	@ (8006f2c <HAL_RCC_ClockConfig+0x1c8>)
 8006f08:	681b      	ldr	r3, [r3, #0]
 8006f0a:	4618      	mov	r0, r3
 8006f0c:	f7fd fda0 	bl	8004a50 <HAL_InitTick>

  return HAL_OK;
 8006f10:	2300      	movs	r3, #0
}
 8006f12:	4618      	mov	r0, r3
 8006f14:	3710      	adds	r7, #16
 8006f16:	46bd      	mov	sp, r7
 8006f18:	bd80      	pop	{r7, pc}
 8006f1a:	bf00      	nop
 8006f1c:	40023c00 	.word	0x40023c00
 8006f20:	40023800 	.word	0x40023800
 8006f24:	0800c3d4 	.word	0x0800c3d4
 8006f28:	2000014c 	.word	0x2000014c
 8006f2c:	20000150 	.word	0x20000150

08006f30 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006f30:	b480      	push	{r7}
 8006f32:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006f34:	4b03      	ldr	r3, [pc, #12]	@ (8006f44 <HAL_RCC_GetHCLKFreq+0x14>)
 8006f36:	681b      	ldr	r3, [r3, #0]
}
 8006f38:	4618      	mov	r0, r3
 8006f3a:	46bd      	mov	sp, r7
 8006f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f40:	4770      	bx	lr
 8006f42:	bf00      	nop
 8006f44:	2000014c 	.word	0x2000014c

08006f48 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006f48:	b580      	push	{r7, lr}
 8006f4a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8006f4c:	f7ff fff0 	bl	8006f30 <HAL_RCC_GetHCLKFreq>
 8006f50:	4602      	mov	r2, r0
 8006f52:	4b05      	ldr	r3, [pc, #20]	@ (8006f68 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006f54:	689b      	ldr	r3, [r3, #8]
 8006f56:	0a9b      	lsrs	r3, r3, #10
 8006f58:	f003 0307 	and.w	r3, r3, #7
 8006f5c:	4903      	ldr	r1, [pc, #12]	@ (8006f6c <HAL_RCC_GetPCLK1Freq+0x24>)
 8006f5e:	5ccb      	ldrb	r3, [r1, r3]
 8006f60:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006f64:	4618      	mov	r0, r3
 8006f66:	bd80      	pop	{r7, pc}
 8006f68:	40023800 	.word	0x40023800
 8006f6c:	0800c3e4 	.word	0x0800c3e4

08006f70 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006f70:	b580      	push	{r7, lr}
 8006f72:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8006f74:	f7ff ffdc 	bl	8006f30 <HAL_RCC_GetHCLKFreq>
 8006f78:	4602      	mov	r2, r0
 8006f7a:	4b05      	ldr	r3, [pc, #20]	@ (8006f90 <HAL_RCC_GetPCLK2Freq+0x20>)
 8006f7c:	689b      	ldr	r3, [r3, #8]
 8006f7e:	0b5b      	lsrs	r3, r3, #13
 8006f80:	f003 0307 	and.w	r3, r3, #7
 8006f84:	4903      	ldr	r1, [pc, #12]	@ (8006f94 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006f86:	5ccb      	ldrb	r3, [r1, r3]
 8006f88:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006f8c:	4618      	mov	r0, r3
 8006f8e:	bd80      	pop	{r7, pc}
 8006f90:	40023800 	.word	0x40023800
 8006f94:	0800c3e4 	.word	0x0800c3e4

08006f98 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006f98:	b580      	push	{r7, lr}
 8006f9a:	b08c      	sub	sp, #48	@ 0x30
 8006f9c:	af00      	add	r7, sp, #0
 8006f9e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006fa0:	2300      	movs	r3, #0
 8006fa2:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t tmpreg1 = 0U;
 8006fa4:	2300      	movs	r3, #0
 8006fa6:	623b      	str	r3, [r7, #32]
  uint32_t plli2sp = 0U;
 8006fa8:	2300      	movs	r3, #0
 8006faa:	61fb      	str	r3, [r7, #28]
  uint32_t plli2sq = 0U;
 8006fac:	2300      	movs	r3, #0
 8006fae:	61bb      	str	r3, [r7, #24]
  uint32_t plli2sr = 0U;
 8006fb0:	2300      	movs	r3, #0
 8006fb2:	617b      	str	r3, [r7, #20]
  uint32_t pllsaip = 0U;
 8006fb4:	2300      	movs	r3, #0
 8006fb6:	613b      	str	r3, [r7, #16]
  uint32_t pllsaiq = 0U;
 8006fb8:	2300      	movs	r3, #0
 8006fba:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0U;
 8006fbc:	2300      	movs	r3, #0
 8006fbe:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint32_t pllsaiused = 0U;
 8006fc0:	2300      	movs	r3, #0
 8006fc2:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check the peripheral clock selection parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------ I2S APB1 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == (RCC_PERIPHCLK_I2S_APB1))
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	681b      	ldr	r3, [r3, #0]
 8006fc8:	f003 0301 	and.w	r3, r3, #1
 8006fcc:	2b00      	cmp	r3, #0
 8006fce:	d010      	beq.n	8006ff2 <HAL_RCCEx_PeriphCLKConfig+0x5a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB1CLKSOURCE(PeriphClkInit->I2sApb1ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB1_CONFIG(PeriphClkInit->I2sApb1ClockSelection);
 8006fd0:	4b6f      	ldr	r3, [pc, #444]	@ (8007190 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8006fd2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006fd6:	f023 62c0 	bic.w	r2, r3, #100663296	@ 0x6000000
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006fde:	496c      	ldr	r1, [pc, #432]	@ (8007190 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8006fe0:	4313      	orrs	r3, r2
 8006fe2:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006fea:	2b00      	cmp	r3, #0
 8006fec:	d101      	bne.n	8006ff2 <HAL_RCCEx_PeriphCLKConfig+0x5a>
    {
      plli2sused = 1U;
 8006fee:	2301      	movs	r3, #1
 8006ff0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- I2S APB2 configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == (RCC_PERIPHCLK_I2S_APB2))
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	681b      	ldr	r3, [r3, #0]
 8006ff6:	f003 0302 	and.w	r3, r3, #2
 8006ffa:	2b00      	cmp	r3, #0
 8006ffc:	d010      	beq.n	8007020 <HAL_RCCEx_PeriphCLKConfig+0x88>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB2CLKSOURCE(PeriphClkInit->I2sApb2ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB2_CONFIG(PeriphClkInit->I2sApb2ClockSelection);
 8006ffe:	4b64      	ldr	r3, [pc, #400]	@ (8007190 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8007000:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007004:	f023 52c0 	bic.w	r2, r3, #402653184	@ 0x18000000
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800700c:	4960      	ldr	r1, [pc, #384]	@ (8007190 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800700e:	4313      	orrs	r3, r2
 8007010:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007018:	2b00      	cmp	r3, #0
 800701a:	d101      	bne.n	8007020 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      plli2sused = 1U;
 800701c:	2301      	movs	r3, #1
 800701e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*--------------------------- SAI1 configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	681b      	ldr	r3, [r3, #0]
 8007024:	f003 0304 	and.w	r3, r3, #4
 8007028:	2b00      	cmp	r3, #0
 800702a:	d017      	beq.n	800705c <HAL_RCCEx_PeriphCLKConfig+0xc4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800702c:	4b58      	ldr	r3, [pc, #352]	@ (8007190 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800702e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007032:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800703a:	4955      	ldr	r1, [pc, #340]	@ (8007190 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800703c:	4313      	orrs	r3, r2
 800703e:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007046:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800704a:	d101      	bne.n	8007050 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      plli2sused = 1U;
 800704c:	2301      	movs	r3, #1
 800704e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007054:	2b00      	cmp	r3, #0
 8007056:	d101      	bne.n	800705c <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      pllsaiused = 1U;
 8007058:	2301      	movs	r3, #1
 800705a:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*-------------------------- SAI2 configuration ----------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	681b      	ldr	r3, [r3, #0]
 8007060:	f003 0308 	and.w	r3, r3, #8
 8007064:	2b00      	cmp	r3, #0
 8007066:	d017      	beq.n	8007098 <HAL_RCCEx_PeriphCLKConfig+0x100>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8007068:	4b49      	ldr	r3, [pc, #292]	@ (8007190 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800706a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800706e:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007076:	4946      	ldr	r1, [pc, #280]	@ (8007190 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8007078:	4313      	orrs	r3, r2
 800707a:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007082:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007086:	d101      	bne.n	800708c <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      plli2sused = 1U;
 8007088:	2301      	movs	r3, #1
 800708a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007090:	2b00      	cmp	r3, #0
 8007092:	d101      	bne.n	8007098 <HAL_RCCEx_PeriphCLKConfig+0x100>
    {
      pllsaiused = 1U;
 8007094:	2301      	movs	r3, #1
 8007096:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- RTC configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	681b      	ldr	r3, [r3, #0]
 800709c:	f003 0320 	and.w	r3, r3, #32
 80070a0:	2b00      	cmp	r3, #0
 80070a2:	f000 808a 	beq.w	80071ba <HAL_RCCEx_PeriphCLKConfig+0x222>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80070a6:	2300      	movs	r3, #0
 80070a8:	60bb      	str	r3, [r7, #8]
 80070aa:	4b39      	ldr	r3, [pc, #228]	@ (8007190 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80070ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80070ae:	4a38      	ldr	r2, [pc, #224]	@ (8007190 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80070b0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80070b4:	6413      	str	r3, [r2, #64]	@ 0x40
 80070b6:	4b36      	ldr	r3, [pc, #216]	@ (8007190 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80070b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80070ba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80070be:	60bb      	str	r3, [r7, #8]
 80070c0:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 80070c2:	4b34      	ldr	r3, [pc, #208]	@ (8007194 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 80070c4:	681b      	ldr	r3, [r3, #0]
 80070c6:	4a33      	ldr	r2, [pc, #204]	@ (8007194 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 80070c8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80070cc:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80070ce:	f7fd fd03 	bl	8004ad8 <HAL_GetTick>
 80070d2:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 80070d4:	e008      	b.n	80070e8 <HAL_RCCEx_PeriphCLKConfig+0x150>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80070d6:	f7fd fcff 	bl	8004ad8 <HAL_GetTick>
 80070da:	4602      	mov	r2, r0
 80070dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80070de:	1ad3      	subs	r3, r2, r3
 80070e0:	2b02      	cmp	r3, #2
 80070e2:	d901      	bls.n	80070e8 <HAL_RCCEx_PeriphCLKConfig+0x150>
      {
        return HAL_TIMEOUT;
 80070e4:	2303      	movs	r3, #3
 80070e6:	e278      	b.n	80075da <HAL_RCCEx_PeriphCLKConfig+0x642>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 80070e8:	4b2a      	ldr	r3, [pc, #168]	@ (8007194 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 80070ea:	681b      	ldr	r3, [r3, #0]
 80070ec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80070f0:	2b00      	cmp	r3, #0
 80070f2:	d0f0      	beq.n	80070d6 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80070f4:	4b26      	ldr	r3, [pc, #152]	@ (8007190 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80070f6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80070f8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80070fc:	623b      	str	r3, [r7, #32]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80070fe:	6a3b      	ldr	r3, [r7, #32]
 8007100:	2b00      	cmp	r3, #0
 8007102:	d02f      	beq.n	8007164 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007108:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800710c:	6a3a      	ldr	r2, [r7, #32]
 800710e:	429a      	cmp	r2, r3
 8007110:	d028      	beq.n	8007164 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8007112:	4b1f      	ldr	r3, [pc, #124]	@ (8007190 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8007114:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007116:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800711a:	623b      	str	r3, [r7, #32]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800711c:	4b1e      	ldr	r3, [pc, #120]	@ (8007198 <HAL_RCCEx_PeriphCLKConfig+0x200>)
 800711e:	2201      	movs	r2, #1
 8007120:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8007122:	4b1d      	ldr	r3, [pc, #116]	@ (8007198 <HAL_RCCEx_PeriphCLKConfig+0x200>)
 8007124:	2200      	movs	r2, #0
 8007126:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8007128:	4a19      	ldr	r2, [pc, #100]	@ (8007190 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800712a:	6a3b      	ldr	r3, [r7, #32]
 800712c:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800712e:	4b18      	ldr	r3, [pc, #96]	@ (8007190 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8007130:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007132:	f003 0301 	and.w	r3, r3, #1
 8007136:	2b01      	cmp	r3, #1
 8007138:	d114      	bne.n	8007164 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 800713a:	f7fd fccd 	bl	8004ad8 <HAL_GetTick>
 800713e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007140:	e00a      	b.n	8007158 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007142:	f7fd fcc9 	bl	8004ad8 <HAL_GetTick>
 8007146:	4602      	mov	r2, r0
 8007148:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800714a:	1ad3      	subs	r3, r2, r3
 800714c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007150:	4293      	cmp	r3, r2
 8007152:	d901      	bls.n	8007158 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
          {
            return HAL_TIMEOUT;
 8007154:	2303      	movs	r3, #3
 8007156:	e240      	b.n	80075da <HAL_RCCEx_PeriphCLKConfig+0x642>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007158:	4b0d      	ldr	r3, [pc, #52]	@ (8007190 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800715a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800715c:	f003 0302 	and.w	r3, r3, #2
 8007160:	2b00      	cmp	r3, #0
 8007162:	d0ee      	beq.n	8007142 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007168:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800716c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007170:	d114      	bne.n	800719c <HAL_RCCEx_PeriphCLKConfig+0x204>
 8007172:	4b07      	ldr	r3, [pc, #28]	@ (8007190 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8007174:	689b      	ldr	r3, [r3, #8]
 8007176:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800717e:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8007182:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007186:	4902      	ldr	r1, [pc, #8]	@ (8007190 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8007188:	4313      	orrs	r3, r2
 800718a:	608b      	str	r3, [r1, #8]
 800718c:	e00c      	b.n	80071a8 <HAL_RCCEx_PeriphCLKConfig+0x210>
 800718e:	bf00      	nop
 8007190:	40023800 	.word	0x40023800
 8007194:	40007000 	.word	0x40007000
 8007198:	42470e40 	.word	0x42470e40
 800719c:	4b4a      	ldr	r3, [pc, #296]	@ (80072c8 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800719e:	689b      	ldr	r3, [r3, #8]
 80071a0:	4a49      	ldr	r2, [pc, #292]	@ (80072c8 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80071a2:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 80071a6:	6093      	str	r3, [r2, #8]
 80071a8:	4b47      	ldr	r3, [pc, #284]	@ (80072c8 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80071aa:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80071b0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80071b4:	4944      	ldr	r1, [pc, #272]	@ (80072c8 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80071b6:	4313      	orrs	r3, r2
 80071b8:	670b      	str	r3, [r1, #112]	@ 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	681b      	ldr	r3, [r3, #0]
 80071be:	f003 0310 	and.w	r3, r3, #16
 80071c2:	2b00      	cmp	r3, #0
 80071c4:	d004      	beq.n	80071d0 <HAL_RCCEx_PeriphCLKConfig+0x238>
  {
    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	f893 2058 	ldrb.w	r2, [r3, #88]	@ 0x58
 80071cc:	4b3f      	ldr	r3, [pc, #252]	@ (80072cc <HAL_RCCEx_PeriphCLKConfig+0x334>)
 80071ce:	601a      	str	r2, [r3, #0]
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- FMPI2C1 Configuration -----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMPI2C1) == RCC_PERIPHCLK_FMPI2C1)
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	681b      	ldr	r3, [r3, #0]
 80071d4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80071d8:	2b00      	cmp	r3, #0
 80071da:	d00a      	beq.n	80071f2 <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FMPI2C1CLKSOURCE(PeriphClkInit->Fmpi2c1ClockSelection));

    /* Configure the FMPI2C1 clock source */
    __HAL_RCC_FMPI2C1_CONFIG(PeriphClkInit->Fmpi2c1ClockSelection);
 80071dc:	4b3a      	ldr	r3, [pc, #232]	@ (80072c8 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80071de:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80071e2:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80071ea:	4937      	ldr	r1, [pc, #220]	@ (80072c8 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80071ec:	4313      	orrs	r3, r2
 80071ee:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ CEC Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	681b      	ldr	r3, [r3, #0]
 80071f6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80071fa:	2b00      	cmp	r3, #0
 80071fc:	d00a      	beq.n	8007214 <HAL_RCCEx_PeriphCLKConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80071fe:	4b32      	ldr	r3, [pc, #200]	@ (80072c8 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8007200:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007204:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800720c:	492e      	ldr	r1, [pc, #184]	@ (80072c8 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800720e:	4313      	orrs	r3, r2
 8007210:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- CLK48 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	681b      	ldr	r3, [r3, #0]
 8007218:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800721c:	2b00      	cmp	r3, #0
 800721e:	d011      	beq.n	8007244 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48CLKSOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 clock source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8007220:	4b29      	ldr	r3, [pc, #164]	@ (80072c8 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8007222:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007226:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800722e:	4926      	ldr	r1, [pc, #152]	@ (80072c8 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8007230:	4313      	orrs	r3, r2
 8007232:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94

    /* Enable the PLLSAI when it's used as clock source for CLK48 */
    if (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP)
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800723a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800723e:	d101      	bne.n	8007244 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    {
      pllsaiused = 1U;
 8007240:	2301      	movs	r3, #1
 8007242:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- SDIO Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO)
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	681b      	ldr	r3, [r3, #0]
 8007248:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800724c:	2b00      	cmp	r3, #0
 800724e:	d00a      	beq.n	8007266 <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDIOCLKSOURCE(PeriphClkInit->SdioClockSelection));

    /* Configure the SDIO clock source */
    __HAL_RCC_SDIO_CONFIG(PeriphClkInit->SdioClockSelection);
 8007250:	4b1d      	ldr	r3, [pc, #116]	@ (80072c8 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8007252:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007256:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800725e:	491a      	ldr	r1, [pc, #104]	@ (80072c8 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8007260:	4313      	orrs	r3, r2
 8007262:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ SPDIFRX Configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	681b      	ldr	r3, [r3, #0]
 800726a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800726e:	2b00      	cmp	r3, #0
 8007270:	d011      	beq.n	8007296 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPDIFRXCLKSOURCE(PeriphClkInit->SpdifClockSelection));

    /* Configure the SPDIFRX clock source */
    __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifClockSelection);
 8007272:	4b15      	ldr	r3, [pc, #84]	@ (80072c8 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8007274:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007278:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007280:	4911      	ldr	r1, [pc, #68]	@ (80072c8 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8007282:	4313      	orrs	r3, r2
 8007284:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
    /* Enable the PLLI2S when it's used as clock source for SPDIFRX */
    if (PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP)
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800728c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007290:	d101      	bne.n	8007296 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
    {
      plli2sused = 1U;
 8007292:	2301      	movs	r3, #1
 8007294:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /*--------------------------------------------------------------------------*/

  /*---------------------------- PLLI2S Configuration ------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S on APB1,
     I2S on APB2 or SPDIFRX */
  if ((plli2sused == 1U) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 8007296:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007298:	2b01      	cmp	r3, #1
 800729a:	d005      	beq.n	80072a8 <HAL_RCCEx_PeriphCLKConfig+0x310>
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	681b      	ldr	r3, [r3, #0]
 80072a0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80072a4:	f040 80ff 	bne.w	80074a6 <HAL_RCCEx_PeriphCLKConfig+0x50e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80072a8:	4b09      	ldr	r3, [pc, #36]	@ (80072d0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80072aa:	2200      	movs	r2, #0
 80072ac:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80072ae:	f7fd fc13 	bl	8004ad8 <HAL_GetTick>
 80072b2:	6278      	str	r0, [r7, #36]	@ 0x24
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80072b4:	e00e      	b.n	80072d4 <HAL_RCCEx_PeriphCLKConfig+0x33c>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80072b6:	f7fd fc0f 	bl	8004ad8 <HAL_GetTick>
 80072ba:	4602      	mov	r2, r0
 80072bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80072be:	1ad3      	subs	r3, r2, r3
 80072c0:	2b02      	cmp	r3, #2
 80072c2:	d907      	bls.n	80072d4 <HAL_RCCEx_PeriphCLKConfig+0x33c>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80072c4:	2303      	movs	r3, #3
 80072c6:	e188      	b.n	80075da <HAL_RCCEx_PeriphCLKConfig+0x642>
 80072c8:	40023800 	.word	0x40023800
 80072cc:	424711e0 	.word	0x424711e0
 80072d0:	42470068 	.word	0x42470068
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80072d4:	4b7e      	ldr	r3, [pc, #504]	@ (80074d0 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80072d6:	681b      	ldr	r3, [r3, #0]
 80072d8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80072dc:	2b00      	cmp	r3, #0
 80072de:	d1ea      	bne.n	80072b6 <HAL_RCCEx_PeriphCLKConfig+0x31e>
    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*------ In Case of PLLI2S is selected as source clock for I2S -----------*/
    if (((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1)
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	681b      	ldr	r3, [r3, #0]
 80072e4:	f003 0301 	and.w	r3, r3, #1
 80072e8:	2b00      	cmp	r3, #0
 80072ea:	d003      	beq.n	80072f4 <HAL_RCCEx_PeriphCLKConfig+0x35c>
         && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80072f0:	2b00      	cmp	r3, #0
 80072f2:	d009      	beq.n	8007308 <HAL_RCCEx_PeriphCLKConfig+0x370>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	681b      	ldr	r3, [r3, #0]
 80072f8:	f003 0302 	and.w	r3, r3, #2
         && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 80072fc:	2b00      	cmp	r3, #0
 80072fe:	d028      	beq.n	8007352 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007304:	2b00      	cmp	r3, #0
 8007306:	d124      	bne.n	8007352 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP/PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8007308:	4b71      	ldr	r3, [pc, #452]	@ (80074d0 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800730a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800730e:	0c1b      	lsrs	r3, r3, #16
 8007310:	f003 0303 	and.w	r3, r3, #3
 8007314:	3301      	adds	r3, #1
 8007316:	005b      	lsls	r3, r3, #1
 8007318:	61fb      	str	r3, [r7, #28]
      plli2sq = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800731a:	4b6d      	ldr	r3, [pc, #436]	@ (80074d0 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800731c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007320:	0e1b      	lsrs	r3, r3, #24
 8007322:	f003 030f 	and.w	r3, r3, #15
 8007326:	61bb      	str	r3, [r7, #24]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, plli2sp, plli2sq,
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	685a      	ldr	r2, [r3, #4]
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	689b      	ldr	r3, [r3, #8]
 8007330:	019b      	lsls	r3, r3, #6
 8007332:	431a      	orrs	r2, r3
 8007334:	69fb      	ldr	r3, [r7, #28]
 8007336:	085b      	lsrs	r3, r3, #1
 8007338:	3b01      	subs	r3, #1
 800733a:	041b      	lsls	r3, r3, #16
 800733c:	431a      	orrs	r2, r3
 800733e:	69bb      	ldr	r3, [r7, #24]
 8007340:	061b      	lsls	r3, r3, #24
 8007342:	431a      	orrs	r2, r3
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	695b      	ldr	r3, [r3, #20]
 8007348:	071b      	lsls	r3, r3, #28
 800734a:	4961      	ldr	r1, [pc, #388]	@ (80074d0 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800734c:	4313      	orrs	r3, r2
 800734e:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                              PeriphClkInit->PLLI2S.PLLI2SR);
    }

    /*------- In Case of PLLI2S is selected as source clock for SAI ----------*/
    if (((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	681b      	ldr	r3, [r3, #0]
 8007356:	f003 0304 	and.w	r3, r3, #4
 800735a:	2b00      	cmp	r3, #0
 800735c:	d004      	beq.n	8007368 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
         && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007362:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007366:	d00a      	beq.n	800737e <HAL_RCCEx_PeriphCLKConfig+0x3e6>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	681b      	ldr	r3, [r3, #0]
 800736c:	f003 0308 	and.w	r3, r3, #8
         && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8007370:	2b00      	cmp	r3, #0
 8007372:	d035      	beq.n	80073e0 <HAL_RCCEx_PeriphCLKConfig+0x448>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007378:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800737c:	d130      	bne.n	80073e0 <HAL_RCCEx_PeriphCLKConfig+0x448>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP/PLLI2SR value from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 800737e:	4b54      	ldr	r3, [pc, #336]	@ (80074d0 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8007380:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007384:	0c1b      	lsrs	r3, r3, #16
 8007386:	f003 0303 	and.w	r3, r3, #3
 800738a:	3301      	adds	r3, #1
 800738c:	005b      	lsls	r3, r3, #1
 800738e:	61fb      	str	r3, [r7, #28]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8007390:	4b4f      	ldr	r3, [pc, #316]	@ (80074d0 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8007392:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007396:	0f1b      	lsrs	r3, r3, #28
 8007398:	f003 0307 	and.w	r3, r3, #7
 800739c:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, plli2sp,
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	685a      	ldr	r2, [r3, #4]
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	689b      	ldr	r3, [r3, #8]
 80073a6:	019b      	lsls	r3, r3, #6
 80073a8:	431a      	orrs	r2, r3
 80073aa:	69fb      	ldr	r3, [r7, #28]
 80073ac:	085b      	lsrs	r3, r3, #1
 80073ae:	3b01      	subs	r3, #1
 80073b0:	041b      	lsls	r3, r3, #16
 80073b2:	431a      	orrs	r2, r3
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	691b      	ldr	r3, [r3, #16]
 80073b8:	061b      	lsls	r3, r3, #24
 80073ba:	431a      	orrs	r2, r3
 80073bc:	697b      	ldr	r3, [r7, #20]
 80073be:	071b      	lsls	r3, r3, #28
 80073c0:	4943      	ldr	r1, [pc, #268]	@ (80074d0 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80073c2:	4313      	orrs	r3, r2
 80073c4:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                              PeriphClkInit->PLLI2S.PLLI2SQ, plli2sr);

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 80073c8:	4b41      	ldr	r3, [pc, #260]	@ (80074d0 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80073ca:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80073ce:	f023 021f 	bic.w	r2, r3, #31
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80073d6:	3b01      	subs	r3, #1
 80073d8:	493d      	ldr	r1, [pc, #244]	@ (80074d0 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80073da:	4313      	orrs	r3, r2
 80073dc:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*------ In Case of PLLI2S is selected as source clock for SPDIFRX -------*/
    if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	681b      	ldr	r3, [r3, #0]
 80073e4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80073e8:	2b00      	cmp	r3, #0
 80073ea:	d029      	beq.n	8007440 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
        && (PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP))
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80073f0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80073f4:	d124      	bne.n	8007440 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));
      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      plli2sq = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 80073f6:	4b36      	ldr	r3, [pc, #216]	@ (80074d0 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80073f8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80073fc:	0c1b      	lsrs	r3, r3, #16
 80073fe:	f003 0303 	and.w	r3, r3, #3
 8007402:	3301      	adds	r3, #1
 8007404:	005b      	lsls	r3, r3, #1
 8007406:	61bb      	str	r3, [r7, #24]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8007408:	4b31      	ldr	r3, [pc, #196]	@ (80074d0 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800740a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800740e:	0f1b      	lsrs	r3, r3, #28
 8007410:	f003 0307 	and.w	r3, r3, #7
 8007414:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SP,
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	685a      	ldr	r2, [r3, #4]
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	689b      	ldr	r3, [r3, #8]
 800741e:	019b      	lsls	r3, r3, #6
 8007420:	431a      	orrs	r2, r3
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	68db      	ldr	r3, [r3, #12]
 8007426:	085b      	lsrs	r3, r3, #1
 8007428:	3b01      	subs	r3, #1
 800742a:	041b      	lsls	r3, r3, #16
 800742c:	431a      	orrs	r2, r3
 800742e:	69bb      	ldr	r3, [r7, #24]
 8007430:	061b      	lsls	r3, r3, #24
 8007432:	431a      	orrs	r2, r3
 8007434:	697b      	ldr	r3, [r7, #20]
 8007436:	071b      	lsls	r3, r3, #28
 8007438:	4925      	ldr	r1, [pc, #148]	@ (80074d0 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800743a:	4313      	orrs	r3, r2
 800743c:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                              plli2sq, plli2sr);
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	681b      	ldr	r3, [r3, #0]
 8007444:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007448:	2b00      	cmp	r3, #0
 800744a:	d016      	beq.n	800747a <HAL_RCCEx_PeriphCLKConfig+0x4e2>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SP,
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	685a      	ldr	r2, [r3, #4]
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	689b      	ldr	r3, [r3, #8]
 8007454:	019b      	lsls	r3, r3, #6
 8007456:	431a      	orrs	r2, r3
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	68db      	ldr	r3, [r3, #12]
 800745c:	085b      	lsrs	r3, r3, #1
 800745e:	3b01      	subs	r3, #1
 8007460:	041b      	lsls	r3, r3, #16
 8007462:	431a      	orrs	r2, r3
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	691b      	ldr	r3, [r3, #16]
 8007468:	061b      	lsls	r3, r3, #24
 800746a:	431a      	orrs	r2, r3
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	695b      	ldr	r3, [r3, #20]
 8007470:	071b      	lsls	r3, r3, #28
 8007472:	4917      	ldr	r1, [pc, #92]	@ (80074d0 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8007474:	4313      	orrs	r3, r2
 8007476:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                              PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800747a:	4b16      	ldr	r3, [pc, #88]	@ (80074d4 <HAL_RCCEx_PeriphCLKConfig+0x53c>)
 800747c:	2201      	movs	r2, #1
 800747e:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8007480:	f7fd fb2a 	bl	8004ad8 <HAL_GetTick>
 8007484:	6278      	str	r0, [r7, #36]	@ 0x24
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8007486:	e008      	b.n	800749a <HAL_RCCEx_PeriphCLKConfig+0x502>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8007488:	f7fd fb26 	bl	8004ad8 <HAL_GetTick>
 800748c:	4602      	mov	r2, r0
 800748e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007490:	1ad3      	subs	r3, r2, r3
 8007492:	2b02      	cmp	r3, #2
 8007494:	d901      	bls.n	800749a <HAL_RCCEx_PeriphCLKConfig+0x502>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007496:	2303      	movs	r3, #3
 8007498:	e09f      	b.n	80075da <HAL_RCCEx_PeriphCLKConfig+0x642>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800749a:	4b0d      	ldr	r3, [pc, #52]	@ (80074d0 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800749c:	681b      	ldr	r3, [r3, #0]
 800749e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80074a2:	2b00      	cmp	r3, #0
 80074a4:	d0f0      	beq.n	8007488 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- PLLSAI Configuration -----------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, CLK48 or SDIO */
  if (pllsaiused == 1U)
 80074a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80074a8:	2b01      	cmp	r3, #1
 80074aa:	f040 8095 	bne.w	80075d8 <HAL_RCCEx_PeriphCLKConfig+0x640>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80074ae:	4b0a      	ldr	r3, [pc, #40]	@ (80074d8 <HAL_RCCEx_PeriphCLKConfig+0x540>)
 80074b0:	2200      	movs	r2, #0
 80074b2:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80074b4:	f7fd fb10 	bl	8004ad8 <HAL_GetTick>
 80074b8:	6278      	str	r0, [r7, #36]	@ 0x24
    /* Wait till PLLSAI is disabled */
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80074ba:	e00f      	b.n	80074dc <HAL_RCCEx_PeriphCLKConfig+0x544>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80074bc:	f7fd fb0c 	bl	8004ad8 <HAL_GetTick>
 80074c0:	4602      	mov	r2, r0
 80074c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80074c4:	1ad3      	subs	r3, r2, r3
 80074c6:	2b02      	cmp	r3, #2
 80074c8:	d908      	bls.n	80074dc <HAL_RCCEx_PeriphCLKConfig+0x544>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80074ca:	2303      	movs	r3, #3
 80074cc:	e085      	b.n	80075da <HAL_RCCEx_PeriphCLKConfig+0x642>
 80074ce:	bf00      	nop
 80074d0:	40023800 	.word	0x40023800
 80074d4:	42470068 	.word	0x42470068
 80074d8:	42470070 	.word	0x42470070
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80074dc:	4b41      	ldr	r3, [pc, #260]	@ (80075e4 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80074de:	681b      	ldr	r3, [r3, #0]
 80074e0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80074e4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80074e8:	d0e8      	beq.n	80074bc <HAL_RCCEx_PeriphCLKConfig+0x524>
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIM_VALUE(PeriphClkInit->PLLSAI.PLLSAIM));
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*------ In Case of PLLSAI is selected as source clock for SAI -----------*/
    if (((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	681b      	ldr	r3, [r3, #0]
 80074ee:	f003 0304 	and.w	r3, r3, #4
 80074f2:	2b00      	cmp	r3, #0
 80074f4:	d003      	beq.n	80074fe <HAL_RCCEx_PeriphCLKConfig+0x566>
         && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80074fa:	2b00      	cmp	r3, #0
 80074fc:	d009      	beq.n	8007512 <HAL_RCCEx_PeriphCLKConfig+0x57a>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	681b      	ldr	r3, [r3, #0]
 8007502:	f003 0308 	and.w	r3, r3, #8
         && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 8007506:	2b00      	cmp	r3, #0
 8007508:	d02b      	beq.n	8007562 <HAL_RCCEx_PeriphCLKConfig+0x5ca>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800750e:	2b00      	cmp	r3, #0
 8007510:	d127      	bne.n	8007562 <HAL_RCCEx_PeriphCLKConfig+0x5ca>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      pllsaip = ((((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos) + 1U) << 1U);
 8007512:	4b34      	ldr	r3, [pc, #208]	@ (80075e4 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8007514:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007518:	0c1b      	lsrs	r3, r3, #16
 800751a:	f003 0303 	and.w	r3, r3, #3
 800751e:	3301      	adds	r3, #1
 8007520:	005b      	lsls	r3, r3, #1
 8007522:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN, pllsaip,
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	699a      	ldr	r2, [r3, #24]
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	69db      	ldr	r3, [r3, #28]
 800752c:	019b      	lsls	r3, r3, #6
 800752e:	431a      	orrs	r2, r3
 8007530:	693b      	ldr	r3, [r7, #16]
 8007532:	085b      	lsrs	r3, r3, #1
 8007534:	3b01      	subs	r3, #1
 8007536:	041b      	lsls	r3, r3, #16
 8007538:	431a      	orrs	r2, r3
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800753e:	061b      	lsls	r3, r3, #24
 8007540:	4928      	ldr	r1, [pc, #160]	@ (80075e4 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8007542:	4313      	orrs	r3, r2
 8007544:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
                              PeriphClkInit->PLLSAI.PLLSAIQ, 0U);

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8007548:	4b26      	ldr	r3, [pc, #152]	@ (80075e4 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 800754a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800754e:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007556:	3b01      	subs	r3, #1
 8007558:	021b      	lsls	r3, r3, #8
 800755a:	4922      	ldr	r1, [pc, #136]	@ (80075e4 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 800755c:	4313      	orrs	r3, r2
 800755e:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*------ In Case of PLLSAI is selected as source clock for CLK48 ---------*/
    /* In Case of PLLI2S is selected as source clock for CLK48 */
    if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	681b      	ldr	r3, [r3, #0]
 8007566:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800756a:	2b00      	cmp	r3, #0
 800756c:	d01d      	beq.n	80075aa <HAL_RCCEx_PeriphCLKConfig+0x612>
        && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP))
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007572:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007576:	d118      	bne.n	80075aa <HAL_RCCEx_PeriphCLKConfig+0x612>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      pllsaiq = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8007578:	4b1a      	ldr	r3, [pc, #104]	@ (80075e4 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 800757a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800757e:	0e1b      	lsrs	r3, r3, #24
 8007580:	f003 030f 	and.w	r3, r3, #15
 8007584:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) * (PLLI2SN/PLLSAIM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN, PeriphClkInit->PLLSAI.PLLSAIP,
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	699a      	ldr	r2, [r3, #24]
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	69db      	ldr	r3, [r3, #28]
 800758e:	019b      	lsls	r3, r3, #6
 8007590:	431a      	orrs	r2, r3
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	6a1b      	ldr	r3, [r3, #32]
 8007596:	085b      	lsrs	r3, r3, #1
 8007598:	3b01      	subs	r3, #1
 800759a:	041b      	lsls	r3, r3, #16
 800759c:	431a      	orrs	r2, r3
 800759e:	68fb      	ldr	r3, [r7, #12]
 80075a0:	061b      	lsls	r3, r3, #24
 80075a2:	4910      	ldr	r1, [pc, #64]	@ (80075e4 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80075a4:	4313      	orrs	r3, r2
 80075a6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
                              pllsaiq, 0U);
    }

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 80075aa:	4b0f      	ldr	r3, [pc, #60]	@ (80075e8 <HAL_RCCEx_PeriphCLKConfig+0x650>)
 80075ac:	2201      	movs	r2, #1
 80075ae:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80075b0:	f7fd fa92 	bl	8004ad8 <HAL_GetTick>
 80075b4:	6278      	str	r0, [r7, #36]	@ 0x24
    /* Wait till PLLSAI is ready */
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80075b6:	e008      	b.n	80075ca <HAL_RCCEx_PeriphCLKConfig+0x632>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80075b8:	f7fd fa8e 	bl	8004ad8 <HAL_GetTick>
 80075bc:	4602      	mov	r2, r0
 80075be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80075c0:	1ad3      	subs	r3, r2, r3
 80075c2:	2b02      	cmp	r3, #2
 80075c4:	d901      	bls.n	80075ca <HAL_RCCEx_PeriphCLKConfig+0x632>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80075c6:	2303      	movs	r3, #3
 80075c8:	e007      	b.n	80075da <HAL_RCCEx_PeriphCLKConfig+0x642>
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80075ca:	4b06      	ldr	r3, [pc, #24]	@ (80075e4 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80075cc:	681b      	ldr	r3, [r3, #0]
 80075ce:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80075d2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80075d6:	d1ef      	bne.n	80075b8 <HAL_RCCEx_PeriphCLKConfig+0x620>
      }
    }
  }
  return HAL_OK;
 80075d8:	2300      	movs	r3, #0
}
 80075da:	4618      	mov	r0, r3
 80075dc:	3730      	adds	r7, #48	@ 0x30
 80075de:	46bd      	mov	sp, r7
 80075e0:	bd80      	pop	{r7, pc}
 80075e2:	bf00      	nop
 80075e4:	40023800 	.word	0x40023800
 80075e8:	42470070 	.word	0x42470070

080075ec <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80075ec:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80075f0:	b0ae      	sub	sp, #184	@ 0xb8
 80075f2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80075f4:	2300      	movs	r3, #0
 80075f6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 80075fa:	2300      	movs	r3, #0
 80075fc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 8007600:	2300      	movs	r3, #0
 8007602:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 8007606:	2300      	movs	r3, #0
 8007608:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 800760c:	2300      	movs	r3, #0
 800760e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007612:	4bcb      	ldr	r3, [pc, #812]	@ (8007940 <HAL_RCC_GetSysClockFreq+0x354>)
 8007614:	689b      	ldr	r3, [r3, #8]
 8007616:	f003 030c 	and.w	r3, r3, #12
 800761a:	2b0c      	cmp	r3, #12
 800761c:	f200 8206 	bhi.w	8007a2c <HAL_RCC_GetSysClockFreq+0x440>
 8007620:	a201      	add	r2, pc, #4	@ (adr r2, 8007628 <HAL_RCC_GetSysClockFreq+0x3c>)
 8007622:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007626:	bf00      	nop
 8007628:	0800765d 	.word	0x0800765d
 800762c:	08007a2d 	.word	0x08007a2d
 8007630:	08007a2d 	.word	0x08007a2d
 8007634:	08007a2d 	.word	0x08007a2d
 8007638:	08007665 	.word	0x08007665
 800763c:	08007a2d 	.word	0x08007a2d
 8007640:	08007a2d 	.word	0x08007a2d
 8007644:	08007a2d 	.word	0x08007a2d
 8007648:	0800766d 	.word	0x0800766d
 800764c:	08007a2d 	.word	0x08007a2d
 8007650:	08007a2d 	.word	0x08007a2d
 8007654:	08007a2d 	.word	0x08007a2d
 8007658:	0800785d 	.word	0x0800785d
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800765c:	4bb9      	ldr	r3, [pc, #740]	@ (8007944 <HAL_RCC_GetSysClockFreq+0x358>)
 800765e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8007662:	e1e7      	b.n	8007a34 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8007664:	4bb8      	ldr	r3, [pc, #736]	@ (8007948 <HAL_RCC_GetSysClockFreq+0x35c>)
 8007666:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800766a:	e1e3      	b.n	8007a34 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800766c:	4bb4      	ldr	r3, [pc, #720]	@ (8007940 <HAL_RCC_GetSysClockFreq+0x354>)
 800766e:	685b      	ldr	r3, [r3, #4]
 8007670:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007674:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8007678:	4bb1      	ldr	r3, [pc, #708]	@ (8007940 <HAL_RCC_GetSysClockFreq+0x354>)
 800767a:	685b      	ldr	r3, [r3, #4]
 800767c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007680:	2b00      	cmp	r3, #0
 8007682:	d071      	beq.n	8007768 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007684:	4bae      	ldr	r3, [pc, #696]	@ (8007940 <HAL_RCC_GetSysClockFreq+0x354>)
 8007686:	685b      	ldr	r3, [r3, #4]
 8007688:	099b      	lsrs	r3, r3, #6
 800768a:	2200      	movs	r2, #0
 800768c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007690:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8007694:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007698:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800769c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80076a0:	2300      	movs	r3, #0
 80076a2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80076a6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80076aa:	4622      	mov	r2, r4
 80076ac:	462b      	mov	r3, r5
 80076ae:	f04f 0000 	mov.w	r0, #0
 80076b2:	f04f 0100 	mov.w	r1, #0
 80076b6:	0159      	lsls	r1, r3, #5
 80076b8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80076bc:	0150      	lsls	r0, r2, #5
 80076be:	4602      	mov	r2, r0
 80076c0:	460b      	mov	r3, r1
 80076c2:	4621      	mov	r1, r4
 80076c4:	1a51      	subs	r1, r2, r1
 80076c6:	6439      	str	r1, [r7, #64]	@ 0x40
 80076c8:	4629      	mov	r1, r5
 80076ca:	eb63 0301 	sbc.w	r3, r3, r1
 80076ce:	647b      	str	r3, [r7, #68]	@ 0x44
 80076d0:	f04f 0200 	mov.w	r2, #0
 80076d4:	f04f 0300 	mov.w	r3, #0
 80076d8:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 80076dc:	4649      	mov	r1, r9
 80076de:	018b      	lsls	r3, r1, #6
 80076e0:	4641      	mov	r1, r8
 80076e2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80076e6:	4641      	mov	r1, r8
 80076e8:	018a      	lsls	r2, r1, #6
 80076ea:	4641      	mov	r1, r8
 80076ec:	1a51      	subs	r1, r2, r1
 80076ee:	63b9      	str	r1, [r7, #56]	@ 0x38
 80076f0:	4649      	mov	r1, r9
 80076f2:	eb63 0301 	sbc.w	r3, r3, r1
 80076f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80076f8:	f04f 0200 	mov.w	r2, #0
 80076fc:	f04f 0300 	mov.w	r3, #0
 8007700:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8007704:	4649      	mov	r1, r9
 8007706:	00cb      	lsls	r3, r1, #3
 8007708:	4641      	mov	r1, r8
 800770a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800770e:	4641      	mov	r1, r8
 8007710:	00ca      	lsls	r2, r1, #3
 8007712:	4610      	mov	r0, r2
 8007714:	4619      	mov	r1, r3
 8007716:	4603      	mov	r3, r0
 8007718:	4622      	mov	r2, r4
 800771a:	189b      	adds	r3, r3, r2
 800771c:	633b      	str	r3, [r7, #48]	@ 0x30
 800771e:	462b      	mov	r3, r5
 8007720:	460a      	mov	r2, r1
 8007722:	eb42 0303 	adc.w	r3, r2, r3
 8007726:	637b      	str	r3, [r7, #52]	@ 0x34
 8007728:	f04f 0200 	mov.w	r2, #0
 800772c:	f04f 0300 	mov.w	r3, #0
 8007730:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8007734:	4629      	mov	r1, r5
 8007736:	024b      	lsls	r3, r1, #9
 8007738:	4621      	mov	r1, r4
 800773a:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800773e:	4621      	mov	r1, r4
 8007740:	024a      	lsls	r2, r1, #9
 8007742:	4610      	mov	r0, r2
 8007744:	4619      	mov	r1, r3
 8007746:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800774a:	2200      	movs	r2, #0
 800774c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8007750:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8007754:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8007758:	f7f9 fa46 	bl	8000be8 <__aeabi_uldivmod>
 800775c:	4602      	mov	r2, r0
 800775e:	460b      	mov	r3, r1
 8007760:	4613      	mov	r3, r2
 8007762:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007766:	e067      	b.n	8007838 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007768:	4b75      	ldr	r3, [pc, #468]	@ (8007940 <HAL_RCC_GetSysClockFreq+0x354>)
 800776a:	685b      	ldr	r3, [r3, #4]
 800776c:	099b      	lsrs	r3, r3, #6
 800776e:	2200      	movs	r2, #0
 8007770:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007774:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8007778:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800777c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007780:	67bb      	str	r3, [r7, #120]	@ 0x78
 8007782:	2300      	movs	r3, #0
 8007784:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8007786:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 800778a:	4622      	mov	r2, r4
 800778c:	462b      	mov	r3, r5
 800778e:	f04f 0000 	mov.w	r0, #0
 8007792:	f04f 0100 	mov.w	r1, #0
 8007796:	0159      	lsls	r1, r3, #5
 8007798:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800779c:	0150      	lsls	r0, r2, #5
 800779e:	4602      	mov	r2, r0
 80077a0:	460b      	mov	r3, r1
 80077a2:	4621      	mov	r1, r4
 80077a4:	1a51      	subs	r1, r2, r1
 80077a6:	62b9      	str	r1, [r7, #40]	@ 0x28
 80077a8:	4629      	mov	r1, r5
 80077aa:	eb63 0301 	sbc.w	r3, r3, r1
 80077ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80077b0:	f04f 0200 	mov.w	r2, #0
 80077b4:	f04f 0300 	mov.w	r3, #0
 80077b8:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 80077bc:	4649      	mov	r1, r9
 80077be:	018b      	lsls	r3, r1, #6
 80077c0:	4641      	mov	r1, r8
 80077c2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80077c6:	4641      	mov	r1, r8
 80077c8:	018a      	lsls	r2, r1, #6
 80077ca:	4641      	mov	r1, r8
 80077cc:	ebb2 0a01 	subs.w	sl, r2, r1
 80077d0:	4649      	mov	r1, r9
 80077d2:	eb63 0b01 	sbc.w	fp, r3, r1
 80077d6:	f04f 0200 	mov.w	r2, #0
 80077da:	f04f 0300 	mov.w	r3, #0
 80077de:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80077e2:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80077e6:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80077ea:	4692      	mov	sl, r2
 80077ec:	469b      	mov	fp, r3
 80077ee:	4623      	mov	r3, r4
 80077f0:	eb1a 0303 	adds.w	r3, sl, r3
 80077f4:	623b      	str	r3, [r7, #32]
 80077f6:	462b      	mov	r3, r5
 80077f8:	eb4b 0303 	adc.w	r3, fp, r3
 80077fc:	627b      	str	r3, [r7, #36]	@ 0x24
 80077fe:	f04f 0200 	mov.w	r2, #0
 8007802:	f04f 0300 	mov.w	r3, #0
 8007806:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 800780a:	4629      	mov	r1, r5
 800780c:	028b      	lsls	r3, r1, #10
 800780e:	4621      	mov	r1, r4
 8007810:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8007814:	4621      	mov	r1, r4
 8007816:	028a      	lsls	r2, r1, #10
 8007818:	4610      	mov	r0, r2
 800781a:	4619      	mov	r1, r3
 800781c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007820:	2200      	movs	r2, #0
 8007822:	673b      	str	r3, [r7, #112]	@ 0x70
 8007824:	677a      	str	r2, [r7, #116]	@ 0x74
 8007826:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 800782a:	f7f9 f9dd 	bl	8000be8 <__aeabi_uldivmod>
 800782e:	4602      	mov	r2, r0
 8007830:	460b      	mov	r3, r1
 8007832:	4613      	mov	r3, r2
 8007834:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8007838:	4b41      	ldr	r3, [pc, #260]	@ (8007940 <HAL_RCC_GetSysClockFreq+0x354>)
 800783a:	685b      	ldr	r3, [r3, #4]
 800783c:	0c1b      	lsrs	r3, r3, #16
 800783e:	f003 0303 	and.w	r3, r3, #3
 8007842:	3301      	adds	r3, #1
 8007844:	005b      	lsls	r3, r3, #1
 8007846:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 800784a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800784e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8007852:	fbb2 f3f3 	udiv	r3, r2, r3
 8007856:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800785a:	e0eb      	b.n	8007a34 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800785c:	4b38      	ldr	r3, [pc, #224]	@ (8007940 <HAL_RCC_GetSysClockFreq+0x354>)
 800785e:	685b      	ldr	r3, [r3, #4]
 8007860:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007864:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8007868:	4b35      	ldr	r3, [pc, #212]	@ (8007940 <HAL_RCC_GetSysClockFreq+0x354>)
 800786a:	685b      	ldr	r3, [r3, #4]
 800786c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007870:	2b00      	cmp	r3, #0
 8007872:	d06b      	beq.n	800794c <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007874:	4b32      	ldr	r3, [pc, #200]	@ (8007940 <HAL_RCC_GetSysClockFreq+0x354>)
 8007876:	685b      	ldr	r3, [r3, #4]
 8007878:	099b      	lsrs	r3, r3, #6
 800787a:	2200      	movs	r2, #0
 800787c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800787e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8007880:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007882:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007886:	663b      	str	r3, [r7, #96]	@ 0x60
 8007888:	2300      	movs	r3, #0
 800788a:	667b      	str	r3, [r7, #100]	@ 0x64
 800788c:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8007890:	4622      	mov	r2, r4
 8007892:	462b      	mov	r3, r5
 8007894:	f04f 0000 	mov.w	r0, #0
 8007898:	f04f 0100 	mov.w	r1, #0
 800789c:	0159      	lsls	r1, r3, #5
 800789e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80078a2:	0150      	lsls	r0, r2, #5
 80078a4:	4602      	mov	r2, r0
 80078a6:	460b      	mov	r3, r1
 80078a8:	4621      	mov	r1, r4
 80078aa:	1a51      	subs	r1, r2, r1
 80078ac:	61b9      	str	r1, [r7, #24]
 80078ae:	4629      	mov	r1, r5
 80078b0:	eb63 0301 	sbc.w	r3, r3, r1
 80078b4:	61fb      	str	r3, [r7, #28]
 80078b6:	f04f 0200 	mov.w	r2, #0
 80078ba:	f04f 0300 	mov.w	r3, #0
 80078be:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 80078c2:	4659      	mov	r1, fp
 80078c4:	018b      	lsls	r3, r1, #6
 80078c6:	4651      	mov	r1, sl
 80078c8:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80078cc:	4651      	mov	r1, sl
 80078ce:	018a      	lsls	r2, r1, #6
 80078d0:	4651      	mov	r1, sl
 80078d2:	ebb2 0801 	subs.w	r8, r2, r1
 80078d6:	4659      	mov	r1, fp
 80078d8:	eb63 0901 	sbc.w	r9, r3, r1
 80078dc:	f04f 0200 	mov.w	r2, #0
 80078e0:	f04f 0300 	mov.w	r3, #0
 80078e4:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80078e8:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80078ec:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80078f0:	4690      	mov	r8, r2
 80078f2:	4699      	mov	r9, r3
 80078f4:	4623      	mov	r3, r4
 80078f6:	eb18 0303 	adds.w	r3, r8, r3
 80078fa:	613b      	str	r3, [r7, #16]
 80078fc:	462b      	mov	r3, r5
 80078fe:	eb49 0303 	adc.w	r3, r9, r3
 8007902:	617b      	str	r3, [r7, #20]
 8007904:	f04f 0200 	mov.w	r2, #0
 8007908:	f04f 0300 	mov.w	r3, #0
 800790c:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8007910:	4629      	mov	r1, r5
 8007912:	024b      	lsls	r3, r1, #9
 8007914:	4621      	mov	r1, r4
 8007916:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800791a:	4621      	mov	r1, r4
 800791c:	024a      	lsls	r2, r1, #9
 800791e:	4610      	mov	r0, r2
 8007920:	4619      	mov	r1, r3
 8007922:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007926:	2200      	movs	r2, #0
 8007928:	65bb      	str	r3, [r7, #88]	@ 0x58
 800792a:	65fa      	str	r2, [r7, #92]	@ 0x5c
 800792c:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8007930:	f7f9 f95a 	bl	8000be8 <__aeabi_uldivmod>
 8007934:	4602      	mov	r2, r0
 8007936:	460b      	mov	r3, r1
 8007938:	4613      	mov	r3, r2
 800793a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800793e:	e065      	b.n	8007a0c <HAL_RCC_GetSysClockFreq+0x420>
 8007940:	40023800 	.word	0x40023800
 8007944:	00f42400 	.word	0x00f42400
 8007948:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800794c:	4b3d      	ldr	r3, [pc, #244]	@ (8007a44 <HAL_RCC_GetSysClockFreq+0x458>)
 800794e:	685b      	ldr	r3, [r3, #4]
 8007950:	099b      	lsrs	r3, r3, #6
 8007952:	2200      	movs	r2, #0
 8007954:	4618      	mov	r0, r3
 8007956:	4611      	mov	r1, r2
 8007958:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800795c:	653b      	str	r3, [r7, #80]	@ 0x50
 800795e:	2300      	movs	r3, #0
 8007960:	657b      	str	r3, [r7, #84]	@ 0x54
 8007962:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 8007966:	4642      	mov	r2, r8
 8007968:	464b      	mov	r3, r9
 800796a:	f04f 0000 	mov.w	r0, #0
 800796e:	f04f 0100 	mov.w	r1, #0
 8007972:	0159      	lsls	r1, r3, #5
 8007974:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007978:	0150      	lsls	r0, r2, #5
 800797a:	4602      	mov	r2, r0
 800797c:	460b      	mov	r3, r1
 800797e:	4641      	mov	r1, r8
 8007980:	1a51      	subs	r1, r2, r1
 8007982:	60b9      	str	r1, [r7, #8]
 8007984:	4649      	mov	r1, r9
 8007986:	eb63 0301 	sbc.w	r3, r3, r1
 800798a:	60fb      	str	r3, [r7, #12]
 800798c:	f04f 0200 	mov.w	r2, #0
 8007990:	f04f 0300 	mov.w	r3, #0
 8007994:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8007998:	4659      	mov	r1, fp
 800799a:	018b      	lsls	r3, r1, #6
 800799c:	4651      	mov	r1, sl
 800799e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80079a2:	4651      	mov	r1, sl
 80079a4:	018a      	lsls	r2, r1, #6
 80079a6:	4651      	mov	r1, sl
 80079a8:	1a54      	subs	r4, r2, r1
 80079aa:	4659      	mov	r1, fp
 80079ac:	eb63 0501 	sbc.w	r5, r3, r1
 80079b0:	f04f 0200 	mov.w	r2, #0
 80079b4:	f04f 0300 	mov.w	r3, #0
 80079b8:	00eb      	lsls	r3, r5, #3
 80079ba:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80079be:	00e2      	lsls	r2, r4, #3
 80079c0:	4614      	mov	r4, r2
 80079c2:	461d      	mov	r5, r3
 80079c4:	4643      	mov	r3, r8
 80079c6:	18e3      	adds	r3, r4, r3
 80079c8:	603b      	str	r3, [r7, #0]
 80079ca:	464b      	mov	r3, r9
 80079cc:	eb45 0303 	adc.w	r3, r5, r3
 80079d0:	607b      	str	r3, [r7, #4]
 80079d2:	f04f 0200 	mov.w	r2, #0
 80079d6:	f04f 0300 	mov.w	r3, #0
 80079da:	e9d7 4500 	ldrd	r4, r5, [r7]
 80079de:	4629      	mov	r1, r5
 80079e0:	028b      	lsls	r3, r1, #10
 80079e2:	4621      	mov	r1, r4
 80079e4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80079e8:	4621      	mov	r1, r4
 80079ea:	028a      	lsls	r2, r1, #10
 80079ec:	4610      	mov	r0, r2
 80079ee:	4619      	mov	r1, r3
 80079f0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80079f4:	2200      	movs	r2, #0
 80079f6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80079f8:	64fa      	str	r2, [r7, #76]	@ 0x4c
 80079fa:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80079fe:	f7f9 f8f3 	bl	8000be8 <__aeabi_uldivmod>
 8007a02:	4602      	mov	r2, r0
 8007a04:	460b      	mov	r3, r1
 8007a06:	4613      	mov	r3, r2
 8007a08:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8007a0c:	4b0d      	ldr	r3, [pc, #52]	@ (8007a44 <HAL_RCC_GetSysClockFreq+0x458>)
 8007a0e:	685b      	ldr	r3, [r3, #4]
 8007a10:	0f1b      	lsrs	r3, r3, #28
 8007a12:	f003 0307 	and.w	r3, r3, #7
 8007a16:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 8007a1a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8007a1e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8007a22:	fbb2 f3f3 	udiv	r3, r2, r3
 8007a26:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8007a2a:	e003      	b.n	8007a34 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8007a2c:	4b06      	ldr	r3, [pc, #24]	@ (8007a48 <HAL_RCC_GetSysClockFreq+0x45c>)
 8007a2e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8007a32:	bf00      	nop
    }
  }
  return sysclockfreq;
 8007a34:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 8007a38:	4618      	mov	r0, r3
 8007a3a:	37b8      	adds	r7, #184	@ 0xb8
 8007a3c:	46bd      	mov	sp, r7
 8007a3e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007a42:	bf00      	nop
 8007a44:	40023800 	.word	0x40023800
 8007a48:	00f42400 	.word	0x00f42400

08007a4c <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007a4c:	b580      	push	{r7, lr}
 8007a4e:	b086      	sub	sp, #24
 8007a50:	af00      	add	r7, sp, #0
 8007a52:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	2b00      	cmp	r3, #0
 8007a58:	d101      	bne.n	8007a5e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8007a5a:	2301      	movs	r3, #1
 8007a5c:	e28d      	b.n	8007f7a <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007a5e:	687b      	ldr	r3, [r7, #4]
 8007a60:	681b      	ldr	r3, [r3, #0]
 8007a62:	f003 0301 	and.w	r3, r3, #1
 8007a66:	2b00      	cmp	r3, #0
 8007a68:	f000 8083 	beq.w	8007b72 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8007a6c:	4b94      	ldr	r3, [pc, #592]	@ (8007cc0 <HAL_RCC_OscConfig+0x274>)
 8007a6e:	689b      	ldr	r3, [r3, #8]
 8007a70:	f003 030c 	and.w	r3, r3, #12
 8007a74:	2b04      	cmp	r3, #4
 8007a76:	d019      	beq.n	8007aac <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8007a78:	4b91      	ldr	r3, [pc, #580]	@ (8007cc0 <HAL_RCC_OscConfig+0x274>)
 8007a7a:	689b      	ldr	r3, [r3, #8]
 8007a7c:	f003 030c 	and.w	r3, r3, #12
        || \
 8007a80:	2b08      	cmp	r3, #8
 8007a82:	d106      	bne.n	8007a92 <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8007a84:	4b8e      	ldr	r3, [pc, #568]	@ (8007cc0 <HAL_RCC_OscConfig+0x274>)
 8007a86:	685b      	ldr	r3, [r3, #4]
 8007a88:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007a8c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007a90:	d00c      	beq.n	8007aac <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8007a92:	4b8b      	ldr	r3, [pc, #556]	@ (8007cc0 <HAL_RCC_OscConfig+0x274>)
 8007a94:	689b      	ldr	r3, [r3, #8]
 8007a96:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8007a9a:	2b0c      	cmp	r3, #12
 8007a9c:	d112      	bne.n	8007ac4 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8007a9e:	4b88      	ldr	r3, [pc, #544]	@ (8007cc0 <HAL_RCC_OscConfig+0x274>)
 8007aa0:	685b      	ldr	r3, [r3, #4]
 8007aa2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007aa6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007aaa:	d10b      	bne.n	8007ac4 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007aac:	4b84      	ldr	r3, [pc, #528]	@ (8007cc0 <HAL_RCC_OscConfig+0x274>)
 8007aae:	681b      	ldr	r3, [r3, #0]
 8007ab0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007ab4:	2b00      	cmp	r3, #0
 8007ab6:	d05b      	beq.n	8007b70 <HAL_RCC_OscConfig+0x124>
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	685b      	ldr	r3, [r3, #4]
 8007abc:	2b00      	cmp	r3, #0
 8007abe:	d157      	bne.n	8007b70 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8007ac0:	2301      	movs	r3, #1
 8007ac2:	e25a      	b.n	8007f7a <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	685b      	ldr	r3, [r3, #4]
 8007ac8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007acc:	d106      	bne.n	8007adc <HAL_RCC_OscConfig+0x90>
 8007ace:	4b7c      	ldr	r3, [pc, #496]	@ (8007cc0 <HAL_RCC_OscConfig+0x274>)
 8007ad0:	681b      	ldr	r3, [r3, #0]
 8007ad2:	4a7b      	ldr	r2, [pc, #492]	@ (8007cc0 <HAL_RCC_OscConfig+0x274>)
 8007ad4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007ad8:	6013      	str	r3, [r2, #0]
 8007ada:	e01d      	b.n	8007b18 <HAL_RCC_OscConfig+0xcc>
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	685b      	ldr	r3, [r3, #4]
 8007ae0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8007ae4:	d10c      	bne.n	8007b00 <HAL_RCC_OscConfig+0xb4>
 8007ae6:	4b76      	ldr	r3, [pc, #472]	@ (8007cc0 <HAL_RCC_OscConfig+0x274>)
 8007ae8:	681b      	ldr	r3, [r3, #0]
 8007aea:	4a75      	ldr	r2, [pc, #468]	@ (8007cc0 <HAL_RCC_OscConfig+0x274>)
 8007aec:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8007af0:	6013      	str	r3, [r2, #0]
 8007af2:	4b73      	ldr	r3, [pc, #460]	@ (8007cc0 <HAL_RCC_OscConfig+0x274>)
 8007af4:	681b      	ldr	r3, [r3, #0]
 8007af6:	4a72      	ldr	r2, [pc, #456]	@ (8007cc0 <HAL_RCC_OscConfig+0x274>)
 8007af8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007afc:	6013      	str	r3, [r2, #0]
 8007afe:	e00b      	b.n	8007b18 <HAL_RCC_OscConfig+0xcc>
 8007b00:	4b6f      	ldr	r3, [pc, #444]	@ (8007cc0 <HAL_RCC_OscConfig+0x274>)
 8007b02:	681b      	ldr	r3, [r3, #0]
 8007b04:	4a6e      	ldr	r2, [pc, #440]	@ (8007cc0 <HAL_RCC_OscConfig+0x274>)
 8007b06:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007b0a:	6013      	str	r3, [r2, #0]
 8007b0c:	4b6c      	ldr	r3, [pc, #432]	@ (8007cc0 <HAL_RCC_OscConfig+0x274>)
 8007b0e:	681b      	ldr	r3, [r3, #0]
 8007b10:	4a6b      	ldr	r2, [pc, #428]	@ (8007cc0 <HAL_RCC_OscConfig+0x274>)
 8007b12:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8007b16:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	685b      	ldr	r3, [r3, #4]
 8007b1c:	2b00      	cmp	r3, #0
 8007b1e:	d013      	beq.n	8007b48 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007b20:	f7fc ffda 	bl	8004ad8 <HAL_GetTick>
 8007b24:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007b26:	e008      	b.n	8007b3a <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007b28:	f7fc ffd6 	bl	8004ad8 <HAL_GetTick>
 8007b2c:	4602      	mov	r2, r0
 8007b2e:	693b      	ldr	r3, [r7, #16]
 8007b30:	1ad3      	subs	r3, r2, r3
 8007b32:	2b64      	cmp	r3, #100	@ 0x64
 8007b34:	d901      	bls.n	8007b3a <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8007b36:	2303      	movs	r3, #3
 8007b38:	e21f      	b.n	8007f7a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007b3a:	4b61      	ldr	r3, [pc, #388]	@ (8007cc0 <HAL_RCC_OscConfig+0x274>)
 8007b3c:	681b      	ldr	r3, [r3, #0]
 8007b3e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007b42:	2b00      	cmp	r3, #0
 8007b44:	d0f0      	beq.n	8007b28 <HAL_RCC_OscConfig+0xdc>
 8007b46:	e014      	b.n	8007b72 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007b48:	f7fc ffc6 	bl	8004ad8 <HAL_GetTick>
 8007b4c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007b4e:	e008      	b.n	8007b62 <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007b50:	f7fc ffc2 	bl	8004ad8 <HAL_GetTick>
 8007b54:	4602      	mov	r2, r0
 8007b56:	693b      	ldr	r3, [r7, #16]
 8007b58:	1ad3      	subs	r3, r2, r3
 8007b5a:	2b64      	cmp	r3, #100	@ 0x64
 8007b5c:	d901      	bls.n	8007b62 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8007b5e:	2303      	movs	r3, #3
 8007b60:	e20b      	b.n	8007f7a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007b62:	4b57      	ldr	r3, [pc, #348]	@ (8007cc0 <HAL_RCC_OscConfig+0x274>)
 8007b64:	681b      	ldr	r3, [r3, #0]
 8007b66:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007b6a:	2b00      	cmp	r3, #0
 8007b6c:	d1f0      	bne.n	8007b50 <HAL_RCC_OscConfig+0x104>
 8007b6e:	e000      	b.n	8007b72 <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007b70:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	681b      	ldr	r3, [r3, #0]
 8007b76:	f003 0302 	and.w	r3, r3, #2
 8007b7a:	2b00      	cmp	r3, #0
 8007b7c:	d06f      	beq.n	8007c5e <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8007b7e:	4b50      	ldr	r3, [pc, #320]	@ (8007cc0 <HAL_RCC_OscConfig+0x274>)
 8007b80:	689b      	ldr	r3, [r3, #8]
 8007b82:	f003 030c 	and.w	r3, r3, #12
 8007b86:	2b00      	cmp	r3, #0
 8007b88:	d017      	beq.n	8007bba <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8007b8a:	4b4d      	ldr	r3, [pc, #308]	@ (8007cc0 <HAL_RCC_OscConfig+0x274>)
 8007b8c:	689b      	ldr	r3, [r3, #8]
 8007b8e:	f003 030c 	and.w	r3, r3, #12
        || \
 8007b92:	2b08      	cmp	r3, #8
 8007b94:	d105      	bne.n	8007ba2 <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8007b96:	4b4a      	ldr	r3, [pc, #296]	@ (8007cc0 <HAL_RCC_OscConfig+0x274>)
 8007b98:	685b      	ldr	r3, [r3, #4]
 8007b9a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007b9e:	2b00      	cmp	r3, #0
 8007ba0:	d00b      	beq.n	8007bba <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007ba2:	4b47      	ldr	r3, [pc, #284]	@ (8007cc0 <HAL_RCC_OscConfig+0x274>)
 8007ba4:	689b      	ldr	r3, [r3, #8]
 8007ba6:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8007baa:	2b0c      	cmp	r3, #12
 8007bac:	d11c      	bne.n	8007be8 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007bae:	4b44      	ldr	r3, [pc, #272]	@ (8007cc0 <HAL_RCC_OscConfig+0x274>)
 8007bb0:	685b      	ldr	r3, [r3, #4]
 8007bb2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007bb6:	2b00      	cmp	r3, #0
 8007bb8:	d116      	bne.n	8007be8 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007bba:	4b41      	ldr	r3, [pc, #260]	@ (8007cc0 <HAL_RCC_OscConfig+0x274>)
 8007bbc:	681b      	ldr	r3, [r3, #0]
 8007bbe:	f003 0302 	and.w	r3, r3, #2
 8007bc2:	2b00      	cmp	r3, #0
 8007bc4:	d005      	beq.n	8007bd2 <HAL_RCC_OscConfig+0x186>
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	68db      	ldr	r3, [r3, #12]
 8007bca:	2b01      	cmp	r3, #1
 8007bcc:	d001      	beq.n	8007bd2 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8007bce:	2301      	movs	r3, #1
 8007bd0:	e1d3      	b.n	8007f7a <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007bd2:	4b3b      	ldr	r3, [pc, #236]	@ (8007cc0 <HAL_RCC_OscConfig+0x274>)
 8007bd4:	681b      	ldr	r3, [r3, #0]
 8007bd6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	691b      	ldr	r3, [r3, #16]
 8007bde:	00db      	lsls	r3, r3, #3
 8007be0:	4937      	ldr	r1, [pc, #220]	@ (8007cc0 <HAL_RCC_OscConfig+0x274>)
 8007be2:	4313      	orrs	r3, r2
 8007be4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007be6:	e03a      	b.n	8007c5e <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	68db      	ldr	r3, [r3, #12]
 8007bec:	2b00      	cmp	r3, #0
 8007bee:	d020      	beq.n	8007c32 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007bf0:	4b34      	ldr	r3, [pc, #208]	@ (8007cc4 <HAL_RCC_OscConfig+0x278>)
 8007bf2:	2201      	movs	r2, #1
 8007bf4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007bf6:	f7fc ff6f 	bl	8004ad8 <HAL_GetTick>
 8007bfa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007bfc:	e008      	b.n	8007c10 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007bfe:	f7fc ff6b 	bl	8004ad8 <HAL_GetTick>
 8007c02:	4602      	mov	r2, r0
 8007c04:	693b      	ldr	r3, [r7, #16]
 8007c06:	1ad3      	subs	r3, r2, r3
 8007c08:	2b02      	cmp	r3, #2
 8007c0a:	d901      	bls.n	8007c10 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8007c0c:	2303      	movs	r3, #3
 8007c0e:	e1b4      	b.n	8007f7a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007c10:	4b2b      	ldr	r3, [pc, #172]	@ (8007cc0 <HAL_RCC_OscConfig+0x274>)
 8007c12:	681b      	ldr	r3, [r3, #0]
 8007c14:	f003 0302 	and.w	r3, r3, #2
 8007c18:	2b00      	cmp	r3, #0
 8007c1a:	d0f0      	beq.n	8007bfe <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007c1c:	4b28      	ldr	r3, [pc, #160]	@ (8007cc0 <HAL_RCC_OscConfig+0x274>)
 8007c1e:	681b      	ldr	r3, [r3, #0]
 8007c20:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	691b      	ldr	r3, [r3, #16]
 8007c28:	00db      	lsls	r3, r3, #3
 8007c2a:	4925      	ldr	r1, [pc, #148]	@ (8007cc0 <HAL_RCC_OscConfig+0x274>)
 8007c2c:	4313      	orrs	r3, r2
 8007c2e:	600b      	str	r3, [r1, #0]
 8007c30:	e015      	b.n	8007c5e <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007c32:	4b24      	ldr	r3, [pc, #144]	@ (8007cc4 <HAL_RCC_OscConfig+0x278>)
 8007c34:	2200      	movs	r2, #0
 8007c36:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007c38:	f7fc ff4e 	bl	8004ad8 <HAL_GetTick>
 8007c3c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007c3e:	e008      	b.n	8007c52 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007c40:	f7fc ff4a 	bl	8004ad8 <HAL_GetTick>
 8007c44:	4602      	mov	r2, r0
 8007c46:	693b      	ldr	r3, [r7, #16]
 8007c48:	1ad3      	subs	r3, r2, r3
 8007c4a:	2b02      	cmp	r3, #2
 8007c4c:	d901      	bls.n	8007c52 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8007c4e:	2303      	movs	r3, #3
 8007c50:	e193      	b.n	8007f7a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007c52:	4b1b      	ldr	r3, [pc, #108]	@ (8007cc0 <HAL_RCC_OscConfig+0x274>)
 8007c54:	681b      	ldr	r3, [r3, #0]
 8007c56:	f003 0302 	and.w	r3, r3, #2
 8007c5a:	2b00      	cmp	r3, #0
 8007c5c:	d1f0      	bne.n	8007c40 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	681b      	ldr	r3, [r3, #0]
 8007c62:	f003 0308 	and.w	r3, r3, #8
 8007c66:	2b00      	cmp	r3, #0
 8007c68:	d036      	beq.n	8007cd8 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	695b      	ldr	r3, [r3, #20]
 8007c6e:	2b00      	cmp	r3, #0
 8007c70:	d016      	beq.n	8007ca0 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007c72:	4b15      	ldr	r3, [pc, #84]	@ (8007cc8 <HAL_RCC_OscConfig+0x27c>)
 8007c74:	2201      	movs	r2, #1
 8007c76:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007c78:	f7fc ff2e 	bl	8004ad8 <HAL_GetTick>
 8007c7c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007c7e:	e008      	b.n	8007c92 <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007c80:	f7fc ff2a 	bl	8004ad8 <HAL_GetTick>
 8007c84:	4602      	mov	r2, r0
 8007c86:	693b      	ldr	r3, [r7, #16]
 8007c88:	1ad3      	subs	r3, r2, r3
 8007c8a:	2b02      	cmp	r3, #2
 8007c8c:	d901      	bls.n	8007c92 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8007c8e:	2303      	movs	r3, #3
 8007c90:	e173      	b.n	8007f7a <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007c92:	4b0b      	ldr	r3, [pc, #44]	@ (8007cc0 <HAL_RCC_OscConfig+0x274>)
 8007c94:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007c96:	f003 0302 	and.w	r3, r3, #2
 8007c9a:	2b00      	cmp	r3, #0
 8007c9c:	d0f0      	beq.n	8007c80 <HAL_RCC_OscConfig+0x234>
 8007c9e:	e01b      	b.n	8007cd8 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007ca0:	4b09      	ldr	r3, [pc, #36]	@ (8007cc8 <HAL_RCC_OscConfig+0x27c>)
 8007ca2:	2200      	movs	r2, #0
 8007ca4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007ca6:	f7fc ff17 	bl	8004ad8 <HAL_GetTick>
 8007caa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007cac:	e00e      	b.n	8007ccc <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007cae:	f7fc ff13 	bl	8004ad8 <HAL_GetTick>
 8007cb2:	4602      	mov	r2, r0
 8007cb4:	693b      	ldr	r3, [r7, #16]
 8007cb6:	1ad3      	subs	r3, r2, r3
 8007cb8:	2b02      	cmp	r3, #2
 8007cba:	d907      	bls.n	8007ccc <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8007cbc:	2303      	movs	r3, #3
 8007cbe:	e15c      	b.n	8007f7a <HAL_RCC_OscConfig+0x52e>
 8007cc0:	40023800 	.word	0x40023800
 8007cc4:	42470000 	.word	0x42470000
 8007cc8:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007ccc:	4b8a      	ldr	r3, [pc, #552]	@ (8007ef8 <HAL_RCC_OscConfig+0x4ac>)
 8007cce:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007cd0:	f003 0302 	and.w	r3, r3, #2
 8007cd4:	2b00      	cmp	r3, #0
 8007cd6:	d1ea      	bne.n	8007cae <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	681b      	ldr	r3, [r3, #0]
 8007cdc:	f003 0304 	and.w	r3, r3, #4
 8007ce0:	2b00      	cmp	r3, #0
 8007ce2:	f000 8097 	beq.w	8007e14 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007ce6:	2300      	movs	r3, #0
 8007ce8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007cea:	4b83      	ldr	r3, [pc, #524]	@ (8007ef8 <HAL_RCC_OscConfig+0x4ac>)
 8007cec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007cee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007cf2:	2b00      	cmp	r3, #0
 8007cf4:	d10f      	bne.n	8007d16 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007cf6:	2300      	movs	r3, #0
 8007cf8:	60bb      	str	r3, [r7, #8]
 8007cfa:	4b7f      	ldr	r3, [pc, #508]	@ (8007ef8 <HAL_RCC_OscConfig+0x4ac>)
 8007cfc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007cfe:	4a7e      	ldr	r2, [pc, #504]	@ (8007ef8 <HAL_RCC_OscConfig+0x4ac>)
 8007d00:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007d04:	6413      	str	r3, [r2, #64]	@ 0x40
 8007d06:	4b7c      	ldr	r3, [pc, #496]	@ (8007ef8 <HAL_RCC_OscConfig+0x4ac>)
 8007d08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007d0a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007d0e:	60bb      	str	r3, [r7, #8]
 8007d10:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007d12:	2301      	movs	r3, #1
 8007d14:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007d16:	4b79      	ldr	r3, [pc, #484]	@ (8007efc <HAL_RCC_OscConfig+0x4b0>)
 8007d18:	681b      	ldr	r3, [r3, #0]
 8007d1a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007d1e:	2b00      	cmp	r3, #0
 8007d20:	d118      	bne.n	8007d54 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8007d22:	4b76      	ldr	r3, [pc, #472]	@ (8007efc <HAL_RCC_OscConfig+0x4b0>)
 8007d24:	681b      	ldr	r3, [r3, #0]
 8007d26:	4a75      	ldr	r2, [pc, #468]	@ (8007efc <HAL_RCC_OscConfig+0x4b0>)
 8007d28:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007d2c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007d2e:	f7fc fed3 	bl	8004ad8 <HAL_GetTick>
 8007d32:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007d34:	e008      	b.n	8007d48 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007d36:	f7fc fecf 	bl	8004ad8 <HAL_GetTick>
 8007d3a:	4602      	mov	r2, r0
 8007d3c:	693b      	ldr	r3, [r7, #16]
 8007d3e:	1ad3      	subs	r3, r2, r3
 8007d40:	2b02      	cmp	r3, #2
 8007d42:	d901      	bls.n	8007d48 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8007d44:	2303      	movs	r3, #3
 8007d46:	e118      	b.n	8007f7a <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007d48:	4b6c      	ldr	r3, [pc, #432]	@ (8007efc <HAL_RCC_OscConfig+0x4b0>)
 8007d4a:	681b      	ldr	r3, [r3, #0]
 8007d4c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007d50:	2b00      	cmp	r3, #0
 8007d52:	d0f0      	beq.n	8007d36 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	689b      	ldr	r3, [r3, #8]
 8007d58:	2b01      	cmp	r3, #1
 8007d5a:	d106      	bne.n	8007d6a <HAL_RCC_OscConfig+0x31e>
 8007d5c:	4b66      	ldr	r3, [pc, #408]	@ (8007ef8 <HAL_RCC_OscConfig+0x4ac>)
 8007d5e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007d60:	4a65      	ldr	r2, [pc, #404]	@ (8007ef8 <HAL_RCC_OscConfig+0x4ac>)
 8007d62:	f043 0301 	orr.w	r3, r3, #1
 8007d66:	6713      	str	r3, [r2, #112]	@ 0x70
 8007d68:	e01c      	b.n	8007da4 <HAL_RCC_OscConfig+0x358>
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	689b      	ldr	r3, [r3, #8]
 8007d6e:	2b05      	cmp	r3, #5
 8007d70:	d10c      	bne.n	8007d8c <HAL_RCC_OscConfig+0x340>
 8007d72:	4b61      	ldr	r3, [pc, #388]	@ (8007ef8 <HAL_RCC_OscConfig+0x4ac>)
 8007d74:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007d76:	4a60      	ldr	r2, [pc, #384]	@ (8007ef8 <HAL_RCC_OscConfig+0x4ac>)
 8007d78:	f043 0304 	orr.w	r3, r3, #4
 8007d7c:	6713      	str	r3, [r2, #112]	@ 0x70
 8007d7e:	4b5e      	ldr	r3, [pc, #376]	@ (8007ef8 <HAL_RCC_OscConfig+0x4ac>)
 8007d80:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007d82:	4a5d      	ldr	r2, [pc, #372]	@ (8007ef8 <HAL_RCC_OscConfig+0x4ac>)
 8007d84:	f043 0301 	orr.w	r3, r3, #1
 8007d88:	6713      	str	r3, [r2, #112]	@ 0x70
 8007d8a:	e00b      	b.n	8007da4 <HAL_RCC_OscConfig+0x358>
 8007d8c:	4b5a      	ldr	r3, [pc, #360]	@ (8007ef8 <HAL_RCC_OscConfig+0x4ac>)
 8007d8e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007d90:	4a59      	ldr	r2, [pc, #356]	@ (8007ef8 <HAL_RCC_OscConfig+0x4ac>)
 8007d92:	f023 0301 	bic.w	r3, r3, #1
 8007d96:	6713      	str	r3, [r2, #112]	@ 0x70
 8007d98:	4b57      	ldr	r3, [pc, #348]	@ (8007ef8 <HAL_RCC_OscConfig+0x4ac>)
 8007d9a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007d9c:	4a56      	ldr	r2, [pc, #344]	@ (8007ef8 <HAL_RCC_OscConfig+0x4ac>)
 8007d9e:	f023 0304 	bic.w	r3, r3, #4
 8007da2:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	689b      	ldr	r3, [r3, #8]
 8007da8:	2b00      	cmp	r3, #0
 8007daa:	d015      	beq.n	8007dd8 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007dac:	f7fc fe94 	bl	8004ad8 <HAL_GetTick>
 8007db0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007db2:	e00a      	b.n	8007dca <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007db4:	f7fc fe90 	bl	8004ad8 <HAL_GetTick>
 8007db8:	4602      	mov	r2, r0
 8007dba:	693b      	ldr	r3, [r7, #16]
 8007dbc:	1ad3      	subs	r3, r2, r3
 8007dbe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007dc2:	4293      	cmp	r3, r2
 8007dc4:	d901      	bls.n	8007dca <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8007dc6:	2303      	movs	r3, #3
 8007dc8:	e0d7      	b.n	8007f7a <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007dca:	4b4b      	ldr	r3, [pc, #300]	@ (8007ef8 <HAL_RCC_OscConfig+0x4ac>)
 8007dcc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007dce:	f003 0302 	and.w	r3, r3, #2
 8007dd2:	2b00      	cmp	r3, #0
 8007dd4:	d0ee      	beq.n	8007db4 <HAL_RCC_OscConfig+0x368>
 8007dd6:	e014      	b.n	8007e02 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007dd8:	f7fc fe7e 	bl	8004ad8 <HAL_GetTick>
 8007ddc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007dde:	e00a      	b.n	8007df6 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007de0:	f7fc fe7a 	bl	8004ad8 <HAL_GetTick>
 8007de4:	4602      	mov	r2, r0
 8007de6:	693b      	ldr	r3, [r7, #16]
 8007de8:	1ad3      	subs	r3, r2, r3
 8007dea:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007dee:	4293      	cmp	r3, r2
 8007df0:	d901      	bls.n	8007df6 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8007df2:	2303      	movs	r3, #3
 8007df4:	e0c1      	b.n	8007f7a <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007df6:	4b40      	ldr	r3, [pc, #256]	@ (8007ef8 <HAL_RCC_OscConfig+0x4ac>)
 8007df8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007dfa:	f003 0302 	and.w	r3, r3, #2
 8007dfe:	2b00      	cmp	r3, #0
 8007e00:	d1ee      	bne.n	8007de0 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8007e02:	7dfb      	ldrb	r3, [r7, #23]
 8007e04:	2b01      	cmp	r3, #1
 8007e06:	d105      	bne.n	8007e14 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007e08:	4b3b      	ldr	r3, [pc, #236]	@ (8007ef8 <HAL_RCC_OscConfig+0x4ac>)
 8007e0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007e0c:	4a3a      	ldr	r2, [pc, #232]	@ (8007ef8 <HAL_RCC_OscConfig+0x4ac>)
 8007e0e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007e12:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	699b      	ldr	r3, [r3, #24]
 8007e18:	2b00      	cmp	r3, #0
 8007e1a:	f000 80ad 	beq.w	8007f78 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8007e1e:	4b36      	ldr	r3, [pc, #216]	@ (8007ef8 <HAL_RCC_OscConfig+0x4ac>)
 8007e20:	689b      	ldr	r3, [r3, #8]
 8007e22:	f003 030c 	and.w	r3, r3, #12
 8007e26:	2b08      	cmp	r3, #8
 8007e28:	d060      	beq.n	8007eec <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	699b      	ldr	r3, [r3, #24]
 8007e2e:	2b02      	cmp	r3, #2
 8007e30:	d145      	bne.n	8007ebe <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007e32:	4b33      	ldr	r3, [pc, #204]	@ (8007f00 <HAL_RCC_OscConfig+0x4b4>)
 8007e34:	2200      	movs	r2, #0
 8007e36:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007e38:	f7fc fe4e 	bl	8004ad8 <HAL_GetTick>
 8007e3c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007e3e:	e008      	b.n	8007e52 <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007e40:	f7fc fe4a 	bl	8004ad8 <HAL_GetTick>
 8007e44:	4602      	mov	r2, r0
 8007e46:	693b      	ldr	r3, [r7, #16]
 8007e48:	1ad3      	subs	r3, r2, r3
 8007e4a:	2b02      	cmp	r3, #2
 8007e4c:	d901      	bls.n	8007e52 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8007e4e:	2303      	movs	r3, #3
 8007e50:	e093      	b.n	8007f7a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007e52:	4b29      	ldr	r3, [pc, #164]	@ (8007ef8 <HAL_RCC_OscConfig+0x4ac>)
 8007e54:	681b      	ldr	r3, [r3, #0]
 8007e56:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007e5a:	2b00      	cmp	r3, #0
 8007e5c:	d1f0      	bne.n	8007e40 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8007e5e:	687b      	ldr	r3, [r7, #4]
 8007e60:	69da      	ldr	r2, [r3, #28]
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	6a1b      	ldr	r3, [r3, #32]
 8007e66:	431a      	orrs	r2, r3
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007e6c:	019b      	lsls	r3, r3, #6
 8007e6e:	431a      	orrs	r2, r3
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007e74:	085b      	lsrs	r3, r3, #1
 8007e76:	3b01      	subs	r3, #1
 8007e78:	041b      	lsls	r3, r3, #16
 8007e7a:	431a      	orrs	r2, r3
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007e80:	061b      	lsls	r3, r3, #24
 8007e82:	431a      	orrs	r2, r3
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007e88:	071b      	lsls	r3, r3, #28
 8007e8a:	491b      	ldr	r1, [pc, #108]	@ (8007ef8 <HAL_RCC_OscConfig+0x4ac>)
 8007e8c:	4313      	orrs	r3, r2
 8007e8e:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007e90:	4b1b      	ldr	r3, [pc, #108]	@ (8007f00 <HAL_RCC_OscConfig+0x4b4>)
 8007e92:	2201      	movs	r2, #1
 8007e94:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007e96:	f7fc fe1f 	bl	8004ad8 <HAL_GetTick>
 8007e9a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007e9c:	e008      	b.n	8007eb0 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007e9e:	f7fc fe1b 	bl	8004ad8 <HAL_GetTick>
 8007ea2:	4602      	mov	r2, r0
 8007ea4:	693b      	ldr	r3, [r7, #16]
 8007ea6:	1ad3      	subs	r3, r2, r3
 8007ea8:	2b02      	cmp	r3, #2
 8007eaa:	d901      	bls.n	8007eb0 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8007eac:	2303      	movs	r3, #3
 8007eae:	e064      	b.n	8007f7a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007eb0:	4b11      	ldr	r3, [pc, #68]	@ (8007ef8 <HAL_RCC_OscConfig+0x4ac>)
 8007eb2:	681b      	ldr	r3, [r3, #0]
 8007eb4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007eb8:	2b00      	cmp	r3, #0
 8007eba:	d0f0      	beq.n	8007e9e <HAL_RCC_OscConfig+0x452>
 8007ebc:	e05c      	b.n	8007f78 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007ebe:	4b10      	ldr	r3, [pc, #64]	@ (8007f00 <HAL_RCC_OscConfig+0x4b4>)
 8007ec0:	2200      	movs	r2, #0
 8007ec2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007ec4:	f7fc fe08 	bl	8004ad8 <HAL_GetTick>
 8007ec8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007eca:	e008      	b.n	8007ede <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007ecc:	f7fc fe04 	bl	8004ad8 <HAL_GetTick>
 8007ed0:	4602      	mov	r2, r0
 8007ed2:	693b      	ldr	r3, [r7, #16]
 8007ed4:	1ad3      	subs	r3, r2, r3
 8007ed6:	2b02      	cmp	r3, #2
 8007ed8:	d901      	bls.n	8007ede <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8007eda:	2303      	movs	r3, #3
 8007edc:	e04d      	b.n	8007f7a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007ede:	4b06      	ldr	r3, [pc, #24]	@ (8007ef8 <HAL_RCC_OscConfig+0x4ac>)
 8007ee0:	681b      	ldr	r3, [r3, #0]
 8007ee2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007ee6:	2b00      	cmp	r3, #0
 8007ee8:	d1f0      	bne.n	8007ecc <HAL_RCC_OscConfig+0x480>
 8007eea:	e045      	b.n	8007f78 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	699b      	ldr	r3, [r3, #24]
 8007ef0:	2b01      	cmp	r3, #1
 8007ef2:	d107      	bne.n	8007f04 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8007ef4:	2301      	movs	r3, #1
 8007ef6:	e040      	b.n	8007f7a <HAL_RCC_OscConfig+0x52e>
 8007ef8:	40023800 	.word	0x40023800
 8007efc:	40007000 	.word	0x40007000
 8007f00:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8007f04:	4b1f      	ldr	r3, [pc, #124]	@ (8007f84 <HAL_RCC_OscConfig+0x538>)
 8007f06:	685b      	ldr	r3, [r3, #4]
 8007f08:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	699b      	ldr	r3, [r3, #24]
 8007f0e:	2b01      	cmp	r3, #1
 8007f10:	d030      	beq.n	8007f74 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007f12:	68fb      	ldr	r3, [r7, #12]
 8007f14:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007f1c:	429a      	cmp	r2, r3
 8007f1e:	d129      	bne.n	8007f74 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8007f20:	68fb      	ldr	r3, [r7, #12]
 8007f22:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007f2a:	429a      	cmp	r2, r3
 8007f2c:	d122      	bne.n	8007f74 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8007f2e:	68fa      	ldr	r2, [r7, #12]
 8007f30:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8007f34:	4013      	ands	r3, r2
 8007f36:	687a      	ldr	r2, [r7, #4]
 8007f38:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8007f3a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8007f3c:	4293      	cmp	r3, r2
 8007f3e:	d119      	bne.n	8007f74 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8007f40:	68fb      	ldr	r3, [r7, #12]
 8007f42:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007f4a:	085b      	lsrs	r3, r3, #1
 8007f4c:	3b01      	subs	r3, #1
 8007f4e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8007f50:	429a      	cmp	r2, r3
 8007f52:	d10f      	bne.n	8007f74 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8007f54:	68fb      	ldr	r3, [r7, #12]
 8007f56:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007f5e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8007f60:	429a      	cmp	r2, r3
 8007f62:	d107      	bne.n	8007f74 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8007f64:	68fb      	ldr	r3, [r7, #12]
 8007f66:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007f6e:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8007f70:	429a      	cmp	r2, r3
 8007f72:	d001      	beq.n	8007f78 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8007f74:	2301      	movs	r3, #1
 8007f76:	e000      	b.n	8007f7a <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8007f78:	2300      	movs	r3, #0
}
 8007f7a:	4618      	mov	r0, r3
 8007f7c:	3718      	adds	r7, #24
 8007f7e:	46bd      	mov	sp, r7
 8007f80:	bd80      	pop	{r7, pc}
 8007f82:	bf00      	nop
 8007f84:	40023800 	.word	0x40023800

08007f88 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007f88:	b580      	push	{r7, lr}
 8007f8a:	b082      	sub	sp, #8
 8007f8c:	af00      	add	r7, sp, #0
 8007f8e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	2b00      	cmp	r3, #0
 8007f94:	d101      	bne.n	8007f9a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007f96:	2301      	movs	r3, #1
 8007f98:	e041      	b.n	800801e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007fa0:	b2db      	uxtb	r3, r3
 8007fa2:	2b00      	cmp	r3, #0
 8007fa4:	d106      	bne.n	8007fb4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007fa6:	687b      	ldr	r3, [r7, #4]
 8007fa8:	2200      	movs	r2, #0
 8007faa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007fae:	6878      	ldr	r0, [r7, #4]
 8007fb0:	f7fc face 	bl	8004550 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	2202      	movs	r2, #2
 8007fb8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	681a      	ldr	r2, [r3, #0]
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	3304      	adds	r3, #4
 8007fc4:	4619      	mov	r1, r3
 8007fc6:	4610      	mov	r0, r2
 8007fc8:	f000 fdc6 	bl	8008b58 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	2201      	movs	r2, #1
 8007fd0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007fd4:	687b      	ldr	r3, [r7, #4]
 8007fd6:	2201      	movs	r2, #1
 8007fd8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	2201      	movs	r2, #1
 8007fe0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	2201      	movs	r2, #1
 8007fe8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	2201      	movs	r2, #1
 8007ff0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	2201      	movs	r2, #1
 8007ff8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	2201      	movs	r2, #1
 8008000:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	2201      	movs	r2, #1
 8008008:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	2201      	movs	r2, #1
 8008010:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	2201      	movs	r2, #1
 8008018:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800801c:	2300      	movs	r3, #0
}
 800801e:	4618      	mov	r0, r3
 8008020:	3708      	adds	r7, #8
 8008022:	46bd      	mov	sp, r7
 8008024:	bd80      	pop	{r7, pc}

08008026 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8008026:	b580      	push	{r7, lr}
 8008028:	b082      	sub	sp, #8
 800802a:	af00      	add	r7, sp, #0
 800802c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800802e:	687b      	ldr	r3, [r7, #4]
 8008030:	2b00      	cmp	r3, #0
 8008032:	d101      	bne.n	8008038 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8008034:	2301      	movs	r3, #1
 8008036:	e041      	b.n	80080bc <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800803e:	b2db      	uxtb	r3, r3
 8008040:	2b00      	cmp	r3, #0
 8008042:	d106      	bne.n	8008052 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	2200      	movs	r2, #0
 8008048:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 800804c:	6878      	ldr	r0, [r7, #4]
 800804e:	f000 f839 	bl	80080c4 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	2202      	movs	r2, #2
 8008056:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800805a:	687b      	ldr	r3, [r7, #4]
 800805c:	681a      	ldr	r2, [r3, #0]
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	3304      	adds	r3, #4
 8008062:	4619      	mov	r1, r3
 8008064:	4610      	mov	r0, r2
 8008066:	f000 fd77 	bl	8008b58 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	2201      	movs	r2, #1
 800806e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	2201      	movs	r2, #1
 8008076:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	2201      	movs	r2, #1
 800807e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008082:	687b      	ldr	r3, [r7, #4]
 8008084:	2201      	movs	r2, #1
 8008086:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800808a:	687b      	ldr	r3, [r7, #4]
 800808c:	2201      	movs	r2, #1
 800808e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	2201      	movs	r2, #1
 8008096:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800809a:	687b      	ldr	r3, [r7, #4]
 800809c:	2201      	movs	r2, #1
 800809e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	2201      	movs	r2, #1
 80080a6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	2201      	movs	r2, #1
 80080ae:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80080b2:	687b      	ldr	r3, [r7, #4]
 80080b4:	2201      	movs	r2, #1
 80080b6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80080ba:	2300      	movs	r3, #0
}
 80080bc:	4618      	mov	r0, r3
 80080be:	3708      	adds	r7, #8
 80080c0:	46bd      	mov	sp, r7
 80080c2:	bd80      	pop	{r7, pc}

080080c4 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 80080c4:	b480      	push	{r7}
 80080c6:	b083      	sub	sp, #12
 80080c8:	af00      	add	r7, sp, #0
 80080ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 80080cc:	bf00      	nop
 80080ce:	370c      	adds	r7, #12
 80080d0:	46bd      	mov	sp, r7
 80080d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080d6:	4770      	bx	lr

080080d8 <HAL_TIM_IC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from TIM peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData, uint16_t Length)
{
 80080d8:	b580      	push	{r7, lr}
 80080da:	b086      	sub	sp, #24
 80080dc:	af00      	add	r7, sp, #0
 80080de:	60f8      	str	r0, [r7, #12]
 80080e0:	60b9      	str	r1, [r7, #8]
 80080e2:	607a      	str	r2, [r7, #4]
 80080e4:	807b      	strh	r3, [r7, #2]
  HAL_StatusTypeDef status = HAL_OK;
 80080e6:	2300      	movs	r3, #0
 80080e8:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 80080ea:	68bb      	ldr	r3, [r7, #8]
 80080ec:	2b00      	cmp	r3, #0
 80080ee:	d104      	bne.n	80080fa <HAL_TIM_IC_Start_DMA+0x22>
 80080f0:	68fb      	ldr	r3, [r7, #12]
 80080f2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80080f6:	b2db      	uxtb	r3, r3
 80080f8:	e013      	b.n	8008122 <HAL_TIM_IC_Start_DMA+0x4a>
 80080fa:	68bb      	ldr	r3, [r7, #8]
 80080fc:	2b04      	cmp	r3, #4
 80080fe:	d104      	bne.n	800810a <HAL_TIM_IC_Start_DMA+0x32>
 8008100:	68fb      	ldr	r3, [r7, #12]
 8008102:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8008106:	b2db      	uxtb	r3, r3
 8008108:	e00b      	b.n	8008122 <HAL_TIM_IC_Start_DMA+0x4a>
 800810a:	68bb      	ldr	r3, [r7, #8]
 800810c:	2b08      	cmp	r3, #8
 800810e:	d104      	bne.n	800811a <HAL_TIM_IC_Start_DMA+0x42>
 8008110:	68fb      	ldr	r3, [r7, #12]
 8008112:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8008116:	b2db      	uxtb	r3, r3
 8008118:	e003      	b.n	8008122 <HAL_TIM_IC_Start_DMA+0x4a>
 800811a:	68fb      	ldr	r3, [r7, #12]
 800811c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008120:	b2db      	uxtb	r3, r3
 8008122:	75bb      	strb	r3, [r7, #22]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8008124:	68bb      	ldr	r3, [r7, #8]
 8008126:	2b00      	cmp	r3, #0
 8008128:	d104      	bne.n	8008134 <HAL_TIM_IC_Start_DMA+0x5c>
 800812a:	68fb      	ldr	r3, [r7, #12]
 800812c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8008130:	b2db      	uxtb	r3, r3
 8008132:	e013      	b.n	800815c <HAL_TIM_IC_Start_DMA+0x84>
 8008134:	68bb      	ldr	r3, [r7, #8]
 8008136:	2b04      	cmp	r3, #4
 8008138:	d104      	bne.n	8008144 <HAL_TIM_IC_Start_DMA+0x6c>
 800813a:	68fb      	ldr	r3, [r7, #12]
 800813c:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8008140:	b2db      	uxtb	r3, r3
 8008142:	e00b      	b.n	800815c <HAL_TIM_IC_Start_DMA+0x84>
 8008144:	68bb      	ldr	r3, [r7, #8]
 8008146:	2b08      	cmp	r3, #8
 8008148:	d104      	bne.n	8008154 <HAL_TIM_IC_Start_DMA+0x7c>
 800814a:	68fb      	ldr	r3, [r7, #12]
 800814c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008150:	b2db      	uxtb	r3, r3
 8008152:	e003      	b.n	800815c <HAL_TIM_IC_Start_DMA+0x84>
 8008154:	68fb      	ldr	r3, [r7, #12]
 8008156:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800815a:	b2db      	uxtb	r3, r3
 800815c:	757b      	strb	r3, [r7, #21]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
  assert_param(IS_TIM_DMA_CC_INSTANCE(htim->Instance));

  /* Set the TIM channel state */
  if ((channel_state == HAL_TIM_CHANNEL_STATE_BUSY)
 800815e:	7dbb      	ldrb	r3, [r7, #22]
 8008160:	2b02      	cmp	r3, #2
 8008162:	d002      	beq.n	800816a <HAL_TIM_IC_Start_DMA+0x92>
      || (complementary_channel_state == HAL_TIM_CHANNEL_STATE_BUSY))
 8008164:	7d7b      	ldrb	r3, [r7, #21]
 8008166:	2b02      	cmp	r3, #2
 8008168:	d101      	bne.n	800816e <HAL_TIM_IC_Start_DMA+0x96>
  {
    return HAL_BUSY;
 800816a:	2302      	movs	r3, #2
 800816c:	e146      	b.n	80083fc <HAL_TIM_IC_Start_DMA+0x324>
  }
  else if ((channel_state == HAL_TIM_CHANNEL_STATE_READY)
 800816e:	7dbb      	ldrb	r3, [r7, #22]
 8008170:	2b01      	cmp	r3, #1
 8008172:	d143      	bne.n	80081fc <HAL_TIM_IC_Start_DMA+0x124>
           && (complementary_channel_state == HAL_TIM_CHANNEL_STATE_READY))
 8008174:	7d7b      	ldrb	r3, [r7, #21]
 8008176:	2b01      	cmp	r3, #1
 8008178:	d140      	bne.n	80081fc <HAL_TIM_IC_Start_DMA+0x124>
  {
    if ((pData == NULL) || (Length == 0U))
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	2b00      	cmp	r3, #0
 800817e:	d002      	beq.n	8008186 <HAL_TIM_IC_Start_DMA+0xae>
 8008180:	887b      	ldrh	r3, [r7, #2]
 8008182:	2b00      	cmp	r3, #0
 8008184:	d101      	bne.n	800818a <HAL_TIM_IC_Start_DMA+0xb2>
    {
      return HAL_ERROR;
 8008186:	2301      	movs	r3, #1
 8008188:	e138      	b.n	80083fc <HAL_TIM_IC_Start_DMA+0x324>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800818a:	68bb      	ldr	r3, [r7, #8]
 800818c:	2b00      	cmp	r3, #0
 800818e:	d104      	bne.n	800819a <HAL_TIM_IC_Start_DMA+0xc2>
 8008190:	68fb      	ldr	r3, [r7, #12]
 8008192:	2202      	movs	r2, #2
 8008194:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008198:	e013      	b.n	80081c2 <HAL_TIM_IC_Start_DMA+0xea>
 800819a:	68bb      	ldr	r3, [r7, #8]
 800819c:	2b04      	cmp	r3, #4
 800819e:	d104      	bne.n	80081aa <HAL_TIM_IC_Start_DMA+0xd2>
 80081a0:	68fb      	ldr	r3, [r7, #12]
 80081a2:	2202      	movs	r2, #2
 80081a4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80081a8:	e00b      	b.n	80081c2 <HAL_TIM_IC_Start_DMA+0xea>
 80081aa:	68bb      	ldr	r3, [r7, #8]
 80081ac:	2b08      	cmp	r3, #8
 80081ae:	d104      	bne.n	80081ba <HAL_TIM_IC_Start_DMA+0xe2>
 80081b0:	68fb      	ldr	r3, [r7, #12]
 80081b2:	2202      	movs	r2, #2
 80081b4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80081b8:	e003      	b.n	80081c2 <HAL_TIM_IC_Start_DMA+0xea>
 80081ba:	68fb      	ldr	r3, [r7, #12]
 80081bc:	2202      	movs	r2, #2
 80081be:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80081c2:	68bb      	ldr	r3, [r7, #8]
 80081c4:	2b00      	cmp	r3, #0
 80081c6:	d104      	bne.n	80081d2 <HAL_TIM_IC_Start_DMA+0xfa>
 80081c8:	68fb      	ldr	r3, [r7, #12]
 80081ca:	2202      	movs	r2, #2
 80081cc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    if ((pData == NULL) || (Length == 0U))
 80081d0:	e016      	b.n	8008200 <HAL_TIM_IC_Start_DMA+0x128>
      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80081d2:	68bb      	ldr	r3, [r7, #8]
 80081d4:	2b04      	cmp	r3, #4
 80081d6:	d104      	bne.n	80081e2 <HAL_TIM_IC_Start_DMA+0x10a>
 80081d8:	68fb      	ldr	r3, [r7, #12]
 80081da:	2202      	movs	r2, #2
 80081dc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    if ((pData == NULL) || (Length == 0U))
 80081e0:	e00e      	b.n	8008200 <HAL_TIM_IC_Start_DMA+0x128>
      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80081e2:	68bb      	ldr	r3, [r7, #8]
 80081e4:	2b08      	cmp	r3, #8
 80081e6:	d104      	bne.n	80081f2 <HAL_TIM_IC_Start_DMA+0x11a>
 80081e8:	68fb      	ldr	r3, [r7, #12]
 80081ea:	2202      	movs	r2, #2
 80081ec:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
    if ((pData == NULL) || (Length == 0U))
 80081f0:	e006      	b.n	8008200 <HAL_TIM_IC_Start_DMA+0x128>
      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80081f2:	68fb      	ldr	r3, [r7, #12]
 80081f4:	2202      	movs	r2, #2
 80081f6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    if ((pData == NULL) || (Length == 0U))
 80081fa:	e001      	b.n	8008200 <HAL_TIM_IC_Start_DMA+0x128>
    }
  }
  else
  {
    return HAL_ERROR;
 80081fc:	2301      	movs	r3, #1
 80081fe:	e0fd      	b.n	80083fc <HAL_TIM_IC_Start_DMA+0x324>
  }

  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8008200:	68fb      	ldr	r3, [r7, #12]
 8008202:	681b      	ldr	r3, [r3, #0]
 8008204:	2201      	movs	r2, #1
 8008206:	68b9      	ldr	r1, [r7, #8]
 8008208:	4618      	mov	r0, r3
 800820a:	f000 ff0f 	bl	800902c <TIM_CCxChannelCmd>

  switch (Channel)
 800820e:	68bb      	ldr	r3, [r7, #8]
 8008210:	2b0c      	cmp	r3, #12
 8008212:	f200 80ad 	bhi.w	8008370 <HAL_TIM_IC_Start_DMA+0x298>
 8008216:	a201      	add	r2, pc, #4	@ (adr r2, 800821c <HAL_TIM_IC_Start_DMA+0x144>)
 8008218:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800821c:	08008251 	.word	0x08008251
 8008220:	08008371 	.word	0x08008371
 8008224:	08008371 	.word	0x08008371
 8008228:	08008371 	.word	0x08008371
 800822c:	08008299 	.word	0x08008299
 8008230:	08008371 	.word	0x08008371
 8008234:	08008371 	.word	0x08008371
 8008238:	08008371 	.word	0x08008371
 800823c:	080082e1 	.word	0x080082e1
 8008240:	08008371 	.word	0x08008371
 8008244:	08008371 	.word	0x08008371
 8008248:	08008371 	.word	0x08008371
 800824c:	08008329 	.word	0x08008329
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA capture callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMACaptureCplt;
 8008250:	68fb      	ldr	r3, [r7, #12]
 8008252:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008254:	4a6b      	ldr	r2, [pc, #428]	@ (8008404 <HAL_TIM_IC_Start_DMA+0x32c>)
 8008256:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 8008258:	68fb      	ldr	r3, [r7, #12]
 800825a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800825c:	4a6a      	ldr	r2, [pc, #424]	@ (8008408 <HAL_TIM_IC_Start_DMA+0x330>)
 800825e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 8008260:	68fb      	ldr	r3, [r7, #12]
 8008262:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008264:	4a69      	ldr	r2, [pc, #420]	@ (800840c <HAL_TIM_IC_Start_DMA+0x334>)
 8008266:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)&htim->Instance->CCR1, (uint32_t)pData,
 8008268:	68fb      	ldr	r3, [r7, #12]
 800826a:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 800826c:	68fb      	ldr	r3, [r7, #12]
 800826e:	681b      	ldr	r3, [r3, #0]
 8008270:	3334      	adds	r3, #52	@ 0x34
 8008272:	4619      	mov	r1, r3
 8008274:	687a      	ldr	r2, [r7, #4]
 8008276:	887b      	ldrh	r3, [r7, #2]
 8008278:	f7fd f890 	bl	800539c <HAL_DMA_Start_IT>
 800827c:	4603      	mov	r3, r0
 800827e:	2b00      	cmp	r3, #0
 8008280:	d001      	beq.n	8008286 <HAL_TIM_IC_Start_DMA+0x1ae>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8008282:	2301      	movs	r3, #1
 8008284:	e0ba      	b.n	80083fc <HAL_TIM_IC_Start_DMA+0x324>
      }
      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 8008286:	68fb      	ldr	r3, [r7, #12]
 8008288:	681b      	ldr	r3, [r3, #0]
 800828a:	68da      	ldr	r2, [r3, #12]
 800828c:	68fb      	ldr	r3, [r7, #12]
 800828e:	681b      	ldr	r3, [r3, #0]
 8008290:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008294:	60da      	str	r2, [r3, #12]
      break;
 8008296:	e06e      	b.n	8008376 <HAL_TIM_IC_Start_DMA+0x29e>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA capture callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMACaptureCplt;
 8008298:	68fb      	ldr	r3, [r7, #12]
 800829a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800829c:	4a59      	ldr	r2, [pc, #356]	@ (8008404 <HAL_TIM_IC_Start_DMA+0x32c>)
 800829e:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 80082a0:	68fb      	ldr	r3, [r7, #12]
 80082a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80082a4:	4a58      	ldr	r2, [pc, #352]	@ (8008408 <HAL_TIM_IC_Start_DMA+0x330>)
 80082a6:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 80082a8:	68fb      	ldr	r3, [r7, #12]
 80082aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80082ac:	4a57      	ldr	r2, [pc, #348]	@ (800840c <HAL_TIM_IC_Start_DMA+0x334>)
 80082ae:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)&htim->Instance->CCR2, (uint32_t)pData,
 80082b0:	68fb      	ldr	r3, [r7, #12]
 80082b2:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 80082b4:	68fb      	ldr	r3, [r7, #12]
 80082b6:	681b      	ldr	r3, [r3, #0]
 80082b8:	3338      	adds	r3, #56	@ 0x38
 80082ba:	4619      	mov	r1, r3
 80082bc:	687a      	ldr	r2, [r7, #4]
 80082be:	887b      	ldrh	r3, [r7, #2]
 80082c0:	f7fd f86c 	bl	800539c <HAL_DMA_Start_IT>
 80082c4:	4603      	mov	r3, r0
 80082c6:	2b00      	cmp	r3, #0
 80082c8:	d001      	beq.n	80082ce <HAL_TIM_IC_Start_DMA+0x1f6>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 80082ca:	2301      	movs	r3, #1
 80082cc:	e096      	b.n	80083fc <HAL_TIM_IC_Start_DMA+0x324>
      }
      /* Enable the TIM Capture/Compare 2  DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 80082ce:	68fb      	ldr	r3, [r7, #12]
 80082d0:	681b      	ldr	r3, [r3, #0]
 80082d2:	68da      	ldr	r2, [r3, #12]
 80082d4:	68fb      	ldr	r3, [r7, #12]
 80082d6:	681b      	ldr	r3, [r3, #0]
 80082d8:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80082dc:	60da      	str	r2, [r3, #12]
      break;
 80082de:	e04a      	b.n	8008376 <HAL_TIM_IC_Start_DMA+0x29e>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA capture callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMACaptureCplt;
 80082e0:	68fb      	ldr	r3, [r7, #12]
 80082e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80082e4:	4a47      	ldr	r2, [pc, #284]	@ (8008404 <HAL_TIM_IC_Start_DMA+0x32c>)
 80082e6:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 80082e8:	68fb      	ldr	r3, [r7, #12]
 80082ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80082ec:	4a46      	ldr	r2, [pc, #280]	@ (8008408 <HAL_TIM_IC_Start_DMA+0x330>)
 80082ee:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 80082f0:	68fb      	ldr	r3, [r7, #12]
 80082f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80082f4:	4a45      	ldr	r2, [pc, #276]	@ (800840c <HAL_TIM_IC_Start_DMA+0x334>)
 80082f6:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)&htim->Instance->CCR3, (uint32_t)pData,
 80082f8:	68fb      	ldr	r3, [r7, #12]
 80082fa:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 80082fc:	68fb      	ldr	r3, [r7, #12]
 80082fe:	681b      	ldr	r3, [r3, #0]
 8008300:	333c      	adds	r3, #60	@ 0x3c
 8008302:	4619      	mov	r1, r3
 8008304:	687a      	ldr	r2, [r7, #4]
 8008306:	887b      	ldrh	r3, [r7, #2]
 8008308:	f7fd f848 	bl	800539c <HAL_DMA_Start_IT>
 800830c:	4603      	mov	r3, r0
 800830e:	2b00      	cmp	r3, #0
 8008310:	d001      	beq.n	8008316 <HAL_TIM_IC_Start_DMA+0x23e>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8008312:	2301      	movs	r3, #1
 8008314:	e072      	b.n	80083fc <HAL_TIM_IC_Start_DMA+0x324>
      }
      /* Enable the TIM Capture/Compare 3  DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 8008316:	68fb      	ldr	r3, [r7, #12]
 8008318:	681b      	ldr	r3, [r3, #0]
 800831a:	68da      	ldr	r2, [r3, #12]
 800831c:	68fb      	ldr	r3, [r7, #12]
 800831e:	681b      	ldr	r3, [r3, #0]
 8008320:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008324:	60da      	str	r2, [r3, #12]
      break;
 8008326:	e026      	b.n	8008376 <HAL_TIM_IC_Start_DMA+0x29e>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA capture callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMACaptureCplt;
 8008328:	68fb      	ldr	r3, [r7, #12]
 800832a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800832c:	4a35      	ldr	r2, [pc, #212]	@ (8008404 <HAL_TIM_IC_Start_DMA+0x32c>)
 800832e:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 8008330:	68fb      	ldr	r3, [r7, #12]
 8008332:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008334:	4a34      	ldr	r2, [pc, #208]	@ (8008408 <HAL_TIM_IC_Start_DMA+0x330>)
 8008336:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 8008338:	68fb      	ldr	r3, [r7, #12]
 800833a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800833c:	4a33      	ldr	r2, [pc, #204]	@ (800840c <HAL_TIM_IC_Start_DMA+0x334>)
 800833e:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)&htim->Instance->CCR4, (uint32_t)pData,
 8008340:	68fb      	ldr	r3, [r7, #12]
 8008342:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8008344:	68fb      	ldr	r3, [r7, #12]
 8008346:	681b      	ldr	r3, [r3, #0]
 8008348:	3340      	adds	r3, #64	@ 0x40
 800834a:	4619      	mov	r1, r3
 800834c:	687a      	ldr	r2, [r7, #4]
 800834e:	887b      	ldrh	r3, [r7, #2]
 8008350:	f7fd f824 	bl	800539c <HAL_DMA_Start_IT>
 8008354:	4603      	mov	r3, r0
 8008356:	2b00      	cmp	r3, #0
 8008358:	d001      	beq.n	800835e <HAL_TIM_IC_Start_DMA+0x286>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800835a:	2301      	movs	r3, #1
 800835c:	e04e      	b.n	80083fc <HAL_TIM_IC_Start_DMA+0x324>
      }
      /* Enable the TIM Capture/Compare 4  DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 800835e:	68fb      	ldr	r3, [r7, #12]
 8008360:	681b      	ldr	r3, [r3, #0]
 8008362:	68da      	ldr	r2, [r3, #12]
 8008364:	68fb      	ldr	r3, [r7, #12]
 8008366:	681b      	ldr	r3, [r3, #0]
 8008368:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800836c:	60da      	str	r2, [r3, #12]
      break;
 800836e:	e002      	b.n	8008376 <HAL_TIM_IC_Start_DMA+0x29e>
    }

    default:
      status = HAL_ERROR;
 8008370:	2301      	movs	r3, #1
 8008372:	75fb      	strb	r3, [r7, #23]
      break;
 8008374:	bf00      	nop
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008376:	68fb      	ldr	r3, [r7, #12]
 8008378:	681b      	ldr	r3, [r3, #0]
 800837a:	4a25      	ldr	r2, [pc, #148]	@ (8008410 <HAL_TIM_IC_Start_DMA+0x338>)
 800837c:	4293      	cmp	r3, r2
 800837e:	d022      	beq.n	80083c6 <HAL_TIM_IC_Start_DMA+0x2ee>
 8008380:	68fb      	ldr	r3, [r7, #12]
 8008382:	681b      	ldr	r3, [r3, #0]
 8008384:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008388:	d01d      	beq.n	80083c6 <HAL_TIM_IC_Start_DMA+0x2ee>
 800838a:	68fb      	ldr	r3, [r7, #12]
 800838c:	681b      	ldr	r3, [r3, #0]
 800838e:	4a21      	ldr	r2, [pc, #132]	@ (8008414 <HAL_TIM_IC_Start_DMA+0x33c>)
 8008390:	4293      	cmp	r3, r2
 8008392:	d018      	beq.n	80083c6 <HAL_TIM_IC_Start_DMA+0x2ee>
 8008394:	68fb      	ldr	r3, [r7, #12]
 8008396:	681b      	ldr	r3, [r3, #0]
 8008398:	4a1f      	ldr	r2, [pc, #124]	@ (8008418 <HAL_TIM_IC_Start_DMA+0x340>)
 800839a:	4293      	cmp	r3, r2
 800839c:	d013      	beq.n	80083c6 <HAL_TIM_IC_Start_DMA+0x2ee>
 800839e:	68fb      	ldr	r3, [r7, #12]
 80083a0:	681b      	ldr	r3, [r3, #0]
 80083a2:	4a1e      	ldr	r2, [pc, #120]	@ (800841c <HAL_TIM_IC_Start_DMA+0x344>)
 80083a4:	4293      	cmp	r3, r2
 80083a6:	d00e      	beq.n	80083c6 <HAL_TIM_IC_Start_DMA+0x2ee>
 80083a8:	68fb      	ldr	r3, [r7, #12]
 80083aa:	681b      	ldr	r3, [r3, #0]
 80083ac:	4a1c      	ldr	r2, [pc, #112]	@ (8008420 <HAL_TIM_IC_Start_DMA+0x348>)
 80083ae:	4293      	cmp	r3, r2
 80083b0:	d009      	beq.n	80083c6 <HAL_TIM_IC_Start_DMA+0x2ee>
 80083b2:	68fb      	ldr	r3, [r7, #12]
 80083b4:	681b      	ldr	r3, [r3, #0]
 80083b6:	4a1b      	ldr	r2, [pc, #108]	@ (8008424 <HAL_TIM_IC_Start_DMA+0x34c>)
 80083b8:	4293      	cmp	r3, r2
 80083ba:	d004      	beq.n	80083c6 <HAL_TIM_IC_Start_DMA+0x2ee>
 80083bc:	68fb      	ldr	r3, [r7, #12]
 80083be:	681b      	ldr	r3, [r3, #0]
 80083c0:	4a19      	ldr	r2, [pc, #100]	@ (8008428 <HAL_TIM_IC_Start_DMA+0x350>)
 80083c2:	4293      	cmp	r3, r2
 80083c4:	d111      	bne.n	80083ea <HAL_TIM_IC_Start_DMA+0x312>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80083c6:	68fb      	ldr	r3, [r7, #12]
 80083c8:	681b      	ldr	r3, [r3, #0]
 80083ca:	689b      	ldr	r3, [r3, #8]
 80083cc:	f003 0307 	and.w	r3, r3, #7
 80083d0:	613b      	str	r3, [r7, #16]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80083d2:	693b      	ldr	r3, [r7, #16]
 80083d4:	2b06      	cmp	r3, #6
 80083d6:	d010      	beq.n	80083fa <HAL_TIM_IC_Start_DMA+0x322>
    {
      __HAL_TIM_ENABLE(htim);
 80083d8:	68fb      	ldr	r3, [r7, #12]
 80083da:	681b      	ldr	r3, [r3, #0]
 80083dc:	681a      	ldr	r2, [r3, #0]
 80083de:	68fb      	ldr	r3, [r7, #12]
 80083e0:	681b      	ldr	r3, [r3, #0]
 80083e2:	f042 0201 	orr.w	r2, r2, #1
 80083e6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80083e8:	e007      	b.n	80083fa <HAL_TIM_IC_Start_DMA+0x322>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80083ea:	68fb      	ldr	r3, [r7, #12]
 80083ec:	681b      	ldr	r3, [r3, #0]
 80083ee:	681a      	ldr	r2, [r3, #0]
 80083f0:	68fb      	ldr	r3, [r7, #12]
 80083f2:	681b      	ldr	r3, [r3, #0]
 80083f4:	f042 0201 	orr.w	r2, r2, #1
 80083f8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 80083fa:	7dfb      	ldrb	r3, [r7, #23]
}
 80083fc:	4618      	mov	r0, r3
 80083fe:	3718      	adds	r7, #24
 8008400:	46bd      	mov	sp, r7
 8008402:	bd80      	pop	{r7, pc}
 8008404:	08008a29 	.word	0x08008a29
 8008408:	08008af1 	.word	0x08008af1
 800840c:	08008997 	.word	0x08008997
 8008410:	40010000 	.word	0x40010000
 8008414:	40000400 	.word	0x40000400
 8008418:	40000800 	.word	0x40000800
 800841c:	40000c00 	.word	0x40000c00
 8008420:	40010400 	.word	0x40010400
 8008424:	40014000 	.word	0x40014000
 8008428:	40001800 	.word	0x40001800

0800842c <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 800842c:	b580      	push	{r7, lr}
 800842e:	b086      	sub	sp, #24
 8008430:	af00      	add	r7, sp, #0
 8008432:	6078      	str	r0, [r7, #4]
 8008434:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008436:	687b      	ldr	r3, [r7, #4]
 8008438:	2b00      	cmp	r3, #0
 800843a:	d101      	bne.n	8008440 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800843c:	2301      	movs	r3, #1
 800843e:	e097      	b.n	8008570 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008446:	b2db      	uxtb	r3, r3
 8008448:	2b00      	cmp	r3, #0
 800844a:	d106      	bne.n	800845a <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	2200      	movs	r2, #0
 8008450:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8008454:	6878      	ldr	r0, [r7, #4]
 8008456:	f7fc f833 	bl	80044c0 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800845a:	687b      	ldr	r3, [r7, #4]
 800845c:	2202      	movs	r2, #2
 800845e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8008462:	687b      	ldr	r3, [r7, #4]
 8008464:	681b      	ldr	r3, [r3, #0]
 8008466:	689b      	ldr	r3, [r3, #8]
 8008468:	687a      	ldr	r2, [r7, #4]
 800846a:	6812      	ldr	r2, [r2, #0]
 800846c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008470:	f023 0307 	bic.w	r3, r3, #7
 8008474:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008476:	687b      	ldr	r3, [r7, #4]
 8008478:	681a      	ldr	r2, [r3, #0]
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	3304      	adds	r3, #4
 800847e:	4619      	mov	r1, r3
 8008480:	4610      	mov	r0, r2
 8008482:	f000 fb69 	bl	8008b58 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008486:	687b      	ldr	r3, [r7, #4]
 8008488:	681b      	ldr	r3, [r3, #0]
 800848a:	689b      	ldr	r3, [r3, #8]
 800848c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800848e:	687b      	ldr	r3, [r7, #4]
 8008490:	681b      	ldr	r3, [r3, #0]
 8008492:	699b      	ldr	r3, [r3, #24]
 8008494:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8008496:	687b      	ldr	r3, [r7, #4]
 8008498:	681b      	ldr	r3, [r3, #0]
 800849a:	6a1b      	ldr	r3, [r3, #32]
 800849c:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800849e:	683b      	ldr	r3, [r7, #0]
 80084a0:	681b      	ldr	r3, [r3, #0]
 80084a2:	697a      	ldr	r2, [r7, #20]
 80084a4:	4313      	orrs	r3, r2
 80084a6:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80084a8:	693b      	ldr	r3, [r7, #16]
 80084aa:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80084ae:	f023 0303 	bic.w	r3, r3, #3
 80084b2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80084b4:	683b      	ldr	r3, [r7, #0]
 80084b6:	689a      	ldr	r2, [r3, #8]
 80084b8:	683b      	ldr	r3, [r7, #0]
 80084ba:	699b      	ldr	r3, [r3, #24]
 80084bc:	021b      	lsls	r3, r3, #8
 80084be:	4313      	orrs	r3, r2
 80084c0:	693a      	ldr	r2, [r7, #16]
 80084c2:	4313      	orrs	r3, r2
 80084c4:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 80084c6:	693b      	ldr	r3, [r7, #16]
 80084c8:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 80084cc:	f023 030c 	bic.w	r3, r3, #12
 80084d0:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 80084d2:	693b      	ldr	r3, [r7, #16]
 80084d4:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80084d8:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80084dc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 80084de:	683b      	ldr	r3, [r7, #0]
 80084e0:	68da      	ldr	r2, [r3, #12]
 80084e2:	683b      	ldr	r3, [r7, #0]
 80084e4:	69db      	ldr	r3, [r3, #28]
 80084e6:	021b      	lsls	r3, r3, #8
 80084e8:	4313      	orrs	r3, r2
 80084ea:	693a      	ldr	r2, [r7, #16]
 80084ec:	4313      	orrs	r3, r2
 80084ee:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80084f0:	683b      	ldr	r3, [r7, #0]
 80084f2:	691b      	ldr	r3, [r3, #16]
 80084f4:	011a      	lsls	r2, r3, #4
 80084f6:	683b      	ldr	r3, [r7, #0]
 80084f8:	6a1b      	ldr	r3, [r3, #32]
 80084fa:	031b      	lsls	r3, r3, #12
 80084fc:	4313      	orrs	r3, r2
 80084fe:	693a      	ldr	r2, [r7, #16]
 8008500:	4313      	orrs	r3, r2
 8008502:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8008504:	68fb      	ldr	r3, [r7, #12]
 8008506:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 800850a:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800850c:	68fb      	ldr	r3, [r7, #12]
 800850e:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 8008512:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8008514:	683b      	ldr	r3, [r7, #0]
 8008516:	685a      	ldr	r2, [r3, #4]
 8008518:	683b      	ldr	r3, [r7, #0]
 800851a:	695b      	ldr	r3, [r3, #20]
 800851c:	011b      	lsls	r3, r3, #4
 800851e:	4313      	orrs	r3, r2
 8008520:	68fa      	ldr	r2, [r7, #12]
 8008522:	4313      	orrs	r3, r2
 8008524:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8008526:	687b      	ldr	r3, [r7, #4]
 8008528:	681b      	ldr	r3, [r3, #0]
 800852a:	697a      	ldr	r2, [r7, #20]
 800852c:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800852e:	687b      	ldr	r3, [r7, #4]
 8008530:	681b      	ldr	r3, [r3, #0]
 8008532:	693a      	ldr	r2, [r7, #16]
 8008534:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8008536:	687b      	ldr	r3, [r7, #4]
 8008538:	681b      	ldr	r3, [r3, #0]
 800853a:	68fa      	ldr	r2, [r7, #12]
 800853c:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	2201      	movs	r2, #1
 8008542:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	2201      	movs	r2, #1
 800854a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800854e:	687b      	ldr	r3, [r7, #4]
 8008550:	2201      	movs	r2, #1
 8008552:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8008556:	687b      	ldr	r3, [r7, #4]
 8008558:	2201      	movs	r2, #1
 800855a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800855e:	687b      	ldr	r3, [r7, #4]
 8008560:	2201      	movs	r2, #1
 8008562:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008566:	687b      	ldr	r3, [r7, #4]
 8008568:	2201      	movs	r2, #1
 800856a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800856e:	2300      	movs	r3, #0
}
 8008570:	4618      	mov	r0, r3
 8008572:	3718      	adds	r7, #24
 8008574:	46bd      	mov	sp, r7
 8008576:	bd80      	pop	{r7, pc}

08008578 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008578:	b580      	push	{r7, lr}
 800857a:	b084      	sub	sp, #16
 800857c:	af00      	add	r7, sp, #0
 800857e:	6078      	str	r0, [r7, #4]
 8008580:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8008582:	687b      	ldr	r3, [r7, #4]
 8008584:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8008588:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800858a:	687b      	ldr	r3, [r7, #4]
 800858c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8008590:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8008592:	687b      	ldr	r3, [r7, #4]
 8008594:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8008598:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800859a:	687b      	ldr	r3, [r7, #4]
 800859c:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80085a0:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 80085a2:	683b      	ldr	r3, [r7, #0]
 80085a4:	2b00      	cmp	r3, #0
 80085a6:	d110      	bne.n	80085ca <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80085a8:	7bfb      	ldrb	r3, [r7, #15]
 80085aa:	2b01      	cmp	r3, #1
 80085ac:	d102      	bne.n	80085b4 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 80085ae:	7b7b      	ldrb	r3, [r7, #13]
 80085b0:	2b01      	cmp	r3, #1
 80085b2:	d001      	beq.n	80085b8 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 80085b4:	2301      	movs	r3, #1
 80085b6:	e069      	b.n	800868c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80085b8:	687b      	ldr	r3, [r7, #4]
 80085ba:	2202      	movs	r2, #2
 80085bc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80085c0:	687b      	ldr	r3, [r7, #4]
 80085c2:	2202      	movs	r2, #2
 80085c4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80085c8:	e031      	b.n	800862e <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 80085ca:	683b      	ldr	r3, [r7, #0]
 80085cc:	2b04      	cmp	r3, #4
 80085ce:	d110      	bne.n	80085f2 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80085d0:	7bbb      	ldrb	r3, [r7, #14]
 80085d2:	2b01      	cmp	r3, #1
 80085d4:	d102      	bne.n	80085dc <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80085d6:	7b3b      	ldrb	r3, [r7, #12]
 80085d8:	2b01      	cmp	r3, #1
 80085da:	d001      	beq.n	80085e0 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 80085dc:	2301      	movs	r3, #1
 80085de:	e055      	b.n	800868c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80085e0:	687b      	ldr	r3, [r7, #4]
 80085e2:	2202      	movs	r2, #2
 80085e4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80085e8:	687b      	ldr	r3, [r7, #4]
 80085ea:	2202      	movs	r2, #2
 80085ec:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80085f0:	e01d      	b.n	800862e <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80085f2:	7bfb      	ldrb	r3, [r7, #15]
 80085f4:	2b01      	cmp	r3, #1
 80085f6:	d108      	bne.n	800860a <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80085f8:	7bbb      	ldrb	r3, [r7, #14]
 80085fa:	2b01      	cmp	r3, #1
 80085fc:	d105      	bne.n	800860a <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80085fe:	7b7b      	ldrb	r3, [r7, #13]
 8008600:	2b01      	cmp	r3, #1
 8008602:	d102      	bne.n	800860a <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8008604:	7b3b      	ldrb	r3, [r7, #12]
 8008606:	2b01      	cmp	r3, #1
 8008608:	d001      	beq.n	800860e <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 800860a:	2301      	movs	r3, #1
 800860c:	e03e      	b.n	800868c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800860e:	687b      	ldr	r3, [r7, #4]
 8008610:	2202      	movs	r2, #2
 8008612:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8008616:	687b      	ldr	r3, [r7, #4]
 8008618:	2202      	movs	r2, #2
 800861a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800861e:	687b      	ldr	r3, [r7, #4]
 8008620:	2202      	movs	r2, #2
 8008622:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8008626:	687b      	ldr	r3, [r7, #4]
 8008628:	2202      	movs	r2, #2
 800862a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 800862e:	683b      	ldr	r3, [r7, #0]
 8008630:	2b00      	cmp	r3, #0
 8008632:	d003      	beq.n	800863c <HAL_TIM_Encoder_Start+0xc4>
 8008634:	683b      	ldr	r3, [r7, #0]
 8008636:	2b04      	cmp	r3, #4
 8008638:	d008      	beq.n	800864c <HAL_TIM_Encoder_Start+0xd4>
 800863a:	e00f      	b.n	800865c <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800863c:	687b      	ldr	r3, [r7, #4]
 800863e:	681b      	ldr	r3, [r3, #0]
 8008640:	2201      	movs	r2, #1
 8008642:	2100      	movs	r1, #0
 8008644:	4618      	mov	r0, r3
 8008646:	f000 fcf1 	bl	800902c <TIM_CCxChannelCmd>
      break;
 800864a:	e016      	b.n	800867a <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	681b      	ldr	r3, [r3, #0]
 8008650:	2201      	movs	r2, #1
 8008652:	2104      	movs	r1, #4
 8008654:	4618      	mov	r0, r3
 8008656:	f000 fce9 	bl	800902c <TIM_CCxChannelCmd>
      break;
 800865a:	e00e      	b.n	800867a <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	681b      	ldr	r3, [r3, #0]
 8008660:	2201      	movs	r2, #1
 8008662:	2100      	movs	r1, #0
 8008664:	4618      	mov	r0, r3
 8008666:	f000 fce1 	bl	800902c <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	681b      	ldr	r3, [r3, #0]
 800866e:	2201      	movs	r2, #1
 8008670:	2104      	movs	r1, #4
 8008672:	4618      	mov	r0, r3
 8008674:	f000 fcda 	bl	800902c <TIM_CCxChannelCmd>
      break;
 8008678:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	681b      	ldr	r3, [r3, #0]
 800867e:	681a      	ldr	r2, [r3, #0]
 8008680:	687b      	ldr	r3, [r7, #4]
 8008682:	681b      	ldr	r3, [r3, #0]
 8008684:	f042 0201 	orr.w	r2, r2, #1
 8008688:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800868a:	2300      	movs	r3, #0
}
 800868c:	4618      	mov	r0, r3
 800868e:	3710      	adds	r7, #16
 8008690:	46bd      	mov	sp, r7
 8008692:	bd80      	pop	{r7, pc}

08008694 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8008694:	b580      	push	{r7, lr}
 8008696:	b086      	sub	sp, #24
 8008698:	af00      	add	r7, sp, #0
 800869a:	60f8      	str	r0, [r7, #12]
 800869c:	60b9      	str	r1, [r7, #8]
 800869e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80086a0:	2300      	movs	r3, #0
 80086a2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 80086a4:	68fb      	ldr	r3, [r7, #12]
 80086a6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80086aa:	2b01      	cmp	r3, #1
 80086ac:	d101      	bne.n	80086b2 <HAL_TIM_IC_ConfigChannel+0x1e>
 80086ae:	2302      	movs	r3, #2
 80086b0:	e088      	b.n	80087c4 <HAL_TIM_IC_ConfigChannel+0x130>
 80086b2:	68fb      	ldr	r3, [r7, #12]
 80086b4:	2201      	movs	r2, #1
 80086b6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	2b00      	cmp	r3, #0
 80086be:	d11b      	bne.n	80086f8 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 80086c0:	68fb      	ldr	r3, [r7, #12]
 80086c2:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80086c4:	68bb      	ldr	r3, [r7, #8]
 80086c6:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80086c8:	68bb      	ldr	r3, [r7, #8]
 80086ca:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80086cc:	68bb      	ldr	r3, [r7, #8]
 80086ce:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 80086d0:	f000 fae8 	bl	8008ca4 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 80086d4:	68fb      	ldr	r3, [r7, #12]
 80086d6:	681b      	ldr	r3, [r3, #0]
 80086d8:	699a      	ldr	r2, [r3, #24]
 80086da:	68fb      	ldr	r3, [r7, #12]
 80086dc:	681b      	ldr	r3, [r3, #0]
 80086de:	f022 020c 	bic.w	r2, r2, #12
 80086e2:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 80086e4:	68fb      	ldr	r3, [r7, #12]
 80086e6:	681b      	ldr	r3, [r3, #0]
 80086e8:	6999      	ldr	r1, [r3, #24]
 80086ea:	68bb      	ldr	r3, [r7, #8]
 80086ec:	689a      	ldr	r2, [r3, #8]
 80086ee:	68fb      	ldr	r3, [r7, #12]
 80086f0:	681b      	ldr	r3, [r3, #0]
 80086f2:	430a      	orrs	r2, r1
 80086f4:	619a      	str	r2, [r3, #24]
 80086f6:	e060      	b.n	80087ba <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	2b04      	cmp	r3, #4
 80086fc:	d11c      	bne.n	8008738 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 80086fe:	68fb      	ldr	r3, [r7, #12]
 8008700:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8008702:	68bb      	ldr	r3, [r7, #8]
 8008704:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8008706:	68bb      	ldr	r3, [r7, #8]
 8008708:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800870a:	68bb      	ldr	r3, [r7, #8]
 800870c:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 800870e:	f000 fb6c 	bl	8008dea <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8008712:	68fb      	ldr	r3, [r7, #12]
 8008714:	681b      	ldr	r3, [r3, #0]
 8008716:	699a      	ldr	r2, [r3, #24]
 8008718:	68fb      	ldr	r3, [r7, #12]
 800871a:	681b      	ldr	r3, [r3, #0]
 800871c:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8008720:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8008722:	68fb      	ldr	r3, [r7, #12]
 8008724:	681b      	ldr	r3, [r3, #0]
 8008726:	6999      	ldr	r1, [r3, #24]
 8008728:	68bb      	ldr	r3, [r7, #8]
 800872a:	689b      	ldr	r3, [r3, #8]
 800872c:	021a      	lsls	r2, r3, #8
 800872e:	68fb      	ldr	r3, [r7, #12]
 8008730:	681b      	ldr	r3, [r3, #0]
 8008732:	430a      	orrs	r2, r1
 8008734:	619a      	str	r2, [r3, #24]
 8008736:	e040      	b.n	80087ba <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8008738:	687b      	ldr	r3, [r7, #4]
 800873a:	2b08      	cmp	r3, #8
 800873c:	d11b      	bne.n	8008776 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 800873e:	68fb      	ldr	r3, [r7, #12]
 8008740:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8008742:	68bb      	ldr	r3, [r7, #8]
 8008744:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8008746:	68bb      	ldr	r3, [r7, #8]
 8008748:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800874a:	68bb      	ldr	r3, [r7, #8]
 800874c:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 800874e:	f000 fbb9 	bl	8008ec4 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8008752:	68fb      	ldr	r3, [r7, #12]
 8008754:	681b      	ldr	r3, [r3, #0]
 8008756:	69da      	ldr	r2, [r3, #28]
 8008758:	68fb      	ldr	r3, [r7, #12]
 800875a:	681b      	ldr	r3, [r3, #0]
 800875c:	f022 020c 	bic.w	r2, r2, #12
 8008760:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8008762:	68fb      	ldr	r3, [r7, #12]
 8008764:	681b      	ldr	r3, [r3, #0]
 8008766:	69d9      	ldr	r1, [r3, #28]
 8008768:	68bb      	ldr	r3, [r7, #8]
 800876a:	689a      	ldr	r2, [r3, #8]
 800876c:	68fb      	ldr	r3, [r7, #12]
 800876e:	681b      	ldr	r3, [r3, #0]
 8008770:	430a      	orrs	r2, r1
 8008772:	61da      	str	r2, [r3, #28]
 8008774:	e021      	b.n	80087ba <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8008776:	687b      	ldr	r3, [r7, #4]
 8008778:	2b0c      	cmp	r3, #12
 800877a:	d11c      	bne.n	80087b6 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 800877c:	68fb      	ldr	r3, [r7, #12]
 800877e:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8008780:	68bb      	ldr	r3, [r7, #8]
 8008782:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8008784:	68bb      	ldr	r3, [r7, #8]
 8008786:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8008788:	68bb      	ldr	r3, [r7, #8]
 800878a:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 800878c:	f000 fbd6 	bl	8008f3c <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8008790:	68fb      	ldr	r3, [r7, #12]
 8008792:	681b      	ldr	r3, [r3, #0]
 8008794:	69da      	ldr	r2, [r3, #28]
 8008796:	68fb      	ldr	r3, [r7, #12]
 8008798:	681b      	ldr	r3, [r3, #0]
 800879a:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 800879e:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 80087a0:	68fb      	ldr	r3, [r7, #12]
 80087a2:	681b      	ldr	r3, [r3, #0]
 80087a4:	69d9      	ldr	r1, [r3, #28]
 80087a6:	68bb      	ldr	r3, [r7, #8]
 80087a8:	689b      	ldr	r3, [r3, #8]
 80087aa:	021a      	lsls	r2, r3, #8
 80087ac:	68fb      	ldr	r3, [r7, #12]
 80087ae:	681b      	ldr	r3, [r3, #0]
 80087b0:	430a      	orrs	r2, r1
 80087b2:	61da      	str	r2, [r3, #28]
 80087b4:	e001      	b.n	80087ba <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 80087b6:	2301      	movs	r3, #1
 80087b8:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 80087ba:	68fb      	ldr	r3, [r7, #12]
 80087bc:	2200      	movs	r2, #0
 80087be:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80087c2:	7dfb      	ldrb	r3, [r7, #23]
}
 80087c4:	4618      	mov	r0, r3
 80087c6:	3718      	adds	r7, #24
 80087c8:	46bd      	mov	sp, r7
 80087ca:	bd80      	pop	{r7, pc}

080087cc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80087cc:	b580      	push	{r7, lr}
 80087ce:	b084      	sub	sp, #16
 80087d0:	af00      	add	r7, sp, #0
 80087d2:	6078      	str	r0, [r7, #4]
 80087d4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80087d6:	2300      	movs	r3, #0
 80087d8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80087da:	687b      	ldr	r3, [r7, #4]
 80087dc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80087e0:	2b01      	cmp	r3, #1
 80087e2:	d101      	bne.n	80087e8 <HAL_TIM_ConfigClockSource+0x1c>
 80087e4:	2302      	movs	r3, #2
 80087e6:	e0b4      	b.n	8008952 <HAL_TIM_ConfigClockSource+0x186>
 80087e8:	687b      	ldr	r3, [r7, #4]
 80087ea:	2201      	movs	r2, #1
 80087ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80087f0:	687b      	ldr	r3, [r7, #4]
 80087f2:	2202      	movs	r2, #2
 80087f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80087f8:	687b      	ldr	r3, [r7, #4]
 80087fa:	681b      	ldr	r3, [r3, #0]
 80087fc:	689b      	ldr	r3, [r3, #8]
 80087fe:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8008800:	68bb      	ldr	r3, [r7, #8]
 8008802:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8008806:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008808:	68bb      	ldr	r3, [r7, #8]
 800880a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800880e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8008810:	687b      	ldr	r3, [r7, #4]
 8008812:	681b      	ldr	r3, [r3, #0]
 8008814:	68ba      	ldr	r2, [r7, #8]
 8008816:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8008818:	683b      	ldr	r3, [r7, #0]
 800881a:	681b      	ldr	r3, [r3, #0]
 800881c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008820:	d03e      	beq.n	80088a0 <HAL_TIM_ConfigClockSource+0xd4>
 8008822:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008826:	f200 8087 	bhi.w	8008938 <HAL_TIM_ConfigClockSource+0x16c>
 800882a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800882e:	f000 8086 	beq.w	800893e <HAL_TIM_ConfigClockSource+0x172>
 8008832:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008836:	d87f      	bhi.n	8008938 <HAL_TIM_ConfigClockSource+0x16c>
 8008838:	2b70      	cmp	r3, #112	@ 0x70
 800883a:	d01a      	beq.n	8008872 <HAL_TIM_ConfigClockSource+0xa6>
 800883c:	2b70      	cmp	r3, #112	@ 0x70
 800883e:	d87b      	bhi.n	8008938 <HAL_TIM_ConfigClockSource+0x16c>
 8008840:	2b60      	cmp	r3, #96	@ 0x60
 8008842:	d050      	beq.n	80088e6 <HAL_TIM_ConfigClockSource+0x11a>
 8008844:	2b60      	cmp	r3, #96	@ 0x60
 8008846:	d877      	bhi.n	8008938 <HAL_TIM_ConfigClockSource+0x16c>
 8008848:	2b50      	cmp	r3, #80	@ 0x50
 800884a:	d03c      	beq.n	80088c6 <HAL_TIM_ConfigClockSource+0xfa>
 800884c:	2b50      	cmp	r3, #80	@ 0x50
 800884e:	d873      	bhi.n	8008938 <HAL_TIM_ConfigClockSource+0x16c>
 8008850:	2b40      	cmp	r3, #64	@ 0x40
 8008852:	d058      	beq.n	8008906 <HAL_TIM_ConfigClockSource+0x13a>
 8008854:	2b40      	cmp	r3, #64	@ 0x40
 8008856:	d86f      	bhi.n	8008938 <HAL_TIM_ConfigClockSource+0x16c>
 8008858:	2b30      	cmp	r3, #48	@ 0x30
 800885a:	d064      	beq.n	8008926 <HAL_TIM_ConfigClockSource+0x15a>
 800885c:	2b30      	cmp	r3, #48	@ 0x30
 800885e:	d86b      	bhi.n	8008938 <HAL_TIM_ConfigClockSource+0x16c>
 8008860:	2b20      	cmp	r3, #32
 8008862:	d060      	beq.n	8008926 <HAL_TIM_ConfigClockSource+0x15a>
 8008864:	2b20      	cmp	r3, #32
 8008866:	d867      	bhi.n	8008938 <HAL_TIM_ConfigClockSource+0x16c>
 8008868:	2b00      	cmp	r3, #0
 800886a:	d05c      	beq.n	8008926 <HAL_TIM_ConfigClockSource+0x15a>
 800886c:	2b10      	cmp	r3, #16
 800886e:	d05a      	beq.n	8008926 <HAL_TIM_ConfigClockSource+0x15a>
 8008870:	e062      	b.n	8008938 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008872:	687b      	ldr	r3, [r7, #4]
 8008874:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8008876:	683b      	ldr	r3, [r7, #0]
 8008878:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800887a:	683b      	ldr	r3, [r7, #0]
 800887c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800887e:	683b      	ldr	r3, [r7, #0]
 8008880:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8008882:	f000 fbb3 	bl	8008fec <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8008886:	687b      	ldr	r3, [r7, #4]
 8008888:	681b      	ldr	r3, [r3, #0]
 800888a:	689b      	ldr	r3, [r3, #8]
 800888c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800888e:	68bb      	ldr	r3, [r7, #8]
 8008890:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8008894:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8008896:	687b      	ldr	r3, [r7, #4]
 8008898:	681b      	ldr	r3, [r3, #0]
 800889a:	68ba      	ldr	r2, [r7, #8]
 800889c:	609a      	str	r2, [r3, #8]
      break;
 800889e:	e04f      	b.n	8008940 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80088a0:	687b      	ldr	r3, [r7, #4]
 80088a2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80088a4:	683b      	ldr	r3, [r7, #0]
 80088a6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80088a8:	683b      	ldr	r3, [r7, #0]
 80088aa:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80088ac:	683b      	ldr	r3, [r7, #0]
 80088ae:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80088b0:	f000 fb9c 	bl	8008fec <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80088b4:	687b      	ldr	r3, [r7, #4]
 80088b6:	681b      	ldr	r3, [r3, #0]
 80088b8:	689a      	ldr	r2, [r3, #8]
 80088ba:	687b      	ldr	r3, [r7, #4]
 80088bc:	681b      	ldr	r3, [r3, #0]
 80088be:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80088c2:	609a      	str	r2, [r3, #8]
      break;
 80088c4:	e03c      	b.n	8008940 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80088c6:	687b      	ldr	r3, [r7, #4]
 80088c8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80088ca:	683b      	ldr	r3, [r7, #0]
 80088cc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80088ce:	683b      	ldr	r3, [r7, #0]
 80088d0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80088d2:	461a      	mov	r2, r3
 80088d4:	f000 fa5a 	bl	8008d8c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80088d8:	687b      	ldr	r3, [r7, #4]
 80088da:	681b      	ldr	r3, [r3, #0]
 80088dc:	2150      	movs	r1, #80	@ 0x50
 80088de:	4618      	mov	r0, r3
 80088e0:	f000 fb69 	bl	8008fb6 <TIM_ITRx_SetConfig>
      break;
 80088e4:	e02c      	b.n	8008940 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80088e6:	687b      	ldr	r3, [r7, #4]
 80088e8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80088ea:	683b      	ldr	r3, [r7, #0]
 80088ec:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80088ee:	683b      	ldr	r3, [r7, #0]
 80088f0:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80088f2:	461a      	mov	r2, r3
 80088f4:	f000 fab6 	bl	8008e64 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80088f8:	687b      	ldr	r3, [r7, #4]
 80088fa:	681b      	ldr	r3, [r3, #0]
 80088fc:	2160      	movs	r1, #96	@ 0x60
 80088fe:	4618      	mov	r0, r3
 8008900:	f000 fb59 	bl	8008fb6 <TIM_ITRx_SetConfig>
      break;
 8008904:	e01c      	b.n	8008940 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008906:	687b      	ldr	r3, [r7, #4]
 8008908:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800890a:	683b      	ldr	r3, [r7, #0]
 800890c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800890e:	683b      	ldr	r3, [r7, #0]
 8008910:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008912:	461a      	mov	r2, r3
 8008914:	f000 fa3a 	bl	8008d8c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8008918:	687b      	ldr	r3, [r7, #4]
 800891a:	681b      	ldr	r3, [r3, #0]
 800891c:	2140      	movs	r1, #64	@ 0x40
 800891e:	4618      	mov	r0, r3
 8008920:	f000 fb49 	bl	8008fb6 <TIM_ITRx_SetConfig>
      break;
 8008924:	e00c      	b.n	8008940 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8008926:	687b      	ldr	r3, [r7, #4]
 8008928:	681a      	ldr	r2, [r3, #0]
 800892a:	683b      	ldr	r3, [r7, #0]
 800892c:	681b      	ldr	r3, [r3, #0]
 800892e:	4619      	mov	r1, r3
 8008930:	4610      	mov	r0, r2
 8008932:	f000 fb40 	bl	8008fb6 <TIM_ITRx_SetConfig>
      break;
 8008936:	e003      	b.n	8008940 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8008938:	2301      	movs	r3, #1
 800893a:	73fb      	strb	r3, [r7, #15]
      break;
 800893c:	e000      	b.n	8008940 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800893e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8008940:	687b      	ldr	r3, [r7, #4]
 8008942:	2201      	movs	r2, #1
 8008944:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8008948:	687b      	ldr	r3, [r7, #4]
 800894a:	2200      	movs	r2, #0
 800894c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8008950:	7bfb      	ldrb	r3, [r7, #15]
}
 8008952:	4618      	mov	r0, r3
 8008954:	3710      	adds	r7, #16
 8008956:	46bd      	mov	sp, r7
 8008958:	bd80      	pop	{r7, pc}

0800895a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800895a:	b480      	push	{r7}
 800895c:	b083      	sub	sp, #12
 800895e:	af00      	add	r7, sp, #0
 8008960:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8008962:	bf00      	nop
 8008964:	370c      	adds	r7, #12
 8008966:	46bd      	mov	sp, r7
 8008968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800896c:	4770      	bx	lr

0800896e <HAL_TIM_IC_CaptureHalfCpltCallback>:
  * @brief  Input Capture half complete callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 800896e:	b480      	push	{r7}
 8008970:	b083      	sub	sp, #12
 8008972:	af00      	add	r7, sp, #0
 8008974:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureHalfCpltCallback could be implemented in the user file
   */
}
 8008976:	bf00      	nop
 8008978:	370c      	adds	r7, #12
 800897a:	46bd      	mov	sp, r7
 800897c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008980:	4770      	bx	lr

08008982 <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 8008982:	b480      	push	{r7}
 8008984:	b083      	sub	sp, #12
 8008986:	af00      	add	r7, sp, #0
 8008988:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 800898a:	bf00      	nop
 800898c:	370c      	adds	r7, #12
 800898e:	46bd      	mov	sp, r7
 8008990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008994:	4770      	bx	lr

08008996 <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 8008996:	b580      	push	{r7, lr}
 8008998:	b084      	sub	sp, #16
 800899a:	af00      	add	r7, sp, #0
 800899c:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800899e:	687b      	ldr	r3, [r7, #4]
 80089a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80089a2:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 80089a4:	68fb      	ldr	r3, [r7, #12]
 80089a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80089a8:	687a      	ldr	r2, [r7, #4]
 80089aa:	429a      	cmp	r2, r3
 80089ac:	d107      	bne.n	80089be <TIM_DMAError+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80089ae:	68fb      	ldr	r3, [r7, #12]
 80089b0:	2201      	movs	r2, #1
 80089b2:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80089b4:	68fb      	ldr	r3, [r7, #12]
 80089b6:	2201      	movs	r2, #1
 80089b8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80089bc:	e02a      	b.n	8008a14 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 80089be:	68fb      	ldr	r3, [r7, #12]
 80089c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80089c2:	687a      	ldr	r2, [r7, #4]
 80089c4:	429a      	cmp	r2, r3
 80089c6:	d107      	bne.n	80089d8 <TIM_DMAError+0x42>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80089c8:	68fb      	ldr	r3, [r7, #12]
 80089ca:	2202      	movs	r2, #2
 80089cc:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80089ce:	68fb      	ldr	r3, [r7, #12]
 80089d0:	2201      	movs	r2, #1
 80089d2:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80089d6:	e01d      	b.n	8008a14 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 80089d8:	68fb      	ldr	r3, [r7, #12]
 80089da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80089dc:	687a      	ldr	r2, [r7, #4]
 80089de:	429a      	cmp	r2, r3
 80089e0:	d107      	bne.n	80089f2 <TIM_DMAError+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80089e2:	68fb      	ldr	r3, [r7, #12]
 80089e4:	2204      	movs	r2, #4
 80089e6:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 80089e8:	68fb      	ldr	r3, [r7, #12]
 80089ea:	2201      	movs	r2, #1
 80089ec:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80089f0:	e010      	b.n	8008a14 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 80089f2:	68fb      	ldr	r3, [r7, #12]
 80089f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80089f6:	687a      	ldr	r2, [r7, #4]
 80089f8:	429a      	cmp	r2, r3
 80089fa:	d107      	bne.n	8008a0c <TIM_DMAError+0x76>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80089fc:	68fb      	ldr	r3, [r7, #12]
 80089fe:	2208      	movs	r2, #8
 8008a00:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8008a02:	68fb      	ldr	r3, [r7, #12]
 8008a04:	2201      	movs	r2, #1
 8008a06:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8008a0a:	e003      	b.n	8008a14 <TIM_DMAError+0x7e>
  }
  else
  {
    htim->State = HAL_TIM_STATE_READY;
 8008a0c:	68fb      	ldr	r3, [r7, #12]
 8008a0e:	2201      	movs	r2, #1
 8008a10:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 8008a14:	68f8      	ldr	r0, [r7, #12]
 8008a16:	f7ff ffb4 	bl	8008982 <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008a1a:	68fb      	ldr	r3, [r7, #12]
 8008a1c:	2200      	movs	r2, #0
 8008a1e:	771a      	strb	r2, [r3, #28]
}
 8008a20:	bf00      	nop
 8008a22:	3710      	adds	r7, #16
 8008a24:	46bd      	mov	sp, r7
 8008a26:	bd80      	pop	{r7, pc}

08008a28 <TIM_DMACaptureCplt>:
  * @brief  TIM DMA Capture complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMACaptureCplt(DMA_HandleTypeDef *hdma)
{
 8008a28:	b580      	push	{r7, lr}
 8008a2a:	b084      	sub	sp, #16
 8008a2c:	af00      	add	r7, sp, #0
 8008a2e:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008a30:	687b      	ldr	r3, [r7, #4]
 8008a32:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008a34:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8008a36:	68fb      	ldr	r3, [r7, #12]
 8008a38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008a3a:	687a      	ldr	r2, [r7, #4]
 8008a3c:	429a      	cmp	r2, r3
 8008a3e:	d10f      	bne.n	8008a60 <TIM_DMACaptureCplt+0x38>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008a40:	68fb      	ldr	r3, [r7, #12]
 8008a42:	2201      	movs	r2, #1
 8008a44:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8008a46:	687b      	ldr	r3, [r7, #4]
 8008a48:	69db      	ldr	r3, [r3, #28]
 8008a4a:	2b00      	cmp	r3, #0
 8008a4c:	d146      	bne.n	8008adc <TIM_DMACaptureCplt+0xb4>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8008a4e:	68fb      	ldr	r3, [r7, #12]
 8008a50:	2201      	movs	r2, #1
 8008a52:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8008a56:	68fb      	ldr	r3, [r7, #12]
 8008a58:	2201      	movs	r2, #1
 8008a5a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008a5e:	e03d      	b.n	8008adc <TIM_DMACaptureCplt+0xb4>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8008a60:	68fb      	ldr	r3, [r7, #12]
 8008a62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008a64:	687a      	ldr	r2, [r7, #4]
 8008a66:	429a      	cmp	r2, r3
 8008a68:	d10f      	bne.n	8008a8a <TIM_DMACaptureCplt+0x62>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008a6a:	68fb      	ldr	r3, [r7, #12]
 8008a6c:	2202      	movs	r2, #2
 8008a6e:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8008a70:	687b      	ldr	r3, [r7, #4]
 8008a72:	69db      	ldr	r3, [r3, #28]
 8008a74:	2b00      	cmp	r3, #0
 8008a76:	d131      	bne.n	8008adc <TIM_DMACaptureCplt+0xb4>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8008a78:	68fb      	ldr	r3, [r7, #12]
 8008a7a:	2201      	movs	r2, #1
 8008a7c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8008a80:	68fb      	ldr	r3, [r7, #12]
 8008a82:	2201      	movs	r2, #1
 8008a84:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8008a88:	e028      	b.n	8008adc <TIM_DMACaptureCplt+0xb4>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8008a8a:	68fb      	ldr	r3, [r7, #12]
 8008a8c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008a8e:	687a      	ldr	r2, [r7, #4]
 8008a90:	429a      	cmp	r2, r3
 8008a92:	d10f      	bne.n	8008ab4 <TIM_DMACaptureCplt+0x8c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008a94:	68fb      	ldr	r3, [r7, #12]
 8008a96:	2204      	movs	r2, #4
 8008a98:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8008a9a:	687b      	ldr	r3, [r7, #4]
 8008a9c:	69db      	ldr	r3, [r3, #28]
 8008a9e:	2b00      	cmp	r3, #0
 8008aa0:	d11c      	bne.n	8008adc <TIM_DMACaptureCplt+0xb4>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8008aa2:	68fb      	ldr	r3, [r7, #12]
 8008aa4:	2201      	movs	r2, #1
 8008aa6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8008aaa:	68fb      	ldr	r3, [r7, #12]
 8008aac:	2201      	movs	r2, #1
 8008aae:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008ab2:	e013      	b.n	8008adc <TIM_DMACaptureCplt+0xb4>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8008ab4:	68fb      	ldr	r3, [r7, #12]
 8008ab6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008ab8:	687a      	ldr	r2, [r7, #4]
 8008aba:	429a      	cmp	r2, r3
 8008abc:	d10e      	bne.n	8008adc <TIM_DMACaptureCplt+0xb4>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008abe:	68fb      	ldr	r3, [r7, #12]
 8008ac0:	2208      	movs	r2, #8
 8008ac2:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8008ac4:	687b      	ldr	r3, [r7, #4]
 8008ac6:	69db      	ldr	r3, [r3, #28]
 8008ac8:	2b00      	cmp	r3, #0
 8008aca:	d107      	bne.n	8008adc <TIM_DMACaptureCplt+0xb4>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8008acc:	68fb      	ldr	r3, [r7, #12]
 8008ace:	2201      	movs	r2, #1
 8008ad0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8008ad4:	68fb      	ldr	r3, [r7, #12]
 8008ad6:	2201      	movs	r2, #1
 8008ad8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->IC_CaptureCallback(htim);
#else
  HAL_TIM_IC_CaptureCallback(htim);
 8008adc:	68f8      	ldr	r0, [r7, #12]
 8008ade:	f7ff ff3c 	bl	800895a <HAL_TIM_IC_CaptureCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008ae2:	68fb      	ldr	r3, [r7, #12]
 8008ae4:	2200      	movs	r2, #0
 8008ae6:	771a      	strb	r2, [r3, #28]
}
 8008ae8:	bf00      	nop
 8008aea:	3710      	adds	r7, #16
 8008aec:	46bd      	mov	sp, r7
 8008aee:	bd80      	pop	{r7, pc}

08008af0 <TIM_DMACaptureHalfCplt>:
  * @brief  TIM DMA Capture half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMACaptureHalfCplt(DMA_HandleTypeDef *hdma)
{
 8008af0:	b580      	push	{r7, lr}
 8008af2:	b084      	sub	sp, #16
 8008af4:	af00      	add	r7, sp, #0
 8008af6:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008af8:	687b      	ldr	r3, [r7, #4]
 8008afa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008afc:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8008afe:	68fb      	ldr	r3, [r7, #12]
 8008b00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008b02:	687a      	ldr	r2, [r7, #4]
 8008b04:	429a      	cmp	r2, r3
 8008b06:	d103      	bne.n	8008b10 <TIM_DMACaptureHalfCplt+0x20>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008b08:	68fb      	ldr	r3, [r7, #12]
 8008b0a:	2201      	movs	r2, #1
 8008b0c:	771a      	strb	r2, [r3, #28]
 8008b0e:	e019      	b.n	8008b44 <TIM_DMACaptureHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8008b10:	68fb      	ldr	r3, [r7, #12]
 8008b12:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008b14:	687a      	ldr	r2, [r7, #4]
 8008b16:	429a      	cmp	r2, r3
 8008b18:	d103      	bne.n	8008b22 <TIM_DMACaptureHalfCplt+0x32>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008b1a:	68fb      	ldr	r3, [r7, #12]
 8008b1c:	2202      	movs	r2, #2
 8008b1e:	771a      	strb	r2, [r3, #28]
 8008b20:	e010      	b.n	8008b44 <TIM_DMACaptureHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8008b22:	68fb      	ldr	r3, [r7, #12]
 8008b24:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008b26:	687a      	ldr	r2, [r7, #4]
 8008b28:	429a      	cmp	r2, r3
 8008b2a:	d103      	bne.n	8008b34 <TIM_DMACaptureHalfCplt+0x44>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008b2c:	68fb      	ldr	r3, [r7, #12]
 8008b2e:	2204      	movs	r2, #4
 8008b30:	771a      	strb	r2, [r3, #28]
 8008b32:	e007      	b.n	8008b44 <TIM_DMACaptureHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8008b34:	68fb      	ldr	r3, [r7, #12]
 8008b36:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008b38:	687a      	ldr	r2, [r7, #4]
 8008b3a:	429a      	cmp	r2, r3
 8008b3c:	d102      	bne.n	8008b44 <TIM_DMACaptureHalfCplt+0x54>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008b3e:	68fb      	ldr	r3, [r7, #12]
 8008b40:	2208      	movs	r2, #8
 8008b42:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->IC_CaptureHalfCpltCallback(htim);
#else
  HAL_TIM_IC_CaptureHalfCpltCallback(htim);
 8008b44:	68f8      	ldr	r0, [r7, #12]
 8008b46:	f7ff ff12 	bl	800896e <HAL_TIM_IC_CaptureHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008b4a:	68fb      	ldr	r3, [r7, #12]
 8008b4c:	2200      	movs	r2, #0
 8008b4e:	771a      	strb	r2, [r3, #28]
}
 8008b50:	bf00      	nop
 8008b52:	3710      	adds	r7, #16
 8008b54:	46bd      	mov	sp, r7
 8008b56:	bd80      	pop	{r7, pc}

08008b58 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8008b58:	b480      	push	{r7}
 8008b5a:	b085      	sub	sp, #20
 8008b5c:	af00      	add	r7, sp, #0
 8008b5e:	6078      	str	r0, [r7, #4]
 8008b60:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008b62:	687b      	ldr	r3, [r7, #4]
 8008b64:	681b      	ldr	r3, [r3, #0]
 8008b66:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008b68:	687b      	ldr	r3, [r7, #4]
 8008b6a:	4a43      	ldr	r2, [pc, #268]	@ (8008c78 <TIM_Base_SetConfig+0x120>)
 8008b6c:	4293      	cmp	r3, r2
 8008b6e:	d013      	beq.n	8008b98 <TIM_Base_SetConfig+0x40>
 8008b70:	687b      	ldr	r3, [r7, #4]
 8008b72:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008b76:	d00f      	beq.n	8008b98 <TIM_Base_SetConfig+0x40>
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	4a40      	ldr	r2, [pc, #256]	@ (8008c7c <TIM_Base_SetConfig+0x124>)
 8008b7c:	4293      	cmp	r3, r2
 8008b7e:	d00b      	beq.n	8008b98 <TIM_Base_SetConfig+0x40>
 8008b80:	687b      	ldr	r3, [r7, #4]
 8008b82:	4a3f      	ldr	r2, [pc, #252]	@ (8008c80 <TIM_Base_SetConfig+0x128>)
 8008b84:	4293      	cmp	r3, r2
 8008b86:	d007      	beq.n	8008b98 <TIM_Base_SetConfig+0x40>
 8008b88:	687b      	ldr	r3, [r7, #4]
 8008b8a:	4a3e      	ldr	r2, [pc, #248]	@ (8008c84 <TIM_Base_SetConfig+0x12c>)
 8008b8c:	4293      	cmp	r3, r2
 8008b8e:	d003      	beq.n	8008b98 <TIM_Base_SetConfig+0x40>
 8008b90:	687b      	ldr	r3, [r7, #4]
 8008b92:	4a3d      	ldr	r2, [pc, #244]	@ (8008c88 <TIM_Base_SetConfig+0x130>)
 8008b94:	4293      	cmp	r3, r2
 8008b96:	d108      	bne.n	8008baa <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008b98:	68fb      	ldr	r3, [r7, #12]
 8008b9a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008b9e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008ba0:	683b      	ldr	r3, [r7, #0]
 8008ba2:	685b      	ldr	r3, [r3, #4]
 8008ba4:	68fa      	ldr	r2, [r7, #12]
 8008ba6:	4313      	orrs	r3, r2
 8008ba8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008baa:	687b      	ldr	r3, [r7, #4]
 8008bac:	4a32      	ldr	r2, [pc, #200]	@ (8008c78 <TIM_Base_SetConfig+0x120>)
 8008bae:	4293      	cmp	r3, r2
 8008bb0:	d02b      	beq.n	8008c0a <TIM_Base_SetConfig+0xb2>
 8008bb2:	687b      	ldr	r3, [r7, #4]
 8008bb4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008bb8:	d027      	beq.n	8008c0a <TIM_Base_SetConfig+0xb2>
 8008bba:	687b      	ldr	r3, [r7, #4]
 8008bbc:	4a2f      	ldr	r2, [pc, #188]	@ (8008c7c <TIM_Base_SetConfig+0x124>)
 8008bbe:	4293      	cmp	r3, r2
 8008bc0:	d023      	beq.n	8008c0a <TIM_Base_SetConfig+0xb2>
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	4a2e      	ldr	r2, [pc, #184]	@ (8008c80 <TIM_Base_SetConfig+0x128>)
 8008bc6:	4293      	cmp	r3, r2
 8008bc8:	d01f      	beq.n	8008c0a <TIM_Base_SetConfig+0xb2>
 8008bca:	687b      	ldr	r3, [r7, #4]
 8008bcc:	4a2d      	ldr	r2, [pc, #180]	@ (8008c84 <TIM_Base_SetConfig+0x12c>)
 8008bce:	4293      	cmp	r3, r2
 8008bd0:	d01b      	beq.n	8008c0a <TIM_Base_SetConfig+0xb2>
 8008bd2:	687b      	ldr	r3, [r7, #4]
 8008bd4:	4a2c      	ldr	r2, [pc, #176]	@ (8008c88 <TIM_Base_SetConfig+0x130>)
 8008bd6:	4293      	cmp	r3, r2
 8008bd8:	d017      	beq.n	8008c0a <TIM_Base_SetConfig+0xb2>
 8008bda:	687b      	ldr	r3, [r7, #4]
 8008bdc:	4a2b      	ldr	r2, [pc, #172]	@ (8008c8c <TIM_Base_SetConfig+0x134>)
 8008bde:	4293      	cmp	r3, r2
 8008be0:	d013      	beq.n	8008c0a <TIM_Base_SetConfig+0xb2>
 8008be2:	687b      	ldr	r3, [r7, #4]
 8008be4:	4a2a      	ldr	r2, [pc, #168]	@ (8008c90 <TIM_Base_SetConfig+0x138>)
 8008be6:	4293      	cmp	r3, r2
 8008be8:	d00f      	beq.n	8008c0a <TIM_Base_SetConfig+0xb2>
 8008bea:	687b      	ldr	r3, [r7, #4]
 8008bec:	4a29      	ldr	r2, [pc, #164]	@ (8008c94 <TIM_Base_SetConfig+0x13c>)
 8008bee:	4293      	cmp	r3, r2
 8008bf0:	d00b      	beq.n	8008c0a <TIM_Base_SetConfig+0xb2>
 8008bf2:	687b      	ldr	r3, [r7, #4]
 8008bf4:	4a28      	ldr	r2, [pc, #160]	@ (8008c98 <TIM_Base_SetConfig+0x140>)
 8008bf6:	4293      	cmp	r3, r2
 8008bf8:	d007      	beq.n	8008c0a <TIM_Base_SetConfig+0xb2>
 8008bfa:	687b      	ldr	r3, [r7, #4]
 8008bfc:	4a27      	ldr	r2, [pc, #156]	@ (8008c9c <TIM_Base_SetConfig+0x144>)
 8008bfe:	4293      	cmp	r3, r2
 8008c00:	d003      	beq.n	8008c0a <TIM_Base_SetConfig+0xb2>
 8008c02:	687b      	ldr	r3, [r7, #4]
 8008c04:	4a26      	ldr	r2, [pc, #152]	@ (8008ca0 <TIM_Base_SetConfig+0x148>)
 8008c06:	4293      	cmp	r3, r2
 8008c08:	d108      	bne.n	8008c1c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008c0a:	68fb      	ldr	r3, [r7, #12]
 8008c0c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008c10:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008c12:	683b      	ldr	r3, [r7, #0]
 8008c14:	68db      	ldr	r3, [r3, #12]
 8008c16:	68fa      	ldr	r2, [r7, #12]
 8008c18:	4313      	orrs	r3, r2
 8008c1a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008c1c:	68fb      	ldr	r3, [r7, #12]
 8008c1e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8008c22:	683b      	ldr	r3, [r7, #0]
 8008c24:	695b      	ldr	r3, [r3, #20]
 8008c26:	4313      	orrs	r3, r2
 8008c28:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008c2a:	683b      	ldr	r3, [r7, #0]
 8008c2c:	689a      	ldr	r2, [r3, #8]
 8008c2e:	687b      	ldr	r3, [r7, #4]
 8008c30:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008c32:	683b      	ldr	r3, [r7, #0]
 8008c34:	681a      	ldr	r2, [r3, #0]
 8008c36:	687b      	ldr	r3, [r7, #4]
 8008c38:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008c3a:	687b      	ldr	r3, [r7, #4]
 8008c3c:	4a0e      	ldr	r2, [pc, #56]	@ (8008c78 <TIM_Base_SetConfig+0x120>)
 8008c3e:	4293      	cmp	r3, r2
 8008c40:	d003      	beq.n	8008c4a <TIM_Base_SetConfig+0xf2>
 8008c42:	687b      	ldr	r3, [r7, #4]
 8008c44:	4a10      	ldr	r2, [pc, #64]	@ (8008c88 <TIM_Base_SetConfig+0x130>)
 8008c46:	4293      	cmp	r3, r2
 8008c48:	d103      	bne.n	8008c52 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008c4a:	683b      	ldr	r3, [r7, #0]
 8008c4c:	691a      	ldr	r2, [r3, #16]
 8008c4e:	687b      	ldr	r3, [r7, #4]
 8008c50:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8008c52:	687b      	ldr	r3, [r7, #4]
 8008c54:	681b      	ldr	r3, [r3, #0]
 8008c56:	f043 0204 	orr.w	r2, r3, #4
 8008c5a:	687b      	ldr	r3, [r7, #4]
 8008c5c:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008c5e:	687b      	ldr	r3, [r7, #4]
 8008c60:	2201      	movs	r2, #1
 8008c62:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8008c64:	687b      	ldr	r3, [r7, #4]
 8008c66:	68fa      	ldr	r2, [r7, #12]
 8008c68:	601a      	str	r2, [r3, #0]
}
 8008c6a:	bf00      	nop
 8008c6c:	3714      	adds	r7, #20
 8008c6e:	46bd      	mov	sp, r7
 8008c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c74:	4770      	bx	lr
 8008c76:	bf00      	nop
 8008c78:	40010000 	.word	0x40010000
 8008c7c:	40000400 	.word	0x40000400
 8008c80:	40000800 	.word	0x40000800
 8008c84:	40000c00 	.word	0x40000c00
 8008c88:	40010400 	.word	0x40010400
 8008c8c:	40014000 	.word	0x40014000
 8008c90:	40014400 	.word	0x40014400
 8008c94:	40014800 	.word	0x40014800
 8008c98:	40001800 	.word	0x40001800
 8008c9c:	40001c00 	.word	0x40001c00
 8008ca0:	40002000 	.word	0x40002000

08008ca4 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8008ca4:	b480      	push	{r7}
 8008ca6:	b087      	sub	sp, #28
 8008ca8:	af00      	add	r7, sp, #0
 8008caa:	60f8      	str	r0, [r7, #12]
 8008cac:	60b9      	str	r1, [r7, #8]
 8008cae:	607a      	str	r2, [r7, #4]
 8008cb0:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008cb2:	68fb      	ldr	r3, [r7, #12]
 8008cb4:	6a1b      	ldr	r3, [r3, #32]
 8008cb6:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008cb8:	68fb      	ldr	r3, [r7, #12]
 8008cba:	6a1b      	ldr	r3, [r3, #32]
 8008cbc:	f023 0201 	bic.w	r2, r3, #1
 8008cc0:	68fb      	ldr	r3, [r7, #12]
 8008cc2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008cc4:	68fb      	ldr	r3, [r7, #12]
 8008cc6:	699b      	ldr	r3, [r3, #24]
 8008cc8:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8008cca:	68fb      	ldr	r3, [r7, #12]
 8008ccc:	4a28      	ldr	r2, [pc, #160]	@ (8008d70 <TIM_TI1_SetConfig+0xcc>)
 8008cce:	4293      	cmp	r3, r2
 8008cd0:	d01b      	beq.n	8008d0a <TIM_TI1_SetConfig+0x66>
 8008cd2:	68fb      	ldr	r3, [r7, #12]
 8008cd4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008cd8:	d017      	beq.n	8008d0a <TIM_TI1_SetConfig+0x66>
 8008cda:	68fb      	ldr	r3, [r7, #12]
 8008cdc:	4a25      	ldr	r2, [pc, #148]	@ (8008d74 <TIM_TI1_SetConfig+0xd0>)
 8008cde:	4293      	cmp	r3, r2
 8008ce0:	d013      	beq.n	8008d0a <TIM_TI1_SetConfig+0x66>
 8008ce2:	68fb      	ldr	r3, [r7, #12]
 8008ce4:	4a24      	ldr	r2, [pc, #144]	@ (8008d78 <TIM_TI1_SetConfig+0xd4>)
 8008ce6:	4293      	cmp	r3, r2
 8008ce8:	d00f      	beq.n	8008d0a <TIM_TI1_SetConfig+0x66>
 8008cea:	68fb      	ldr	r3, [r7, #12]
 8008cec:	4a23      	ldr	r2, [pc, #140]	@ (8008d7c <TIM_TI1_SetConfig+0xd8>)
 8008cee:	4293      	cmp	r3, r2
 8008cf0:	d00b      	beq.n	8008d0a <TIM_TI1_SetConfig+0x66>
 8008cf2:	68fb      	ldr	r3, [r7, #12]
 8008cf4:	4a22      	ldr	r2, [pc, #136]	@ (8008d80 <TIM_TI1_SetConfig+0xdc>)
 8008cf6:	4293      	cmp	r3, r2
 8008cf8:	d007      	beq.n	8008d0a <TIM_TI1_SetConfig+0x66>
 8008cfa:	68fb      	ldr	r3, [r7, #12]
 8008cfc:	4a21      	ldr	r2, [pc, #132]	@ (8008d84 <TIM_TI1_SetConfig+0xe0>)
 8008cfe:	4293      	cmp	r3, r2
 8008d00:	d003      	beq.n	8008d0a <TIM_TI1_SetConfig+0x66>
 8008d02:	68fb      	ldr	r3, [r7, #12]
 8008d04:	4a20      	ldr	r2, [pc, #128]	@ (8008d88 <TIM_TI1_SetConfig+0xe4>)
 8008d06:	4293      	cmp	r3, r2
 8008d08:	d101      	bne.n	8008d0e <TIM_TI1_SetConfig+0x6a>
 8008d0a:	2301      	movs	r3, #1
 8008d0c:	e000      	b.n	8008d10 <TIM_TI1_SetConfig+0x6c>
 8008d0e:	2300      	movs	r3, #0
 8008d10:	2b00      	cmp	r3, #0
 8008d12:	d008      	beq.n	8008d26 <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8008d14:	697b      	ldr	r3, [r7, #20]
 8008d16:	f023 0303 	bic.w	r3, r3, #3
 8008d1a:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8008d1c:	697a      	ldr	r2, [r7, #20]
 8008d1e:	687b      	ldr	r3, [r7, #4]
 8008d20:	4313      	orrs	r3, r2
 8008d22:	617b      	str	r3, [r7, #20]
 8008d24:	e003      	b.n	8008d2e <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8008d26:	697b      	ldr	r3, [r7, #20]
 8008d28:	f043 0301 	orr.w	r3, r3, #1
 8008d2c:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008d2e:	697b      	ldr	r3, [r7, #20]
 8008d30:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008d34:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8008d36:	683b      	ldr	r3, [r7, #0]
 8008d38:	011b      	lsls	r3, r3, #4
 8008d3a:	b2db      	uxtb	r3, r3
 8008d3c:	697a      	ldr	r2, [r7, #20]
 8008d3e:	4313      	orrs	r3, r2
 8008d40:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008d42:	693b      	ldr	r3, [r7, #16]
 8008d44:	f023 030a 	bic.w	r3, r3, #10
 8008d48:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8008d4a:	68bb      	ldr	r3, [r7, #8]
 8008d4c:	f003 030a 	and.w	r3, r3, #10
 8008d50:	693a      	ldr	r2, [r7, #16]
 8008d52:	4313      	orrs	r3, r2
 8008d54:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008d56:	68fb      	ldr	r3, [r7, #12]
 8008d58:	697a      	ldr	r2, [r7, #20]
 8008d5a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008d5c:	68fb      	ldr	r3, [r7, #12]
 8008d5e:	693a      	ldr	r2, [r7, #16]
 8008d60:	621a      	str	r2, [r3, #32]
}
 8008d62:	bf00      	nop
 8008d64:	371c      	adds	r7, #28
 8008d66:	46bd      	mov	sp, r7
 8008d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d6c:	4770      	bx	lr
 8008d6e:	bf00      	nop
 8008d70:	40010000 	.word	0x40010000
 8008d74:	40000400 	.word	0x40000400
 8008d78:	40000800 	.word	0x40000800
 8008d7c:	40000c00 	.word	0x40000c00
 8008d80:	40010400 	.word	0x40010400
 8008d84:	40014000 	.word	0x40014000
 8008d88:	40001800 	.word	0x40001800

08008d8c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008d8c:	b480      	push	{r7}
 8008d8e:	b087      	sub	sp, #28
 8008d90:	af00      	add	r7, sp, #0
 8008d92:	60f8      	str	r0, [r7, #12]
 8008d94:	60b9      	str	r1, [r7, #8]
 8008d96:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008d98:	68fb      	ldr	r3, [r7, #12]
 8008d9a:	6a1b      	ldr	r3, [r3, #32]
 8008d9c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008d9e:	68fb      	ldr	r3, [r7, #12]
 8008da0:	6a1b      	ldr	r3, [r3, #32]
 8008da2:	f023 0201 	bic.w	r2, r3, #1
 8008da6:	68fb      	ldr	r3, [r7, #12]
 8008da8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008daa:	68fb      	ldr	r3, [r7, #12]
 8008dac:	699b      	ldr	r3, [r3, #24]
 8008dae:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008db0:	693b      	ldr	r3, [r7, #16]
 8008db2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008db6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008db8:	687b      	ldr	r3, [r7, #4]
 8008dba:	011b      	lsls	r3, r3, #4
 8008dbc:	693a      	ldr	r2, [r7, #16]
 8008dbe:	4313      	orrs	r3, r2
 8008dc0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008dc2:	697b      	ldr	r3, [r7, #20]
 8008dc4:	f023 030a 	bic.w	r3, r3, #10
 8008dc8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8008dca:	697a      	ldr	r2, [r7, #20]
 8008dcc:	68bb      	ldr	r3, [r7, #8]
 8008dce:	4313      	orrs	r3, r2
 8008dd0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008dd2:	68fb      	ldr	r3, [r7, #12]
 8008dd4:	693a      	ldr	r2, [r7, #16]
 8008dd6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008dd8:	68fb      	ldr	r3, [r7, #12]
 8008dda:	697a      	ldr	r2, [r7, #20]
 8008ddc:	621a      	str	r2, [r3, #32]
}
 8008dde:	bf00      	nop
 8008de0:	371c      	adds	r7, #28
 8008de2:	46bd      	mov	sp, r7
 8008de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008de8:	4770      	bx	lr

08008dea <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8008dea:	b480      	push	{r7}
 8008dec:	b087      	sub	sp, #28
 8008dee:	af00      	add	r7, sp, #0
 8008df0:	60f8      	str	r0, [r7, #12]
 8008df2:	60b9      	str	r1, [r7, #8]
 8008df4:	607a      	str	r2, [r7, #4]
 8008df6:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8008df8:	68fb      	ldr	r3, [r7, #12]
 8008dfa:	6a1b      	ldr	r3, [r3, #32]
 8008dfc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008dfe:	68fb      	ldr	r3, [r7, #12]
 8008e00:	6a1b      	ldr	r3, [r3, #32]
 8008e02:	f023 0210 	bic.w	r2, r3, #16
 8008e06:	68fb      	ldr	r3, [r7, #12]
 8008e08:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008e0a:	68fb      	ldr	r3, [r7, #12]
 8008e0c:	699b      	ldr	r3, [r3, #24]
 8008e0e:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8008e10:	693b      	ldr	r3, [r7, #16]
 8008e12:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008e16:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8008e18:	687b      	ldr	r3, [r7, #4]
 8008e1a:	021b      	lsls	r3, r3, #8
 8008e1c:	693a      	ldr	r2, [r7, #16]
 8008e1e:	4313      	orrs	r3, r2
 8008e20:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008e22:	693b      	ldr	r3, [r7, #16]
 8008e24:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8008e28:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8008e2a:	683b      	ldr	r3, [r7, #0]
 8008e2c:	031b      	lsls	r3, r3, #12
 8008e2e:	b29b      	uxth	r3, r3
 8008e30:	693a      	ldr	r2, [r7, #16]
 8008e32:	4313      	orrs	r3, r2
 8008e34:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008e36:	697b      	ldr	r3, [r7, #20]
 8008e38:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8008e3c:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8008e3e:	68bb      	ldr	r3, [r7, #8]
 8008e40:	011b      	lsls	r3, r3, #4
 8008e42:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 8008e46:	697a      	ldr	r2, [r7, #20]
 8008e48:	4313      	orrs	r3, r2
 8008e4a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008e4c:	68fb      	ldr	r3, [r7, #12]
 8008e4e:	693a      	ldr	r2, [r7, #16]
 8008e50:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008e52:	68fb      	ldr	r3, [r7, #12]
 8008e54:	697a      	ldr	r2, [r7, #20]
 8008e56:	621a      	str	r2, [r3, #32]
}
 8008e58:	bf00      	nop
 8008e5a:	371c      	adds	r7, #28
 8008e5c:	46bd      	mov	sp, r7
 8008e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e62:	4770      	bx	lr

08008e64 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008e64:	b480      	push	{r7}
 8008e66:	b087      	sub	sp, #28
 8008e68:	af00      	add	r7, sp, #0
 8008e6a:	60f8      	str	r0, [r7, #12]
 8008e6c:	60b9      	str	r1, [r7, #8]
 8008e6e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8008e70:	68fb      	ldr	r3, [r7, #12]
 8008e72:	6a1b      	ldr	r3, [r3, #32]
 8008e74:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008e76:	68fb      	ldr	r3, [r7, #12]
 8008e78:	6a1b      	ldr	r3, [r3, #32]
 8008e7a:	f023 0210 	bic.w	r2, r3, #16
 8008e7e:	68fb      	ldr	r3, [r7, #12]
 8008e80:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008e82:	68fb      	ldr	r3, [r7, #12]
 8008e84:	699b      	ldr	r3, [r3, #24]
 8008e86:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008e88:	693b      	ldr	r3, [r7, #16]
 8008e8a:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8008e8e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8008e90:	687b      	ldr	r3, [r7, #4]
 8008e92:	031b      	lsls	r3, r3, #12
 8008e94:	693a      	ldr	r2, [r7, #16]
 8008e96:	4313      	orrs	r3, r2
 8008e98:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008e9a:	697b      	ldr	r3, [r7, #20]
 8008e9c:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8008ea0:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8008ea2:	68bb      	ldr	r3, [r7, #8]
 8008ea4:	011b      	lsls	r3, r3, #4
 8008ea6:	697a      	ldr	r2, [r7, #20]
 8008ea8:	4313      	orrs	r3, r2
 8008eaa:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008eac:	68fb      	ldr	r3, [r7, #12]
 8008eae:	693a      	ldr	r2, [r7, #16]
 8008eb0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008eb2:	68fb      	ldr	r3, [r7, #12]
 8008eb4:	697a      	ldr	r2, [r7, #20]
 8008eb6:	621a      	str	r2, [r3, #32]
}
 8008eb8:	bf00      	nop
 8008eba:	371c      	adds	r7, #28
 8008ebc:	46bd      	mov	sp, r7
 8008ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ec2:	4770      	bx	lr

08008ec4 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8008ec4:	b480      	push	{r7}
 8008ec6:	b087      	sub	sp, #28
 8008ec8:	af00      	add	r7, sp, #0
 8008eca:	60f8      	str	r0, [r7, #12]
 8008ecc:	60b9      	str	r1, [r7, #8]
 8008ece:	607a      	str	r2, [r7, #4]
 8008ed0:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 8008ed2:	68fb      	ldr	r3, [r7, #12]
 8008ed4:	6a1b      	ldr	r3, [r3, #32]
 8008ed6:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008ed8:	68fb      	ldr	r3, [r7, #12]
 8008eda:	6a1b      	ldr	r3, [r3, #32]
 8008edc:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8008ee0:	68fb      	ldr	r3, [r7, #12]
 8008ee2:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8008ee4:	68fb      	ldr	r3, [r7, #12]
 8008ee6:	69db      	ldr	r3, [r3, #28]
 8008ee8:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8008eea:	693b      	ldr	r3, [r7, #16]
 8008eec:	f023 0303 	bic.w	r3, r3, #3
 8008ef0:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 8008ef2:	693a      	ldr	r2, [r7, #16]
 8008ef4:	687b      	ldr	r3, [r7, #4]
 8008ef6:	4313      	orrs	r3, r2
 8008ef8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8008efa:	693b      	ldr	r3, [r7, #16]
 8008efc:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008f00:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8008f02:	683b      	ldr	r3, [r7, #0]
 8008f04:	011b      	lsls	r3, r3, #4
 8008f06:	b2db      	uxtb	r3, r3
 8008f08:	693a      	ldr	r2, [r7, #16]
 8008f0a:	4313      	orrs	r3, r2
 8008f0c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8008f0e:	697b      	ldr	r3, [r7, #20]
 8008f10:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 8008f14:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8008f16:	68bb      	ldr	r3, [r7, #8]
 8008f18:	021b      	lsls	r3, r3, #8
 8008f1a:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 8008f1e:	697a      	ldr	r2, [r7, #20]
 8008f20:	4313      	orrs	r3, r2
 8008f22:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8008f24:	68fb      	ldr	r3, [r7, #12]
 8008f26:	693a      	ldr	r2, [r7, #16]
 8008f28:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8008f2a:	68fb      	ldr	r3, [r7, #12]
 8008f2c:	697a      	ldr	r2, [r7, #20]
 8008f2e:	621a      	str	r2, [r3, #32]
}
 8008f30:	bf00      	nop
 8008f32:	371c      	adds	r7, #28
 8008f34:	46bd      	mov	sp, r7
 8008f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f3a:	4770      	bx	lr

08008f3c <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8008f3c:	b480      	push	{r7}
 8008f3e:	b087      	sub	sp, #28
 8008f40:	af00      	add	r7, sp, #0
 8008f42:	60f8      	str	r0, [r7, #12]
 8008f44:	60b9      	str	r1, [r7, #8]
 8008f46:	607a      	str	r2, [r7, #4]
 8008f48:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 8008f4a:	68fb      	ldr	r3, [r7, #12]
 8008f4c:	6a1b      	ldr	r3, [r3, #32]
 8008f4e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008f50:	68fb      	ldr	r3, [r7, #12]
 8008f52:	6a1b      	ldr	r3, [r3, #32]
 8008f54:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8008f58:	68fb      	ldr	r3, [r7, #12]
 8008f5a:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8008f5c:	68fb      	ldr	r3, [r7, #12]
 8008f5e:	69db      	ldr	r3, [r3, #28]
 8008f60:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8008f62:	693b      	ldr	r3, [r7, #16]
 8008f64:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008f68:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8008f6a:	687b      	ldr	r3, [r7, #4]
 8008f6c:	021b      	lsls	r3, r3, #8
 8008f6e:	693a      	ldr	r2, [r7, #16]
 8008f70:	4313      	orrs	r3, r2
 8008f72:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8008f74:	693b      	ldr	r3, [r7, #16]
 8008f76:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8008f7a:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8008f7c:	683b      	ldr	r3, [r7, #0]
 8008f7e:	031b      	lsls	r3, r3, #12
 8008f80:	b29b      	uxth	r3, r3
 8008f82:	693a      	ldr	r2, [r7, #16]
 8008f84:	4313      	orrs	r3, r2
 8008f86:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8008f88:	697b      	ldr	r3, [r7, #20]
 8008f8a:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 8008f8e:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8008f90:	68bb      	ldr	r3, [r7, #8]
 8008f92:	031b      	lsls	r3, r3, #12
 8008f94:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 8008f98:	697a      	ldr	r2, [r7, #20]
 8008f9a:	4313      	orrs	r3, r2
 8008f9c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8008f9e:	68fb      	ldr	r3, [r7, #12]
 8008fa0:	693a      	ldr	r2, [r7, #16]
 8008fa2:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8008fa4:	68fb      	ldr	r3, [r7, #12]
 8008fa6:	697a      	ldr	r2, [r7, #20]
 8008fa8:	621a      	str	r2, [r3, #32]
}
 8008faa:	bf00      	nop
 8008fac:	371c      	adds	r7, #28
 8008fae:	46bd      	mov	sp, r7
 8008fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fb4:	4770      	bx	lr

08008fb6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8008fb6:	b480      	push	{r7}
 8008fb8:	b085      	sub	sp, #20
 8008fba:	af00      	add	r7, sp, #0
 8008fbc:	6078      	str	r0, [r7, #4]
 8008fbe:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8008fc0:	687b      	ldr	r3, [r7, #4]
 8008fc2:	689b      	ldr	r3, [r3, #8]
 8008fc4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8008fc6:	68fb      	ldr	r3, [r7, #12]
 8008fc8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008fcc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8008fce:	683a      	ldr	r2, [r7, #0]
 8008fd0:	68fb      	ldr	r3, [r7, #12]
 8008fd2:	4313      	orrs	r3, r2
 8008fd4:	f043 0307 	orr.w	r3, r3, #7
 8008fd8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008fda:	687b      	ldr	r3, [r7, #4]
 8008fdc:	68fa      	ldr	r2, [r7, #12]
 8008fde:	609a      	str	r2, [r3, #8]
}
 8008fe0:	bf00      	nop
 8008fe2:	3714      	adds	r7, #20
 8008fe4:	46bd      	mov	sp, r7
 8008fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fea:	4770      	bx	lr

08008fec <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8008fec:	b480      	push	{r7}
 8008fee:	b087      	sub	sp, #28
 8008ff0:	af00      	add	r7, sp, #0
 8008ff2:	60f8      	str	r0, [r7, #12]
 8008ff4:	60b9      	str	r1, [r7, #8]
 8008ff6:	607a      	str	r2, [r7, #4]
 8008ff8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8008ffa:	68fb      	ldr	r3, [r7, #12]
 8008ffc:	689b      	ldr	r3, [r3, #8]
 8008ffe:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009000:	697b      	ldr	r3, [r7, #20]
 8009002:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8009006:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8009008:	683b      	ldr	r3, [r7, #0]
 800900a:	021a      	lsls	r2, r3, #8
 800900c:	687b      	ldr	r3, [r7, #4]
 800900e:	431a      	orrs	r2, r3
 8009010:	68bb      	ldr	r3, [r7, #8]
 8009012:	4313      	orrs	r3, r2
 8009014:	697a      	ldr	r2, [r7, #20]
 8009016:	4313      	orrs	r3, r2
 8009018:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800901a:	68fb      	ldr	r3, [r7, #12]
 800901c:	697a      	ldr	r2, [r7, #20]
 800901e:	609a      	str	r2, [r3, #8]
}
 8009020:	bf00      	nop
 8009022:	371c      	adds	r7, #28
 8009024:	46bd      	mov	sp, r7
 8009026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800902a:	4770      	bx	lr

0800902c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800902c:	b480      	push	{r7}
 800902e:	b087      	sub	sp, #28
 8009030:	af00      	add	r7, sp, #0
 8009032:	60f8      	str	r0, [r7, #12]
 8009034:	60b9      	str	r1, [r7, #8]
 8009036:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8009038:	68bb      	ldr	r3, [r7, #8]
 800903a:	f003 031f 	and.w	r3, r3, #31
 800903e:	2201      	movs	r2, #1
 8009040:	fa02 f303 	lsl.w	r3, r2, r3
 8009044:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8009046:	68fb      	ldr	r3, [r7, #12]
 8009048:	6a1a      	ldr	r2, [r3, #32]
 800904a:	697b      	ldr	r3, [r7, #20]
 800904c:	43db      	mvns	r3, r3
 800904e:	401a      	ands	r2, r3
 8009050:	68fb      	ldr	r3, [r7, #12]
 8009052:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8009054:	68fb      	ldr	r3, [r7, #12]
 8009056:	6a1a      	ldr	r2, [r3, #32]
 8009058:	68bb      	ldr	r3, [r7, #8]
 800905a:	f003 031f 	and.w	r3, r3, #31
 800905e:	6879      	ldr	r1, [r7, #4]
 8009060:	fa01 f303 	lsl.w	r3, r1, r3
 8009064:	431a      	orrs	r2, r3
 8009066:	68fb      	ldr	r3, [r7, #12]
 8009068:	621a      	str	r2, [r3, #32]
}
 800906a:	bf00      	nop
 800906c:	371c      	adds	r7, #28
 800906e:	46bd      	mov	sp, r7
 8009070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009074:	4770      	bx	lr
	...

08009078 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8009078:	b480      	push	{r7}
 800907a:	b085      	sub	sp, #20
 800907c:	af00      	add	r7, sp, #0
 800907e:	6078      	str	r0, [r7, #4]
 8009080:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8009082:	687b      	ldr	r3, [r7, #4]
 8009084:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009088:	2b01      	cmp	r3, #1
 800908a:	d101      	bne.n	8009090 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800908c:	2302      	movs	r3, #2
 800908e:	e05a      	b.n	8009146 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8009090:	687b      	ldr	r3, [r7, #4]
 8009092:	2201      	movs	r2, #1
 8009094:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009098:	687b      	ldr	r3, [r7, #4]
 800909a:	2202      	movs	r2, #2
 800909c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80090a0:	687b      	ldr	r3, [r7, #4]
 80090a2:	681b      	ldr	r3, [r3, #0]
 80090a4:	685b      	ldr	r3, [r3, #4]
 80090a6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80090a8:	687b      	ldr	r3, [r7, #4]
 80090aa:	681b      	ldr	r3, [r3, #0]
 80090ac:	689b      	ldr	r3, [r3, #8]
 80090ae:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80090b0:	68fb      	ldr	r3, [r7, #12]
 80090b2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80090b6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80090b8:	683b      	ldr	r3, [r7, #0]
 80090ba:	681b      	ldr	r3, [r3, #0]
 80090bc:	68fa      	ldr	r2, [r7, #12]
 80090be:	4313      	orrs	r3, r2
 80090c0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80090c2:	687b      	ldr	r3, [r7, #4]
 80090c4:	681b      	ldr	r3, [r3, #0]
 80090c6:	68fa      	ldr	r2, [r7, #12]
 80090c8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80090ca:	687b      	ldr	r3, [r7, #4]
 80090cc:	681b      	ldr	r3, [r3, #0]
 80090ce:	4a21      	ldr	r2, [pc, #132]	@ (8009154 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80090d0:	4293      	cmp	r3, r2
 80090d2:	d022      	beq.n	800911a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80090d4:	687b      	ldr	r3, [r7, #4]
 80090d6:	681b      	ldr	r3, [r3, #0]
 80090d8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80090dc:	d01d      	beq.n	800911a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80090de:	687b      	ldr	r3, [r7, #4]
 80090e0:	681b      	ldr	r3, [r3, #0]
 80090e2:	4a1d      	ldr	r2, [pc, #116]	@ (8009158 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80090e4:	4293      	cmp	r3, r2
 80090e6:	d018      	beq.n	800911a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80090e8:	687b      	ldr	r3, [r7, #4]
 80090ea:	681b      	ldr	r3, [r3, #0]
 80090ec:	4a1b      	ldr	r2, [pc, #108]	@ (800915c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80090ee:	4293      	cmp	r3, r2
 80090f0:	d013      	beq.n	800911a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80090f2:	687b      	ldr	r3, [r7, #4]
 80090f4:	681b      	ldr	r3, [r3, #0]
 80090f6:	4a1a      	ldr	r2, [pc, #104]	@ (8009160 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80090f8:	4293      	cmp	r3, r2
 80090fa:	d00e      	beq.n	800911a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80090fc:	687b      	ldr	r3, [r7, #4]
 80090fe:	681b      	ldr	r3, [r3, #0]
 8009100:	4a18      	ldr	r2, [pc, #96]	@ (8009164 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8009102:	4293      	cmp	r3, r2
 8009104:	d009      	beq.n	800911a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009106:	687b      	ldr	r3, [r7, #4]
 8009108:	681b      	ldr	r3, [r3, #0]
 800910a:	4a17      	ldr	r2, [pc, #92]	@ (8009168 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800910c:	4293      	cmp	r3, r2
 800910e:	d004      	beq.n	800911a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009110:	687b      	ldr	r3, [r7, #4]
 8009112:	681b      	ldr	r3, [r3, #0]
 8009114:	4a15      	ldr	r2, [pc, #84]	@ (800916c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8009116:	4293      	cmp	r3, r2
 8009118:	d10c      	bne.n	8009134 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800911a:	68bb      	ldr	r3, [r7, #8]
 800911c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009120:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009122:	683b      	ldr	r3, [r7, #0]
 8009124:	685b      	ldr	r3, [r3, #4]
 8009126:	68ba      	ldr	r2, [r7, #8]
 8009128:	4313      	orrs	r3, r2
 800912a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800912c:	687b      	ldr	r3, [r7, #4]
 800912e:	681b      	ldr	r3, [r3, #0]
 8009130:	68ba      	ldr	r2, [r7, #8]
 8009132:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8009134:	687b      	ldr	r3, [r7, #4]
 8009136:	2201      	movs	r2, #1
 8009138:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800913c:	687b      	ldr	r3, [r7, #4]
 800913e:	2200      	movs	r2, #0
 8009140:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8009144:	2300      	movs	r3, #0
}
 8009146:	4618      	mov	r0, r3
 8009148:	3714      	adds	r7, #20
 800914a:	46bd      	mov	sp, r7
 800914c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009150:	4770      	bx	lr
 8009152:	bf00      	nop
 8009154:	40010000 	.word	0x40010000
 8009158:	40000400 	.word	0x40000400
 800915c:	40000800 	.word	0x40000800
 8009160:	40000c00 	.word	0x40000c00
 8009164:	40010400 	.word	0x40010400
 8009168:	40014000 	.word	0x40014000
 800916c:	40001800 	.word	0x40001800

08009170 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009170:	b580      	push	{r7, lr}
 8009172:	b082      	sub	sp, #8
 8009174:	af00      	add	r7, sp, #0
 8009176:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009178:	687b      	ldr	r3, [r7, #4]
 800917a:	2b00      	cmp	r3, #0
 800917c:	d101      	bne.n	8009182 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800917e:	2301      	movs	r3, #1
 8009180:	e042      	b.n	8009208 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8009182:	687b      	ldr	r3, [r7, #4]
 8009184:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009188:	b2db      	uxtb	r3, r3
 800918a:	2b00      	cmp	r3, #0
 800918c:	d106      	bne.n	800919c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800918e:	687b      	ldr	r3, [r7, #4]
 8009190:	2200      	movs	r2, #0
 8009192:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009196:	6878      	ldr	r0, [r7, #4]
 8009198:	f7fb fa56 	bl	8004648 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800919c:	687b      	ldr	r3, [r7, #4]
 800919e:	2224      	movs	r2, #36	@ 0x24
 80091a0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80091a4:	687b      	ldr	r3, [r7, #4]
 80091a6:	681b      	ldr	r3, [r3, #0]
 80091a8:	68da      	ldr	r2, [r3, #12]
 80091aa:	687b      	ldr	r3, [r7, #4]
 80091ac:	681b      	ldr	r3, [r3, #0]
 80091ae:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80091b2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80091b4:	6878      	ldr	r0, [r7, #4]
 80091b6:	f000 f88b 	bl	80092d0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80091ba:	687b      	ldr	r3, [r7, #4]
 80091bc:	681b      	ldr	r3, [r3, #0]
 80091be:	691a      	ldr	r2, [r3, #16]
 80091c0:	687b      	ldr	r3, [r7, #4]
 80091c2:	681b      	ldr	r3, [r3, #0]
 80091c4:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80091c8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80091ca:	687b      	ldr	r3, [r7, #4]
 80091cc:	681b      	ldr	r3, [r3, #0]
 80091ce:	695a      	ldr	r2, [r3, #20]
 80091d0:	687b      	ldr	r3, [r7, #4]
 80091d2:	681b      	ldr	r3, [r3, #0]
 80091d4:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80091d8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80091da:	687b      	ldr	r3, [r7, #4]
 80091dc:	681b      	ldr	r3, [r3, #0]
 80091de:	68da      	ldr	r2, [r3, #12]
 80091e0:	687b      	ldr	r3, [r7, #4]
 80091e2:	681b      	ldr	r3, [r3, #0]
 80091e4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80091e8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80091ea:	687b      	ldr	r3, [r7, #4]
 80091ec:	2200      	movs	r2, #0
 80091ee:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80091f0:	687b      	ldr	r3, [r7, #4]
 80091f2:	2220      	movs	r2, #32
 80091f4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80091f8:	687b      	ldr	r3, [r7, #4]
 80091fa:	2220      	movs	r2, #32
 80091fc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009200:	687b      	ldr	r3, [r7, #4]
 8009202:	2200      	movs	r2, #0
 8009204:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8009206:	2300      	movs	r3, #0
}
 8009208:	4618      	mov	r0, r3
 800920a:	3708      	adds	r7, #8
 800920c:	46bd      	mov	sp, r7
 800920e:	bd80      	pop	{r7, pc}

08009210 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009210:	b580      	push	{r7, lr}
 8009212:	b084      	sub	sp, #16
 8009214:	af00      	add	r7, sp, #0
 8009216:	60f8      	str	r0, [r7, #12]
 8009218:	60b9      	str	r1, [r7, #8]
 800921a:	4613      	mov	r3, r2
 800921c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800921e:	68fb      	ldr	r3, [r7, #12]
 8009220:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8009224:	b2db      	uxtb	r3, r3
 8009226:	2b20      	cmp	r3, #32
 8009228:	d112      	bne.n	8009250 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 800922a:	68bb      	ldr	r3, [r7, #8]
 800922c:	2b00      	cmp	r3, #0
 800922e:	d002      	beq.n	8009236 <HAL_UART_Receive_IT+0x26>
 8009230:	88fb      	ldrh	r3, [r7, #6]
 8009232:	2b00      	cmp	r3, #0
 8009234:	d101      	bne.n	800923a <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8009236:	2301      	movs	r3, #1
 8009238:	e00b      	b.n	8009252 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800923a:	68fb      	ldr	r3, [r7, #12]
 800923c:	2200      	movs	r2, #0
 800923e:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8009240:	88fb      	ldrh	r3, [r7, #6]
 8009242:	461a      	mov	r2, r3
 8009244:	68b9      	ldr	r1, [r7, #8]
 8009246:	68f8      	ldr	r0, [r7, #12]
 8009248:	f000 f807 	bl	800925a <UART_Start_Receive_IT>
 800924c:	4603      	mov	r3, r0
 800924e:	e000      	b.n	8009252 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8009250:	2302      	movs	r3, #2
  }
}
 8009252:	4618      	mov	r0, r3
 8009254:	3710      	adds	r7, #16
 8009256:	46bd      	mov	sp, r7
 8009258:	bd80      	pop	{r7, pc}

0800925a <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800925a:	b480      	push	{r7}
 800925c:	b085      	sub	sp, #20
 800925e:	af00      	add	r7, sp, #0
 8009260:	60f8      	str	r0, [r7, #12]
 8009262:	60b9      	str	r1, [r7, #8]
 8009264:	4613      	mov	r3, r2
 8009266:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8009268:	68fb      	ldr	r3, [r7, #12]
 800926a:	68ba      	ldr	r2, [r7, #8]
 800926c:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 800926e:	68fb      	ldr	r3, [r7, #12]
 8009270:	88fa      	ldrh	r2, [r7, #6]
 8009272:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8009274:	68fb      	ldr	r3, [r7, #12]
 8009276:	88fa      	ldrh	r2, [r7, #6]
 8009278:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800927a:	68fb      	ldr	r3, [r7, #12]
 800927c:	2200      	movs	r2, #0
 800927e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8009280:	68fb      	ldr	r3, [r7, #12]
 8009282:	2222      	movs	r2, #34	@ 0x22
 8009284:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8009288:	68fb      	ldr	r3, [r7, #12]
 800928a:	691b      	ldr	r3, [r3, #16]
 800928c:	2b00      	cmp	r3, #0
 800928e:	d007      	beq.n	80092a0 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8009290:	68fb      	ldr	r3, [r7, #12]
 8009292:	681b      	ldr	r3, [r3, #0]
 8009294:	68da      	ldr	r2, [r3, #12]
 8009296:	68fb      	ldr	r3, [r7, #12]
 8009298:	681b      	ldr	r3, [r3, #0]
 800929a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800929e:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80092a0:	68fb      	ldr	r3, [r7, #12]
 80092a2:	681b      	ldr	r3, [r3, #0]
 80092a4:	695a      	ldr	r2, [r3, #20]
 80092a6:	68fb      	ldr	r3, [r7, #12]
 80092a8:	681b      	ldr	r3, [r3, #0]
 80092aa:	f042 0201 	orr.w	r2, r2, #1
 80092ae:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80092b0:	68fb      	ldr	r3, [r7, #12]
 80092b2:	681b      	ldr	r3, [r3, #0]
 80092b4:	68da      	ldr	r2, [r3, #12]
 80092b6:	68fb      	ldr	r3, [r7, #12]
 80092b8:	681b      	ldr	r3, [r3, #0]
 80092ba:	f042 0220 	orr.w	r2, r2, #32
 80092be:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80092c0:	2300      	movs	r3, #0
}
 80092c2:	4618      	mov	r0, r3
 80092c4:	3714      	adds	r7, #20
 80092c6:	46bd      	mov	sp, r7
 80092c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092cc:	4770      	bx	lr
	...

080092d0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80092d0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80092d4:	b0c0      	sub	sp, #256	@ 0x100
 80092d6:	af00      	add	r7, sp, #0
 80092d8:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80092dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80092e0:	681b      	ldr	r3, [r3, #0]
 80092e2:	691b      	ldr	r3, [r3, #16]
 80092e4:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80092e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80092ec:	68d9      	ldr	r1, [r3, #12]
 80092ee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80092f2:	681a      	ldr	r2, [r3, #0]
 80092f4:	ea40 0301 	orr.w	r3, r0, r1
 80092f8:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80092fa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80092fe:	689a      	ldr	r2, [r3, #8]
 8009300:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009304:	691b      	ldr	r3, [r3, #16]
 8009306:	431a      	orrs	r2, r3
 8009308:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800930c:	695b      	ldr	r3, [r3, #20]
 800930e:	431a      	orrs	r2, r3
 8009310:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009314:	69db      	ldr	r3, [r3, #28]
 8009316:	4313      	orrs	r3, r2
 8009318:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800931c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009320:	681b      	ldr	r3, [r3, #0]
 8009322:	68db      	ldr	r3, [r3, #12]
 8009324:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8009328:	f021 010c 	bic.w	r1, r1, #12
 800932c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009330:	681a      	ldr	r2, [r3, #0]
 8009332:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8009336:	430b      	orrs	r3, r1
 8009338:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800933a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800933e:	681b      	ldr	r3, [r3, #0]
 8009340:	695b      	ldr	r3, [r3, #20]
 8009342:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8009346:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800934a:	6999      	ldr	r1, [r3, #24]
 800934c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009350:	681a      	ldr	r2, [r3, #0]
 8009352:	ea40 0301 	orr.w	r3, r0, r1
 8009356:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8009358:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800935c:	681a      	ldr	r2, [r3, #0]
 800935e:	4b8f      	ldr	r3, [pc, #572]	@ (800959c <UART_SetConfig+0x2cc>)
 8009360:	429a      	cmp	r2, r3
 8009362:	d005      	beq.n	8009370 <UART_SetConfig+0xa0>
 8009364:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009368:	681a      	ldr	r2, [r3, #0]
 800936a:	4b8d      	ldr	r3, [pc, #564]	@ (80095a0 <UART_SetConfig+0x2d0>)
 800936c:	429a      	cmp	r2, r3
 800936e:	d104      	bne.n	800937a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8009370:	f7fd fdfe 	bl	8006f70 <HAL_RCC_GetPCLK2Freq>
 8009374:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8009378:	e003      	b.n	8009382 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800937a:	f7fd fde5 	bl	8006f48 <HAL_RCC_GetPCLK1Freq>
 800937e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009382:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009386:	69db      	ldr	r3, [r3, #28]
 8009388:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800938c:	f040 810c 	bne.w	80095a8 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8009390:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009394:	2200      	movs	r2, #0
 8009396:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800939a:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800939e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80093a2:	4622      	mov	r2, r4
 80093a4:	462b      	mov	r3, r5
 80093a6:	1891      	adds	r1, r2, r2
 80093a8:	65b9      	str	r1, [r7, #88]	@ 0x58
 80093aa:	415b      	adcs	r3, r3
 80093ac:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80093ae:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80093b2:	4621      	mov	r1, r4
 80093b4:	eb12 0801 	adds.w	r8, r2, r1
 80093b8:	4629      	mov	r1, r5
 80093ba:	eb43 0901 	adc.w	r9, r3, r1
 80093be:	f04f 0200 	mov.w	r2, #0
 80093c2:	f04f 0300 	mov.w	r3, #0
 80093c6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80093ca:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80093ce:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80093d2:	4690      	mov	r8, r2
 80093d4:	4699      	mov	r9, r3
 80093d6:	4623      	mov	r3, r4
 80093d8:	eb18 0303 	adds.w	r3, r8, r3
 80093dc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80093e0:	462b      	mov	r3, r5
 80093e2:	eb49 0303 	adc.w	r3, r9, r3
 80093e6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80093ea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80093ee:	685b      	ldr	r3, [r3, #4]
 80093f0:	2200      	movs	r2, #0
 80093f2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80093f6:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80093fa:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80093fe:	460b      	mov	r3, r1
 8009400:	18db      	adds	r3, r3, r3
 8009402:	653b      	str	r3, [r7, #80]	@ 0x50
 8009404:	4613      	mov	r3, r2
 8009406:	eb42 0303 	adc.w	r3, r2, r3
 800940a:	657b      	str	r3, [r7, #84]	@ 0x54
 800940c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8009410:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8009414:	f7f7 fbe8 	bl	8000be8 <__aeabi_uldivmod>
 8009418:	4602      	mov	r2, r0
 800941a:	460b      	mov	r3, r1
 800941c:	4b61      	ldr	r3, [pc, #388]	@ (80095a4 <UART_SetConfig+0x2d4>)
 800941e:	fba3 2302 	umull	r2, r3, r3, r2
 8009422:	095b      	lsrs	r3, r3, #5
 8009424:	011c      	lsls	r4, r3, #4
 8009426:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800942a:	2200      	movs	r2, #0
 800942c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8009430:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8009434:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8009438:	4642      	mov	r2, r8
 800943a:	464b      	mov	r3, r9
 800943c:	1891      	adds	r1, r2, r2
 800943e:	64b9      	str	r1, [r7, #72]	@ 0x48
 8009440:	415b      	adcs	r3, r3
 8009442:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009444:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8009448:	4641      	mov	r1, r8
 800944a:	eb12 0a01 	adds.w	sl, r2, r1
 800944e:	4649      	mov	r1, r9
 8009450:	eb43 0b01 	adc.w	fp, r3, r1
 8009454:	f04f 0200 	mov.w	r2, #0
 8009458:	f04f 0300 	mov.w	r3, #0
 800945c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8009460:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8009464:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8009468:	4692      	mov	sl, r2
 800946a:	469b      	mov	fp, r3
 800946c:	4643      	mov	r3, r8
 800946e:	eb1a 0303 	adds.w	r3, sl, r3
 8009472:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8009476:	464b      	mov	r3, r9
 8009478:	eb4b 0303 	adc.w	r3, fp, r3
 800947c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8009480:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009484:	685b      	ldr	r3, [r3, #4]
 8009486:	2200      	movs	r2, #0
 8009488:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800948c:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8009490:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8009494:	460b      	mov	r3, r1
 8009496:	18db      	adds	r3, r3, r3
 8009498:	643b      	str	r3, [r7, #64]	@ 0x40
 800949a:	4613      	mov	r3, r2
 800949c:	eb42 0303 	adc.w	r3, r2, r3
 80094a0:	647b      	str	r3, [r7, #68]	@ 0x44
 80094a2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80094a6:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80094aa:	f7f7 fb9d 	bl	8000be8 <__aeabi_uldivmod>
 80094ae:	4602      	mov	r2, r0
 80094b0:	460b      	mov	r3, r1
 80094b2:	4611      	mov	r1, r2
 80094b4:	4b3b      	ldr	r3, [pc, #236]	@ (80095a4 <UART_SetConfig+0x2d4>)
 80094b6:	fba3 2301 	umull	r2, r3, r3, r1
 80094ba:	095b      	lsrs	r3, r3, #5
 80094bc:	2264      	movs	r2, #100	@ 0x64
 80094be:	fb02 f303 	mul.w	r3, r2, r3
 80094c2:	1acb      	subs	r3, r1, r3
 80094c4:	00db      	lsls	r3, r3, #3
 80094c6:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80094ca:	4b36      	ldr	r3, [pc, #216]	@ (80095a4 <UART_SetConfig+0x2d4>)
 80094cc:	fba3 2302 	umull	r2, r3, r3, r2
 80094d0:	095b      	lsrs	r3, r3, #5
 80094d2:	005b      	lsls	r3, r3, #1
 80094d4:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80094d8:	441c      	add	r4, r3
 80094da:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80094de:	2200      	movs	r2, #0
 80094e0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80094e4:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80094e8:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80094ec:	4642      	mov	r2, r8
 80094ee:	464b      	mov	r3, r9
 80094f0:	1891      	adds	r1, r2, r2
 80094f2:	63b9      	str	r1, [r7, #56]	@ 0x38
 80094f4:	415b      	adcs	r3, r3
 80094f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80094f8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80094fc:	4641      	mov	r1, r8
 80094fe:	1851      	adds	r1, r2, r1
 8009500:	6339      	str	r1, [r7, #48]	@ 0x30
 8009502:	4649      	mov	r1, r9
 8009504:	414b      	adcs	r3, r1
 8009506:	637b      	str	r3, [r7, #52]	@ 0x34
 8009508:	f04f 0200 	mov.w	r2, #0
 800950c:	f04f 0300 	mov.w	r3, #0
 8009510:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8009514:	4659      	mov	r1, fp
 8009516:	00cb      	lsls	r3, r1, #3
 8009518:	4651      	mov	r1, sl
 800951a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800951e:	4651      	mov	r1, sl
 8009520:	00ca      	lsls	r2, r1, #3
 8009522:	4610      	mov	r0, r2
 8009524:	4619      	mov	r1, r3
 8009526:	4603      	mov	r3, r0
 8009528:	4642      	mov	r2, r8
 800952a:	189b      	adds	r3, r3, r2
 800952c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8009530:	464b      	mov	r3, r9
 8009532:	460a      	mov	r2, r1
 8009534:	eb42 0303 	adc.w	r3, r2, r3
 8009538:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800953c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009540:	685b      	ldr	r3, [r3, #4]
 8009542:	2200      	movs	r2, #0
 8009544:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8009548:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800954c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8009550:	460b      	mov	r3, r1
 8009552:	18db      	adds	r3, r3, r3
 8009554:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009556:	4613      	mov	r3, r2
 8009558:	eb42 0303 	adc.w	r3, r2, r3
 800955c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800955e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8009562:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8009566:	f7f7 fb3f 	bl	8000be8 <__aeabi_uldivmod>
 800956a:	4602      	mov	r2, r0
 800956c:	460b      	mov	r3, r1
 800956e:	4b0d      	ldr	r3, [pc, #52]	@ (80095a4 <UART_SetConfig+0x2d4>)
 8009570:	fba3 1302 	umull	r1, r3, r3, r2
 8009574:	095b      	lsrs	r3, r3, #5
 8009576:	2164      	movs	r1, #100	@ 0x64
 8009578:	fb01 f303 	mul.w	r3, r1, r3
 800957c:	1ad3      	subs	r3, r2, r3
 800957e:	00db      	lsls	r3, r3, #3
 8009580:	3332      	adds	r3, #50	@ 0x32
 8009582:	4a08      	ldr	r2, [pc, #32]	@ (80095a4 <UART_SetConfig+0x2d4>)
 8009584:	fba2 2303 	umull	r2, r3, r2, r3
 8009588:	095b      	lsrs	r3, r3, #5
 800958a:	f003 0207 	and.w	r2, r3, #7
 800958e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009592:	681b      	ldr	r3, [r3, #0]
 8009594:	4422      	add	r2, r4
 8009596:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8009598:	e106      	b.n	80097a8 <UART_SetConfig+0x4d8>
 800959a:	bf00      	nop
 800959c:	40011000 	.word	0x40011000
 80095a0:	40011400 	.word	0x40011400
 80095a4:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80095a8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80095ac:	2200      	movs	r2, #0
 80095ae:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80095b2:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80095b6:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80095ba:	4642      	mov	r2, r8
 80095bc:	464b      	mov	r3, r9
 80095be:	1891      	adds	r1, r2, r2
 80095c0:	6239      	str	r1, [r7, #32]
 80095c2:	415b      	adcs	r3, r3
 80095c4:	627b      	str	r3, [r7, #36]	@ 0x24
 80095c6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80095ca:	4641      	mov	r1, r8
 80095cc:	1854      	adds	r4, r2, r1
 80095ce:	4649      	mov	r1, r9
 80095d0:	eb43 0501 	adc.w	r5, r3, r1
 80095d4:	f04f 0200 	mov.w	r2, #0
 80095d8:	f04f 0300 	mov.w	r3, #0
 80095dc:	00eb      	lsls	r3, r5, #3
 80095de:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80095e2:	00e2      	lsls	r2, r4, #3
 80095e4:	4614      	mov	r4, r2
 80095e6:	461d      	mov	r5, r3
 80095e8:	4643      	mov	r3, r8
 80095ea:	18e3      	adds	r3, r4, r3
 80095ec:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80095f0:	464b      	mov	r3, r9
 80095f2:	eb45 0303 	adc.w	r3, r5, r3
 80095f6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80095fa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80095fe:	685b      	ldr	r3, [r3, #4]
 8009600:	2200      	movs	r2, #0
 8009602:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8009606:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800960a:	f04f 0200 	mov.w	r2, #0
 800960e:	f04f 0300 	mov.w	r3, #0
 8009612:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8009616:	4629      	mov	r1, r5
 8009618:	008b      	lsls	r3, r1, #2
 800961a:	4621      	mov	r1, r4
 800961c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009620:	4621      	mov	r1, r4
 8009622:	008a      	lsls	r2, r1, #2
 8009624:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8009628:	f7f7 fade 	bl	8000be8 <__aeabi_uldivmod>
 800962c:	4602      	mov	r2, r0
 800962e:	460b      	mov	r3, r1
 8009630:	4b60      	ldr	r3, [pc, #384]	@ (80097b4 <UART_SetConfig+0x4e4>)
 8009632:	fba3 2302 	umull	r2, r3, r3, r2
 8009636:	095b      	lsrs	r3, r3, #5
 8009638:	011c      	lsls	r4, r3, #4
 800963a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800963e:	2200      	movs	r2, #0
 8009640:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8009644:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8009648:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800964c:	4642      	mov	r2, r8
 800964e:	464b      	mov	r3, r9
 8009650:	1891      	adds	r1, r2, r2
 8009652:	61b9      	str	r1, [r7, #24]
 8009654:	415b      	adcs	r3, r3
 8009656:	61fb      	str	r3, [r7, #28]
 8009658:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800965c:	4641      	mov	r1, r8
 800965e:	1851      	adds	r1, r2, r1
 8009660:	6139      	str	r1, [r7, #16]
 8009662:	4649      	mov	r1, r9
 8009664:	414b      	adcs	r3, r1
 8009666:	617b      	str	r3, [r7, #20]
 8009668:	f04f 0200 	mov.w	r2, #0
 800966c:	f04f 0300 	mov.w	r3, #0
 8009670:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8009674:	4659      	mov	r1, fp
 8009676:	00cb      	lsls	r3, r1, #3
 8009678:	4651      	mov	r1, sl
 800967a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800967e:	4651      	mov	r1, sl
 8009680:	00ca      	lsls	r2, r1, #3
 8009682:	4610      	mov	r0, r2
 8009684:	4619      	mov	r1, r3
 8009686:	4603      	mov	r3, r0
 8009688:	4642      	mov	r2, r8
 800968a:	189b      	adds	r3, r3, r2
 800968c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8009690:	464b      	mov	r3, r9
 8009692:	460a      	mov	r2, r1
 8009694:	eb42 0303 	adc.w	r3, r2, r3
 8009698:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800969c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80096a0:	685b      	ldr	r3, [r3, #4]
 80096a2:	2200      	movs	r2, #0
 80096a4:	67bb      	str	r3, [r7, #120]	@ 0x78
 80096a6:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80096a8:	f04f 0200 	mov.w	r2, #0
 80096ac:	f04f 0300 	mov.w	r3, #0
 80096b0:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80096b4:	4649      	mov	r1, r9
 80096b6:	008b      	lsls	r3, r1, #2
 80096b8:	4641      	mov	r1, r8
 80096ba:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80096be:	4641      	mov	r1, r8
 80096c0:	008a      	lsls	r2, r1, #2
 80096c2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80096c6:	f7f7 fa8f 	bl	8000be8 <__aeabi_uldivmod>
 80096ca:	4602      	mov	r2, r0
 80096cc:	460b      	mov	r3, r1
 80096ce:	4611      	mov	r1, r2
 80096d0:	4b38      	ldr	r3, [pc, #224]	@ (80097b4 <UART_SetConfig+0x4e4>)
 80096d2:	fba3 2301 	umull	r2, r3, r3, r1
 80096d6:	095b      	lsrs	r3, r3, #5
 80096d8:	2264      	movs	r2, #100	@ 0x64
 80096da:	fb02 f303 	mul.w	r3, r2, r3
 80096de:	1acb      	subs	r3, r1, r3
 80096e0:	011b      	lsls	r3, r3, #4
 80096e2:	3332      	adds	r3, #50	@ 0x32
 80096e4:	4a33      	ldr	r2, [pc, #204]	@ (80097b4 <UART_SetConfig+0x4e4>)
 80096e6:	fba2 2303 	umull	r2, r3, r2, r3
 80096ea:	095b      	lsrs	r3, r3, #5
 80096ec:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80096f0:	441c      	add	r4, r3
 80096f2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80096f6:	2200      	movs	r2, #0
 80096f8:	673b      	str	r3, [r7, #112]	@ 0x70
 80096fa:	677a      	str	r2, [r7, #116]	@ 0x74
 80096fc:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8009700:	4642      	mov	r2, r8
 8009702:	464b      	mov	r3, r9
 8009704:	1891      	adds	r1, r2, r2
 8009706:	60b9      	str	r1, [r7, #8]
 8009708:	415b      	adcs	r3, r3
 800970a:	60fb      	str	r3, [r7, #12]
 800970c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8009710:	4641      	mov	r1, r8
 8009712:	1851      	adds	r1, r2, r1
 8009714:	6039      	str	r1, [r7, #0]
 8009716:	4649      	mov	r1, r9
 8009718:	414b      	adcs	r3, r1
 800971a:	607b      	str	r3, [r7, #4]
 800971c:	f04f 0200 	mov.w	r2, #0
 8009720:	f04f 0300 	mov.w	r3, #0
 8009724:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8009728:	4659      	mov	r1, fp
 800972a:	00cb      	lsls	r3, r1, #3
 800972c:	4651      	mov	r1, sl
 800972e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009732:	4651      	mov	r1, sl
 8009734:	00ca      	lsls	r2, r1, #3
 8009736:	4610      	mov	r0, r2
 8009738:	4619      	mov	r1, r3
 800973a:	4603      	mov	r3, r0
 800973c:	4642      	mov	r2, r8
 800973e:	189b      	adds	r3, r3, r2
 8009740:	66bb      	str	r3, [r7, #104]	@ 0x68
 8009742:	464b      	mov	r3, r9
 8009744:	460a      	mov	r2, r1
 8009746:	eb42 0303 	adc.w	r3, r2, r3
 800974a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800974c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009750:	685b      	ldr	r3, [r3, #4]
 8009752:	2200      	movs	r2, #0
 8009754:	663b      	str	r3, [r7, #96]	@ 0x60
 8009756:	667a      	str	r2, [r7, #100]	@ 0x64
 8009758:	f04f 0200 	mov.w	r2, #0
 800975c:	f04f 0300 	mov.w	r3, #0
 8009760:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8009764:	4649      	mov	r1, r9
 8009766:	008b      	lsls	r3, r1, #2
 8009768:	4641      	mov	r1, r8
 800976a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800976e:	4641      	mov	r1, r8
 8009770:	008a      	lsls	r2, r1, #2
 8009772:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8009776:	f7f7 fa37 	bl	8000be8 <__aeabi_uldivmod>
 800977a:	4602      	mov	r2, r0
 800977c:	460b      	mov	r3, r1
 800977e:	4b0d      	ldr	r3, [pc, #52]	@ (80097b4 <UART_SetConfig+0x4e4>)
 8009780:	fba3 1302 	umull	r1, r3, r3, r2
 8009784:	095b      	lsrs	r3, r3, #5
 8009786:	2164      	movs	r1, #100	@ 0x64
 8009788:	fb01 f303 	mul.w	r3, r1, r3
 800978c:	1ad3      	subs	r3, r2, r3
 800978e:	011b      	lsls	r3, r3, #4
 8009790:	3332      	adds	r3, #50	@ 0x32
 8009792:	4a08      	ldr	r2, [pc, #32]	@ (80097b4 <UART_SetConfig+0x4e4>)
 8009794:	fba2 2303 	umull	r2, r3, r2, r3
 8009798:	095b      	lsrs	r3, r3, #5
 800979a:	f003 020f 	and.w	r2, r3, #15
 800979e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80097a2:	681b      	ldr	r3, [r3, #0]
 80097a4:	4422      	add	r2, r4
 80097a6:	609a      	str	r2, [r3, #8]
}
 80097a8:	bf00      	nop
 80097aa:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80097ae:	46bd      	mov	sp, r7
 80097b0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80097b4:	51eb851f 	.word	0x51eb851f

080097b8 <__cvt>:
 80097b8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80097bc:	ec57 6b10 	vmov	r6, r7, d0
 80097c0:	2f00      	cmp	r7, #0
 80097c2:	460c      	mov	r4, r1
 80097c4:	4619      	mov	r1, r3
 80097c6:	463b      	mov	r3, r7
 80097c8:	bfbb      	ittet	lt
 80097ca:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 80097ce:	461f      	movlt	r7, r3
 80097d0:	2300      	movge	r3, #0
 80097d2:	232d      	movlt	r3, #45	@ 0x2d
 80097d4:	700b      	strb	r3, [r1, #0]
 80097d6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80097d8:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 80097dc:	4691      	mov	r9, r2
 80097de:	f023 0820 	bic.w	r8, r3, #32
 80097e2:	bfbc      	itt	lt
 80097e4:	4632      	movlt	r2, r6
 80097e6:	4616      	movlt	r6, r2
 80097e8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80097ec:	d005      	beq.n	80097fa <__cvt+0x42>
 80097ee:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80097f2:	d100      	bne.n	80097f6 <__cvt+0x3e>
 80097f4:	3401      	adds	r4, #1
 80097f6:	2102      	movs	r1, #2
 80097f8:	e000      	b.n	80097fc <__cvt+0x44>
 80097fa:	2103      	movs	r1, #3
 80097fc:	ab03      	add	r3, sp, #12
 80097fe:	9301      	str	r3, [sp, #4]
 8009800:	ab02      	add	r3, sp, #8
 8009802:	9300      	str	r3, [sp, #0]
 8009804:	ec47 6b10 	vmov	d0, r6, r7
 8009808:	4653      	mov	r3, sl
 800980a:	4622      	mov	r2, r4
 800980c:	f000 fe4c 	bl	800a4a8 <_dtoa_r>
 8009810:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8009814:	4605      	mov	r5, r0
 8009816:	d119      	bne.n	800984c <__cvt+0x94>
 8009818:	f019 0f01 	tst.w	r9, #1
 800981c:	d00e      	beq.n	800983c <__cvt+0x84>
 800981e:	eb00 0904 	add.w	r9, r0, r4
 8009822:	2200      	movs	r2, #0
 8009824:	2300      	movs	r3, #0
 8009826:	4630      	mov	r0, r6
 8009828:	4639      	mov	r1, r7
 800982a:	f7f7 f96d 	bl	8000b08 <__aeabi_dcmpeq>
 800982e:	b108      	cbz	r0, 8009834 <__cvt+0x7c>
 8009830:	f8cd 900c 	str.w	r9, [sp, #12]
 8009834:	2230      	movs	r2, #48	@ 0x30
 8009836:	9b03      	ldr	r3, [sp, #12]
 8009838:	454b      	cmp	r3, r9
 800983a:	d31e      	bcc.n	800987a <__cvt+0xc2>
 800983c:	9b03      	ldr	r3, [sp, #12]
 800983e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009840:	1b5b      	subs	r3, r3, r5
 8009842:	4628      	mov	r0, r5
 8009844:	6013      	str	r3, [r2, #0]
 8009846:	b004      	add	sp, #16
 8009848:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800984c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8009850:	eb00 0904 	add.w	r9, r0, r4
 8009854:	d1e5      	bne.n	8009822 <__cvt+0x6a>
 8009856:	7803      	ldrb	r3, [r0, #0]
 8009858:	2b30      	cmp	r3, #48	@ 0x30
 800985a:	d10a      	bne.n	8009872 <__cvt+0xba>
 800985c:	2200      	movs	r2, #0
 800985e:	2300      	movs	r3, #0
 8009860:	4630      	mov	r0, r6
 8009862:	4639      	mov	r1, r7
 8009864:	f7f7 f950 	bl	8000b08 <__aeabi_dcmpeq>
 8009868:	b918      	cbnz	r0, 8009872 <__cvt+0xba>
 800986a:	f1c4 0401 	rsb	r4, r4, #1
 800986e:	f8ca 4000 	str.w	r4, [sl]
 8009872:	f8da 3000 	ldr.w	r3, [sl]
 8009876:	4499      	add	r9, r3
 8009878:	e7d3      	b.n	8009822 <__cvt+0x6a>
 800987a:	1c59      	adds	r1, r3, #1
 800987c:	9103      	str	r1, [sp, #12]
 800987e:	701a      	strb	r2, [r3, #0]
 8009880:	e7d9      	b.n	8009836 <__cvt+0x7e>

08009882 <__exponent>:
 8009882:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009884:	2900      	cmp	r1, #0
 8009886:	bfba      	itte	lt
 8009888:	4249      	neglt	r1, r1
 800988a:	232d      	movlt	r3, #45	@ 0x2d
 800988c:	232b      	movge	r3, #43	@ 0x2b
 800988e:	2909      	cmp	r1, #9
 8009890:	7002      	strb	r2, [r0, #0]
 8009892:	7043      	strb	r3, [r0, #1]
 8009894:	dd29      	ble.n	80098ea <__exponent+0x68>
 8009896:	f10d 0307 	add.w	r3, sp, #7
 800989a:	461d      	mov	r5, r3
 800989c:	270a      	movs	r7, #10
 800989e:	461a      	mov	r2, r3
 80098a0:	fbb1 f6f7 	udiv	r6, r1, r7
 80098a4:	fb07 1416 	mls	r4, r7, r6, r1
 80098a8:	3430      	adds	r4, #48	@ 0x30
 80098aa:	f802 4c01 	strb.w	r4, [r2, #-1]
 80098ae:	460c      	mov	r4, r1
 80098b0:	2c63      	cmp	r4, #99	@ 0x63
 80098b2:	f103 33ff 	add.w	r3, r3, #4294967295
 80098b6:	4631      	mov	r1, r6
 80098b8:	dcf1      	bgt.n	800989e <__exponent+0x1c>
 80098ba:	3130      	adds	r1, #48	@ 0x30
 80098bc:	1e94      	subs	r4, r2, #2
 80098be:	f803 1c01 	strb.w	r1, [r3, #-1]
 80098c2:	1c41      	adds	r1, r0, #1
 80098c4:	4623      	mov	r3, r4
 80098c6:	42ab      	cmp	r3, r5
 80098c8:	d30a      	bcc.n	80098e0 <__exponent+0x5e>
 80098ca:	f10d 0309 	add.w	r3, sp, #9
 80098ce:	1a9b      	subs	r3, r3, r2
 80098d0:	42ac      	cmp	r4, r5
 80098d2:	bf88      	it	hi
 80098d4:	2300      	movhi	r3, #0
 80098d6:	3302      	adds	r3, #2
 80098d8:	4403      	add	r3, r0
 80098da:	1a18      	subs	r0, r3, r0
 80098dc:	b003      	add	sp, #12
 80098de:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80098e0:	f813 6b01 	ldrb.w	r6, [r3], #1
 80098e4:	f801 6f01 	strb.w	r6, [r1, #1]!
 80098e8:	e7ed      	b.n	80098c6 <__exponent+0x44>
 80098ea:	2330      	movs	r3, #48	@ 0x30
 80098ec:	3130      	adds	r1, #48	@ 0x30
 80098ee:	7083      	strb	r3, [r0, #2]
 80098f0:	70c1      	strb	r1, [r0, #3]
 80098f2:	1d03      	adds	r3, r0, #4
 80098f4:	e7f1      	b.n	80098da <__exponent+0x58>
	...

080098f8 <_printf_float>:
 80098f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80098fc:	b08d      	sub	sp, #52	@ 0x34
 80098fe:	460c      	mov	r4, r1
 8009900:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8009904:	4616      	mov	r6, r2
 8009906:	461f      	mov	r7, r3
 8009908:	4605      	mov	r5, r0
 800990a:	f000 fccb 	bl	800a2a4 <_localeconv_r>
 800990e:	6803      	ldr	r3, [r0, #0]
 8009910:	9304      	str	r3, [sp, #16]
 8009912:	4618      	mov	r0, r3
 8009914:	f7f6 fccc 	bl	80002b0 <strlen>
 8009918:	2300      	movs	r3, #0
 800991a:	930a      	str	r3, [sp, #40]	@ 0x28
 800991c:	f8d8 3000 	ldr.w	r3, [r8]
 8009920:	9005      	str	r0, [sp, #20]
 8009922:	3307      	adds	r3, #7
 8009924:	f023 0307 	bic.w	r3, r3, #7
 8009928:	f103 0208 	add.w	r2, r3, #8
 800992c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8009930:	f8d4 b000 	ldr.w	fp, [r4]
 8009934:	f8c8 2000 	str.w	r2, [r8]
 8009938:	e9d3 8900 	ldrd	r8, r9, [r3]
 800993c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8009940:	9307      	str	r3, [sp, #28]
 8009942:	f8cd 8018 	str.w	r8, [sp, #24]
 8009946:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800994a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800994e:	4b9c      	ldr	r3, [pc, #624]	@ (8009bc0 <_printf_float+0x2c8>)
 8009950:	f04f 32ff 	mov.w	r2, #4294967295
 8009954:	f7f7 f90a 	bl	8000b6c <__aeabi_dcmpun>
 8009958:	bb70      	cbnz	r0, 80099b8 <_printf_float+0xc0>
 800995a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800995e:	4b98      	ldr	r3, [pc, #608]	@ (8009bc0 <_printf_float+0x2c8>)
 8009960:	f04f 32ff 	mov.w	r2, #4294967295
 8009964:	f7f7 f8e4 	bl	8000b30 <__aeabi_dcmple>
 8009968:	bb30      	cbnz	r0, 80099b8 <_printf_float+0xc0>
 800996a:	2200      	movs	r2, #0
 800996c:	2300      	movs	r3, #0
 800996e:	4640      	mov	r0, r8
 8009970:	4649      	mov	r1, r9
 8009972:	f7f7 f8d3 	bl	8000b1c <__aeabi_dcmplt>
 8009976:	b110      	cbz	r0, 800997e <_printf_float+0x86>
 8009978:	232d      	movs	r3, #45	@ 0x2d
 800997a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800997e:	4a91      	ldr	r2, [pc, #580]	@ (8009bc4 <_printf_float+0x2cc>)
 8009980:	4b91      	ldr	r3, [pc, #580]	@ (8009bc8 <_printf_float+0x2d0>)
 8009982:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8009986:	bf8c      	ite	hi
 8009988:	4690      	movhi	r8, r2
 800998a:	4698      	movls	r8, r3
 800998c:	2303      	movs	r3, #3
 800998e:	6123      	str	r3, [r4, #16]
 8009990:	f02b 0304 	bic.w	r3, fp, #4
 8009994:	6023      	str	r3, [r4, #0]
 8009996:	f04f 0900 	mov.w	r9, #0
 800999a:	9700      	str	r7, [sp, #0]
 800999c:	4633      	mov	r3, r6
 800999e:	aa0b      	add	r2, sp, #44	@ 0x2c
 80099a0:	4621      	mov	r1, r4
 80099a2:	4628      	mov	r0, r5
 80099a4:	f000 f9d2 	bl	8009d4c <_printf_common>
 80099a8:	3001      	adds	r0, #1
 80099aa:	f040 808d 	bne.w	8009ac8 <_printf_float+0x1d0>
 80099ae:	f04f 30ff 	mov.w	r0, #4294967295
 80099b2:	b00d      	add	sp, #52	@ 0x34
 80099b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80099b8:	4642      	mov	r2, r8
 80099ba:	464b      	mov	r3, r9
 80099bc:	4640      	mov	r0, r8
 80099be:	4649      	mov	r1, r9
 80099c0:	f7f7 f8d4 	bl	8000b6c <__aeabi_dcmpun>
 80099c4:	b140      	cbz	r0, 80099d8 <_printf_float+0xe0>
 80099c6:	464b      	mov	r3, r9
 80099c8:	2b00      	cmp	r3, #0
 80099ca:	bfbc      	itt	lt
 80099cc:	232d      	movlt	r3, #45	@ 0x2d
 80099ce:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80099d2:	4a7e      	ldr	r2, [pc, #504]	@ (8009bcc <_printf_float+0x2d4>)
 80099d4:	4b7e      	ldr	r3, [pc, #504]	@ (8009bd0 <_printf_float+0x2d8>)
 80099d6:	e7d4      	b.n	8009982 <_printf_float+0x8a>
 80099d8:	6863      	ldr	r3, [r4, #4]
 80099da:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 80099de:	9206      	str	r2, [sp, #24]
 80099e0:	1c5a      	adds	r2, r3, #1
 80099e2:	d13b      	bne.n	8009a5c <_printf_float+0x164>
 80099e4:	2306      	movs	r3, #6
 80099e6:	6063      	str	r3, [r4, #4]
 80099e8:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 80099ec:	2300      	movs	r3, #0
 80099ee:	6022      	str	r2, [r4, #0]
 80099f0:	9303      	str	r3, [sp, #12]
 80099f2:	ab0a      	add	r3, sp, #40	@ 0x28
 80099f4:	e9cd a301 	strd	sl, r3, [sp, #4]
 80099f8:	ab09      	add	r3, sp, #36	@ 0x24
 80099fa:	9300      	str	r3, [sp, #0]
 80099fc:	6861      	ldr	r1, [r4, #4]
 80099fe:	ec49 8b10 	vmov	d0, r8, r9
 8009a02:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8009a06:	4628      	mov	r0, r5
 8009a08:	f7ff fed6 	bl	80097b8 <__cvt>
 8009a0c:	9b06      	ldr	r3, [sp, #24]
 8009a0e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8009a10:	2b47      	cmp	r3, #71	@ 0x47
 8009a12:	4680      	mov	r8, r0
 8009a14:	d129      	bne.n	8009a6a <_printf_float+0x172>
 8009a16:	1cc8      	adds	r0, r1, #3
 8009a18:	db02      	blt.n	8009a20 <_printf_float+0x128>
 8009a1a:	6863      	ldr	r3, [r4, #4]
 8009a1c:	4299      	cmp	r1, r3
 8009a1e:	dd41      	ble.n	8009aa4 <_printf_float+0x1ac>
 8009a20:	f1aa 0a02 	sub.w	sl, sl, #2
 8009a24:	fa5f fa8a 	uxtb.w	sl, sl
 8009a28:	3901      	subs	r1, #1
 8009a2a:	4652      	mov	r2, sl
 8009a2c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8009a30:	9109      	str	r1, [sp, #36]	@ 0x24
 8009a32:	f7ff ff26 	bl	8009882 <__exponent>
 8009a36:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009a38:	1813      	adds	r3, r2, r0
 8009a3a:	2a01      	cmp	r2, #1
 8009a3c:	4681      	mov	r9, r0
 8009a3e:	6123      	str	r3, [r4, #16]
 8009a40:	dc02      	bgt.n	8009a48 <_printf_float+0x150>
 8009a42:	6822      	ldr	r2, [r4, #0]
 8009a44:	07d2      	lsls	r2, r2, #31
 8009a46:	d501      	bpl.n	8009a4c <_printf_float+0x154>
 8009a48:	3301      	adds	r3, #1
 8009a4a:	6123      	str	r3, [r4, #16]
 8009a4c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8009a50:	2b00      	cmp	r3, #0
 8009a52:	d0a2      	beq.n	800999a <_printf_float+0xa2>
 8009a54:	232d      	movs	r3, #45	@ 0x2d
 8009a56:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009a5a:	e79e      	b.n	800999a <_printf_float+0xa2>
 8009a5c:	9a06      	ldr	r2, [sp, #24]
 8009a5e:	2a47      	cmp	r2, #71	@ 0x47
 8009a60:	d1c2      	bne.n	80099e8 <_printf_float+0xf0>
 8009a62:	2b00      	cmp	r3, #0
 8009a64:	d1c0      	bne.n	80099e8 <_printf_float+0xf0>
 8009a66:	2301      	movs	r3, #1
 8009a68:	e7bd      	b.n	80099e6 <_printf_float+0xee>
 8009a6a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8009a6e:	d9db      	bls.n	8009a28 <_printf_float+0x130>
 8009a70:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8009a74:	d118      	bne.n	8009aa8 <_printf_float+0x1b0>
 8009a76:	2900      	cmp	r1, #0
 8009a78:	6863      	ldr	r3, [r4, #4]
 8009a7a:	dd0b      	ble.n	8009a94 <_printf_float+0x19c>
 8009a7c:	6121      	str	r1, [r4, #16]
 8009a7e:	b913      	cbnz	r3, 8009a86 <_printf_float+0x18e>
 8009a80:	6822      	ldr	r2, [r4, #0]
 8009a82:	07d0      	lsls	r0, r2, #31
 8009a84:	d502      	bpl.n	8009a8c <_printf_float+0x194>
 8009a86:	3301      	adds	r3, #1
 8009a88:	440b      	add	r3, r1
 8009a8a:	6123      	str	r3, [r4, #16]
 8009a8c:	65a1      	str	r1, [r4, #88]	@ 0x58
 8009a8e:	f04f 0900 	mov.w	r9, #0
 8009a92:	e7db      	b.n	8009a4c <_printf_float+0x154>
 8009a94:	b913      	cbnz	r3, 8009a9c <_printf_float+0x1a4>
 8009a96:	6822      	ldr	r2, [r4, #0]
 8009a98:	07d2      	lsls	r2, r2, #31
 8009a9a:	d501      	bpl.n	8009aa0 <_printf_float+0x1a8>
 8009a9c:	3302      	adds	r3, #2
 8009a9e:	e7f4      	b.n	8009a8a <_printf_float+0x192>
 8009aa0:	2301      	movs	r3, #1
 8009aa2:	e7f2      	b.n	8009a8a <_printf_float+0x192>
 8009aa4:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8009aa8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009aaa:	4299      	cmp	r1, r3
 8009aac:	db05      	blt.n	8009aba <_printf_float+0x1c2>
 8009aae:	6823      	ldr	r3, [r4, #0]
 8009ab0:	6121      	str	r1, [r4, #16]
 8009ab2:	07d8      	lsls	r0, r3, #31
 8009ab4:	d5ea      	bpl.n	8009a8c <_printf_float+0x194>
 8009ab6:	1c4b      	adds	r3, r1, #1
 8009ab8:	e7e7      	b.n	8009a8a <_printf_float+0x192>
 8009aba:	2900      	cmp	r1, #0
 8009abc:	bfd4      	ite	le
 8009abe:	f1c1 0202 	rsble	r2, r1, #2
 8009ac2:	2201      	movgt	r2, #1
 8009ac4:	4413      	add	r3, r2
 8009ac6:	e7e0      	b.n	8009a8a <_printf_float+0x192>
 8009ac8:	6823      	ldr	r3, [r4, #0]
 8009aca:	055a      	lsls	r2, r3, #21
 8009acc:	d407      	bmi.n	8009ade <_printf_float+0x1e6>
 8009ace:	6923      	ldr	r3, [r4, #16]
 8009ad0:	4642      	mov	r2, r8
 8009ad2:	4631      	mov	r1, r6
 8009ad4:	4628      	mov	r0, r5
 8009ad6:	47b8      	blx	r7
 8009ad8:	3001      	adds	r0, #1
 8009ada:	d12b      	bne.n	8009b34 <_printf_float+0x23c>
 8009adc:	e767      	b.n	80099ae <_printf_float+0xb6>
 8009ade:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8009ae2:	f240 80dd 	bls.w	8009ca0 <_printf_float+0x3a8>
 8009ae6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8009aea:	2200      	movs	r2, #0
 8009aec:	2300      	movs	r3, #0
 8009aee:	f7f7 f80b 	bl	8000b08 <__aeabi_dcmpeq>
 8009af2:	2800      	cmp	r0, #0
 8009af4:	d033      	beq.n	8009b5e <_printf_float+0x266>
 8009af6:	4a37      	ldr	r2, [pc, #220]	@ (8009bd4 <_printf_float+0x2dc>)
 8009af8:	2301      	movs	r3, #1
 8009afa:	4631      	mov	r1, r6
 8009afc:	4628      	mov	r0, r5
 8009afe:	47b8      	blx	r7
 8009b00:	3001      	adds	r0, #1
 8009b02:	f43f af54 	beq.w	80099ae <_printf_float+0xb6>
 8009b06:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8009b0a:	4543      	cmp	r3, r8
 8009b0c:	db02      	blt.n	8009b14 <_printf_float+0x21c>
 8009b0e:	6823      	ldr	r3, [r4, #0]
 8009b10:	07d8      	lsls	r0, r3, #31
 8009b12:	d50f      	bpl.n	8009b34 <_printf_float+0x23c>
 8009b14:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009b18:	4631      	mov	r1, r6
 8009b1a:	4628      	mov	r0, r5
 8009b1c:	47b8      	blx	r7
 8009b1e:	3001      	adds	r0, #1
 8009b20:	f43f af45 	beq.w	80099ae <_printf_float+0xb6>
 8009b24:	f04f 0900 	mov.w	r9, #0
 8009b28:	f108 38ff 	add.w	r8, r8, #4294967295
 8009b2c:	f104 0a1a 	add.w	sl, r4, #26
 8009b30:	45c8      	cmp	r8, r9
 8009b32:	dc09      	bgt.n	8009b48 <_printf_float+0x250>
 8009b34:	6823      	ldr	r3, [r4, #0]
 8009b36:	079b      	lsls	r3, r3, #30
 8009b38:	f100 8103 	bmi.w	8009d42 <_printf_float+0x44a>
 8009b3c:	68e0      	ldr	r0, [r4, #12]
 8009b3e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009b40:	4298      	cmp	r0, r3
 8009b42:	bfb8      	it	lt
 8009b44:	4618      	movlt	r0, r3
 8009b46:	e734      	b.n	80099b2 <_printf_float+0xba>
 8009b48:	2301      	movs	r3, #1
 8009b4a:	4652      	mov	r2, sl
 8009b4c:	4631      	mov	r1, r6
 8009b4e:	4628      	mov	r0, r5
 8009b50:	47b8      	blx	r7
 8009b52:	3001      	adds	r0, #1
 8009b54:	f43f af2b 	beq.w	80099ae <_printf_float+0xb6>
 8009b58:	f109 0901 	add.w	r9, r9, #1
 8009b5c:	e7e8      	b.n	8009b30 <_printf_float+0x238>
 8009b5e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009b60:	2b00      	cmp	r3, #0
 8009b62:	dc39      	bgt.n	8009bd8 <_printf_float+0x2e0>
 8009b64:	4a1b      	ldr	r2, [pc, #108]	@ (8009bd4 <_printf_float+0x2dc>)
 8009b66:	2301      	movs	r3, #1
 8009b68:	4631      	mov	r1, r6
 8009b6a:	4628      	mov	r0, r5
 8009b6c:	47b8      	blx	r7
 8009b6e:	3001      	adds	r0, #1
 8009b70:	f43f af1d 	beq.w	80099ae <_printf_float+0xb6>
 8009b74:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8009b78:	ea59 0303 	orrs.w	r3, r9, r3
 8009b7c:	d102      	bne.n	8009b84 <_printf_float+0x28c>
 8009b7e:	6823      	ldr	r3, [r4, #0]
 8009b80:	07d9      	lsls	r1, r3, #31
 8009b82:	d5d7      	bpl.n	8009b34 <_printf_float+0x23c>
 8009b84:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009b88:	4631      	mov	r1, r6
 8009b8a:	4628      	mov	r0, r5
 8009b8c:	47b8      	blx	r7
 8009b8e:	3001      	adds	r0, #1
 8009b90:	f43f af0d 	beq.w	80099ae <_printf_float+0xb6>
 8009b94:	f04f 0a00 	mov.w	sl, #0
 8009b98:	f104 0b1a 	add.w	fp, r4, #26
 8009b9c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009b9e:	425b      	negs	r3, r3
 8009ba0:	4553      	cmp	r3, sl
 8009ba2:	dc01      	bgt.n	8009ba8 <_printf_float+0x2b0>
 8009ba4:	464b      	mov	r3, r9
 8009ba6:	e793      	b.n	8009ad0 <_printf_float+0x1d8>
 8009ba8:	2301      	movs	r3, #1
 8009baa:	465a      	mov	r2, fp
 8009bac:	4631      	mov	r1, r6
 8009bae:	4628      	mov	r0, r5
 8009bb0:	47b8      	blx	r7
 8009bb2:	3001      	adds	r0, #1
 8009bb4:	f43f aefb 	beq.w	80099ae <_printf_float+0xb6>
 8009bb8:	f10a 0a01 	add.w	sl, sl, #1
 8009bbc:	e7ee      	b.n	8009b9c <_printf_float+0x2a4>
 8009bbe:	bf00      	nop
 8009bc0:	7fefffff 	.word	0x7fefffff
 8009bc4:	0800c3f8 	.word	0x0800c3f8
 8009bc8:	0800c3f4 	.word	0x0800c3f4
 8009bcc:	0800c400 	.word	0x0800c400
 8009bd0:	0800c3fc 	.word	0x0800c3fc
 8009bd4:	0800c404 	.word	0x0800c404
 8009bd8:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8009bda:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8009bde:	4553      	cmp	r3, sl
 8009be0:	bfa8      	it	ge
 8009be2:	4653      	movge	r3, sl
 8009be4:	2b00      	cmp	r3, #0
 8009be6:	4699      	mov	r9, r3
 8009be8:	dc36      	bgt.n	8009c58 <_printf_float+0x360>
 8009bea:	f04f 0b00 	mov.w	fp, #0
 8009bee:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009bf2:	f104 021a 	add.w	r2, r4, #26
 8009bf6:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8009bf8:	9306      	str	r3, [sp, #24]
 8009bfa:	eba3 0309 	sub.w	r3, r3, r9
 8009bfe:	455b      	cmp	r3, fp
 8009c00:	dc31      	bgt.n	8009c66 <_printf_float+0x36e>
 8009c02:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009c04:	459a      	cmp	sl, r3
 8009c06:	dc3a      	bgt.n	8009c7e <_printf_float+0x386>
 8009c08:	6823      	ldr	r3, [r4, #0]
 8009c0a:	07da      	lsls	r2, r3, #31
 8009c0c:	d437      	bmi.n	8009c7e <_printf_float+0x386>
 8009c0e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009c10:	ebaa 0903 	sub.w	r9, sl, r3
 8009c14:	9b06      	ldr	r3, [sp, #24]
 8009c16:	ebaa 0303 	sub.w	r3, sl, r3
 8009c1a:	4599      	cmp	r9, r3
 8009c1c:	bfa8      	it	ge
 8009c1e:	4699      	movge	r9, r3
 8009c20:	f1b9 0f00 	cmp.w	r9, #0
 8009c24:	dc33      	bgt.n	8009c8e <_printf_float+0x396>
 8009c26:	f04f 0800 	mov.w	r8, #0
 8009c2a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009c2e:	f104 0b1a 	add.w	fp, r4, #26
 8009c32:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009c34:	ebaa 0303 	sub.w	r3, sl, r3
 8009c38:	eba3 0309 	sub.w	r3, r3, r9
 8009c3c:	4543      	cmp	r3, r8
 8009c3e:	f77f af79 	ble.w	8009b34 <_printf_float+0x23c>
 8009c42:	2301      	movs	r3, #1
 8009c44:	465a      	mov	r2, fp
 8009c46:	4631      	mov	r1, r6
 8009c48:	4628      	mov	r0, r5
 8009c4a:	47b8      	blx	r7
 8009c4c:	3001      	adds	r0, #1
 8009c4e:	f43f aeae 	beq.w	80099ae <_printf_float+0xb6>
 8009c52:	f108 0801 	add.w	r8, r8, #1
 8009c56:	e7ec      	b.n	8009c32 <_printf_float+0x33a>
 8009c58:	4642      	mov	r2, r8
 8009c5a:	4631      	mov	r1, r6
 8009c5c:	4628      	mov	r0, r5
 8009c5e:	47b8      	blx	r7
 8009c60:	3001      	adds	r0, #1
 8009c62:	d1c2      	bne.n	8009bea <_printf_float+0x2f2>
 8009c64:	e6a3      	b.n	80099ae <_printf_float+0xb6>
 8009c66:	2301      	movs	r3, #1
 8009c68:	4631      	mov	r1, r6
 8009c6a:	4628      	mov	r0, r5
 8009c6c:	9206      	str	r2, [sp, #24]
 8009c6e:	47b8      	blx	r7
 8009c70:	3001      	adds	r0, #1
 8009c72:	f43f ae9c 	beq.w	80099ae <_printf_float+0xb6>
 8009c76:	9a06      	ldr	r2, [sp, #24]
 8009c78:	f10b 0b01 	add.w	fp, fp, #1
 8009c7c:	e7bb      	b.n	8009bf6 <_printf_float+0x2fe>
 8009c7e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009c82:	4631      	mov	r1, r6
 8009c84:	4628      	mov	r0, r5
 8009c86:	47b8      	blx	r7
 8009c88:	3001      	adds	r0, #1
 8009c8a:	d1c0      	bne.n	8009c0e <_printf_float+0x316>
 8009c8c:	e68f      	b.n	80099ae <_printf_float+0xb6>
 8009c8e:	9a06      	ldr	r2, [sp, #24]
 8009c90:	464b      	mov	r3, r9
 8009c92:	4442      	add	r2, r8
 8009c94:	4631      	mov	r1, r6
 8009c96:	4628      	mov	r0, r5
 8009c98:	47b8      	blx	r7
 8009c9a:	3001      	adds	r0, #1
 8009c9c:	d1c3      	bne.n	8009c26 <_printf_float+0x32e>
 8009c9e:	e686      	b.n	80099ae <_printf_float+0xb6>
 8009ca0:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8009ca4:	f1ba 0f01 	cmp.w	sl, #1
 8009ca8:	dc01      	bgt.n	8009cae <_printf_float+0x3b6>
 8009caa:	07db      	lsls	r3, r3, #31
 8009cac:	d536      	bpl.n	8009d1c <_printf_float+0x424>
 8009cae:	2301      	movs	r3, #1
 8009cb0:	4642      	mov	r2, r8
 8009cb2:	4631      	mov	r1, r6
 8009cb4:	4628      	mov	r0, r5
 8009cb6:	47b8      	blx	r7
 8009cb8:	3001      	adds	r0, #1
 8009cba:	f43f ae78 	beq.w	80099ae <_printf_float+0xb6>
 8009cbe:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009cc2:	4631      	mov	r1, r6
 8009cc4:	4628      	mov	r0, r5
 8009cc6:	47b8      	blx	r7
 8009cc8:	3001      	adds	r0, #1
 8009cca:	f43f ae70 	beq.w	80099ae <_printf_float+0xb6>
 8009cce:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8009cd2:	2200      	movs	r2, #0
 8009cd4:	2300      	movs	r3, #0
 8009cd6:	f10a 3aff 	add.w	sl, sl, #4294967295
 8009cda:	f7f6 ff15 	bl	8000b08 <__aeabi_dcmpeq>
 8009cde:	b9c0      	cbnz	r0, 8009d12 <_printf_float+0x41a>
 8009ce0:	4653      	mov	r3, sl
 8009ce2:	f108 0201 	add.w	r2, r8, #1
 8009ce6:	4631      	mov	r1, r6
 8009ce8:	4628      	mov	r0, r5
 8009cea:	47b8      	blx	r7
 8009cec:	3001      	adds	r0, #1
 8009cee:	d10c      	bne.n	8009d0a <_printf_float+0x412>
 8009cf0:	e65d      	b.n	80099ae <_printf_float+0xb6>
 8009cf2:	2301      	movs	r3, #1
 8009cf4:	465a      	mov	r2, fp
 8009cf6:	4631      	mov	r1, r6
 8009cf8:	4628      	mov	r0, r5
 8009cfa:	47b8      	blx	r7
 8009cfc:	3001      	adds	r0, #1
 8009cfe:	f43f ae56 	beq.w	80099ae <_printf_float+0xb6>
 8009d02:	f108 0801 	add.w	r8, r8, #1
 8009d06:	45d0      	cmp	r8, sl
 8009d08:	dbf3      	blt.n	8009cf2 <_printf_float+0x3fa>
 8009d0a:	464b      	mov	r3, r9
 8009d0c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8009d10:	e6df      	b.n	8009ad2 <_printf_float+0x1da>
 8009d12:	f04f 0800 	mov.w	r8, #0
 8009d16:	f104 0b1a 	add.w	fp, r4, #26
 8009d1a:	e7f4      	b.n	8009d06 <_printf_float+0x40e>
 8009d1c:	2301      	movs	r3, #1
 8009d1e:	4642      	mov	r2, r8
 8009d20:	e7e1      	b.n	8009ce6 <_printf_float+0x3ee>
 8009d22:	2301      	movs	r3, #1
 8009d24:	464a      	mov	r2, r9
 8009d26:	4631      	mov	r1, r6
 8009d28:	4628      	mov	r0, r5
 8009d2a:	47b8      	blx	r7
 8009d2c:	3001      	adds	r0, #1
 8009d2e:	f43f ae3e 	beq.w	80099ae <_printf_float+0xb6>
 8009d32:	f108 0801 	add.w	r8, r8, #1
 8009d36:	68e3      	ldr	r3, [r4, #12]
 8009d38:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8009d3a:	1a5b      	subs	r3, r3, r1
 8009d3c:	4543      	cmp	r3, r8
 8009d3e:	dcf0      	bgt.n	8009d22 <_printf_float+0x42a>
 8009d40:	e6fc      	b.n	8009b3c <_printf_float+0x244>
 8009d42:	f04f 0800 	mov.w	r8, #0
 8009d46:	f104 0919 	add.w	r9, r4, #25
 8009d4a:	e7f4      	b.n	8009d36 <_printf_float+0x43e>

08009d4c <_printf_common>:
 8009d4c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009d50:	4616      	mov	r6, r2
 8009d52:	4698      	mov	r8, r3
 8009d54:	688a      	ldr	r2, [r1, #8]
 8009d56:	690b      	ldr	r3, [r1, #16]
 8009d58:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8009d5c:	4293      	cmp	r3, r2
 8009d5e:	bfb8      	it	lt
 8009d60:	4613      	movlt	r3, r2
 8009d62:	6033      	str	r3, [r6, #0]
 8009d64:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8009d68:	4607      	mov	r7, r0
 8009d6a:	460c      	mov	r4, r1
 8009d6c:	b10a      	cbz	r2, 8009d72 <_printf_common+0x26>
 8009d6e:	3301      	adds	r3, #1
 8009d70:	6033      	str	r3, [r6, #0]
 8009d72:	6823      	ldr	r3, [r4, #0]
 8009d74:	0699      	lsls	r1, r3, #26
 8009d76:	bf42      	ittt	mi
 8009d78:	6833      	ldrmi	r3, [r6, #0]
 8009d7a:	3302      	addmi	r3, #2
 8009d7c:	6033      	strmi	r3, [r6, #0]
 8009d7e:	6825      	ldr	r5, [r4, #0]
 8009d80:	f015 0506 	ands.w	r5, r5, #6
 8009d84:	d106      	bne.n	8009d94 <_printf_common+0x48>
 8009d86:	f104 0a19 	add.w	sl, r4, #25
 8009d8a:	68e3      	ldr	r3, [r4, #12]
 8009d8c:	6832      	ldr	r2, [r6, #0]
 8009d8e:	1a9b      	subs	r3, r3, r2
 8009d90:	42ab      	cmp	r3, r5
 8009d92:	dc26      	bgt.n	8009de2 <_printf_common+0x96>
 8009d94:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8009d98:	6822      	ldr	r2, [r4, #0]
 8009d9a:	3b00      	subs	r3, #0
 8009d9c:	bf18      	it	ne
 8009d9e:	2301      	movne	r3, #1
 8009da0:	0692      	lsls	r2, r2, #26
 8009da2:	d42b      	bmi.n	8009dfc <_printf_common+0xb0>
 8009da4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8009da8:	4641      	mov	r1, r8
 8009daa:	4638      	mov	r0, r7
 8009dac:	47c8      	blx	r9
 8009dae:	3001      	adds	r0, #1
 8009db0:	d01e      	beq.n	8009df0 <_printf_common+0xa4>
 8009db2:	6823      	ldr	r3, [r4, #0]
 8009db4:	6922      	ldr	r2, [r4, #16]
 8009db6:	f003 0306 	and.w	r3, r3, #6
 8009dba:	2b04      	cmp	r3, #4
 8009dbc:	bf02      	ittt	eq
 8009dbe:	68e5      	ldreq	r5, [r4, #12]
 8009dc0:	6833      	ldreq	r3, [r6, #0]
 8009dc2:	1aed      	subeq	r5, r5, r3
 8009dc4:	68a3      	ldr	r3, [r4, #8]
 8009dc6:	bf0c      	ite	eq
 8009dc8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009dcc:	2500      	movne	r5, #0
 8009dce:	4293      	cmp	r3, r2
 8009dd0:	bfc4      	itt	gt
 8009dd2:	1a9b      	subgt	r3, r3, r2
 8009dd4:	18ed      	addgt	r5, r5, r3
 8009dd6:	2600      	movs	r6, #0
 8009dd8:	341a      	adds	r4, #26
 8009dda:	42b5      	cmp	r5, r6
 8009ddc:	d11a      	bne.n	8009e14 <_printf_common+0xc8>
 8009dde:	2000      	movs	r0, #0
 8009de0:	e008      	b.n	8009df4 <_printf_common+0xa8>
 8009de2:	2301      	movs	r3, #1
 8009de4:	4652      	mov	r2, sl
 8009de6:	4641      	mov	r1, r8
 8009de8:	4638      	mov	r0, r7
 8009dea:	47c8      	blx	r9
 8009dec:	3001      	adds	r0, #1
 8009dee:	d103      	bne.n	8009df8 <_printf_common+0xac>
 8009df0:	f04f 30ff 	mov.w	r0, #4294967295
 8009df4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009df8:	3501      	adds	r5, #1
 8009dfa:	e7c6      	b.n	8009d8a <_printf_common+0x3e>
 8009dfc:	18e1      	adds	r1, r4, r3
 8009dfe:	1c5a      	adds	r2, r3, #1
 8009e00:	2030      	movs	r0, #48	@ 0x30
 8009e02:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8009e06:	4422      	add	r2, r4
 8009e08:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8009e0c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8009e10:	3302      	adds	r3, #2
 8009e12:	e7c7      	b.n	8009da4 <_printf_common+0x58>
 8009e14:	2301      	movs	r3, #1
 8009e16:	4622      	mov	r2, r4
 8009e18:	4641      	mov	r1, r8
 8009e1a:	4638      	mov	r0, r7
 8009e1c:	47c8      	blx	r9
 8009e1e:	3001      	adds	r0, #1
 8009e20:	d0e6      	beq.n	8009df0 <_printf_common+0xa4>
 8009e22:	3601      	adds	r6, #1
 8009e24:	e7d9      	b.n	8009dda <_printf_common+0x8e>
	...

08009e28 <_printf_i>:
 8009e28:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009e2c:	7e0f      	ldrb	r7, [r1, #24]
 8009e2e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8009e30:	2f78      	cmp	r7, #120	@ 0x78
 8009e32:	4691      	mov	r9, r2
 8009e34:	4680      	mov	r8, r0
 8009e36:	460c      	mov	r4, r1
 8009e38:	469a      	mov	sl, r3
 8009e3a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8009e3e:	d807      	bhi.n	8009e50 <_printf_i+0x28>
 8009e40:	2f62      	cmp	r7, #98	@ 0x62
 8009e42:	d80a      	bhi.n	8009e5a <_printf_i+0x32>
 8009e44:	2f00      	cmp	r7, #0
 8009e46:	f000 80d1 	beq.w	8009fec <_printf_i+0x1c4>
 8009e4a:	2f58      	cmp	r7, #88	@ 0x58
 8009e4c:	f000 80b8 	beq.w	8009fc0 <_printf_i+0x198>
 8009e50:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009e54:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8009e58:	e03a      	b.n	8009ed0 <_printf_i+0xa8>
 8009e5a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8009e5e:	2b15      	cmp	r3, #21
 8009e60:	d8f6      	bhi.n	8009e50 <_printf_i+0x28>
 8009e62:	a101      	add	r1, pc, #4	@ (adr r1, 8009e68 <_printf_i+0x40>)
 8009e64:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009e68:	08009ec1 	.word	0x08009ec1
 8009e6c:	08009ed5 	.word	0x08009ed5
 8009e70:	08009e51 	.word	0x08009e51
 8009e74:	08009e51 	.word	0x08009e51
 8009e78:	08009e51 	.word	0x08009e51
 8009e7c:	08009e51 	.word	0x08009e51
 8009e80:	08009ed5 	.word	0x08009ed5
 8009e84:	08009e51 	.word	0x08009e51
 8009e88:	08009e51 	.word	0x08009e51
 8009e8c:	08009e51 	.word	0x08009e51
 8009e90:	08009e51 	.word	0x08009e51
 8009e94:	08009fd3 	.word	0x08009fd3
 8009e98:	08009eff 	.word	0x08009eff
 8009e9c:	08009f8d 	.word	0x08009f8d
 8009ea0:	08009e51 	.word	0x08009e51
 8009ea4:	08009e51 	.word	0x08009e51
 8009ea8:	08009ff5 	.word	0x08009ff5
 8009eac:	08009e51 	.word	0x08009e51
 8009eb0:	08009eff 	.word	0x08009eff
 8009eb4:	08009e51 	.word	0x08009e51
 8009eb8:	08009e51 	.word	0x08009e51
 8009ebc:	08009f95 	.word	0x08009f95
 8009ec0:	6833      	ldr	r3, [r6, #0]
 8009ec2:	1d1a      	adds	r2, r3, #4
 8009ec4:	681b      	ldr	r3, [r3, #0]
 8009ec6:	6032      	str	r2, [r6, #0]
 8009ec8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009ecc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8009ed0:	2301      	movs	r3, #1
 8009ed2:	e09c      	b.n	800a00e <_printf_i+0x1e6>
 8009ed4:	6833      	ldr	r3, [r6, #0]
 8009ed6:	6820      	ldr	r0, [r4, #0]
 8009ed8:	1d19      	adds	r1, r3, #4
 8009eda:	6031      	str	r1, [r6, #0]
 8009edc:	0606      	lsls	r6, r0, #24
 8009ede:	d501      	bpl.n	8009ee4 <_printf_i+0xbc>
 8009ee0:	681d      	ldr	r5, [r3, #0]
 8009ee2:	e003      	b.n	8009eec <_printf_i+0xc4>
 8009ee4:	0645      	lsls	r5, r0, #25
 8009ee6:	d5fb      	bpl.n	8009ee0 <_printf_i+0xb8>
 8009ee8:	f9b3 5000 	ldrsh.w	r5, [r3]
 8009eec:	2d00      	cmp	r5, #0
 8009eee:	da03      	bge.n	8009ef8 <_printf_i+0xd0>
 8009ef0:	232d      	movs	r3, #45	@ 0x2d
 8009ef2:	426d      	negs	r5, r5
 8009ef4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009ef8:	4858      	ldr	r0, [pc, #352]	@ (800a05c <_printf_i+0x234>)
 8009efa:	230a      	movs	r3, #10
 8009efc:	e011      	b.n	8009f22 <_printf_i+0xfa>
 8009efe:	6821      	ldr	r1, [r4, #0]
 8009f00:	6833      	ldr	r3, [r6, #0]
 8009f02:	0608      	lsls	r0, r1, #24
 8009f04:	f853 5b04 	ldr.w	r5, [r3], #4
 8009f08:	d402      	bmi.n	8009f10 <_printf_i+0xe8>
 8009f0a:	0649      	lsls	r1, r1, #25
 8009f0c:	bf48      	it	mi
 8009f0e:	b2ad      	uxthmi	r5, r5
 8009f10:	2f6f      	cmp	r7, #111	@ 0x6f
 8009f12:	4852      	ldr	r0, [pc, #328]	@ (800a05c <_printf_i+0x234>)
 8009f14:	6033      	str	r3, [r6, #0]
 8009f16:	bf14      	ite	ne
 8009f18:	230a      	movne	r3, #10
 8009f1a:	2308      	moveq	r3, #8
 8009f1c:	2100      	movs	r1, #0
 8009f1e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8009f22:	6866      	ldr	r6, [r4, #4]
 8009f24:	60a6      	str	r6, [r4, #8]
 8009f26:	2e00      	cmp	r6, #0
 8009f28:	db05      	blt.n	8009f36 <_printf_i+0x10e>
 8009f2a:	6821      	ldr	r1, [r4, #0]
 8009f2c:	432e      	orrs	r6, r5
 8009f2e:	f021 0104 	bic.w	r1, r1, #4
 8009f32:	6021      	str	r1, [r4, #0]
 8009f34:	d04b      	beq.n	8009fce <_printf_i+0x1a6>
 8009f36:	4616      	mov	r6, r2
 8009f38:	fbb5 f1f3 	udiv	r1, r5, r3
 8009f3c:	fb03 5711 	mls	r7, r3, r1, r5
 8009f40:	5dc7      	ldrb	r7, [r0, r7]
 8009f42:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8009f46:	462f      	mov	r7, r5
 8009f48:	42bb      	cmp	r3, r7
 8009f4a:	460d      	mov	r5, r1
 8009f4c:	d9f4      	bls.n	8009f38 <_printf_i+0x110>
 8009f4e:	2b08      	cmp	r3, #8
 8009f50:	d10b      	bne.n	8009f6a <_printf_i+0x142>
 8009f52:	6823      	ldr	r3, [r4, #0]
 8009f54:	07df      	lsls	r7, r3, #31
 8009f56:	d508      	bpl.n	8009f6a <_printf_i+0x142>
 8009f58:	6923      	ldr	r3, [r4, #16]
 8009f5a:	6861      	ldr	r1, [r4, #4]
 8009f5c:	4299      	cmp	r1, r3
 8009f5e:	bfde      	ittt	le
 8009f60:	2330      	movle	r3, #48	@ 0x30
 8009f62:	f806 3c01 	strble.w	r3, [r6, #-1]
 8009f66:	f106 36ff 	addle.w	r6, r6, #4294967295
 8009f6a:	1b92      	subs	r2, r2, r6
 8009f6c:	6122      	str	r2, [r4, #16]
 8009f6e:	f8cd a000 	str.w	sl, [sp]
 8009f72:	464b      	mov	r3, r9
 8009f74:	aa03      	add	r2, sp, #12
 8009f76:	4621      	mov	r1, r4
 8009f78:	4640      	mov	r0, r8
 8009f7a:	f7ff fee7 	bl	8009d4c <_printf_common>
 8009f7e:	3001      	adds	r0, #1
 8009f80:	d14a      	bne.n	800a018 <_printf_i+0x1f0>
 8009f82:	f04f 30ff 	mov.w	r0, #4294967295
 8009f86:	b004      	add	sp, #16
 8009f88:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009f8c:	6823      	ldr	r3, [r4, #0]
 8009f8e:	f043 0320 	orr.w	r3, r3, #32
 8009f92:	6023      	str	r3, [r4, #0]
 8009f94:	4832      	ldr	r0, [pc, #200]	@ (800a060 <_printf_i+0x238>)
 8009f96:	2778      	movs	r7, #120	@ 0x78
 8009f98:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8009f9c:	6823      	ldr	r3, [r4, #0]
 8009f9e:	6831      	ldr	r1, [r6, #0]
 8009fa0:	061f      	lsls	r7, r3, #24
 8009fa2:	f851 5b04 	ldr.w	r5, [r1], #4
 8009fa6:	d402      	bmi.n	8009fae <_printf_i+0x186>
 8009fa8:	065f      	lsls	r7, r3, #25
 8009faa:	bf48      	it	mi
 8009fac:	b2ad      	uxthmi	r5, r5
 8009fae:	6031      	str	r1, [r6, #0]
 8009fb0:	07d9      	lsls	r1, r3, #31
 8009fb2:	bf44      	itt	mi
 8009fb4:	f043 0320 	orrmi.w	r3, r3, #32
 8009fb8:	6023      	strmi	r3, [r4, #0]
 8009fba:	b11d      	cbz	r5, 8009fc4 <_printf_i+0x19c>
 8009fbc:	2310      	movs	r3, #16
 8009fbe:	e7ad      	b.n	8009f1c <_printf_i+0xf4>
 8009fc0:	4826      	ldr	r0, [pc, #152]	@ (800a05c <_printf_i+0x234>)
 8009fc2:	e7e9      	b.n	8009f98 <_printf_i+0x170>
 8009fc4:	6823      	ldr	r3, [r4, #0]
 8009fc6:	f023 0320 	bic.w	r3, r3, #32
 8009fca:	6023      	str	r3, [r4, #0]
 8009fcc:	e7f6      	b.n	8009fbc <_printf_i+0x194>
 8009fce:	4616      	mov	r6, r2
 8009fd0:	e7bd      	b.n	8009f4e <_printf_i+0x126>
 8009fd2:	6833      	ldr	r3, [r6, #0]
 8009fd4:	6825      	ldr	r5, [r4, #0]
 8009fd6:	6961      	ldr	r1, [r4, #20]
 8009fd8:	1d18      	adds	r0, r3, #4
 8009fda:	6030      	str	r0, [r6, #0]
 8009fdc:	062e      	lsls	r6, r5, #24
 8009fde:	681b      	ldr	r3, [r3, #0]
 8009fe0:	d501      	bpl.n	8009fe6 <_printf_i+0x1be>
 8009fe2:	6019      	str	r1, [r3, #0]
 8009fe4:	e002      	b.n	8009fec <_printf_i+0x1c4>
 8009fe6:	0668      	lsls	r0, r5, #25
 8009fe8:	d5fb      	bpl.n	8009fe2 <_printf_i+0x1ba>
 8009fea:	8019      	strh	r1, [r3, #0]
 8009fec:	2300      	movs	r3, #0
 8009fee:	6123      	str	r3, [r4, #16]
 8009ff0:	4616      	mov	r6, r2
 8009ff2:	e7bc      	b.n	8009f6e <_printf_i+0x146>
 8009ff4:	6833      	ldr	r3, [r6, #0]
 8009ff6:	1d1a      	adds	r2, r3, #4
 8009ff8:	6032      	str	r2, [r6, #0]
 8009ffa:	681e      	ldr	r6, [r3, #0]
 8009ffc:	6862      	ldr	r2, [r4, #4]
 8009ffe:	2100      	movs	r1, #0
 800a000:	4630      	mov	r0, r6
 800a002:	f7f6 f905 	bl	8000210 <memchr>
 800a006:	b108      	cbz	r0, 800a00c <_printf_i+0x1e4>
 800a008:	1b80      	subs	r0, r0, r6
 800a00a:	6060      	str	r0, [r4, #4]
 800a00c:	6863      	ldr	r3, [r4, #4]
 800a00e:	6123      	str	r3, [r4, #16]
 800a010:	2300      	movs	r3, #0
 800a012:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a016:	e7aa      	b.n	8009f6e <_printf_i+0x146>
 800a018:	6923      	ldr	r3, [r4, #16]
 800a01a:	4632      	mov	r2, r6
 800a01c:	4649      	mov	r1, r9
 800a01e:	4640      	mov	r0, r8
 800a020:	47d0      	blx	sl
 800a022:	3001      	adds	r0, #1
 800a024:	d0ad      	beq.n	8009f82 <_printf_i+0x15a>
 800a026:	6823      	ldr	r3, [r4, #0]
 800a028:	079b      	lsls	r3, r3, #30
 800a02a:	d413      	bmi.n	800a054 <_printf_i+0x22c>
 800a02c:	68e0      	ldr	r0, [r4, #12]
 800a02e:	9b03      	ldr	r3, [sp, #12]
 800a030:	4298      	cmp	r0, r3
 800a032:	bfb8      	it	lt
 800a034:	4618      	movlt	r0, r3
 800a036:	e7a6      	b.n	8009f86 <_printf_i+0x15e>
 800a038:	2301      	movs	r3, #1
 800a03a:	4632      	mov	r2, r6
 800a03c:	4649      	mov	r1, r9
 800a03e:	4640      	mov	r0, r8
 800a040:	47d0      	blx	sl
 800a042:	3001      	adds	r0, #1
 800a044:	d09d      	beq.n	8009f82 <_printf_i+0x15a>
 800a046:	3501      	adds	r5, #1
 800a048:	68e3      	ldr	r3, [r4, #12]
 800a04a:	9903      	ldr	r1, [sp, #12]
 800a04c:	1a5b      	subs	r3, r3, r1
 800a04e:	42ab      	cmp	r3, r5
 800a050:	dcf2      	bgt.n	800a038 <_printf_i+0x210>
 800a052:	e7eb      	b.n	800a02c <_printf_i+0x204>
 800a054:	2500      	movs	r5, #0
 800a056:	f104 0619 	add.w	r6, r4, #25
 800a05a:	e7f5      	b.n	800a048 <_printf_i+0x220>
 800a05c:	0800c406 	.word	0x0800c406
 800a060:	0800c417 	.word	0x0800c417

0800a064 <std>:
 800a064:	2300      	movs	r3, #0
 800a066:	b510      	push	{r4, lr}
 800a068:	4604      	mov	r4, r0
 800a06a:	e9c0 3300 	strd	r3, r3, [r0]
 800a06e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a072:	6083      	str	r3, [r0, #8]
 800a074:	8181      	strh	r1, [r0, #12]
 800a076:	6643      	str	r3, [r0, #100]	@ 0x64
 800a078:	81c2      	strh	r2, [r0, #14]
 800a07a:	6183      	str	r3, [r0, #24]
 800a07c:	4619      	mov	r1, r3
 800a07e:	2208      	movs	r2, #8
 800a080:	305c      	adds	r0, #92	@ 0x5c
 800a082:	f000 f906 	bl	800a292 <memset>
 800a086:	4b0d      	ldr	r3, [pc, #52]	@ (800a0bc <std+0x58>)
 800a088:	6263      	str	r3, [r4, #36]	@ 0x24
 800a08a:	4b0d      	ldr	r3, [pc, #52]	@ (800a0c0 <std+0x5c>)
 800a08c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800a08e:	4b0d      	ldr	r3, [pc, #52]	@ (800a0c4 <std+0x60>)
 800a090:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800a092:	4b0d      	ldr	r3, [pc, #52]	@ (800a0c8 <std+0x64>)
 800a094:	6323      	str	r3, [r4, #48]	@ 0x30
 800a096:	4b0d      	ldr	r3, [pc, #52]	@ (800a0cc <std+0x68>)
 800a098:	6224      	str	r4, [r4, #32]
 800a09a:	429c      	cmp	r4, r3
 800a09c:	d006      	beq.n	800a0ac <std+0x48>
 800a09e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800a0a2:	4294      	cmp	r4, r2
 800a0a4:	d002      	beq.n	800a0ac <std+0x48>
 800a0a6:	33d0      	adds	r3, #208	@ 0xd0
 800a0a8:	429c      	cmp	r4, r3
 800a0aa:	d105      	bne.n	800a0b8 <std+0x54>
 800a0ac:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800a0b0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a0b4:	f000 b96a 	b.w	800a38c <__retarget_lock_init_recursive>
 800a0b8:	bd10      	pop	{r4, pc}
 800a0ba:	bf00      	nop
 800a0bc:	0800a20d 	.word	0x0800a20d
 800a0c0:	0800a22f 	.word	0x0800a22f
 800a0c4:	0800a267 	.word	0x0800a267
 800a0c8:	0800a28b 	.word	0x0800a28b
 800a0cc:	20000684 	.word	0x20000684

0800a0d0 <stdio_exit_handler>:
 800a0d0:	4a02      	ldr	r2, [pc, #8]	@ (800a0dc <stdio_exit_handler+0xc>)
 800a0d2:	4903      	ldr	r1, [pc, #12]	@ (800a0e0 <stdio_exit_handler+0x10>)
 800a0d4:	4803      	ldr	r0, [pc, #12]	@ (800a0e4 <stdio_exit_handler+0x14>)
 800a0d6:	f000 b869 	b.w	800a1ac <_fwalk_sglue>
 800a0da:	bf00      	nop
 800a0dc:	20000158 	.word	0x20000158
 800a0e0:	0800bcc9 	.word	0x0800bcc9
 800a0e4:	20000168 	.word	0x20000168

0800a0e8 <cleanup_stdio>:
 800a0e8:	6841      	ldr	r1, [r0, #4]
 800a0ea:	4b0c      	ldr	r3, [pc, #48]	@ (800a11c <cleanup_stdio+0x34>)
 800a0ec:	4299      	cmp	r1, r3
 800a0ee:	b510      	push	{r4, lr}
 800a0f0:	4604      	mov	r4, r0
 800a0f2:	d001      	beq.n	800a0f8 <cleanup_stdio+0x10>
 800a0f4:	f001 fde8 	bl	800bcc8 <_fflush_r>
 800a0f8:	68a1      	ldr	r1, [r4, #8]
 800a0fa:	4b09      	ldr	r3, [pc, #36]	@ (800a120 <cleanup_stdio+0x38>)
 800a0fc:	4299      	cmp	r1, r3
 800a0fe:	d002      	beq.n	800a106 <cleanup_stdio+0x1e>
 800a100:	4620      	mov	r0, r4
 800a102:	f001 fde1 	bl	800bcc8 <_fflush_r>
 800a106:	68e1      	ldr	r1, [r4, #12]
 800a108:	4b06      	ldr	r3, [pc, #24]	@ (800a124 <cleanup_stdio+0x3c>)
 800a10a:	4299      	cmp	r1, r3
 800a10c:	d004      	beq.n	800a118 <cleanup_stdio+0x30>
 800a10e:	4620      	mov	r0, r4
 800a110:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a114:	f001 bdd8 	b.w	800bcc8 <_fflush_r>
 800a118:	bd10      	pop	{r4, pc}
 800a11a:	bf00      	nop
 800a11c:	20000684 	.word	0x20000684
 800a120:	200006ec 	.word	0x200006ec
 800a124:	20000754 	.word	0x20000754

0800a128 <global_stdio_init.part.0>:
 800a128:	b510      	push	{r4, lr}
 800a12a:	4b0b      	ldr	r3, [pc, #44]	@ (800a158 <global_stdio_init.part.0+0x30>)
 800a12c:	4c0b      	ldr	r4, [pc, #44]	@ (800a15c <global_stdio_init.part.0+0x34>)
 800a12e:	4a0c      	ldr	r2, [pc, #48]	@ (800a160 <global_stdio_init.part.0+0x38>)
 800a130:	601a      	str	r2, [r3, #0]
 800a132:	4620      	mov	r0, r4
 800a134:	2200      	movs	r2, #0
 800a136:	2104      	movs	r1, #4
 800a138:	f7ff ff94 	bl	800a064 <std>
 800a13c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800a140:	2201      	movs	r2, #1
 800a142:	2109      	movs	r1, #9
 800a144:	f7ff ff8e 	bl	800a064 <std>
 800a148:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800a14c:	2202      	movs	r2, #2
 800a14e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a152:	2112      	movs	r1, #18
 800a154:	f7ff bf86 	b.w	800a064 <std>
 800a158:	200007bc 	.word	0x200007bc
 800a15c:	20000684 	.word	0x20000684
 800a160:	0800a0d1 	.word	0x0800a0d1

0800a164 <__sfp_lock_acquire>:
 800a164:	4801      	ldr	r0, [pc, #4]	@ (800a16c <__sfp_lock_acquire+0x8>)
 800a166:	f000 b912 	b.w	800a38e <__retarget_lock_acquire_recursive>
 800a16a:	bf00      	nop
 800a16c:	200007c5 	.word	0x200007c5

0800a170 <__sfp_lock_release>:
 800a170:	4801      	ldr	r0, [pc, #4]	@ (800a178 <__sfp_lock_release+0x8>)
 800a172:	f000 b90d 	b.w	800a390 <__retarget_lock_release_recursive>
 800a176:	bf00      	nop
 800a178:	200007c5 	.word	0x200007c5

0800a17c <__sinit>:
 800a17c:	b510      	push	{r4, lr}
 800a17e:	4604      	mov	r4, r0
 800a180:	f7ff fff0 	bl	800a164 <__sfp_lock_acquire>
 800a184:	6a23      	ldr	r3, [r4, #32]
 800a186:	b11b      	cbz	r3, 800a190 <__sinit+0x14>
 800a188:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a18c:	f7ff bff0 	b.w	800a170 <__sfp_lock_release>
 800a190:	4b04      	ldr	r3, [pc, #16]	@ (800a1a4 <__sinit+0x28>)
 800a192:	6223      	str	r3, [r4, #32]
 800a194:	4b04      	ldr	r3, [pc, #16]	@ (800a1a8 <__sinit+0x2c>)
 800a196:	681b      	ldr	r3, [r3, #0]
 800a198:	2b00      	cmp	r3, #0
 800a19a:	d1f5      	bne.n	800a188 <__sinit+0xc>
 800a19c:	f7ff ffc4 	bl	800a128 <global_stdio_init.part.0>
 800a1a0:	e7f2      	b.n	800a188 <__sinit+0xc>
 800a1a2:	bf00      	nop
 800a1a4:	0800a0e9 	.word	0x0800a0e9
 800a1a8:	200007bc 	.word	0x200007bc

0800a1ac <_fwalk_sglue>:
 800a1ac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a1b0:	4607      	mov	r7, r0
 800a1b2:	4688      	mov	r8, r1
 800a1b4:	4614      	mov	r4, r2
 800a1b6:	2600      	movs	r6, #0
 800a1b8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a1bc:	f1b9 0901 	subs.w	r9, r9, #1
 800a1c0:	d505      	bpl.n	800a1ce <_fwalk_sglue+0x22>
 800a1c2:	6824      	ldr	r4, [r4, #0]
 800a1c4:	2c00      	cmp	r4, #0
 800a1c6:	d1f7      	bne.n	800a1b8 <_fwalk_sglue+0xc>
 800a1c8:	4630      	mov	r0, r6
 800a1ca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a1ce:	89ab      	ldrh	r3, [r5, #12]
 800a1d0:	2b01      	cmp	r3, #1
 800a1d2:	d907      	bls.n	800a1e4 <_fwalk_sglue+0x38>
 800a1d4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a1d8:	3301      	adds	r3, #1
 800a1da:	d003      	beq.n	800a1e4 <_fwalk_sglue+0x38>
 800a1dc:	4629      	mov	r1, r5
 800a1de:	4638      	mov	r0, r7
 800a1e0:	47c0      	blx	r8
 800a1e2:	4306      	orrs	r6, r0
 800a1e4:	3568      	adds	r5, #104	@ 0x68
 800a1e6:	e7e9      	b.n	800a1bc <_fwalk_sglue+0x10>

0800a1e8 <iprintf>:
 800a1e8:	b40f      	push	{r0, r1, r2, r3}
 800a1ea:	b507      	push	{r0, r1, r2, lr}
 800a1ec:	4906      	ldr	r1, [pc, #24]	@ (800a208 <iprintf+0x20>)
 800a1ee:	ab04      	add	r3, sp, #16
 800a1f0:	6808      	ldr	r0, [r1, #0]
 800a1f2:	f853 2b04 	ldr.w	r2, [r3], #4
 800a1f6:	6881      	ldr	r1, [r0, #8]
 800a1f8:	9301      	str	r3, [sp, #4]
 800a1fa:	f001 fbc9 	bl	800b990 <_vfiprintf_r>
 800a1fe:	b003      	add	sp, #12
 800a200:	f85d eb04 	ldr.w	lr, [sp], #4
 800a204:	b004      	add	sp, #16
 800a206:	4770      	bx	lr
 800a208:	20000164 	.word	0x20000164

0800a20c <__sread>:
 800a20c:	b510      	push	{r4, lr}
 800a20e:	460c      	mov	r4, r1
 800a210:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a214:	f000 f86c 	bl	800a2f0 <_read_r>
 800a218:	2800      	cmp	r0, #0
 800a21a:	bfab      	itete	ge
 800a21c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800a21e:	89a3      	ldrhlt	r3, [r4, #12]
 800a220:	181b      	addge	r3, r3, r0
 800a222:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800a226:	bfac      	ite	ge
 800a228:	6563      	strge	r3, [r4, #84]	@ 0x54
 800a22a:	81a3      	strhlt	r3, [r4, #12]
 800a22c:	bd10      	pop	{r4, pc}

0800a22e <__swrite>:
 800a22e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a232:	461f      	mov	r7, r3
 800a234:	898b      	ldrh	r3, [r1, #12]
 800a236:	05db      	lsls	r3, r3, #23
 800a238:	4605      	mov	r5, r0
 800a23a:	460c      	mov	r4, r1
 800a23c:	4616      	mov	r6, r2
 800a23e:	d505      	bpl.n	800a24c <__swrite+0x1e>
 800a240:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a244:	2302      	movs	r3, #2
 800a246:	2200      	movs	r2, #0
 800a248:	f000 f840 	bl	800a2cc <_lseek_r>
 800a24c:	89a3      	ldrh	r3, [r4, #12]
 800a24e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a252:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800a256:	81a3      	strh	r3, [r4, #12]
 800a258:	4632      	mov	r2, r6
 800a25a:	463b      	mov	r3, r7
 800a25c:	4628      	mov	r0, r5
 800a25e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a262:	f000 b857 	b.w	800a314 <_write_r>

0800a266 <__sseek>:
 800a266:	b510      	push	{r4, lr}
 800a268:	460c      	mov	r4, r1
 800a26a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a26e:	f000 f82d 	bl	800a2cc <_lseek_r>
 800a272:	1c43      	adds	r3, r0, #1
 800a274:	89a3      	ldrh	r3, [r4, #12]
 800a276:	bf15      	itete	ne
 800a278:	6560      	strne	r0, [r4, #84]	@ 0x54
 800a27a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800a27e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800a282:	81a3      	strheq	r3, [r4, #12]
 800a284:	bf18      	it	ne
 800a286:	81a3      	strhne	r3, [r4, #12]
 800a288:	bd10      	pop	{r4, pc}

0800a28a <__sclose>:
 800a28a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a28e:	f000 b80d 	b.w	800a2ac <_close_r>

0800a292 <memset>:
 800a292:	4402      	add	r2, r0
 800a294:	4603      	mov	r3, r0
 800a296:	4293      	cmp	r3, r2
 800a298:	d100      	bne.n	800a29c <memset+0xa>
 800a29a:	4770      	bx	lr
 800a29c:	f803 1b01 	strb.w	r1, [r3], #1
 800a2a0:	e7f9      	b.n	800a296 <memset+0x4>
	...

0800a2a4 <_localeconv_r>:
 800a2a4:	4800      	ldr	r0, [pc, #0]	@ (800a2a8 <_localeconv_r+0x4>)
 800a2a6:	4770      	bx	lr
 800a2a8:	200002a4 	.word	0x200002a4

0800a2ac <_close_r>:
 800a2ac:	b538      	push	{r3, r4, r5, lr}
 800a2ae:	4d06      	ldr	r5, [pc, #24]	@ (800a2c8 <_close_r+0x1c>)
 800a2b0:	2300      	movs	r3, #0
 800a2b2:	4604      	mov	r4, r0
 800a2b4:	4608      	mov	r0, r1
 800a2b6:	602b      	str	r3, [r5, #0]
 800a2b8:	f7fa fb02 	bl	80048c0 <_close>
 800a2bc:	1c43      	adds	r3, r0, #1
 800a2be:	d102      	bne.n	800a2c6 <_close_r+0x1a>
 800a2c0:	682b      	ldr	r3, [r5, #0]
 800a2c2:	b103      	cbz	r3, 800a2c6 <_close_r+0x1a>
 800a2c4:	6023      	str	r3, [r4, #0]
 800a2c6:	bd38      	pop	{r3, r4, r5, pc}
 800a2c8:	200007c0 	.word	0x200007c0

0800a2cc <_lseek_r>:
 800a2cc:	b538      	push	{r3, r4, r5, lr}
 800a2ce:	4d07      	ldr	r5, [pc, #28]	@ (800a2ec <_lseek_r+0x20>)
 800a2d0:	4604      	mov	r4, r0
 800a2d2:	4608      	mov	r0, r1
 800a2d4:	4611      	mov	r1, r2
 800a2d6:	2200      	movs	r2, #0
 800a2d8:	602a      	str	r2, [r5, #0]
 800a2da:	461a      	mov	r2, r3
 800a2dc:	f7fa fb17 	bl	800490e <_lseek>
 800a2e0:	1c43      	adds	r3, r0, #1
 800a2e2:	d102      	bne.n	800a2ea <_lseek_r+0x1e>
 800a2e4:	682b      	ldr	r3, [r5, #0]
 800a2e6:	b103      	cbz	r3, 800a2ea <_lseek_r+0x1e>
 800a2e8:	6023      	str	r3, [r4, #0]
 800a2ea:	bd38      	pop	{r3, r4, r5, pc}
 800a2ec:	200007c0 	.word	0x200007c0

0800a2f0 <_read_r>:
 800a2f0:	b538      	push	{r3, r4, r5, lr}
 800a2f2:	4d07      	ldr	r5, [pc, #28]	@ (800a310 <_read_r+0x20>)
 800a2f4:	4604      	mov	r4, r0
 800a2f6:	4608      	mov	r0, r1
 800a2f8:	4611      	mov	r1, r2
 800a2fa:	2200      	movs	r2, #0
 800a2fc:	602a      	str	r2, [r5, #0]
 800a2fe:	461a      	mov	r2, r3
 800a300:	f7fa faa5 	bl	800484e <_read>
 800a304:	1c43      	adds	r3, r0, #1
 800a306:	d102      	bne.n	800a30e <_read_r+0x1e>
 800a308:	682b      	ldr	r3, [r5, #0]
 800a30a:	b103      	cbz	r3, 800a30e <_read_r+0x1e>
 800a30c:	6023      	str	r3, [r4, #0]
 800a30e:	bd38      	pop	{r3, r4, r5, pc}
 800a310:	200007c0 	.word	0x200007c0

0800a314 <_write_r>:
 800a314:	b538      	push	{r3, r4, r5, lr}
 800a316:	4d07      	ldr	r5, [pc, #28]	@ (800a334 <_write_r+0x20>)
 800a318:	4604      	mov	r4, r0
 800a31a:	4608      	mov	r0, r1
 800a31c:	4611      	mov	r1, r2
 800a31e:	2200      	movs	r2, #0
 800a320:	602a      	str	r2, [r5, #0]
 800a322:	461a      	mov	r2, r3
 800a324:	f7fa fab0 	bl	8004888 <_write>
 800a328:	1c43      	adds	r3, r0, #1
 800a32a:	d102      	bne.n	800a332 <_write_r+0x1e>
 800a32c:	682b      	ldr	r3, [r5, #0]
 800a32e:	b103      	cbz	r3, 800a332 <_write_r+0x1e>
 800a330:	6023      	str	r3, [r4, #0]
 800a332:	bd38      	pop	{r3, r4, r5, pc}
 800a334:	200007c0 	.word	0x200007c0

0800a338 <__errno>:
 800a338:	4b01      	ldr	r3, [pc, #4]	@ (800a340 <__errno+0x8>)
 800a33a:	6818      	ldr	r0, [r3, #0]
 800a33c:	4770      	bx	lr
 800a33e:	bf00      	nop
 800a340:	20000164 	.word	0x20000164

0800a344 <__libc_init_array>:
 800a344:	b570      	push	{r4, r5, r6, lr}
 800a346:	4d0d      	ldr	r5, [pc, #52]	@ (800a37c <__libc_init_array+0x38>)
 800a348:	4c0d      	ldr	r4, [pc, #52]	@ (800a380 <__libc_init_array+0x3c>)
 800a34a:	1b64      	subs	r4, r4, r5
 800a34c:	10a4      	asrs	r4, r4, #2
 800a34e:	2600      	movs	r6, #0
 800a350:	42a6      	cmp	r6, r4
 800a352:	d109      	bne.n	800a368 <__libc_init_array+0x24>
 800a354:	4d0b      	ldr	r5, [pc, #44]	@ (800a384 <__libc_init_array+0x40>)
 800a356:	4c0c      	ldr	r4, [pc, #48]	@ (800a388 <__libc_init_array+0x44>)
 800a358:	f001 fec4 	bl	800c0e4 <_init>
 800a35c:	1b64      	subs	r4, r4, r5
 800a35e:	10a4      	asrs	r4, r4, #2
 800a360:	2600      	movs	r6, #0
 800a362:	42a6      	cmp	r6, r4
 800a364:	d105      	bne.n	800a372 <__libc_init_array+0x2e>
 800a366:	bd70      	pop	{r4, r5, r6, pc}
 800a368:	f855 3b04 	ldr.w	r3, [r5], #4
 800a36c:	4798      	blx	r3
 800a36e:	3601      	adds	r6, #1
 800a370:	e7ee      	b.n	800a350 <__libc_init_array+0xc>
 800a372:	f855 3b04 	ldr.w	r3, [r5], #4
 800a376:	4798      	blx	r3
 800a378:	3601      	adds	r6, #1
 800a37a:	e7f2      	b.n	800a362 <__libc_init_array+0x1e>
 800a37c:	0800c774 	.word	0x0800c774
 800a380:	0800c774 	.word	0x0800c774
 800a384:	0800c774 	.word	0x0800c774
 800a388:	0800c778 	.word	0x0800c778

0800a38c <__retarget_lock_init_recursive>:
 800a38c:	4770      	bx	lr

0800a38e <__retarget_lock_acquire_recursive>:
 800a38e:	4770      	bx	lr

0800a390 <__retarget_lock_release_recursive>:
 800a390:	4770      	bx	lr

0800a392 <quorem>:
 800a392:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a396:	6903      	ldr	r3, [r0, #16]
 800a398:	690c      	ldr	r4, [r1, #16]
 800a39a:	42a3      	cmp	r3, r4
 800a39c:	4607      	mov	r7, r0
 800a39e:	db7e      	blt.n	800a49e <quorem+0x10c>
 800a3a0:	3c01      	subs	r4, #1
 800a3a2:	f101 0814 	add.w	r8, r1, #20
 800a3a6:	00a3      	lsls	r3, r4, #2
 800a3a8:	f100 0514 	add.w	r5, r0, #20
 800a3ac:	9300      	str	r3, [sp, #0]
 800a3ae:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a3b2:	9301      	str	r3, [sp, #4]
 800a3b4:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800a3b8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a3bc:	3301      	adds	r3, #1
 800a3be:	429a      	cmp	r2, r3
 800a3c0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800a3c4:	fbb2 f6f3 	udiv	r6, r2, r3
 800a3c8:	d32e      	bcc.n	800a428 <quorem+0x96>
 800a3ca:	f04f 0a00 	mov.w	sl, #0
 800a3ce:	46c4      	mov	ip, r8
 800a3d0:	46ae      	mov	lr, r5
 800a3d2:	46d3      	mov	fp, sl
 800a3d4:	f85c 3b04 	ldr.w	r3, [ip], #4
 800a3d8:	b298      	uxth	r0, r3
 800a3da:	fb06 a000 	mla	r0, r6, r0, sl
 800a3de:	0c02      	lsrs	r2, r0, #16
 800a3e0:	0c1b      	lsrs	r3, r3, #16
 800a3e2:	fb06 2303 	mla	r3, r6, r3, r2
 800a3e6:	f8de 2000 	ldr.w	r2, [lr]
 800a3ea:	b280      	uxth	r0, r0
 800a3ec:	b292      	uxth	r2, r2
 800a3ee:	1a12      	subs	r2, r2, r0
 800a3f0:	445a      	add	r2, fp
 800a3f2:	f8de 0000 	ldr.w	r0, [lr]
 800a3f6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a3fa:	b29b      	uxth	r3, r3
 800a3fc:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800a400:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800a404:	b292      	uxth	r2, r2
 800a406:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800a40a:	45e1      	cmp	r9, ip
 800a40c:	f84e 2b04 	str.w	r2, [lr], #4
 800a410:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800a414:	d2de      	bcs.n	800a3d4 <quorem+0x42>
 800a416:	9b00      	ldr	r3, [sp, #0]
 800a418:	58eb      	ldr	r3, [r5, r3]
 800a41a:	b92b      	cbnz	r3, 800a428 <quorem+0x96>
 800a41c:	9b01      	ldr	r3, [sp, #4]
 800a41e:	3b04      	subs	r3, #4
 800a420:	429d      	cmp	r5, r3
 800a422:	461a      	mov	r2, r3
 800a424:	d32f      	bcc.n	800a486 <quorem+0xf4>
 800a426:	613c      	str	r4, [r7, #16]
 800a428:	4638      	mov	r0, r7
 800a42a:	f001 f97f 	bl	800b72c <__mcmp>
 800a42e:	2800      	cmp	r0, #0
 800a430:	db25      	blt.n	800a47e <quorem+0xec>
 800a432:	4629      	mov	r1, r5
 800a434:	2000      	movs	r0, #0
 800a436:	f858 2b04 	ldr.w	r2, [r8], #4
 800a43a:	f8d1 c000 	ldr.w	ip, [r1]
 800a43e:	fa1f fe82 	uxth.w	lr, r2
 800a442:	fa1f f38c 	uxth.w	r3, ip
 800a446:	eba3 030e 	sub.w	r3, r3, lr
 800a44a:	4403      	add	r3, r0
 800a44c:	0c12      	lsrs	r2, r2, #16
 800a44e:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800a452:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800a456:	b29b      	uxth	r3, r3
 800a458:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a45c:	45c1      	cmp	r9, r8
 800a45e:	f841 3b04 	str.w	r3, [r1], #4
 800a462:	ea4f 4022 	mov.w	r0, r2, asr #16
 800a466:	d2e6      	bcs.n	800a436 <quorem+0xa4>
 800a468:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a46c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a470:	b922      	cbnz	r2, 800a47c <quorem+0xea>
 800a472:	3b04      	subs	r3, #4
 800a474:	429d      	cmp	r5, r3
 800a476:	461a      	mov	r2, r3
 800a478:	d30b      	bcc.n	800a492 <quorem+0x100>
 800a47a:	613c      	str	r4, [r7, #16]
 800a47c:	3601      	adds	r6, #1
 800a47e:	4630      	mov	r0, r6
 800a480:	b003      	add	sp, #12
 800a482:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a486:	6812      	ldr	r2, [r2, #0]
 800a488:	3b04      	subs	r3, #4
 800a48a:	2a00      	cmp	r2, #0
 800a48c:	d1cb      	bne.n	800a426 <quorem+0x94>
 800a48e:	3c01      	subs	r4, #1
 800a490:	e7c6      	b.n	800a420 <quorem+0x8e>
 800a492:	6812      	ldr	r2, [r2, #0]
 800a494:	3b04      	subs	r3, #4
 800a496:	2a00      	cmp	r2, #0
 800a498:	d1ef      	bne.n	800a47a <quorem+0xe8>
 800a49a:	3c01      	subs	r4, #1
 800a49c:	e7ea      	b.n	800a474 <quorem+0xe2>
 800a49e:	2000      	movs	r0, #0
 800a4a0:	e7ee      	b.n	800a480 <quorem+0xee>
 800a4a2:	0000      	movs	r0, r0
 800a4a4:	0000      	movs	r0, r0
	...

0800a4a8 <_dtoa_r>:
 800a4a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a4ac:	69c7      	ldr	r7, [r0, #28]
 800a4ae:	b097      	sub	sp, #92	@ 0x5c
 800a4b0:	ed8d 0b04 	vstr	d0, [sp, #16]
 800a4b4:	ec55 4b10 	vmov	r4, r5, d0
 800a4b8:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800a4ba:	9107      	str	r1, [sp, #28]
 800a4bc:	4681      	mov	r9, r0
 800a4be:	920c      	str	r2, [sp, #48]	@ 0x30
 800a4c0:	9311      	str	r3, [sp, #68]	@ 0x44
 800a4c2:	b97f      	cbnz	r7, 800a4e4 <_dtoa_r+0x3c>
 800a4c4:	2010      	movs	r0, #16
 800a4c6:	f000 fe09 	bl	800b0dc <malloc>
 800a4ca:	4602      	mov	r2, r0
 800a4cc:	f8c9 001c 	str.w	r0, [r9, #28]
 800a4d0:	b920      	cbnz	r0, 800a4dc <_dtoa_r+0x34>
 800a4d2:	4ba9      	ldr	r3, [pc, #676]	@ (800a778 <_dtoa_r+0x2d0>)
 800a4d4:	21ef      	movs	r1, #239	@ 0xef
 800a4d6:	48a9      	ldr	r0, [pc, #676]	@ (800a77c <_dtoa_r+0x2d4>)
 800a4d8:	f001 fcd0 	bl	800be7c <__assert_func>
 800a4dc:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800a4e0:	6007      	str	r7, [r0, #0]
 800a4e2:	60c7      	str	r7, [r0, #12]
 800a4e4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800a4e8:	6819      	ldr	r1, [r3, #0]
 800a4ea:	b159      	cbz	r1, 800a504 <_dtoa_r+0x5c>
 800a4ec:	685a      	ldr	r2, [r3, #4]
 800a4ee:	604a      	str	r2, [r1, #4]
 800a4f0:	2301      	movs	r3, #1
 800a4f2:	4093      	lsls	r3, r2
 800a4f4:	608b      	str	r3, [r1, #8]
 800a4f6:	4648      	mov	r0, r9
 800a4f8:	f000 fee6 	bl	800b2c8 <_Bfree>
 800a4fc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800a500:	2200      	movs	r2, #0
 800a502:	601a      	str	r2, [r3, #0]
 800a504:	1e2b      	subs	r3, r5, #0
 800a506:	bfb9      	ittee	lt
 800a508:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800a50c:	9305      	strlt	r3, [sp, #20]
 800a50e:	2300      	movge	r3, #0
 800a510:	6033      	strge	r3, [r6, #0]
 800a512:	9f05      	ldr	r7, [sp, #20]
 800a514:	4b9a      	ldr	r3, [pc, #616]	@ (800a780 <_dtoa_r+0x2d8>)
 800a516:	bfbc      	itt	lt
 800a518:	2201      	movlt	r2, #1
 800a51a:	6032      	strlt	r2, [r6, #0]
 800a51c:	43bb      	bics	r3, r7
 800a51e:	d112      	bne.n	800a546 <_dtoa_r+0x9e>
 800a520:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800a522:	f242 730f 	movw	r3, #9999	@ 0x270f
 800a526:	6013      	str	r3, [r2, #0]
 800a528:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800a52c:	4323      	orrs	r3, r4
 800a52e:	f000 855a 	beq.w	800afe6 <_dtoa_r+0xb3e>
 800a532:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800a534:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800a794 <_dtoa_r+0x2ec>
 800a538:	2b00      	cmp	r3, #0
 800a53a:	f000 855c 	beq.w	800aff6 <_dtoa_r+0xb4e>
 800a53e:	f10a 0303 	add.w	r3, sl, #3
 800a542:	f000 bd56 	b.w	800aff2 <_dtoa_r+0xb4a>
 800a546:	ed9d 7b04 	vldr	d7, [sp, #16]
 800a54a:	2200      	movs	r2, #0
 800a54c:	ec51 0b17 	vmov	r0, r1, d7
 800a550:	2300      	movs	r3, #0
 800a552:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800a556:	f7f6 fad7 	bl	8000b08 <__aeabi_dcmpeq>
 800a55a:	4680      	mov	r8, r0
 800a55c:	b158      	cbz	r0, 800a576 <_dtoa_r+0xce>
 800a55e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800a560:	2301      	movs	r3, #1
 800a562:	6013      	str	r3, [r2, #0]
 800a564:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800a566:	b113      	cbz	r3, 800a56e <_dtoa_r+0xc6>
 800a568:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800a56a:	4b86      	ldr	r3, [pc, #536]	@ (800a784 <_dtoa_r+0x2dc>)
 800a56c:	6013      	str	r3, [r2, #0]
 800a56e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800a798 <_dtoa_r+0x2f0>
 800a572:	f000 bd40 	b.w	800aff6 <_dtoa_r+0xb4e>
 800a576:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800a57a:	aa14      	add	r2, sp, #80	@ 0x50
 800a57c:	a915      	add	r1, sp, #84	@ 0x54
 800a57e:	4648      	mov	r0, r9
 800a580:	f001 f984 	bl	800b88c <__d2b>
 800a584:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800a588:	9002      	str	r0, [sp, #8]
 800a58a:	2e00      	cmp	r6, #0
 800a58c:	d078      	beq.n	800a680 <_dtoa_r+0x1d8>
 800a58e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a590:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800a594:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a598:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800a59c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800a5a0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800a5a4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800a5a8:	4619      	mov	r1, r3
 800a5aa:	2200      	movs	r2, #0
 800a5ac:	4b76      	ldr	r3, [pc, #472]	@ (800a788 <_dtoa_r+0x2e0>)
 800a5ae:	f7f5 fe8b 	bl	80002c8 <__aeabi_dsub>
 800a5b2:	a36b      	add	r3, pc, #428	@ (adr r3, 800a760 <_dtoa_r+0x2b8>)
 800a5b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a5b8:	f7f6 f83e 	bl	8000638 <__aeabi_dmul>
 800a5bc:	a36a      	add	r3, pc, #424	@ (adr r3, 800a768 <_dtoa_r+0x2c0>)
 800a5be:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a5c2:	f7f5 fe83 	bl	80002cc <__adddf3>
 800a5c6:	4604      	mov	r4, r0
 800a5c8:	4630      	mov	r0, r6
 800a5ca:	460d      	mov	r5, r1
 800a5cc:	f7f5 ffca 	bl	8000564 <__aeabi_i2d>
 800a5d0:	a367      	add	r3, pc, #412	@ (adr r3, 800a770 <_dtoa_r+0x2c8>)
 800a5d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a5d6:	f7f6 f82f 	bl	8000638 <__aeabi_dmul>
 800a5da:	4602      	mov	r2, r0
 800a5dc:	460b      	mov	r3, r1
 800a5de:	4620      	mov	r0, r4
 800a5e0:	4629      	mov	r1, r5
 800a5e2:	f7f5 fe73 	bl	80002cc <__adddf3>
 800a5e6:	4604      	mov	r4, r0
 800a5e8:	460d      	mov	r5, r1
 800a5ea:	f7f6 fad5 	bl	8000b98 <__aeabi_d2iz>
 800a5ee:	2200      	movs	r2, #0
 800a5f0:	4607      	mov	r7, r0
 800a5f2:	2300      	movs	r3, #0
 800a5f4:	4620      	mov	r0, r4
 800a5f6:	4629      	mov	r1, r5
 800a5f8:	f7f6 fa90 	bl	8000b1c <__aeabi_dcmplt>
 800a5fc:	b140      	cbz	r0, 800a610 <_dtoa_r+0x168>
 800a5fe:	4638      	mov	r0, r7
 800a600:	f7f5 ffb0 	bl	8000564 <__aeabi_i2d>
 800a604:	4622      	mov	r2, r4
 800a606:	462b      	mov	r3, r5
 800a608:	f7f6 fa7e 	bl	8000b08 <__aeabi_dcmpeq>
 800a60c:	b900      	cbnz	r0, 800a610 <_dtoa_r+0x168>
 800a60e:	3f01      	subs	r7, #1
 800a610:	2f16      	cmp	r7, #22
 800a612:	d852      	bhi.n	800a6ba <_dtoa_r+0x212>
 800a614:	4b5d      	ldr	r3, [pc, #372]	@ (800a78c <_dtoa_r+0x2e4>)
 800a616:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800a61a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a61e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800a622:	f7f6 fa7b 	bl	8000b1c <__aeabi_dcmplt>
 800a626:	2800      	cmp	r0, #0
 800a628:	d049      	beq.n	800a6be <_dtoa_r+0x216>
 800a62a:	3f01      	subs	r7, #1
 800a62c:	2300      	movs	r3, #0
 800a62e:	9310      	str	r3, [sp, #64]	@ 0x40
 800a630:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800a632:	1b9b      	subs	r3, r3, r6
 800a634:	1e5a      	subs	r2, r3, #1
 800a636:	bf45      	ittet	mi
 800a638:	f1c3 0301 	rsbmi	r3, r3, #1
 800a63c:	9300      	strmi	r3, [sp, #0]
 800a63e:	2300      	movpl	r3, #0
 800a640:	2300      	movmi	r3, #0
 800a642:	9206      	str	r2, [sp, #24]
 800a644:	bf54      	ite	pl
 800a646:	9300      	strpl	r3, [sp, #0]
 800a648:	9306      	strmi	r3, [sp, #24]
 800a64a:	2f00      	cmp	r7, #0
 800a64c:	db39      	blt.n	800a6c2 <_dtoa_r+0x21a>
 800a64e:	9b06      	ldr	r3, [sp, #24]
 800a650:	970d      	str	r7, [sp, #52]	@ 0x34
 800a652:	443b      	add	r3, r7
 800a654:	9306      	str	r3, [sp, #24]
 800a656:	2300      	movs	r3, #0
 800a658:	9308      	str	r3, [sp, #32]
 800a65a:	9b07      	ldr	r3, [sp, #28]
 800a65c:	2b09      	cmp	r3, #9
 800a65e:	d863      	bhi.n	800a728 <_dtoa_r+0x280>
 800a660:	2b05      	cmp	r3, #5
 800a662:	bfc4      	itt	gt
 800a664:	3b04      	subgt	r3, #4
 800a666:	9307      	strgt	r3, [sp, #28]
 800a668:	9b07      	ldr	r3, [sp, #28]
 800a66a:	f1a3 0302 	sub.w	r3, r3, #2
 800a66e:	bfcc      	ite	gt
 800a670:	2400      	movgt	r4, #0
 800a672:	2401      	movle	r4, #1
 800a674:	2b03      	cmp	r3, #3
 800a676:	d863      	bhi.n	800a740 <_dtoa_r+0x298>
 800a678:	e8df f003 	tbb	[pc, r3]
 800a67c:	2b375452 	.word	0x2b375452
 800a680:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800a684:	441e      	add	r6, r3
 800a686:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800a68a:	2b20      	cmp	r3, #32
 800a68c:	bfc1      	itttt	gt
 800a68e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800a692:	409f      	lslgt	r7, r3
 800a694:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800a698:	fa24 f303 	lsrgt.w	r3, r4, r3
 800a69c:	bfd6      	itet	le
 800a69e:	f1c3 0320 	rsble	r3, r3, #32
 800a6a2:	ea47 0003 	orrgt.w	r0, r7, r3
 800a6a6:	fa04 f003 	lslle.w	r0, r4, r3
 800a6aa:	f7f5 ff4b 	bl	8000544 <__aeabi_ui2d>
 800a6ae:	2201      	movs	r2, #1
 800a6b0:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800a6b4:	3e01      	subs	r6, #1
 800a6b6:	9212      	str	r2, [sp, #72]	@ 0x48
 800a6b8:	e776      	b.n	800a5a8 <_dtoa_r+0x100>
 800a6ba:	2301      	movs	r3, #1
 800a6bc:	e7b7      	b.n	800a62e <_dtoa_r+0x186>
 800a6be:	9010      	str	r0, [sp, #64]	@ 0x40
 800a6c0:	e7b6      	b.n	800a630 <_dtoa_r+0x188>
 800a6c2:	9b00      	ldr	r3, [sp, #0]
 800a6c4:	1bdb      	subs	r3, r3, r7
 800a6c6:	9300      	str	r3, [sp, #0]
 800a6c8:	427b      	negs	r3, r7
 800a6ca:	9308      	str	r3, [sp, #32]
 800a6cc:	2300      	movs	r3, #0
 800a6ce:	930d      	str	r3, [sp, #52]	@ 0x34
 800a6d0:	e7c3      	b.n	800a65a <_dtoa_r+0x1b2>
 800a6d2:	2301      	movs	r3, #1
 800a6d4:	9309      	str	r3, [sp, #36]	@ 0x24
 800a6d6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a6d8:	eb07 0b03 	add.w	fp, r7, r3
 800a6dc:	f10b 0301 	add.w	r3, fp, #1
 800a6e0:	2b01      	cmp	r3, #1
 800a6e2:	9303      	str	r3, [sp, #12]
 800a6e4:	bfb8      	it	lt
 800a6e6:	2301      	movlt	r3, #1
 800a6e8:	e006      	b.n	800a6f8 <_dtoa_r+0x250>
 800a6ea:	2301      	movs	r3, #1
 800a6ec:	9309      	str	r3, [sp, #36]	@ 0x24
 800a6ee:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a6f0:	2b00      	cmp	r3, #0
 800a6f2:	dd28      	ble.n	800a746 <_dtoa_r+0x29e>
 800a6f4:	469b      	mov	fp, r3
 800a6f6:	9303      	str	r3, [sp, #12]
 800a6f8:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800a6fc:	2100      	movs	r1, #0
 800a6fe:	2204      	movs	r2, #4
 800a700:	f102 0514 	add.w	r5, r2, #20
 800a704:	429d      	cmp	r5, r3
 800a706:	d926      	bls.n	800a756 <_dtoa_r+0x2ae>
 800a708:	6041      	str	r1, [r0, #4]
 800a70a:	4648      	mov	r0, r9
 800a70c:	f000 fd9c 	bl	800b248 <_Balloc>
 800a710:	4682      	mov	sl, r0
 800a712:	2800      	cmp	r0, #0
 800a714:	d142      	bne.n	800a79c <_dtoa_r+0x2f4>
 800a716:	4b1e      	ldr	r3, [pc, #120]	@ (800a790 <_dtoa_r+0x2e8>)
 800a718:	4602      	mov	r2, r0
 800a71a:	f240 11af 	movw	r1, #431	@ 0x1af
 800a71e:	e6da      	b.n	800a4d6 <_dtoa_r+0x2e>
 800a720:	2300      	movs	r3, #0
 800a722:	e7e3      	b.n	800a6ec <_dtoa_r+0x244>
 800a724:	2300      	movs	r3, #0
 800a726:	e7d5      	b.n	800a6d4 <_dtoa_r+0x22c>
 800a728:	2401      	movs	r4, #1
 800a72a:	2300      	movs	r3, #0
 800a72c:	9307      	str	r3, [sp, #28]
 800a72e:	9409      	str	r4, [sp, #36]	@ 0x24
 800a730:	f04f 3bff 	mov.w	fp, #4294967295
 800a734:	2200      	movs	r2, #0
 800a736:	f8cd b00c 	str.w	fp, [sp, #12]
 800a73a:	2312      	movs	r3, #18
 800a73c:	920c      	str	r2, [sp, #48]	@ 0x30
 800a73e:	e7db      	b.n	800a6f8 <_dtoa_r+0x250>
 800a740:	2301      	movs	r3, #1
 800a742:	9309      	str	r3, [sp, #36]	@ 0x24
 800a744:	e7f4      	b.n	800a730 <_dtoa_r+0x288>
 800a746:	f04f 0b01 	mov.w	fp, #1
 800a74a:	f8cd b00c 	str.w	fp, [sp, #12]
 800a74e:	465b      	mov	r3, fp
 800a750:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800a754:	e7d0      	b.n	800a6f8 <_dtoa_r+0x250>
 800a756:	3101      	adds	r1, #1
 800a758:	0052      	lsls	r2, r2, #1
 800a75a:	e7d1      	b.n	800a700 <_dtoa_r+0x258>
 800a75c:	f3af 8000 	nop.w
 800a760:	636f4361 	.word	0x636f4361
 800a764:	3fd287a7 	.word	0x3fd287a7
 800a768:	8b60c8b3 	.word	0x8b60c8b3
 800a76c:	3fc68a28 	.word	0x3fc68a28
 800a770:	509f79fb 	.word	0x509f79fb
 800a774:	3fd34413 	.word	0x3fd34413
 800a778:	0800c435 	.word	0x0800c435
 800a77c:	0800c44c 	.word	0x0800c44c
 800a780:	7ff00000 	.word	0x7ff00000
 800a784:	0800c405 	.word	0x0800c405
 800a788:	3ff80000 	.word	0x3ff80000
 800a78c:	0800c5a0 	.word	0x0800c5a0
 800a790:	0800c4a4 	.word	0x0800c4a4
 800a794:	0800c431 	.word	0x0800c431
 800a798:	0800c404 	.word	0x0800c404
 800a79c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800a7a0:	6018      	str	r0, [r3, #0]
 800a7a2:	9b03      	ldr	r3, [sp, #12]
 800a7a4:	2b0e      	cmp	r3, #14
 800a7a6:	f200 80a1 	bhi.w	800a8ec <_dtoa_r+0x444>
 800a7aa:	2c00      	cmp	r4, #0
 800a7ac:	f000 809e 	beq.w	800a8ec <_dtoa_r+0x444>
 800a7b0:	2f00      	cmp	r7, #0
 800a7b2:	dd33      	ble.n	800a81c <_dtoa_r+0x374>
 800a7b4:	4b9c      	ldr	r3, [pc, #624]	@ (800aa28 <_dtoa_r+0x580>)
 800a7b6:	f007 020f 	and.w	r2, r7, #15
 800a7ba:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a7be:	ed93 7b00 	vldr	d7, [r3]
 800a7c2:	05f8      	lsls	r0, r7, #23
 800a7c4:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800a7c8:	ea4f 1427 	mov.w	r4, r7, asr #4
 800a7cc:	d516      	bpl.n	800a7fc <_dtoa_r+0x354>
 800a7ce:	4b97      	ldr	r3, [pc, #604]	@ (800aa2c <_dtoa_r+0x584>)
 800a7d0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800a7d4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800a7d8:	f7f6 f858 	bl	800088c <__aeabi_ddiv>
 800a7dc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a7e0:	f004 040f 	and.w	r4, r4, #15
 800a7e4:	2603      	movs	r6, #3
 800a7e6:	4d91      	ldr	r5, [pc, #580]	@ (800aa2c <_dtoa_r+0x584>)
 800a7e8:	b954      	cbnz	r4, 800a800 <_dtoa_r+0x358>
 800a7ea:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800a7ee:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a7f2:	f7f6 f84b 	bl	800088c <__aeabi_ddiv>
 800a7f6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a7fa:	e028      	b.n	800a84e <_dtoa_r+0x3a6>
 800a7fc:	2602      	movs	r6, #2
 800a7fe:	e7f2      	b.n	800a7e6 <_dtoa_r+0x33e>
 800a800:	07e1      	lsls	r1, r4, #31
 800a802:	d508      	bpl.n	800a816 <_dtoa_r+0x36e>
 800a804:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800a808:	e9d5 2300 	ldrd	r2, r3, [r5]
 800a80c:	f7f5 ff14 	bl	8000638 <__aeabi_dmul>
 800a810:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800a814:	3601      	adds	r6, #1
 800a816:	1064      	asrs	r4, r4, #1
 800a818:	3508      	adds	r5, #8
 800a81a:	e7e5      	b.n	800a7e8 <_dtoa_r+0x340>
 800a81c:	f000 80af 	beq.w	800a97e <_dtoa_r+0x4d6>
 800a820:	427c      	negs	r4, r7
 800a822:	4b81      	ldr	r3, [pc, #516]	@ (800aa28 <_dtoa_r+0x580>)
 800a824:	4d81      	ldr	r5, [pc, #516]	@ (800aa2c <_dtoa_r+0x584>)
 800a826:	f004 020f 	and.w	r2, r4, #15
 800a82a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a82e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a832:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800a836:	f7f5 feff 	bl	8000638 <__aeabi_dmul>
 800a83a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a83e:	1124      	asrs	r4, r4, #4
 800a840:	2300      	movs	r3, #0
 800a842:	2602      	movs	r6, #2
 800a844:	2c00      	cmp	r4, #0
 800a846:	f040 808f 	bne.w	800a968 <_dtoa_r+0x4c0>
 800a84a:	2b00      	cmp	r3, #0
 800a84c:	d1d3      	bne.n	800a7f6 <_dtoa_r+0x34e>
 800a84e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800a850:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800a854:	2b00      	cmp	r3, #0
 800a856:	f000 8094 	beq.w	800a982 <_dtoa_r+0x4da>
 800a85a:	4b75      	ldr	r3, [pc, #468]	@ (800aa30 <_dtoa_r+0x588>)
 800a85c:	2200      	movs	r2, #0
 800a85e:	4620      	mov	r0, r4
 800a860:	4629      	mov	r1, r5
 800a862:	f7f6 f95b 	bl	8000b1c <__aeabi_dcmplt>
 800a866:	2800      	cmp	r0, #0
 800a868:	f000 808b 	beq.w	800a982 <_dtoa_r+0x4da>
 800a86c:	9b03      	ldr	r3, [sp, #12]
 800a86e:	2b00      	cmp	r3, #0
 800a870:	f000 8087 	beq.w	800a982 <_dtoa_r+0x4da>
 800a874:	f1bb 0f00 	cmp.w	fp, #0
 800a878:	dd34      	ble.n	800a8e4 <_dtoa_r+0x43c>
 800a87a:	4620      	mov	r0, r4
 800a87c:	4b6d      	ldr	r3, [pc, #436]	@ (800aa34 <_dtoa_r+0x58c>)
 800a87e:	2200      	movs	r2, #0
 800a880:	4629      	mov	r1, r5
 800a882:	f7f5 fed9 	bl	8000638 <__aeabi_dmul>
 800a886:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a88a:	f107 38ff 	add.w	r8, r7, #4294967295
 800a88e:	3601      	adds	r6, #1
 800a890:	465c      	mov	r4, fp
 800a892:	4630      	mov	r0, r6
 800a894:	f7f5 fe66 	bl	8000564 <__aeabi_i2d>
 800a898:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a89c:	f7f5 fecc 	bl	8000638 <__aeabi_dmul>
 800a8a0:	4b65      	ldr	r3, [pc, #404]	@ (800aa38 <_dtoa_r+0x590>)
 800a8a2:	2200      	movs	r2, #0
 800a8a4:	f7f5 fd12 	bl	80002cc <__adddf3>
 800a8a8:	4605      	mov	r5, r0
 800a8aa:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800a8ae:	2c00      	cmp	r4, #0
 800a8b0:	d16a      	bne.n	800a988 <_dtoa_r+0x4e0>
 800a8b2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a8b6:	4b61      	ldr	r3, [pc, #388]	@ (800aa3c <_dtoa_r+0x594>)
 800a8b8:	2200      	movs	r2, #0
 800a8ba:	f7f5 fd05 	bl	80002c8 <__aeabi_dsub>
 800a8be:	4602      	mov	r2, r0
 800a8c0:	460b      	mov	r3, r1
 800a8c2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800a8c6:	462a      	mov	r2, r5
 800a8c8:	4633      	mov	r3, r6
 800a8ca:	f7f6 f945 	bl	8000b58 <__aeabi_dcmpgt>
 800a8ce:	2800      	cmp	r0, #0
 800a8d0:	f040 8298 	bne.w	800ae04 <_dtoa_r+0x95c>
 800a8d4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a8d8:	462a      	mov	r2, r5
 800a8da:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800a8de:	f7f6 f91d 	bl	8000b1c <__aeabi_dcmplt>
 800a8e2:	bb38      	cbnz	r0, 800a934 <_dtoa_r+0x48c>
 800a8e4:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800a8e8:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800a8ec:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800a8ee:	2b00      	cmp	r3, #0
 800a8f0:	f2c0 8157 	blt.w	800aba2 <_dtoa_r+0x6fa>
 800a8f4:	2f0e      	cmp	r7, #14
 800a8f6:	f300 8154 	bgt.w	800aba2 <_dtoa_r+0x6fa>
 800a8fa:	4b4b      	ldr	r3, [pc, #300]	@ (800aa28 <_dtoa_r+0x580>)
 800a8fc:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800a900:	ed93 7b00 	vldr	d7, [r3]
 800a904:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a906:	2b00      	cmp	r3, #0
 800a908:	ed8d 7b00 	vstr	d7, [sp]
 800a90c:	f280 80e5 	bge.w	800aada <_dtoa_r+0x632>
 800a910:	9b03      	ldr	r3, [sp, #12]
 800a912:	2b00      	cmp	r3, #0
 800a914:	f300 80e1 	bgt.w	800aada <_dtoa_r+0x632>
 800a918:	d10c      	bne.n	800a934 <_dtoa_r+0x48c>
 800a91a:	4b48      	ldr	r3, [pc, #288]	@ (800aa3c <_dtoa_r+0x594>)
 800a91c:	2200      	movs	r2, #0
 800a91e:	ec51 0b17 	vmov	r0, r1, d7
 800a922:	f7f5 fe89 	bl	8000638 <__aeabi_dmul>
 800a926:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a92a:	f7f6 f90b 	bl	8000b44 <__aeabi_dcmpge>
 800a92e:	2800      	cmp	r0, #0
 800a930:	f000 8266 	beq.w	800ae00 <_dtoa_r+0x958>
 800a934:	2400      	movs	r4, #0
 800a936:	4625      	mov	r5, r4
 800a938:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a93a:	4656      	mov	r6, sl
 800a93c:	ea6f 0803 	mvn.w	r8, r3
 800a940:	2700      	movs	r7, #0
 800a942:	4621      	mov	r1, r4
 800a944:	4648      	mov	r0, r9
 800a946:	f000 fcbf 	bl	800b2c8 <_Bfree>
 800a94a:	2d00      	cmp	r5, #0
 800a94c:	f000 80bd 	beq.w	800aaca <_dtoa_r+0x622>
 800a950:	b12f      	cbz	r7, 800a95e <_dtoa_r+0x4b6>
 800a952:	42af      	cmp	r7, r5
 800a954:	d003      	beq.n	800a95e <_dtoa_r+0x4b6>
 800a956:	4639      	mov	r1, r7
 800a958:	4648      	mov	r0, r9
 800a95a:	f000 fcb5 	bl	800b2c8 <_Bfree>
 800a95e:	4629      	mov	r1, r5
 800a960:	4648      	mov	r0, r9
 800a962:	f000 fcb1 	bl	800b2c8 <_Bfree>
 800a966:	e0b0      	b.n	800aaca <_dtoa_r+0x622>
 800a968:	07e2      	lsls	r2, r4, #31
 800a96a:	d505      	bpl.n	800a978 <_dtoa_r+0x4d0>
 800a96c:	e9d5 2300 	ldrd	r2, r3, [r5]
 800a970:	f7f5 fe62 	bl	8000638 <__aeabi_dmul>
 800a974:	3601      	adds	r6, #1
 800a976:	2301      	movs	r3, #1
 800a978:	1064      	asrs	r4, r4, #1
 800a97a:	3508      	adds	r5, #8
 800a97c:	e762      	b.n	800a844 <_dtoa_r+0x39c>
 800a97e:	2602      	movs	r6, #2
 800a980:	e765      	b.n	800a84e <_dtoa_r+0x3a6>
 800a982:	9c03      	ldr	r4, [sp, #12]
 800a984:	46b8      	mov	r8, r7
 800a986:	e784      	b.n	800a892 <_dtoa_r+0x3ea>
 800a988:	4b27      	ldr	r3, [pc, #156]	@ (800aa28 <_dtoa_r+0x580>)
 800a98a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800a98c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800a990:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800a994:	4454      	add	r4, sl
 800a996:	2900      	cmp	r1, #0
 800a998:	d054      	beq.n	800aa44 <_dtoa_r+0x59c>
 800a99a:	4929      	ldr	r1, [pc, #164]	@ (800aa40 <_dtoa_r+0x598>)
 800a99c:	2000      	movs	r0, #0
 800a99e:	f7f5 ff75 	bl	800088c <__aeabi_ddiv>
 800a9a2:	4633      	mov	r3, r6
 800a9a4:	462a      	mov	r2, r5
 800a9a6:	f7f5 fc8f 	bl	80002c8 <__aeabi_dsub>
 800a9aa:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800a9ae:	4656      	mov	r6, sl
 800a9b0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a9b4:	f7f6 f8f0 	bl	8000b98 <__aeabi_d2iz>
 800a9b8:	4605      	mov	r5, r0
 800a9ba:	f7f5 fdd3 	bl	8000564 <__aeabi_i2d>
 800a9be:	4602      	mov	r2, r0
 800a9c0:	460b      	mov	r3, r1
 800a9c2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a9c6:	f7f5 fc7f 	bl	80002c8 <__aeabi_dsub>
 800a9ca:	3530      	adds	r5, #48	@ 0x30
 800a9cc:	4602      	mov	r2, r0
 800a9ce:	460b      	mov	r3, r1
 800a9d0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800a9d4:	f806 5b01 	strb.w	r5, [r6], #1
 800a9d8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800a9dc:	f7f6 f89e 	bl	8000b1c <__aeabi_dcmplt>
 800a9e0:	2800      	cmp	r0, #0
 800a9e2:	d172      	bne.n	800aaca <_dtoa_r+0x622>
 800a9e4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a9e8:	4911      	ldr	r1, [pc, #68]	@ (800aa30 <_dtoa_r+0x588>)
 800a9ea:	2000      	movs	r0, #0
 800a9ec:	f7f5 fc6c 	bl	80002c8 <__aeabi_dsub>
 800a9f0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800a9f4:	f7f6 f892 	bl	8000b1c <__aeabi_dcmplt>
 800a9f8:	2800      	cmp	r0, #0
 800a9fa:	f040 80b4 	bne.w	800ab66 <_dtoa_r+0x6be>
 800a9fe:	42a6      	cmp	r6, r4
 800aa00:	f43f af70 	beq.w	800a8e4 <_dtoa_r+0x43c>
 800aa04:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800aa08:	4b0a      	ldr	r3, [pc, #40]	@ (800aa34 <_dtoa_r+0x58c>)
 800aa0a:	2200      	movs	r2, #0
 800aa0c:	f7f5 fe14 	bl	8000638 <__aeabi_dmul>
 800aa10:	4b08      	ldr	r3, [pc, #32]	@ (800aa34 <_dtoa_r+0x58c>)
 800aa12:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800aa16:	2200      	movs	r2, #0
 800aa18:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800aa1c:	f7f5 fe0c 	bl	8000638 <__aeabi_dmul>
 800aa20:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800aa24:	e7c4      	b.n	800a9b0 <_dtoa_r+0x508>
 800aa26:	bf00      	nop
 800aa28:	0800c5a0 	.word	0x0800c5a0
 800aa2c:	0800c578 	.word	0x0800c578
 800aa30:	3ff00000 	.word	0x3ff00000
 800aa34:	40240000 	.word	0x40240000
 800aa38:	401c0000 	.word	0x401c0000
 800aa3c:	40140000 	.word	0x40140000
 800aa40:	3fe00000 	.word	0x3fe00000
 800aa44:	4631      	mov	r1, r6
 800aa46:	4628      	mov	r0, r5
 800aa48:	f7f5 fdf6 	bl	8000638 <__aeabi_dmul>
 800aa4c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800aa50:	9413      	str	r4, [sp, #76]	@ 0x4c
 800aa52:	4656      	mov	r6, sl
 800aa54:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800aa58:	f7f6 f89e 	bl	8000b98 <__aeabi_d2iz>
 800aa5c:	4605      	mov	r5, r0
 800aa5e:	f7f5 fd81 	bl	8000564 <__aeabi_i2d>
 800aa62:	4602      	mov	r2, r0
 800aa64:	460b      	mov	r3, r1
 800aa66:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800aa6a:	f7f5 fc2d 	bl	80002c8 <__aeabi_dsub>
 800aa6e:	3530      	adds	r5, #48	@ 0x30
 800aa70:	f806 5b01 	strb.w	r5, [r6], #1
 800aa74:	4602      	mov	r2, r0
 800aa76:	460b      	mov	r3, r1
 800aa78:	42a6      	cmp	r6, r4
 800aa7a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800aa7e:	f04f 0200 	mov.w	r2, #0
 800aa82:	d124      	bne.n	800aace <_dtoa_r+0x626>
 800aa84:	4baf      	ldr	r3, [pc, #700]	@ (800ad44 <_dtoa_r+0x89c>)
 800aa86:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800aa8a:	f7f5 fc1f 	bl	80002cc <__adddf3>
 800aa8e:	4602      	mov	r2, r0
 800aa90:	460b      	mov	r3, r1
 800aa92:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800aa96:	f7f6 f85f 	bl	8000b58 <__aeabi_dcmpgt>
 800aa9a:	2800      	cmp	r0, #0
 800aa9c:	d163      	bne.n	800ab66 <_dtoa_r+0x6be>
 800aa9e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800aaa2:	49a8      	ldr	r1, [pc, #672]	@ (800ad44 <_dtoa_r+0x89c>)
 800aaa4:	2000      	movs	r0, #0
 800aaa6:	f7f5 fc0f 	bl	80002c8 <__aeabi_dsub>
 800aaaa:	4602      	mov	r2, r0
 800aaac:	460b      	mov	r3, r1
 800aaae:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800aab2:	f7f6 f833 	bl	8000b1c <__aeabi_dcmplt>
 800aab6:	2800      	cmp	r0, #0
 800aab8:	f43f af14 	beq.w	800a8e4 <_dtoa_r+0x43c>
 800aabc:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800aabe:	1e73      	subs	r3, r6, #1
 800aac0:	9313      	str	r3, [sp, #76]	@ 0x4c
 800aac2:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800aac6:	2b30      	cmp	r3, #48	@ 0x30
 800aac8:	d0f8      	beq.n	800aabc <_dtoa_r+0x614>
 800aaca:	4647      	mov	r7, r8
 800aacc:	e03b      	b.n	800ab46 <_dtoa_r+0x69e>
 800aace:	4b9e      	ldr	r3, [pc, #632]	@ (800ad48 <_dtoa_r+0x8a0>)
 800aad0:	f7f5 fdb2 	bl	8000638 <__aeabi_dmul>
 800aad4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800aad8:	e7bc      	b.n	800aa54 <_dtoa_r+0x5ac>
 800aada:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800aade:	4656      	mov	r6, sl
 800aae0:	e9dd 2300 	ldrd	r2, r3, [sp]
 800aae4:	4620      	mov	r0, r4
 800aae6:	4629      	mov	r1, r5
 800aae8:	f7f5 fed0 	bl	800088c <__aeabi_ddiv>
 800aaec:	f7f6 f854 	bl	8000b98 <__aeabi_d2iz>
 800aaf0:	4680      	mov	r8, r0
 800aaf2:	f7f5 fd37 	bl	8000564 <__aeabi_i2d>
 800aaf6:	e9dd 2300 	ldrd	r2, r3, [sp]
 800aafa:	f7f5 fd9d 	bl	8000638 <__aeabi_dmul>
 800aafe:	4602      	mov	r2, r0
 800ab00:	460b      	mov	r3, r1
 800ab02:	4620      	mov	r0, r4
 800ab04:	4629      	mov	r1, r5
 800ab06:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800ab0a:	f7f5 fbdd 	bl	80002c8 <__aeabi_dsub>
 800ab0e:	f806 4b01 	strb.w	r4, [r6], #1
 800ab12:	9d03      	ldr	r5, [sp, #12]
 800ab14:	eba6 040a 	sub.w	r4, r6, sl
 800ab18:	42a5      	cmp	r5, r4
 800ab1a:	4602      	mov	r2, r0
 800ab1c:	460b      	mov	r3, r1
 800ab1e:	d133      	bne.n	800ab88 <_dtoa_r+0x6e0>
 800ab20:	f7f5 fbd4 	bl	80002cc <__adddf3>
 800ab24:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ab28:	4604      	mov	r4, r0
 800ab2a:	460d      	mov	r5, r1
 800ab2c:	f7f6 f814 	bl	8000b58 <__aeabi_dcmpgt>
 800ab30:	b9c0      	cbnz	r0, 800ab64 <_dtoa_r+0x6bc>
 800ab32:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ab36:	4620      	mov	r0, r4
 800ab38:	4629      	mov	r1, r5
 800ab3a:	f7f5 ffe5 	bl	8000b08 <__aeabi_dcmpeq>
 800ab3e:	b110      	cbz	r0, 800ab46 <_dtoa_r+0x69e>
 800ab40:	f018 0f01 	tst.w	r8, #1
 800ab44:	d10e      	bne.n	800ab64 <_dtoa_r+0x6bc>
 800ab46:	9902      	ldr	r1, [sp, #8]
 800ab48:	4648      	mov	r0, r9
 800ab4a:	f000 fbbd 	bl	800b2c8 <_Bfree>
 800ab4e:	2300      	movs	r3, #0
 800ab50:	7033      	strb	r3, [r6, #0]
 800ab52:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800ab54:	3701      	adds	r7, #1
 800ab56:	601f      	str	r7, [r3, #0]
 800ab58:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800ab5a:	2b00      	cmp	r3, #0
 800ab5c:	f000 824b 	beq.w	800aff6 <_dtoa_r+0xb4e>
 800ab60:	601e      	str	r6, [r3, #0]
 800ab62:	e248      	b.n	800aff6 <_dtoa_r+0xb4e>
 800ab64:	46b8      	mov	r8, r7
 800ab66:	4633      	mov	r3, r6
 800ab68:	461e      	mov	r6, r3
 800ab6a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800ab6e:	2a39      	cmp	r2, #57	@ 0x39
 800ab70:	d106      	bne.n	800ab80 <_dtoa_r+0x6d8>
 800ab72:	459a      	cmp	sl, r3
 800ab74:	d1f8      	bne.n	800ab68 <_dtoa_r+0x6c0>
 800ab76:	2230      	movs	r2, #48	@ 0x30
 800ab78:	f108 0801 	add.w	r8, r8, #1
 800ab7c:	f88a 2000 	strb.w	r2, [sl]
 800ab80:	781a      	ldrb	r2, [r3, #0]
 800ab82:	3201      	adds	r2, #1
 800ab84:	701a      	strb	r2, [r3, #0]
 800ab86:	e7a0      	b.n	800aaca <_dtoa_r+0x622>
 800ab88:	4b6f      	ldr	r3, [pc, #444]	@ (800ad48 <_dtoa_r+0x8a0>)
 800ab8a:	2200      	movs	r2, #0
 800ab8c:	f7f5 fd54 	bl	8000638 <__aeabi_dmul>
 800ab90:	2200      	movs	r2, #0
 800ab92:	2300      	movs	r3, #0
 800ab94:	4604      	mov	r4, r0
 800ab96:	460d      	mov	r5, r1
 800ab98:	f7f5 ffb6 	bl	8000b08 <__aeabi_dcmpeq>
 800ab9c:	2800      	cmp	r0, #0
 800ab9e:	d09f      	beq.n	800aae0 <_dtoa_r+0x638>
 800aba0:	e7d1      	b.n	800ab46 <_dtoa_r+0x69e>
 800aba2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800aba4:	2a00      	cmp	r2, #0
 800aba6:	f000 80ea 	beq.w	800ad7e <_dtoa_r+0x8d6>
 800abaa:	9a07      	ldr	r2, [sp, #28]
 800abac:	2a01      	cmp	r2, #1
 800abae:	f300 80cd 	bgt.w	800ad4c <_dtoa_r+0x8a4>
 800abb2:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800abb4:	2a00      	cmp	r2, #0
 800abb6:	f000 80c1 	beq.w	800ad3c <_dtoa_r+0x894>
 800abba:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800abbe:	9c08      	ldr	r4, [sp, #32]
 800abc0:	9e00      	ldr	r6, [sp, #0]
 800abc2:	9a00      	ldr	r2, [sp, #0]
 800abc4:	441a      	add	r2, r3
 800abc6:	9200      	str	r2, [sp, #0]
 800abc8:	9a06      	ldr	r2, [sp, #24]
 800abca:	2101      	movs	r1, #1
 800abcc:	441a      	add	r2, r3
 800abce:	4648      	mov	r0, r9
 800abd0:	9206      	str	r2, [sp, #24]
 800abd2:	f000 fc2d 	bl	800b430 <__i2b>
 800abd6:	4605      	mov	r5, r0
 800abd8:	b166      	cbz	r6, 800abf4 <_dtoa_r+0x74c>
 800abda:	9b06      	ldr	r3, [sp, #24]
 800abdc:	2b00      	cmp	r3, #0
 800abde:	dd09      	ble.n	800abf4 <_dtoa_r+0x74c>
 800abe0:	42b3      	cmp	r3, r6
 800abe2:	9a00      	ldr	r2, [sp, #0]
 800abe4:	bfa8      	it	ge
 800abe6:	4633      	movge	r3, r6
 800abe8:	1ad2      	subs	r2, r2, r3
 800abea:	9200      	str	r2, [sp, #0]
 800abec:	9a06      	ldr	r2, [sp, #24]
 800abee:	1af6      	subs	r6, r6, r3
 800abf0:	1ad3      	subs	r3, r2, r3
 800abf2:	9306      	str	r3, [sp, #24]
 800abf4:	9b08      	ldr	r3, [sp, #32]
 800abf6:	b30b      	cbz	r3, 800ac3c <_dtoa_r+0x794>
 800abf8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800abfa:	2b00      	cmp	r3, #0
 800abfc:	f000 80c6 	beq.w	800ad8c <_dtoa_r+0x8e4>
 800ac00:	2c00      	cmp	r4, #0
 800ac02:	f000 80c0 	beq.w	800ad86 <_dtoa_r+0x8de>
 800ac06:	4629      	mov	r1, r5
 800ac08:	4622      	mov	r2, r4
 800ac0a:	4648      	mov	r0, r9
 800ac0c:	f000 fcc8 	bl	800b5a0 <__pow5mult>
 800ac10:	9a02      	ldr	r2, [sp, #8]
 800ac12:	4601      	mov	r1, r0
 800ac14:	4605      	mov	r5, r0
 800ac16:	4648      	mov	r0, r9
 800ac18:	f000 fc20 	bl	800b45c <__multiply>
 800ac1c:	9902      	ldr	r1, [sp, #8]
 800ac1e:	4680      	mov	r8, r0
 800ac20:	4648      	mov	r0, r9
 800ac22:	f000 fb51 	bl	800b2c8 <_Bfree>
 800ac26:	9b08      	ldr	r3, [sp, #32]
 800ac28:	1b1b      	subs	r3, r3, r4
 800ac2a:	9308      	str	r3, [sp, #32]
 800ac2c:	f000 80b1 	beq.w	800ad92 <_dtoa_r+0x8ea>
 800ac30:	9a08      	ldr	r2, [sp, #32]
 800ac32:	4641      	mov	r1, r8
 800ac34:	4648      	mov	r0, r9
 800ac36:	f000 fcb3 	bl	800b5a0 <__pow5mult>
 800ac3a:	9002      	str	r0, [sp, #8]
 800ac3c:	2101      	movs	r1, #1
 800ac3e:	4648      	mov	r0, r9
 800ac40:	f000 fbf6 	bl	800b430 <__i2b>
 800ac44:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800ac46:	4604      	mov	r4, r0
 800ac48:	2b00      	cmp	r3, #0
 800ac4a:	f000 81d8 	beq.w	800affe <_dtoa_r+0xb56>
 800ac4e:	461a      	mov	r2, r3
 800ac50:	4601      	mov	r1, r0
 800ac52:	4648      	mov	r0, r9
 800ac54:	f000 fca4 	bl	800b5a0 <__pow5mult>
 800ac58:	9b07      	ldr	r3, [sp, #28]
 800ac5a:	2b01      	cmp	r3, #1
 800ac5c:	4604      	mov	r4, r0
 800ac5e:	f300 809f 	bgt.w	800ada0 <_dtoa_r+0x8f8>
 800ac62:	9b04      	ldr	r3, [sp, #16]
 800ac64:	2b00      	cmp	r3, #0
 800ac66:	f040 8097 	bne.w	800ad98 <_dtoa_r+0x8f0>
 800ac6a:	9b05      	ldr	r3, [sp, #20]
 800ac6c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800ac70:	2b00      	cmp	r3, #0
 800ac72:	f040 8093 	bne.w	800ad9c <_dtoa_r+0x8f4>
 800ac76:	9b05      	ldr	r3, [sp, #20]
 800ac78:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800ac7c:	0d1b      	lsrs	r3, r3, #20
 800ac7e:	051b      	lsls	r3, r3, #20
 800ac80:	b133      	cbz	r3, 800ac90 <_dtoa_r+0x7e8>
 800ac82:	9b00      	ldr	r3, [sp, #0]
 800ac84:	3301      	adds	r3, #1
 800ac86:	9300      	str	r3, [sp, #0]
 800ac88:	9b06      	ldr	r3, [sp, #24]
 800ac8a:	3301      	adds	r3, #1
 800ac8c:	9306      	str	r3, [sp, #24]
 800ac8e:	2301      	movs	r3, #1
 800ac90:	9308      	str	r3, [sp, #32]
 800ac92:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800ac94:	2b00      	cmp	r3, #0
 800ac96:	f000 81b8 	beq.w	800b00a <_dtoa_r+0xb62>
 800ac9a:	6923      	ldr	r3, [r4, #16]
 800ac9c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800aca0:	6918      	ldr	r0, [r3, #16]
 800aca2:	f000 fb79 	bl	800b398 <__hi0bits>
 800aca6:	f1c0 0020 	rsb	r0, r0, #32
 800acaa:	9b06      	ldr	r3, [sp, #24]
 800acac:	4418      	add	r0, r3
 800acae:	f010 001f 	ands.w	r0, r0, #31
 800acb2:	f000 8082 	beq.w	800adba <_dtoa_r+0x912>
 800acb6:	f1c0 0320 	rsb	r3, r0, #32
 800acba:	2b04      	cmp	r3, #4
 800acbc:	dd73      	ble.n	800ada6 <_dtoa_r+0x8fe>
 800acbe:	9b00      	ldr	r3, [sp, #0]
 800acc0:	f1c0 001c 	rsb	r0, r0, #28
 800acc4:	4403      	add	r3, r0
 800acc6:	9300      	str	r3, [sp, #0]
 800acc8:	9b06      	ldr	r3, [sp, #24]
 800acca:	4403      	add	r3, r0
 800accc:	4406      	add	r6, r0
 800acce:	9306      	str	r3, [sp, #24]
 800acd0:	9b00      	ldr	r3, [sp, #0]
 800acd2:	2b00      	cmp	r3, #0
 800acd4:	dd05      	ble.n	800ace2 <_dtoa_r+0x83a>
 800acd6:	9902      	ldr	r1, [sp, #8]
 800acd8:	461a      	mov	r2, r3
 800acda:	4648      	mov	r0, r9
 800acdc:	f000 fcba 	bl	800b654 <__lshift>
 800ace0:	9002      	str	r0, [sp, #8]
 800ace2:	9b06      	ldr	r3, [sp, #24]
 800ace4:	2b00      	cmp	r3, #0
 800ace6:	dd05      	ble.n	800acf4 <_dtoa_r+0x84c>
 800ace8:	4621      	mov	r1, r4
 800acea:	461a      	mov	r2, r3
 800acec:	4648      	mov	r0, r9
 800acee:	f000 fcb1 	bl	800b654 <__lshift>
 800acf2:	4604      	mov	r4, r0
 800acf4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800acf6:	2b00      	cmp	r3, #0
 800acf8:	d061      	beq.n	800adbe <_dtoa_r+0x916>
 800acfa:	9802      	ldr	r0, [sp, #8]
 800acfc:	4621      	mov	r1, r4
 800acfe:	f000 fd15 	bl	800b72c <__mcmp>
 800ad02:	2800      	cmp	r0, #0
 800ad04:	da5b      	bge.n	800adbe <_dtoa_r+0x916>
 800ad06:	2300      	movs	r3, #0
 800ad08:	9902      	ldr	r1, [sp, #8]
 800ad0a:	220a      	movs	r2, #10
 800ad0c:	4648      	mov	r0, r9
 800ad0e:	f000 fafd 	bl	800b30c <__multadd>
 800ad12:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ad14:	9002      	str	r0, [sp, #8]
 800ad16:	f107 38ff 	add.w	r8, r7, #4294967295
 800ad1a:	2b00      	cmp	r3, #0
 800ad1c:	f000 8177 	beq.w	800b00e <_dtoa_r+0xb66>
 800ad20:	4629      	mov	r1, r5
 800ad22:	2300      	movs	r3, #0
 800ad24:	220a      	movs	r2, #10
 800ad26:	4648      	mov	r0, r9
 800ad28:	f000 faf0 	bl	800b30c <__multadd>
 800ad2c:	f1bb 0f00 	cmp.w	fp, #0
 800ad30:	4605      	mov	r5, r0
 800ad32:	dc6f      	bgt.n	800ae14 <_dtoa_r+0x96c>
 800ad34:	9b07      	ldr	r3, [sp, #28]
 800ad36:	2b02      	cmp	r3, #2
 800ad38:	dc49      	bgt.n	800adce <_dtoa_r+0x926>
 800ad3a:	e06b      	b.n	800ae14 <_dtoa_r+0x96c>
 800ad3c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800ad3e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800ad42:	e73c      	b.n	800abbe <_dtoa_r+0x716>
 800ad44:	3fe00000 	.word	0x3fe00000
 800ad48:	40240000 	.word	0x40240000
 800ad4c:	9b03      	ldr	r3, [sp, #12]
 800ad4e:	1e5c      	subs	r4, r3, #1
 800ad50:	9b08      	ldr	r3, [sp, #32]
 800ad52:	42a3      	cmp	r3, r4
 800ad54:	db09      	blt.n	800ad6a <_dtoa_r+0x8c2>
 800ad56:	1b1c      	subs	r4, r3, r4
 800ad58:	9b03      	ldr	r3, [sp, #12]
 800ad5a:	2b00      	cmp	r3, #0
 800ad5c:	f6bf af30 	bge.w	800abc0 <_dtoa_r+0x718>
 800ad60:	9b00      	ldr	r3, [sp, #0]
 800ad62:	9a03      	ldr	r2, [sp, #12]
 800ad64:	1a9e      	subs	r6, r3, r2
 800ad66:	2300      	movs	r3, #0
 800ad68:	e72b      	b.n	800abc2 <_dtoa_r+0x71a>
 800ad6a:	9b08      	ldr	r3, [sp, #32]
 800ad6c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800ad6e:	9408      	str	r4, [sp, #32]
 800ad70:	1ae3      	subs	r3, r4, r3
 800ad72:	441a      	add	r2, r3
 800ad74:	9e00      	ldr	r6, [sp, #0]
 800ad76:	9b03      	ldr	r3, [sp, #12]
 800ad78:	920d      	str	r2, [sp, #52]	@ 0x34
 800ad7a:	2400      	movs	r4, #0
 800ad7c:	e721      	b.n	800abc2 <_dtoa_r+0x71a>
 800ad7e:	9c08      	ldr	r4, [sp, #32]
 800ad80:	9e00      	ldr	r6, [sp, #0]
 800ad82:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800ad84:	e728      	b.n	800abd8 <_dtoa_r+0x730>
 800ad86:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800ad8a:	e751      	b.n	800ac30 <_dtoa_r+0x788>
 800ad8c:	9a08      	ldr	r2, [sp, #32]
 800ad8e:	9902      	ldr	r1, [sp, #8]
 800ad90:	e750      	b.n	800ac34 <_dtoa_r+0x78c>
 800ad92:	f8cd 8008 	str.w	r8, [sp, #8]
 800ad96:	e751      	b.n	800ac3c <_dtoa_r+0x794>
 800ad98:	2300      	movs	r3, #0
 800ad9a:	e779      	b.n	800ac90 <_dtoa_r+0x7e8>
 800ad9c:	9b04      	ldr	r3, [sp, #16]
 800ad9e:	e777      	b.n	800ac90 <_dtoa_r+0x7e8>
 800ada0:	2300      	movs	r3, #0
 800ada2:	9308      	str	r3, [sp, #32]
 800ada4:	e779      	b.n	800ac9a <_dtoa_r+0x7f2>
 800ada6:	d093      	beq.n	800acd0 <_dtoa_r+0x828>
 800ada8:	9a00      	ldr	r2, [sp, #0]
 800adaa:	331c      	adds	r3, #28
 800adac:	441a      	add	r2, r3
 800adae:	9200      	str	r2, [sp, #0]
 800adb0:	9a06      	ldr	r2, [sp, #24]
 800adb2:	441a      	add	r2, r3
 800adb4:	441e      	add	r6, r3
 800adb6:	9206      	str	r2, [sp, #24]
 800adb8:	e78a      	b.n	800acd0 <_dtoa_r+0x828>
 800adba:	4603      	mov	r3, r0
 800adbc:	e7f4      	b.n	800ada8 <_dtoa_r+0x900>
 800adbe:	9b03      	ldr	r3, [sp, #12]
 800adc0:	2b00      	cmp	r3, #0
 800adc2:	46b8      	mov	r8, r7
 800adc4:	dc20      	bgt.n	800ae08 <_dtoa_r+0x960>
 800adc6:	469b      	mov	fp, r3
 800adc8:	9b07      	ldr	r3, [sp, #28]
 800adca:	2b02      	cmp	r3, #2
 800adcc:	dd1e      	ble.n	800ae0c <_dtoa_r+0x964>
 800adce:	f1bb 0f00 	cmp.w	fp, #0
 800add2:	f47f adb1 	bne.w	800a938 <_dtoa_r+0x490>
 800add6:	4621      	mov	r1, r4
 800add8:	465b      	mov	r3, fp
 800adda:	2205      	movs	r2, #5
 800addc:	4648      	mov	r0, r9
 800adde:	f000 fa95 	bl	800b30c <__multadd>
 800ade2:	4601      	mov	r1, r0
 800ade4:	4604      	mov	r4, r0
 800ade6:	9802      	ldr	r0, [sp, #8]
 800ade8:	f000 fca0 	bl	800b72c <__mcmp>
 800adec:	2800      	cmp	r0, #0
 800adee:	f77f ada3 	ble.w	800a938 <_dtoa_r+0x490>
 800adf2:	4656      	mov	r6, sl
 800adf4:	2331      	movs	r3, #49	@ 0x31
 800adf6:	f806 3b01 	strb.w	r3, [r6], #1
 800adfa:	f108 0801 	add.w	r8, r8, #1
 800adfe:	e59f      	b.n	800a940 <_dtoa_r+0x498>
 800ae00:	9c03      	ldr	r4, [sp, #12]
 800ae02:	46b8      	mov	r8, r7
 800ae04:	4625      	mov	r5, r4
 800ae06:	e7f4      	b.n	800adf2 <_dtoa_r+0x94a>
 800ae08:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800ae0c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ae0e:	2b00      	cmp	r3, #0
 800ae10:	f000 8101 	beq.w	800b016 <_dtoa_r+0xb6e>
 800ae14:	2e00      	cmp	r6, #0
 800ae16:	dd05      	ble.n	800ae24 <_dtoa_r+0x97c>
 800ae18:	4629      	mov	r1, r5
 800ae1a:	4632      	mov	r2, r6
 800ae1c:	4648      	mov	r0, r9
 800ae1e:	f000 fc19 	bl	800b654 <__lshift>
 800ae22:	4605      	mov	r5, r0
 800ae24:	9b08      	ldr	r3, [sp, #32]
 800ae26:	2b00      	cmp	r3, #0
 800ae28:	d05c      	beq.n	800aee4 <_dtoa_r+0xa3c>
 800ae2a:	6869      	ldr	r1, [r5, #4]
 800ae2c:	4648      	mov	r0, r9
 800ae2e:	f000 fa0b 	bl	800b248 <_Balloc>
 800ae32:	4606      	mov	r6, r0
 800ae34:	b928      	cbnz	r0, 800ae42 <_dtoa_r+0x99a>
 800ae36:	4b82      	ldr	r3, [pc, #520]	@ (800b040 <_dtoa_r+0xb98>)
 800ae38:	4602      	mov	r2, r0
 800ae3a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800ae3e:	f7ff bb4a 	b.w	800a4d6 <_dtoa_r+0x2e>
 800ae42:	692a      	ldr	r2, [r5, #16]
 800ae44:	3202      	adds	r2, #2
 800ae46:	0092      	lsls	r2, r2, #2
 800ae48:	f105 010c 	add.w	r1, r5, #12
 800ae4c:	300c      	adds	r0, #12
 800ae4e:	f001 f807 	bl	800be60 <memcpy>
 800ae52:	2201      	movs	r2, #1
 800ae54:	4631      	mov	r1, r6
 800ae56:	4648      	mov	r0, r9
 800ae58:	f000 fbfc 	bl	800b654 <__lshift>
 800ae5c:	f10a 0301 	add.w	r3, sl, #1
 800ae60:	9300      	str	r3, [sp, #0]
 800ae62:	eb0a 030b 	add.w	r3, sl, fp
 800ae66:	9308      	str	r3, [sp, #32]
 800ae68:	9b04      	ldr	r3, [sp, #16]
 800ae6a:	f003 0301 	and.w	r3, r3, #1
 800ae6e:	462f      	mov	r7, r5
 800ae70:	9306      	str	r3, [sp, #24]
 800ae72:	4605      	mov	r5, r0
 800ae74:	9b00      	ldr	r3, [sp, #0]
 800ae76:	9802      	ldr	r0, [sp, #8]
 800ae78:	4621      	mov	r1, r4
 800ae7a:	f103 3bff 	add.w	fp, r3, #4294967295
 800ae7e:	f7ff fa88 	bl	800a392 <quorem>
 800ae82:	4603      	mov	r3, r0
 800ae84:	3330      	adds	r3, #48	@ 0x30
 800ae86:	9003      	str	r0, [sp, #12]
 800ae88:	4639      	mov	r1, r7
 800ae8a:	9802      	ldr	r0, [sp, #8]
 800ae8c:	9309      	str	r3, [sp, #36]	@ 0x24
 800ae8e:	f000 fc4d 	bl	800b72c <__mcmp>
 800ae92:	462a      	mov	r2, r5
 800ae94:	9004      	str	r0, [sp, #16]
 800ae96:	4621      	mov	r1, r4
 800ae98:	4648      	mov	r0, r9
 800ae9a:	f000 fc63 	bl	800b764 <__mdiff>
 800ae9e:	68c2      	ldr	r2, [r0, #12]
 800aea0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800aea2:	4606      	mov	r6, r0
 800aea4:	bb02      	cbnz	r2, 800aee8 <_dtoa_r+0xa40>
 800aea6:	4601      	mov	r1, r0
 800aea8:	9802      	ldr	r0, [sp, #8]
 800aeaa:	f000 fc3f 	bl	800b72c <__mcmp>
 800aeae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800aeb0:	4602      	mov	r2, r0
 800aeb2:	4631      	mov	r1, r6
 800aeb4:	4648      	mov	r0, r9
 800aeb6:	920c      	str	r2, [sp, #48]	@ 0x30
 800aeb8:	9309      	str	r3, [sp, #36]	@ 0x24
 800aeba:	f000 fa05 	bl	800b2c8 <_Bfree>
 800aebe:	9b07      	ldr	r3, [sp, #28]
 800aec0:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800aec2:	9e00      	ldr	r6, [sp, #0]
 800aec4:	ea42 0103 	orr.w	r1, r2, r3
 800aec8:	9b06      	ldr	r3, [sp, #24]
 800aeca:	4319      	orrs	r1, r3
 800aecc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800aece:	d10d      	bne.n	800aeec <_dtoa_r+0xa44>
 800aed0:	2b39      	cmp	r3, #57	@ 0x39
 800aed2:	d027      	beq.n	800af24 <_dtoa_r+0xa7c>
 800aed4:	9a04      	ldr	r2, [sp, #16]
 800aed6:	2a00      	cmp	r2, #0
 800aed8:	dd01      	ble.n	800aede <_dtoa_r+0xa36>
 800aeda:	9b03      	ldr	r3, [sp, #12]
 800aedc:	3331      	adds	r3, #49	@ 0x31
 800aede:	f88b 3000 	strb.w	r3, [fp]
 800aee2:	e52e      	b.n	800a942 <_dtoa_r+0x49a>
 800aee4:	4628      	mov	r0, r5
 800aee6:	e7b9      	b.n	800ae5c <_dtoa_r+0x9b4>
 800aee8:	2201      	movs	r2, #1
 800aeea:	e7e2      	b.n	800aeb2 <_dtoa_r+0xa0a>
 800aeec:	9904      	ldr	r1, [sp, #16]
 800aeee:	2900      	cmp	r1, #0
 800aef0:	db04      	blt.n	800aefc <_dtoa_r+0xa54>
 800aef2:	9807      	ldr	r0, [sp, #28]
 800aef4:	4301      	orrs	r1, r0
 800aef6:	9806      	ldr	r0, [sp, #24]
 800aef8:	4301      	orrs	r1, r0
 800aefa:	d120      	bne.n	800af3e <_dtoa_r+0xa96>
 800aefc:	2a00      	cmp	r2, #0
 800aefe:	ddee      	ble.n	800aede <_dtoa_r+0xa36>
 800af00:	9902      	ldr	r1, [sp, #8]
 800af02:	9300      	str	r3, [sp, #0]
 800af04:	2201      	movs	r2, #1
 800af06:	4648      	mov	r0, r9
 800af08:	f000 fba4 	bl	800b654 <__lshift>
 800af0c:	4621      	mov	r1, r4
 800af0e:	9002      	str	r0, [sp, #8]
 800af10:	f000 fc0c 	bl	800b72c <__mcmp>
 800af14:	2800      	cmp	r0, #0
 800af16:	9b00      	ldr	r3, [sp, #0]
 800af18:	dc02      	bgt.n	800af20 <_dtoa_r+0xa78>
 800af1a:	d1e0      	bne.n	800aede <_dtoa_r+0xa36>
 800af1c:	07da      	lsls	r2, r3, #31
 800af1e:	d5de      	bpl.n	800aede <_dtoa_r+0xa36>
 800af20:	2b39      	cmp	r3, #57	@ 0x39
 800af22:	d1da      	bne.n	800aeda <_dtoa_r+0xa32>
 800af24:	2339      	movs	r3, #57	@ 0x39
 800af26:	f88b 3000 	strb.w	r3, [fp]
 800af2a:	4633      	mov	r3, r6
 800af2c:	461e      	mov	r6, r3
 800af2e:	3b01      	subs	r3, #1
 800af30:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800af34:	2a39      	cmp	r2, #57	@ 0x39
 800af36:	d04e      	beq.n	800afd6 <_dtoa_r+0xb2e>
 800af38:	3201      	adds	r2, #1
 800af3a:	701a      	strb	r2, [r3, #0]
 800af3c:	e501      	b.n	800a942 <_dtoa_r+0x49a>
 800af3e:	2a00      	cmp	r2, #0
 800af40:	dd03      	ble.n	800af4a <_dtoa_r+0xaa2>
 800af42:	2b39      	cmp	r3, #57	@ 0x39
 800af44:	d0ee      	beq.n	800af24 <_dtoa_r+0xa7c>
 800af46:	3301      	adds	r3, #1
 800af48:	e7c9      	b.n	800aede <_dtoa_r+0xa36>
 800af4a:	9a00      	ldr	r2, [sp, #0]
 800af4c:	9908      	ldr	r1, [sp, #32]
 800af4e:	f802 3c01 	strb.w	r3, [r2, #-1]
 800af52:	428a      	cmp	r2, r1
 800af54:	d028      	beq.n	800afa8 <_dtoa_r+0xb00>
 800af56:	9902      	ldr	r1, [sp, #8]
 800af58:	2300      	movs	r3, #0
 800af5a:	220a      	movs	r2, #10
 800af5c:	4648      	mov	r0, r9
 800af5e:	f000 f9d5 	bl	800b30c <__multadd>
 800af62:	42af      	cmp	r7, r5
 800af64:	9002      	str	r0, [sp, #8]
 800af66:	f04f 0300 	mov.w	r3, #0
 800af6a:	f04f 020a 	mov.w	r2, #10
 800af6e:	4639      	mov	r1, r7
 800af70:	4648      	mov	r0, r9
 800af72:	d107      	bne.n	800af84 <_dtoa_r+0xadc>
 800af74:	f000 f9ca 	bl	800b30c <__multadd>
 800af78:	4607      	mov	r7, r0
 800af7a:	4605      	mov	r5, r0
 800af7c:	9b00      	ldr	r3, [sp, #0]
 800af7e:	3301      	adds	r3, #1
 800af80:	9300      	str	r3, [sp, #0]
 800af82:	e777      	b.n	800ae74 <_dtoa_r+0x9cc>
 800af84:	f000 f9c2 	bl	800b30c <__multadd>
 800af88:	4629      	mov	r1, r5
 800af8a:	4607      	mov	r7, r0
 800af8c:	2300      	movs	r3, #0
 800af8e:	220a      	movs	r2, #10
 800af90:	4648      	mov	r0, r9
 800af92:	f000 f9bb 	bl	800b30c <__multadd>
 800af96:	4605      	mov	r5, r0
 800af98:	e7f0      	b.n	800af7c <_dtoa_r+0xad4>
 800af9a:	f1bb 0f00 	cmp.w	fp, #0
 800af9e:	bfcc      	ite	gt
 800afa0:	465e      	movgt	r6, fp
 800afa2:	2601      	movle	r6, #1
 800afa4:	4456      	add	r6, sl
 800afa6:	2700      	movs	r7, #0
 800afa8:	9902      	ldr	r1, [sp, #8]
 800afaa:	9300      	str	r3, [sp, #0]
 800afac:	2201      	movs	r2, #1
 800afae:	4648      	mov	r0, r9
 800afb0:	f000 fb50 	bl	800b654 <__lshift>
 800afb4:	4621      	mov	r1, r4
 800afb6:	9002      	str	r0, [sp, #8]
 800afb8:	f000 fbb8 	bl	800b72c <__mcmp>
 800afbc:	2800      	cmp	r0, #0
 800afbe:	dcb4      	bgt.n	800af2a <_dtoa_r+0xa82>
 800afc0:	d102      	bne.n	800afc8 <_dtoa_r+0xb20>
 800afc2:	9b00      	ldr	r3, [sp, #0]
 800afc4:	07db      	lsls	r3, r3, #31
 800afc6:	d4b0      	bmi.n	800af2a <_dtoa_r+0xa82>
 800afc8:	4633      	mov	r3, r6
 800afca:	461e      	mov	r6, r3
 800afcc:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800afd0:	2a30      	cmp	r2, #48	@ 0x30
 800afd2:	d0fa      	beq.n	800afca <_dtoa_r+0xb22>
 800afd4:	e4b5      	b.n	800a942 <_dtoa_r+0x49a>
 800afd6:	459a      	cmp	sl, r3
 800afd8:	d1a8      	bne.n	800af2c <_dtoa_r+0xa84>
 800afda:	2331      	movs	r3, #49	@ 0x31
 800afdc:	f108 0801 	add.w	r8, r8, #1
 800afe0:	f88a 3000 	strb.w	r3, [sl]
 800afe4:	e4ad      	b.n	800a942 <_dtoa_r+0x49a>
 800afe6:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800afe8:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800b044 <_dtoa_r+0xb9c>
 800afec:	b11b      	cbz	r3, 800aff6 <_dtoa_r+0xb4e>
 800afee:	f10a 0308 	add.w	r3, sl, #8
 800aff2:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800aff4:	6013      	str	r3, [r2, #0]
 800aff6:	4650      	mov	r0, sl
 800aff8:	b017      	add	sp, #92	@ 0x5c
 800affa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800affe:	9b07      	ldr	r3, [sp, #28]
 800b000:	2b01      	cmp	r3, #1
 800b002:	f77f ae2e 	ble.w	800ac62 <_dtoa_r+0x7ba>
 800b006:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b008:	9308      	str	r3, [sp, #32]
 800b00a:	2001      	movs	r0, #1
 800b00c:	e64d      	b.n	800acaa <_dtoa_r+0x802>
 800b00e:	f1bb 0f00 	cmp.w	fp, #0
 800b012:	f77f aed9 	ble.w	800adc8 <_dtoa_r+0x920>
 800b016:	4656      	mov	r6, sl
 800b018:	9802      	ldr	r0, [sp, #8]
 800b01a:	4621      	mov	r1, r4
 800b01c:	f7ff f9b9 	bl	800a392 <quorem>
 800b020:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800b024:	f806 3b01 	strb.w	r3, [r6], #1
 800b028:	eba6 020a 	sub.w	r2, r6, sl
 800b02c:	4593      	cmp	fp, r2
 800b02e:	ddb4      	ble.n	800af9a <_dtoa_r+0xaf2>
 800b030:	9902      	ldr	r1, [sp, #8]
 800b032:	2300      	movs	r3, #0
 800b034:	220a      	movs	r2, #10
 800b036:	4648      	mov	r0, r9
 800b038:	f000 f968 	bl	800b30c <__multadd>
 800b03c:	9002      	str	r0, [sp, #8]
 800b03e:	e7eb      	b.n	800b018 <_dtoa_r+0xb70>
 800b040:	0800c4a4 	.word	0x0800c4a4
 800b044:	0800c428 	.word	0x0800c428

0800b048 <_free_r>:
 800b048:	b538      	push	{r3, r4, r5, lr}
 800b04a:	4605      	mov	r5, r0
 800b04c:	2900      	cmp	r1, #0
 800b04e:	d041      	beq.n	800b0d4 <_free_r+0x8c>
 800b050:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b054:	1f0c      	subs	r4, r1, #4
 800b056:	2b00      	cmp	r3, #0
 800b058:	bfb8      	it	lt
 800b05a:	18e4      	addlt	r4, r4, r3
 800b05c:	f000 f8e8 	bl	800b230 <__malloc_lock>
 800b060:	4a1d      	ldr	r2, [pc, #116]	@ (800b0d8 <_free_r+0x90>)
 800b062:	6813      	ldr	r3, [r2, #0]
 800b064:	b933      	cbnz	r3, 800b074 <_free_r+0x2c>
 800b066:	6063      	str	r3, [r4, #4]
 800b068:	6014      	str	r4, [r2, #0]
 800b06a:	4628      	mov	r0, r5
 800b06c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b070:	f000 b8e4 	b.w	800b23c <__malloc_unlock>
 800b074:	42a3      	cmp	r3, r4
 800b076:	d908      	bls.n	800b08a <_free_r+0x42>
 800b078:	6820      	ldr	r0, [r4, #0]
 800b07a:	1821      	adds	r1, r4, r0
 800b07c:	428b      	cmp	r3, r1
 800b07e:	bf01      	itttt	eq
 800b080:	6819      	ldreq	r1, [r3, #0]
 800b082:	685b      	ldreq	r3, [r3, #4]
 800b084:	1809      	addeq	r1, r1, r0
 800b086:	6021      	streq	r1, [r4, #0]
 800b088:	e7ed      	b.n	800b066 <_free_r+0x1e>
 800b08a:	461a      	mov	r2, r3
 800b08c:	685b      	ldr	r3, [r3, #4]
 800b08e:	b10b      	cbz	r3, 800b094 <_free_r+0x4c>
 800b090:	42a3      	cmp	r3, r4
 800b092:	d9fa      	bls.n	800b08a <_free_r+0x42>
 800b094:	6811      	ldr	r1, [r2, #0]
 800b096:	1850      	adds	r0, r2, r1
 800b098:	42a0      	cmp	r0, r4
 800b09a:	d10b      	bne.n	800b0b4 <_free_r+0x6c>
 800b09c:	6820      	ldr	r0, [r4, #0]
 800b09e:	4401      	add	r1, r0
 800b0a0:	1850      	adds	r0, r2, r1
 800b0a2:	4283      	cmp	r3, r0
 800b0a4:	6011      	str	r1, [r2, #0]
 800b0a6:	d1e0      	bne.n	800b06a <_free_r+0x22>
 800b0a8:	6818      	ldr	r0, [r3, #0]
 800b0aa:	685b      	ldr	r3, [r3, #4]
 800b0ac:	6053      	str	r3, [r2, #4]
 800b0ae:	4408      	add	r0, r1
 800b0b0:	6010      	str	r0, [r2, #0]
 800b0b2:	e7da      	b.n	800b06a <_free_r+0x22>
 800b0b4:	d902      	bls.n	800b0bc <_free_r+0x74>
 800b0b6:	230c      	movs	r3, #12
 800b0b8:	602b      	str	r3, [r5, #0]
 800b0ba:	e7d6      	b.n	800b06a <_free_r+0x22>
 800b0bc:	6820      	ldr	r0, [r4, #0]
 800b0be:	1821      	adds	r1, r4, r0
 800b0c0:	428b      	cmp	r3, r1
 800b0c2:	bf04      	itt	eq
 800b0c4:	6819      	ldreq	r1, [r3, #0]
 800b0c6:	685b      	ldreq	r3, [r3, #4]
 800b0c8:	6063      	str	r3, [r4, #4]
 800b0ca:	bf04      	itt	eq
 800b0cc:	1809      	addeq	r1, r1, r0
 800b0ce:	6021      	streq	r1, [r4, #0]
 800b0d0:	6054      	str	r4, [r2, #4]
 800b0d2:	e7ca      	b.n	800b06a <_free_r+0x22>
 800b0d4:	bd38      	pop	{r3, r4, r5, pc}
 800b0d6:	bf00      	nop
 800b0d8:	200007cc 	.word	0x200007cc

0800b0dc <malloc>:
 800b0dc:	4b02      	ldr	r3, [pc, #8]	@ (800b0e8 <malloc+0xc>)
 800b0de:	4601      	mov	r1, r0
 800b0e0:	6818      	ldr	r0, [r3, #0]
 800b0e2:	f000 b825 	b.w	800b130 <_malloc_r>
 800b0e6:	bf00      	nop
 800b0e8:	20000164 	.word	0x20000164

0800b0ec <sbrk_aligned>:
 800b0ec:	b570      	push	{r4, r5, r6, lr}
 800b0ee:	4e0f      	ldr	r6, [pc, #60]	@ (800b12c <sbrk_aligned+0x40>)
 800b0f0:	460c      	mov	r4, r1
 800b0f2:	6831      	ldr	r1, [r6, #0]
 800b0f4:	4605      	mov	r5, r0
 800b0f6:	b911      	cbnz	r1, 800b0fe <sbrk_aligned+0x12>
 800b0f8:	f000 fea2 	bl	800be40 <_sbrk_r>
 800b0fc:	6030      	str	r0, [r6, #0]
 800b0fe:	4621      	mov	r1, r4
 800b100:	4628      	mov	r0, r5
 800b102:	f000 fe9d 	bl	800be40 <_sbrk_r>
 800b106:	1c43      	adds	r3, r0, #1
 800b108:	d103      	bne.n	800b112 <sbrk_aligned+0x26>
 800b10a:	f04f 34ff 	mov.w	r4, #4294967295
 800b10e:	4620      	mov	r0, r4
 800b110:	bd70      	pop	{r4, r5, r6, pc}
 800b112:	1cc4      	adds	r4, r0, #3
 800b114:	f024 0403 	bic.w	r4, r4, #3
 800b118:	42a0      	cmp	r0, r4
 800b11a:	d0f8      	beq.n	800b10e <sbrk_aligned+0x22>
 800b11c:	1a21      	subs	r1, r4, r0
 800b11e:	4628      	mov	r0, r5
 800b120:	f000 fe8e 	bl	800be40 <_sbrk_r>
 800b124:	3001      	adds	r0, #1
 800b126:	d1f2      	bne.n	800b10e <sbrk_aligned+0x22>
 800b128:	e7ef      	b.n	800b10a <sbrk_aligned+0x1e>
 800b12a:	bf00      	nop
 800b12c:	200007c8 	.word	0x200007c8

0800b130 <_malloc_r>:
 800b130:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b134:	1ccd      	adds	r5, r1, #3
 800b136:	f025 0503 	bic.w	r5, r5, #3
 800b13a:	3508      	adds	r5, #8
 800b13c:	2d0c      	cmp	r5, #12
 800b13e:	bf38      	it	cc
 800b140:	250c      	movcc	r5, #12
 800b142:	2d00      	cmp	r5, #0
 800b144:	4606      	mov	r6, r0
 800b146:	db01      	blt.n	800b14c <_malloc_r+0x1c>
 800b148:	42a9      	cmp	r1, r5
 800b14a:	d904      	bls.n	800b156 <_malloc_r+0x26>
 800b14c:	230c      	movs	r3, #12
 800b14e:	6033      	str	r3, [r6, #0]
 800b150:	2000      	movs	r0, #0
 800b152:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b156:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800b22c <_malloc_r+0xfc>
 800b15a:	f000 f869 	bl	800b230 <__malloc_lock>
 800b15e:	f8d8 3000 	ldr.w	r3, [r8]
 800b162:	461c      	mov	r4, r3
 800b164:	bb44      	cbnz	r4, 800b1b8 <_malloc_r+0x88>
 800b166:	4629      	mov	r1, r5
 800b168:	4630      	mov	r0, r6
 800b16a:	f7ff ffbf 	bl	800b0ec <sbrk_aligned>
 800b16e:	1c43      	adds	r3, r0, #1
 800b170:	4604      	mov	r4, r0
 800b172:	d158      	bne.n	800b226 <_malloc_r+0xf6>
 800b174:	f8d8 4000 	ldr.w	r4, [r8]
 800b178:	4627      	mov	r7, r4
 800b17a:	2f00      	cmp	r7, #0
 800b17c:	d143      	bne.n	800b206 <_malloc_r+0xd6>
 800b17e:	2c00      	cmp	r4, #0
 800b180:	d04b      	beq.n	800b21a <_malloc_r+0xea>
 800b182:	6823      	ldr	r3, [r4, #0]
 800b184:	4639      	mov	r1, r7
 800b186:	4630      	mov	r0, r6
 800b188:	eb04 0903 	add.w	r9, r4, r3
 800b18c:	f000 fe58 	bl	800be40 <_sbrk_r>
 800b190:	4581      	cmp	r9, r0
 800b192:	d142      	bne.n	800b21a <_malloc_r+0xea>
 800b194:	6821      	ldr	r1, [r4, #0]
 800b196:	1a6d      	subs	r5, r5, r1
 800b198:	4629      	mov	r1, r5
 800b19a:	4630      	mov	r0, r6
 800b19c:	f7ff ffa6 	bl	800b0ec <sbrk_aligned>
 800b1a0:	3001      	adds	r0, #1
 800b1a2:	d03a      	beq.n	800b21a <_malloc_r+0xea>
 800b1a4:	6823      	ldr	r3, [r4, #0]
 800b1a6:	442b      	add	r3, r5
 800b1a8:	6023      	str	r3, [r4, #0]
 800b1aa:	f8d8 3000 	ldr.w	r3, [r8]
 800b1ae:	685a      	ldr	r2, [r3, #4]
 800b1b0:	bb62      	cbnz	r2, 800b20c <_malloc_r+0xdc>
 800b1b2:	f8c8 7000 	str.w	r7, [r8]
 800b1b6:	e00f      	b.n	800b1d8 <_malloc_r+0xa8>
 800b1b8:	6822      	ldr	r2, [r4, #0]
 800b1ba:	1b52      	subs	r2, r2, r5
 800b1bc:	d420      	bmi.n	800b200 <_malloc_r+0xd0>
 800b1be:	2a0b      	cmp	r2, #11
 800b1c0:	d917      	bls.n	800b1f2 <_malloc_r+0xc2>
 800b1c2:	1961      	adds	r1, r4, r5
 800b1c4:	42a3      	cmp	r3, r4
 800b1c6:	6025      	str	r5, [r4, #0]
 800b1c8:	bf18      	it	ne
 800b1ca:	6059      	strne	r1, [r3, #4]
 800b1cc:	6863      	ldr	r3, [r4, #4]
 800b1ce:	bf08      	it	eq
 800b1d0:	f8c8 1000 	streq.w	r1, [r8]
 800b1d4:	5162      	str	r2, [r4, r5]
 800b1d6:	604b      	str	r3, [r1, #4]
 800b1d8:	4630      	mov	r0, r6
 800b1da:	f000 f82f 	bl	800b23c <__malloc_unlock>
 800b1de:	f104 000b 	add.w	r0, r4, #11
 800b1e2:	1d23      	adds	r3, r4, #4
 800b1e4:	f020 0007 	bic.w	r0, r0, #7
 800b1e8:	1ac2      	subs	r2, r0, r3
 800b1ea:	bf1c      	itt	ne
 800b1ec:	1a1b      	subne	r3, r3, r0
 800b1ee:	50a3      	strne	r3, [r4, r2]
 800b1f0:	e7af      	b.n	800b152 <_malloc_r+0x22>
 800b1f2:	6862      	ldr	r2, [r4, #4]
 800b1f4:	42a3      	cmp	r3, r4
 800b1f6:	bf0c      	ite	eq
 800b1f8:	f8c8 2000 	streq.w	r2, [r8]
 800b1fc:	605a      	strne	r2, [r3, #4]
 800b1fe:	e7eb      	b.n	800b1d8 <_malloc_r+0xa8>
 800b200:	4623      	mov	r3, r4
 800b202:	6864      	ldr	r4, [r4, #4]
 800b204:	e7ae      	b.n	800b164 <_malloc_r+0x34>
 800b206:	463c      	mov	r4, r7
 800b208:	687f      	ldr	r7, [r7, #4]
 800b20a:	e7b6      	b.n	800b17a <_malloc_r+0x4a>
 800b20c:	461a      	mov	r2, r3
 800b20e:	685b      	ldr	r3, [r3, #4]
 800b210:	42a3      	cmp	r3, r4
 800b212:	d1fb      	bne.n	800b20c <_malloc_r+0xdc>
 800b214:	2300      	movs	r3, #0
 800b216:	6053      	str	r3, [r2, #4]
 800b218:	e7de      	b.n	800b1d8 <_malloc_r+0xa8>
 800b21a:	230c      	movs	r3, #12
 800b21c:	6033      	str	r3, [r6, #0]
 800b21e:	4630      	mov	r0, r6
 800b220:	f000 f80c 	bl	800b23c <__malloc_unlock>
 800b224:	e794      	b.n	800b150 <_malloc_r+0x20>
 800b226:	6005      	str	r5, [r0, #0]
 800b228:	e7d6      	b.n	800b1d8 <_malloc_r+0xa8>
 800b22a:	bf00      	nop
 800b22c:	200007cc 	.word	0x200007cc

0800b230 <__malloc_lock>:
 800b230:	4801      	ldr	r0, [pc, #4]	@ (800b238 <__malloc_lock+0x8>)
 800b232:	f7ff b8ac 	b.w	800a38e <__retarget_lock_acquire_recursive>
 800b236:	bf00      	nop
 800b238:	200007c4 	.word	0x200007c4

0800b23c <__malloc_unlock>:
 800b23c:	4801      	ldr	r0, [pc, #4]	@ (800b244 <__malloc_unlock+0x8>)
 800b23e:	f7ff b8a7 	b.w	800a390 <__retarget_lock_release_recursive>
 800b242:	bf00      	nop
 800b244:	200007c4 	.word	0x200007c4

0800b248 <_Balloc>:
 800b248:	b570      	push	{r4, r5, r6, lr}
 800b24a:	69c6      	ldr	r6, [r0, #28]
 800b24c:	4604      	mov	r4, r0
 800b24e:	460d      	mov	r5, r1
 800b250:	b976      	cbnz	r6, 800b270 <_Balloc+0x28>
 800b252:	2010      	movs	r0, #16
 800b254:	f7ff ff42 	bl	800b0dc <malloc>
 800b258:	4602      	mov	r2, r0
 800b25a:	61e0      	str	r0, [r4, #28]
 800b25c:	b920      	cbnz	r0, 800b268 <_Balloc+0x20>
 800b25e:	4b18      	ldr	r3, [pc, #96]	@ (800b2c0 <_Balloc+0x78>)
 800b260:	4818      	ldr	r0, [pc, #96]	@ (800b2c4 <_Balloc+0x7c>)
 800b262:	216b      	movs	r1, #107	@ 0x6b
 800b264:	f000 fe0a 	bl	800be7c <__assert_func>
 800b268:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b26c:	6006      	str	r6, [r0, #0]
 800b26e:	60c6      	str	r6, [r0, #12]
 800b270:	69e6      	ldr	r6, [r4, #28]
 800b272:	68f3      	ldr	r3, [r6, #12]
 800b274:	b183      	cbz	r3, 800b298 <_Balloc+0x50>
 800b276:	69e3      	ldr	r3, [r4, #28]
 800b278:	68db      	ldr	r3, [r3, #12]
 800b27a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800b27e:	b9b8      	cbnz	r0, 800b2b0 <_Balloc+0x68>
 800b280:	2101      	movs	r1, #1
 800b282:	fa01 f605 	lsl.w	r6, r1, r5
 800b286:	1d72      	adds	r2, r6, #5
 800b288:	0092      	lsls	r2, r2, #2
 800b28a:	4620      	mov	r0, r4
 800b28c:	f000 fe14 	bl	800beb8 <_calloc_r>
 800b290:	b160      	cbz	r0, 800b2ac <_Balloc+0x64>
 800b292:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800b296:	e00e      	b.n	800b2b6 <_Balloc+0x6e>
 800b298:	2221      	movs	r2, #33	@ 0x21
 800b29a:	2104      	movs	r1, #4
 800b29c:	4620      	mov	r0, r4
 800b29e:	f000 fe0b 	bl	800beb8 <_calloc_r>
 800b2a2:	69e3      	ldr	r3, [r4, #28]
 800b2a4:	60f0      	str	r0, [r6, #12]
 800b2a6:	68db      	ldr	r3, [r3, #12]
 800b2a8:	2b00      	cmp	r3, #0
 800b2aa:	d1e4      	bne.n	800b276 <_Balloc+0x2e>
 800b2ac:	2000      	movs	r0, #0
 800b2ae:	bd70      	pop	{r4, r5, r6, pc}
 800b2b0:	6802      	ldr	r2, [r0, #0]
 800b2b2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800b2b6:	2300      	movs	r3, #0
 800b2b8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800b2bc:	e7f7      	b.n	800b2ae <_Balloc+0x66>
 800b2be:	bf00      	nop
 800b2c0:	0800c435 	.word	0x0800c435
 800b2c4:	0800c4b5 	.word	0x0800c4b5

0800b2c8 <_Bfree>:
 800b2c8:	b570      	push	{r4, r5, r6, lr}
 800b2ca:	69c6      	ldr	r6, [r0, #28]
 800b2cc:	4605      	mov	r5, r0
 800b2ce:	460c      	mov	r4, r1
 800b2d0:	b976      	cbnz	r6, 800b2f0 <_Bfree+0x28>
 800b2d2:	2010      	movs	r0, #16
 800b2d4:	f7ff ff02 	bl	800b0dc <malloc>
 800b2d8:	4602      	mov	r2, r0
 800b2da:	61e8      	str	r0, [r5, #28]
 800b2dc:	b920      	cbnz	r0, 800b2e8 <_Bfree+0x20>
 800b2de:	4b09      	ldr	r3, [pc, #36]	@ (800b304 <_Bfree+0x3c>)
 800b2e0:	4809      	ldr	r0, [pc, #36]	@ (800b308 <_Bfree+0x40>)
 800b2e2:	218f      	movs	r1, #143	@ 0x8f
 800b2e4:	f000 fdca 	bl	800be7c <__assert_func>
 800b2e8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b2ec:	6006      	str	r6, [r0, #0]
 800b2ee:	60c6      	str	r6, [r0, #12]
 800b2f0:	b13c      	cbz	r4, 800b302 <_Bfree+0x3a>
 800b2f2:	69eb      	ldr	r3, [r5, #28]
 800b2f4:	6862      	ldr	r2, [r4, #4]
 800b2f6:	68db      	ldr	r3, [r3, #12]
 800b2f8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800b2fc:	6021      	str	r1, [r4, #0]
 800b2fe:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800b302:	bd70      	pop	{r4, r5, r6, pc}
 800b304:	0800c435 	.word	0x0800c435
 800b308:	0800c4b5 	.word	0x0800c4b5

0800b30c <__multadd>:
 800b30c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b310:	690d      	ldr	r5, [r1, #16]
 800b312:	4607      	mov	r7, r0
 800b314:	460c      	mov	r4, r1
 800b316:	461e      	mov	r6, r3
 800b318:	f101 0c14 	add.w	ip, r1, #20
 800b31c:	2000      	movs	r0, #0
 800b31e:	f8dc 3000 	ldr.w	r3, [ip]
 800b322:	b299      	uxth	r1, r3
 800b324:	fb02 6101 	mla	r1, r2, r1, r6
 800b328:	0c1e      	lsrs	r6, r3, #16
 800b32a:	0c0b      	lsrs	r3, r1, #16
 800b32c:	fb02 3306 	mla	r3, r2, r6, r3
 800b330:	b289      	uxth	r1, r1
 800b332:	3001      	adds	r0, #1
 800b334:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800b338:	4285      	cmp	r5, r0
 800b33a:	f84c 1b04 	str.w	r1, [ip], #4
 800b33e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800b342:	dcec      	bgt.n	800b31e <__multadd+0x12>
 800b344:	b30e      	cbz	r6, 800b38a <__multadd+0x7e>
 800b346:	68a3      	ldr	r3, [r4, #8]
 800b348:	42ab      	cmp	r3, r5
 800b34a:	dc19      	bgt.n	800b380 <__multadd+0x74>
 800b34c:	6861      	ldr	r1, [r4, #4]
 800b34e:	4638      	mov	r0, r7
 800b350:	3101      	adds	r1, #1
 800b352:	f7ff ff79 	bl	800b248 <_Balloc>
 800b356:	4680      	mov	r8, r0
 800b358:	b928      	cbnz	r0, 800b366 <__multadd+0x5a>
 800b35a:	4602      	mov	r2, r0
 800b35c:	4b0c      	ldr	r3, [pc, #48]	@ (800b390 <__multadd+0x84>)
 800b35e:	480d      	ldr	r0, [pc, #52]	@ (800b394 <__multadd+0x88>)
 800b360:	21ba      	movs	r1, #186	@ 0xba
 800b362:	f000 fd8b 	bl	800be7c <__assert_func>
 800b366:	6922      	ldr	r2, [r4, #16]
 800b368:	3202      	adds	r2, #2
 800b36a:	f104 010c 	add.w	r1, r4, #12
 800b36e:	0092      	lsls	r2, r2, #2
 800b370:	300c      	adds	r0, #12
 800b372:	f000 fd75 	bl	800be60 <memcpy>
 800b376:	4621      	mov	r1, r4
 800b378:	4638      	mov	r0, r7
 800b37a:	f7ff ffa5 	bl	800b2c8 <_Bfree>
 800b37e:	4644      	mov	r4, r8
 800b380:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800b384:	3501      	adds	r5, #1
 800b386:	615e      	str	r6, [r3, #20]
 800b388:	6125      	str	r5, [r4, #16]
 800b38a:	4620      	mov	r0, r4
 800b38c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b390:	0800c4a4 	.word	0x0800c4a4
 800b394:	0800c4b5 	.word	0x0800c4b5

0800b398 <__hi0bits>:
 800b398:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800b39c:	4603      	mov	r3, r0
 800b39e:	bf36      	itet	cc
 800b3a0:	0403      	lslcc	r3, r0, #16
 800b3a2:	2000      	movcs	r0, #0
 800b3a4:	2010      	movcc	r0, #16
 800b3a6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800b3aa:	bf3c      	itt	cc
 800b3ac:	021b      	lslcc	r3, r3, #8
 800b3ae:	3008      	addcc	r0, #8
 800b3b0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b3b4:	bf3c      	itt	cc
 800b3b6:	011b      	lslcc	r3, r3, #4
 800b3b8:	3004      	addcc	r0, #4
 800b3ba:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b3be:	bf3c      	itt	cc
 800b3c0:	009b      	lslcc	r3, r3, #2
 800b3c2:	3002      	addcc	r0, #2
 800b3c4:	2b00      	cmp	r3, #0
 800b3c6:	db05      	blt.n	800b3d4 <__hi0bits+0x3c>
 800b3c8:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800b3cc:	f100 0001 	add.w	r0, r0, #1
 800b3d0:	bf08      	it	eq
 800b3d2:	2020      	moveq	r0, #32
 800b3d4:	4770      	bx	lr

0800b3d6 <__lo0bits>:
 800b3d6:	6803      	ldr	r3, [r0, #0]
 800b3d8:	4602      	mov	r2, r0
 800b3da:	f013 0007 	ands.w	r0, r3, #7
 800b3de:	d00b      	beq.n	800b3f8 <__lo0bits+0x22>
 800b3e0:	07d9      	lsls	r1, r3, #31
 800b3e2:	d421      	bmi.n	800b428 <__lo0bits+0x52>
 800b3e4:	0798      	lsls	r0, r3, #30
 800b3e6:	bf49      	itett	mi
 800b3e8:	085b      	lsrmi	r3, r3, #1
 800b3ea:	089b      	lsrpl	r3, r3, #2
 800b3ec:	2001      	movmi	r0, #1
 800b3ee:	6013      	strmi	r3, [r2, #0]
 800b3f0:	bf5c      	itt	pl
 800b3f2:	6013      	strpl	r3, [r2, #0]
 800b3f4:	2002      	movpl	r0, #2
 800b3f6:	4770      	bx	lr
 800b3f8:	b299      	uxth	r1, r3
 800b3fa:	b909      	cbnz	r1, 800b400 <__lo0bits+0x2a>
 800b3fc:	0c1b      	lsrs	r3, r3, #16
 800b3fe:	2010      	movs	r0, #16
 800b400:	b2d9      	uxtb	r1, r3
 800b402:	b909      	cbnz	r1, 800b408 <__lo0bits+0x32>
 800b404:	3008      	adds	r0, #8
 800b406:	0a1b      	lsrs	r3, r3, #8
 800b408:	0719      	lsls	r1, r3, #28
 800b40a:	bf04      	itt	eq
 800b40c:	091b      	lsreq	r3, r3, #4
 800b40e:	3004      	addeq	r0, #4
 800b410:	0799      	lsls	r1, r3, #30
 800b412:	bf04      	itt	eq
 800b414:	089b      	lsreq	r3, r3, #2
 800b416:	3002      	addeq	r0, #2
 800b418:	07d9      	lsls	r1, r3, #31
 800b41a:	d403      	bmi.n	800b424 <__lo0bits+0x4e>
 800b41c:	085b      	lsrs	r3, r3, #1
 800b41e:	f100 0001 	add.w	r0, r0, #1
 800b422:	d003      	beq.n	800b42c <__lo0bits+0x56>
 800b424:	6013      	str	r3, [r2, #0]
 800b426:	4770      	bx	lr
 800b428:	2000      	movs	r0, #0
 800b42a:	4770      	bx	lr
 800b42c:	2020      	movs	r0, #32
 800b42e:	4770      	bx	lr

0800b430 <__i2b>:
 800b430:	b510      	push	{r4, lr}
 800b432:	460c      	mov	r4, r1
 800b434:	2101      	movs	r1, #1
 800b436:	f7ff ff07 	bl	800b248 <_Balloc>
 800b43a:	4602      	mov	r2, r0
 800b43c:	b928      	cbnz	r0, 800b44a <__i2b+0x1a>
 800b43e:	4b05      	ldr	r3, [pc, #20]	@ (800b454 <__i2b+0x24>)
 800b440:	4805      	ldr	r0, [pc, #20]	@ (800b458 <__i2b+0x28>)
 800b442:	f240 1145 	movw	r1, #325	@ 0x145
 800b446:	f000 fd19 	bl	800be7c <__assert_func>
 800b44a:	2301      	movs	r3, #1
 800b44c:	6144      	str	r4, [r0, #20]
 800b44e:	6103      	str	r3, [r0, #16]
 800b450:	bd10      	pop	{r4, pc}
 800b452:	bf00      	nop
 800b454:	0800c4a4 	.word	0x0800c4a4
 800b458:	0800c4b5 	.word	0x0800c4b5

0800b45c <__multiply>:
 800b45c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b460:	4617      	mov	r7, r2
 800b462:	690a      	ldr	r2, [r1, #16]
 800b464:	693b      	ldr	r3, [r7, #16]
 800b466:	429a      	cmp	r2, r3
 800b468:	bfa8      	it	ge
 800b46a:	463b      	movge	r3, r7
 800b46c:	4689      	mov	r9, r1
 800b46e:	bfa4      	itt	ge
 800b470:	460f      	movge	r7, r1
 800b472:	4699      	movge	r9, r3
 800b474:	693d      	ldr	r5, [r7, #16]
 800b476:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800b47a:	68bb      	ldr	r3, [r7, #8]
 800b47c:	6879      	ldr	r1, [r7, #4]
 800b47e:	eb05 060a 	add.w	r6, r5, sl
 800b482:	42b3      	cmp	r3, r6
 800b484:	b085      	sub	sp, #20
 800b486:	bfb8      	it	lt
 800b488:	3101      	addlt	r1, #1
 800b48a:	f7ff fedd 	bl	800b248 <_Balloc>
 800b48e:	b930      	cbnz	r0, 800b49e <__multiply+0x42>
 800b490:	4602      	mov	r2, r0
 800b492:	4b41      	ldr	r3, [pc, #260]	@ (800b598 <__multiply+0x13c>)
 800b494:	4841      	ldr	r0, [pc, #260]	@ (800b59c <__multiply+0x140>)
 800b496:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800b49a:	f000 fcef 	bl	800be7c <__assert_func>
 800b49e:	f100 0414 	add.w	r4, r0, #20
 800b4a2:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800b4a6:	4623      	mov	r3, r4
 800b4a8:	2200      	movs	r2, #0
 800b4aa:	4573      	cmp	r3, lr
 800b4ac:	d320      	bcc.n	800b4f0 <__multiply+0x94>
 800b4ae:	f107 0814 	add.w	r8, r7, #20
 800b4b2:	f109 0114 	add.w	r1, r9, #20
 800b4b6:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800b4ba:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800b4be:	9302      	str	r3, [sp, #8]
 800b4c0:	1beb      	subs	r3, r5, r7
 800b4c2:	3b15      	subs	r3, #21
 800b4c4:	f023 0303 	bic.w	r3, r3, #3
 800b4c8:	3304      	adds	r3, #4
 800b4ca:	3715      	adds	r7, #21
 800b4cc:	42bd      	cmp	r5, r7
 800b4ce:	bf38      	it	cc
 800b4d0:	2304      	movcc	r3, #4
 800b4d2:	9301      	str	r3, [sp, #4]
 800b4d4:	9b02      	ldr	r3, [sp, #8]
 800b4d6:	9103      	str	r1, [sp, #12]
 800b4d8:	428b      	cmp	r3, r1
 800b4da:	d80c      	bhi.n	800b4f6 <__multiply+0x9a>
 800b4dc:	2e00      	cmp	r6, #0
 800b4de:	dd03      	ble.n	800b4e8 <__multiply+0x8c>
 800b4e0:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800b4e4:	2b00      	cmp	r3, #0
 800b4e6:	d055      	beq.n	800b594 <__multiply+0x138>
 800b4e8:	6106      	str	r6, [r0, #16]
 800b4ea:	b005      	add	sp, #20
 800b4ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b4f0:	f843 2b04 	str.w	r2, [r3], #4
 800b4f4:	e7d9      	b.n	800b4aa <__multiply+0x4e>
 800b4f6:	f8b1 a000 	ldrh.w	sl, [r1]
 800b4fa:	f1ba 0f00 	cmp.w	sl, #0
 800b4fe:	d01f      	beq.n	800b540 <__multiply+0xe4>
 800b500:	46c4      	mov	ip, r8
 800b502:	46a1      	mov	r9, r4
 800b504:	2700      	movs	r7, #0
 800b506:	f85c 2b04 	ldr.w	r2, [ip], #4
 800b50a:	f8d9 3000 	ldr.w	r3, [r9]
 800b50e:	fa1f fb82 	uxth.w	fp, r2
 800b512:	b29b      	uxth	r3, r3
 800b514:	fb0a 330b 	mla	r3, sl, fp, r3
 800b518:	443b      	add	r3, r7
 800b51a:	f8d9 7000 	ldr.w	r7, [r9]
 800b51e:	0c12      	lsrs	r2, r2, #16
 800b520:	0c3f      	lsrs	r7, r7, #16
 800b522:	fb0a 7202 	mla	r2, sl, r2, r7
 800b526:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800b52a:	b29b      	uxth	r3, r3
 800b52c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b530:	4565      	cmp	r5, ip
 800b532:	f849 3b04 	str.w	r3, [r9], #4
 800b536:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800b53a:	d8e4      	bhi.n	800b506 <__multiply+0xaa>
 800b53c:	9b01      	ldr	r3, [sp, #4]
 800b53e:	50e7      	str	r7, [r4, r3]
 800b540:	9b03      	ldr	r3, [sp, #12]
 800b542:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800b546:	3104      	adds	r1, #4
 800b548:	f1b9 0f00 	cmp.w	r9, #0
 800b54c:	d020      	beq.n	800b590 <__multiply+0x134>
 800b54e:	6823      	ldr	r3, [r4, #0]
 800b550:	4647      	mov	r7, r8
 800b552:	46a4      	mov	ip, r4
 800b554:	f04f 0a00 	mov.w	sl, #0
 800b558:	f8b7 b000 	ldrh.w	fp, [r7]
 800b55c:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800b560:	fb09 220b 	mla	r2, r9, fp, r2
 800b564:	4452      	add	r2, sl
 800b566:	b29b      	uxth	r3, r3
 800b568:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b56c:	f84c 3b04 	str.w	r3, [ip], #4
 800b570:	f857 3b04 	ldr.w	r3, [r7], #4
 800b574:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800b578:	f8bc 3000 	ldrh.w	r3, [ip]
 800b57c:	fb09 330a 	mla	r3, r9, sl, r3
 800b580:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800b584:	42bd      	cmp	r5, r7
 800b586:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800b58a:	d8e5      	bhi.n	800b558 <__multiply+0xfc>
 800b58c:	9a01      	ldr	r2, [sp, #4]
 800b58e:	50a3      	str	r3, [r4, r2]
 800b590:	3404      	adds	r4, #4
 800b592:	e79f      	b.n	800b4d4 <__multiply+0x78>
 800b594:	3e01      	subs	r6, #1
 800b596:	e7a1      	b.n	800b4dc <__multiply+0x80>
 800b598:	0800c4a4 	.word	0x0800c4a4
 800b59c:	0800c4b5 	.word	0x0800c4b5

0800b5a0 <__pow5mult>:
 800b5a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b5a4:	4615      	mov	r5, r2
 800b5a6:	f012 0203 	ands.w	r2, r2, #3
 800b5aa:	4607      	mov	r7, r0
 800b5ac:	460e      	mov	r6, r1
 800b5ae:	d007      	beq.n	800b5c0 <__pow5mult+0x20>
 800b5b0:	4c25      	ldr	r4, [pc, #148]	@ (800b648 <__pow5mult+0xa8>)
 800b5b2:	3a01      	subs	r2, #1
 800b5b4:	2300      	movs	r3, #0
 800b5b6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800b5ba:	f7ff fea7 	bl	800b30c <__multadd>
 800b5be:	4606      	mov	r6, r0
 800b5c0:	10ad      	asrs	r5, r5, #2
 800b5c2:	d03d      	beq.n	800b640 <__pow5mult+0xa0>
 800b5c4:	69fc      	ldr	r4, [r7, #28]
 800b5c6:	b97c      	cbnz	r4, 800b5e8 <__pow5mult+0x48>
 800b5c8:	2010      	movs	r0, #16
 800b5ca:	f7ff fd87 	bl	800b0dc <malloc>
 800b5ce:	4602      	mov	r2, r0
 800b5d0:	61f8      	str	r0, [r7, #28]
 800b5d2:	b928      	cbnz	r0, 800b5e0 <__pow5mult+0x40>
 800b5d4:	4b1d      	ldr	r3, [pc, #116]	@ (800b64c <__pow5mult+0xac>)
 800b5d6:	481e      	ldr	r0, [pc, #120]	@ (800b650 <__pow5mult+0xb0>)
 800b5d8:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800b5dc:	f000 fc4e 	bl	800be7c <__assert_func>
 800b5e0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800b5e4:	6004      	str	r4, [r0, #0]
 800b5e6:	60c4      	str	r4, [r0, #12]
 800b5e8:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800b5ec:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800b5f0:	b94c      	cbnz	r4, 800b606 <__pow5mult+0x66>
 800b5f2:	f240 2171 	movw	r1, #625	@ 0x271
 800b5f6:	4638      	mov	r0, r7
 800b5f8:	f7ff ff1a 	bl	800b430 <__i2b>
 800b5fc:	2300      	movs	r3, #0
 800b5fe:	f8c8 0008 	str.w	r0, [r8, #8]
 800b602:	4604      	mov	r4, r0
 800b604:	6003      	str	r3, [r0, #0]
 800b606:	f04f 0900 	mov.w	r9, #0
 800b60a:	07eb      	lsls	r3, r5, #31
 800b60c:	d50a      	bpl.n	800b624 <__pow5mult+0x84>
 800b60e:	4631      	mov	r1, r6
 800b610:	4622      	mov	r2, r4
 800b612:	4638      	mov	r0, r7
 800b614:	f7ff ff22 	bl	800b45c <__multiply>
 800b618:	4631      	mov	r1, r6
 800b61a:	4680      	mov	r8, r0
 800b61c:	4638      	mov	r0, r7
 800b61e:	f7ff fe53 	bl	800b2c8 <_Bfree>
 800b622:	4646      	mov	r6, r8
 800b624:	106d      	asrs	r5, r5, #1
 800b626:	d00b      	beq.n	800b640 <__pow5mult+0xa0>
 800b628:	6820      	ldr	r0, [r4, #0]
 800b62a:	b938      	cbnz	r0, 800b63c <__pow5mult+0x9c>
 800b62c:	4622      	mov	r2, r4
 800b62e:	4621      	mov	r1, r4
 800b630:	4638      	mov	r0, r7
 800b632:	f7ff ff13 	bl	800b45c <__multiply>
 800b636:	6020      	str	r0, [r4, #0]
 800b638:	f8c0 9000 	str.w	r9, [r0]
 800b63c:	4604      	mov	r4, r0
 800b63e:	e7e4      	b.n	800b60a <__pow5mult+0x6a>
 800b640:	4630      	mov	r0, r6
 800b642:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b646:	bf00      	nop
 800b648:	0800c568 	.word	0x0800c568
 800b64c:	0800c435 	.word	0x0800c435
 800b650:	0800c4b5 	.word	0x0800c4b5

0800b654 <__lshift>:
 800b654:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b658:	460c      	mov	r4, r1
 800b65a:	6849      	ldr	r1, [r1, #4]
 800b65c:	6923      	ldr	r3, [r4, #16]
 800b65e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800b662:	68a3      	ldr	r3, [r4, #8]
 800b664:	4607      	mov	r7, r0
 800b666:	4691      	mov	r9, r2
 800b668:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800b66c:	f108 0601 	add.w	r6, r8, #1
 800b670:	42b3      	cmp	r3, r6
 800b672:	db0b      	blt.n	800b68c <__lshift+0x38>
 800b674:	4638      	mov	r0, r7
 800b676:	f7ff fde7 	bl	800b248 <_Balloc>
 800b67a:	4605      	mov	r5, r0
 800b67c:	b948      	cbnz	r0, 800b692 <__lshift+0x3e>
 800b67e:	4602      	mov	r2, r0
 800b680:	4b28      	ldr	r3, [pc, #160]	@ (800b724 <__lshift+0xd0>)
 800b682:	4829      	ldr	r0, [pc, #164]	@ (800b728 <__lshift+0xd4>)
 800b684:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800b688:	f000 fbf8 	bl	800be7c <__assert_func>
 800b68c:	3101      	adds	r1, #1
 800b68e:	005b      	lsls	r3, r3, #1
 800b690:	e7ee      	b.n	800b670 <__lshift+0x1c>
 800b692:	2300      	movs	r3, #0
 800b694:	f100 0114 	add.w	r1, r0, #20
 800b698:	f100 0210 	add.w	r2, r0, #16
 800b69c:	4618      	mov	r0, r3
 800b69e:	4553      	cmp	r3, sl
 800b6a0:	db33      	blt.n	800b70a <__lshift+0xb6>
 800b6a2:	6920      	ldr	r0, [r4, #16]
 800b6a4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800b6a8:	f104 0314 	add.w	r3, r4, #20
 800b6ac:	f019 091f 	ands.w	r9, r9, #31
 800b6b0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800b6b4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800b6b8:	d02b      	beq.n	800b712 <__lshift+0xbe>
 800b6ba:	f1c9 0e20 	rsb	lr, r9, #32
 800b6be:	468a      	mov	sl, r1
 800b6c0:	2200      	movs	r2, #0
 800b6c2:	6818      	ldr	r0, [r3, #0]
 800b6c4:	fa00 f009 	lsl.w	r0, r0, r9
 800b6c8:	4310      	orrs	r0, r2
 800b6ca:	f84a 0b04 	str.w	r0, [sl], #4
 800b6ce:	f853 2b04 	ldr.w	r2, [r3], #4
 800b6d2:	459c      	cmp	ip, r3
 800b6d4:	fa22 f20e 	lsr.w	r2, r2, lr
 800b6d8:	d8f3      	bhi.n	800b6c2 <__lshift+0x6e>
 800b6da:	ebac 0304 	sub.w	r3, ip, r4
 800b6de:	3b15      	subs	r3, #21
 800b6e0:	f023 0303 	bic.w	r3, r3, #3
 800b6e4:	3304      	adds	r3, #4
 800b6e6:	f104 0015 	add.w	r0, r4, #21
 800b6ea:	4560      	cmp	r0, ip
 800b6ec:	bf88      	it	hi
 800b6ee:	2304      	movhi	r3, #4
 800b6f0:	50ca      	str	r2, [r1, r3]
 800b6f2:	b10a      	cbz	r2, 800b6f8 <__lshift+0xa4>
 800b6f4:	f108 0602 	add.w	r6, r8, #2
 800b6f8:	3e01      	subs	r6, #1
 800b6fa:	4638      	mov	r0, r7
 800b6fc:	612e      	str	r6, [r5, #16]
 800b6fe:	4621      	mov	r1, r4
 800b700:	f7ff fde2 	bl	800b2c8 <_Bfree>
 800b704:	4628      	mov	r0, r5
 800b706:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b70a:	f842 0f04 	str.w	r0, [r2, #4]!
 800b70e:	3301      	adds	r3, #1
 800b710:	e7c5      	b.n	800b69e <__lshift+0x4a>
 800b712:	3904      	subs	r1, #4
 800b714:	f853 2b04 	ldr.w	r2, [r3], #4
 800b718:	f841 2f04 	str.w	r2, [r1, #4]!
 800b71c:	459c      	cmp	ip, r3
 800b71e:	d8f9      	bhi.n	800b714 <__lshift+0xc0>
 800b720:	e7ea      	b.n	800b6f8 <__lshift+0xa4>
 800b722:	bf00      	nop
 800b724:	0800c4a4 	.word	0x0800c4a4
 800b728:	0800c4b5 	.word	0x0800c4b5

0800b72c <__mcmp>:
 800b72c:	690a      	ldr	r2, [r1, #16]
 800b72e:	4603      	mov	r3, r0
 800b730:	6900      	ldr	r0, [r0, #16]
 800b732:	1a80      	subs	r0, r0, r2
 800b734:	b530      	push	{r4, r5, lr}
 800b736:	d10e      	bne.n	800b756 <__mcmp+0x2a>
 800b738:	3314      	adds	r3, #20
 800b73a:	3114      	adds	r1, #20
 800b73c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800b740:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800b744:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800b748:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800b74c:	4295      	cmp	r5, r2
 800b74e:	d003      	beq.n	800b758 <__mcmp+0x2c>
 800b750:	d205      	bcs.n	800b75e <__mcmp+0x32>
 800b752:	f04f 30ff 	mov.w	r0, #4294967295
 800b756:	bd30      	pop	{r4, r5, pc}
 800b758:	42a3      	cmp	r3, r4
 800b75a:	d3f3      	bcc.n	800b744 <__mcmp+0x18>
 800b75c:	e7fb      	b.n	800b756 <__mcmp+0x2a>
 800b75e:	2001      	movs	r0, #1
 800b760:	e7f9      	b.n	800b756 <__mcmp+0x2a>
	...

0800b764 <__mdiff>:
 800b764:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b768:	4689      	mov	r9, r1
 800b76a:	4606      	mov	r6, r0
 800b76c:	4611      	mov	r1, r2
 800b76e:	4648      	mov	r0, r9
 800b770:	4614      	mov	r4, r2
 800b772:	f7ff ffdb 	bl	800b72c <__mcmp>
 800b776:	1e05      	subs	r5, r0, #0
 800b778:	d112      	bne.n	800b7a0 <__mdiff+0x3c>
 800b77a:	4629      	mov	r1, r5
 800b77c:	4630      	mov	r0, r6
 800b77e:	f7ff fd63 	bl	800b248 <_Balloc>
 800b782:	4602      	mov	r2, r0
 800b784:	b928      	cbnz	r0, 800b792 <__mdiff+0x2e>
 800b786:	4b3f      	ldr	r3, [pc, #252]	@ (800b884 <__mdiff+0x120>)
 800b788:	f240 2137 	movw	r1, #567	@ 0x237
 800b78c:	483e      	ldr	r0, [pc, #248]	@ (800b888 <__mdiff+0x124>)
 800b78e:	f000 fb75 	bl	800be7c <__assert_func>
 800b792:	2301      	movs	r3, #1
 800b794:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800b798:	4610      	mov	r0, r2
 800b79a:	b003      	add	sp, #12
 800b79c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b7a0:	bfbc      	itt	lt
 800b7a2:	464b      	movlt	r3, r9
 800b7a4:	46a1      	movlt	r9, r4
 800b7a6:	4630      	mov	r0, r6
 800b7a8:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800b7ac:	bfba      	itte	lt
 800b7ae:	461c      	movlt	r4, r3
 800b7b0:	2501      	movlt	r5, #1
 800b7b2:	2500      	movge	r5, #0
 800b7b4:	f7ff fd48 	bl	800b248 <_Balloc>
 800b7b8:	4602      	mov	r2, r0
 800b7ba:	b918      	cbnz	r0, 800b7c4 <__mdiff+0x60>
 800b7bc:	4b31      	ldr	r3, [pc, #196]	@ (800b884 <__mdiff+0x120>)
 800b7be:	f240 2145 	movw	r1, #581	@ 0x245
 800b7c2:	e7e3      	b.n	800b78c <__mdiff+0x28>
 800b7c4:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800b7c8:	6926      	ldr	r6, [r4, #16]
 800b7ca:	60c5      	str	r5, [r0, #12]
 800b7cc:	f109 0310 	add.w	r3, r9, #16
 800b7d0:	f109 0514 	add.w	r5, r9, #20
 800b7d4:	f104 0e14 	add.w	lr, r4, #20
 800b7d8:	f100 0b14 	add.w	fp, r0, #20
 800b7dc:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800b7e0:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800b7e4:	9301      	str	r3, [sp, #4]
 800b7e6:	46d9      	mov	r9, fp
 800b7e8:	f04f 0c00 	mov.w	ip, #0
 800b7ec:	9b01      	ldr	r3, [sp, #4]
 800b7ee:	f85e 0b04 	ldr.w	r0, [lr], #4
 800b7f2:	f853 af04 	ldr.w	sl, [r3, #4]!
 800b7f6:	9301      	str	r3, [sp, #4]
 800b7f8:	fa1f f38a 	uxth.w	r3, sl
 800b7fc:	4619      	mov	r1, r3
 800b7fe:	b283      	uxth	r3, r0
 800b800:	1acb      	subs	r3, r1, r3
 800b802:	0c00      	lsrs	r0, r0, #16
 800b804:	4463      	add	r3, ip
 800b806:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800b80a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800b80e:	b29b      	uxth	r3, r3
 800b810:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800b814:	4576      	cmp	r6, lr
 800b816:	f849 3b04 	str.w	r3, [r9], #4
 800b81a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800b81e:	d8e5      	bhi.n	800b7ec <__mdiff+0x88>
 800b820:	1b33      	subs	r3, r6, r4
 800b822:	3b15      	subs	r3, #21
 800b824:	f023 0303 	bic.w	r3, r3, #3
 800b828:	3415      	adds	r4, #21
 800b82a:	3304      	adds	r3, #4
 800b82c:	42a6      	cmp	r6, r4
 800b82e:	bf38      	it	cc
 800b830:	2304      	movcc	r3, #4
 800b832:	441d      	add	r5, r3
 800b834:	445b      	add	r3, fp
 800b836:	461e      	mov	r6, r3
 800b838:	462c      	mov	r4, r5
 800b83a:	4544      	cmp	r4, r8
 800b83c:	d30e      	bcc.n	800b85c <__mdiff+0xf8>
 800b83e:	f108 0103 	add.w	r1, r8, #3
 800b842:	1b49      	subs	r1, r1, r5
 800b844:	f021 0103 	bic.w	r1, r1, #3
 800b848:	3d03      	subs	r5, #3
 800b84a:	45a8      	cmp	r8, r5
 800b84c:	bf38      	it	cc
 800b84e:	2100      	movcc	r1, #0
 800b850:	440b      	add	r3, r1
 800b852:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800b856:	b191      	cbz	r1, 800b87e <__mdiff+0x11a>
 800b858:	6117      	str	r7, [r2, #16]
 800b85a:	e79d      	b.n	800b798 <__mdiff+0x34>
 800b85c:	f854 1b04 	ldr.w	r1, [r4], #4
 800b860:	46e6      	mov	lr, ip
 800b862:	0c08      	lsrs	r0, r1, #16
 800b864:	fa1c fc81 	uxtah	ip, ip, r1
 800b868:	4471      	add	r1, lr
 800b86a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800b86e:	b289      	uxth	r1, r1
 800b870:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800b874:	f846 1b04 	str.w	r1, [r6], #4
 800b878:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800b87c:	e7dd      	b.n	800b83a <__mdiff+0xd6>
 800b87e:	3f01      	subs	r7, #1
 800b880:	e7e7      	b.n	800b852 <__mdiff+0xee>
 800b882:	bf00      	nop
 800b884:	0800c4a4 	.word	0x0800c4a4
 800b888:	0800c4b5 	.word	0x0800c4b5

0800b88c <__d2b>:
 800b88c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800b890:	460f      	mov	r7, r1
 800b892:	2101      	movs	r1, #1
 800b894:	ec59 8b10 	vmov	r8, r9, d0
 800b898:	4616      	mov	r6, r2
 800b89a:	f7ff fcd5 	bl	800b248 <_Balloc>
 800b89e:	4604      	mov	r4, r0
 800b8a0:	b930      	cbnz	r0, 800b8b0 <__d2b+0x24>
 800b8a2:	4602      	mov	r2, r0
 800b8a4:	4b23      	ldr	r3, [pc, #140]	@ (800b934 <__d2b+0xa8>)
 800b8a6:	4824      	ldr	r0, [pc, #144]	@ (800b938 <__d2b+0xac>)
 800b8a8:	f240 310f 	movw	r1, #783	@ 0x30f
 800b8ac:	f000 fae6 	bl	800be7c <__assert_func>
 800b8b0:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800b8b4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800b8b8:	b10d      	cbz	r5, 800b8be <__d2b+0x32>
 800b8ba:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800b8be:	9301      	str	r3, [sp, #4]
 800b8c0:	f1b8 0300 	subs.w	r3, r8, #0
 800b8c4:	d023      	beq.n	800b90e <__d2b+0x82>
 800b8c6:	4668      	mov	r0, sp
 800b8c8:	9300      	str	r3, [sp, #0]
 800b8ca:	f7ff fd84 	bl	800b3d6 <__lo0bits>
 800b8ce:	e9dd 1200 	ldrd	r1, r2, [sp]
 800b8d2:	b1d0      	cbz	r0, 800b90a <__d2b+0x7e>
 800b8d4:	f1c0 0320 	rsb	r3, r0, #32
 800b8d8:	fa02 f303 	lsl.w	r3, r2, r3
 800b8dc:	430b      	orrs	r3, r1
 800b8de:	40c2      	lsrs	r2, r0
 800b8e0:	6163      	str	r3, [r4, #20]
 800b8e2:	9201      	str	r2, [sp, #4]
 800b8e4:	9b01      	ldr	r3, [sp, #4]
 800b8e6:	61a3      	str	r3, [r4, #24]
 800b8e8:	2b00      	cmp	r3, #0
 800b8ea:	bf0c      	ite	eq
 800b8ec:	2201      	moveq	r2, #1
 800b8ee:	2202      	movne	r2, #2
 800b8f0:	6122      	str	r2, [r4, #16]
 800b8f2:	b1a5      	cbz	r5, 800b91e <__d2b+0x92>
 800b8f4:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800b8f8:	4405      	add	r5, r0
 800b8fa:	603d      	str	r5, [r7, #0]
 800b8fc:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800b900:	6030      	str	r0, [r6, #0]
 800b902:	4620      	mov	r0, r4
 800b904:	b003      	add	sp, #12
 800b906:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b90a:	6161      	str	r1, [r4, #20]
 800b90c:	e7ea      	b.n	800b8e4 <__d2b+0x58>
 800b90e:	a801      	add	r0, sp, #4
 800b910:	f7ff fd61 	bl	800b3d6 <__lo0bits>
 800b914:	9b01      	ldr	r3, [sp, #4]
 800b916:	6163      	str	r3, [r4, #20]
 800b918:	3020      	adds	r0, #32
 800b91a:	2201      	movs	r2, #1
 800b91c:	e7e8      	b.n	800b8f0 <__d2b+0x64>
 800b91e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800b922:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800b926:	6038      	str	r0, [r7, #0]
 800b928:	6918      	ldr	r0, [r3, #16]
 800b92a:	f7ff fd35 	bl	800b398 <__hi0bits>
 800b92e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800b932:	e7e5      	b.n	800b900 <__d2b+0x74>
 800b934:	0800c4a4 	.word	0x0800c4a4
 800b938:	0800c4b5 	.word	0x0800c4b5

0800b93c <__sfputc_r>:
 800b93c:	6893      	ldr	r3, [r2, #8]
 800b93e:	3b01      	subs	r3, #1
 800b940:	2b00      	cmp	r3, #0
 800b942:	b410      	push	{r4}
 800b944:	6093      	str	r3, [r2, #8]
 800b946:	da08      	bge.n	800b95a <__sfputc_r+0x1e>
 800b948:	6994      	ldr	r4, [r2, #24]
 800b94a:	42a3      	cmp	r3, r4
 800b94c:	db01      	blt.n	800b952 <__sfputc_r+0x16>
 800b94e:	290a      	cmp	r1, #10
 800b950:	d103      	bne.n	800b95a <__sfputc_r+0x1e>
 800b952:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b956:	f000 b9df 	b.w	800bd18 <__swbuf_r>
 800b95a:	6813      	ldr	r3, [r2, #0]
 800b95c:	1c58      	adds	r0, r3, #1
 800b95e:	6010      	str	r0, [r2, #0]
 800b960:	7019      	strb	r1, [r3, #0]
 800b962:	4608      	mov	r0, r1
 800b964:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b968:	4770      	bx	lr

0800b96a <__sfputs_r>:
 800b96a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b96c:	4606      	mov	r6, r0
 800b96e:	460f      	mov	r7, r1
 800b970:	4614      	mov	r4, r2
 800b972:	18d5      	adds	r5, r2, r3
 800b974:	42ac      	cmp	r4, r5
 800b976:	d101      	bne.n	800b97c <__sfputs_r+0x12>
 800b978:	2000      	movs	r0, #0
 800b97a:	e007      	b.n	800b98c <__sfputs_r+0x22>
 800b97c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b980:	463a      	mov	r2, r7
 800b982:	4630      	mov	r0, r6
 800b984:	f7ff ffda 	bl	800b93c <__sfputc_r>
 800b988:	1c43      	adds	r3, r0, #1
 800b98a:	d1f3      	bne.n	800b974 <__sfputs_r+0xa>
 800b98c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800b990 <_vfiprintf_r>:
 800b990:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b994:	460d      	mov	r5, r1
 800b996:	b09d      	sub	sp, #116	@ 0x74
 800b998:	4614      	mov	r4, r2
 800b99a:	4698      	mov	r8, r3
 800b99c:	4606      	mov	r6, r0
 800b99e:	b118      	cbz	r0, 800b9a8 <_vfiprintf_r+0x18>
 800b9a0:	6a03      	ldr	r3, [r0, #32]
 800b9a2:	b90b      	cbnz	r3, 800b9a8 <_vfiprintf_r+0x18>
 800b9a4:	f7fe fbea 	bl	800a17c <__sinit>
 800b9a8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b9aa:	07d9      	lsls	r1, r3, #31
 800b9ac:	d405      	bmi.n	800b9ba <_vfiprintf_r+0x2a>
 800b9ae:	89ab      	ldrh	r3, [r5, #12]
 800b9b0:	059a      	lsls	r2, r3, #22
 800b9b2:	d402      	bmi.n	800b9ba <_vfiprintf_r+0x2a>
 800b9b4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b9b6:	f7fe fcea 	bl	800a38e <__retarget_lock_acquire_recursive>
 800b9ba:	89ab      	ldrh	r3, [r5, #12]
 800b9bc:	071b      	lsls	r3, r3, #28
 800b9be:	d501      	bpl.n	800b9c4 <_vfiprintf_r+0x34>
 800b9c0:	692b      	ldr	r3, [r5, #16]
 800b9c2:	b99b      	cbnz	r3, 800b9ec <_vfiprintf_r+0x5c>
 800b9c4:	4629      	mov	r1, r5
 800b9c6:	4630      	mov	r0, r6
 800b9c8:	f000 f9e4 	bl	800bd94 <__swsetup_r>
 800b9cc:	b170      	cbz	r0, 800b9ec <_vfiprintf_r+0x5c>
 800b9ce:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b9d0:	07dc      	lsls	r4, r3, #31
 800b9d2:	d504      	bpl.n	800b9de <_vfiprintf_r+0x4e>
 800b9d4:	f04f 30ff 	mov.w	r0, #4294967295
 800b9d8:	b01d      	add	sp, #116	@ 0x74
 800b9da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b9de:	89ab      	ldrh	r3, [r5, #12]
 800b9e0:	0598      	lsls	r0, r3, #22
 800b9e2:	d4f7      	bmi.n	800b9d4 <_vfiprintf_r+0x44>
 800b9e4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b9e6:	f7fe fcd3 	bl	800a390 <__retarget_lock_release_recursive>
 800b9ea:	e7f3      	b.n	800b9d4 <_vfiprintf_r+0x44>
 800b9ec:	2300      	movs	r3, #0
 800b9ee:	9309      	str	r3, [sp, #36]	@ 0x24
 800b9f0:	2320      	movs	r3, #32
 800b9f2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800b9f6:	f8cd 800c 	str.w	r8, [sp, #12]
 800b9fa:	2330      	movs	r3, #48	@ 0x30
 800b9fc:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800bbac <_vfiprintf_r+0x21c>
 800ba00:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800ba04:	f04f 0901 	mov.w	r9, #1
 800ba08:	4623      	mov	r3, r4
 800ba0a:	469a      	mov	sl, r3
 800ba0c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ba10:	b10a      	cbz	r2, 800ba16 <_vfiprintf_r+0x86>
 800ba12:	2a25      	cmp	r2, #37	@ 0x25
 800ba14:	d1f9      	bne.n	800ba0a <_vfiprintf_r+0x7a>
 800ba16:	ebba 0b04 	subs.w	fp, sl, r4
 800ba1a:	d00b      	beq.n	800ba34 <_vfiprintf_r+0xa4>
 800ba1c:	465b      	mov	r3, fp
 800ba1e:	4622      	mov	r2, r4
 800ba20:	4629      	mov	r1, r5
 800ba22:	4630      	mov	r0, r6
 800ba24:	f7ff ffa1 	bl	800b96a <__sfputs_r>
 800ba28:	3001      	adds	r0, #1
 800ba2a:	f000 80a7 	beq.w	800bb7c <_vfiprintf_r+0x1ec>
 800ba2e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ba30:	445a      	add	r2, fp
 800ba32:	9209      	str	r2, [sp, #36]	@ 0x24
 800ba34:	f89a 3000 	ldrb.w	r3, [sl]
 800ba38:	2b00      	cmp	r3, #0
 800ba3a:	f000 809f 	beq.w	800bb7c <_vfiprintf_r+0x1ec>
 800ba3e:	2300      	movs	r3, #0
 800ba40:	f04f 32ff 	mov.w	r2, #4294967295
 800ba44:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ba48:	f10a 0a01 	add.w	sl, sl, #1
 800ba4c:	9304      	str	r3, [sp, #16]
 800ba4e:	9307      	str	r3, [sp, #28]
 800ba50:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800ba54:	931a      	str	r3, [sp, #104]	@ 0x68
 800ba56:	4654      	mov	r4, sl
 800ba58:	2205      	movs	r2, #5
 800ba5a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ba5e:	4853      	ldr	r0, [pc, #332]	@ (800bbac <_vfiprintf_r+0x21c>)
 800ba60:	f7f4 fbd6 	bl	8000210 <memchr>
 800ba64:	9a04      	ldr	r2, [sp, #16]
 800ba66:	b9d8      	cbnz	r0, 800baa0 <_vfiprintf_r+0x110>
 800ba68:	06d1      	lsls	r1, r2, #27
 800ba6a:	bf44      	itt	mi
 800ba6c:	2320      	movmi	r3, #32
 800ba6e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ba72:	0713      	lsls	r3, r2, #28
 800ba74:	bf44      	itt	mi
 800ba76:	232b      	movmi	r3, #43	@ 0x2b
 800ba78:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ba7c:	f89a 3000 	ldrb.w	r3, [sl]
 800ba80:	2b2a      	cmp	r3, #42	@ 0x2a
 800ba82:	d015      	beq.n	800bab0 <_vfiprintf_r+0x120>
 800ba84:	9a07      	ldr	r2, [sp, #28]
 800ba86:	4654      	mov	r4, sl
 800ba88:	2000      	movs	r0, #0
 800ba8a:	f04f 0c0a 	mov.w	ip, #10
 800ba8e:	4621      	mov	r1, r4
 800ba90:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ba94:	3b30      	subs	r3, #48	@ 0x30
 800ba96:	2b09      	cmp	r3, #9
 800ba98:	d94b      	bls.n	800bb32 <_vfiprintf_r+0x1a2>
 800ba9a:	b1b0      	cbz	r0, 800baca <_vfiprintf_r+0x13a>
 800ba9c:	9207      	str	r2, [sp, #28]
 800ba9e:	e014      	b.n	800baca <_vfiprintf_r+0x13a>
 800baa0:	eba0 0308 	sub.w	r3, r0, r8
 800baa4:	fa09 f303 	lsl.w	r3, r9, r3
 800baa8:	4313      	orrs	r3, r2
 800baaa:	9304      	str	r3, [sp, #16]
 800baac:	46a2      	mov	sl, r4
 800baae:	e7d2      	b.n	800ba56 <_vfiprintf_r+0xc6>
 800bab0:	9b03      	ldr	r3, [sp, #12]
 800bab2:	1d19      	adds	r1, r3, #4
 800bab4:	681b      	ldr	r3, [r3, #0]
 800bab6:	9103      	str	r1, [sp, #12]
 800bab8:	2b00      	cmp	r3, #0
 800baba:	bfbb      	ittet	lt
 800babc:	425b      	neglt	r3, r3
 800babe:	f042 0202 	orrlt.w	r2, r2, #2
 800bac2:	9307      	strge	r3, [sp, #28]
 800bac4:	9307      	strlt	r3, [sp, #28]
 800bac6:	bfb8      	it	lt
 800bac8:	9204      	strlt	r2, [sp, #16]
 800baca:	7823      	ldrb	r3, [r4, #0]
 800bacc:	2b2e      	cmp	r3, #46	@ 0x2e
 800bace:	d10a      	bne.n	800bae6 <_vfiprintf_r+0x156>
 800bad0:	7863      	ldrb	r3, [r4, #1]
 800bad2:	2b2a      	cmp	r3, #42	@ 0x2a
 800bad4:	d132      	bne.n	800bb3c <_vfiprintf_r+0x1ac>
 800bad6:	9b03      	ldr	r3, [sp, #12]
 800bad8:	1d1a      	adds	r2, r3, #4
 800bada:	681b      	ldr	r3, [r3, #0]
 800badc:	9203      	str	r2, [sp, #12]
 800bade:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800bae2:	3402      	adds	r4, #2
 800bae4:	9305      	str	r3, [sp, #20]
 800bae6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800bbbc <_vfiprintf_r+0x22c>
 800baea:	7821      	ldrb	r1, [r4, #0]
 800baec:	2203      	movs	r2, #3
 800baee:	4650      	mov	r0, sl
 800baf0:	f7f4 fb8e 	bl	8000210 <memchr>
 800baf4:	b138      	cbz	r0, 800bb06 <_vfiprintf_r+0x176>
 800baf6:	9b04      	ldr	r3, [sp, #16]
 800baf8:	eba0 000a 	sub.w	r0, r0, sl
 800bafc:	2240      	movs	r2, #64	@ 0x40
 800bafe:	4082      	lsls	r2, r0
 800bb00:	4313      	orrs	r3, r2
 800bb02:	3401      	adds	r4, #1
 800bb04:	9304      	str	r3, [sp, #16]
 800bb06:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bb0a:	4829      	ldr	r0, [pc, #164]	@ (800bbb0 <_vfiprintf_r+0x220>)
 800bb0c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800bb10:	2206      	movs	r2, #6
 800bb12:	f7f4 fb7d 	bl	8000210 <memchr>
 800bb16:	2800      	cmp	r0, #0
 800bb18:	d03f      	beq.n	800bb9a <_vfiprintf_r+0x20a>
 800bb1a:	4b26      	ldr	r3, [pc, #152]	@ (800bbb4 <_vfiprintf_r+0x224>)
 800bb1c:	bb1b      	cbnz	r3, 800bb66 <_vfiprintf_r+0x1d6>
 800bb1e:	9b03      	ldr	r3, [sp, #12]
 800bb20:	3307      	adds	r3, #7
 800bb22:	f023 0307 	bic.w	r3, r3, #7
 800bb26:	3308      	adds	r3, #8
 800bb28:	9303      	str	r3, [sp, #12]
 800bb2a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bb2c:	443b      	add	r3, r7
 800bb2e:	9309      	str	r3, [sp, #36]	@ 0x24
 800bb30:	e76a      	b.n	800ba08 <_vfiprintf_r+0x78>
 800bb32:	fb0c 3202 	mla	r2, ip, r2, r3
 800bb36:	460c      	mov	r4, r1
 800bb38:	2001      	movs	r0, #1
 800bb3a:	e7a8      	b.n	800ba8e <_vfiprintf_r+0xfe>
 800bb3c:	2300      	movs	r3, #0
 800bb3e:	3401      	adds	r4, #1
 800bb40:	9305      	str	r3, [sp, #20]
 800bb42:	4619      	mov	r1, r3
 800bb44:	f04f 0c0a 	mov.w	ip, #10
 800bb48:	4620      	mov	r0, r4
 800bb4a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800bb4e:	3a30      	subs	r2, #48	@ 0x30
 800bb50:	2a09      	cmp	r2, #9
 800bb52:	d903      	bls.n	800bb5c <_vfiprintf_r+0x1cc>
 800bb54:	2b00      	cmp	r3, #0
 800bb56:	d0c6      	beq.n	800bae6 <_vfiprintf_r+0x156>
 800bb58:	9105      	str	r1, [sp, #20]
 800bb5a:	e7c4      	b.n	800bae6 <_vfiprintf_r+0x156>
 800bb5c:	fb0c 2101 	mla	r1, ip, r1, r2
 800bb60:	4604      	mov	r4, r0
 800bb62:	2301      	movs	r3, #1
 800bb64:	e7f0      	b.n	800bb48 <_vfiprintf_r+0x1b8>
 800bb66:	ab03      	add	r3, sp, #12
 800bb68:	9300      	str	r3, [sp, #0]
 800bb6a:	462a      	mov	r2, r5
 800bb6c:	4b12      	ldr	r3, [pc, #72]	@ (800bbb8 <_vfiprintf_r+0x228>)
 800bb6e:	a904      	add	r1, sp, #16
 800bb70:	4630      	mov	r0, r6
 800bb72:	f7fd fec1 	bl	80098f8 <_printf_float>
 800bb76:	4607      	mov	r7, r0
 800bb78:	1c78      	adds	r0, r7, #1
 800bb7a:	d1d6      	bne.n	800bb2a <_vfiprintf_r+0x19a>
 800bb7c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800bb7e:	07d9      	lsls	r1, r3, #31
 800bb80:	d405      	bmi.n	800bb8e <_vfiprintf_r+0x1fe>
 800bb82:	89ab      	ldrh	r3, [r5, #12]
 800bb84:	059a      	lsls	r2, r3, #22
 800bb86:	d402      	bmi.n	800bb8e <_vfiprintf_r+0x1fe>
 800bb88:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800bb8a:	f7fe fc01 	bl	800a390 <__retarget_lock_release_recursive>
 800bb8e:	89ab      	ldrh	r3, [r5, #12]
 800bb90:	065b      	lsls	r3, r3, #25
 800bb92:	f53f af1f 	bmi.w	800b9d4 <_vfiprintf_r+0x44>
 800bb96:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800bb98:	e71e      	b.n	800b9d8 <_vfiprintf_r+0x48>
 800bb9a:	ab03      	add	r3, sp, #12
 800bb9c:	9300      	str	r3, [sp, #0]
 800bb9e:	462a      	mov	r2, r5
 800bba0:	4b05      	ldr	r3, [pc, #20]	@ (800bbb8 <_vfiprintf_r+0x228>)
 800bba2:	a904      	add	r1, sp, #16
 800bba4:	4630      	mov	r0, r6
 800bba6:	f7fe f93f 	bl	8009e28 <_printf_i>
 800bbaa:	e7e4      	b.n	800bb76 <_vfiprintf_r+0x1e6>
 800bbac:	0800c50e 	.word	0x0800c50e
 800bbb0:	0800c518 	.word	0x0800c518
 800bbb4:	080098f9 	.word	0x080098f9
 800bbb8:	0800b96b 	.word	0x0800b96b
 800bbbc:	0800c514 	.word	0x0800c514

0800bbc0 <__sflush_r>:
 800bbc0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800bbc4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bbc8:	0716      	lsls	r6, r2, #28
 800bbca:	4605      	mov	r5, r0
 800bbcc:	460c      	mov	r4, r1
 800bbce:	d454      	bmi.n	800bc7a <__sflush_r+0xba>
 800bbd0:	684b      	ldr	r3, [r1, #4]
 800bbd2:	2b00      	cmp	r3, #0
 800bbd4:	dc02      	bgt.n	800bbdc <__sflush_r+0x1c>
 800bbd6:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800bbd8:	2b00      	cmp	r3, #0
 800bbda:	dd48      	ble.n	800bc6e <__sflush_r+0xae>
 800bbdc:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800bbde:	2e00      	cmp	r6, #0
 800bbe0:	d045      	beq.n	800bc6e <__sflush_r+0xae>
 800bbe2:	2300      	movs	r3, #0
 800bbe4:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800bbe8:	682f      	ldr	r7, [r5, #0]
 800bbea:	6a21      	ldr	r1, [r4, #32]
 800bbec:	602b      	str	r3, [r5, #0]
 800bbee:	d030      	beq.n	800bc52 <__sflush_r+0x92>
 800bbf0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800bbf2:	89a3      	ldrh	r3, [r4, #12]
 800bbf4:	0759      	lsls	r1, r3, #29
 800bbf6:	d505      	bpl.n	800bc04 <__sflush_r+0x44>
 800bbf8:	6863      	ldr	r3, [r4, #4]
 800bbfa:	1ad2      	subs	r2, r2, r3
 800bbfc:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800bbfe:	b10b      	cbz	r3, 800bc04 <__sflush_r+0x44>
 800bc00:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800bc02:	1ad2      	subs	r2, r2, r3
 800bc04:	2300      	movs	r3, #0
 800bc06:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800bc08:	6a21      	ldr	r1, [r4, #32]
 800bc0a:	4628      	mov	r0, r5
 800bc0c:	47b0      	blx	r6
 800bc0e:	1c43      	adds	r3, r0, #1
 800bc10:	89a3      	ldrh	r3, [r4, #12]
 800bc12:	d106      	bne.n	800bc22 <__sflush_r+0x62>
 800bc14:	6829      	ldr	r1, [r5, #0]
 800bc16:	291d      	cmp	r1, #29
 800bc18:	d82b      	bhi.n	800bc72 <__sflush_r+0xb2>
 800bc1a:	4a2a      	ldr	r2, [pc, #168]	@ (800bcc4 <__sflush_r+0x104>)
 800bc1c:	40ca      	lsrs	r2, r1
 800bc1e:	07d6      	lsls	r6, r2, #31
 800bc20:	d527      	bpl.n	800bc72 <__sflush_r+0xb2>
 800bc22:	2200      	movs	r2, #0
 800bc24:	6062      	str	r2, [r4, #4]
 800bc26:	04d9      	lsls	r1, r3, #19
 800bc28:	6922      	ldr	r2, [r4, #16]
 800bc2a:	6022      	str	r2, [r4, #0]
 800bc2c:	d504      	bpl.n	800bc38 <__sflush_r+0x78>
 800bc2e:	1c42      	adds	r2, r0, #1
 800bc30:	d101      	bne.n	800bc36 <__sflush_r+0x76>
 800bc32:	682b      	ldr	r3, [r5, #0]
 800bc34:	b903      	cbnz	r3, 800bc38 <__sflush_r+0x78>
 800bc36:	6560      	str	r0, [r4, #84]	@ 0x54
 800bc38:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800bc3a:	602f      	str	r7, [r5, #0]
 800bc3c:	b1b9      	cbz	r1, 800bc6e <__sflush_r+0xae>
 800bc3e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800bc42:	4299      	cmp	r1, r3
 800bc44:	d002      	beq.n	800bc4c <__sflush_r+0x8c>
 800bc46:	4628      	mov	r0, r5
 800bc48:	f7ff f9fe 	bl	800b048 <_free_r>
 800bc4c:	2300      	movs	r3, #0
 800bc4e:	6363      	str	r3, [r4, #52]	@ 0x34
 800bc50:	e00d      	b.n	800bc6e <__sflush_r+0xae>
 800bc52:	2301      	movs	r3, #1
 800bc54:	4628      	mov	r0, r5
 800bc56:	47b0      	blx	r6
 800bc58:	4602      	mov	r2, r0
 800bc5a:	1c50      	adds	r0, r2, #1
 800bc5c:	d1c9      	bne.n	800bbf2 <__sflush_r+0x32>
 800bc5e:	682b      	ldr	r3, [r5, #0]
 800bc60:	2b00      	cmp	r3, #0
 800bc62:	d0c6      	beq.n	800bbf2 <__sflush_r+0x32>
 800bc64:	2b1d      	cmp	r3, #29
 800bc66:	d001      	beq.n	800bc6c <__sflush_r+0xac>
 800bc68:	2b16      	cmp	r3, #22
 800bc6a:	d11e      	bne.n	800bcaa <__sflush_r+0xea>
 800bc6c:	602f      	str	r7, [r5, #0]
 800bc6e:	2000      	movs	r0, #0
 800bc70:	e022      	b.n	800bcb8 <__sflush_r+0xf8>
 800bc72:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bc76:	b21b      	sxth	r3, r3
 800bc78:	e01b      	b.n	800bcb2 <__sflush_r+0xf2>
 800bc7a:	690f      	ldr	r7, [r1, #16]
 800bc7c:	2f00      	cmp	r7, #0
 800bc7e:	d0f6      	beq.n	800bc6e <__sflush_r+0xae>
 800bc80:	0793      	lsls	r3, r2, #30
 800bc82:	680e      	ldr	r6, [r1, #0]
 800bc84:	bf08      	it	eq
 800bc86:	694b      	ldreq	r3, [r1, #20]
 800bc88:	600f      	str	r7, [r1, #0]
 800bc8a:	bf18      	it	ne
 800bc8c:	2300      	movne	r3, #0
 800bc8e:	eba6 0807 	sub.w	r8, r6, r7
 800bc92:	608b      	str	r3, [r1, #8]
 800bc94:	f1b8 0f00 	cmp.w	r8, #0
 800bc98:	dde9      	ble.n	800bc6e <__sflush_r+0xae>
 800bc9a:	6a21      	ldr	r1, [r4, #32]
 800bc9c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800bc9e:	4643      	mov	r3, r8
 800bca0:	463a      	mov	r2, r7
 800bca2:	4628      	mov	r0, r5
 800bca4:	47b0      	blx	r6
 800bca6:	2800      	cmp	r0, #0
 800bca8:	dc08      	bgt.n	800bcbc <__sflush_r+0xfc>
 800bcaa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bcae:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bcb2:	81a3      	strh	r3, [r4, #12]
 800bcb4:	f04f 30ff 	mov.w	r0, #4294967295
 800bcb8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bcbc:	4407      	add	r7, r0
 800bcbe:	eba8 0800 	sub.w	r8, r8, r0
 800bcc2:	e7e7      	b.n	800bc94 <__sflush_r+0xd4>
 800bcc4:	20400001 	.word	0x20400001

0800bcc8 <_fflush_r>:
 800bcc8:	b538      	push	{r3, r4, r5, lr}
 800bcca:	690b      	ldr	r3, [r1, #16]
 800bccc:	4605      	mov	r5, r0
 800bcce:	460c      	mov	r4, r1
 800bcd0:	b913      	cbnz	r3, 800bcd8 <_fflush_r+0x10>
 800bcd2:	2500      	movs	r5, #0
 800bcd4:	4628      	mov	r0, r5
 800bcd6:	bd38      	pop	{r3, r4, r5, pc}
 800bcd8:	b118      	cbz	r0, 800bce2 <_fflush_r+0x1a>
 800bcda:	6a03      	ldr	r3, [r0, #32]
 800bcdc:	b90b      	cbnz	r3, 800bce2 <_fflush_r+0x1a>
 800bcde:	f7fe fa4d 	bl	800a17c <__sinit>
 800bce2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bce6:	2b00      	cmp	r3, #0
 800bce8:	d0f3      	beq.n	800bcd2 <_fflush_r+0xa>
 800bcea:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800bcec:	07d0      	lsls	r0, r2, #31
 800bcee:	d404      	bmi.n	800bcfa <_fflush_r+0x32>
 800bcf0:	0599      	lsls	r1, r3, #22
 800bcf2:	d402      	bmi.n	800bcfa <_fflush_r+0x32>
 800bcf4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800bcf6:	f7fe fb4a 	bl	800a38e <__retarget_lock_acquire_recursive>
 800bcfa:	4628      	mov	r0, r5
 800bcfc:	4621      	mov	r1, r4
 800bcfe:	f7ff ff5f 	bl	800bbc0 <__sflush_r>
 800bd02:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800bd04:	07da      	lsls	r2, r3, #31
 800bd06:	4605      	mov	r5, r0
 800bd08:	d4e4      	bmi.n	800bcd4 <_fflush_r+0xc>
 800bd0a:	89a3      	ldrh	r3, [r4, #12]
 800bd0c:	059b      	lsls	r3, r3, #22
 800bd0e:	d4e1      	bmi.n	800bcd4 <_fflush_r+0xc>
 800bd10:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800bd12:	f7fe fb3d 	bl	800a390 <__retarget_lock_release_recursive>
 800bd16:	e7dd      	b.n	800bcd4 <_fflush_r+0xc>

0800bd18 <__swbuf_r>:
 800bd18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bd1a:	460e      	mov	r6, r1
 800bd1c:	4614      	mov	r4, r2
 800bd1e:	4605      	mov	r5, r0
 800bd20:	b118      	cbz	r0, 800bd2a <__swbuf_r+0x12>
 800bd22:	6a03      	ldr	r3, [r0, #32]
 800bd24:	b90b      	cbnz	r3, 800bd2a <__swbuf_r+0x12>
 800bd26:	f7fe fa29 	bl	800a17c <__sinit>
 800bd2a:	69a3      	ldr	r3, [r4, #24]
 800bd2c:	60a3      	str	r3, [r4, #8]
 800bd2e:	89a3      	ldrh	r3, [r4, #12]
 800bd30:	071a      	lsls	r2, r3, #28
 800bd32:	d501      	bpl.n	800bd38 <__swbuf_r+0x20>
 800bd34:	6923      	ldr	r3, [r4, #16]
 800bd36:	b943      	cbnz	r3, 800bd4a <__swbuf_r+0x32>
 800bd38:	4621      	mov	r1, r4
 800bd3a:	4628      	mov	r0, r5
 800bd3c:	f000 f82a 	bl	800bd94 <__swsetup_r>
 800bd40:	b118      	cbz	r0, 800bd4a <__swbuf_r+0x32>
 800bd42:	f04f 37ff 	mov.w	r7, #4294967295
 800bd46:	4638      	mov	r0, r7
 800bd48:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bd4a:	6823      	ldr	r3, [r4, #0]
 800bd4c:	6922      	ldr	r2, [r4, #16]
 800bd4e:	1a98      	subs	r0, r3, r2
 800bd50:	6963      	ldr	r3, [r4, #20]
 800bd52:	b2f6      	uxtb	r6, r6
 800bd54:	4283      	cmp	r3, r0
 800bd56:	4637      	mov	r7, r6
 800bd58:	dc05      	bgt.n	800bd66 <__swbuf_r+0x4e>
 800bd5a:	4621      	mov	r1, r4
 800bd5c:	4628      	mov	r0, r5
 800bd5e:	f7ff ffb3 	bl	800bcc8 <_fflush_r>
 800bd62:	2800      	cmp	r0, #0
 800bd64:	d1ed      	bne.n	800bd42 <__swbuf_r+0x2a>
 800bd66:	68a3      	ldr	r3, [r4, #8]
 800bd68:	3b01      	subs	r3, #1
 800bd6a:	60a3      	str	r3, [r4, #8]
 800bd6c:	6823      	ldr	r3, [r4, #0]
 800bd6e:	1c5a      	adds	r2, r3, #1
 800bd70:	6022      	str	r2, [r4, #0]
 800bd72:	701e      	strb	r6, [r3, #0]
 800bd74:	6962      	ldr	r2, [r4, #20]
 800bd76:	1c43      	adds	r3, r0, #1
 800bd78:	429a      	cmp	r2, r3
 800bd7a:	d004      	beq.n	800bd86 <__swbuf_r+0x6e>
 800bd7c:	89a3      	ldrh	r3, [r4, #12]
 800bd7e:	07db      	lsls	r3, r3, #31
 800bd80:	d5e1      	bpl.n	800bd46 <__swbuf_r+0x2e>
 800bd82:	2e0a      	cmp	r6, #10
 800bd84:	d1df      	bne.n	800bd46 <__swbuf_r+0x2e>
 800bd86:	4621      	mov	r1, r4
 800bd88:	4628      	mov	r0, r5
 800bd8a:	f7ff ff9d 	bl	800bcc8 <_fflush_r>
 800bd8e:	2800      	cmp	r0, #0
 800bd90:	d0d9      	beq.n	800bd46 <__swbuf_r+0x2e>
 800bd92:	e7d6      	b.n	800bd42 <__swbuf_r+0x2a>

0800bd94 <__swsetup_r>:
 800bd94:	b538      	push	{r3, r4, r5, lr}
 800bd96:	4b29      	ldr	r3, [pc, #164]	@ (800be3c <__swsetup_r+0xa8>)
 800bd98:	4605      	mov	r5, r0
 800bd9a:	6818      	ldr	r0, [r3, #0]
 800bd9c:	460c      	mov	r4, r1
 800bd9e:	b118      	cbz	r0, 800bda8 <__swsetup_r+0x14>
 800bda0:	6a03      	ldr	r3, [r0, #32]
 800bda2:	b90b      	cbnz	r3, 800bda8 <__swsetup_r+0x14>
 800bda4:	f7fe f9ea 	bl	800a17c <__sinit>
 800bda8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bdac:	0719      	lsls	r1, r3, #28
 800bdae:	d422      	bmi.n	800bdf6 <__swsetup_r+0x62>
 800bdb0:	06da      	lsls	r2, r3, #27
 800bdb2:	d407      	bmi.n	800bdc4 <__swsetup_r+0x30>
 800bdb4:	2209      	movs	r2, #9
 800bdb6:	602a      	str	r2, [r5, #0]
 800bdb8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bdbc:	81a3      	strh	r3, [r4, #12]
 800bdbe:	f04f 30ff 	mov.w	r0, #4294967295
 800bdc2:	e033      	b.n	800be2c <__swsetup_r+0x98>
 800bdc4:	0758      	lsls	r0, r3, #29
 800bdc6:	d512      	bpl.n	800bdee <__swsetup_r+0x5a>
 800bdc8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800bdca:	b141      	cbz	r1, 800bdde <__swsetup_r+0x4a>
 800bdcc:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800bdd0:	4299      	cmp	r1, r3
 800bdd2:	d002      	beq.n	800bdda <__swsetup_r+0x46>
 800bdd4:	4628      	mov	r0, r5
 800bdd6:	f7ff f937 	bl	800b048 <_free_r>
 800bdda:	2300      	movs	r3, #0
 800bddc:	6363      	str	r3, [r4, #52]	@ 0x34
 800bdde:	89a3      	ldrh	r3, [r4, #12]
 800bde0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800bde4:	81a3      	strh	r3, [r4, #12]
 800bde6:	2300      	movs	r3, #0
 800bde8:	6063      	str	r3, [r4, #4]
 800bdea:	6923      	ldr	r3, [r4, #16]
 800bdec:	6023      	str	r3, [r4, #0]
 800bdee:	89a3      	ldrh	r3, [r4, #12]
 800bdf0:	f043 0308 	orr.w	r3, r3, #8
 800bdf4:	81a3      	strh	r3, [r4, #12]
 800bdf6:	6923      	ldr	r3, [r4, #16]
 800bdf8:	b94b      	cbnz	r3, 800be0e <__swsetup_r+0x7a>
 800bdfa:	89a3      	ldrh	r3, [r4, #12]
 800bdfc:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800be00:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800be04:	d003      	beq.n	800be0e <__swsetup_r+0x7a>
 800be06:	4621      	mov	r1, r4
 800be08:	4628      	mov	r0, r5
 800be0a:	f000 f8c1 	bl	800bf90 <__smakebuf_r>
 800be0e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800be12:	f013 0201 	ands.w	r2, r3, #1
 800be16:	d00a      	beq.n	800be2e <__swsetup_r+0x9a>
 800be18:	2200      	movs	r2, #0
 800be1a:	60a2      	str	r2, [r4, #8]
 800be1c:	6962      	ldr	r2, [r4, #20]
 800be1e:	4252      	negs	r2, r2
 800be20:	61a2      	str	r2, [r4, #24]
 800be22:	6922      	ldr	r2, [r4, #16]
 800be24:	b942      	cbnz	r2, 800be38 <__swsetup_r+0xa4>
 800be26:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800be2a:	d1c5      	bne.n	800bdb8 <__swsetup_r+0x24>
 800be2c:	bd38      	pop	{r3, r4, r5, pc}
 800be2e:	0799      	lsls	r1, r3, #30
 800be30:	bf58      	it	pl
 800be32:	6962      	ldrpl	r2, [r4, #20]
 800be34:	60a2      	str	r2, [r4, #8]
 800be36:	e7f4      	b.n	800be22 <__swsetup_r+0x8e>
 800be38:	2000      	movs	r0, #0
 800be3a:	e7f7      	b.n	800be2c <__swsetup_r+0x98>
 800be3c:	20000164 	.word	0x20000164

0800be40 <_sbrk_r>:
 800be40:	b538      	push	{r3, r4, r5, lr}
 800be42:	4d06      	ldr	r5, [pc, #24]	@ (800be5c <_sbrk_r+0x1c>)
 800be44:	2300      	movs	r3, #0
 800be46:	4604      	mov	r4, r0
 800be48:	4608      	mov	r0, r1
 800be4a:	602b      	str	r3, [r5, #0]
 800be4c:	f7f8 fd6c 	bl	8004928 <_sbrk>
 800be50:	1c43      	adds	r3, r0, #1
 800be52:	d102      	bne.n	800be5a <_sbrk_r+0x1a>
 800be54:	682b      	ldr	r3, [r5, #0]
 800be56:	b103      	cbz	r3, 800be5a <_sbrk_r+0x1a>
 800be58:	6023      	str	r3, [r4, #0]
 800be5a:	bd38      	pop	{r3, r4, r5, pc}
 800be5c:	200007c0 	.word	0x200007c0

0800be60 <memcpy>:
 800be60:	440a      	add	r2, r1
 800be62:	4291      	cmp	r1, r2
 800be64:	f100 33ff 	add.w	r3, r0, #4294967295
 800be68:	d100      	bne.n	800be6c <memcpy+0xc>
 800be6a:	4770      	bx	lr
 800be6c:	b510      	push	{r4, lr}
 800be6e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800be72:	f803 4f01 	strb.w	r4, [r3, #1]!
 800be76:	4291      	cmp	r1, r2
 800be78:	d1f9      	bne.n	800be6e <memcpy+0xe>
 800be7a:	bd10      	pop	{r4, pc}

0800be7c <__assert_func>:
 800be7c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800be7e:	4614      	mov	r4, r2
 800be80:	461a      	mov	r2, r3
 800be82:	4b09      	ldr	r3, [pc, #36]	@ (800bea8 <__assert_func+0x2c>)
 800be84:	681b      	ldr	r3, [r3, #0]
 800be86:	4605      	mov	r5, r0
 800be88:	68d8      	ldr	r0, [r3, #12]
 800be8a:	b14c      	cbz	r4, 800bea0 <__assert_func+0x24>
 800be8c:	4b07      	ldr	r3, [pc, #28]	@ (800beac <__assert_func+0x30>)
 800be8e:	9100      	str	r1, [sp, #0]
 800be90:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800be94:	4906      	ldr	r1, [pc, #24]	@ (800beb0 <__assert_func+0x34>)
 800be96:	462b      	mov	r3, r5
 800be98:	f000 f842 	bl	800bf20 <fiprintf>
 800be9c:	f000 f8d6 	bl	800c04c <abort>
 800bea0:	4b04      	ldr	r3, [pc, #16]	@ (800beb4 <__assert_func+0x38>)
 800bea2:	461c      	mov	r4, r3
 800bea4:	e7f3      	b.n	800be8e <__assert_func+0x12>
 800bea6:	bf00      	nop
 800bea8:	20000164 	.word	0x20000164
 800beac:	0800c529 	.word	0x0800c529
 800beb0:	0800c536 	.word	0x0800c536
 800beb4:	0800c564 	.word	0x0800c564

0800beb8 <_calloc_r>:
 800beb8:	b570      	push	{r4, r5, r6, lr}
 800beba:	fba1 5402 	umull	r5, r4, r1, r2
 800bebe:	b934      	cbnz	r4, 800bece <_calloc_r+0x16>
 800bec0:	4629      	mov	r1, r5
 800bec2:	f7ff f935 	bl	800b130 <_malloc_r>
 800bec6:	4606      	mov	r6, r0
 800bec8:	b928      	cbnz	r0, 800bed6 <_calloc_r+0x1e>
 800beca:	4630      	mov	r0, r6
 800becc:	bd70      	pop	{r4, r5, r6, pc}
 800bece:	220c      	movs	r2, #12
 800bed0:	6002      	str	r2, [r0, #0]
 800bed2:	2600      	movs	r6, #0
 800bed4:	e7f9      	b.n	800beca <_calloc_r+0x12>
 800bed6:	462a      	mov	r2, r5
 800bed8:	4621      	mov	r1, r4
 800beda:	f7fe f9da 	bl	800a292 <memset>
 800bede:	e7f4      	b.n	800beca <_calloc_r+0x12>

0800bee0 <__ascii_mbtowc>:
 800bee0:	b082      	sub	sp, #8
 800bee2:	b901      	cbnz	r1, 800bee6 <__ascii_mbtowc+0x6>
 800bee4:	a901      	add	r1, sp, #4
 800bee6:	b142      	cbz	r2, 800befa <__ascii_mbtowc+0x1a>
 800bee8:	b14b      	cbz	r3, 800befe <__ascii_mbtowc+0x1e>
 800beea:	7813      	ldrb	r3, [r2, #0]
 800beec:	600b      	str	r3, [r1, #0]
 800beee:	7812      	ldrb	r2, [r2, #0]
 800bef0:	1e10      	subs	r0, r2, #0
 800bef2:	bf18      	it	ne
 800bef4:	2001      	movne	r0, #1
 800bef6:	b002      	add	sp, #8
 800bef8:	4770      	bx	lr
 800befa:	4610      	mov	r0, r2
 800befc:	e7fb      	b.n	800bef6 <__ascii_mbtowc+0x16>
 800befe:	f06f 0001 	mvn.w	r0, #1
 800bf02:	e7f8      	b.n	800bef6 <__ascii_mbtowc+0x16>

0800bf04 <__ascii_wctomb>:
 800bf04:	4603      	mov	r3, r0
 800bf06:	4608      	mov	r0, r1
 800bf08:	b141      	cbz	r1, 800bf1c <__ascii_wctomb+0x18>
 800bf0a:	2aff      	cmp	r2, #255	@ 0xff
 800bf0c:	d904      	bls.n	800bf18 <__ascii_wctomb+0x14>
 800bf0e:	228a      	movs	r2, #138	@ 0x8a
 800bf10:	601a      	str	r2, [r3, #0]
 800bf12:	f04f 30ff 	mov.w	r0, #4294967295
 800bf16:	4770      	bx	lr
 800bf18:	700a      	strb	r2, [r1, #0]
 800bf1a:	2001      	movs	r0, #1
 800bf1c:	4770      	bx	lr
	...

0800bf20 <fiprintf>:
 800bf20:	b40e      	push	{r1, r2, r3}
 800bf22:	b503      	push	{r0, r1, lr}
 800bf24:	4601      	mov	r1, r0
 800bf26:	ab03      	add	r3, sp, #12
 800bf28:	4805      	ldr	r0, [pc, #20]	@ (800bf40 <fiprintf+0x20>)
 800bf2a:	f853 2b04 	ldr.w	r2, [r3], #4
 800bf2e:	6800      	ldr	r0, [r0, #0]
 800bf30:	9301      	str	r3, [sp, #4]
 800bf32:	f7ff fd2d 	bl	800b990 <_vfiprintf_r>
 800bf36:	b002      	add	sp, #8
 800bf38:	f85d eb04 	ldr.w	lr, [sp], #4
 800bf3c:	b003      	add	sp, #12
 800bf3e:	4770      	bx	lr
 800bf40:	20000164 	.word	0x20000164

0800bf44 <__swhatbuf_r>:
 800bf44:	b570      	push	{r4, r5, r6, lr}
 800bf46:	460c      	mov	r4, r1
 800bf48:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bf4c:	2900      	cmp	r1, #0
 800bf4e:	b096      	sub	sp, #88	@ 0x58
 800bf50:	4615      	mov	r5, r2
 800bf52:	461e      	mov	r6, r3
 800bf54:	da0d      	bge.n	800bf72 <__swhatbuf_r+0x2e>
 800bf56:	89a3      	ldrh	r3, [r4, #12]
 800bf58:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800bf5c:	f04f 0100 	mov.w	r1, #0
 800bf60:	bf14      	ite	ne
 800bf62:	2340      	movne	r3, #64	@ 0x40
 800bf64:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800bf68:	2000      	movs	r0, #0
 800bf6a:	6031      	str	r1, [r6, #0]
 800bf6c:	602b      	str	r3, [r5, #0]
 800bf6e:	b016      	add	sp, #88	@ 0x58
 800bf70:	bd70      	pop	{r4, r5, r6, pc}
 800bf72:	466a      	mov	r2, sp
 800bf74:	f000 f848 	bl	800c008 <_fstat_r>
 800bf78:	2800      	cmp	r0, #0
 800bf7a:	dbec      	blt.n	800bf56 <__swhatbuf_r+0x12>
 800bf7c:	9901      	ldr	r1, [sp, #4]
 800bf7e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800bf82:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800bf86:	4259      	negs	r1, r3
 800bf88:	4159      	adcs	r1, r3
 800bf8a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800bf8e:	e7eb      	b.n	800bf68 <__swhatbuf_r+0x24>

0800bf90 <__smakebuf_r>:
 800bf90:	898b      	ldrh	r3, [r1, #12]
 800bf92:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800bf94:	079d      	lsls	r5, r3, #30
 800bf96:	4606      	mov	r6, r0
 800bf98:	460c      	mov	r4, r1
 800bf9a:	d507      	bpl.n	800bfac <__smakebuf_r+0x1c>
 800bf9c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800bfa0:	6023      	str	r3, [r4, #0]
 800bfa2:	6123      	str	r3, [r4, #16]
 800bfa4:	2301      	movs	r3, #1
 800bfa6:	6163      	str	r3, [r4, #20]
 800bfa8:	b003      	add	sp, #12
 800bfaa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bfac:	ab01      	add	r3, sp, #4
 800bfae:	466a      	mov	r2, sp
 800bfb0:	f7ff ffc8 	bl	800bf44 <__swhatbuf_r>
 800bfb4:	9f00      	ldr	r7, [sp, #0]
 800bfb6:	4605      	mov	r5, r0
 800bfb8:	4639      	mov	r1, r7
 800bfba:	4630      	mov	r0, r6
 800bfbc:	f7ff f8b8 	bl	800b130 <_malloc_r>
 800bfc0:	b948      	cbnz	r0, 800bfd6 <__smakebuf_r+0x46>
 800bfc2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bfc6:	059a      	lsls	r2, r3, #22
 800bfc8:	d4ee      	bmi.n	800bfa8 <__smakebuf_r+0x18>
 800bfca:	f023 0303 	bic.w	r3, r3, #3
 800bfce:	f043 0302 	orr.w	r3, r3, #2
 800bfd2:	81a3      	strh	r3, [r4, #12]
 800bfd4:	e7e2      	b.n	800bf9c <__smakebuf_r+0xc>
 800bfd6:	89a3      	ldrh	r3, [r4, #12]
 800bfd8:	6020      	str	r0, [r4, #0]
 800bfda:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bfde:	81a3      	strh	r3, [r4, #12]
 800bfe0:	9b01      	ldr	r3, [sp, #4]
 800bfe2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800bfe6:	b15b      	cbz	r3, 800c000 <__smakebuf_r+0x70>
 800bfe8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800bfec:	4630      	mov	r0, r6
 800bfee:	f000 f81d 	bl	800c02c <_isatty_r>
 800bff2:	b128      	cbz	r0, 800c000 <__smakebuf_r+0x70>
 800bff4:	89a3      	ldrh	r3, [r4, #12]
 800bff6:	f023 0303 	bic.w	r3, r3, #3
 800bffa:	f043 0301 	orr.w	r3, r3, #1
 800bffe:	81a3      	strh	r3, [r4, #12]
 800c000:	89a3      	ldrh	r3, [r4, #12]
 800c002:	431d      	orrs	r5, r3
 800c004:	81a5      	strh	r5, [r4, #12]
 800c006:	e7cf      	b.n	800bfa8 <__smakebuf_r+0x18>

0800c008 <_fstat_r>:
 800c008:	b538      	push	{r3, r4, r5, lr}
 800c00a:	4d07      	ldr	r5, [pc, #28]	@ (800c028 <_fstat_r+0x20>)
 800c00c:	2300      	movs	r3, #0
 800c00e:	4604      	mov	r4, r0
 800c010:	4608      	mov	r0, r1
 800c012:	4611      	mov	r1, r2
 800c014:	602b      	str	r3, [r5, #0]
 800c016:	f7f8 fc5f 	bl	80048d8 <_fstat>
 800c01a:	1c43      	adds	r3, r0, #1
 800c01c:	d102      	bne.n	800c024 <_fstat_r+0x1c>
 800c01e:	682b      	ldr	r3, [r5, #0]
 800c020:	b103      	cbz	r3, 800c024 <_fstat_r+0x1c>
 800c022:	6023      	str	r3, [r4, #0]
 800c024:	bd38      	pop	{r3, r4, r5, pc}
 800c026:	bf00      	nop
 800c028:	200007c0 	.word	0x200007c0

0800c02c <_isatty_r>:
 800c02c:	b538      	push	{r3, r4, r5, lr}
 800c02e:	4d06      	ldr	r5, [pc, #24]	@ (800c048 <_isatty_r+0x1c>)
 800c030:	2300      	movs	r3, #0
 800c032:	4604      	mov	r4, r0
 800c034:	4608      	mov	r0, r1
 800c036:	602b      	str	r3, [r5, #0]
 800c038:	f7f8 fc5e 	bl	80048f8 <_isatty>
 800c03c:	1c43      	adds	r3, r0, #1
 800c03e:	d102      	bne.n	800c046 <_isatty_r+0x1a>
 800c040:	682b      	ldr	r3, [r5, #0]
 800c042:	b103      	cbz	r3, 800c046 <_isatty_r+0x1a>
 800c044:	6023      	str	r3, [r4, #0]
 800c046:	bd38      	pop	{r3, r4, r5, pc}
 800c048:	200007c0 	.word	0x200007c0

0800c04c <abort>:
 800c04c:	b508      	push	{r3, lr}
 800c04e:	2006      	movs	r0, #6
 800c050:	f000 f82c 	bl	800c0ac <raise>
 800c054:	2001      	movs	r0, #1
 800c056:	f7f8 fbef 	bl	8004838 <_exit>

0800c05a <_raise_r>:
 800c05a:	291f      	cmp	r1, #31
 800c05c:	b538      	push	{r3, r4, r5, lr}
 800c05e:	4605      	mov	r5, r0
 800c060:	460c      	mov	r4, r1
 800c062:	d904      	bls.n	800c06e <_raise_r+0x14>
 800c064:	2316      	movs	r3, #22
 800c066:	6003      	str	r3, [r0, #0]
 800c068:	f04f 30ff 	mov.w	r0, #4294967295
 800c06c:	bd38      	pop	{r3, r4, r5, pc}
 800c06e:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800c070:	b112      	cbz	r2, 800c078 <_raise_r+0x1e>
 800c072:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800c076:	b94b      	cbnz	r3, 800c08c <_raise_r+0x32>
 800c078:	4628      	mov	r0, r5
 800c07a:	f000 f831 	bl	800c0e0 <_getpid_r>
 800c07e:	4622      	mov	r2, r4
 800c080:	4601      	mov	r1, r0
 800c082:	4628      	mov	r0, r5
 800c084:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c088:	f000 b818 	b.w	800c0bc <_kill_r>
 800c08c:	2b01      	cmp	r3, #1
 800c08e:	d00a      	beq.n	800c0a6 <_raise_r+0x4c>
 800c090:	1c59      	adds	r1, r3, #1
 800c092:	d103      	bne.n	800c09c <_raise_r+0x42>
 800c094:	2316      	movs	r3, #22
 800c096:	6003      	str	r3, [r0, #0]
 800c098:	2001      	movs	r0, #1
 800c09a:	e7e7      	b.n	800c06c <_raise_r+0x12>
 800c09c:	2100      	movs	r1, #0
 800c09e:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800c0a2:	4620      	mov	r0, r4
 800c0a4:	4798      	blx	r3
 800c0a6:	2000      	movs	r0, #0
 800c0a8:	e7e0      	b.n	800c06c <_raise_r+0x12>
	...

0800c0ac <raise>:
 800c0ac:	4b02      	ldr	r3, [pc, #8]	@ (800c0b8 <raise+0xc>)
 800c0ae:	4601      	mov	r1, r0
 800c0b0:	6818      	ldr	r0, [r3, #0]
 800c0b2:	f7ff bfd2 	b.w	800c05a <_raise_r>
 800c0b6:	bf00      	nop
 800c0b8:	20000164 	.word	0x20000164

0800c0bc <_kill_r>:
 800c0bc:	b538      	push	{r3, r4, r5, lr}
 800c0be:	4d07      	ldr	r5, [pc, #28]	@ (800c0dc <_kill_r+0x20>)
 800c0c0:	2300      	movs	r3, #0
 800c0c2:	4604      	mov	r4, r0
 800c0c4:	4608      	mov	r0, r1
 800c0c6:	4611      	mov	r1, r2
 800c0c8:	602b      	str	r3, [r5, #0]
 800c0ca:	f7f8 fba5 	bl	8004818 <_kill>
 800c0ce:	1c43      	adds	r3, r0, #1
 800c0d0:	d102      	bne.n	800c0d8 <_kill_r+0x1c>
 800c0d2:	682b      	ldr	r3, [r5, #0]
 800c0d4:	b103      	cbz	r3, 800c0d8 <_kill_r+0x1c>
 800c0d6:	6023      	str	r3, [r4, #0]
 800c0d8:	bd38      	pop	{r3, r4, r5, pc}
 800c0da:	bf00      	nop
 800c0dc:	200007c0 	.word	0x200007c0

0800c0e0 <_getpid_r>:
 800c0e0:	f7f8 bb92 	b.w	8004808 <_getpid>

0800c0e4 <_init>:
 800c0e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c0e6:	bf00      	nop
 800c0e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c0ea:	bc08      	pop	{r3}
 800c0ec:	469e      	mov	lr, r3
 800c0ee:	4770      	bx	lr

0800c0f0 <_fini>:
 800c0f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c0f2:	bf00      	nop
 800c0f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c0f6:	bc08      	pop	{r3}
 800c0f8:	469e      	mov	lr, r3
 800c0fa:	4770      	bx	lr
