// Seed: 3973240715
module module_0 (
    output tri1 id_0,
    output tri1 id_1,
    input supply1 id_2
);
  uwire id_4, id_5, id_6;
  wire id_7;
  always id_4 = 1;
  assign id_0 = id_5;
  wire id_8;
endmodule
module module_1 (
    input wor id_0,
    input wire id_1,
    input uwire id_2,
    input supply1 id_3,
    output wor id_4,
    input tri1 id_5,
    input tri1 id_6,
    output supply0 id_7
);
  assign id_7 = 1;
  module_0 modCall_1 (
      id_7,
      id_4,
      id_5
  );
  wire id_9, id_10;
  wire id_11;
  wire id_12;
endmodule
