// Seed: 2856261017
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  logic id_7;
endmodule
module module_1 (
    input wand id_0,
    output supply0 id_1,
    input wand id_2,
    input tri0 id_3,
    input uwire id_4,
    input tri id_5,
    output uwire id_6,
    output wor id_7,
    input tri0 id_8,
    input tri id_9
    , id_15,
    input tri1 id_10,
    output supply0 id_11,
    output wor id_12,
    output uwire id_13
);
  wire id_16;
  module_0 modCall_1 (
      id_16,
      id_15,
      id_15,
      id_16,
      id_15,
      id_16
  );
endmodule
