m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dD:/project/fpga_training/Sim/Verilog_sim/fifo_test
vclk_even_division
Z0 VDg1SIo80bB@j0V0VzS_@n1
r1
!s85 0
31
!i10b 1
!s100 <3U@Y;KP`[2ezSYdY7DCL2
I5MX3PO1MXHEEUNb7c0oh43
Z1 dD:/project/fpga_training/Sim/Verilog_sim/led_test
Z2 w1607851181
Z3 8D:/project/fpga_training/Library/rtl_logic/clock_gen.v
Z4 FD:/project/fpga_training/Library/rtl_logic/clock_gen.v
L0 16
Z5 OL;L;10.4;61
Z6 !s108 1610247713.770000
Z7 !s107 D:/project/fpga_training/Library/rtl_logic/clock_gen.v|
Z8 !s90 -##implicit##push_minusfile_path##|D:/project/fpga_training/Sim/Fpga_sim/fifo_test/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|-work|work|-vopt|-stats=none|D:/project/fpga_training/Library/rtl_logic/clock_gen.v|
!i113 0
Z9 o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
vclk_odd_division
Z10 !s110 1610247713
!i10b 1
!s100 LZER0lK[i1F9K];h@>zio2
Ic4TimKbNO_4FTn?j=RVXW3
R0
R1
R2
R3
R4
L0 70
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
vclk_shift
R0
r1
!s85 0
31
!i10b 1
!s100 RWmVd2mdk71ebnZnPk6Fn2
I]foJR34=F^MHL1O4OdOmh2
R1
R2
R3
R4
L0 2
R5
R6
R7
R8
!i113 0
R9
vclock_tree
R0
r1
!s85 0
31
!i10b 1
!s100 Mg47`6VKC<k^Y3hzOSGf<2
I]OEdIglX`<<@aEje2c0ZQ0
R1
w1607849573
8D:/project/fpga_training/User/Verilog/clock_tree.v
FD:/project/fpga_training/User/Verilog/clock_tree.v
L0 1
R5
!s108 1610247712.865000
!s107 D:/project/fpga_training/User/Verilog/clock_tree.v|
!s90 -##implicit##push_minusfile_path##|D:/project/fpga_training/Sim/Fpga_sim/fifo_test/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|-work|work|-vopt|-stats=none|D:/project/fpga_training/User/Verilog/clock_tree.v|
!i113 0
R9
vedge_detect
R10
!i10b 1
!s100 QG>=FhE2WW=]i_KE`I3963
IRDWDTbn^Oj@hBCG;cl3l41
R0
R1
Z11 w1608632722
Z12 8D:/project/fpga_training/Library/rtl_logic/edge_detect.v
Z13 FD:/project/fpga_training/Library/rtl_logic/edge_detect.v
L0 47
R5
r1
!s85 0
31
Z14 !s108 1610247713.593000
Z15 !s107 D:/project/fpga_training/Library/rtl_logic/edge_detect.v|
Z16 !s90 -##implicit##push_minusfile_path##|D:/project/fpga_training/Sim/Fpga_sim/fifo_test/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|-work|work|-vopt|+define+FPGA|+define+FPGA_PLL|+define+FPGA_RAM|+define+FPGA_FIFO|-stats=none|D:/project/fpga_training/Library/rtl_logic/edge_detect.v|
!i113 0
R9
Z17 !s92 -work work +define+FPGA +define+FPGA_PLL +define+FPGA_RAM +define+FPGA_FIFO -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
vfifo_async
R0
r1
!s85 0
31
!i10b 1
!s100 [FXkh`cMLkAYX7;STI7]f3
I[0DNkS_YTPzF>7JRmoBE40
R1
Z18 w1609748960
Z19 8D:/project/fpga_training/Library/rtl_logic/fifo_gen.v
Z20 FD:/project/fpga_training/Library/rtl_logic/fifo_gen.v
L0 105
R5
Z21 !s108 1610247713.650000
Z22 !s107 D:/project/fpga_training/Library/rtl_logic/fifo_gen.v|
Z23 !s90 -##implicit##push_minusfile_path##|D:/project/fpga_training/Sim/Fpga_sim/fifo_test/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|-work|work|-vopt|+define+FPGA|+define+FPGA_PLL|+define+FPGA_RAM|+define+FPGA_FIFO|-stats=none|D:/project/fpga_training/Library/rtl_logic/fifo_gen.v|
!i113 0
R9
R17
vfifo_data_check
R0
r1
!s85 0
31
!i10b 1
!s100 <J5eWE_j1]07KEETkTcio0
In]bPI:gZbn2IP<?^HK<eK1
R1
w1610247399
8D:/project/fpga_training/User/Verilog/fifo_controller/fifo_data_check.v
FD:/project/fpga_training/User/Verilog/fifo_controller/fifo_data_check.v
Z24 L0 12
R5
!s108 1610247713.885000
!s107 D:/project/fpga_training/User/Verilog/fifo_controller/fifo_data_check.v|
!s90 -##implicit##push_minusfile_path##|D:/project/fpga_training/Sim/Fpga_sim/fifo_test/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|-work|work|-vopt|-stats=none|D:/project/fpga_training/User/Verilog/fifo_controller/fifo_data_check.v|
!i113 0
R9
vfifo_rd
R0
r1
!s85 0
31
!i10b 1
!s100 ;lN0BQCoImQz[gBfKjDd_3
I;CfUn8=g522j4Nm0EOkPO3
R1
Z25 w1609645807
8D:/project/fpga_training/User/Verilog/fifo_controller/fifo_rd.v
FD:/project/fpga_training/User/Verilog/fifo_controller/fifo_rd.v
R24
R5
!s108 1610247713.046000
!s107 D:/project/fpga_training/User/Verilog/fifo_controller/fifo_rd.v|
!s90 -##implicit##push_minusfile_path##|D:/project/fpga_training/Sim/Fpga_sim/fifo_test/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|-work|work|-vopt|-stats=none|D:/project/fpga_training/User/Verilog/fifo_controller/fifo_rd.v|
!i113 0
R9
vfifo_sync
R10
!i10b 1
!s100 MJ^=hfhfH>g^Y_M>7^_LB3
I7ZcoQmUmMHCBFnWGOi_=Z1
R0
R1
R18
R19
R20
L0 2
R5
r1
!s85 0
31
R21
R22
R23
!i113 0
R9
R17
vfifo_top
R0
r1
!s85 0
31
!i10b 1
!s100 CC^k0[3eWT6>E`UL;b;;l0
Izz<Qhk2_Y[kDGml^k@[Kj0
R1
w1609749003
8D:/project/fpga_training/User/Verilog/fifo_controller/fifo_top.v
FD:/project/fpga_training/User/Verilog/fifo_controller/fifo_top.v
L0 1
R5
!s108 1610247713.944000
!s107 D:/project/fpga_training/User/Verilog/fifo_controller/fifo_top.v|
!s90 -##implicit##push_minusfile_path##|D:/project/fpga_training/Sim/Fpga_sim/fifo_test/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|-work|work|-vopt|-stats=none|D:/project/fpga_training/User/Verilog/fifo_controller/fifo_top.v|
!i113 0
R9
vfifo_wr
R0
r1
!s85 0
31
!i10b 1
!s100 9^]i4D7JO5kN]aCUQ9Q:o0
Il_DEX^ZLInZcLCSB`P^MR2
R1
R25
8D:/project/fpga_training/User/Verilog/fifo_controller/fifo_wr.v
FD:/project/fpga_training/User/Verilog/fifo_controller/fifo_wr.v
R24
R5
!s108 1610247713.106000
!s107 D:/project/fpga_training/User/Verilog/fifo_controller/fifo_wr.v|
!s90 -##implicit##push_minusfile_path##|D:/project/fpga_training/Sim/Fpga_sim/fifo_test/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|-work|work|-vopt|-stats=none|D:/project/fpga_training/User/Verilog/fifo_controller/fifo_wr.v|
!i113 0
R9
vgray_code_gen
R0
r1
!s85 0
31
!i10b 1
!s100 <o<D^YHj2O1@K7KaCz=ol1
ISSRWSLj^[i4Z[WDfkLL`h1
R1
w1609747461
8D:/project/fpga_training/Library/rtl_logic/gray_code_gen.v
FD:/project/fpga_training/Library/rtl_logic/gray_code_gen.v
L0 1
R5
!s108 1610247713.829000
!s107 D:/project/fpga_training/Library/rtl_logic/gray_code_gen.v|
!s90 -##implicit##push_minusfile_path##|D:/project/fpga_training/Sim/Fpga_sim/fifo_test/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|-work|work|-vopt|-stats=none|D:/project/fpga_training/Library/rtl_logic/gray_code_gen.v|
!i113 0
R9
vkey
R0
r1
!s85 0
31
!i10b 1
!s100 feDKN_c=^B:U@0EbGjgES0
IRoW]00?>:jFf^e:mCz?DT1
R1
w1608632751
8D:/project/fpga_training/User/Verilog/key/key.v
FD:/project/fpga_training/User/Verilog/key/key.v
L0 1
R5
!s108 1610247713.405000
!s107 D:/project/fpga_training/User/Verilog/key/key.v|
!s90 -##implicit##push_minusfile_path##|D:/project/fpga_training/Sim/Fpga_sim/fifo_test/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|-work|work|-vopt|-stats=none|D:/project/fpga_training/User/Verilog/key/key.v|
!i113 0
R9
vkey_top
R0
r1
!s85 0
31
!i10b 1
!s100 mdheG?T8^A8O]iO9T>^Vf2
IHZCg1_mi^>O`63c[_BA0L1
R1
w1557665953
8D:/project/fpga_training/User/Verilog/key/key_top.v
FD:/project/fpga_training/User/Verilog/key/key_top.v
L0 1
R5
!s108 1610247713.465000
!s107 D:/project/fpga_training/User/Verilog/key/key_top.v|
!s90 -##implicit##push_minusfile_path##|D:/project/fpga_training/Sim/Fpga_sim/fifo_test/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|-work|work|-vopt|-stats=none|D:/project/fpga_training/User/Verilog/key/key_top.v|
!i113 0
R9
vled_tb
R0
r1
!s85 0
31
!i10b 1
!s100 jMaBeId]MXRUYD9YgzV6P0
I^mbQ;STPoM:HJL7D:aJ570
R1
w1609758940
8D:/project/fpga_training/Sim/Verilog_sim/TB/led_tb.v
FD:/project/fpga_training/Sim/Verilog_sim/TB/led_tb.v
L0 3
R5
!s108 1610247714.001000
!s107 D:/project/fpga_training/Sim/Verilog_sim/TB/led_tb.v|
!s90 -##implicit##push_minusfile_path##|D:/project/fpga_training/Sim/Fpga_sim/fifo_test/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|-work|work|-vopt|-stats=none|D:/project/fpga_training/Sim/Verilog_sim/TB/led_tb.v|
!i113 0
R9
vled_top
R0
r1
!s85 0
31
!i10b 1
!s100 zdBgK=aT>j^UeV0zhWUIT2
I2^CD`>1nBJJ;gg>E@3CN?0
R1
w1609758273
8D:/project/fpga_training/User/Verilog/led_top.v
FD:/project/fpga_training/User/Verilog/led_top.v
L0 1
R5
!s108 1610247712.926000
!s107 D:/project/fpga_training/User/Verilog/led_top.v|
!s90 -##implicit##push_minusfile_path##|D:/project/fpga_training/Sim/Fpga_sim/fifo_test/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|-work|work|-vopt|-stats=none|D:/project/fpga_training/User/Verilog/led_top.v|
!i113 0
R9
vnegedge_detect
R0
r1
!s85 0
31
!i10b 1
!s100 o3X?T6@GmN@jZ[4HXKd3e2
IP[IzVoWB0Vn169IISbOb83
R1
R11
R12
R13
L0 24
R5
R14
R15
R16
!i113 0
R9
R17
vposedge_detect
R10
!i10b 1
!s100 <SPLE;ABEde6cY1R60zUA0
I0J6i9Y@1QoVBl?f7MHmWc2
R0
R1
R11
R12
R13
L0 1
R5
r1
!s85 0
31
R14
R15
R16
!i113 0
R9
R17
vram_1port
R10
!i10b 1
!s100 DnNRhaa7ISYlLBdEaTT5b2
Ij2UQYUDX2WWQYAH7mcVE_0
R0
R1
Z26 w1609592109
Z27 8D:/project/fpga_training/Library/rtl_logic/ram_gen.v
Z28 FD:/project/fpga_training/Library/rtl_logic/ram_gen.v
L0 2
R5
r1
!s85 0
31
Z29 !s108 1610247713.711000
Z30 !s107 D:/project/fpga_training/Library/rtl_logic/ram_gen.v|
Z31 !s90 -##implicit##push_minusfile_path##|D:/project/fpga_training/Sim/Fpga_sim/fifo_test/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|-work|work|-vopt|-stats=none|D:/project/fpga_training/Library/rtl_logic/ram_gen.v|
!i113 0
R9
vram_2port_dp
R10
!i10b 1
!s100 Qcjh06N4;2L3cojn1zSDR2
IRJzGHkRmQW6aiAACXz2;z3
R0
R1
R26
R27
R28
L0 84
R5
r1
!s85 0
31
R29
R30
R31
!i113 0
R9
vram_2port_tp
R0
r1
!s85 0
31
!i10b 1
!s100 m?J>I=ngOn@l6L4Cl8>_K1
I=G7PIHXjSbk7;@d6UFh7F0
R1
R26
R27
R28
L0 42
R5
R29
R30
R31
!i113 0
R9
vram_data_check
R0
r1
!s85 0
31
!i10b 1
!s100 A=8nZM6DD>^A`^AdXZY7H1
I:0Fd;je;WOAG`fHi6lIM`0
R1
w1610247706
8D:/project/fpga_training/User/Verilog/ram_controller/ram_data_check.v
FD:/project/fpga_training/User/Verilog/ram_controller/ram_data_check.v
R24
R5
!s108 1610247713.167000
!s107 D:/project/fpga_training/User/Verilog/ram_controller/ram_data_check.v|
!s90 -##implicit##push_minusfile_path##|D:/project/fpga_training/Sim/Fpga_sim/fifo_test/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|-work|work|-vopt|+define+FPGA|+define+FPGA_PLL|+define+FPGA_RAM|+define+FPGA_FIFO|-stats=none|D:/project/fpga_training/User/Verilog/ram_controller/ram_data_check.v|
!i113 0
R9
R17
vram_rd
R0
r1
!s85 0
31
!i10b 1
!s100 PoDNX>ZlDD902ajnDG_Z?2
I6bR>IG>W4CUc2h5T3D2R=0
R1
w1607867904
8D:/project/fpga_training/User/Verilog/ram_controller/ram_rd.v
FD:/project/fpga_training/User/Verilog/ram_controller/ram_rd.v
R24
R5
!s108 1610247713.226000
!s107 D:/project/fpga_training/User/Verilog/ram_controller/ram_rd.v|
!s90 -##implicit##push_minusfile_path##|D:/project/fpga_training/Sim/Fpga_sim/fifo_test/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|-work|work|-vopt|-stats=none|D:/project/fpga_training/User/Verilog/ram_controller/ram_rd.v|
!i113 0
R9
vram_top
R0
r1
!s85 0
31
!i10b 1
!s100 FTlR`lz:XDLfHinXMbW943
IcVkf7?YSe]Ta?802jVdM^2
R1
w1609595122
8D:/project/fpga_training/User/Verilog/ram_controller/ram_top.v
FD:/project/fpga_training/User/Verilog/ram_controller/ram_top.v
L0 1
R5
!s108 1610247713.286000
!s107 D:/project/fpga_training/User/Verilog/ram_controller/ram_top.v|
!s90 -##implicit##push_minusfile_path##|D:/project/fpga_training/Sim/Fpga_sim/fifo_test/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|-work|work|-vopt|-stats=none|D:/project/fpga_training/User/Verilog/ram_controller/ram_top.v|
!i113 0
R9
vram_wr
R0
r1
!s85 0
31
!i10b 1
!s100 1i?JgiD4MVX_M^KzDmSEn3
IXOW>JW1WUbZSO7WC=[0@j1
R1
w1609642267
8D:/project/fpga_training/User/Verilog/ram_controller/ram_wr.v
FD:/project/fpga_training/User/Verilog/ram_controller/ram_wr.v
R24
R5
!s108 1610247713.346000
!s107 D:/project/fpga_training/User/Verilog/ram_controller/ram_wr.v|
!s90 -##implicit##push_minusfile_path##|D:/project/fpga_training/Sim/Fpga_sim/fifo_test/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|-work|work|-vopt|-stats=none|D:/project/fpga_training/User/Verilog/ram_controller/ram_wr.v|
!i113 0
R9
vsync_ff
R0
r1
!s85 0
31
!i10b 1
!s100 WI]@X;f4FhF8m^2j?5B[?0
IMCI7LBFH_Q<ca>Iz9Hz_d2
R1
Z32 w1608627662
Z33 8D:/project/fpga_training/Library/rtl_logic/sync_ff.v
Z34 FD:/project/fpga_training/Library/rtl_logic/sync_ff.v
L0 1
R5
Z35 !s108 1610247713.533000
Z36 !s107 D:/project/fpga_training/Library/rtl_logic/sync_ff.v|
Z37 !s90 -##implicit##push_minusfile_path##|D:/project/fpga_training/Sim/Fpga_sim/fifo_test/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|-work|work|-vopt|+define+FPGA|+define+FPGA_PLL|+define+FPGA_RAM|+define+FPGA_FIFO|-stats=none|D:/project/fpga_training/Library/rtl_logic/sync_ff.v|
!i113 0
R9
R17
vsync_ff_2d
R10
!i10b 1
!s100 aMC@_^L=L9hK<<IOj]R^k3
IE=mJWl:CX[W`^UEiMKP4k1
R0
R1
R32
R33
R34
L0 23
R5
r1
!s85 0
31
R35
R36
R37
!i113 0
R9
R17
vsync_ff_3d
R10
!i10b 1
!s100 Zd`_[S92QL5=G9KQ[SY4L1
I3H^MgOHVj8ZZZfLmGR2AU1
R0
R1
R32
R33
R34
L0 55
R5
r1
!s85 0
31
R35
R36
R37
!i113 0
R9
R17
vtop
R0
r1
!s85 0
31
!i10b 1
!s100 B2bm_?aF3a?dON_E4AGA@1
I;E;HAWVM;Z@<^Y@ikZbgH0
R1
w1609595152
8D:/project/fpga_training/User/Verilog/top.v
FD:/project/fpga_training/User/Verilog/top.v
L0 14
R5
!s108 1610247712.986000
!s107 D:/project/fpga_training/User/Verilog/top.v|
!s90 -##implicit##push_minusfile_path##|D:/project/fpga_training/Sim/Fpga_sim/fifo_test/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|-work|work|-vopt|-stats=none|D:/project/fpga_training/User/Verilog/top.v|
!i113 0
R9
