============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = C:/Anlogic/TD5.6.59063/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     Administrator
   Run Date =   Tue Nov  1 21:55:18 2022

   Run on =     WIN-25FR57M34TT
============================================================
RUN-1002 : start command "open_project ov2640_sdram.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/ip_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/ip_pll.v(93)
HDL-1007 : analyze verilog file ../../al_ip/softfifo.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_1.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_2.v
HDL-1007 : analyze verilog file ../../al_ip/Divder_gate.v
HDL-1007 : undeclared symbol 'open_n2', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(401)
HDL-1007 : undeclared symbol 'open_n3', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(408)
HDL-1007 : undeclared symbol 'open_n4', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(415)
HDL-1007 : undeclared symbol 'open_n5', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(422)
HDL-1007 : undeclared symbol 'open_n6', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(429)
HDL-1007 : undeclared symbol 'open_n7', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(436)
HDL-1007 : undeclared symbol 'open_n8', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(443)
HDL-1007 : undeclared symbol 'open_n9', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(450)
HDL-1007 : undeclared symbol 'open_n10', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(457)
HDL-1007 : undeclared symbol 'open_n11', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(464)
HDL-1007 : undeclared symbol 'open_n12', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(471)
HDL-1007 : undeclared symbol 'open_n13', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(478)
HDL-1007 : undeclared symbol 'open_n14', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(485)
HDL-1007 : undeclared symbol 'open_n15', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(492)
HDL-1007 : undeclared symbol 'open_n16', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(499)
HDL-1007 : undeclared symbol 'open_n17', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(506)
HDL-1007 : undeclared symbol 'open_n18', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(513)
HDL-1007 : undeclared symbol 'open_n19', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(520)
HDL-1007 : undeclared symbol 'open_n20', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(527)
HDL-1007 : undeclared symbol 'open_n21', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(534)
HDL-1007 : undeclared symbol 'open_n22', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(541)
HDL-1007 : undeclared symbol 'open_n23', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(548)
HDL-1007 : undeclared symbol 'open_n24', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(555)
HDL-1007 : undeclared symbol 'open_n25', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(562)
HDL-1007 : undeclared symbol 'open_n26', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(569)
HDL-1007 : undeclared symbol 'open_n27', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(576)
HDL-1007 : undeclared symbol 'open_n28', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(583)
HDL-1007 : undeclared symbol 'open_n29', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(590)
HDL-1007 : undeclared symbol 'open_n30', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(597)
HDL-1007 : undeclared symbol 'open_n31', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(604)
HDL-1007 : undeclared symbol 'open_n32', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(611)
HDL-1007 : undeclared symbol 'open_n33', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(618)
HDL-1007 : undeclared symbol 'open_n34', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(625)
HDL-1007 : undeclared symbol 'open_n35', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(632)
HDL-1007 : undeclared symbol 'open_n36', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(639)
HDL-1007 : undeclared symbol 'open_n37', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(646)
HDL-1007 : undeclared symbol 'open_n38', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(653)
HDL-1007 : undeclared symbol 'open_n39', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(660)
HDL-1007 : undeclared symbol 'open_n40', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(667)
HDL-1007 : undeclared symbol 'open_n41', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(674)
HDL-1007 : undeclared symbol 'open_n42', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(681)
HDL-1007 : undeclared symbol 'open_n43', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(688)
HDL-1007 : undeclared symbol 'open_n44', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(695)
HDL-1007 : undeclared symbol 'open_n45', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(702)
HDL-1007 : undeclared symbol 'open_n46', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(709)
HDL-1007 : undeclared symbol 'open_n47', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(716)
HDL-1007 : undeclared symbol 'open_n48', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(723)
HDL-1007 : undeclared symbol 'open_n49', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(730)
HDL-1007 : undeclared symbol 'open_n50', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(737)
HDL-1007 : undeclared symbol 'open_n53', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(2384)
HDL-1007 : undeclared symbol 'open_n54', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(2433)
HDL-1007 : analyze verilog file ../../al_ip/Divider_32_gate.v
HDL-1007 : undeclared symbol 'open_n0', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(159)
HDL-1007 : undeclared symbol 'open_n3', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(164)
HDL-1007 : undeclared symbol 'open_n6', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(522)
HDL-1007 : undeclared symbol 'open_n7', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(529)
HDL-1007 : undeclared symbol 'open_n8', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(536)
HDL-1007 : undeclared symbol 'open_n9', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(543)
HDL-1007 : undeclared symbol 'open_n10', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(550)
HDL-1007 : undeclared symbol 'open_n11', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(557)
HDL-1007 : undeclared symbol 'open_n12', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(564)
HDL-1007 : undeclared symbol 'open_n13', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(571)
HDL-1007 : undeclared symbol 'open_n14', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(578)
HDL-1007 : undeclared symbol 'open_n15', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(585)
HDL-1007 : undeclared symbol 'open_n16', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(592)
HDL-1007 : undeclared symbol 'open_n17', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(599)
HDL-1007 : undeclared symbol 'open_n18', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(606)
HDL-1007 : undeclared symbol 'open_n19', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(613)
HDL-1007 : undeclared symbol 'open_n20', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(620)
HDL-1007 : undeclared symbol 'open_n21', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(627)
HDL-1007 : undeclared symbol 'open_n22', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(634)
HDL-1007 : undeclared symbol 'open_n23', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(641)
HDL-1007 : undeclared symbol 'open_n24', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(648)
HDL-1007 : undeclared symbol 'open_n25', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(655)
HDL-1007 : undeclared symbol 'open_n26', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(662)
HDL-1007 : undeclared symbol 'open_n27', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(669)
HDL-1007 : undeclared symbol 'open_n28', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(676)
HDL-1007 : undeclared symbol 'open_n29', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(683)
HDL-1007 : undeclared symbol 'open_n30', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(690)
HDL-1007 : undeclared symbol 'open_n31', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(697)
HDL-1007 : undeclared symbol 'open_n32', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(704)
HDL-1007 : undeclared symbol 'open_n33', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(711)
HDL-1007 : undeclared symbol 'open_n34', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(718)
HDL-1007 : undeclared symbol 'open_n35', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(725)
HDL-1007 : undeclared symbol 'open_n36', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(732)
HDL-1007 : undeclared symbol 'open_n37', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(739)
HDL-1007 : undeclared symbol 'open_n38', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(746)
HDL-1007 : undeclared symbol 'open_n39', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(753)
HDL-1007 : undeclared symbol 'open_n40', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(760)
HDL-1007 : undeclared symbol 'open_n41', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(767)
HDL-1007 : undeclared symbol 'open_n42', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(774)
HDL-1007 : undeclared symbol 'open_n43', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(781)
HDL-1007 : undeclared symbol 'open_n44', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(788)
HDL-1007 : undeclared symbol 'open_n45', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(795)
HDL-1007 : undeclared symbol 'open_n46', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(802)
HDL-1007 : undeclared symbol 'open_n47', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(809)
HDL-1007 : undeclared symbol 'open_n48', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(816)
HDL-1007 : undeclared symbol 'open_n49', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(823)
HDL-1007 : undeclared symbol 'open_n50', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(830)
HDL-1007 : undeclared symbol 'open_n51', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(837)
HDL-1007 : undeclared symbol 'open_n52', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(844)
HDL-1007 : undeclared symbol 'open_n53', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(851)
HDL-1007 : undeclared symbol 'open_n54', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(858)
HDL-1007 : undeclared symbol 'open_n55', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(865)
HDL-1007 : undeclared symbol 'open_n56', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(872)
HDL-1007 : undeclared symbol 'open_n57', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(879)
HDL-1007 : undeclared symbol 'open_n58', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(886)
HDL-1007 : undeclared symbol 'open_n59', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(893)
HDL-1007 : undeclared symbol 'open_n60', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(900)
HDL-1007 : undeclared symbol 'open_n61', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(907)
HDL-1007 : undeclared symbol 'open_n62', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(914)
HDL-1007 : undeclared symbol 'open_n63', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(921)
HDL-1007 : undeclared symbol 'open_n64', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(928)
HDL-1007 : undeclared symbol 'open_n65', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(935)
HDL-1007 : undeclared symbol 'open_n66', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(942)
HDL-1007 : undeclared symbol 'open_n67', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(949)
HDL-1007 : undeclared symbol 'open_n68', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(956)
HDL-1007 : undeclared symbol 'open_n69', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(963)
HDL-1007 : undeclared symbol 'open_n70', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(970)
HDL-1007 : undeclared symbol 'open_n73', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(3138)
HDL-1007 : undeclared symbol 'open_n74', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(3250)
HDL-1007 : analyze verilog file ../../RTL/camera_init.v
HDL-1007 : undeclared symbol 'clk_div', assumed default net type 'wire' in ../../RTL/camera_init.v(74)
HDL-1007 : analyze verilog file ../../RTL/camera_reader.v
HDL-1007 : analyze verilog file ../../RTL/i2c_module.v
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/command.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/command.v' in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/control_interface.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/control_interface.v' in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/sdr_data_path.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/sdr_data_path.v' in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v' in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_WR_FIFO.v
HDL-1007 : analyze verilog file ../../al_ip/sdram.v
HDL-1007 : analyze verilog file ../../RTL/Driver.v
HDL-1007 : analyze verilog file ../../RTL/RGBYCbCr.v
HDL-1007 : analyze verilog file ../../RTL/image_process.v
HDL-1007 : undeclared symbol 'post3_img_Y', assumed default net type 'wire' in ../../RTL/image_process.v(209)
HDL-1007 : undeclared symbol 'post3_frame_vsync', assumed default net type 'wire' in ../../RTL/image_process.v(211)
HDL-1007 : undeclared symbol 'post3_frame_href', assumed default net type 'wire' in ../../RTL/image_process.v(212)
HDL-1007 : undeclared symbol 'post3_frame_clken', assumed default net type 'wire' in ../../RTL/image_process.v(213)
HDL-7007 CRITICAL-WARNING: 'post3_img_Y' is already implicitly declared on line 209 in ../../RTL/image_process.v(243)
HDL-7007 CRITICAL-WARNING: 'post3_frame_vsync' is already implicitly declared on line 211 in ../../RTL/image_process.v(244)
HDL-7007 CRITICAL-WARNING: 'post3_frame_href' is already implicitly declared on line 212 in ../../RTL/image_process.v(245)
HDL-7007 CRITICAL-WARNING: 'post3_frame_clken' is already implicitly declared on line 213 in ../../RTL/image_process.v(246)
HDL-5007 WARNING: identifier 'post_img_cb' is used before its declaration in ../../RTL/image_process.v(56)
HDL-5007 WARNING: identifier 'post_img_cb' is used before its declaration in ../../RTL/image_process.v(60)
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(66)
HDL-5007 WARNING: identifier 'skin_img' is used before its declaration in ../../RTL/image_process.v(67)
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(70)
HDL-5007 WARNING: identifier 'skin_img' is used before its declaration in ../../RTL/image_process.v(71)
HDL-5007 WARNING: identifier 'post3_frame_clken' is used before its declaration in ../../RTL/image_process.v(77)
HDL-5007 WARNING: identifier 'post1_img_Y' is used before its declaration in ../../RTL/image_process.v(78)
HDL-5007 WARNING: identifier 'post3_frame_clken' is used before its declaration in ../../RTL/image_process.v(81)
HDL-5007 WARNING: identifier 'post1_img_Y' is used before its declaration in ../../RTL/image_process.v(82)
HDL-5007 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../RTL/test_camera.v
HDL-1007 : analyze verilog file ../../RTL/Mode_Switch.v
HDL-1007 : analyze verilog file ../../RTL/image_select.v
HDL-1007 : undeclared symbol 'row_flag', assumed default net type 'wire' in ../../RTL/image_select.v(54)
HDL-1007 : analyze verilog file ../../RTL/Median_Gray.v
HDL-5007 WARNING: identifier 'mid_value' is used before its declaration in ../../RTL/Median_Gray.v(20)
HDL-1007 : analyze verilog file ../../RTL/three_martix.v
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(235)
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(234)
HDL-1007 : analyze verilog file ../../RTL/Median_Filter_3X3.v
HDL-1007 : analyze verilog file ../../RTL/Sort3.v
HDL-1007 : analyze verilog file ../../RTL/Sobel_Process.v
HDL-1007 : undeclared symbol 'csi_pclk', assumed default net type 'wire' in ../../RTL/Sobel_Process.v(48)
HDL-5007 WARNING: identifier 'sobel_value' is used before its declaration in ../../RTL/Sobel_Process.v(23)
HDL-1007 : analyze verilog file ../../RTL/Caculate_Sobel.v
HDL-5007 WARNING: identifier 'matrix_frame_vsync_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(110)
HDL-5007 WARNING: identifier 'matrix_frame_href_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(111)
HDL-5007 WARNING: identifier 'matrix_frame_clken_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(112)
HDL-1007 : analyze verilog file ../../RTL/Erosion_Detector.v
HDL-1007 : analyze verilog file ../../RTL/Dilation_Detector.v
HDL-5007 WARNING: redeclaration of ANSI port 'post_img_Bit4' is not allowed in ../../RTL/Dilation_Detector.v(79)
HDL-1007 : undeclared symbol 'post_frame_href', assumed default net type 'wire' in ../../RTL/Dilation_Detector.v(109)
HDL-1007 : analyze verilog file ../../RTL/vga_display.v
HDL-1007 : analyze verilog file ../../RTL/Hu_Invariant_moment.v
HDL-1007 : undeclared symbol 'row_flag', assumed default net type 'wire' in ../../RTL/Hu_Invariant_moment.v(40)
HDL-5007 WARNING: redeclaration of ANSI port 'X_0' is not allowed in ../../RTL/Hu_Invariant_moment.v(141)
HDL-5007 WARNING: redeclaration of ANSI port 'Y_0' is not allowed in ../../RTL/Hu_Invariant_moment.v(142)
HDL-5007 WARNING: identifier 'ok_flag_n02' is used before its declaration in ../../RTL/Hu_Invariant_moment.v(217)
HDL-1007 : analyze verilog file ../../RTL/Perimeter_aera.v
HDL-1007 : undeclared symbol 'row_flag', assumed default net type 'wire' in ../../RTL/Perimeter_aera.v(39)
HDL-5007 WARNING: identifier 'ok_flag_Perimeter_Aera' is used before its declaration in ../../RTL/Perimeter_aera.v(100)
HDL-5007 WARNING: identifier 'quotient' is used before its declaration in ../../RTL/Perimeter_aera.v(102)
HDL-1007 : analyze verilog file ../../RTL/Gesture_recognition.v
HDL-1007 : analyze verilog file ../../RTL/seg_4.v
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
RUN-1001 : Project manager successfully analyzed 35 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/ov2640_sdram_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1003 : finish command "import_db ../syn_1/ov2640_sdram_gate.db" in  1.412139s wall, 1.328125s user + 0.078125s system = 1.406250s CPU (99.6%)

RUN-1004 : used memory is 256 MB, reserved memory is 237 MB, peak memory is 259 MB
RUN-1002 : start command "read_sdc"
USR-1002 : read_sdc file_name -help -h -eco
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 5"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
RUN-1104 : Import SDC file  finished, there are 80 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_camera
SYN-5055 WARNING: The kept net u_pll/clk3_out will be merged to another kept net clk_cam
SYN-5055 WARNING: The kept net u_seg_4/clk_24m will be merged to another kept net clk_cam
SYN-5055 WARNING: The kept net figuredata[19] will be merged to another kept net figuredata[18]
SYN-5055 WARNING: The kept net figuredata[18] will be merged to another kept net figuredata[17]
SYN-5055 WARNING: The kept net figuredata[17] will be merged to another kept net figuredata[16]
SYN-5055 WARNING: The kept net figuredata[16] will be merged to another kept net figuredata[15]
SYN-5055 WARNING: The kept net figuredata[15] will be merged to another kept net figuredata[14]
SYN-5055 WARNING: The kept net figuredata[14] will be merged to another kept net figuredata[13]
SYN-5055 WARNING: The kept net figuredata[13] will be merged to another kept net figuredata[12]
SYN-5055 WARNING: The kept net figuredata[12] will be merged to another kept net figuredata[11]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net Sdram_Control_4Port/CTRL_CLK driven by BUFG (294 clock/control pins, 1 other pins).
SYN-4027 : Net Sdram_Control_4Port/SDRAM_CLK is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net vga_clk_dup_1 is clkc2 of pll u_pll/pll_inst.
SYN-4027 : Net clk_cam is clkc3 of pll u_pll/pll_inst.
SYN-4027 : Net u_camera_init/u_i2c_write/clk is clkc4 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_dup_1 is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_dup_1 is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[7]" drives clk pins.
SYN-4024 : Net "u_image_select/mode[3]_syn_26" drives clk pins.
SYN-4024 : Net "u_image_process/wrreq" drives clk pins.
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/CTRL_CLK as clock net
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/SDRAM_CLK as clock net
SYN-4025 : Tag rtl::Net clk_24m_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[7] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/clk as clock net
SYN-4025 : Tag rtl::Net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk as clock net
SYN-4025 : Tag rtl::Net u_image_process/wrreq as clock net
SYN-4025 : Tag rtl::Net u_image_select/mode[3]_syn_26 as clock net
SYN-4025 : Tag rtl::Net vga_clk_dup_1 as clock net
SYN-4026 : Tagged 11 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 32 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[7] to drive 18 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_select/mode[3]_syn_26 to drive 17 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_process/wrreq to drive 16 clock pins.
PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 8927 instances
RUN-0007 : 3245 luts, 3611 seqs, 1212 mslices, 661 lslices, 144 pads, 14 brams, 29 dsps
RUN-1001 : There are total 11615 nets
RUN-6004 WARNING: There are 38 nets with only 1 pin.
RUN-1001 : 7916 nets have 2 pins
RUN-1001 : 2523 nets have [3 - 5] pins
RUN-1001 : 956 nets have [6 - 10] pins
RUN-1001 : 94 nets have [11 - 20] pins
RUN-1001 : 78 nets have [21 - 99] pins
RUN-1001 : 10 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     330     
RUN-1001 :   No   |  No   |  Yes  |    2247     
RUN-1001 :   No   |  Yes  |  No   |     248     
RUN-1001 :   Yes  |  No   |  No   |     68      
RUN-1001 :   Yes  |  No   |  Yes  |     694     
RUN-1001 :   Yes  |  Yes  |  No   |     24      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    61   |  41   |    105     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 206
PHY-3001 : Initial placement ...
PHY-3001 : design contains 8923 instances, 3245 luts, 3611 seqs, 1873 slices, 292 macros(1873 instances: 1212 mslices 661 lslices)
PHY-3001 : Huge net cam_rst_dup_29 with 2774 pins
PHY-0007 : Cell area utilization is 35%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 43886, tnet num: 11611, tinst num: 8923, tnode num: 55145, tedge num: 83247.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.408076s wall, 1.375000s user + 0.015625s system = 1.390625s CPU (98.8%)

RUN-1004 : used memory is 370 MB, reserved memory is 354 MB, peak memory is 370 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 11611 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.646908s wall, 1.625000s user + 0.015625s system = 1.640625s CPU (99.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 2.99728e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 8923.
PHY-3001 : Level 1 #clusters 1795.
PHY-3001 : End clustering;  0.032909s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (95.0%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 35%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.05332e+06, overlap = 280.719
PHY-3002 : Step(2): len = 954050, overlap = 313.281
PHY-3002 : Step(3): len = 626742, overlap = 417.344
PHY-3002 : Step(4): len = 537333, overlap = 448.75
PHY-3002 : Step(5): len = 439684, overlap = 498.125
PHY-3002 : Step(6): len = 360720, overlap = 561.625
PHY-3002 : Step(7): len = 297899, overlap = 605.438
PHY-3002 : Step(8): len = 256262, overlap = 644.375
PHY-3002 : Step(9): len = 209867, overlap = 694.094
PHY-3002 : Step(10): len = 187496, overlap = 721.5
PHY-3002 : Step(11): len = 158436, overlap = 750.625
PHY-3002 : Step(12): len = 146352, overlap = 763.938
PHY-3002 : Step(13): len = 131280, overlap = 776.469
PHY-3002 : Step(14): len = 125125, overlap = 774.312
PHY-3002 : Step(15): len = 111652, overlap = 823.156
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.44662e-07
PHY-3002 : Step(16): len = 112534, overlap = 798.031
PHY-3002 : Step(17): len = 131879, overlap = 780.688
PHY-3002 : Step(18): len = 121804, overlap = 733.594
PHY-3002 : Step(19): len = 129584, overlap = 725
PHY-3002 : Step(20): len = 118505, overlap = 694.312
PHY-3002 : Step(21): len = 120031, overlap = 658.719
PHY-3002 : Step(22): len = 110293, overlap = 650.031
PHY-3002 : Step(23): len = 110960, overlap = 630.906
PHY-3002 : Step(24): len = 103601, overlap = 650.969
PHY-3002 : Step(25): len = 104360, overlap = 646.688
PHY-3002 : Step(26): len = 98449.2, overlap = 676.812
PHY-3002 : Step(27): len = 99348.3, overlap = 708.406
PHY-3002 : Step(28): len = 97059.9, overlap = 735.5
PHY-3002 : Step(29): len = 97632.2, overlap = 754.531
PHY-3002 : Step(30): len = 94170.1, overlap = 769.781
PHY-3002 : Step(31): len = 93962.2, overlap = 782.625
PHY-3002 : Step(32): len = 91224.7, overlap = 796.906
PHY-3002 : Step(33): len = 91275.6, overlap = 803.875
PHY-3002 : Step(34): len = 87583.2, overlap = 820.469
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.48932e-06
PHY-3002 : Step(35): len = 88195.9, overlap = 817.938
PHY-3002 : Step(36): len = 93594.7, overlap = 801.938
PHY-3002 : Step(37): len = 94532.5, overlap = 766.594
PHY-3002 : Step(38): len = 97991.2, overlap = 748.562
PHY-3002 : Step(39): len = 97248.4, overlap = 721.125
PHY-3002 : Step(40): len = 98679.2, overlap = 709.031
PHY-3002 : Step(41): len = 96644.4, overlap = 700.719
PHY-3002 : Step(42): len = 98129.9, overlap = 692.312
PHY-3002 : Step(43): len = 96489.7, overlap = 681.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.97865e-06
PHY-3002 : Step(44): len = 102148, overlap = 664.594
PHY-3002 : Step(45): len = 112403, overlap = 605.906
PHY-3002 : Step(46): len = 115691, overlap = 593.188
PHY-3002 : Step(47): len = 119886, overlap = 569.719
PHY-3002 : Step(48): len = 117823, overlap = 534.344
PHY-3002 : Step(49): len = 118235, overlap = 533.594
PHY-3002 : Step(50): len = 116475, overlap = 534.188
PHY-3002 : Step(51): len = 116464, overlap = 547.562
PHY-3002 : Step(52): len = 114492, overlap = 556.469
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 5.9573e-06
PHY-3002 : Step(53): len = 124009, overlap = 520.719
PHY-3002 : Step(54): len = 134835, overlap = 494.688
PHY-3002 : Step(55): len = 136959, overlap = 453.375
PHY-3002 : Step(56): len = 141607, overlap = 444.375
PHY-3002 : Step(57): len = 142903, overlap = 426.5
PHY-3002 : Step(58): len = 146575, overlap = 431.875
PHY-3002 : Step(59): len = 144866, overlap = 429.969
PHY-3002 : Step(60): len = 145724, overlap = 431.094
PHY-3002 : Step(61): len = 144651, overlap = 428.5
PHY-3002 : Step(62): len = 144916, overlap = 436.344
PHY-3002 : Step(63): len = 143818, overlap = 435.312
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.19146e-05
PHY-3002 : Step(64): len = 157524, overlap = 391.625
PHY-3002 : Step(65): len = 167052, overlap = 377.344
PHY-3002 : Step(66): len = 165553, overlap = 355.656
PHY-3002 : Step(67): len = 167450, overlap = 353.125
PHY-3002 : Step(68): len = 165323, overlap = 339.906
PHY-3002 : Step(69): len = 167267, overlap = 324.875
PHY-3002 : Step(70): len = 166824, overlap = 316.469
PHY-3002 : Step(71): len = 167718, overlap = 318.875
PHY-3002 : Step(72): len = 165770, overlap = 309.656
PHY-3002 : Step(73): len = 165769, overlap = 291.438
PHY-3002 : Step(74): len = 164931, overlap = 301.938
PHY-3002 : Step(75): len = 166229, overlap = 313.656
PHY-3002 : Step(76): len = 165210, overlap = 302.656
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 2.38292e-05
PHY-3002 : Step(77): len = 178615, overlap = 258.781
PHY-3002 : Step(78): len = 186607, overlap = 249.875
PHY-3002 : Step(79): len = 187820, overlap = 232.125
PHY-3002 : Step(80): len = 190415, overlap = 226.094
PHY-3002 : Step(81): len = 190815, overlap = 238.469
PHY-3002 : Step(82): len = 192025, overlap = 229.281
PHY-3002 : Step(83): len = 191237, overlap = 222.594
PHY-3002 : Step(84): len = 191404, overlap = 211.219
PHY-3002 : Step(85): len = 190810, overlap = 202.438
PHY-3002 : Step(86): len = 190635, overlap = 203.344
PHY-3002 : Step(87): len = 190602, overlap = 224.125
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 4.76584e-05
PHY-3002 : Step(88): len = 202763, overlap = 193.281
PHY-3002 : Step(89): len = 209570, overlap = 176.188
PHY-3002 : Step(90): len = 210073, overlap = 163.688
PHY-3002 : Step(91): len = 212472, overlap = 149.875
PHY-3002 : Step(92): len = 213774, overlap = 145.844
PHY-3002 : Step(93): len = 215554, overlap = 139.031
PHY-3002 : Step(94): len = 215259, overlap = 145.156
PHY-3002 : Step(95): len = 215656, overlap = 143.281
PHY-3002 : Step(96): len = 215564, overlap = 147.406
PHY-3002 : Step(97): len = 215131, overlap = 145.938
PHY-3002 : Step(98): len = 214394, overlap = 141.75
PHY-3002 : Step(99): len = 215027, overlap = 142.938
PHY-3002 : Step(100): len = 215278, overlap = 131.156
PHY-3002 : Step(101): len = 213941, overlap = 131.625
PHY-3002 : Step(102): len = 213390, overlap = 133.531
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 9.53167e-05
PHY-3002 : Step(103): len = 222701, overlap = 111.656
PHY-3002 : Step(104): len = 227758, overlap = 102.75
PHY-3002 : Step(105): len = 227820, overlap = 112.469
PHY-3002 : Step(106): len = 227924, overlap = 112.406
PHY-3002 : Step(107): len = 227924, overlap = 114.875
PHY-3002 : Step(108): len = 229061, overlap = 106.656
PHY-3002 : Step(109): len = 229523, overlap = 101.469
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000182914
PHY-3002 : Step(110): len = 237214, overlap = 99.125
PHY-3002 : Step(111): len = 241730, overlap = 98.875
PHY-3002 : Step(112): len = 241855, overlap = 102.969
PHY-3002 : Step(113): len = 242822, overlap = 100.344
PHY-3002 : Step(114): len = 244753, overlap = 97.125
PHY-3002 : Step(115): len = 245643, overlap = 97
PHY-3002 : Step(116): len = 244677, overlap = 96.5
PHY-3002 : Step(117): len = 245262, overlap = 99.0938
PHY-3002 : Step(118): len = 246716, overlap = 91.3125
PHY-3002 : Step(119): len = 247090, overlap = 88.25
PHY-3002 : Step(120): len = 245368, overlap = 89.9688
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000339722
PHY-3002 : Step(121): len = 249418, overlap = 84.5312
PHY-3002 : Step(122): len = 252833, overlap = 82.625
PHY-3002 : Step(123): len = 253246, overlap = 83.9688
PHY-3002 : Step(124): len = 253479, overlap = 86.0312
PHY-3002 : Step(125): len = 255537, overlap = 91.1562
PHY-3002 : Step(126): len = 257829, overlap = 84.6562
PHY-3002 : Step(127): len = 257450, overlap = 83.8125
PHY-3002 : Step(128): len = 257134, overlap = 89.0625
PHY-3002 : Step(129): len = 257566, overlap = 88
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.000679444
PHY-3002 : Step(130): len = 260504, overlap = 88.9062
PHY-3002 : Step(131): len = 262995, overlap = 89.2188
PHY-3002 : Step(132): len = 264392, overlap = 88.7188
PHY-3002 : Step(133): len = 265815, overlap = 91.7812
PHY-3002 : Step(134): len = 266703, overlap = 92.4688
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.033251s wall, 0.031250s user + 0.062500s system = 0.093750s CPU (281.9%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 42%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/11615.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 400664, over cnt = 1072(3%), over = 5612, worst = 37
PHY-1001 : End global iterations;  0.387896s wall, 0.562500s user + 0.031250s system = 0.593750s CPU (153.1%)

PHY-1001 : Congestion index: top1 = 70.28, top5 = 53.11, top10 = 43.02, top15 = 37.14.
PHY-3001 : End congestion estimation;  0.538083s wall, 0.703125s user + 0.031250s system = 0.734375s CPU (136.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11611 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.276981s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (101.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.1748e-05
PHY-3002 : Step(135): len = 368210, overlap = 28.3438
PHY-3002 : Step(136): len = 362131, overlap = 24.25
PHY-3002 : Step(137): len = 351767, overlap = 23.5
PHY-3002 : Step(138): len = 345996, overlap = 25.5938
PHY-3002 : Step(139): len = 341946, overlap = 26.25
PHY-3002 : Step(140): len = 332066, overlap = 25.5938
PHY-3002 : Step(141): len = 329135, overlap = 23.25
PHY-3002 : Step(142): len = 322946, overlap = 27.6875
PHY-3002 : Step(143): len = 322530, overlap = 29.7188
PHY-3002 : Step(144): len = 316390, overlap = 28.3438
PHY-3002 : Step(145): len = 316242, overlap = 24.3438
PHY-3002 : Step(146): len = 313641, overlap = 24.7812
PHY-3002 : Step(147): len = 314235, overlap = 26.1875
PHY-3002 : Step(148): len = 310620, overlap = 26.0938
PHY-3002 : Step(149): len = 310620, overlap = 26.0938
PHY-3002 : Step(150): len = 308913, overlap = 26.8125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000143496
PHY-3002 : Step(151): len = 314753, overlap = 22.6875
PHY-3002 : Step(152): len = 315620, overlap = 23
PHY-3002 : Step(153): len = 320104, overlap = 28.4688
PHY-3002 : Step(154): len = 322752, overlap = 26.2188
PHY-3002 : Step(155): len = 325028, overlap = 25.4062
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000286992
PHY-3002 : Step(156): len = 326334, overlap = 24.4062
PHY-3002 : Step(157): len = 327296, overlap = 24.0312
PHY-3002 : Step(158): len = 332120, overlap = 22.5938
PHY-3002 : Step(159): len = 335376, overlap = 18.3438
PHY-3002 : Step(160): len = 337378, overlap = 13.375
PHY-3002 : Step(161): len = 337193, overlap = 13.9688
PHY-3002 : Step(162): len = 337193, overlap = 13.9688
PHY-3002 : Step(163): len = 335909, overlap = 14.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 42%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 102/11615.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 373656, over cnt = 1430(4%), over = 6557, worst = 60
PHY-1001 : End global iterations;  0.592366s wall, 1.062500s user + 0.062500s system = 1.125000s CPU (189.9%)

PHY-1001 : Congestion index: top1 = 71.83, top5 = 51.35, top10 = 43.00, top15 = 37.98.
PHY-3001 : End congestion estimation;  0.750678s wall, 1.234375s user + 0.062500s system = 1.296875s CPU (172.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11611 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.291926s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (96.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.73803e-05
PHY-3002 : Step(164): len = 339472, overlap = 152.906
PHY-3002 : Step(165): len = 343224, overlap = 127.75
PHY-3002 : Step(166): len = 335529, overlap = 109.562
PHY-3002 : Step(167): len = 334309, overlap = 100.844
PHY-3002 : Step(168): len = 334131, overlap = 91.5312
PHY-3002 : Step(169): len = 331885, overlap = 82.7188
PHY-3002 : Step(170): len = 327028, overlap = 76.25
PHY-3002 : Step(171): len = 323468, overlap = 77.875
PHY-3002 : Step(172): len = 320427, overlap = 81.4688
PHY-3002 : Step(173): len = 318658, overlap = 80
PHY-3002 : Step(174): len = 315627, overlap = 75.4375
PHY-3002 : Step(175): len = 314175, overlap = 78.8125
PHY-3002 : Step(176): len = 310406, overlap = 80.1875
PHY-3002 : Step(177): len = 309232, overlap = 87.6562
PHY-3002 : Step(178): len = 308099, overlap = 82.7188
PHY-3002 : Step(179): len = 306985, overlap = 85.4375
PHY-3002 : Step(180): len = 306707, overlap = 82.875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000134761
PHY-3002 : Step(181): len = 310723, overlap = 71.9062
PHY-3002 : Step(182): len = 314927, overlap = 66.75
PHY-3002 : Step(183): len = 318219, overlap = 65.5625
PHY-3002 : Step(184): len = 316763, overlap = 65.625
PHY-3002 : Step(185): len = 316675, overlap = 65.4062
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000269521
PHY-3002 : Step(186): len = 321219, overlap = 57.9062
PHY-3002 : Step(187): len = 324232, overlap = 55.8438
PHY-3002 : Step(188): len = 331059, overlap = 56.9062
PHY-3002 : Step(189): len = 333820, overlap = 51.25
PHY-3002 : Step(190): len = 334692, overlap = 49
PHY-3002 : Step(191): len = 335046, overlap = 49.5312
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 43886, tnet num: 11611, tinst num: 8923, tnode num: 55145, tedge num: 83247.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.685723s wall, 1.687500s user + 0.000000s system = 1.687500s CPU (100.1%)

RUN-1004 : used memory is 415 MB, reserved memory is 402 MB, peak memory is 432 MB
OPT-1001 : Total overflow 356.81 peak overflow 2.97
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 281/11615.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 389672, over cnt = 1593(4%), over = 5699, worst = 27
PHY-1001 : End global iterations;  0.612700s wall, 1.125000s user + 0.156250s system = 1.281250s CPU (209.1%)

PHY-1001 : Congestion index: top1 = 63.00, top5 = 47.23, top10 = 40.10, top15 = 35.85.
PHY-1001 : End incremental global routing;  0.771255s wall, 1.281250s user + 0.156250s system = 1.437500s CPU (186.4%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11611 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.294985s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (100.6%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.247746s wall, 1.765625s user + 0.156250s system = 1.921875s CPU (154.0%)

OPT-1001 : Current memory(MB): used = 424, reserve = 411, peak = 432.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9113/11615.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 389672, over cnt = 1593(4%), over = 5699, worst = 27
PHY-1002 : len = 414744, over cnt = 1104(3%), over = 2881, worst = 16
PHY-1002 : len = 431928, over cnt = 426(1%), over = 991, worst = 13
PHY-1002 : len = 439400, over cnt = 132(0%), over = 268, worst = 7
PHY-1002 : len = 442176, over cnt = 5(0%), over = 8, worst = 4
PHY-1001 : End global iterations;  0.712251s wall, 1.140625s user + 0.000000s system = 1.140625s CPU (160.1%)

PHY-1001 : Congestion index: top1 = 54.16, top5 = 42.50, top10 = 37.00, top15 = 33.70.
OPT-1001 : End congestion update;  0.857152s wall, 1.281250s user + 0.000000s system = 1.281250s CPU (149.5%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 11611 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.222301s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (98.4%)

OPT-0007 : Start: WNS 4470 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  1.079617s wall, 1.500000s user + 0.000000s system = 1.500000s CPU (138.9%)

OPT-1001 : Current memory(MB): used = 428, reserve = 416, peak = 432.
OPT-1001 : End physical optimization;  4.102409s wall, 5.031250s user + 0.156250s system = 5.187500s CPU (126.5%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 3245 LUT to BLE ...
SYN-4008 : Packed 3245 LUT and 1948 SEQ to BLE.
SYN-4003 : Packing 1663 remaining SEQ's ...
SYN-4005 : Packed 789 SEQ with LUT/SLICE
SYN-4006 : 788 single LUT's are left
SYN-4006 : 874 single SEQ's are left
SYN-4011 : Packing model "test_camera" (AL_USER_NORMAL) with 4119/9160 primitive instances ...
PHY-3001 : End packing;  0.522062s wall, 0.515625s user + 0.015625s system = 0.531250s CPU (101.8%)

PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 4391 instances
RUN-1001 : 2097 mslices, 2096 lslices, 144 pads, 14 brams, 29 dsps
RUN-1001 : There are total 9741 nets
RUN-6004 WARNING: There are 38 nets with only 1 pin.
RUN-1001 : 5947 nets have 2 pins
RUN-1001 : 2600 nets have [3 - 5] pins
RUN-1001 : 985 nets have [6 - 10] pins
RUN-1001 : 91 nets have [11 - 20] pins
RUN-1001 : 72 nets have [21 - 99] pins
RUN-1001 : 8 nets have 100+ pins
PHY-3001 : design contains 4387 instances, 4193 slices, 292 macros(1873 instances: 1212 mslices 661 lslices)
PHY-3001 : Huge net cam_rst_dup_29 with 1536 pins
PHY-3001 : Cell area utilization is 49%
PHY-3001 : After packing: Len = 333958, Over = 134.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 49%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5013/9741.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 417248, over cnt = 684(1%), over = 1055, worst = 8
PHY-1002 : len = 420648, over cnt = 360(1%), over = 482, worst = 5
PHY-1002 : len = 423792, over cnt = 129(0%), over = 174, worst = 5
PHY-1002 : len = 425264, over cnt = 47(0%), over = 68, worst = 3
PHY-1002 : len = 426024, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.817868s wall, 1.078125s user + 0.015625s system = 1.093750s CPU (133.7%)

PHY-1001 : Congestion index: top1 = 50.56, top5 = 39.82, top10 = 34.70, top15 = 31.71.
PHY-3001 : End congestion estimation;  1.010806s wall, 1.281250s user + 0.015625s system = 1.296875s CPU (128.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 37521, tnet num: 9737, tinst num: 4387, tnode num: 45625, tedge num: 75905.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.583762s wall, 1.578125s user + 0.000000s system = 1.578125s CPU (99.6%)

RUN-1004 : used memory is 430 MB, reserved memory is 418 MB, peak memory is 432 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 9737 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.870170s wall, 1.859375s user + 0.000000s system = 1.859375s CPU (99.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.25608e-05
PHY-3002 : Step(192): len = 320648, overlap = 129.75
PHY-3002 : Step(193): len = 317424, overlap = 134.25
PHY-3002 : Step(194): len = 308955, overlap = 146
PHY-3002 : Step(195): len = 306309, overlap = 154.75
PHY-3002 : Step(196): len = 302187, overlap = 159.75
PHY-3002 : Step(197): len = 299345, overlap = 167
PHY-3002 : Step(198): len = 298493, overlap = 170.5
PHY-3002 : Step(199): len = 297398, overlap = 172.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.51215e-05
PHY-3002 : Step(200): len = 303876, overlap = 150.75
PHY-3002 : Step(201): len = 306079, overlap = 150.25
PHY-3002 : Step(202): len = 312846, overlap = 139.25
PHY-3002 : Step(203): len = 315313, overlap = 129.5
PHY-3002 : Step(204): len = 316254, overlap = 128
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.0243e-05
PHY-3002 : Step(205): len = 326186, overlap = 117
PHY-3002 : Step(206): len = 329311, overlap = 112.5
PHY-3002 : Step(207): len = 334075, overlap = 103.25
PHY-3002 : Step(208): len = 335345, overlap = 102.75
PHY-3002 : Step(209): len = 337970, overlap = 96.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.839205s wall, 0.593750s user + 1.500000s system = 2.093750s CPU (249.5%)

PHY-3001 : Trial Legalized: Len = 376931
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 48%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 573/9741.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 446208, over cnt = 982(2%), over = 1638, worst = 8
PHY-1002 : len = 452640, over cnt = 514(1%), over = 768, worst = 7
PHY-1002 : len = 457448, over cnt = 260(0%), over = 367, worst = 6
PHY-1002 : len = 459992, over cnt = 117(0%), over = 168, worst = 4
PHY-1002 : len = 460904, over cnt = 64(0%), over = 88, worst = 4
PHY-1001 : End global iterations;  1.309298s wall, 2.031250s user + 0.109375s system = 2.140625s CPU (163.5%)

PHY-1001 : Congestion index: top1 = 42.18, top5 = 36.21, top10 = 33.00, top15 = 30.84.
PHY-3001 : End congestion estimation;  1.537401s wall, 2.250000s user + 0.109375s system = 2.359375s CPU (153.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 9737 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.269464s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (92.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.59718e-05
PHY-3002 : Step(210): len = 358530, overlap = 9.5
PHY-3002 : Step(211): len = 348745, overlap = 27.25
PHY-3002 : Step(212): len = 345614, overlap = 29.25
PHY-3002 : Step(213): len = 345213, overlap = 30
PHY-3002 : Step(214): len = 343805, overlap = 33.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.011289s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 357412, Over = 0
PHY-3001 : Spreading special nets. 47 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.037165s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (84.1%)

PHY-3001 : 57 instances has been re-located, deltaX = 23, deltaY = 38, maxDist = 3.
PHY-3001 : Final: Len = 358382, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 37521, tnet num: 9737, tinst num: 4387, tnode num: 45625, tedge num: 75905.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.656939s wall, 1.656250s user + 0.000000s system = 1.656250s CPU (100.0%)

RUN-1004 : used memory is 431 MB, reserved memory is 420 MB, peak memory is 446 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 4431/9741.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 438296, over cnt = 784(2%), over = 1168, worst = 7
PHY-1002 : len = 442048, over cnt = 409(1%), over = 550, worst = 6
PHY-1002 : len = 444544, over cnt = 244(0%), over = 315, worst = 4
PHY-1002 : len = 446928, over cnt = 97(0%), over = 115, worst = 4
PHY-1002 : len = 448296, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.943735s wall, 1.453125s user + 0.062500s system = 1.515625s CPU (160.6%)

PHY-1001 : Congestion index: top1 = 42.44, top5 = 36.12, top10 = 32.82, top15 = 30.57.
PHY-1001 : End incremental global routing;  1.140100s wall, 1.656250s user + 0.062500s system = 1.718750s CPU (150.8%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 9737 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.280276s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (100.3%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.608467s wall, 2.125000s user + 0.062500s system = 2.187500s CPU (136.0%)

OPT-1001 : Current memory(MB): used = 437, reserve = 428, peak = 446.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 8414/9741.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 448296, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.072423s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (86.3%)

PHY-1001 : Congestion index: top1 = 42.44, top5 = 36.12, top10 = 32.82, top15 = 30.57.
OPT-1001 : End congestion update;  0.257841s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (103.0%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 9737 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.205132s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (99.0%)

OPT-0007 : Start: WNS 4345 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.463128s wall, 0.468750s user + 0.000000s system = 0.468750s CPU (101.2%)

OPT-1001 : Current memory(MB): used = 439, reserve = 429, peak = 446.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 9737 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.204649s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (99.3%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 8414/9741.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 448296, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.072723s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (107.4%)

PHY-1001 : Congestion index: top1 = 42.44, top5 = 36.12, top10 = 32.82, top15 = 30.57.
PHY-1001 : End incremental global routing;  0.256541s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (103.5%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 9737 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.267694s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (99.2%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 8414/9741.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 448296, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.072733s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (85.9%)

PHY-1001 : Congestion index: top1 = 42.44, top5 = 36.12, top10 = 32.82, top15 = 30.57.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 9737 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.202883s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (100.1%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 4345 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 42.068966
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  4.996760s wall, 5.515625s user + 0.062500s system = 5.578125s CPU (111.6%)

RUN-1003 : finish command "place" in  26.862180s wall, 44.921875s user + 11.750000s system = 56.671875s CPU (211.0%)

RUN-1004 : used memory is 406 MB, reserved memory is 393 MB, peak memory is 446 MB
RUN-1002 : start command "export_db ov2640_sdram_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db ov2640_sdram_place.db" in  1.258870s wall, 2.000000s user + 0.000000s system = 2.000000s CPU (158.9%)

RUN-1004 : used memory is 406 MB, reserved memory is 394 MB, peak memory is 459 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 4391 instances
RUN-1001 : 2097 mslices, 2096 lslices, 144 pads, 14 brams, 29 dsps
RUN-1001 : There are total 9741 nets
RUN-6004 WARNING: There are 38 nets with only 1 pin.
RUN-1001 : 5947 nets have 2 pins
RUN-1001 : 2600 nets have [3 - 5] pins
RUN-1001 : 985 nets have [6 - 10] pins
RUN-1001 : 91 nets have [11 - 20] pins
RUN-1001 : 72 nets have [21 - 99] pins
RUN-1001 : 8 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 37521, tnet num: 9737, tinst num: 4387, tnode num: 45625, tedge num: 75905.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.577700s wall, 1.578125s user + 0.000000s system = 1.578125s CPU (100.0%)

RUN-1004 : used memory is 425 MB, reserved memory is 413 MB, peak memory is 459 MB
PHY-1001 : 2097 mslices, 2096 lslices, 144 pads, 14 brams, 29 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 9737 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 420216, over cnt = 1009(2%), over = 1750, worst = 8
PHY-1002 : len = 427488, over cnt = 567(1%), over = 848, worst = 7
PHY-1002 : len = 433256, over cnt = 243(0%), over = 350, worst = 5
PHY-1002 : len = 437672, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 437704, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.362612s wall, 2.015625s user + 0.031250s system = 2.046875s CPU (150.2%)

PHY-1001 : Congestion index: top1 = 41.62, top5 = 35.65, top10 = 32.43, top15 = 30.24.
PHY-1001 : End global routing;  1.552418s wall, 2.187500s user + 0.031250s system = 2.218750s CPU (142.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 462, reserve = 451, peak = 462.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_dup_1 will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : net vga_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net Sdram_Control_4Port/CTRL_CLK will be merged with clock u_pll/clk0_buf
PHY-1001 : net Sdram_Control_4Port/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_image_select/mode[3]_syn_29 will be merged with clock u_image_select/mode[3]_syn_26
PHY-1001 : clock net u_camera_init/divider2[8]_syn_4 will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/divider2[7]_syn_2 will be merged with clock u_camera_init/divider2[7]
PHY-1001 : net u_camera_init/u_i2c_write/clk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/Hu_1[31] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/Hu_1[30] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/Hu_1[29] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/Hu_1[28] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/Hu_1[27] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/Hu_1[26] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/Hu_1[25] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/post3_frame_href is skipped due to 0 input or output
PHY-5010 Similar messages will be suppressed.
PHY-1001 : clock net u_image_process/wrreq_syn_2 will be merged with clock u_image_process/wrreq
PHY-1001 : net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk will be routed on clock mesh
PHY-1001 : Current memory(MB): used = 715, reserve = 706, peak = 715.
PHY-1001 : End build detailed router design. 4.242084s wall, 4.187500s user + 0.046875s system = 4.234375s CPU (99.8%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 117072, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 4.743620s wall, 4.734375s user + 0.015625s system = 4.750000s CPU (100.1%)

PHY-1001 : Current memory(MB): used = 749, reserve = 741, peak = 749.
PHY-1001 : End phase 1; 4.750964s wall, 4.734375s user + 0.015625s system = 4.750000s CPU (100.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 22% nets.
PHY-1001 : Routed 23% nets.
PHY-1001 : Routed 27% nets.
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 38% nets.
PHY-1001 : Patch 4246 net; 4.852311s wall, 4.843750s user + 0.000000s system = 4.843750s CPU (99.8%)

PHY-1022 : len = 926872, over cnt = 511(0%), over = 511, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 756, reserve = 748, peak = 756.
PHY-1001 : End initial routed; 21.602554s wall, 31.312500s user + 0.140625s system = 31.453125s CPU (145.6%)

PHY-1001 : Update timing.....
PHY-1001 : 0/8039(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.846     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 2.091960s wall, 2.093750s user + 0.000000s system = 2.093750s CPU (100.1%)

PHY-1001 : Current memory(MB): used = 767, reserve = 760, peak = 767.
PHY-1001 : End phase 2; 23.694588s wall, 33.406250s user + 0.140625s system = 33.546875s CPU (141.6%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 926872, over cnt = 511(0%), over = 511, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.036899s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (84.7%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 921672, over cnt = 108(0%), over = 108, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.555750s wall, 0.968750s user + 0.015625s system = 0.984375s CPU (177.1%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 922088, over cnt = 8(0%), over = 8, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.388843s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (108.5%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 922176, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.085587s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (164.3%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 922216, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 4; 0.072275s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (108.1%)

PHY-1001 : Update timing.....
PHY-1001 : 0/8039(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.846     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 2.089011s wall, 2.078125s user + 0.000000s system = 2.078125s CPU (99.5%)

PHY-1001 : Commit to database.....
PHY-1001 : 134 feed throughs used by 83 nets
PHY-1001 : End commit to database; 1.038839s wall, 1.031250s user + 0.000000s system = 1.031250s CPU (99.3%)

PHY-1001 : Current memory(MB): used = 811, reserve = 804, peak = 811.
PHY-1001 : End phase 3; 4.475391s wall, 4.937500s user + 0.031250s system = 4.968750s CPU (111.0%)

PHY-1003 : Routed, final wirelength = 922216
PHY-1001 : Current memory(MB): used = 813, reserve = 807, peak = 813.
PHY-1001 : End export database. 0.029842s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (104.7%)

PHY-1001 : End detail routing;  37.507534s wall, 47.609375s user + 0.234375s system = 47.843750s CPU (127.6%)

RUN-1003 : finish command "route" in  41.023683s wall, 51.750000s user + 0.281250s system = 52.031250s CPU (126.8%)

RUN-1004 : used memory is 810 MB, reserved memory is 804 MB, peak memory is 813 MB
RUN-1002 : start command "report_area -io_info -file ov2640_sdram_phy.area"
RUN-1001 : standard
***Report Model: test_camera Device: EG4S20BG256***

IO Statistics
#IO                        89
  #input                   29
  #output                  59
  #inout                    1

Utilization Statistics
#lut                     7146   out of  19600   36.46%
#reg                     3620   out of  19600   18.47%
#le                      8015
  #lut only              4395   out of   8015   54.83%
  #reg only               869   out of   8015   10.84%
  #lut&reg               2751   out of   8015   34.32%
#dsp                       29   out of     29  100.00%
#bram                      12   out of     64   18.75%
  #bram9k                   0
  #fifo9k                  12
#bram32k                    2   out of     16   12.50%
#pad                       89   out of    188   47.34%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                      11   out of     16   68.75%

Clock Resource Statistics
Index     ClockNet                                                   Type               DriverType         Driver                                                                  Fanout
#1        u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk    GCLK               io                 cam_pclk_syn_9.di                                                       1768
#2        u_pll/clk0_buf                                             GCLK               pll                u_pll/pll_inst.clkc0                                                    186
#3        vga_clk_dup_1                                              GCLK               pll                u_pll/pll_inst.clkc2                                                    42
#4        u_camera_init/divider2[8]                                  GCLK               lslice             u_camera_init/add2_syn_56.q1                                            24
#5        u_camera_init/u_i2c_write/clk                              GCLK               pll                u_pll/pll_inst.clkc4                                                    24
#6        u_camera_init/divider2[7]                                  GCLK               lslice             u_camera_init/add2_syn_56.q0                                            17
#7        clk_cam                                                    GCLK               pll                u_pll/pll_inst.clkc3                                                    13
#8        u_image_process/wrreq                                      GCLK               lslice             Sdram_Control_4Port/reg10_syn_49.f0                                     9
#9        u_image_select/mode[3]_syn_26                              GCLK               lslice             u_image_process/u_Dilation_Detector/u_three_martix_4/reg18_syn_13.f1    9
#10       clk_24m_dup_1                                              GCLK               io                 clk_24m_syn_2.di                                                        6
#11       Sdram_Control_4Port/SDRAM_CLK                              GCLK               pll                u_pll/pll_inst.clkc1                                                    0


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
   Switch[5]       INPUT         P6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[4]       INPUT         M6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[3]       INPUT         T6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[2]       INPUT         T5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[1]       INPUT         R5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[0]       INPUT         T4        LVCMOS25          N/A          PULLUP      NONE    
  cam_data[7]      INPUT        H13        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[6]      INPUT        G16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[5]      INPUT        H16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[4]      INPUT        G14        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[3]      INPUT        K15        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[2]      INPUT        K16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[1]      INPUT        J16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[0]      INPUT        H15        LVCMOS33          N/A          PULLUP      NONE    
   cam_href        INPUT        F15        LVCMOS33          N/A          PULLUP      NONE    
   cam_pclk        INPUT        K12        LVCMOS33          N/A          PULLUP      NONE    
   cam_vsync       INPUT        E15        LVCMOS33          N/A          PULLUP      NONE    
    clk_24m        INPUT        K14        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT        G11        LVCMOS33          N/A          PULLUP      NONE    
    Led[15]       OUTPUT        T13        LVCMOS25           8            NONE       NONE    
    Led[14]       OUTPUT        T12        LVCMOS25           8            NONE       NONE    
    Led[13]       OUTPUT        R12        LVCMOS25           8            NONE       NONE    
    Led[12]       OUTPUT         M7        LVCMOS25           8            NONE       NONE    
    Led[11]       OUTPUT         T9        LVCMOS25           8            NONE       NONE    
    Led[10]       OUTPUT         T8        LVCMOS25           8            NONE       NONE    
    Led[9]        OUTPUT         T7        LVCMOS25           8            NONE       NONE    
    Led[8]        OUTPUT         R7        LVCMOS25           8            NONE       NONE    
    Led[7]        OUTPUT         P5        LVCMOS25           8            NONE       NONE    
    Led[6]        OUTPUT         N5        LVCMOS25           8            NONE       NONE    
    Led[5]        OUTPUT         P4        LVCMOS25           8            NONE       NONE    
    Led[4]        OUTPUT         M5        LVCMOS25           8            NONE       NONE    
    Led[3]        OUTPUT         N4        LVCMOS25           8            NONE       NONE    
    Led[2]        OUTPUT         N3        LVCMOS25           8            NONE       NONE    
    Led[1]        OUTPUT         M4        LVCMOS25           8            NONE       NONE    
    Led[0]        OUTPUT         M3        LVCMOS25           8            NONE       NONE    
   cam_pwdn       OUTPUT        F14        LVCMOS33           8            NONE       NONE    
    cam_rst       OUTPUT        F13        LVCMOS33           8            NONE       NONE    
   cam_soic       OUTPUT        D16        LVCMOS33           8           PULLUP      NONE    
   cam_xclk       OUTPUT        J12        LVCMOS33           8            NONE       NONE    
   sm_bit[3]      OUTPUT         F3        LVCMOS25           8            NONE       NONE    
   sm_bit[2]      OUTPUT         C2        LVCMOS25           8            NONE       NONE    
   sm_bit[1]      OUTPUT         C3        LVCMOS25           8            NONE       NONE    
   sm_bit[0]      OUTPUT         B1        LVCMOS25           8            NONE       NONE    
   sm_seg[7]      OUTPUT         A2        LVCMOS25           8            NONE       NONE    
   sm_seg[6]      OUTPUT         B2        LVCMOS25           8            NONE       NONE    
   sm_seg[5]      OUTPUT         D3        LVCMOS25           8            NONE       NONE    
   sm_seg[4]      OUTPUT         F5        LVCMOS25           8            NONE       NONE    
   sm_seg[3]      OUTPUT         E4        LVCMOS25           8            NONE       NONE    
   sm_seg[2]      OUTPUT         F4        LVCMOS25           8            NONE       NONE    
   sm_seg[1]      OUTPUT         B3        LVCMOS25           8            NONE       NONE    
   sm_seg[0]      OUTPUT         E3        LVCMOS25           8            NONE       NONE    
   vga_b[7]       OUTPUT         C1        LVCMOS25           8            NONE       NONE    
   vga_b[6]       OUTPUT         D1        LVCMOS25           8            NONE       NONE    
   vga_b[5]       OUTPUT         E2        LVCMOS25           8            NONE       NONE    
   vga_b[4]       OUTPUT         G3        LVCMOS25           8            NONE       NONE    
   vga_b[3]       OUTPUT         E1        LVCMOS25           8            NONE       NONE    
   vga_b[2]       OUTPUT         F2        LVCMOS25           8            NONE       NONE    
   vga_b[1]       OUTPUT         F1        LVCMOS25           8            NONE       NONE    
   vga_b[0]       OUTPUT         G1        LVCMOS25           8            NONE       NONE    
    vga_clk       OUTPUT         H2        LVCMOS25           8            NONE       NONE    
   vga_g[7]       OUTPUT         H5        LVCMOS25           8            NONE       NONE    
   vga_g[6]       OUTPUT         H1        LVCMOS25           8            NONE       NONE    
   vga_g[5]       OUTPUT         J6        LVCMOS25           8            NONE       NONE    
   vga_g[4]       OUTPUT         H3        LVCMOS25           8            NONE       NONE    
   vga_g[3]       OUTPUT         J1        LVCMOS25           8            NONE       NONE    
   vga_g[2]       OUTPUT         K1        LVCMOS25           8            NONE       NONE    
   vga_g[1]       OUTPUT         K2        LVCMOS25           8            NONE       NONE    
   vga_g[0]       OUTPUT         L1        LVCMOS25           8            NONE       NONE    
   vga_hsync      OUTPUT         J3        LVCMOS25           8            NONE       NONE    
   vga_r[7]       OUTPUT         K6        LVCMOS25           8            NONE       NONE    
   vga_r[6]       OUTPUT         K3        LVCMOS25           8            NONE       NONE    
   vga_r[5]       OUTPUT         K5        LVCMOS25           8            NONE       NONE    
   vga_r[4]       OUTPUT         L4        LVCMOS25           8            NONE       NONE    
   vga_r[3]       OUTPUT         M1        LVCMOS25           8            NONE       NONE    
   vga_r[2]       OUTPUT         M2        LVCMOS25           8            NONE       NONE    
   vga_r[1]       OUTPUT         L3        LVCMOS25           8            NONE       NONE    
   vga_r[0]       OUTPUT         L5        LVCMOS25           8            NONE       NONE    
   vga_vsync      OUTPUT         J4        LVCMOS25           8            NONE       NONE    
   cam_soid        INOUT        D14        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------------------------------------+
|Instance                              |Module                                     |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------------------------------------+
|top                                   |test_camera                                |8015   |5273    |1873    |3620    |14      |29      |
|  Sdram_Control_4Port                 |Sdram_Control_4Port                        |726    |465     |141     |417     |2       |0       |
|    command1                          |command                                    |55     |54      |0       |41      |0       |0       |
|    control1                          |control_interface                          |102    |72      |24      |52      |0       |0       |
|    data_path1                        |sdr_data_path                              |12     |12      |0       |3       |0       |0       |
|    read_fifo1                        |Sdram_RD_FIFO                              |129    |58      |18      |103     |1       |0       |
|      dcfifo_component                |softfifo                                   |129    |58      |18      |103     |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |41     |19      |0       |41      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |33     |21      |0       |33      |0       |0       |
|    sdram1                            |sdram                                      |0      |0       |0       |0       |0       |0       |
|    write_fifo1                       |Sdram_WR_FIFO                              |125    |63      |18      |98      |1       |0       |
|      dcfifo_component                |softfifo                                   |125    |63      |18      |98      |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |36     |22      |0       |36      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |35     |22      |0       |35      |0       |0       |
|  u_Mode_Switch                       |Mode_Switch                                |10     |10      |0       |8       |0       |0       |
|  u_cam_vga_out                       |Driver                                     |149    |85      |64      |31      |0       |0       |
|  u_camera_init                       |camera_init                                |543    |528     |9       |93      |0       |0       |
|    u_i2c_write                       |i2c_module                                 |182    |182     |0       |40      |0       |0       |
|  u_camera_reader                     |camera_reader                              |86     |49      |17      |52      |0       |0       |
|  u_image_process                     |image_process                              |6172   |3902    |1559    |2900    |12      |29      |
|    u_Dilation_Detector               |Dilation_Detector                          |172    |108     |45      |77      |2       |0       |
|      u_three_martix_4                |three_martix                               |158    |102     |45      |63      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |4      |4       |0       |2       |1       |0       |
|    u_Erosion_Detector                |Erosion_Detector                           |168    |113     |45      |71      |2       |0       |
|      u_three_martix_3                |three_martix                               |161    |108     |45      |64      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |2      |2       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2      |2       |0       |1       |1       |0       |
|    u_Gesture_recognition             |Gesture_recognition                        |1385   |876     |344     |571     |0       |9       |
|    u_Hu_Invariant_moment             |Hu_Invariant_moment                        |1760   |1151    |403     |918     |0       |20      |
|      u_Divider_1                     |Divider                                    |159    |101     |32      |86      |0       |0       |
|      u_Divider_2                     |Divider                                    |111    |79      |32      |42      |0       |0       |
|      u_Divider_3                     |Divider_32                                 |263    |134     |46      |161     |0       |0       |
|      u_Divider_4                     |Divider_32                                 |183    |107     |46      |83      |0       |0       |
|      u_Divider_5                     |Divider_32                                 |197    |118     |46      |90      |0       |0       |
|    u_Median_Gray                     |Median_Gray                                |156    |106     |45      |58      |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |2      |0       |0       |2       |0       |0       |
|      u_three_martix                  |three_martix                               |154    |106     |45      |56      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |3      |3       |0       |1       |1       |0       |
|    u_Median_Gray_2                   |Median_Gray                                |719    |443     |235     |287     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |488    |298     |190     |153     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |84     |54      |30      |30      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |84     |54      |30      |31      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |84     |54      |30      |32      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |48     |28      |20      |14      |0       |0       |
|        u_Sort3_5                     |Sort3                                      |68     |38      |30      |17      |0       |0       |
|        u_Sort3_6                     |Sort3                                      |50     |30      |20      |17      |0       |0       |
|        u_Sort3_7                     |Sort3                                      |70     |40      |30      |12      |0       |0       |
|      u_three_martix                  |three_martix                               |231    |145     |45      |134     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |3      |3       |0       |1       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2      |2       |0       |1       |1       |0       |
|    u_Median_Gray_3                   |Median_Gray                                |717    |420     |235     |276     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |490    |300     |190     |135     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |85     |55      |30      |28      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |84     |54      |30      |32      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |84     |54      |30      |31      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |50     |30      |20      |12      |0       |0       |
|        u_Sort3_5                     |Sort3                                      |68     |38      |30      |17      |0       |0       |
|        u_Sort3_6                     |Sort3                                      |50     |30      |20      |8       |0       |0       |
|        u_Sort3_7                     |Sort3                                      |69     |39      |30      |7       |0       |0       |
|      u_three_martix                  |three_martix                               |227    |120     |45      |141     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|    u_Perimeter_aera                  |Perimeter_aera                             |404    |280     |81      |212     |0       |0       |
|      u_Divider_1                     |Divider                                    |188    |113     |32      |114     |0       |0       |
|    u_RGBYCbCr                        |RGBYCbCr                                   |155    |89      |14      |131     |0       |0       |
|    u_Sobel_Process                   |Sobel_Process                              |358    |206     |92      |168     |2       |0       |
|      u_Caculate_Sobel                |Caculate_Sobel                             |146    |97      |47      |52      |0       |0       |
|      u_three_martix_2                |three_martix                               |212    |109     |45      |116     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |2      |2       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|  u_image_select                      |image_select                               |131    |95      |36      |54      |0       |0       |
|  u_pll                               |ip_pll                                     |0      |0       |0       |0       |0       |0       |
|  u_seg_4                             |seg_4                                      |38     |21      |5       |25      |0       |0       |
|  u_vga_display                       |vga_display                                |102    |78      |24      |31      |0       |0       |
+---------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       5867  
    #2          2       1386  
    #3          3       606   
    #4          4       560   
    #5        5-10      996   
    #6        11-50     126   
    #7       51-100      15   
    #8       101-500     3    
    #9        >500       1    
  Average     2.66            

RUN-1002 : start command "export_db ov2640_sdram_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db ov2640_sdram_pr.db" in  1.460615s wall, 2.343750s user + 0.031250s system = 2.375000s CPU (162.6%)

RUN-1004 : used memory is 808 MB, reserved memory is 801 MB, peak memory is 861 MB
RUN-1002 : start command "export_bid ov2640_sdram_inst.bid"
RUN-1002 : start command "bitgen -bit ov2640_sdram.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 4387
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 9741, pip num: 82180
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 134
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 3077 valid insts, and 249644 bits set as '1'.
BIT-1004 : the usercode register value: 00000000000100110000000000000000
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file ov2640_sdram.bit.
RUN-1003 : finish command "bitgen -bit ov2640_sdram.bit" in  6.968665s wall, 73.531250s user + 0.562500s system = 74.093750s CPU (1063.2%)

RUN-1004 : used memory is 814 MB, reserved memory is 806 MB, peak memory is 991 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20221101_215518.log"
