\hypertarget{group___e_e_p_r_o_m__18_x_x__43_x_x}{}\section{C\+H\+IP\+: L\+P\+C18xx/43xx E\+E\+P\+R\+OM driver}
\label{group___e_e_p_r_o_m__18_x_x__43_x_x}\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx E\+E\+P\+R\+O\+M driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx E\+E\+P\+R\+O\+M driver}}
\subsection*{Estructuras de datos}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct_l_p_c___e_e_p_r_o_m___t}{L\+P\+C\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+T}
\begin{DoxyCompactList}\small\item\em E\+E\+P\+R\+OM register block structure. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{\textquotesingle{}defines\textquotesingle{}}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{group___e_e_p_r_o_m__18_x_x__43_x_x_ga19220ff77b3f420a71eddcfcb2534a52}{E\+E\+P\+R\+O\+M\+\_\+\+S\+T\+A\+RT}~(0x20040000)
\item 
\#define \hyperlink{group___e_e_p_r_o_m__18_x_x__43_x_x_gaddfda15f5f3ec6f8f325f48be50c548a}{E\+E\+P\+R\+O\+M\+\_\+\+P\+A\+G\+E\+\_\+\+S\+I\+ZE}~(128)
\item 
\#define \hyperlink{group___e_e_p_r_o_m__18_x_x__43_x_x_gafb110eded8c7e52bf0826c2bedfd90cd}{E\+E\+P\+R\+O\+M\+\_\+\+P\+A\+G\+E\+\_\+\+N\+UM}~(128)
\item 
\#define \hyperlink{group___e_e_p_r_o_m__18_x_x__43_x_x_ga7ee5cba0bfcfb004dfba1245a977c216}{E\+E\+P\+R\+O\+M\+\_\+\+A\+D\+D\+R\+E\+SS}(page,  offset)~(\hyperlink{group___e_e_p_r_o_m__18_x_x__43_x_x_ga19220ff77b3f420a71eddcfcb2534a52}{E\+E\+P\+R\+O\+M\+\_\+\+S\+T\+A\+RT} + (\hyperlink{group___e_e_p_r_o_m__18_x_x__43_x_x_gaddfda15f5f3ec6f8f325f48be50c548a}{E\+E\+P\+R\+O\+M\+\_\+\+P\+A\+G\+E\+\_\+\+S\+I\+ZE} $\ast$ (page)) + offset)
\item 
\#define \hyperlink{group___e_e_p_r_o_m__18_x_x__43_x_x_gad60e60fac4934de0ea5ad45fc6035fbc}{E\+E\+P\+R\+O\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+D\+IV}~1500000
\item 
\#define \hyperlink{group___e_e_p_r_o_m__18_x_x__43_x_x_gae7c4f0b2db03d7cd7a036158e88346b8}{E\+E\+P\+R\+O\+M\+\_\+\+R\+E\+A\+D\+\_\+\+W\+A\+I\+T\+\_\+\+S\+T\+A\+T\+E\+\_\+\+V\+AL}~0x58
\item 
\#define \hyperlink{group___e_e_p_r_o_m__18_x_x__43_x_x_ga33a1933987e17e85216abe94ff29e4d3}{E\+E\+P\+R\+O\+M\+\_\+\+W\+A\+I\+T\+\_\+\+S\+T\+A\+T\+E\+\_\+\+V\+AL}~0x232
\item 
\#define \hyperlink{group___e_e_p_r_o_m__18_x_x__43_x_x_ga6d6a26f6d387d9bc636c56c07994f0b6}{E\+E\+P\+R\+O\+M\+\_\+\+C\+M\+D\+\_\+\+E\+R\+A\+S\+E\+\_\+\+P\+R\+G\+\_\+\+P\+A\+GE}~(6)
\item 
\#define \hyperlink{group___e_e_p_r_o_m__18_x_x__43_x_x_ga3b420badc39c2adf9780d44a74faa45a}{E\+E\+P\+R\+O\+M\+\_\+\+A\+U\+T\+O\+P\+R\+O\+G\+\_\+\+O\+FF}~(0)
\item 
\#define \hyperlink{group___e_e_p_r_o_m__18_x_x__43_x_x_ga707dd1e49eb23a4e804d58d2d19bba52}{E\+E\+P\+R\+O\+M\+\_\+\+A\+U\+T\+O\+P\+R\+O\+G\+\_\+\+A\+F\+T\+\_\+1\+W\+O\+R\+D\+W\+R\+I\+T\+T\+EN}~(1)
\item 
\#define \hyperlink{group___e_e_p_r_o_m__18_x_x__43_x_x_ga6c353fc9ef8b0be089c548ccd58c6388}{E\+E\+P\+R\+O\+M\+\_\+\+A\+U\+T\+O\+P\+R\+O\+G\+\_\+\+A\+F\+T\+\_\+\+L\+A\+S\+T\+W\+O\+R\+D\+W\+R\+I\+T\+T\+EN}~(2)
\item 
\#define \hyperlink{group___e_e_p_r_o_m__18_x_x__43_x_x_ga71f23d0464d767653aad1e73d30a14dc}{E\+E\+P\+R\+O\+M\+\_\+\+P\+W\+R\+D\+WN}~(1 $<$$<$ 0)
\item 
\#define \hyperlink{group___e_e_p_r_o_m__18_x_x__43_x_x_ga6cbd8a7a267a151c2d6d324d2bac4eea}{E\+E\+P\+R\+O\+M\+\_\+\+I\+N\+T\+\_\+\+E\+N\+D\+O\+F\+P\+R\+OG}~(1 $<$$<$ 2)
\end{DoxyCompactItemize}
\subsection*{Funciones}
\begin{DoxyCompactItemize}
\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___e_e_p_r_o_m__18_x_x__43_x_x_gacce700347262d143041848308f8f3f6f}{Chip\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+\+Enable\+Power\+Down} (\hyperlink{struct_l_p_c___e_e_p_r_o_m___t}{L\+P\+C\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+T} $\ast$p\+E\+E\+P\+R\+OM)
\begin{DoxyCompactList}\small\item\em Put E\+E\+P\+R\+OM device in power down mode. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___e_e_p_r_o_m__18_x_x__43_x_x_ga6cf4052474abe94b3c47ce09b67bb03f}{Chip\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+\+Disable\+Power\+Down} (\hyperlink{struct_l_p_c___e_e_p_r_o_m___t}{L\+P\+C\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+T} $\ast$p\+E\+E\+P\+R\+OM)
\begin{DoxyCompactList}\small\item\em Bring E\+E\+P\+R\+OM device out of power down mode. \end{DoxyCompactList}\item 
void \hyperlink{group___e_e_p_r_o_m__18_x_x__43_x_x_ga6f3f3f16f0e24eaa45bbfd7089ed43bb}{Chip\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+\+Init} (\hyperlink{struct_l_p_c___e_e_p_r_o_m___t}{L\+P\+C\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+T} $\ast$p\+E\+E\+P\+R\+OM)
\begin{DoxyCompactList}\small\item\em Initializes E\+E\+P\+R\+OM. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___e_e_p_r_o_m__18_x_x__43_x_x_ga8b179a01d2c806ab4797712c3fc47098}{Chip\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+\+De\+Init} (\hyperlink{struct_l_p_c___e_e_p_r_o_m___t}{L\+P\+C\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+T} $\ast$p\+E\+E\+P\+R\+OM)
\begin{DoxyCompactList}\small\item\em De-\/initializes E\+E\+P\+R\+OM. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___e_e_p_r_o_m__18_x_x__43_x_x_ga7a562f00e3404a06569a4b7c61ade80f}{Chip\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+\+Set\+Auto\+Prog} (\hyperlink{struct_l_p_c___e_e_p_r_o_m___t}{L\+P\+C\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+T} $\ast$p\+E\+E\+P\+R\+OM, uint32\+\_\+t mode)
\begin{DoxyCompactList}\small\item\em Set Auto program mode. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___e_e_p_r_o_m__18_x_x__43_x_x_gaebadf781a37193e0cc84746da5c96b12}{Chip\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+\+Set\+Read\+Wait\+State} (\hyperlink{struct_l_p_c___e_e_p_r_o_m___t}{L\+P\+C\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+T} $\ast$p\+E\+E\+P\+R\+OM, uint32\+\_\+t ws)
\begin{DoxyCompactList}\small\item\em Set E\+E\+P\+R\+OM Read Wait State. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___e_e_p_r_o_m__18_x_x__43_x_x_ga2288ea4bc7ca2c7802c0880e5e347952}{Chip\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+\+Set\+Wait\+State} (\hyperlink{struct_l_p_c___e_e_p_r_o_m___t}{L\+P\+C\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+T} $\ast$p\+E\+E\+P\+R\+OM, uint32\+\_\+t ws)
\begin{DoxyCompactList}\small\item\em Set E\+E\+P\+R\+OM wait state. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___e_e_p_r_o_m__18_x_x__43_x_x_gaf8f467bf5d3c7141bbad5244a15a889e}{Chip\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+\+Set\+Cmd} (\hyperlink{struct_l_p_c___e_e_p_r_o_m___t}{L\+P\+C\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+T} $\ast$p\+E\+E\+P\+R\+OM, uint32\+\_\+t cmd)
\begin{DoxyCompactList}\small\item\em Select an E\+E\+P\+R\+OM command. \end{DoxyCompactList}\item 
void \hyperlink{group___e_e_p_r_o_m__18_x_x__43_x_x_ga9bd675e4d0579705d04c2948cc22cfe0}{Chip\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+\+Erase\+Program\+Page} (\hyperlink{struct_l_p_c___e_e_p_r_o_m___t}{L\+P\+C\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+T} $\ast$p\+E\+E\+P\+R\+OM)
\begin{DoxyCompactList}\small\item\em Erase/\+Program an E\+E\+P\+R\+OM page. \end{DoxyCompactList}\item 
void \hyperlink{group___e_e_p_r_o_m__18_x_x__43_x_x_ga9bf344a5bd3a2035573b2d080f11c484}{Chip\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+\+Wait\+For\+Int\+Status} (\hyperlink{struct_l_p_c___e_e_p_r_o_m___t}{L\+P\+C\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+T} $\ast$p\+E\+E\+P\+R\+OM, uint32\+\_\+t mask)
\begin{DoxyCompactList}\small\item\em Wait for interrupt occurs. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___e_e_p_r_o_m__18_x_x__43_x_x_gad2c0da142f469adc4467b4d230b5532b}{Chip\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+\+Enable\+Int} (\hyperlink{struct_l_p_c___e_e_p_r_o_m___t}{L\+P\+C\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+T} $\ast$p\+E\+E\+P\+R\+OM, uint32\+\_\+t mask)
\begin{DoxyCompactList}\small\item\em Enable E\+E\+P\+R\+OM interrupt. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___e_e_p_r_o_m__18_x_x__43_x_x_gac506ec65d1c63a4f2f8bfc7175bea68c}{Chip\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+\+Disable\+Int} (\hyperlink{struct_l_p_c___e_e_p_r_o_m___t}{L\+P\+C\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+T} $\ast$p\+E\+E\+P\+R\+OM, uint32\+\_\+t mask)
\begin{DoxyCompactList}\small\item\em Disable E\+E\+P\+R\+OM interrupt. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} uint32\+\_\+t \hyperlink{group___e_e_p_r_o_m__18_x_x__43_x_x_gabc5dffbf26c343bfccd25bface186de0}{Chip\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+\+Get\+Int\+Enable} (\hyperlink{struct_l_p_c___e_e_p_r_o_m___t}{L\+P\+C\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+T} $\ast$p\+E\+E\+P\+R\+OM)
\begin{DoxyCompactList}\small\item\em Get the value of the E\+E\+P\+R\+OM interrupt enable register. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} uint32\+\_\+t \hyperlink{group___e_e_p_r_o_m__18_x_x__43_x_x_ga19e670ed83dcab5cc21237a3150ff082}{Chip\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+\+Get\+Int\+Status} (\hyperlink{struct_l_p_c___e_e_p_r_o_m___t}{L\+P\+C\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+T} $\ast$p\+E\+E\+P\+R\+OM)
\begin{DoxyCompactList}\small\item\em Get E\+E\+P\+R\+OM interrupt status. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___e_e_p_r_o_m__18_x_x__43_x_x_gacebf288107d6f4a68f805a063205cf8e}{Chip\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+\+Set\+Int\+Status} (\hyperlink{struct_l_p_c___e_e_p_r_o_m___t}{L\+P\+C\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+T} $\ast$p\+E\+E\+P\+R\+OM, uint32\+\_\+t mask)
\begin{DoxyCompactList}\small\item\em Set E\+E\+P\+R\+OM interrupt status. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___e_e_p_r_o_m__18_x_x__43_x_x_gae551204eb5e0c647ea853bc3a19aa33c}{Chip\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+\+Clear\+Int\+Status} (\hyperlink{struct_l_p_c___e_e_p_r_o_m___t}{L\+P\+C\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+T} $\ast$p\+E\+E\+P\+R\+OM, uint32\+\_\+t mask)
\begin{DoxyCompactList}\small\item\em Clear E\+E\+P\+R\+OM interrupt status. \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Descripción detallada}


\subsection{Documentación de los \textquotesingle{}defines\textquotesingle{}}
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx E\+E\+P\+R\+O\+M driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx E\+E\+P\+R\+O\+M driver}!E\+E\+P\+R\+O\+M\+\_\+\+A\+D\+D\+R\+E\+SS@{E\+E\+P\+R\+O\+M\+\_\+\+A\+D\+D\+R\+E\+SS}}
\index{E\+E\+P\+R\+O\+M\+\_\+\+A\+D\+D\+R\+E\+SS@{E\+E\+P\+R\+O\+M\+\_\+\+A\+D\+D\+R\+E\+SS}!C\+H\+I\+P\+: L\+P\+C18xx/43xx E\+E\+P\+R\+O\+M driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx E\+E\+P\+R\+O\+M driver}}
\subsubsection[{\texorpdfstring{E\+E\+P\+R\+O\+M\+\_\+\+A\+D\+D\+R\+E\+SS}{EEPROM_ADDRESS}}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+E\+P\+R\+O\+M\+\_\+\+A\+D\+D\+R\+E\+SS(
\begin{DoxyParamCaption}
\item[{}]{page, }
\item[{}]{offset}
\end{DoxyParamCaption}
)~({\bf E\+E\+P\+R\+O\+M\+\_\+\+S\+T\+A\+RT} + ({\bf E\+E\+P\+R\+O\+M\+\_\+\+P\+A\+G\+E\+\_\+\+S\+I\+ZE} $\ast$ (page)) + offset)}\hypertarget{group___e_e_p_r_o_m__18_x_x__43_x_x_ga7ee5cba0bfcfb004dfba1245a977c216}{}\label{group___e_e_p_r_o_m__18_x_x__43_x_x_ga7ee5cba0bfcfb004dfba1245a977c216}
Get the eeprom address 

Definición en la línea 52 del archivo eeprom\+\_\+18xx\+\_\+43xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx E\+E\+P\+R\+O\+M driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx E\+E\+P\+R\+O\+M driver}!E\+E\+P\+R\+O\+M\+\_\+\+A\+U\+T\+O\+P\+R\+O\+G\+\_\+\+A\+F\+T\+\_\+1\+W\+O\+R\+D\+W\+R\+I\+T\+T\+EN@{E\+E\+P\+R\+O\+M\+\_\+\+A\+U\+T\+O\+P\+R\+O\+G\+\_\+\+A\+F\+T\+\_\+1\+W\+O\+R\+D\+W\+R\+I\+T\+T\+EN}}
\index{E\+E\+P\+R\+O\+M\+\_\+\+A\+U\+T\+O\+P\+R\+O\+G\+\_\+\+A\+F\+T\+\_\+1\+W\+O\+R\+D\+W\+R\+I\+T\+T\+EN@{E\+E\+P\+R\+O\+M\+\_\+\+A\+U\+T\+O\+P\+R\+O\+G\+\_\+\+A\+F\+T\+\_\+1\+W\+O\+R\+D\+W\+R\+I\+T\+T\+EN}!C\+H\+I\+P\+: L\+P\+C18xx/43xx E\+E\+P\+R\+O\+M driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx E\+E\+P\+R\+O\+M driver}}
\subsubsection[{\texorpdfstring{E\+E\+P\+R\+O\+M\+\_\+\+A\+U\+T\+O\+P\+R\+O\+G\+\_\+\+A\+F\+T\+\_\+1\+W\+O\+R\+D\+W\+R\+I\+T\+T\+EN}{EEPROM_AUTOPROG_AFT_1WORDWRITTEN}}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+E\+P\+R\+O\+M\+\_\+\+A\+U\+T\+O\+P\+R\+O\+G\+\_\+\+A\+F\+T\+\_\+1\+W\+O\+R\+D\+W\+R\+I\+T\+T\+EN~(1)}\hypertarget{group___e_e_p_r_o_m__18_x_x__43_x_x_ga707dd1e49eb23a4e804d58d2d19bba52}{}\label{group___e_e_p_r_o_m__18_x_x__43_x_x_ga707dd1e49eb23a4e804d58d2d19bba52}
Erase/program cycle is triggered after 1 word is written 

Definición en la línea 86 del archivo eeprom\+\_\+18xx\+\_\+43xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx E\+E\+P\+R\+O\+M driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx E\+E\+P\+R\+O\+M driver}!E\+E\+P\+R\+O\+M\+\_\+\+A\+U\+T\+O\+P\+R\+O\+G\+\_\+\+A\+F\+T\+\_\+\+L\+A\+S\+T\+W\+O\+R\+D\+W\+R\+I\+T\+T\+EN@{E\+E\+P\+R\+O\+M\+\_\+\+A\+U\+T\+O\+P\+R\+O\+G\+\_\+\+A\+F\+T\+\_\+\+L\+A\+S\+T\+W\+O\+R\+D\+W\+R\+I\+T\+T\+EN}}
\index{E\+E\+P\+R\+O\+M\+\_\+\+A\+U\+T\+O\+P\+R\+O\+G\+\_\+\+A\+F\+T\+\_\+\+L\+A\+S\+T\+W\+O\+R\+D\+W\+R\+I\+T\+T\+EN@{E\+E\+P\+R\+O\+M\+\_\+\+A\+U\+T\+O\+P\+R\+O\+G\+\_\+\+A\+F\+T\+\_\+\+L\+A\+S\+T\+W\+O\+R\+D\+W\+R\+I\+T\+T\+EN}!C\+H\+I\+P\+: L\+P\+C18xx/43xx E\+E\+P\+R\+O\+M driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx E\+E\+P\+R\+O\+M driver}}
\subsubsection[{\texorpdfstring{E\+E\+P\+R\+O\+M\+\_\+\+A\+U\+T\+O\+P\+R\+O\+G\+\_\+\+A\+F\+T\+\_\+\+L\+A\+S\+T\+W\+O\+R\+D\+W\+R\+I\+T\+T\+EN}{EEPROM_AUTOPROG_AFT_LASTWORDWRITTEN}}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+E\+P\+R\+O\+M\+\_\+\+A\+U\+T\+O\+P\+R\+O\+G\+\_\+\+A\+F\+T\+\_\+\+L\+A\+S\+T\+W\+O\+R\+D\+W\+R\+I\+T\+T\+EN~(2)}\hypertarget{group___e_e_p_r_o_m__18_x_x__43_x_x_ga6c353fc9ef8b0be089c548ccd58c6388}{}\label{group___e_e_p_r_o_m__18_x_x__43_x_x_ga6c353fc9ef8b0be089c548ccd58c6388}
Erase/program cycle is triggered after a write to A\+HB address ending with ......1111100 (last word of a page) 

Definición en la línea 87 del archivo eeprom\+\_\+18xx\+\_\+43xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx E\+E\+P\+R\+O\+M driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx E\+E\+P\+R\+O\+M driver}!E\+E\+P\+R\+O\+M\+\_\+\+A\+U\+T\+O\+P\+R\+O\+G\+\_\+\+O\+FF@{E\+E\+P\+R\+O\+M\+\_\+\+A\+U\+T\+O\+P\+R\+O\+G\+\_\+\+O\+FF}}
\index{E\+E\+P\+R\+O\+M\+\_\+\+A\+U\+T\+O\+P\+R\+O\+G\+\_\+\+O\+FF@{E\+E\+P\+R\+O\+M\+\_\+\+A\+U\+T\+O\+P\+R\+O\+G\+\_\+\+O\+FF}!C\+H\+I\+P\+: L\+P\+C18xx/43xx E\+E\+P\+R\+O\+M driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx E\+E\+P\+R\+O\+M driver}}
\subsubsection[{\texorpdfstring{E\+E\+P\+R\+O\+M\+\_\+\+A\+U\+T\+O\+P\+R\+O\+G\+\_\+\+O\+FF}{EEPROM_AUTOPROG_OFF}}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+E\+P\+R\+O\+M\+\_\+\+A\+U\+T\+O\+P\+R\+O\+G\+\_\+\+O\+FF~(0)}\hypertarget{group___e_e_p_r_o_m__18_x_x__43_x_x_ga3b420badc39c2adf9780d44a74faa45a}{}\label{group___e_e_p_r_o_m__18_x_x__43_x_x_ga3b420badc39c2adf9780d44a74faa45a}
Auto programming off 

Definición en la línea 85 del archivo eeprom\+\_\+18xx\+\_\+43xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx E\+E\+P\+R\+O\+M driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx E\+E\+P\+R\+O\+M driver}!E\+E\+P\+R\+O\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+D\+IV@{E\+E\+P\+R\+O\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+D\+IV}}
\index{E\+E\+P\+R\+O\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+D\+IV@{E\+E\+P\+R\+O\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+D\+IV}!C\+H\+I\+P\+: L\+P\+C18xx/43xx E\+E\+P\+R\+O\+M driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx E\+E\+P\+R\+O\+M driver}}
\subsubsection[{\texorpdfstring{E\+E\+P\+R\+O\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+D\+IV}{EEPROM_CLOCK_DIV}}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+E\+P\+R\+O\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+D\+IV~1500000}\hypertarget{group___e_e_p_r_o_m__18_x_x__43_x_x_gad60e60fac4934de0ea5ad45fc6035fbc}{}\label{group___e_e_p_r_o_m__18_x_x__43_x_x_gad60e60fac4934de0ea5ad45fc6035fbc}


Definición en la línea 53 del archivo eeprom\+\_\+18xx\+\_\+43xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx E\+E\+P\+R\+O\+M driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx E\+E\+P\+R\+O\+M driver}!E\+E\+P\+R\+O\+M\+\_\+\+C\+M\+D\+\_\+\+E\+R\+A\+S\+E\+\_\+\+P\+R\+G\+\_\+\+P\+A\+GE@{E\+E\+P\+R\+O\+M\+\_\+\+C\+M\+D\+\_\+\+E\+R\+A\+S\+E\+\_\+\+P\+R\+G\+\_\+\+P\+A\+GE}}
\index{E\+E\+P\+R\+O\+M\+\_\+\+C\+M\+D\+\_\+\+E\+R\+A\+S\+E\+\_\+\+P\+R\+G\+\_\+\+P\+A\+GE@{E\+E\+P\+R\+O\+M\+\_\+\+C\+M\+D\+\_\+\+E\+R\+A\+S\+E\+\_\+\+P\+R\+G\+\_\+\+P\+A\+GE}!C\+H\+I\+P\+: L\+P\+C18xx/43xx E\+E\+P\+R\+O\+M driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx E\+E\+P\+R\+O\+M driver}}
\subsubsection[{\texorpdfstring{E\+E\+P\+R\+O\+M\+\_\+\+C\+M\+D\+\_\+\+E\+R\+A\+S\+E\+\_\+\+P\+R\+G\+\_\+\+P\+A\+GE}{EEPROM_CMD_ERASE_PRG_PAGE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+E\+P\+R\+O\+M\+\_\+\+C\+M\+D\+\_\+\+E\+R\+A\+S\+E\+\_\+\+P\+R\+G\+\_\+\+P\+A\+GE~(6)}\hypertarget{group___e_e_p_r_o_m__18_x_x__43_x_x_ga6d6a26f6d387d9bc636c56c07994f0b6}{}\label{group___e_e_p_r_o_m__18_x_x__43_x_x_ga6d6a26f6d387d9bc636c56c07994f0b6}
E\+E\+P\+R\+OM erase/program command 

Definición en la línea 80 del archivo eeprom\+\_\+18xx\+\_\+43xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx E\+E\+P\+R\+O\+M driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx E\+E\+P\+R\+O\+M driver}!E\+E\+P\+R\+O\+M\+\_\+\+I\+N\+T\+\_\+\+E\+N\+D\+O\+F\+P\+R\+OG@{E\+E\+P\+R\+O\+M\+\_\+\+I\+N\+T\+\_\+\+E\+N\+D\+O\+F\+P\+R\+OG}}
\index{E\+E\+P\+R\+O\+M\+\_\+\+I\+N\+T\+\_\+\+E\+N\+D\+O\+F\+P\+R\+OG@{E\+E\+P\+R\+O\+M\+\_\+\+I\+N\+T\+\_\+\+E\+N\+D\+O\+F\+P\+R\+OG}!C\+H\+I\+P\+: L\+P\+C18xx/43xx E\+E\+P\+R\+O\+M driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx E\+E\+P\+R\+O\+M driver}}
\subsubsection[{\texorpdfstring{E\+E\+P\+R\+O\+M\+\_\+\+I\+N\+T\+\_\+\+E\+N\+D\+O\+F\+P\+R\+OG}{EEPROM_INT_ENDOFPROG}}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+E\+P\+R\+O\+M\+\_\+\+I\+N\+T\+\_\+\+E\+N\+D\+O\+F\+P\+R\+OG~(1 $<$$<$ 2)}\hypertarget{group___e_e_p_r_o_m__18_x_x__43_x_x_ga6cbd8a7a267a151c2d6d324d2bac4eea}{}\label{group___e_e_p_r_o_m__18_x_x__43_x_x_ga6cbd8a7a267a151c2d6d324d2bac4eea}


Definición en la línea 99 del archivo eeprom\+\_\+18xx\+\_\+43xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx E\+E\+P\+R\+O\+M driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx E\+E\+P\+R\+O\+M driver}!E\+E\+P\+R\+O\+M\+\_\+\+P\+A\+G\+E\+\_\+\+N\+UM@{E\+E\+P\+R\+O\+M\+\_\+\+P\+A\+G\+E\+\_\+\+N\+UM}}
\index{E\+E\+P\+R\+O\+M\+\_\+\+P\+A\+G\+E\+\_\+\+N\+UM@{E\+E\+P\+R\+O\+M\+\_\+\+P\+A\+G\+E\+\_\+\+N\+UM}!C\+H\+I\+P\+: L\+P\+C18xx/43xx E\+E\+P\+R\+O\+M driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx E\+E\+P\+R\+O\+M driver}}
\subsubsection[{\texorpdfstring{E\+E\+P\+R\+O\+M\+\_\+\+P\+A\+G\+E\+\_\+\+N\+UM}{EEPROM_PAGE_NUM}}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+E\+P\+R\+O\+M\+\_\+\+P\+A\+G\+E\+\_\+\+N\+UM~(128)}\hypertarget{group___e_e_p_r_o_m__18_x_x__43_x_x_gafb110eded8c7e52bf0826c2bedfd90cd}{}\label{group___e_e_p_r_o_m__18_x_x__43_x_x_gafb110eded8c7e52bf0826c2bedfd90cd}
The number of E\+E\+P\+R\+OM pages. The last page is not writable. 

Definición en la línea 50 del archivo eeprom\+\_\+18xx\+\_\+43xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx E\+E\+P\+R\+O\+M driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx E\+E\+P\+R\+O\+M driver}!E\+E\+P\+R\+O\+M\+\_\+\+P\+A\+G\+E\+\_\+\+S\+I\+ZE@{E\+E\+P\+R\+O\+M\+\_\+\+P\+A\+G\+E\+\_\+\+S\+I\+ZE}}
\index{E\+E\+P\+R\+O\+M\+\_\+\+P\+A\+G\+E\+\_\+\+S\+I\+ZE@{E\+E\+P\+R\+O\+M\+\_\+\+P\+A\+G\+E\+\_\+\+S\+I\+ZE}!C\+H\+I\+P\+: L\+P\+C18xx/43xx E\+E\+P\+R\+O\+M driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx E\+E\+P\+R\+O\+M driver}}
\subsubsection[{\texorpdfstring{E\+E\+P\+R\+O\+M\+\_\+\+P\+A\+G\+E\+\_\+\+S\+I\+ZE}{EEPROM_PAGE_SIZE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+E\+P\+R\+O\+M\+\_\+\+P\+A\+G\+E\+\_\+\+S\+I\+ZE~(128)}\hypertarget{group___e_e_p_r_o_m__18_x_x__43_x_x_gaddfda15f5f3ec6f8f325f48be50c548a}{}\label{group___e_e_p_r_o_m__18_x_x__43_x_x_gaddfda15f5f3ec6f8f325f48be50c548a}
E\+E\+P\+R\+OM byes per page 

Definición en la línea 48 del archivo eeprom\+\_\+18xx\+\_\+43xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx E\+E\+P\+R\+O\+M driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx E\+E\+P\+R\+O\+M driver}!E\+E\+P\+R\+O\+M\+\_\+\+P\+W\+R\+D\+WN@{E\+E\+P\+R\+O\+M\+\_\+\+P\+W\+R\+D\+WN}}
\index{E\+E\+P\+R\+O\+M\+\_\+\+P\+W\+R\+D\+WN@{E\+E\+P\+R\+O\+M\+\_\+\+P\+W\+R\+D\+WN}!C\+H\+I\+P\+: L\+P\+C18xx/43xx E\+E\+P\+R\+O\+M driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx E\+E\+P\+R\+O\+M driver}}
\subsubsection[{\texorpdfstring{E\+E\+P\+R\+O\+M\+\_\+\+P\+W\+R\+D\+WN}{EEPROM_PWRDWN}}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+E\+P\+R\+O\+M\+\_\+\+P\+W\+R\+D\+WN~(1 $<$$<$ 0)}\hypertarget{group___e_e_p_r_o_m__18_x_x__43_x_x_ga71f23d0464d767653aad1e73d30a14dc}{}\label{group___e_e_p_r_o_m__18_x_x__43_x_x_ga71f23d0464d767653aad1e73d30a14dc}


Definición en la línea 94 del archivo eeprom\+\_\+18xx\+\_\+43xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx E\+E\+P\+R\+O\+M driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx E\+E\+P\+R\+O\+M driver}!E\+E\+P\+R\+O\+M\+\_\+\+R\+E\+A\+D\+\_\+\+W\+A\+I\+T\+\_\+\+S\+T\+A\+T\+E\+\_\+\+V\+AL@{E\+E\+P\+R\+O\+M\+\_\+\+R\+E\+A\+D\+\_\+\+W\+A\+I\+T\+\_\+\+S\+T\+A\+T\+E\+\_\+\+V\+AL}}
\index{E\+E\+P\+R\+O\+M\+\_\+\+R\+E\+A\+D\+\_\+\+W\+A\+I\+T\+\_\+\+S\+T\+A\+T\+E\+\_\+\+V\+AL@{E\+E\+P\+R\+O\+M\+\_\+\+R\+E\+A\+D\+\_\+\+W\+A\+I\+T\+\_\+\+S\+T\+A\+T\+E\+\_\+\+V\+AL}!C\+H\+I\+P\+: L\+P\+C18xx/43xx E\+E\+P\+R\+O\+M driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx E\+E\+P\+R\+O\+M driver}}
\subsubsection[{\texorpdfstring{E\+E\+P\+R\+O\+M\+\_\+\+R\+E\+A\+D\+\_\+\+W\+A\+I\+T\+\_\+\+S\+T\+A\+T\+E\+\_\+\+V\+AL}{EEPROM_READ_WAIT_STATE_VAL}}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+E\+P\+R\+O\+M\+\_\+\+R\+E\+A\+D\+\_\+\+W\+A\+I\+T\+\_\+\+S\+T\+A\+T\+E\+\_\+\+V\+AL~0x58}\hypertarget{group___e_e_p_r_o_m__18_x_x__43_x_x_gae7c4f0b2db03d7cd7a036158e88346b8}{}\label{group___e_e_p_r_o_m__18_x_x__43_x_x_gae7c4f0b2db03d7cd7a036158e88346b8}


Definición en la línea 54 del archivo eeprom\+\_\+18xx\+\_\+43xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx E\+E\+P\+R\+O\+M driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx E\+E\+P\+R\+O\+M driver}!E\+E\+P\+R\+O\+M\+\_\+\+S\+T\+A\+RT@{E\+E\+P\+R\+O\+M\+\_\+\+S\+T\+A\+RT}}
\index{E\+E\+P\+R\+O\+M\+\_\+\+S\+T\+A\+RT@{E\+E\+P\+R\+O\+M\+\_\+\+S\+T\+A\+RT}!C\+H\+I\+P\+: L\+P\+C18xx/43xx E\+E\+P\+R\+O\+M driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx E\+E\+P\+R\+O\+M driver}}
\subsubsection[{\texorpdfstring{E\+E\+P\+R\+O\+M\+\_\+\+S\+T\+A\+RT}{EEPROM_START}}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+E\+P\+R\+O\+M\+\_\+\+S\+T\+A\+RT~(0x20040000)}\hypertarget{group___e_e_p_r_o_m__18_x_x__43_x_x_ga19220ff77b3f420a71eddcfcb2534a52}{}\label{group___e_e_p_r_o_m__18_x_x__43_x_x_ga19220ff77b3f420a71eddcfcb2534a52}
E\+E\+P\+R\+OM start address 

Definición en la línea 46 del archivo eeprom\+\_\+18xx\+\_\+43xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx E\+E\+P\+R\+O\+M driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx E\+E\+P\+R\+O\+M driver}!E\+E\+P\+R\+O\+M\+\_\+\+W\+A\+I\+T\+\_\+\+S\+T\+A\+T\+E\+\_\+\+V\+AL@{E\+E\+P\+R\+O\+M\+\_\+\+W\+A\+I\+T\+\_\+\+S\+T\+A\+T\+E\+\_\+\+V\+AL}}
\index{E\+E\+P\+R\+O\+M\+\_\+\+W\+A\+I\+T\+\_\+\+S\+T\+A\+T\+E\+\_\+\+V\+AL@{E\+E\+P\+R\+O\+M\+\_\+\+W\+A\+I\+T\+\_\+\+S\+T\+A\+T\+E\+\_\+\+V\+AL}!C\+H\+I\+P\+: L\+P\+C18xx/43xx E\+E\+P\+R\+O\+M driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx E\+E\+P\+R\+O\+M driver}}
\subsubsection[{\texorpdfstring{E\+E\+P\+R\+O\+M\+\_\+\+W\+A\+I\+T\+\_\+\+S\+T\+A\+T\+E\+\_\+\+V\+AL}{EEPROM_WAIT_STATE_VAL}}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+E\+P\+R\+O\+M\+\_\+\+W\+A\+I\+T\+\_\+\+S\+T\+A\+T\+E\+\_\+\+V\+AL~0x232}\hypertarget{group___e_e_p_r_o_m__18_x_x__43_x_x_ga33a1933987e17e85216abe94ff29e4d3}{}\label{group___e_e_p_r_o_m__18_x_x__43_x_x_ga33a1933987e17e85216abe94ff29e4d3}


Definición en la línea 55 del archivo eeprom\+\_\+18xx\+\_\+43xx.\+h.



\subsection{Documentación de las funciones}
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx E\+E\+P\+R\+O\+M driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx E\+E\+P\+R\+O\+M driver}!Chip\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+\+Clear\+Int\+Status@{Chip\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+\+Clear\+Int\+Status}}
\index{Chip\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+\+Clear\+Int\+Status@{Chip\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+\+Clear\+Int\+Status}!C\+H\+I\+P\+: L\+P\+C18xx/43xx E\+E\+P\+R\+O\+M driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx E\+E\+P\+R\+O\+M driver}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+\+Clear\+Int\+Status(\+L\+P\+C\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+\+T $\ast$p\+E\+E\+P\+R\+O\+M, uint32\+\_\+t mask)}{Chip_EEPROM_ClearIntStatus(LPC_EEPROM_T *pEEPROM, uint32_t mask)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf S\+T\+A\+T\+IC} {\bf I\+N\+L\+I\+NE} void Chip\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+\+Clear\+Int\+Status (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+T} $\ast$}]{p\+E\+E\+P\+R\+OM, }
\item[{uint32\+\_\+t}]{mask}
\end{DoxyParamCaption}
)}\hypertarget{group___e_e_p_r_o_m__18_x_x__43_x_x_gae551204eb5e0c647ea853bc3a19aa33c}{}\label{group___e_e_p_r_o_m__18_x_x__43_x_x_gae551204eb5e0c647ea853bc3a19aa33c}


Clear E\+E\+P\+R\+OM interrupt status. 


\begin{DoxyParams}{Parámetros}
{\em p\+E\+E\+P\+R\+OM} & \+: Pointer to E\+E\+P\+R\+OM peripheral block structure \\
\hline
{\em mask} & \+: Interrupt mask (or-\/ed bits value of E\+E\+P\+R\+O\+M\+\_\+\+I\+N\+T\+\_\+$\ast$) \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Devuelve}
Nothing 
\end{DoxyReturn}


Definición en la línea 263 del archivo eeprom\+\_\+18xx\+\_\+43xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx E\+E\+P\+R\+O\+M driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx E\+E\+P\+R\+O\+M driver}!Chip\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+\+De\+Init@{Chip\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+\+De\+Init}}
\index{Chip\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+\+De\+Init@{Chip\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+\+De\+Init}!C\+H\+I\+P\+: L\+P\+C18xx/43xx E\+E\+P\+R\+O\+M driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx E\+E\+P\+R\+O\+M driver}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+\+De\+Init(\+L\+P\+C\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+\+T $\ast$p\+E\+E\+P\+R\+O\+M)}{Chip_EEPROM_DeInit(LPC_EEPROM_T *pEEPROM)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf S\+T\+A\+T\+IC} {\bf I\+N\+L\+I\+NE} void Chip\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+\+De\+Init (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+T} $\ast$}]{p\+E\+E\+P\+R\+OM}
\end{DoxyParamCaption}
)}\hypertarget{group___e_e_p_r_o_m__18_x_x__43_x_x_ga8b179a01d2c806ab4797712c3fc47098}{}\label{group___e_e_p_r_o_m__18_x_x__43_x_x_ga8b179a01d2c806ab4797712c3fc47098}


De-\/initializes E\+E\+P\+R\+OM. 


\begin{DoxyParams}{Parámetros}
{\em p\+E\+E\+P\+R\+OM} & \+: Pointer to E\+E\+P\+R\+OM peripheral block structure \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Devuelve}
Nothing 
\end{DoxyReturn}


Definición en la línea 133 del archivo eeprom\+\_\+18xx\+\_\+43xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx E\+E\+P\+R\+O\+M driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx E\+E\+P\+R\+O\+M driver}!Chip\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+\+Disable\+Int@{Chip\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+\+Disable\+Int}}
\index{Chip\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+\+Disable\+Int@{Chip\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+\+Disable\+Int}!C\+H\+I\+P\+: L\+P\+C18xx/43xx E\+E\+P\+R\+O\+M driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx E\+E\+P\+R\+O\+M driver}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+\+Disable\+Int(\+L\+P\+C\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+\+T $\ast$p\+E\+E\+P\+R\+O\+M, uint32\+\_\+t mask)}{Chip_EEPROM_DisableInt(LPC_EEPROM_T *pEEPROM, uint32_t mask)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf S\+T\+A\+T\+IC} {\bf I\+N\+L\+I\+NE} void Chip\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+\+Disable\+Int (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+T} $\ast$}]{p\+E\+E\+P\+R\+OM, }
\item[{uint32\+\_\+t}]{mask}
\end{DoxyParamCaption}
)}\hypertarget{group___e_e_p_r_o_m__18_x_x__43_x_x_gac506ec65d1c63a4f2f8bfc7175bea68c}{}\label{group___e_e_p_r_o_m__18_x_x__43_x_x_gac506ec65d1c63a4f2f8bfc7175bea68c}


Disable E\+E\+P\+R\+OM interrupt. 


\begin{DoxyParams}{Parámetros}
{\em p\+E\+E\+P\+R\+OM} & \+: Pointer to E\+E\+P\+R\+OM peripheral block structure \\
\hline
{\em mask} & \+: Interrupt mask (or-\/ed bits value of E\+E\+P\+R\+O\+M\+\_\+\+I\+N\+T\+\_\+$\ast$) \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Devuelve}
Nothing 
\end{DoxyReturn}


Definición en la línea 221 del archivo eeprom\+\_\+18xx\+\_\+43xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx E\+E\+P\+R\+O\+M driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx E\+E\+P\+R\+O\+M driver}!Chip\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+\+Disable\+Power\+Down@{Chip\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+\+Disable\+Power\+Down}}
\index{Chip\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+\+Disable\+Power\+Down@{Chip\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+\+Disable\+Power\+Down}!C\+H\+I\+P\+: L\+P\+C18xx/43xx E\+E\+P\+R\+O\+M driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx E\+E\+P\+R\+O\+M driver}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+\+Disable\+Power\+Down(\+L\+P\+C\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+\+T $\ast$p\+E\+E\+P\+R\+O\+M)}{Chip_EEPROM_DisablePowerDown(LPC_EEPROM_T *pEEPROM)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf S\+T\+A\+T\+IC} {\bf I\+N\+L\+I\+NE} void Chip\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+\+Disable\+Power\+Down (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+T} $\ast$}]{p\+E\+E\+P\+R\+OM}
\end{DoxyParamCaption}
)}\hypertarget{group___e_e_p_r_o_m__18_x_x__43_x_x_ga6cf4052474abe94b3c47ce09b67bb03f}{}\label{group___e_e_p_r_o_m__18_x_x__43_x_x_ga6cf4052474abe94b3c47ce09b67bb03f}


Bring E\+E\+P\+R\+OM device out of power down mode. 


\begin{DoxyParams}{Parámetros}
{\em p\+E\+E\+P\+R\+OM} & \+: Pointer to E\+E\+P\+R\+OM peripheral block structure \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Devuelve}
Nothing 
\end{DoxyReturn}


Definición en la línea 116 del archivo eeprom\+\_\+18xx\+\_\+43xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx E\+E\+P\+R\+O\+M driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx E\+E\+P\+R\+O\+M driver}!Chip\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+\+Enable\+Int@{Chip\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+\+Enable\+Int}}
\index{Chip\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+\+Enable\+Int@{Chip\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+\+Enable\+Int}!C\+H\+I\+P\+: L\+P\+C18xx/43xx E\+E\+P\+R\+O\+M driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx E\+E\+P\+R\+O\+M driver}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+\+Enable\+Int(\+L\+P\+C\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+\+T $\ast$p\+E\+E\+P\+R\+O\+M, uint32\+\_\+t mask)}{Chip_EEPROM_EnableInt(LPC_EEPROM_T *pEEPROM, uint32_t mask)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf S\+T\+A\+T\+IC} {\bf I\+N\+L\+I\+NE} void Chip\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+\+Enable\+Int (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+T} $\ast$}]{p\+E\+E\+P\+R\+OM, }
\item[{uint32\+\_\+t}]{mask}
\end{DoxyParamCaption}
)}\hypertarget{group___e_e_p_r_o_m__18_x_x__43_x_x_gad2c0da142f469adc4467b4d230b5532b}{}\label{group___e_e_p_r_o_m__18_x_x__43_x_x_gad2c0da142f469adc4467b4d230b5532b}


Enable E\+E\+P\+R\+OM interrupt. 


\begin{DoxyParams}{Parámetros}
{\em p\+E\+E\+P\+R\+OM} & \+: Pointer to E\+E\+P\+R\+OM peripheral block structure \\
\hline
{\em mask} & \+: Interrupt mask (or-\/ed bits value of E\+E\+P\+R\+O\+M\+\_\+\+I\+N\+T\+\_\+$\ast$) \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Devuelve}
Nothing 
\end{DoxyReturn}


Definición en la línea 210 del archivo eeprom\+\_\+18xx\+\_\+43xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx E\+E\+P\+R\+O\+M driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx E\+E\+P\+R\+O\+M driver}!Chip\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+\+Enable\+Power\+Down@{Chip\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+\+Enable\+Power\+Down}}
\index{Chip\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+\+Enable\+Power\+Down@{Chip\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+\+Enable\+Power\+Down}!C\+H\+I\+P\+: L\+P\+C18xx/43xx E\+E\+P\+R\+O\+M driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx E\+E\+P\+R\+O\+M driver}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+\+Enable\+Power\+Down(\+L\+P\+C\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+\+T $\ast$p\+E\+E\+P\+R\+O\+M)}{Chip_EEPROM_EnablePowerDown(LPC_EEPROM_T *pEEPROM)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf S\+T\+A\+T\+IC} {\bf I\+N\+L\+I\+NE} void Chip\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+\+Enable\+Power\+Down (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+T} $\ast$}]{p\+E\+E\+P\+R\+OM}
\end{DoxyParamCaption}
)}\hypertarget{group___e_e_p_r_o_m__18_x_x__43_x_x_gacce700347262d143041848308f8f3f6f}{}\label{group___e_e_p_r_o_m__18_x_x__43_x_x_gacce700347262d143041848308f8f3f6f}


Put E\+E\+P\+R\+OM device in power down mode. 


\begin{DoxyParams}{Parámetros}
{\em p\+E\+E\+P\+R\+OM} & \+: Pointer to E\+E\+P\+R\+OM peripheral block structure \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Devuelve}
Nothing 
\end{DoxyReturn}


Definición en la línea 106 del archivo eeprom\+\_\+18xx\+\_\+43xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx E\+E\+P\+R\+O\+M driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx E\+E\+P\+R\+O\+M driver}!Chip\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+\+Erase\+Program\+Page@{Chip\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+\+Erase\+Program\+Page}}
\index{Chip\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+\+Erase\+Program\+Page@{Chip\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+\+Erase\+Program\+Page}!C\+H\+I\+P\+: L\+P\+C18xx/43xx E\+E\+P\+R\+O\+M driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx E\+E\+P\+R\+O\+M driver}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+\+Erase\+Program\+Page(\+L\+P\+C\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+\+T $\ast$p\+E\+E\+P\+R\+O\+M)}{Chip_EEPROM_EraseProgramPage(LPC_EEPROM_T *pEEPROM)}}]{\setlength{\rightskip}{0pt plus 5cm}void Chip\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+\+Erase\+Program\+Page (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+T} $\ast$}]{p\+E\+E\+P\+R\+OM}
\end{DoxyParamCaption}
)}\hypertarget{group___e_e_p_r_o_m__18_x_x__43_x_x_ga9bd675e4d0579705d04c2948cc22cfe0}{}\label{group___e_e_p_r_o_m__18_x_x__43_x_x_ga9bd675e4d0579705d04c2948cc22cfe0}


Erase/\+Program an E\+E\+P\+R\+OM page. 


\begin{DoxyParams}{Parámetros}
{\em p\+E\+E\+P\+R\+OM} & \+: Pointer to E\+E\+P\+R\+OM peripheral block structure \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Devuelve}
Nothing 
\end{DoxyReturn}


Definición en la línea 81 del archivo eeprom\+\_\+18xx\+\_\+43xx.\+c.

\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx E\+E\+P\+R\+O\+M driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx E\+E\+P\+R\+O\+M driver}!Chip\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+\+Get\+Int\+Enable@{Chip\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+\+Get\+Int\+Enable}}
\index{Chip\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+\+Get\+Int\+Enable@{Chip\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+\+Get\+Int\+Enable}!C\+H\+I\+P\+: L\+P\+C18xx/43xx E\+E\+P\+R\+O\+M driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx E\+E\+P\+R\+O\+M driver}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+\+Get\+Int\+Enable(\+L\+P\+C\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+\+T $\ast$p\+E\+E\+P\+R\+O\+M)}{Chip_EEPROM_GetIntEnable(LPC_EEPROM_T *pEEPROM)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf S\+T\+A\+T\+IC} {\bf I\+N\+L\+I\+NE} uint32\+\_\+t Chip\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+\+Get\+Int\+Enable (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+T} $\ast$}]{p\+E\+E\+P\+R\+OM}
\end{DoxyParamCaption}
)}\hypertarget{group___e_e_p_r_o_m__18_x_x__43_x_x_gabc5dffbf26c343bfccd25bface186de0}{}\label{group___e_e_p_r_o_m__18_x_x__43_x_x_gabc5dffbf26c343bfccd25bface186de0}


Get the value of the E\+E\+P\+R\+OM interrupt enable register. 


\begin{DoxyParams}{Parámetros}
{\em p\+E\+E\+P\+R\+OM} & \+: Pointer to E\+E\+P\+R\+OM peripheral block structure \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Devuelve}
O\+R-\/ed bits value of E\+E\+P\+R\+O\+M\+\_\+\+I\+N\+T\+\_\+$\ast$ 
\end{DoxyReturn}


Definición en la línea 231 del archivo eeprom\+\_\+18xx\+\_\+43xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx E\+E\+P\+R\+O\+M driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx E\+E\+P\+R\+O\+M driver}!Chip\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+\+Get\+Int\+Status@{Chip\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+\+Get\+Int\+Status}}
\index{Chip\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+\+Get\+Int\+Status@{Chip\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+\+Get\+Int\+Status}!C\+H\+I\+P\+: L\+P\+C18xx/43xx E\+E\+P\+R\+O\+M driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx E\+E\+P\+R\+O\+M driver}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+\+Get\+Int\+Status(\+L\+P\+C\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+\+T $\ast$p\+E\+E\+P\+R\+O\+M)}{Chip_EEPROM_GetIntStatus(LPC_EEPROM_T *pEEPROM)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf S\+T\+A\+T\+IC} {\bf I\+N\+L\+I\+NE} uint32\+\_\+t Chip\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+\+Get\+Int\+Status (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+T} $\ast$}]{p\+E\+E\+P\+R\+OM}
\end{DoxyParamCaption}
)}\hypertarget{group___e_e_p_r_o_m__18_x_x__43_x_x_ga19e670ed83dcab5cc21237a3150ff082}{}\label{group___e_e_p_r_o_m__18_x_x__43_x_x_ga19e670ed83dcab5cc21237a3150ff082}


Get E\+E\+P\+R\+OM interrupt status. 


\begin{DoxyParams}{Parámetros}
{\em p\+E\+E\+P\+R\+OM} & \+: Pointer to E\+E\+P\+R\+OM peripheral block structure \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Devuelve}
O\+R-\/ed bits value of E\+E\+P\+R\+O\+M\+\_\+\+I\+N\+T\+\_\+$\ast$ 
\end{DoxyReturn}


Definición en la línea 241 del archivo eeprom\+\_\+18xx\+\_\+43xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx E\+E\+P\+R\+O\+M driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx E\+E\+P\+R\+O\+M driver}!Chip\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+\+Init@{Chip\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+\+Init}}
\index{Chip\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+\+Init@{Chip\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+\+Init}!C\+H\+I\+P\+: L\+P\+C18xx/43xx E\+E\+P\+R\+O\+M driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx E\+E\+P\+R\+O\+M driver}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+\+Init(\+L\+P\+C\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+\+T $\ast$p\+E\+E\+P\+R\+O\+M)}{Chip_EEPROM_Init(LPC_EEPROM_T *pEEPROM)}}]{\setlength{\rightskip}{0pt plus 5cm}void Chip\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+\+Init (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+T} $\ast$}]{p\+E\+E\+P\+R\+OM}
\end{DoxyParamCaption}
)}\hypertarget{group___e_e_p_r_o_m__18_x_x__43_x_x_ga6f3f3f16f0e24eaa45bbfd7089ed43bb}{}\label{group___e_e_p_r_o_m__18_x_x__43_x_x_ga6f3f3f16f0e24eaa45bbfd7089ed43bb}


Initializes E\+E\+P\+R\+OM. 


\begin{DoxyParams}{Parámetros}
{\em p\+E\+E\+P\+R\+OM} & \+: Pointer to E\+E\+P\+R\+OM peripheral block structure \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Devuelve}
Nothing 
\end{DoxyReturn}


Definición en la línea 72 del archivo eeprom\+\_\+18xx\+\_\+43xx.\+c.

\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx E\+E\+P\+R\+O\+M driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx E\+E\+P\+R\+O\+M driver}!Chip\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+\+Set\+Auto\+Prog@{Chip\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+\+Set\+Auto\+Prog}}
\index{Chip\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+\+Set\+Auto\+Prog@{Chip\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+\+Set\+Auto\+Prog}!C\+H\+I\+P\+: L\+P\+C18xx/43xx E\+E\+P\+R\+O\+M driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx E\+E\+P\+R\+O\+M driver}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+\+Set\+Auto\+Prog(\+L\+P\+C\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+\+T $\ast$p\+E\+E\+P\+R\+O\+M, uint32\+\_\+t mode)}{Chip_EEPROM_SetAutoProg(LPC_EEPROM_T *pEEPROM, uint32_t mode)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf S\+T\+A\+T\+IC} {\bf I\+N\+L\+I\+NE} void Chip\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+\+Set\+Auto\+Prog (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+T} $\ast$}]{p\+E\+E\+P\+R\+OM, }
\item[{uint32\+\_\+t}]{mode}
\end{DoxyParamCaption}
)}\hypertarget{group___e_e_p_r_o_m__18_x_x__43_x_x_ga7a562f00e3404a06569a4b7c61ade80f}{}\label{group___e_e_p_r_o_m__18_x_x__43_x_x_ga7a562f00e3404a06569a4b7c61ade80f}


Set Auto program mode. 


\begin{DoxyParams}{Parámetros}
{\em p\+E\+E\+P\+R\+OM} & \+: Pointer to E\+E\+P\+R\+OM peripheral block structure \\
\hline
{\em mode} & \+: Auto Program Mode (One of E\+E\+P\+R\+O\+M\+\_\+\+A\+U\+T\+O\+P\+R\+O\+G\+\_\+$\ast$ value) \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Devuelve}
Nothing 
\end{DoxyReturn}


Definición en la línea 145 del archivo eeprom\+\_\+18xx\+\_\+43xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx E\+E\+P\+R\+O\+M driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx E\+E\+P\+R\+O\+M driver}!Chip\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+\+Set\+Cmd@{Chip\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+\+Set\+Cmd}}
\index{Chip\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+\+Set\+Cmd@{Chip\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+\+Set\+Cmd}!C\+H\+I\+P\+: L\+P\+C18xx/43xx E\+E\+P\+R\+O\+M driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx E\+E\+P\+R\+O\+M driver}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+\+Set\+Cmd(\+L\+P\+C\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+\+T $\ast$p\+E\+E\+P\+R\+O\+M, uint32\+\_\+t cmd)}{Chip_EEPROM_SetCmd(LPC_EEPROM_T *pEEPROM, uint32_t cmd)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf S\+T\+A\+T\+IC} {\bf I\+N\+L\+I\+NE} void Chip\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+\+Set\+Cmd (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+T} $\ast$}]{p\+E\+E\+P\+R\+OM, }
\item[{uint32\+\_\+t}]{cmd}
\end{DoxyParamCaption}
)}\hypertarget{group___e_e_p_r_o_m__18_x_x__43_x_x_gaf8f467bf5d3c7141bbad5244a15a889e}{}\label{group___e_e_p_r_o_m__18_x_x__43_x_x_gaf8f467bf5d3c7141bbad5244a15a889e}


Select an E\+E\+P\+R\+OM command. 


\begin{DoxyParams}{Parámetros}
{\em p\+E\+E\+P\+R\+OM} & \+: Pointer to E\+E\+P\+R\+OM peripheral block structure \\
\hline
{\em cmd} & \+: E\+E\+P\+R\+OM command \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Devuelve}
Nothing 
\end{DoxyReturn}
\begin{DoxyNote}{Nota}
The cmd is O\+R-\/ed bits value of E\+E\+P\+R\+O\+M\+\_\+\+C\+M\+D\+\_\+$\ast$ 
\end{DoxyNote}


Definición en la línea 184 del archivo eeprom\+\_\+18xx\+\_\+43xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx E\+E\+P\+R\+O\+M driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx E\+E\+P\+R\+O\+M driver}!Chip\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+\+Set\+Int\+Status@{Chip\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+\+Set\+Int\+Status}}
\index{Chip\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+\+Set\+Int\+Status@{Chip\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+\+Set\+Int\+Status}!C\+H\+I\+P\+: L\+P\+C18xx/43xx E\+E\+P\+R\+O\+M driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx E\+E\+P\+R\+O\+M driver}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+\+Set\+Int\+Status(\+L\+P\+C\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+\+T $\ast$p\+E\+E\+P\+R\+O\+M, uint32\+\_\+t mask)}{Chip_EEPROM_SetIntStatus(LPC_EEPROM_T *pEEPROM, uint32_t mask)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf S\+T\+A\+T\+IC} {\bf I\+N\+L\+I\+NE} void Chip\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+\+Set\+Int\+Status (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+T} $\ast$}]{p\+E\+E\+P\+R\+OM, }
\item[{uint32\+\_\+t}]{mask}
\end{DoxyParamCaption}
)}\hypertarget{group___e_e_p_r_o_m__18_x_x__43_x_x_gacebf288107d6f4a68f805a063205cf8e}{}\label{group___e_e_p_r_o_m__18_x_x__43_x_x_gacebf288107d6f4a68f805a063205cf8e}


Set E\+E\+P\+R\+OM interrupt status. 


\begin{DoxyParams}{Parámetros}
{\em p\+E\+E\+P\+R\+OM} & \+: Pointer to E\+E\+P\+R\+OM peripheral block structure \\
\hline
{\em mask} & \+: Interrupt mask (or-\/ed bits value of E\+E\+P\+R\+O\+M\+\_\+\+I\+N\+T\+\_\+$\ast$) \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Devuelve}
Nothing 
\end{DoxyReturn}


Definición en la línea 252 del archivo eeprom\+\_\+18xx\+\_\+43xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx E\+E\+P\+R\+O\+M driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx E\+E\+P\+R\+O\+M driver}!Chip\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+\+Set\+Read\+Wait\+State@{Chip\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+\+Set\+Read\+Wait\+State}}
\index{Chip\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+\+Set\+Read\+Wait\+State@{Chip\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+\+Set\+Read\+Wait\+State}!C\+H\+I\+P\+: L\+P\+C18xx/43xx E\+E\+P\+R\+O\+M driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx E\+E\+P\+R\+O\+M driver}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+\+Set\+Read\+Wait\+State(\+L\+P\+C\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+\+T $\ast$p\+E\+E\+P\+R\+O\+M, uint32\+\_\+t ws)}{Chip_EEPROM_SetReadWaitState(LPC_EEPROM_T *pEEPROM, uint32_t ws)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf S\+T\+A\+T\+IC} {\bf I\+N\+L\+I\+NE} void Chip\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+\+Set\+Read\+Wait\+State (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+T} $\ast$}]{p\+E\+E\+P\+R\+OM, }
\item[{uint32\+\_\+t}]{ws}
\end{DoxyParamCaption}
)}\hypertarget{group___e_e_p_r_o_m__18_x_x__43_x_x_gaebadf781a37193e0cc84746da5c96b12}{}\label{group___e_e_p_r_o_m__18_x_x__43_x_x_gaebadf781a37193e0cc84746da5c96b12}


Set E\+E\+P\+R\+OM Read Wait State. 


\begin{DoxyParams}{Parámetros}
{\em p\+E\+E\+P\+R\+OM} & \+: Pointer to E\+E\+P\+R\+OM peripheral block structure \\
\hline
{\em ws} & \+: Wait State value \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Devuelve}
Nothing 
\end{DoxyReturn}
\begin{DoxyNote}{Nota}
Bits 7\+:0 represents wait state for Read Phase 2 and Bits 15\+:8 represents wait state for Read Phase1 
\end{DoxyNote}


Definición en la línea 158 del archivo eeprom\+\_\+18xx\+\_\+43xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx E\+E\+P\+R\+O\+M driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx E\+E\+P\+R\+O\+M driver}!Chip\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+\+Set\+Wait\+State@{Chip\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+\+Set\+Wait\+State}}
\index{Chip\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+\+Set\+Wait\+State@{Chip\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+\+Set\+Wait\+State}!C\+H\+I\+P\+: L\+P\+C18xx/43xx E\+E\+P\+R\+O\+M driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx E\+E\+P\+R\+O\+M driver}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+\+Set\+Wait\+State(\+L\+P\+C\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+\+T $\ast$p\+E\+E\+P\+R\+O\+M, uint32\+\_\+t ws)}{Chip_EEPROM_SetWaitState(LPC_EEPROM_T *pEEPROM, uint32_t ws)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf S\+T\+A\+T\+IC} {\bf I\+N\+L\+I\+NE} void Chip\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+\+Set\+Wait\+State (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+T} $\ast$}]{p\+E\+E\+P\+R\+OM, }
\item[{uint32\+\_\+t}]{ws}
\end{DoxyParamCaption}
)}\hypertarget{group___e_e_p_r_o_m__18_x_x__43_x_x_ga2288ea4bc7ca2c7802c0880e5e347952}{}\label{group___e_e_p_r_o_m__18_x_x__43_x_x_ga2288ea4bc7ca2c7802c0880e5e347952}


Set E\+E\+P\+R\+OM wait state. 


\begin{DoxyParams}{Parámetros}
{\em p\+E\+E\+P\+R\+OM} & \+: Pointer to E\+E\+P\+R\+OM peripheral block structure \\
\hline
{\em ws} & \+: Wait State value \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Devuelve}
Nothing 
\end{DoxyReturn}
\begin{DoxyNote}{Nota}
Bits 7\+:0 represents wait state for Phase 3, Bits 15\+:8 represents wait state for Phase2, and Bits 23\+:16 represents wait state for Phase1 
\end{DoxyNote}


Definición en la línea 172 del archivo eeprom\+\_\+18xx\+\_\+43xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx E\+E\+P\+R\+O\+M driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx E\+E\+P\+R\+O\+M driver}!Chip\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+\+Wait\+For\+Int\+Status@{Chip\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+\+Wait\+For\+Int\+Status}}
\index{Chip\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+\+Wait\+For\+Int\+Status@{Chip\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+\+Wait\+For\+Int\+Status}!C\+H\+I\+P\+: L\+P\+C18xx/43xx E\+E\+P\+R\+O\+M driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx E\+E\+P\+R\+O\+M driver}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+\+Wait\+For\+Int\+Status(\+L\+P\+C\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+\+T $\ast$p\+E\+E\+P\+R\+O\+M, uint32\+\_\+t mask)}{Chip_EEPROM_WaitForIntStatus(LPC_EEPROM_T *pEEPROM, uint32_t mask)}}]{\setlength{\rightskip}{0pt plus 5cm}void Chip\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+\+Wait\+For\+Int\+Status (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+T} $\ast$}]{p\+E\+E\+P\+R\+OM, }
\item[{uint32\+\_\+t}]{mask}
\end{DoxyParamCaption}
)}\hypertarget{group___e_e_p_r_o_m__18_x_x__43_x_x_ga9bf344a5bd3a2035573b2d080f11c484}{}\label{group___e_e_p_r_o_m__18_x_x__43_x_x_ga9bf344a5bd3a2035573b2d080f11c484}


Wait for interrupt occurs. 


\begin{DoxyParams}{Parámetros}
{\em p\+E\+E\+P\+R\+OM} & \+: Pointer to E\+E\+P\+R\+OM peripheral block structure \\
\hline
{\em mask} & \+: Expected interrupt \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Devuelve}
Nothing 
\end{DoxyReturn}


Definición en la línea 89 del archivo eeprom\+\_\+18xx\+\_\+43xx.\+c.

