<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - coverage.info - core/pipeline/scr1_pipe_lsu.sv</title>
  <link rel="stylesheet" type="text/css" href="../../gcov.css">
</head>

<body>

          <table width="100%" border=0 cellspacing=0 cellpadding=0>
            <tr><td class="title">LCOV - code coverage report</td></tr>
            <tr><td class="ruler"><img src="../../glass.png" width=3 height=3 alt=""></td></tr>

            <tr>
              <td width="100%">
                <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="10%" class="headerValue"><a href="../../index.html">top level</a> - <a href="index.html">core/pipeline</a> - scr1_pipe_lsu.sv<span style="font-size: 80%;"> (source / <a href="scr1_pipe_lsu.sv.func-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="5%"></td>
            <td width="5%" class="headerCovTableHead">Coverage</td>
            <td width="5%" class="headerCovTableHead" title="Covered + Uncovered code">Total</td>
            <td width="5%" class="headerCovTableHead" title="Exercised code only">Hit</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">coverage.info</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntryMed">88.2&nbsp;%</td>
            <td class="headerCovTableEntry">34</td>
            <td class="headerCovTableEntry">30</td>
          </tr>
          <tr>
            <td class="headerItem">Test Date:</td>
            <td class="headerValue">2023-12-19 23:18:55</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntryHi">-</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">0</td>
          </tr>
                  <tr><td><img src="../../glass.png" width=3 height=3 alt=""></td></tr>
                </table>
              </td>
            </tr>

            <tr><td class="ruler"><img src="../../glass.png" width=3 height=3 alt=""></td></tr>
          </table>

          <table cellpadding=0 cellspacing=0 border=0>
            <tr>
              <td><br></td>
            </tr>
            <tr>
              <td>
<pre class="sourceHeading">            Line data    Source code</pre>
<pre class="source">
<span id="L1"><span class="lineNum">       1</span>              : /// Copyright by Syntacore LLC Â© 2016-2021. See LICENSE for details</span>
<span id="L2"><span class="lineNum">       2</span>              : /// @file       &lt;scr1_pipe_lsu.sv&gt;</span>
<span id="L3"><span class="lineNum">       3</span>              : /// @brief      Load/Store Unit (LSU)</span>
<span id="L4"><span class="lineNum">       4</span>              : ///</span>
<span id="L5"><span class="lineNum">       5</span>              : </span>
<span id="L6"><span class="lineNum">       6</span>              : //------------------------------------------------------------------------------</span>
<span id="L7"><span class="lineNum">       7</span>              :  //</span>
<span id="L8"><span class="lineNum">       8</span>              :  // Functionality:</span>
<span id="L9"><span class="lineNum">       9</span>              :  // - Performs load and store operations in Data Memory</span>
<span id="L10"><span class="lineNum">      10</span>              :  // - Generates DMEM address misalign and access fault exceptions</span>
<span id="L11"><span class="lineNum">      11</span>              :  // - Passes DMEM operations information to TDU and generates LSU breakpoint exception</span>
<span id="L12"><span class="lineNum">      12</span>              :  //</span>
<span id="L13"><span class="lineNum">      13</span>              :  // Structure:</span>
<span id="L14"><span class="lineNum">      14</span>              :  // - FSM</span>
<span id="L15"><span class="lineNum">      15</span>              :  // - Exceptions logic</span>
<span id="L16"><span class="lineNum">      16</span>              :  // - LSU &lt;-&gt; EXU interface</span>
<span id="L17"><span class="lineNum">      17</span>              :  // - LSU &lt;-&gt; DMEM interface</span>
<span id="L18"><span class="lineNum">      18</span>              :  // - LSU &lt;-&gt; TDU interface</span>
<span id="L19"><span class="lineNum">      19</span>              :  //</span>
<span id="L20"><span class="lineNum">      20</span>              : //------------------------------------------------------------------------------</span>
<span id="L21"><span class="lineNum">      21</span>              : </span>
<span id="L22"><span class="lineNum">      22</span>              : `include &quot;scr1_arch_description.svh&quot;</span>
<span id="L23"><span class="lineNum">      23</span>              : `include &quot;scr1_arch_types.svh&quot;</span>
<span id="L24"><span class="lineNum">      24</span>              : `include &quot;scr1_memif.svh&quot;</span>
<span id="L25"><span class="lineNum">      25</span>              : `include &quot;scr1_riscv_isa_decoding.svh&quot;</span>
<span id="L26"><span class="lineNum">      26</span>              : `ifdef SCR1_TDU_EN</span>
<span id="L27"><span class="lineNum">      27</span>              : `include &quot;scr1_tdu.svh&quot;</span>
<span id="L28"><span class="lineNum">      28</span>              : `endif // SCR1_TDU_EN</span>
<span id="L29"><span class="lineNum">      29</span>              : </span>
<span id="L30"><span class="lineNum">      30</span>              : module scr1_pipe_lsu (</span>
<span id="L31"><span class="lineNum">      31</span>              :     // Common</span>
<span id="L32"><span class="lineNum">      32</span>              :     input   logic                               rst_n,                      // LSU reset</span>
<span id="L33"><span class="lineNum">      33</span>              :     input   logic                               clk,                        // LSU clock</span>
<span id="L34"><span class="lineNum">      34</span>              : </span>
<span id="L35"><span class="lineNum">      35</span>              :     // LSU &lt;-&gt; EXU interface</span>
<span id="L36"><span class="lineNum">      36</span>              :     input   logic                               exu2lsu_req_i,              // Request to LSU</span>
<span id="L37"><span class="lineNum">      37</span>              :     input   type_scr1_lsu_cmd_sel_e             exu2lsu_cmd_i,              // LSU command</span>
<span id="L38"><span class="lineNum">      38</span>              :     input   logic [`SCR1_XLEN-1:0]              exu2lsu_addr_i,             // Address of DMEM</span>
<span id="L39"><span class="lineNum">      39</span>              :     input   logic [`SCR1_XLEN-1:0]              exu2lsu_sdata_i,            // Data for store</span>
<span id="L40"><span class="lineNum">      40</span>              :     output  logic                               lsu2exu_rdy_o,              // LSU received DMEM response</span>
<span id="L41"><span class="lineNum">      41</span>              :     output  logic [`SCR1_XLEN-1:0]              lsu2exu_ldata_o,            // Load data</span>
<span id="L42"><span class="lineNum">      42</span>              :     output  logic                               lsu2exu_exc_o,              // Exception from LSU</span>
<span id="L43"><span class="lineNum">      43</span>              :     output  type_scr1_exc_code_e                lsu2exu_exc_code_o,         // Exception code</span>
<span id="L44"><span class="lineNum">      44</span>              : </span>
<span id="L45"><span class="lineNum">      45</span>              : `ifdef SCR1_TDU_EN</span>
<span id="L46"><span class="lineNum">      46</span>              :     // LSU &lt;-&gt; TDU interface</span>
<span id="L47"><span class="lineNum">      47</span>              :     output  type_scr1_brkm_lsu_mon_s            lsu2tdu_dmon_o,             // Data address stream monitoring</span>
<span id="L48"><span class="lineNum">      48</span>              :     input   logic                               tdu2lsu_ibrkpt_exc_req_i,   // Instruction BP exception request</span>
<span id="L49"><span class="lineNum">      49</span>              :     input   logic                               tdu2lsu_dbrkpt_exc_req_i,   // Data BP exception request</span>
<span id="L50"><span class="lineNum">      50</span>              : `endif // SCR1_TDU_EN</span>
<span id="L51"><span class="lineNum">      51</span>              : </span>
<span id="L52"><span class="lineNum">      52</span>              :     // LSU &lt;-&gt; DMEM interface</span>
<span id="L53"><span class="lineNum">      53</span>              :     output  logic                               lsu2dmem_req_o,             // Data memory request</span>
<span id="L54"><span class="lineNum">      54</span>              :     output  type_scr1_mem_cmd_e                 lsu2dmem_cmd_o,             // Data memory command (READ/WRITE)</span>
<span id="L55"><span class="lineNum">      55</span>              :     output  type_scr1_mem_width_e               lsu2dmem_width_o,           // Data memory data width</span>
<span id="L56"><span class="lineNum">      56</span>              :     output  logic [`SCR1_DMEM_AWIDTH-1:0]       lsu2dmem_addr_o,            // Data memory address</span>
<span id="L57"><span class="lineNum">      57</span>              :     output  logic [`SCR1_DMEM_DWIDTH-1:0]       lsu2dmem_wdata_o,           // Data memory write data</span>
<span id="L58"><span class="lineNum">      58</span>              :     input   logic                               dmem2lsu_req_ack_i,         // Data memory request acknowledge</span>
<span id="L59"><span class="lineNum">      59</span>              :     input   logic [`SCR1_DMEM_DWIDTH-1:0]       dmem2lsu_rdata_i,           // Data memory read data</span>
<span id="L60"><span class="lineNum">      60</span>              :     input   type_scr1_mem_resp_e                dmem2lsu_resp_i             // Data memory response</span>
<span id="L61"><span class="lineNum">      61</span>              : );</span>
<span id="L62"><span class="lineNum">      62</span>              : </span>
<span id="L63"><span class="lineNum">      63</span>              : //------------------------------------------------------------------------------</span>
<span id="L64"><span class="lineNum">      64</span>              : // Local types declaration</span>
<span id="L65"><span class="lineNum">      65</span>              : //------------------------------------------------------------------------------</span>
<span id="L66"><span class="lineNum">      66</span>              : </span>
<span id="L67"><span class="lineNum">      67</span>              : typedef enum logic {</span>
<span id="L68"><span class="lineNum">      68</span>              :     SCR1_LSU_FSM_IDLE,</span>
<span id="L69"><span class="lineNum">      69</span>              :     SCR1_LSU_FSM_BUSY</span>
<span id="L70"><span class="lineNum">      70</span>              : } type_scr1_lsu_fsm_e;</span>
<span id="L71"><span class="lineNum">      71</span>              : </span>
<span id="L72"><span class="lineNum">      72</span>              : //------------------------------------------------------------------------------</span>
<span id="L73"><span class="lineNum">      73</span>              : // Local signals declaration</span>
<span id="L74"><span class="lineNum">      74</span>              : //------------------------------------------------------------------------------</span>
<span id="L75"><span class="lineNum">      75</span>              : </span>
<span id="L76"><span class="lineNum">      76</span>              : // LSU FSM signals</span>
<span id="L77"><span class="lineNum">      77</span>              : type_scr1_lsu_fsm_e         lsu_fsm_curr;       // LSU FSM current state</span>
<span id="L78"><span class="lineNum">      78</span>              : type_scr1_lsu_fsm_e         lsu_fsm_next;       // LSU FSM next state</span>
<span id="L79"><span class="lineNum">      79</span>              : logic                       lsu_fsm_idle;       // LSU FSM is in IDLE state</span>
<span id="L80"><span class="lineNum">      80</span>              : </span>
<span id="L81"><span class="lineNum">      81</span>              : // LSU Command register signals</span>
<span id="L82"><span class="lineNum">      82</span>              : logic                       lsu_cmd_upd;        // LSU Command register update</span>
<span id="L83"><span class="lineNum">      83</span>              : type_scr1_lsu_cmd_sel_e     lsu_cmd_ff;         // LSU Command register value</span>
<span id="L84"><span class="lineNum">      84</span>              : logic                       lsu_cmd_ff_load;    // Registered LSU Command is load</span>
<span id="L85"><span class="lineNum">      85</span>              : logic                       lsu_cmd_ff_store;   // Registered LSU Command is store</span>
<span id="L86"><span class="lineNum">      86</span>              : </span>
<span id="L87"><span class="lineNum">      87</span>              : // DMEM command and width flags</span>
<span id="L88"><span class="lineNum">      88</span>              : logic                       dmem_cmd_load;      // DMEM command is load</span>
<span id="L89"><span class="lineNum">      89</span>              : logic                       dmem_cmd_store;     // DMEM Command is store</span>
<span id="L90"><span class="lineNum">      90</span>              : logic                       dmem_wdth_word;     // DMEM data width is WORD</span>
<span id="L91"><span class="lineNum">      91</span>              : logic                       dmem_wdth_hword;    // DMEM data width is HALFWORD</span>
<span id="L92"><span class="lineNum">      92</span>              : logic                       dmem_wdth_byte;     // DMEM data width is BYTE</span>
<span id="L93"><span class="lineNum">      93</span>              : </span>
<span id="L94"><span class="lineNum">      94</span>              : // DMEM response and request control signals</span>
<span id="L95"><span class="lineNum">      95</span>              : logic                       dmem_resp_ok;       // DMEM response is OK</span>
<span id="L96"><span class="lineNum">      96</span>              : logic                       dmem_resp_er;       // DMEM response is erroneous</span>
<span id="L97"><span class="lineNum">      97</span>              : logic                       dmem_resp_received; // DMEM response is received</span>
<span id="L98"><span class="lineNum">      98</span>              : logic                       dmem_req_vd;        // DMEM request is valid (req_ack received)</span>
<span id="L99"><span class="lineNum">      99</span>              : </span>
<span id="L100"><span class="lineNum">     100</span>              : // Exceptions signals</span>
<span id="L101"><span class="lineNum">     101</span>              : logic                       lsu_exc_req;        // LSU exception request</span>
<span id="L102"><span class="lineNum">     102</span>              : logic                       dmem_addr_mslgn;    // DMEM address is misaligned</span>
<span id="L103"><span class="lineNum">     103</span>              : logic                       dmem_addr_mslgn_l;  // DMEM load address is misaligned</span>
<span id="L104"><span class="lineNum">     104</span>              : logic                       dmem_addr_mslgn_s;  // DMEM store address is misaligned</span>
<span id="L105"><span class="lineNum">     105</span>              : `ifdef SCR1_TDU_EN</span>
<span id="L106"><span class="lineNum">     106</span>              : logic                       lsu_exc_hwbrk;      // LSU hardware breakpoint exception</span>
<span id="L107"><span class="lineNum">     107</span>              : `endif // SCR1_TDU_EN</span>
<span id="L108"><span class="lineNum">     108</span>              : </span>
<span id="L109"><span class="lineNum">     109</span>              : //------------------------------------------------------------------------------</span>
<span id="L110"><span class="lineNum">     110</span>              : // Control logic</span>
<span id="L111"><span class="lineNum">     111</span>              : //------------------------------------------------------------------------------</span>
<span id="L112"><span class="lineNum">     112</span>              : </span>
<span id="L113"><span class="lineNum">     113</span>              : // DMEM response and request control signals</span>
<span id="L114"><span class="lineNum">     114</span>              : assign dmem_resp_ok       = (dmem2lsu_resp_i == SCR1_MEM_RESP_RDY_OK);</span>
<span id="L115"><span class="lineNum">     115</span>              : assign dmem_resp_er       = (dmem2lsu_resp_i == SCR1_MEM_RESP_RDY_ER);</span>
<span id="L116"><span class="lineNum">     116</span>              : assign dmem_resp_received = dmem_resp_ok | dmem_resp_er;</span>
<span id="L117"><span class="lineNum">     117</span>              : assign dmem_req_vd        = exu2lsu_req_i &amp; dmem2lsu_req_ack_i &amp; ~lsu_exc_req;</span>
<span id="L118"><span class="lineNum">     118</span>              : </span>
<span id="L119"><span class="lineNum">     119</span>              : // LSU load and store command flags</span>
<span id="L120"><span class="lineNum">     120</span>              : assign dmem_cmd_load  = (exu2lsu_cmd_i == SCR1_LSU_CMD_LB )</span>
<span id="L121"><span class="lineNum">     121</span>              :                       | (exu2lsu_cmd_i == SCR1_LSU_CMD_LBU)</span>
<span id="L122"><span class="lineNum">     122</span>              :                       | (exu2lsu_cmd_i == SCR1_LSU_CMD_LH )</span>
<span id="L123"><span class="lineNum">     123</span>              :                       | (exu2lsu_cmd_i == SCR1_LSU_CMD_LHU)</span>
<span id="L124"><span class="lineNum">     124</span>              :                       | (exu2lsu_cmd_i == SCR1_LSU_CMD_LW );</span>
<span id="L125"><span class="lineNum">     125</span>              : assign dmem_cmd_store = (exu2lsu_cmd_i == SCR1_LSU_CMD_SB )</span>
<span id="L126"><span class="lineNum">     126</span>              :                       | (exu2lsu_cmd_i == SCR1_LSU_CMD_SH )</span>
<span id="L127"><span class="lineNum">     127</span>              :                       | (exu2lsu_cmd_i == SCR1_LSU_CMD_SW );</span>
<span id="L128"><span class="lineNum">     128</span>              : </span>
<span id="L129"><span class="lineNum">     129</span>              : // LSU data width flags</span>
<span id="L130"><span class="lineNum">     130</span>              : assign dmem_wdth_word  = (exu2lsu_cmd_i == SCR1_LSU_CMD_LW )</span>
<span id="L131"><span class="lineNum">     131</span>              :                        | (exu2lsu_cmd_i == SCR1_LSU_CMD_SW );</span>
<span id="L132"><span class="lineNum">     132</span>              : assign dmem_wdth_hword = (exu2lsu_cmd_i == SCR1_LSU_CMD_LH )</span>
<span id="L133"><span class="lineNum">     133</span>              :                        | (exu2lsu_cmd_i == SCR1_LSU_CMD_LHU)</span>
<span id="L134"><span class="lineNum">     134</span>              :                        | (exu2lsu_cmd_i == SCR1_LSU_CMD_SH );</span>
<span id="L135"><span class="lineNum">     135</span>              : assign dmem_wdth_byte  = (exu2lsu_cmd_i == SCR1_LSU_CMD_LB )</span>
<span id="L136"><span class="lineNum">     136</span>              :                        | (exu2lsu_cmd_i == SCR1_LSU_CMD_LBU)</span>
<span id="L137"><span class="lineNum">     137</span>              :                        | (exu2lsu_cmd_i == SCR1_LSU_CMD_SB );</span>
<span id="L138"><span class="lineNum">     138</span>              : </span>
<span id="L139"><span class="lineNum">     139</span>              : // LSU command register</span>
<span id="L140"><span class="lineNum">     140</span>              : assign lsu_cmd_upd = lsu_fsm_idle &amp; dmem_req_vd;</span>
<span id="L141"><span class="lineNum">     141</span>              : </span>
<span id="L142"><span class="lineNum">     142</span> <span class="tlaGNC tlaBgGNC">     2568992 : always_ff @(posedge clk, negedge rst_n) begin</span></span>
<span id="L143"><span class="lineNum">     143</span> <span class="tlaGNC">        3586 :     if (~rst_n) begin</span></span>
<span id="L144"><span class="lineNum">     144</span> <span class="tlaGNC">        1793 :         lsu_cmd_ff &lt;= SCR1_LSU_CMD_NONE;</span></span>
<span id="L145"><span class="lineNum">     145</span> <span class="tlaGNC">      432262 :     end else if (lsu_cmd_upd) begin</span></span>
<span id="L146"><span class="lineNum">     146</span> <span class="tlaGNC">      216131 :         lsu_cmd_ff &lt;= exu2lsu_cmd_i;</span></span>
<span id="L147"><span class="lineNum">     147</span>              :     end</span>
<span id="L148"><span class="lineNum">     148</span>              : end</span>
<span id="L149"><span class="lineNum">     149</span>              : </span>
<span id="L150"><span class="lineNum">     150</span>              : // LSU registered load and store command flags</span>
<span id="L151"><span class="lineNum">     151</span>              : assign lsu_cmd_ff_load  = (lsu_cmd_ff == SCR1_LSU_CMD_LB )</span>
<span id="L152"><span class="lineNum">     152</span>              :                         | (lsu_cmd_ff == SCR1_LSU_CMD_LBU)</span>
<span id="L153"><span class="lineNum">     153</span>              :                         | (lsu_cmd_ff == SCR1_LSU_CMD_LH )</span>
<span id="L154"><span class="lineNum">     154</span>              :                         | (lsu_cmd_ff == SCR1_LSU_CMD_LHU)</span>
<span id="L155"><span class="lineNum">     155</span>              :                         | (lsu_cmd_ff == SCR1_LSU_CMD_LW );</span>
<span id="L156"><span class="lineNum">     156</span>              : assign lsu_cmd_ff_store = (lsu_cmd_ff == SCR1_LSU_CMD_SB )</span>
<span id="L157"><span class="lineNum">     157</span>              :                         | (lsu_cmd_ff == SCR1_LSU_CMD_SH )</span>
<span id="L158"><span class="lineNum">     158</span>              :                         | (lsu_cmd_ff == SCR1_LSU_CMD_SW );</span>
<span id="L159"><span class="lineNum">     159</span>              : </span>
<span id="L160"><span class="lineNum">     160</span>              : //------------------------------------------------------------------------------</span>
<span id="L161"><span class="lineNum">     161</span>              : // LSU FSM</span>
<span id="L162"><span class="lineNum">     162</span>              : //------------------------------------------------------------------------------</span>
<span id="L163"><span class="lineNum">     163</span>              :  //</span>
<span id="L164"><span class="lineNum">     164</span>              :  // LSU FSM is used to control the LSU &lt;-&gt; DMEM interface</span>
<span id="L165"><span class="lineNum">     165</span>              :  //</span>
<span id="L166"><span class="lineNum">     166</span>              : //</span>
<span id="L167"><span class="lineNum">     167</span>              : </span>
<span id="L168"><span class="lineNum">     168</span>              : // Updating LSU FSM state</span>
<span id="L169"><span class="lineNum">     169</span> <span class="tlaGNC">     2568992 : always_ff @(posedge clk, negedge rst_n) begin</span></span>
<span id="L170"><span class="lineNum">     170</span> <span class="tlaGNC">        3586 :     if (~rst_n) begin</span></span>
<span id="L171"><span class="lineNum">     171</span> <span class="tlaGNC">        1793 :         lsu_fsm_curr &lt;= SCR1_LSU_FSM_IDLE;</span></span>
<span id="L172"><span class="lineNum">     172</span> <span class="tlaGNC">     1282703 :     end else begin</span></span>
<span id="L173"><span class="lineNum">     173</span> <span class="tlaGNC">     1282703 :         lsu_fsm_curr &lt;= lsu_fsm_next;</span></span>
<span id="L174"><span class="lineNum">     174</span>              :     end</span>
<span id="L175"><span class="lineNum">     175</span>              : end</span>
<span id="L176"><span class="lineNum">     176</span>              : </span>
<span id="L177"><span class="lineNum">     177</span>              : // LSU FSM next state logic</span>
<span id="L178"><span class="lineNum">     178</span> <span class="tlaGNC">           2 : always_comb begin</span></span>
<span id="L179"><span class="lineNum">     179</span> <span class="tlaGNC">           1 :     case (lsu_fsm_curr)</span></span>
<span id="L180"><span class="lineNum">     180</span> <span class="tlaGNC">     2136732 :         SCR1_LSU_FSM_IDLE: begin</span></span>
<span id="L181"><span class="lineNum">     181</span> <span class="tlaGNC">     1068366 :             lsu_fsm_next = dmem_req_vd        ? SCR1_LSU_FSM_BUSY</span></span>
<span id="L182"><span class="lineNum">     182</span> <span class="tlaGNC">     1068366 :                                               : SCR1_LSU_FSM_IDLE;</span></span>
<span id="L183"><span class="lineNum">     183</span>              :         end</span>
<span id="L184"><span class="lineNum">     184</span> <span class="tlaGNC">      432262 :         SCR1_LSU_FSM_BUSY: begin</span></span>
<span id="L185"><span class="lineNum">     185</span> <span class="tlaGNC">      216131 :             lsu_fsm_next = dmem_resp_received ? SCR1_LSU_FSM_IDLE</span></span>
<span id="L186"><span class="lineNum">     186</span> <span class="tlaGNC">      216131 :                                               : SCR1_LSU_FSM_BUSY;</span></span>
<span id="L187"><span class="lineNum">     187</span>              :         end</span>
<span id="L188"><span class="lineNum">     188</span>              :     endcase</span>
<span id="L189"><span class="lineNum">     189</span>              : end</span>
<span id="L190"><span class="lineNum">     190</span>              : </span>
<span id="L191"><span class="lineNum">     191</span>              : assign lsu_fsm_idle = (lsu_fsm_curr == SCR1_LSU_FSM_IDLE);</span>
<span id="L192"><span class="lineNum">     192</span>              : </span>
<span id="L193"><span class="lineNum">     193</span>              : //------------------------------------------------------------------------------</span>
<span id="L194"><span class="lineNum">     194</span>              : // Exceptions logic</span>
<span id="L195"><span class="lineNum">     195</span>              : //------------------------------------------------------------------------------</span>
<span id="L196"><span class="lineNum">     196</span>              :  //</span>
<span id="L197"><span class="lineNum">     197</span>              :  // The following types of exceptions are supported:</span>
<span id="L198"><span class="lineNum">     198</span>              :  // - Load address misalign</span>
<span id="L199"><span class="lineNum">     199</span>              :  // - Load access fault</span>
<span id="L200"><span class="lineNum">     200</span>              :  // - Store address misalign</span>
<span id="L201"><span class="lineNum">     201</span>              :  // - Store access fault</span>
<span id="L202"><span class="lineNum">     202</span>              :  // - LSU breakpoint exception</span>
<span id="L203"><span class="lineNum">     203</span>              : //</span>
<span id="L204"><span class="lineNum">     204</span>              : </span>
<span id="L205"><span class="lineNum">     205</span>              : // DMEM addr misalign logic</span>
<span id="L206"><span class="lineNum">     206</span>              : assign dmem_addr_mslgn   = exu2lsu_req_i &amp; ( (dmem_wdth_hword &amp; exu2lsu_addr_i[0])</span>
<span id="L207"><span class="lineNum">     207</span>              :                                            | (dmem_wdth_word  &amp; |exu2lsu_addr_i[1:0]));</span>
<span id="L208"><span class="lineNum">     208</span>              : assign dmem_addr_mslgn_l = dmem_addr_mslgn &amp; dmem_cmd_load;</span>
<span id="L209"><span class="lineNum">     209</span>              : assign dmem_addr_mslgn_s = dmem_addr_mslgn &amp; dmem_cmd_store;</span>
<span id="L210"><span class="lineNum">     210</span>              : </span>
<span id="L211"><span class="lineNum">     211</span>              : // Exception code logic</span>
<span id="L212"><span class="lineNum">     212</span> <span class="tlaGNC">           2 : always_comb begin</span></span>
<span id="L213"><span class="lineNum">     213</span> <span class="tlaGNC">           1 :     case (1'b1)</span></span>
<span id="L214"><span class="lineNum">     214</span> <span class="tlaUNC tlaBgUNC">           0 :         dmem_resp_er     : lsu2exu_exc_code_o = lsu_cmd_ff_load  ? SCR1_EXC_CODE_LD_ACCESS_FAULT</span></span>
<span id="L215"><span class="lineNum">     215</span> <span class="tlaUNC">           0 :                                               : lsu_cmd_ff_store ? SCR1_EXC_CODE_ST_ACCESS_FAULT</span></span>
<span id="L216"><span class="lineNum">     216</span> <span class="tlaUNC">           0 :                                                                  : SCR1_EXC_CODE_INSTR_MISALIGN;</span></span>
<span id="L217"><span class="lineNum">     217</span>              : `ifdef SCR1_TDU_EN</span>
<span id="L218"><span class="lineNum">     218</span> <span class="tlaUNC">           0 :         lsu_exc_hwbrk    : lsu2exu_exc_code_o = SCR1_EXC_CODE_BREAKPOINT;</span></span>
<span id="L219"><span class="lineNum">     219</span>              : `endif // SCR1_TDU_EN</span>
<span id="L220"><span class="lineNum">     220</span> <span class="tlaGNC tlaBgGNC">          20 :         dmem_addr_mslgn_l: lsu2exu_exc_code_o = SCR1_EXC_CODE_LD_ADDR_MISALIGN;</span></span>
<span id="L221"><span class="lineNum">     221</span> <span class="tlaGNC">          16 :         dmem_addr_mslgn_s: lsu2exu_exc_code_o = SCR1_EXC_CODE_ST_ADDR_MISALIGN;</span></span>
<span id="L222"><span class="lineNum">     222</span> <span class="tlaGNC">     2569850 :         default          : lsu2exu_exc_code_o = SCR1_EXC_CODE_INSTR_MISALIGN;</span></span>
<span id="L223"><span class="lineNum">     223</span>              :     endcase // 1'b1</span>
<span id="L224"><span class="lineNum">     224</span>              : end</span>
<span id="L225"><span class="lineNum">     225</span>              : </span>
<span id="L226"><span class="lineNum">     226</span>              : assign lsu_exc_req = dmem_addr_mslgn_l | dmem_addr_mslgn_s</span>
<span id="L227"><span class="lineNum">     227</span>              : `ifdef SCR1_TDU_EN</span>
<span id="L228"><span class="lineNum">     228</span>              :                    | lsu_exc_hwbrk</span>
<span id="L229"><span class="lineNum">     229</span>              : `endif // SCR1_TDU_EN</span>
<span id="L230"><span class="lineNum">     230</span>              : ;</span>
<span id="L231"><span class="lineNum">     231</span>              : </span>
<span id="L232"><span class="lineNum">     232</span>              : //------------------------------------------------------------------------------</span>
<span id="L233"><span class="lineNum">     233</span>              : // LSU &lt;-&gt; EXU interface</span>
<span id="L234"><span class="lineNum">     234</span>              : //------------------------------------------------------------------------------</span>
<span id="L235"><span class="lineNum">     235</span>              : </span>
<span id="L236"><span class="lineNum">     236</span>              : assign lsu2exu_rdy_o = dmem_resp_received;</span>
<span id="L237"><span class="lineNum">     237</span>              : assign lsu2exu_exc_o = dmem_resp_er | lsu_exc_req;</span>
<span id="L238"><span class="lineNum">     238</span>              : </span>
<span id="L239"><span class="lineNum">     239</span>              : // Sign- or zero-extending data received from DMEM</span>
<span id="L240"><span class="lineNum">     240</span> <span class="tlaGNC">           2 : always_comb begin</span></span>
<span id="L241"><span class="lineNum">     241</span> <span class="tlaGNC">           1 :     case (lsu_cmd_ff)</span></span>
<span id="L242"><span class="lineNum">     242</span> <span class="tlaGNC">      245456 :         SCR1_LSU_CMD_LH : lsu2exu_ldata_o = {{16{dmem2lsu_rdata_i[15]}}, dmem2lsu_rdata_i[15:0]};</span></span>
<span id="L243"><span class="lineNum">     243</span> <span class="tlaGNC">       17524 :         SCR1_LSU_CMD_LHU: lsu2exu_ldata_o = { 16'b0,                     dmem2lsu_rdata_i[15:0]};</span></span>
<span id="L244"><span class="lineNum">     244</span> <span class="tlaGNC">       81416 :         SCR1_LSU_CMD_LB : lsu2exu_ldata_o = {{24{dmem2lsu_rdata_i[7]}},  dmem2lsu_rdata_i[7:0]};</span></span>
<span id="L245"><span class="lineNum">     245</span> <span class="tlaGNC">      332950 :         SCR1_LSU_CMD_LBU: lsu2exu_ldata_o = { 24'b0,                     dmem2lsu_rdata_i[7:0]};</span></span>
<span id="L246"><span class="lineNum">     246</span> <span class="tlaGNC">     1891648 :         default         : lsu2exu_ldata_o = dmem2lsu_rdata_i;</span></span>
<span id="L247"><span class="lineNum">     247</span>              :     endcase // lsu_cmd_ff</span>
<span id="L248"><span class="lineNum">     248</span>              : end</span>
<span id="L249"><span class="lineNum">     249</span>              : </span>
<span id="L250"><span class="lineNum">     250</span>              : //------------------------------------------------------------------------------</span>
<span id="L251"><span class="lineNum">     251</span>              : // LSU &lt;-&gt; DMEM interface</span>
<span id="L252"><span class="lineNum">     252</span>              : //------------------------------------------------------------------------------</span>
<span id="L253"><span class="lineNum">     253</span>              : </span>
<span id="L254"><span class="lineNum">     254</span>              : assign lsu2dmem_req_o   = exu2lsu_req_i &amp; ~lsu_exc_req &amp; lsu_fsm_idle;</span>
<span id="L255"><span class="lineNum">     255</span>              : assign lsu2dmem_addr_o  = exu2lsu_addr_i;</span>
<span id="L256"><span class="lineNum">     256</span>              : assign lsu2dmem_wdata_o = exu2lsu_sdata_i;</span>
<span id="L257"><span class="lineNum">     257</span>              : assign lsu2dmem_cmd_o   = dmem_cmd_store  ? SCR1_MEM_CMD_WR : SCR1_MEM_CMD_RD;</span>
<span id="L258"><span class="lineNum">     258</span>              : assign lsu2dmem_width_o = dmem_wdth_byte  ? SCR1_MEM_WIDTH_BYTE</span>
<span id="L259"><span class="lineNum">     259</span>              :                         : dmem_wdth_hword ? SCR1_MEM_WIDTH_HWORD</span>
<span id="L260"><span class="lineNum">     260</span>              :                                           : SCR1_MEM_WIDTH_WORD;</span>
<span id="L261"><span class="lineNum">     261</span>              : </span>
<span id="L262"><span class="lineNum">     262</span>              : `ifdef SCR1_TDU_EN</span>
<span id="L263"><span class="lineNum">     263</span>              : //------------------------------------------------------------------------------</span>
<span id="L264"><span class="lineNum">     264</span>              : // LSU &lt;-&gt; TDU interface</span>
<span id="L265"><span class="lineNum">     265</span>              : //------------------------------------------------------------------------------</span>
<span id="L266"><span class="lineNum">     266</span>              : </span>
<span id="L267"><span class="lineNum">     267</span>              : assign lsu2tdu_dmon_o.vd    = exu2lsu_req_i &amp; lsu_fsm_idle &amp; ~tdu2lsu_ibrkpt_exc_req_i;</span>
<span id="L268"><span class="lineNum">     268</span>              : assign lsu2tdu_dmon_o.addr  = exu2lsu_addr_i;</span>
<span id="L269"><span class="lineNum">     269</span>              : assign lsu2tdu_dmon_o.load  = dmem_cmd_load;</span>
<span id="L270"><span class="lineNum">     270</span>              : assign lsu2tdu_dmon_o.store = dmem_cmd_store;</span>
<span id="L271"><span class="lineNum">     271</span>              : </span>
<span id="L272"><span class="lineNum">     272</span>              : assign lsu_exc_hwbrk = (exu2lsu_req_i &amp; tdu2lsu_ibrkpt_exc_req_i)</span>
<span id="L273"><span class="lineNum">     273</span>              :                      | tdu2lsu_dbrkpt_exc_req_i;</span>
<span id="L274"><span class="lineNum">     274</span>              : </span>
<span id="L275"><span class="lineNum">     275</span>              : `endif // SCR1_TDU_EN</span>
<span id="L276"><span class="lineNum">     276</span>              : </span>
<span id="L277"><span class="lineNum">     277</span>              : `ifdef SCR1_TRGT_SIMULATION</span>
<span id="L278"><span class="lineNum">     278</span>              : //------------------------------------------------------------------------------</span>
<span id="L279"><span class="lineNum">     279</span>              : // Assertions</span>
<span id="L280"><span class="lineNum">     280</span>              : //------------------------------------------------------------------------------</span>
<span id="L281"><span class="lineNum">     281</span>              : </span>
<span id="L282"><span class="lineNum">     282</span>              : // X checks</span>
<span id="L283"><span class="lineNum">     283</span>              : </span>
<span id="L284"><span class="lineNum">     284</span>              : SCR1_SVA_LSU_XCHECK_CTRL : assert property (</span>
<span id="L285"><span class="lineNum">     285</span>              :     @(negedge clk) disable iff (~rst_n)</span>
<span id="L286"><span class="lineNum">     286</span>              :     !$isunknown({exu2lsu_req_i, lsu_fsm_curr</span>
<span id="L287"><span class="lineNum">     287</span>              : `ifdef SCR1_TDU_EN</span>
<span id="L288"><span class="lineNum">     288</span>              :         , tdu2lsu_ibrkpt_exc_req_i, tdu2lsu_dbrkpt_exc_req_i</span>
<span id="L289"><span class="lineNum">     289</span>              : `endif // SCR1_TDU_EN</span>
<span id="L290"><span class="lineNum">     290</span>              :     })</span>
<span id="L291"><span class="lineNum">     291</span>              :     ) else $error(&quot;LSU Error: unknown control value&quot;);</span>
<span id="L292"><span class="lineNum">     292</span>              : </span>
<span id="L293"><span class="lineNum">     293</span>              : SCR1_SVA_LSU_XCHECK_CMD : assert property (</span>
<span id="L294"><span class="lineNum">     294</span>              :     @(negedge clk) disable iff (~rst_n)</span>
<span id="L295"><span class="lineNum">     295</span>              :     exu2lsu_req_i |-&gt; !$isunknown({exu2lsu_cmd_i, exu2lsu_addr_i})</span>
<span id="L296"><span class="lineNum">     296</span>              :     ) else $error(&quot;LSU Error: undefined CMD or address&quot;);</span>
<span id="L297"><span class="lineNum">     297</span>              : </span>
<span id="L298"><span class="lineNum">     298</span>              : SCR1_SVA_LSU_XCHECK_SDATA : assert property (</span>
<span id="L299"><span class="lineNum">     299</span>              :     @(negedge clk) disable iff (~rst_n)</span>
<span id="L300"><span class="lineNum">     300</span>              :     (exu2lsu_req_i &amp; (lsu2dmem_cmd_o == SCR1_MEM_CMD_WR)) |-&gt; !$isunknown({exu2lsu_sdata_i})</span>
<span id="L301"><span class="lineNum">     301</span>              :     ) else $error(&quot;LSU Error: undefined store data&quot;);</span>
<span id="L302"><span class="lineNum">     302</span>              : </span>
<span id="L303"><span class="lineNum">     303</span>              : SCR1_SVA_LSU_XCHECK_EXC : assert property (</span>
<span id="L304"><span class="lineNum">     304</span>              :     @(negedge clk) disable iff (~rst_n)</span>
<span id="L305"><span class="lineNum">     305</span>              :     lsu2exu_exc_o |-&gt; !$isunknown(lsu2exu_exc_code_o)</span>
<span id="L306"><span class="lineNum">     306</span>              :     ) else $error(&quot;LSU Error: exception code undefined&quot;);</span>
<span id="L307"><span class="lineNum">     307</span>              : </span>
<span id="L308"><span class="lineNum">     308</span>              : SCR1_SVA_LSU_IMEM_CTRL : assert property (</span>
<span id="L309"><span class="lineNum">     309</span>              :     @(negedge clk) disable iff (~rst_n)</span>
<span id="L310"><span class="lineNum">     310</span>              :     lsu2dmem_req_o |-&gt; !$isunknown({lsu2dmem_cmd_o, lsu2dmem_width_o, lsu2dmem_addr_o})</span>
<span id="L311"><span class="lineNum">     311</span>              :     ) else $error(&quot;LSU Error: undefined dmem control&quot;);</span>
<span id="L312"><span class="lineNum">     312</span>              : </span>
<span id="L313"><span class="lineNum">     313</span>              : SCR1_SVA_LSU_IMEM_ACK : assert property (</span>
<span id="L314"><span class="lineNum">     314</span>              :     @(negedge clk) disable iff (~rst_n)</span>
<span id="L315"><span class="lineNum">     315</span>              :     lsu2dmem_req_o |-&gt; !$isunknown(dmem2lsu_req_ack_i)</span>
<span id="L316"><span class="lineNum">     316</span>              :     ) else $error(&quot;LSU Error: undefined dmem ack&quot;);</span>
<span id="L317"><span class="lineNum">     317</span>              : </span>
<span id="L318"><span class="lineNum">     318</span>              : SCR1_SVA_LSU_IMEM_WDATA : assert property (</span>
<span id="L319"><span class="lineNum">     319</span>              :     @(negedge clk) disable iff (~rst_n)</span>
<span id="L320"><span class="lineNum">     320</span>              :     lsu2dmem_req_o &amp; (lsu2dmem_cmd_o == SCR1_MEM_CMD_WR)</span>
<span id="L321"><span class="lineNum">     321</span>              :     |-&gt; !$isunknown(lsu2dmem_wdata_o[8:0])</span>
<span id="L322"><span class="lineNum">     322</span>              :     ) else $error(&quot;LSU Error: undefined dmem wdata&quot;);</span>
<span id="L323"><span class="lineNum">     323</span>              : </span>
<span id="L324"><span class="lineNum">     324</span>              : // Behavior checks</span>
<span id="L325"><span class="lineNum">     325</span>              : </span>
<span id="L326"><span class="lineNum">     326</span>              : SCR1_SVA_LSU_EXC_ONEHOT : assert property (</span>
<span id="L327"><span class="lineNum">     327</span>              :     @(negedge clk) disable iff (~rst_n)</span>
<span id="L328"><span class="lineNum">     328</span>              :     $onehot0({dmem_resp_er, dmem_addr_mslgn_l, dmem_addr_mslgn_s})</span>
<span id="L329"><span class="lineNum">     329</span>              :     ) else $error(&quot;LSU Error: more than one exception at a time&quot;);</span>
<span id="L330"><span class="lineNum">     330</span>              : </span>
<span id="L331"><span class="lineNum">     331</span>              : SCR1_SVA_LSU_UNEXPECTED_DMEM_RESP : assert property (</span>
<span id="L332"><span class="lineNum">     332</span>              :     @(negedge clk) disable iff (~rst_n)</span>
<span id="L333"><span class="lineNum">     333</span>              :     lsu_fsm_idle |-&gt; ~dmem_resp_received</span>
<span id="L334"><span class="lineNum">     334</span>              :     ) else $error(&quot;LSU Error: not expecting memory response&quot;);</span>
<span id="L335"><span class="lineNum">     335</span>              : </span>
<span id="L336"><span class="lineNum">     336</span>              : SCR1_SVA_LSU_REQ_EXC : assert property (</span>
<span id="L337"><span class="lineNum">     337</span>              :     @(negedge clk) disable iff (~rst_n)</span>
<span id="L338"><span class="lineNum">     338</span>              :     lsu2exu_exc_o |-&gt; exu2lsu_req_i</span>
<span id="L339"><span class="lineNum">     339</span>              :     ) else $error(&quot;LSU Error: impossible exception&quot;);</span>
<span id="L340"><span class="lineNum">     340</span>              : </span>
<span id="L341"><span class="lineNum">     341</span>              : `ifdef SCR1_TDU_EN</span>
<span id="L342"><span class="lineNum">     342</span>              : </span>
<span id="L343"><span class="lineNum">     343</span>              : SCR1_COV_LSU_MISALIGN_BRKPT : cover property (</span>
<span id="L344"><span class="lineNum">     344</span>              :     @(negedge clk) disable iff (~rst_n)</span>
<span id="L345"><span class="lineNum">     345</span>              :     (dmem_addr_mslgn_l | dmem_addr_mslgn_s) &amp; lsu_exc_hwbrk</span>
<span id="L346"><span class="lineNum">     346</span>              : );</span>
<span id="L347"><span class="lineNum">     347</span>              : `endif // SCR1_TDU_EN</span>
<span id="L348"><span class="lineNum">     348</span>              : </span>
<span id="L349"><span class="lineNum">     349</span>              : `endif // SCR1_TRGT_SIMULATION</span>
<span id="L350"><span class="lineNum">     350</span>              : </span>
<span id="L351"><span class="lineNum">     351</span>              : endmodule : scr1_pipe_lsu</span>
        </pre>
              </td>
            </tr>
          </table>
          <br>

          <table width="100%" border=0 cellspacing=0 cellpadding=0>
            <tr><td class="ruler"><img src="../../glass.png" width=3 height=3 alt=""></td></tr>
            <tr><td class="versionInfo">Generated by: <a href="https://github.com//linux-test-project/lcov" target="_parent">LCOV version 2.0-1</a></td></tr>
          </table>
          <br>

</body>
</html>
