
---------- Begin Simulation Statistics ----------
final_tick                               2000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1809134                       # Simulator instruction rate (inst/s)
host_mem_usage                              201486216                       # Number of bytes of host memory used
host_op_rate                                  2024565                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1546.43                       # Real time elapsed on the host
host_tick_rate                              689239164                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2797693563                       # Number of instructions simulated
sim_ops                                    3130840732                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.065858                       # Number of seconds simulated
sim_ticks                                1065857839061                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                    49                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1845457                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       3690900                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.Branches                 143771801                       # Number of branches fetched
system.switch_cpus.committedInsts           797693562                       # Number of instructions committed
system.switch_cpus.committedOps             890896916                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles               2556014001                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles         2556014001                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads    258136401                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes    251788909                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts    115121318                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls            12898166                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses     732495846                       # Number of integer alu accesses
system.switch_cpus.num_int_insts            732495846                       # number of integer instructions
system.switch_cpus.num_int_register_reads   1245067625                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes    642623238                       # number of times the integer registers were written
system.switch_cpus.num_load_insts           162321369                       # Number of load instructions
system.switch_cpus.num_mem_refs             278244746                       # number of memory refs
system.switch_cpus.num_store_insts          115923377                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses     117831174                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts            117831174                       # number of vector instructions
system.switch_cpus.num_vec_register_reads    146921529                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes     86423757                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0      0.00%      0.00% # Class of executed instruction
system.switch_cpus.op_class::IntAlu         520262801     58.40%     58.40% # Class of executed instruction
system.switch_cpus.op_class::IntMult         25428775      2.85%     61.25% # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0      0.00%     61.25% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd        13194321      1.48%     62.73% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp         8727748      0.98%     63.71% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt         3591821      0.40%     64.12% # Class of executed instruction
system.switch_cpus.op_class::FloatMult       11901370      1.34%     65.45% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc     14322314      1.61%     67.06% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv         2004128      0.22%     67.28% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc       12425549      1.39%     68.68% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0      0.00%     68.68% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0      0.00%     68.68% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     68.68% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu           793392      0.09%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::MemRead        162321369     18.22%     86.99% # Class of executed instruction
system.switch_cpus.op_class::MemWrite       115923377     13.01%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total          890896965                       # Class of executed instruction
system.tol2bus.snoop_filter.hit_multi_requests           26                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            8                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2117853                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       907595                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      4235706                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         907603                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1845033                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       438592                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1406839                       # Transaction distribution
system.membus.trans_dist::ReadExReq               436                       # Transaction distribution
system.membus.trans_dist::ReadExResp              436                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1845033                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port      2750333                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port      2786036                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      5536369                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                5536369                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port    145442816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port    146916992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    292359808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               292359808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1845469                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1845469    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1845469                       # Request fanout histogram
system.membus.reqLayer0.occupancy          4466514706                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.4                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          4495720125                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy        17489846825                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus.pwrStateResidencyTicks::OFF 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2116722                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       944041                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3195579                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             1131                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            1131                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2116722                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      6353559                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               6353559                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    335782656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              335782656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         2021767                       # Total snoops (count)
system.tol2bus.snoopTraffic                  56139776                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          4139620                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.219256                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.413747                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3231991     78.07%     78.07% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 907621     21.93%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      8      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            4139620                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2609378334                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4415723505                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.data    117348224                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total         117348224                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks     28094592                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total       28094592                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.data       916783                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total             916783                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks       219489                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total            219489                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.data    110097444                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            110097444                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks      26358667                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            26358667                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks      26358667                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data    110097444                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           136456111                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples    438958.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples   1816465.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000834356088                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds        24559                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds        24559                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState            3215298                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState            414735                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                     916783                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                    219489                       # Number of write requests accepted
system.mem_ctrls0.readBursts                  1833566                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                  438978                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                 17101                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                   20                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0            77048                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1            75106                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2            61724                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3            56822                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4            58314                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5            80714                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6            62834                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7           321757                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8           222112                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9            61584                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10          129299                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11          192031                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12          167062                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13          103311                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14           75088                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15           71659                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0            25775                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1            19430                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2            11742                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3            13462                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4            13180                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5            13886                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6            16894                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7            14742                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8            14326                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9            29107                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10           97321                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11           65142                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12           36944                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13           34356                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14           16582                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15           16052                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.08                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                 36428779869                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat                9082325000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat            70487498619                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    20054.77                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               38804.77                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                 1063524                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                 276832                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                58.55                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               63.07                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6              1833566                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6              438978                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                 908637                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                 907828                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                 22473                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                 22852                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                 24529                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                 24555                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                 24561                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                 24562                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                 24560                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                 24560                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                 24574                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                 24584                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                 24577                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                 24635                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                 24658                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                 24602                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                 24572                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                 24559                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                 24559                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                 24559                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                   410                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     2                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples       915048                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   157.746619                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   144.777536                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev    86.491148                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        26476      2.89%      2.89% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255       741961     81.08%     83.98% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383       100013     10.93%     94.91% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511        29906      3.27%     98.18% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639        10651      1.16%     99.34% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767         3915      0.43%     99.77% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895         1366      0.15%     99.92% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023          521      0.06%     99.97% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151          239      0.03%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total       915048                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples        24559                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     73.963069                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    70.310921                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    23.157136                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::8-15             2      0.01%      0.01% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-23           38      0.15%      0.16% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-31          274      1.12%      1.28% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-39          775      3.16%      4.43% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-47         1663      6.77%     11.21% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-55         2549     10.38%     21.58% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::56-63         3201     13.03%     34.62% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-71         3439     14.00%     48.62% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::72-79         3194     13.01%     61.63% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::80-87         2885     11.75%     73.37% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::88-95         2244      9.14%     82.51% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::96-103         1620      6.60%     89.11% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::104-111         1030      4.19%     93.30% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::112-119          713      2.90%     96.21% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::120-127          405      1.65%     97.85% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::128-135          239      0.97%     98.83% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::136-143          131      0.53%     99.36% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::144-151           81      0.33%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::152-159           41      0.17%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::160-167           19      0.08%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::168-175           11      0.04%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::176-183            4      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::200-207            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total        24559                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples        24559                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.872918                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.863668                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.561053                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16            1697      6.91%      6.91% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17             387      1.58%      8.49% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18           21960     89.42%     97.90% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19             371      1.51%     99.41% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20             143      0.58%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::21               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total        24559                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM             116253760                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                1094464                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten               28092224                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys              117348224                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys            28094592                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                      109.07                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                       26.36                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   110.10                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    26.36                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        1.06                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.85                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.21                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 1065850892865                       # Total gap between requests
system.mem_ctrls0.avgGap                    938024.43                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.data    116253760                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks     28092224                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.data 109070605.609484747052                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 26356445.456880722195                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data      1833566                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks       438978                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data  70487498619                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 24617116259710                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     38442.85                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks  56078245.97                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   59.43                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy          3801721560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy          2020655340                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy         7298122440                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy        1617312600                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    84137454960.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    371359366770                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy     96564108960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      566798742630                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       531.777055                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 247617636214                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  35591140000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 782649062847                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy          2731735440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy          1451951820                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy         5671437660                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy         673959420                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    84137454960.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    342764030280                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy    120645336000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      558075905580                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       523.593190                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 310348063541                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  35591140000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 719918635520                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.data    118871808                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total         118871808                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks     28045184                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total       28045184                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.data       928686                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total             928686                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks       219103                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total            219103                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.data    111526888                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            111526888                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks      26312312                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            26312312                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks      26312312                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data    111526888                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           137839200                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples    438188.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples   1841724.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000648969130                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds        24524                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds        24524                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState            3252759                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState            413957                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                     928686                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                    219103                       # Number of write requests accepted
system.mem_ctrls1.readBursts                  1857372                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                  438206                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                 15648                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                   18                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0            83450                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1            64575                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2            65300                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3            59108                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4            68854                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5            74785                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6            84643                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7           317844                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8           212646                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9            50122                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10          132114                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11          200381                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12          174698                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13           99889                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14           86559                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15           66756                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0            25915                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1            20512                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2            12406                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3            12856                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4            12946                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5            14572                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6            17220                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7            14614                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8            14356                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9            16768                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10          106559                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11           64135                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12           37056                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13           35418                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14           16520                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15           16310                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.07                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                 37187893744                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat                9208620000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat            71720218744                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    20191.89                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               38941.89                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                 1073942                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                 278779                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                58.31                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               63.62                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6              1857372                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6              438206                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                 921243                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                 920481                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                 22362                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                 22737                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                 24494                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                 24530                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                 24525                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                 24525                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                 24526                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                 24527                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                 24553                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                 24561                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                 24544                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                 24596                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                 24605                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                 24559                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                 24540                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                 24525                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                 24524                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                 24524                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                   415                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples       927166                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   157.375020                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   144.484196                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev    87.149598                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        25910      2.79%      2.79% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255       755637     81.50%     84.29% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383        99730     10.76%     95.05% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511        29017      3.13%     98.18% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639        10381      1.12%     99.30% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767         3924      0.42%     99.72% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895         1575      0.17%     99.89% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023          595      0.06%     99.96% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151          397      0.04%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total       927166                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples        24524                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     75.097211                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    71.432773                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    23.359302                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::8-15             4      0.02%      0.02% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-23           34      0.14%      0.15% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-31          243      0.99%      1.15% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-39          719      2.93%      4.08% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-47         1499      6.11%     10.19% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-55         2417      9.86%     20.05% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::56-63         3092     12.61%     32.65% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-71         3441     14.03%     46.68% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::72-79         3268     13.33%     60.01% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::80-87         2845     11.60%     71.61% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::88-95         2339      9.54%     81.15% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::96-103         1698      6.92%     88.07% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::104-111         1154      4.71%     92.78% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::112-119          716      2.92%     95.70% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::120-127          461      1.88%     97.58% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::128-135          278      1.13%     98.71% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::136-143          152      0.62%     99.33% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::144-151           77      0.31%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::152-159           40      0.16%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::160-167           25      0.10%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::168-175           16      0.07%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::176-183            2      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::184-191            3      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::192-199            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total        24524                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples        24524                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.866702                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.857054                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.572987                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16            1782      7.27%      7.27% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17             377      1.54%      8.80% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18           21845     89.08%     97.88% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19             371      1.51%     99.39% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20             146      0.60%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21               3      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total        24524                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM             117870336                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                1001472                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten               28042432                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys              118871808                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys            28045184                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                      110.59                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                       26.31                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   111.53                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    26.31                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        1.07                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.86                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.21                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 1065849908328                       # Total gap between requests
system.mem_ctrls1.avgGap                    928611.36                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.data    117870336                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks     28042432                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.data 110587295.678982347250                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 26309730.033702086657                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data      1857372                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks       438206                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data  71720218744                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 24606571658294                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     38613.81                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks  56152977.50                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   59.33                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy          3794481600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy          2016814800                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy         7305398100                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy        1603176840                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    84137454960.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    373527698640                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy     94739345280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      567124370220                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       532.082562                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 242850823267                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  35591140000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 787415875794                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy          2825483640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy          1501780170                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy         5844511260                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy         684034020                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    84137454960.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    346102134390                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy    117834609600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      558930008040                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       524.394518                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 303022879959                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  35591140000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 727243819102                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data       272384                       # number of demand (read+write) hits
system.l2.demand_hits::total                   272384                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data       272384                       # number of overall hits
system.l2.overall_hits::total                  272384                       # number of overall hits
system.l2.demand_misses::.switch_cpus.data      1845469                       # number of demand (read+write) misses
system.l2.demand_misses::total                1845469                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.data      1845469                       # number of overall misses
system.l2.overall_misses::total               1845469                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.data 164899802724                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     164899802724                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 164899802724                       # number of overall miss cycles
system.l2.overall_miss_latency::total    164899802724                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.data      2117853                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2117853                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      2117853                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2117853                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.871387                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.871387                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.871387                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.871387                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.data 89353.873039                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 89353.873039                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 89353.873039                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 89353.873039                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              438592                       # number of writebacks
system.l2.writebacks::total                    438592                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.data      1845469                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1845469                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      1845469                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1845469                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.data 149106583650                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 149106583650                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 149106583650                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 149106583650                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.871387                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.871387                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.871387                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.871387                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 80796.038107                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 80796.038107                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 80796.038107                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 80796.038107                       # average overall mshr miss latency
system.l2.replacements                        2021767                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       505449                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           505449                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       505449                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       505449                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       731267                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        731267                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data          695                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   695                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data          436                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 436                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data     36236049                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      36236049                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data         1131                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1131                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.385500                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.385500                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 83110.204128                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83110.204128                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data          436                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            436                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data     32512996                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     32512996                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.385500                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.385500                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 74571.091743                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74571.091743                       # average ReadExReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       271689                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            271689                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      1845033                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1845033                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 164863566675                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 164863566675                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      2116722                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2116722                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.871646                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.871646                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 89355.348482                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 89355.348482                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      1845033                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1845033                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 149074070654                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 149074070654                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.871646                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.871646                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 80797.509125                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 80797.509125                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                          256                       # Cycle average of tags in use
system.l2.tags.total_refs                     3504808                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2022023                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.733318                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      17.223877                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.019700                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data   238.756423                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.067281                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000077                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.932642                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           256                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          129                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          112                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  69792647                       # Number of tag accesses
system.l2.tags.data_accesses                 69792647                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    934142160939                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   1065857839061                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2000204350                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    797693612                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       2797897962                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2000204350                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    797693612                       # number of overall hits
system.cpu.icache.overall_hits::total      2797897962                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          903                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            903                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          903                       # number of overall misses
system.cpu.icache.overall_misses::total           903                       # number of overall misses
system.cpu.icache.demand_accesses::.cpu.inst   2000205253                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    797693612                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   2797898865                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2000205253                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    797693612                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   2797898865                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          279                       # number of writebacks
system.cpu.icache.writebacks::total               279                       # number of writebacks
system.cpu.icache.replacements                    279                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2000204350                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    797693612                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      2797897962                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          903                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           903                       # number of ReadReq misses
system.cpu.icache.ReadReq_accesses::.cpu.inst   2000205253                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    797693612                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   2797898865                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.899901                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          2797898865                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               903                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          3098448.355482                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   623.899901                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999840                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999840                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses      109118056638                       # Number of tag accesses
system.cpu.icache.tags.data_accesses     109118056638                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    663547831                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    263506279                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        927054110                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    663547831                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    263506279                       # number of overall hits
system.cpu.dcache.overall_hits::total       927054110                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      5964630                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      2117770                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        8082400                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      5964630                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      2117770                       # number of overall misses
system.cpu.dcache.overall_misses::total       8082400                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 171706509153                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 171706509153                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 171706509153                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 171706509153                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    669512461                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    265624049                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    935136510                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    669512461                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    265624049                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    935136510                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.008909                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.007973                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.008643                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.008909                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.007973                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.008643                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 81078.922240                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 21244.495342                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 81078.922240                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 21244.495342                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      2502079                       # number of writebacks
system.cpu.dcache.writebacks::total           2502079                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      2117770                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2117770                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      2117770                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2117770                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 169940288973                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 169940288973                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 169940288973                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 169940288973                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.007973                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002265                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.007973                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002265                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 80244.922240                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 80244.922240                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 80244.922240                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 80244.922240                       # average overall mshr miss latency
system.cpu.dcache.replacements                8084282                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    387830992                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    154724885                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       542555877                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      5295495                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      2116639                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       7412134                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 171661738782                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 171661738782                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    393126487                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    156841524                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    549968011                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.013470                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.013495                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.013477                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 81101.094132                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 23159.556854                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      2116639                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2116639                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 169896461856                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 169896461856                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.013495                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003849                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 80267.094132                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 80267.094132                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    275716839                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data    108781394                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      384498233                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       669135                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data         1131                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       670266                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data     44770371                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     44770371                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    276385974                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data    108782525                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    385168499                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.002421                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000010                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001740                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 39584.766578                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total    66.794931                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data         1131                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1131                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data     43827117                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     43827117                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000010                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 38750.766578                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 38750.766578                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     16758098                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data      7140769                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     23898867                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         2055                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data           83                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         2138                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data      5894712                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      5894712                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     16760153                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data      7140852                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     23901005                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000123                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000012                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000089                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 71020.626506                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total  2757.115061                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data           83                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total           83                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data      5825490                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      5825490                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000012                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 70186.626506                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 70186.626506                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     16760153                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data      7140852                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     23901005                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     16760153                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data      7140852                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     23901005                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999306                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           982938520                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           8084538                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            121.582522                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   144.383978                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   111.615329                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.564000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.435997                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          129                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           51                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           54                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       31462117178                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      31462117178                       # Number of data accesses

---------- End Simulation Statistics   ----------
