/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [27:0] _00_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [9:0] celloutsig_0_11z;
  wire [3:0] celloutsig_0_13z;
  wire celloutsig_0_15z;
  reg [12:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [6:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [5:0] celloutsig_0_30z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [10:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_12z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [6:0] celloutsig_1_2z;
  wire [18:0] celloutsig_1_3z;
  wire celloutsig_1_5z;
  reg [17:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [14:0] celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_18z = ~celloutsig_1_12z;
  assign celloutsig_0_6z = ~celloutsig_0_0z;
  assign celloutsig_1_0z = ~in_data[113];
  assign celloutsig_1_19z = in_data[164] | celloutsig_1_8z;
  assign celloutsig_0_18z = celloutsig_0_10z | celloutsig_0_17z;
  assign celloutsig_0_22z = celloutsig_0_1z | celloutsig_0_15z;
  always_ff @(negedge clkin_data[0], negedge clkin_data[32])
    if (!clkin_data[32]) _00_ <= 28'h0000000;
    else _00_ <= { in_data[65:40], celloutsig_0_1z, celloutsig_0_3z };
  assign celloutsig_0_8z = { in_data[15:13], celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_7z } / { 1'h1, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_30z = celloutsig_0_8z[9:4] / { 1'h1, celloutsig_0_29z[3:0], celloutsig_0_23z };
  assign celloutsig_1_5z = celloutsig_1_3z[13:11] === { in_data[132:131], celloutsig_1_0z };
  assign celloutsig_0_15z = in_data[19:11] >= celloutsig_0_8z[9:1];
  assign celloutsig_0_2z = in_data[64:62] > { in_data[83:82], celloutsig_0_0z };
  assign celloutsig_0_0z = in_data[60:58] <= in_data[24:22];
  assign celloutsig_0_9z = ! { celloutsig_0_8z[3:1], celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_4z };
  assign celloutsig_0_20z = ! { _00_[3:1], celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_19z };
  assign celloutsig_0_23z = ! { celloutsig_0_11z[6:4], celloutsig_0_0z, celloutsig_0_22z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_21z, celloutsig_0_21z, celloutsig_0_8z, celloutsig_0_13z };
  assign celloutsig_1_1z = ! { in_data[145:133], celloutsig_1_0z };
  assign celloutsig_0_3z = celloutsig_0_1z & ~(celloutsig_0_0z);
  assign celloutsig_1_8z = celloutsig_1_2z[1] & ~(celloutsig_1_7z[15]);
  assign celloutsig_0_17z = celloutsig_0_3z & ~(celloutsig_0_2z);
  assign celloutsig_0_13z = { _00_[14:12], celloutsig_0_9z } % { 1'h1, celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_6z };
  assign celloutsig_1_2z = in_data[125:119] % { 1'h1, in_data[109:105], celloutsig_1_1z };
  assign celloutsig_1_12z = { in_data[106:102], celloutsig_1_0z } !== celloutsig_1_9z[6:1];
  assign celloutsig_0_10z = { in_data[34:5], celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_2z } !== { in_data[58:57], celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_6z };
  assign celloutsig_0_1z = in_data[65:60] !== in_data[26:21];
  assign celloutsig_0_21z = celloutsig_0_16z[11:1] !== { _00_[18:9], celloutsig_0_10z };
  assign celloutsig_0_4z = ~^ { celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_5z = ~^ { celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_4z };
  assign celloutsig_0_7z = ~^ { in_data[57:54], celloutsig_0_6z };
  assign celloutsig_0_19z = ~^ { celloutsig_0_16z[11:6], celloutsig_0_10z, celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_2z };
  assign celloutsig_1_9z = { celloutsig_1_7z[16:5], celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_1z } >> { celloutsig_1_7z[15:2], celloutsig_1_1z };
  assign celloutsig_0_11z = { in_data[29:23], celloutsig_0_10z, celloutsig_0_3z, celloutsig_0_4z } >> { in_data[32:25], celloutsig_0_9z, celloutsig_0_7z };
  assign celloutsig_1_3z = { in_data[156:146], celloutsig_1_0z, celloutsig_1_2z } >> { in_data[153:145], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_29z = { _00_[1:0], celloutsig_0_21z, celloutsig_0_18z, celloutsig_0_23z, celloutsig_0_18z, celloutsig_0_20z } - { celloutsig_0_2z, celloutsig_0_19z, celloutsig_0_20z, celloutsig_0_13z };
  always_latch
    if (clkin_data[64]) celloutsig_1_7z = 18'h00000;
    else if (clkin_data[128]) celloutsig_1_7z = { celloutsig_1_3z[12:3], celloutsig_1_2z, celloutsig_1_0z };
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_16z = 13'h0000;
    else if (!clkin_data[96]) celloutsig_0_16z = { celloutsig_0_15z, celloutsig_0_8z, celloutsig_0_2z };
  assign { out_data[128], out_data[96], out_data[38:32], out_data[5:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_29z, celloutsig_0_30z };
endmodule
