{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1529514330536 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1529514330538 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 20 11:05:30 2018 " "Processing started: Wed Jun 20 11:05:30 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1529514330538 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1529514330538 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU_CTRL -c ALU_CTRL " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU_CTRL -c ALU_CTRL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1529514330538 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1529514330830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ROM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ROM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM-ROM_ARCH " "Found design unit 1: ROM-ROM_ARCH" {  } { { "ROM.vhd" "" { Text "/home/lisby/grive/Ulatina/Arquitectura/L1/ROM.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529514331430 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM.vhd" "" { Text "/home/lisby/grive/Ulatina/Arquitectura/L1/ROM.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529514331430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529514331430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU_CTRL.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU_CTRL.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_CTRL-archALU_CTRL " "Found design unit 1: ALU_CTRL-archALU_CTRL" {  } { { "ALU_CTRL.vhd" "" { Text "/home/lisby/grive/Ulatina/Arquitectura/L1/ALU_CTRL.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529514331432 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_CTRL " "Found entity 1: ALU_CTRL" {  } { { "ALU_CTRL.vhd" "" { Text "/home/lisby/grive/Ulatina/Arquitectura/L1/ALU_CTRL.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529514331432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529514331432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-A_ALU " "Found design unit 1: ALU-A_ALU" {  } { { "ALU.vhd" "" { Text "/home/lisby/grive/Ulatina/Arquitectura/L1/ALU.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529514331433 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "/home/lisby/grive/Ulatina/Arquitectura/L1/ALU.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529514331433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529514331433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RAM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file RAM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM-aRAM " "Found design unit 1: RAM-aRAM" {  } { { "RAM.vhd" "" { Text "/home/lisby/grive/Ulatina/Arquitectura/L1/RAM.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529514331434 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.vhd" "" { Text "/home/lisby/grive/Ulatina/Arquitectura/L1/RAM.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529514331434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529514331434 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU_CTRL " "Elaborating entity \"ALU_CTRL\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1529514331524 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "cState ALU_CTRL.vhd(11) " "VHDL Signal Declaration warning at ALU_CTRL.vhd(11): used explicit default value for signal \"cState\" because signal was never assigned a value" {  } { { "ALU_CTRL.vhd" "" { Text "/home/lisby/grive/Ulatina/Arquitectura/L1/ALU_CTRL.vhd" 11 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1529514331528 "|ALU_CTRL"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "HEXOUT ALU_CTRL.vhd(12) " "VHDL Signal Declaration warning at ALU_CTRL.vhd(12): used explicit default value for signal \"HEXOUT\" because signal was never assigned a value" {  } { { "ALU_CTRL.vhd" "" { Text "/home/lisby/grive/Ulatina/Arquitectura/L1/ALU_CTRL.vhd" 12 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1529514331528 "|ALU_CTRL"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hexReg ALU_CTRL.vhd(30) " "Verilog HDL or VHDL warning at ALU_CTRL.vhd(30): object \"hexReg\" assigned a value but never read" {  } { { "ALU_CTRL.vhd" "" { Text "/home/lisby/grive/Ulatina/Arquitectura/L1/ALU_CTRL.vhd" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1529514331529 "|ALU_CTRL"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "RWRR ALU_CTRL.vhd(42) " "VHDL Signal Declaration warning at ALU_CTRL.vhd(42): used implicit default value for signal \"RWRR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ALU_CTRL.vhd" "" { Text "/home/lisby/grive/Ulatina/Arquitectura/L1/ALU_CTRL.vhd" 42 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1529514331529 "|ALU_CTRL"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "RADDR ALU_CTRL.vhd(43) " "VHDL Signal Declaration warning at ALU_CTRL.vhd(43): used implicit default value for signal \"RADDR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ALU_CTRL.vhd" "" { Text "/home/lisby/grive/Ulatina/Arquitectura/L1/ALU_CTRL.vhd" 43 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1529514331529 "|ALU_CTRL"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "RDIR ALU_CTRL.vhd(44) " "VHDL Signal Declaration warning at ALU_CTRL.vhd(44): used implicit default value for signal \"RDIR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ALU_CTRL.vhd" "" { Text "/home/lisby/grive/Ulatina/Arquitectura/L1/ALU_CTRL.vhd" 44 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1529514331529 "|ALU_CTRL"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RDOR ALU_CTRL.vhd(45) " "Verilog HDL or VHDL warning at ALU_CTRL.vhd(45): object \"RDOR\" assigned a value but never read" {  } { { "ALU_CTRL.vhd" "" { Text "/home/lisby/grive/Ulatina/Arquitectura/L1/ALU_CTRL.vhd" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1529514331529 "|ALU_CTRL"}
{ "Warning" "WVRFX_VHDL_2050_UNCONVERTED" "CarryInput ALU_CTRL.vhd(72) " "VHDL warning at ALU_CTRL.vhd(72): sensitivity list already contains CarryInput" {  } { { "ALU_CTRL.vhd" "" { Text "/home/lisby/grive/Ulatina/Arquitectura/L1/ALU_CTRL.vhd" 72 0 0 } }  } 0 10812 "VHDL warning at %2!s!: sensitivity list already contains %1!s!" 0 0 "Quartus II" 0 -1 1529514331531 "|ALU_CTRL"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CoBuffer ALU_CTRL.vhd(83) " "VHDL Process Statement warning at ALU_CTRL.vhd(83): signal \"CoBuffer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU_CTRL.vhd" "" { Text "/home/lisby/grive/Ulatina/Arquitectura/L1/ALU_CTRL.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1529514331532 "|ALU_CTRL"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "W ALU_CTRL.vhd(88) " "VHDL Process Statement warning at ALU_CTRL.vhd(88): signal \"W\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU_CTRL.vhd" "" { Text "/home/lisby/grive/Ulatina/Arquitectura/L1/ALU_CTRL.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1529514331532 "|ALU_CTRL"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "S ALU_CTRL.vhd(89) " "VHDL Process Statement warning at ALU_CTRL.vhd(89): signal \"S\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU_CTRL.vhd" "" { Text "/home/lisby/grive/Ulatina/Arquitectura/L1/ALU_CTRL.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1529514331532 "|ALU_CTRL"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CoReg ALU_CTRL.vhd(91) " "VHDL Process Statement warning at ALU_CTRL.vhd(91): signal \"CoReg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU_CTRL.vhd" "" { Text "/home/lisby/grive/Ulatina/Arquitectura/L1/ALU_CTRL.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1529514331532 "|ALU_CTRL"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rValue ALU_CTRL.vhd(94) " "VHDL Process Statement warning at ALU_CTRL.vhd(94): signal \"rValue\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU_CTRL.vhd" "" { Text "/home/lisby/grive/Ulatina/Arquitectura/L1/ALU_CTRL.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1529514331532 "|ALU_CTRL"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "addrReg ALU_CTRL.vhd(96) " "VHDL Process Statement warning at ALU_CTRL.vhd(96): signal \"addrReg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU_CTRL.vhd" "" { Text "/home/lisby/grive/Ulatina/Arquitectura/L1/ALU_CTRL.vhd" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1529514331532 "|ALU_CTRL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "PC ALU_CTRL.vhd(72) " "VHDL Process Statement warning at ALU_CTRL.vhd(72): inferring latch(es) for signal or variable \"PC\", which holds its previous value in one or more paths through the process" {  } { { "ALU_CTRL.vhd" "" { Text "/home/lisby/grive/Ulatina/Arquitectura/L1/ALU_CTRL.vhd" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1529514331533 "|ALU_CTRL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "W ALU_CTRL.vhd(72) " "VHDL Process Statement warning at ALU_CTRL.vhd(72): inferring latch(es) for signal or variable \"W\", which holds its previous value in one or more paths through the process" {  } { { "ALU_CTRL.vhd" "" { Text "/home/lisby/grive/Ulatina/Arquitectura/L1/ALU_CTRL.vhd" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1529514331533 "|ALU_CTRL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "addrReg ALU_CTRL.vhd(72) " "VHDL Process Statement warning at ALU_CTRL.vhd(72): inferring latch(es) for signal or variable \"addrReg\", which holds its previous value in one or more paths through the process" {  } { { "ALU_CTRL.vhd" "" { Text "/home/lisby/grive/Ulatina/Arquitectura/L1/ALU_CTRL.vhd" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1529514331533 "|ALU_CTRL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "IR ALU_CTRL.vhd(72) " "VHDL Process Statement warning at ALU_CTRL.vhd(72): inferring latch(es) for signal or variable \"IR\", which holds its previous value in one or more paths through the process" {  } { { "ALU_CTRL.vhd" "" { Text "/home/lisby/grive/Ulatina/Arquitectura/L1/ALU_CTRL.vhd" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1529514331534 "|ALU_CTRL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "nState ALU_CTRL.vhd(72) " "VHDL Process Statement warning at ALU_CTRL.vhd(72): inferring latch(es) for signal or variable \"nState\", which holds its previous value in one or more paths through the process" {  } { { "ALU_CTRL.vhd" "" { Text "/home/lisby/grive/Ulatina/Arquitectura/L1/ALU_CTRL.vhd" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1529514331534 "|ALU_CTRL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "CarryInput ALU_CTRL.vhd(72) " "VHDL Process Statement warning at ALU_CTRL.vhd(72): inferring latch(es) for signal or variable \"CarryInput\", which holds its previous value in one or more paths through the process" {  } { { "ALU_CTRL.vhd" "" { Text "/home/lisby/grive/Ulatina/Arquitectura/L1/ALU_CTRL.vhd" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1529514331534 "|ALU_CTRL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "S ALU_CTRL.vhd(72) " "VHDL Process Statement warning at ALU_CTRL.vhd(72): inferring latch(es) for signal or variable \"S\", which holds its previous value in one or more paths through the process" {  } { { "ALU_CTRL.vhd" "" { Text "/home/lisby/grive/Ulatina/Arquitectura/L1/ALU_CTRL.vhd" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1529514331534 "|ALU_CTRL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "regB ALU_CTRL.vhd(72) " "VHDL Process Statement warning at ALU_CTRL.vhd(72): inferring latch(es) for signal or variable \"regB\", which holds its previous value in one or more paths through the process" {  } { { "ALU_CTRL.vhd" "" { Text "/home/lisby/grive/Ulatina/Arquitectura/L1/ALU_CTRL.vhd" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1529514331534 "|ALU_CTRL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "regW ALU_CTRL.vhd(72) " "VHDL Process Statement warning at ALU_CTRL.vhd(72): inferring latch(es) for signal or variable \"regW\", which holds its previous value in one or more paths through the process" {  } { { "ALU_CTRL.vhd" "" { Text "/home/lisby/grive/Ulatina/Arquitectura/L1/ALU_CTRL.vhd" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1529514331534 "|ALU_CTRL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "opIn ALU_CTRL.vhd(72) " "VHDL Process Statement warning at ALU_CTRL.vhd(72): inferring latch(es) for signal or variable \"opIn\", which holds its previous value in one or more paths through the process" {  } { { "ALU_CTRL.vhd" "" { Text "/home/lisby/grive/Ulatina/Arquitectura/L1/ALU_CTRL.vhd" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1529514331534 "|ALU_CTRL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "CoBuffer ALU_CTRL.vhd(72) " "VHDL Process Statement warning at ALU_CTRL.vhd(72): inferring latch(es) for signal or variable \"CoBuffer\", which holds its previous value in one or more paths through the process" {  } { { "ALU_CTRL.vhd" "" { Text "/home/lisby/grive/Ulatina/Arquitectura/L1/ALU_CTRL.vhd" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1529514331535 "|ALU_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CoBuffer ALU_CTRL.vhd(72) " "Inferred latch for \"CoBuffer\" at ALU_CTRL.vhd(72)" {  } { { "ALU_CTRL.vhd" "" { Text "/home/lisby/grive/Ulatina/Arquitectura/L1/ALU_CTRL.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529514331537 "|ALU_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opIn\[0\] ALU_CTRL.vhd(72) " "Inferred latch for \"opIn\[0\]\" at ALU_CTRL.vhd(72)" {  } { { "ALU_CTRL.vhd" "" { Text "/home/lisby/grive/Ulatina/Arquitectura/L1/ALU_CTRL.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529514331537 "|ALU_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opIn\[1\] ALU_CTRL.vhd(72) " "Inferred latch for \"opIn\[1\]\" at ALU_CTRL.vhd(72)" {  } { { "ALU_CTRL.vhd" "" { Text "/home/lisby/grive/Ulatina/Arquitectura/L1/ALU_CTRL.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529514331537 "|ALU_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opIn\[2\] ALU_CTRL.vhd(72) " "Inferred latch for \"opIn\[2\]\" at ALU_CTRL.vhd(72)" {  } { { "ALU_CTRL.vhd" "" { Text "/home/lisby/grive/Ulatina/Arquitectura/L1/ALU_CTRL.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529514331537 "|ALU_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opIn\[3\] ALU_CTRL.vhd(72) " "Inferred latch for \"opIn\[3\]\" at ALU_CTRL.vhd(72)" {  } { { "ALU_CTRL.vhd" "" { Text "/home/lisby/grive/Ulatina/Arquitectura/L1/ALU_CTRL.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529514331537 "|ALU_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regW\[0\] ALU_CTRL.vhd(72) " "Inferred latch for \"regW\[0\]\" at ALU_CTRL.vhd(72)" {  } { { "ALU_CTRL.vhd" "" { Text "/home/lisby/grive/Ulatina/Arquitectura/L1/ALU_CTRL.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529514331537 "|ALU_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regW\[1\] ALU_CTRL.vhd(72) " "Inferred latch for \"regW\[1\]\" at ALU_CTRL.vhd(72)" {  } { { "ALU_CTRL.vhd" "" { Text "/home/lisby/grive/Ulatina/Arquitectura/L1/ALU_CTRL.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529514331537 "|ALU_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regW\[2\] ALU_CTRL.vhd(72) " "Inferred latch for \"regW\[2\]\" at ALU_CTRL.vhd(72)" {  } { { "ALU_CTRL.vhd" "" { Text "/home/lisby/grive/Ulatina/Arquitectura/L1/ALU_CTRL.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529514331537 "|ALU_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regW\[3\] ALU_CTRL.vhd(72) " "Inferred latch for \"regW\[3\]\" at ALU_CTRL.vhd(72)" {  } { { "ALU_CTRL.vhd" "" { Text "/home/lisby/grive/Ulatina/Arquitectura/L1/ALU_CTRL.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529514331538 "|ALU_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regW\[4\] ALU_CTRL.vhd(72) " "Inferred latch for \"regW\[4\]\" at ALU_CTRL.vhd(72)" {  } { { "ALU_CTRL.vhd" "" { Text "/home/lisby/grive/Ulatina/Arquitectura/L1/ALU_CTRL.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529514331538 "|ALU_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regW\[5\] ALU_CTRL.vhd(72) " "Inferred latch for \"regW\[5\]\" at ALU_CTRL.vhd(72)" {  } { { "ALU_CTRL.vhd" "" { Text "/home/lisby/grive/Ulatina/Arquitectura/L1/ALU_CTRL.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529514331538 "|ALU_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regW\[6\] ALU_CTRL.vhd(72) " "Inferred latch for \"regW\[6\]\" at ALU_CTRL.vhd(72)" {  } { { "ALU_CTRL.vhd" "" { Text "/home/lisby/grive/Ulatina/Arquitectura/L1/ALU_CTRL.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529514331538 "|ALU_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regW\[7\] ALU_CTRL.vhd(72) " "Inferred latch for \"regW\[7\]\" at ALU_CTRL.vhd(72)" {  } { { "ALU_CTRL.vhd" "" { Text "/home/lisby/grive/Ulatina/Arquitectura/L1/ALU_CTRL.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529514331538 "|ALU_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regB\[0\] ALU_CTRL.vhd(72) " "Inferred latch for \"regB\[0\]\" at ALU_CTRL.vhd(72)" {  } { { "ALU_CTRL.vhd" "" { Text "/home/lisby/grive/Ulatina/Arquitectura/L1/ALU_CTRL.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529514331538 "|ALU_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regB\[1\] ALU_CTRL.vhd(72) " "Inferred latch for \"regB\[1\]\" at ALU_CTRL.vhd(72)" {  } { { "ALU_CTRL.vhd" "" { Text "/home/lisby/grive/Ulatina/Arquitectura/L1/ALU_CTRL.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529514331538 "|ALU_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regB\[2\] ALU_CTRL.vhd(72) " "Inferred latch for \"regB\[2\]\" at ALU_CTRL.vhd(72)" {  } { { "ALU_CTRL.vhd" "" { Text "/home/lisby/grive/Ulatina/Arquitectura/L1/ALU_CTRL.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529514331538 "|ALU_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regB\[3\] ALU_CTRL.vhd(72) " "Inferred latch for \"regB\[3\]\" at ALU_CTRL.vhd(72)" {  } { { "ALU_CTRL.vhd" "" { Text "/home/lisby/grive/Ulatina/Arquitectura/L1/ALU_CTRL.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529514331538 "|ALU_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regB\[4\] ALU_CTRL.vhd(72) " "Inferred latch for \"regB\[4\]\" at ALU_CTRL.vhd(72)" {  } { { "ALU_CTRL.vhd" "" { Text "/home/lisby/grive/Ulatina/Arquitectura/L1/ALU_CTRL.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529514331539 "|ALU_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regB\[5\] ALU_CTRL.vhd(72) " "Inferred latch for \"regB\[5\]\" at ALU_CTRL.vhd(72)" {  } { { "ALU_CTRL.vhd" "" { Text "/home/lisby/grive/Ulatina/Arquitectura/L1/ALU_CTRL.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529514331539 "|ALU_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regB\[6\] ALU_CTRL.vhd(72) " "Inferred latch for \"regB\[6\]\" at ALU_CTRL.vhd(72)" {  } { { "ALU_CTRL.vhd" "" { Text "/home/lisby/grive/Ulatina/Arquitectura/L1/ALU_CTRL.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529514331539 "|ALU_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regB\[7\] ALU_CTRL.vhd(72) " "Inferred latch for \"regB\[7\]\" at ALU_CTRL.vhd(72)" {  } { { "ALU_CTRL.vhd" "" { Text "/home/lisby/grive/Ulatina/Arquitectura/L1/ALU_CTRL.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529514331539 "|ALU_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[0\] ALU_CTRL.vhd(72) " "Inferred latch for \"S\[0\]\" at ALU_CTRL.vhd(72)" {  } { { "ALU_CTRL.vhd" "" { Text "/home/lisby/grive/Ulatina/Arquitectura/L1/ALU_CTRL.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529514331539 "|ALU_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[1\] ALU_CTRL.vhd(72) " "Inferred latch for \"S\[1\]\" at ALU_CTRL.vhd(72)" {  } { { "ALU_CTRL.vhd" "" { Text "/home/lisby/grive/Ulatina/Arquitectura/L1/ALU_CTRL.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529514331539 "|ALU_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[2\] ALU_CTRL.vhd(72) " "Inferred latch for \"S\[2\]\" at ALU_CTRL.vhd(72)" {  } { { "ALU_CTRL.vhd" "" { Text "/home/lisby/grive/Ulatina/Arquitectura/L1/ALU_CTRL.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529514331539 "|ALU_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[3\] ALU_CTRL.vhd(72) " "Inferred latch for \"S\[3\]\" at ALU_CTRL.vhd(72)" {  } { { "ALU_CTRL.vhd" "" { Text "/home/lisby/grive/Ulatina/Arquitectura/L1/ALU_CTRL.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529514331539 "|ALU_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CarryInput ALU_CTRL.vhd(72) " "Inferred latch for \"CarryInput\" at ALU_CTRL.vhd(72)" {  } { { "ALU_CTRL.vhd" "" { Text "/home/lisby/grive/Ulatina/Arquitectura/L1/ALU_CTRL.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529514331539 "|ALU_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nState.resultToW ALU_CTRL.vhd(72) " "Inferred latch for \"nState.resultToW\" at ALU_CTRL.vhd(72)" {  } { { "ALU_CTRL.vhd" "" { Text "/home/lisby/grive/Ulatina/Arquitectura/L1/ALU_CTRL.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529514331540 "|ALU_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nState.moveToRegisters ALU_CTRL.vhd(72) " "Inferred latch for \"nState.moveToRegisters\" at ALU_CTRL.vhd(72)" {  } { { "ALU_CTRL.vhd" "" { Text "/home/lisby/grive/Ulatina/Arquitectura/L1/ALU_CTRL.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529514331540 "|ALU_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nState.progmemRead ALU_CTRL.vhd(72) " "Inferred latch for \"nState.progmemRead\" at ALU_CTRL.vhd(72)" {  } { { "ALU_CTRL.vhd" "" { Text "/home/lisby/grive/Ulatina/Arquitectura/L1/ALU_CTRL.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529514331540 "|ALU_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[0\] ALU_CTRL.vhd(72) " "Inferred latch for \"IR\[0\]\" at ALU_CTRL.vhd(72)" {  } { { "ALU_CTRL.vhd" "" { Text "/home/lisby/grive/Ulatina/Arquitectura/L1/ALU_CTRL.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529514331540 "|ALU_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[1\] ALU_CTRL.vhd(72) " "Inferred latch for \"IR\[1\]\" at ALU_CTRL.vhd(72)" {  } { { "ALU_CTRL.vhd" "" { Text "/home/lisby/grive/Ulatina/Arquitectura/L1/ALU_CTRL.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529514331540 "|ALU_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[2\] ALU_CTRL.vhd(72) " "Inferred latch for \"IR\[2\]\" at ALU_CTRL.vhd(72)" {  } { { "ALU_CTRL.vhd" "" { Text "/home/lisby/grive/Ulatina/Arquitectura/L1/ALU_CTRL.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529514331540 "|ALU_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[3\] ALU_CTRL.vhd(72) " "Inferred latch for \"IR\[3\]\" at ALU_CTRL.vhd(72)" {  } { { "ALU_CTRL.vhd" "" { Text "/home/lisby/grive/Ulatina/Arquitectura/L1/ALU_CTRL.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529514331540 "|ALU_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[4\] ALU_CTRL.vhd(72) " "Inferred latch for \"IR\[4\]\" at ALU_CTRL.vhd(72)" {  } { { "ALU_CTRL.vhd" "" { Text "/home/lisby/grive/Ulatina/Arquitectura/L1/ALU_CTRL.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529514331540 "|ALU_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[5\] ALU_CTRL.vhd(72) " "Inferred latch for \"IR\[5\]\" at ALU_CTRL.vhd(72)" {  } { { "ALU_CTRL.vhd" "" { Text "/home/lisby/grive/Ulatina/Arquitectura/L1/ALU_CTRL.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529514331540 "|ALU_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[6\] ALU_CTRL.vhd(72) " "Inferred latch for \"IR\[6\]\" at ALU_CTRL.vhd(72)" {  } { { "ALU_CTRL.vhd" "" { Text "/home/lisby/grive/Ulatina/Arquitectura/L1/ALU_CTRL.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529514331541 "|ALU_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[7\] ALU_CTRL.vhd(72) " "Inferred latch for \"IR\[7\]\" at ALU_CTRL.vhd(72)" {  } { { "ALU_CTRL.vhd" "" { Text "/home/lisby/grive/Ulatina/Arquitectura/L1/ALU_CTRL.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529514331541 "|ALU_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[8\] ALU_CTRL.vhd(72) " "Inferred latch for \"IR\[8\]\" at ALU_CTRL.vhd(72)" {  } { { "ALU_CTRL.vhd" "" { Text "/home/lisby/grive/Ulatina/Arquitectura/L1/ALU_CTRL.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529514331541 "|ALU_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[9\] ALU_CTRL.vhd(72) " "Inferred latch for \"IR\[9\]\" at ALU_CTRL.vhd(72)" {  } { { "ALU_CTRL.vhd" "" { Text "/home/lisby/grive/Ulatina/Arquitectura/L1/ALU_CTRL.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529514331541 "|ALU_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[10\] ALU_CTRL.vhd(72) " "Inferred latch for \"IR\[10\]\" at ALU_CTRL.vhd(72)" {  } { { "ALU_CTRL.vhd" "" { Text "/home/lisby/grive/Ulatina/Arquitectura/L1/ALU_CTRL.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529514331541 "|ALU_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[11\] ALU_CTRL.vhd(72) " "Inferred latch for \"IR\[11\]\" at ALU_CTRL.vhd(72)" {  } { { "ALU_CTRL.vhd" "" { Text "/home/lisby/grive/Ulatina/Arquitectura/L1/ALU_CTRL.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529514331541 "|ALU_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addrReg\[0\] ALU_CTRL.vhd(72) " "Inferred latch for \"addrReg\[0\]\" at ALU_CTRL.vhd(72)" {  } { { "ALU_CTRL.vhd" "" { Text "/home/lisby/grive/Ulatina/Arquitectura/L1/ALU_CTRL.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529514331541 "|ALU_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addrReg\[1\] ALU_CTRL.vhd(72) " "Inferred latch for \"addrReg\[1\]\" at ALU_CTRL.vhd(72)" {  } { { "ALU_CTRL.vhd" "" { Text "/home/lisby/grive/Ulatina/Arquitectura/L1/ALU_CTRL.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529514331541 "|ALU_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addrReg\[2\] ALU_CTRL.vhd(72) " "Inferred latch for \"addrReg\[2\]\" at ALU_CTRL.vhd(72)" {  } { { "ALU_CTRL.vhd" "" { Text "/home/lisby/grive/Ulatina/Arquitectura/L1/ALU_CTRL.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529514331541 "|ALU_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addrReg\[3\] ALU_CTRL.vhd(72) " "Inferred latch for \"addrReg\[3\]\" at ALU_CTRL.vhd(72)" {  } { { "ALU_CTRL.vhd" "" { Text "/home/lisby/grive/Ulatina/Arquitectura/L1/ALU_CTRL.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529514331541 "|ALU_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[0\] ALU_CTRL.vhd(72) " "Inferred latch for \"W\[0\]\" at ALU_CTRL.vhd(72)" {  } { { "ALU_CTRL.vhd" "" { Text "/home/lisby/grive/Ulatina/Arquitectura/L1/ALU_CTRL.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529514331542 "|ALU_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[1\] ALU_CTRL.vhd(72) " "Inferred latch for \"W\[1\]\" at ALU_CTRL.vhd(72)" {  } { { "ALU_CTRL.vhd" "" { Text "/home/lisby/grive/Ulatina/Arquitectura/L1/ALU_CTRL.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529514331542 "|ALU_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[2\] ALU_CTRL.vhd(72) " "Inferred latch for \"W\[2\]\" at ALU_CTRL.vhd(72)" {  } { { "ALU_CTRL.vhd" "" { Text "/home/lisby/grive/Ulatina/Arquitectura/L1/ALU_CTRL.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529514331542 "|ALU_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[3\] ALU_CTRL.vhd(72) " "Inferred latch for \"W\[3\]\" at ALU_CTRL.vhd(72)" {  } { { "ALU_CTRL.vhd" "" { Text "/home/lisby/grive/Ulatina/Arquitectura/L1/ALU_CTRL.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529514331542 "|ALU_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[4\] ALU_CTRL.vhd(72) " "Inferred latch for \"W\[4\]\" at ALU_CTRL.vhd(72)" {  } { { "ALU_CTRL.vhd" "" { Text "/home/lisby/grive/Ulatina/Arquitectura/L1/ALU_CTRL.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529514331542 "|ALU_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[5\] ALU_CTRL.vhd(72) " "Inferred latch for \"W\[5\]\" at ALU_CTRL.vhd(72)" {  } { { "ALU_CTRL.vhd" "" { Text "/home/lisby/grive/Ulatina/Arquitectura/L1/ALU_CTRL.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529514331542 "|ALU_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[6\] ALU_CTRL.vhd(72) " "Inferred latch for \"W\[6\]\" at ALU_CTRL.vhd(72)" {  } { { "ALU_CTRL.vhd" "" { Text "/home/lisby/grive/Ulatina/Arquitectura/L1/ALU_CTRL.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529514331542 "|ALU_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[7\] ALU_CTRL.vhd(72) " "Inferred latch for \"W\[7\]\" at ALU_CTRL.vhd(72)" {  } { { "ALU_CTRL.vhd" "" { Text "/home/lisby/grive/Ulatina/Arquitectura/L1/ALU_CTRL.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529514331542 "|ALU_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[0\] ALU_CTRL.vhd(72) " "Inferred latch for \"PC\[0\]\" at ALU_CTRL.vhd(72)" {  } { { "ALU_CTRL.vhd" "" { Text "/home/lisby/grive/Ulatina/Arquitectura/L1/ALU_CTRL.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529514331542 "|ALU_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[1\] ALU_CTRL.vhd(72) " "Inferred latch for \"PC\[1\]\" at ALU_CTRL.vhd(72)" {  } { { "ALU_CTRL.vhd" "" { Text "/home/lisby/grive/Ulatina/Arquitectura/L1/ALU_CTRL.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529514331543 "|ALU_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[2\] ALU_CTRL.vhd(72) " "Inferred latch for \"PC\[2\]\" at ALU_CTRL.vhd(72)" {  } { { "ALU_CTRL.vhd" "" { Text "/home/lisby/grive/Ulatina/Arquitectura/L1/ALU_CTRL.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529514331543 "|ALU_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[3\] ALU_CTRL.vhd(72) " "Inferred latch for \"PC\[3\]\" at ALU_CTRL.vhd(72)" {  } { { "ALU_CTRL.vhd" "" { Text "/home/lisby/grive/Ulatina/Arquitectura/L1/ALU_CTRL.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529514331543 "|ALU_CTRL"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:XALU " "Elaborating entity \"ALU\" for hierarchy \"ALU:XALU\"" {  } { { "ALU_CTRL.vhd" "XALU" { Text "/home/lisby/grive/Ulatina/Arquitectura/L1/ALU_CTRL.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529514331560 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "preR ALU.vhd(24) " "VHDL Process Statement warning at ALU.vhd(24): inferring latch(es) for signal or variable \"preR\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "/home/lisby/grive/Ulatina/Arquitectura/L1/ALU.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1529514331562 "|ALU_CTRL|ALU:XALU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "preCo ALU.vhd(24) " "VHDL Process Statement warning at ALU.vhd(24): inferring latch(es) for signal or variable \"preCo\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "/home/lisby/grive/Ulatina/Arquitectura/L1/ALU.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1529514331562 "|ALU_CTRL|ALU:XALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preCo ALU.vhd(24) " "Inferred latch for \"preCo\" at ALU.vhd(24)" {  } { { "ALU.vhd" "" { Text "/home/lisby/grive/Ulatina/Arquitectura/L1/ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529514331562 "|ALU_CTRL|ALU:XALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preR\[8\] ALU.vhd(24) " "Inferred latch for \"preR\[8\]\" at ALU.vhd(24)" {  } { { "ALU.vhd" "" { Text "/home/lisby/grive/Ulatina/Arquitectura/L1/ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529514331562 "|ALU_CTRL|ALU:XALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM ROM:XROM " "Elaborating entity \"ROM\" for hierarchy \"ROM:XROM\"" {  } { { "ALU_CTRL.vhd" "XROM" { Text "/home/lisby/grive/Ulatina/Arquitectura/L1/ALU_CTRL.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529514331564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:XRAM " "Elaborating entity \"RAM\" for hierarchy \"RAM:XRAM\"" {  } { { "ALU_CTRL.vhd" "XRAM" { Text "/home/lisby/grive/Ulatina/Arquitectura/L1/ALU_CTRL.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529514331566 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DATA_IN RAM.vhd(26) " "VHDL Process Statement warning at RAM.vhd(26): signal \"DATA_IN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RAM.vhd" "" { Text "/home/lisby/grive/Ulatina/Arquitectura/L1/RAM.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1529514331566 "|ALU_CTRL|RAM:XRAM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ADDR RAM.vhd(26) " "VHDL Process Statement warning at RAM.vhd(26): signal \"ADDR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RAM.vhd" "" { Text "/home/lisby/grive/Ulatina/Arquitectura/L1/RAM.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1529514331567 "|ALU_CTRL|RAM:XRAM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "microRAM RAM.vhd(28) " "VHDL Process Statement warning at RAM.vhd(28): signal \"microRAM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RAM.vhd" "" { Text "/home/lisby/grive/Ulatina/Arquitectura/L1/RAM.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1529514331567 "|ALU_CTRL|RAM:XRAM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ADDR RAM.vhd(28) " "VHDL Process Statement warning at RAM.vhd(28): signal \"ADDR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RAM.vhd" "" { Text "/home/lisby/grive/Ulatina/Arquitectura/L1/RAM.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1529514331567 "|ALU_CTRL|RAM:XRAM"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DATA_OUT RAM.vhd(23) " "VHDL Process Statement warning at RAM.vhd(23): inferring latch(es) for signal or variable \"DATA_OUT\", which holds its previous value in one or more paths through the process" {  } { { "RAM.vhd" "" { Text "/home/lisby/grive/Ulatina/Arquitectura/L1/RAM.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1529514331567 "|ALU_CTRL|RAM:XRAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[0\] RAM.vhd(23) " "Inferred latch for \"DATA_OUT\[0\]\" at RAM.vhd(23)" {  } { { "RAM.vhd" "" { Text "/home/lisby/grive/Ulatina/Arquitectura/L1/RAM.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529514331567 "|ALU_CTRL|RAM:XRAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[1\] RAM.vhd(23) " "Inferred latch for \"DATA_OUT\[1\]\" at RAM.vhd(23)" {  } { { "RAM.vhd" "" { Text "/home/lisby/grive/Ulatina/Arquitectura/L1/RAM.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529514331567 "|ALU_CTRL|RAM:XRAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[2\] RAM.vhd(23) " "Inferred latch for \"DATA_OUT\[2\]\" at RAM.vhd(23)" {  } { { "RAM.vhd" "" { Text "/home/lisby/grive/Ulatina/Arquitectura/L1/RAM.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529514331567 "|ALU_CTRL|RAM:XRAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[3\] RAM.vhd(23) " "Inferred latch for \"DATA_OUT\[3\]\" at RAM.vhd(23)" {  } { { "RAM.vhd" "" { Text "/home/lisby/grive/Ulatina/Arquitectura/L1/RAM.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529514331567 "|ALU_CTRL|RAM:XRAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[4\] RAM.vhd(23) " "Inferred latch for \"DATA_OUT\[4\]\" at RAM.vhd(23)" {  } { { "RAM.vhd" "" { Text "/home/lisby/grive/Ulatina/Arquitectura/L1/RAM.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529514331567 "|ALU_CTRL|RAM:XRAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[5\] RAM.vhd(23) " "Inferred latch for \"DATA_OUT\[5\]\" at RAM.vhd(23)" {  } { { "RAM.vhd" "" { Text "/home/lisby/grive/Ulatina/Arquitectura/L1/RAM.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529514331567 "|ALU_CTRL|RAM:XRAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[6\] RAM.vhd(23) " "Inferred latch for \"DATA_OUT\[6\]\" at RAM.vhd(23)" {  } { { "RAM.vhd" "" { Text "/home/lisby/grive/Ulatina/Arquitectura/L1/RAM.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529514331567 "|ALU_CTRL|RAM:XRAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[7\] RAM.vhd(23) " "Inferred latch for \"DATA_OUT\[7\]\" at RAM.vhd(23)" {  } { { "RAM.vhd" "" { Text "/home/lisby/grive/Ulatina/Arquitectura/L1/RAM.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529514331567 "|ALU_CTRL|RAM:XRAM"}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "IR\[0\] IR\[1\] " "Duplicate LATCH primitive \"IR\[0\]\" merged with LATCH primitive \"IR\[1\]\"" {  } { { "ALU_CTRL.vhd" "" { Text "/home/lisby/grive/Ulatina/Arquitectura/L1/ALU_CTRL.vhd" 72 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529514332050 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "regB\[0\] regB\[1\] " "Duplicate LATCH primitive \"regB\[0\]\" merged with LATCH primitive \"regB\[1\]\"" {  } { { "ALU_CTRL.vhd" "" { Text "/home/lisby/grive/Ulatina/Arquitectura/L1/ALU_CTRL.vhd" 72 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529514332050 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1529514332050 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:XALU\|preCo " "Latch ALU:XALU\|preCo has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opIn\[3\] " "Ports D and ENA on the latch are fed by the same signal opIn\[3\]" {  } { { "ALU_CTRL.vhd" "" { Text "/home/lisby/grive/Ulatina/Arquitectura/L1/ALU_CTRL.vhd" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1529514332051 ""}  } { { "ALU.vhd" "" { Text "/home/lisby/grive/Ulatina/Arquitectura/L1/ALU.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1529514332051 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:XALU\|preR\[8\] " "Latch ALU:XALU\|preR\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opIn\[2\] " "Ports D and ENA on the latch are fed by the same signal opIn\[2\]" {  } { { "ALU_CTRL.vhd" "" { Text "/home/lisby/grive/Ulatina/Arquitectura/L1/ALU_CTRL.vhd" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1529514332051 ""}  } { { "ALU.vhd" "" { Text "/home/lisby/grive/Ulatina/Arquitectura/L1/ALU.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1529514332051 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "cState\[0\] GND " "Pin \"cState\[0\]\" is stuck at GND" {  } { { "ALU_CTRL.vhd" "" { Text "/home/lisby/grive/Ulatina/Arquitectura/L1/ALU_CTRL.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1529514332100 "|ALU_CTRL|cState[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cState\[1\] GND " "Pin \"cState\[1\]\" is stuck at GND" {  } { { "ALU_CTRL.vhd" "" { Text "/home/lisby/grive/Ulatina/Arquitectura/L1/ALU_CTRL.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1529514332100 "|ALU_CTRL|cState[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEXOUT\[0\] GND " "Pin \"HEXOUT\[0\]\" is stuck at GND" {  } { { "ALU_CTRL.vhd" "" { Text "/home/lisby/grive/Ulatina/Arquitectura/L1/ALU_CTRL.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1529514332100 "|ALU_CTRL|HEXOUT[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEXOUT\[1\] GND " "Pin \"HEXOUT\[1\]\" is stuck at GND" {  } { { "ALU_CTRL.vhd" "" { Text "/home/lisby/grive/Ulatina/Arquitectura/L1/ALU_CTRL.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1529514332100 "|ALU_CTRL|HEXOUT[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEXOUT\[2\] GND " "Pin \"HEXOUT\[2\]\" is stuck at GND" {  } { { "ALU_CTRL.vhd" "" { Text "/home/lisby/grive/Ulatina/Arquitectura/L1/ALU_CTRL.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1529514332100 "|ALU_CTRL|HEXOUT[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEXOUT\[3\] GND " "Pin \"HEXOUT\[3\]\" is stuck at GND" {  } { { "ALU_CTRL.vhd" "" { Text "/home/lisby/grive/Ulatina/Arquitectura/L1/ALU_CTRL.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1529514332100 "|ALU_CTRL|HEXOUT[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEXOUT\[4\] GND " "Pin \"HEXOUT\[4\]\" is stuck at GND" {  } { { "ALU_CTRL.vhd" "" { Text "/home/lisby/grive/Ulatina/Arquitectura/L1/ALU_CTRL.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1529514332100 "|ALU_CTRL|HEXOUT[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEXOUT\[5\] GND " "Pin \"HEXOUT\[5\]\" is stuck at GND" {  } { { "ALU_CTRL.vhd" "" { Text "/home/lisby/grive/Ulatina/Arquitectura/L1/ALU_CTRL.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1529514332100 "|ALU_CTRL|HEXOUT[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEXOUT\[6\] GND " "Pin \"HEXOUT\[6\]\" is stuck at GND" {  } { { "ALU_CTRL.vhd" "" { Text "/home/lisby/grive/Ulatina/Arquitectura/L1/ALU_CTRL.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1529514332100 "|ALU_CTRL|HEXOUT[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEXOUT\[7\] GND " "Pin \"HEXOUT\[7\]\" is stuck at GND" {  } { { "ALU_CTRL.vhd" "" { Text "/home/lisby/grive/Ulatina/Arquitectura/L1/ALU_CTRL.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1529514332100 "|ALU_CTRL|HEXOUT[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEXOUT\[8\] GND " "Pin \"HEXOUT\[8\]\" is stuck at GND" {  } { { "ALU_CTRL.vhd" "" { Text "/home/lisby/grive/Ulatina/Arquitectura/L1/ALU_CTRL.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1529514332100 "|ALU_CTRL|HEXOUT[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEXOUT\[9\] GND " "Pin \"HEXOUT\[9\]\" is stuck at GND" {  } { { "ALU_CTRL.vhd" "" { Text "/home/lisby/grive/Ulatina/Arquitectura/L1/ALU_CTRL.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1529514332100 "|ALU_CTRL|HEXOUT[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEXOUT\[10\] GND " "Pin \"HEXOUT\[10\]\" is stuck at GND" {  } { { "ALU_CTRL.vhd" "" { Text "/home/lisby/grive/Ulatina/Arquitectura/L1/ALU_CTRL.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1529514332100 "|ALU_CTRL|HEXOUT[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEXOUT\[11\] GND " "Pin \"HEXOUT\[11\]\" is stuck at GND" {  } { { "ALU_CTRL.vhd" "" { Text "/home/lisby/grive/Ulatina/Arquitectura/L1/ALU_CTRL.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1529514332100 "|ALU_CTRL|HEXOUT[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEXOUT\[12\] GND " "Pin \"HEXOUT\[12\]\" is stuck at GND" {  } { { "ALU_CTRL.vhd" "" { Text "/home/lisby/grive/Ulatina/Arquitectura/L1/ALU_CTRL.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1529514332100 "|ALU_CTRL|HEXOUT[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEXOUT\[13\] GND " "Pin \"HEXOUT\[13\]\" is stuck at GND" {  } { { "ALU_CTRL.vhd" "" { Text "/home/lisby/grive/Ulatina/Arquitectura/L1/ALU_CTRL.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1529514332100 "|ALU_CTRL|HEXOUT[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEXOUT\[14\] GND " "Pin \"HEXOUT\[14\]\" is stuck at GND" {  } { { "ALU_CTRL.vhd" "" { Text "/home/lisby/grive/Ulatina/Arquitectura/L1/ALU_CTRL.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1529514332100 "|ALU_CTRL|HEXOUT[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEXOUT\[15\] GND " "Pin \"HEXOUT\[15\]\" is stuck at GND" {  } { { "ALU_CTRL.vhd" "" { Text "/home/lisby/grive/Ulatina/Arquitectura/L1/ALU_CTRL.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1529514332100 "|ALU_CTRL|HEXOUT[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEXOUT\[16\] GND " "Pin \"HEXOUT\[16\]\" is stuck at GND" {  } { { "ALU_CTRL.vhd" "" { Text "/home/lisby/grive/Ulatina/Arquitectura/L1/ALU_CTRL.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1529514332100 "|ALU_CTRL|HEXOUT[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEXOUT\[17\] GND " "Pin \"HEXOUT\[17\]\" is stuck at GND" {  } { { "ALU_CTRL.vhd" "" { Text "/home/lisby/grive/Ulatina/Arquitectura/L1/ALU_CTRL.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1529514332100 "|ALU_CTRL|HEXOUT[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEXOUT\[18\] GND " "Pin \"HEXOUT\[18\]\" is stuck at GND" {  } { { "ALU_CTRL.vhd" "" { Text "/home/lisby/grive/Ulatina/Arquitectura/L1/ALU_CTRL.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1529514332100 "|ALU_CTRL|HEXOUT[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEXOUT\[19\] GND " "Pin \"HEXOUT\[19\]\" is stuck at GND" {  } { { "ALU_CTRL.vhd" "" { Text "/home/lisby/grive/Ulatina/Arquitectura/L1/ALU_CTRL.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1529514332100 "|ALU_CTRL|HEXOUT[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEXOUT\[20\] GND " "Pin \"HEXOUT\[20\]\" is stuck at GND" {  } { { "ALU_CTRL.vhd" "" { Text "/home/lisby/grive/Ulatina/Arquitectura/L1/ALU_CTRL.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1529514332100 "|ALU_CTRL|HEXOUT[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEXOUT\[21\] GND " "Pin \"HEXOUT\[21\]\" is stuck at GND" {  } { { "ALU_CTRL.vhd" "" { Text "/home/lisby/grive/Ulatina/Arquitectura/L1/ALU_CTRL.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1529514332100 "|ALU_CTRL|HEXOUT[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEXOUT\[22\] GND " "Pin \"HEXOUT\[22\]\" is stuck at GND" {  } { { "ALU_CTRL.vhd" "" { Text "/home/lisby/grive/Ulatina/Arquitectura/L1/ALU_CTRL.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1529514332100 "|ALU_CTRL|HEXOUT[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEXOUT\[23\] GND " "Pin \"HEXOUT\[23\]\" is stuck at GND" {  } { { "ALU_CTRL.vhd" "" { Text "/home/lisby/grive/Ulatina/Arquitectura/L1/ALU_CTRL.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1529514332100 "|ALU_CTRL|HEXOUT[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEXOUT\[24\] GND " "Pin \"HEXOUT\[24\]\" is stuck at GND" {  } { { "ALU_CTRL.vhd" "" { Text "/home/lisby/grive/Ulatina/Arquitectura/L1/ALU_CTRL.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1529514332100 "|ALU_CTRL|HEXOUT[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEXOUT\[25\] GND " "Pin \"HEXOUT\[25\]\" is stuck at GND" {  } { { "ALU_CTRL.vhd" "" { Text "/home/lisby/grive/Ulatina/Arquitectura/L1/ALU_CTRL.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1529514332100 "|ALU_CTRL|HEXOUT[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEXOUT\[26\] GND " "Pin \"HEXOUT\[26\]\" is stuck at GND" {  } { { "ALU_CTRL.vhd" "" { Text "/home/lisby/grive/Ulatina/Arquitectura/L1/ALU_CTRL.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1529514332100 "|ALU_CTRL|HEXOUT[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEXOUT\[27\] GND " "Pin \"HEXOUT\[27\]\" is stuck at GND" {  } { { "ALU_CTRL.vhd" "" { Text "/home/lisby/grive/Ulatina/Arquitectura/L1/ALU_CTRL.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1529514332100 "|ALU_CTRL|HEXOUT[27]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1529514332100 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1529514332612 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529514332612 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "226 " "Implemented 226 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1529514332694 ""} { "Info" "ICUT_CUT_TM_OPINS" "40 " "Implemented 40 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1529514332694 ""} { "Info" "ICUT_CUT_TM_LCELLS" "184 " "Implemented 184 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1529514332694 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1529514332694 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 68 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 68 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "363 " "Peak virtual memory: 363 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1529514332713 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 20 11:05:32 2018 " "Processing ended: Wed Jun 20 11:05:32 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1529514332713 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1529514332713 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1529514332713 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1529514332713 ""}
