
customDisplay.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b7fc  08000200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000007c4  0800ba00  0800ba00  0001ba00  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c1c4  0800c1c4  000201e0  2**0
                  CONTENTS
  4 .ARM          00000008  0800c1c4  0800c1c4  0001c1c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c1cc  0800c1cc  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c1cc  0800c1cc  0001c1cc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800c1d0  0800c1d0  0001c1d0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  0800c1d4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000106a8  200001e0  0800c3b4  000201e0  2**2
                  ALLOC
 10 ._user_heap_stack 00020f00  20010888  0800c3b4  00020888  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   000293c7  00000000  00000000  0002020e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000573a  00000000  00000000  000495d5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001d78  00000000  00000000  0004ed10  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001b00  00000000  00000000  00050a88  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002e1fc  00000000  00000000  00052588  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00024935  00000000  00000000  00080784  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0010ccd1  00000000  00000000  000a50b9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  001b1d8a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000088b0  00000000  00000000  001b1de0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	200001e0 	.word	0x200001e0
 800021c:	00000000 	.word	0x00000000
 8000220:	0800b9e4 	.word	0x0800b9e4

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	200001e4 	.word	0x200001e4
 800023c:	0800b9e4 	.word	0x0800b9e4

08000240 <strlen>:
 8000240:	4603      	mov	r3, r0
 8000242:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000246:	2a00      	cmp	r2, #0
 8000248:	d1fb      	bne.n	8000242 <strlen+0x2>
 800024a:	1a18      	subs	r0, r3, r0
 800024c:	3801      	subs	r0, #1
 800024e:	4770      	bx	lr

08000250 <memchr>:
 8000250:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000254:	2a10      	cmp	r2, #16
 8000256:	db2b      	blt.n	80002b0 <memchr+0x60>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	d008      	beq.n	8000270 <memchr+0x20>
 800025e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000262:	3a01      	subs	r2, #1
 8000264:	428b      	cmp	r3, r1
 8000266:	d02d      	beq.n	80002c4 <memchr+0x74>
 8000268:	f010 0f07 	tst.w	r0, #7
 800026c:	b342      	cbz	r2, 80002c0 <memchr+0x70>
 800026e:	d1f6      	bne.n	800025e <memchr+0xe>
 8000270:	b4f0      	push	{r4, r5, r6, r7}
 8000272:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000276:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800027a:	f022 0407 	bic.w	r4, r2, #7
 800027e:	f07f 0700 	mvns.w	r7, #0
 8000282:	2300      	movs	r3, #0
 8000284:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000288:	3c08      	subs	r4, #8
 800028a:	ea85 0501 	eor.w	r5, r5, r1
 800028e:	ea86 0601 	eor.w	r6, r6, r1
 8000292:	fa85 f547 	uadd8	r5, r5, r7
 8000296:	faa3 f587 	sel	r5, r3, r7
 800029a:	fa86 f647 	uadd8	r6, r6, r7
 800029e:	faa5 f687 	sel	r6, r5, r7
 80002a2:	b98e      	cbnz	r6, 80002c8 <memchr+0x78>
 80002a4:	d1ee      	bne.n	8000284 <memchr+0x34>
 80002a6:	bcf0      	pop	{r4, r5, r6, r7}
 80002a8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002ac:	f002 0207 	and.w	r2, r2, #7
 80002b0:	b132      	cbz	r2, 80002c0 <memchr+0x70>
 80002b2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002b6:	3a01      	subs	r2, #1
 80002b8:	ea83 0301 	eor.w	r3, r3, r1
 80002bc:	b113      	cbz	r3, 80002c4 <memchr+0x74>
 80002be:	d1f8      	bne.n	80002b2 <memchr+0x62>
 80002c0:	2000      	movs	r0, #0
 80002c2:	4770      	bx	lr
 80002c4:	3801      	subs	r0, #1
 80002c6:	4770      	bx	lr
 80002c8:	2d00      	cmp	r5, #0
 80002ca:	bf06      	itte	eq
 80002cc:	4635      	moveq	r5, r6
 80002ce:	3803      	subeq	r0, #3
 80002d0:	3807      	subne	r0, #7
 80002d2:	f015 0f01 	tst.w	r5, #1
 80002d6:	d107      	bne.n	80002e8 <memchr+0x98>
 80002d8:	3001      	adds	r0, #1
 80002da:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002de:	bf02      	ittt	eq
 80002e0:	3001      	addeq	r0, #1
 80002e2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002e6:	3001      	addeq	r0, #1
 80002e8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ea:	3801      	subs	r0, #1
 80002ec:	4770      	bx	lr
 80002ee:	bf00      	nop

080002f0 <__aeabi_uldivmod>:
 80002f0:	b953      	cbnz	r3, 8000308 <__aeabi_uldivmod+0x18>
 80002f2:	b94a      	cbnz	r2, 8000308 <__aeabi_uldivmod+0x18>
 80002f4:	2900      	cmp	r1, #0
 80002f6:	bf08      	it	eq
 80002f8:	2800      	cmpeq	r0, #0
 80002fa:	bf1c      	itt	ne
 80002fc:	f04f 31ff 	movne.w	r1, #4294967295
 8000300:	f04f 30ff 	movne.w	r0, #4294967295
 8000304:	f000 b96e 	b.w	80005e4 <__aeabi_idiv0>
 8000308:	f1ad 0c08 	sub.w	ip, sp, #8
 800030c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000310:	f000 f806 	bl	8000320 <__udivmoddi4>
 8000314:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000318:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800031c:	b004      	add	sp, #16
 800031e:	4770      	bx	lr

08000320 <__udivmoddi4>:
 8000320:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000324:	9d08      	ldr	r5, [sp, #32]
 8000326:	4604      	mov	r4, r0
 8000328:	468c      	mov	ip, r1
 800032a:	2b00      	cmp	r3, #0
 800032c:	f040 8083 	bne.w	8000436 <__udivmoddi4+0x116>
 8000330:	428a      	cmp	r2, r1
 8000332:	4617      	mov	r7, r2
 8000334:	d947      	bls.n	80003c6 <__udivmoddi4+0xa6>
 8000336:	fab2 f282 	clz	r2, r2
 800033a:	b142      	cbz	r2, 800034e <__udivmoddi4+0x2e>
 800033c:	f1c2 0020 	rsb	r0, r2, #32
 8000340:	fa24 f000 	lsr.w	r0, r4, r0
 8000344:	4091      	lsls	r1, r2
 8000346:	4097      	lsls	r7, r2
 8000348:	ea40 0c01 	orr.w	ip, r0, r1
 800034c:	4094      	lsls	r4, r2
 800034e:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000352:	0c23      	lsrs	r3, r4, #16
 8000354:	fbbc f6f8 	udiv	r6, ip, r8
 8000358:	fa1f fe87 	uxth.w	lr, r7
 800035c:	fb08 c116 	mls	r1, r8, r6, ip
 8000360:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000364:	fb06 f10e 	mul.w	r1, r6, lr
 8000368:	4299      	cmp	r1, r3
 800036a:	d909      	bls.n	8000380 <__udivmoddi4+0x60>
 800036c:	18fb      	adds	r3, r7, r3
 800036e:	f106 30ff 	add.w	r0, r6, #4294967295
 8000372:	f080 8119 	bcs.w	80005a8 <__udivmoddi4+0x288>
 8000376:	4299      	cmp	r1, r3
 8000378:	f240 8116 	bls.w	80005a8 <__udivmoddi4+0x288>
 800037c:	3e02      	subs	r6, #2
 800037e:	443b      	add	r3, r7
 8000380:	1a5b      	subs	r3, r3, r1
 8000382:	b2a4      	uxth	r4, r4
 8000384:	fbb3 f0f8 	udiv	r0, r3, r8
 8000388:	fb08 3310 	mls	r3, r8, r0, r3
 800038c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000390:	fb00 fe0e 	mul.w	lr, r0, lr
 8000394:	45a6      	cmp	lr, r4
 8000396:	d909      	bls.n	80003ac <__udivmoddi4+0x8c>
 8000398:	193c      	adds	r4, r7, r4
 800039a:	f100 33ff 	add.w	r3, r0, #4294967295
 800039e:	f080 8105 	bcs.w	80005ac <__udivmoddi4+0x28c>
 80003a2:	45a6      	cmp	lr, r4
 80003a4:	f240 8102 	bls.w	80005ac <__udivmoddi4+0x28c>
 80003a8:	3802      	subs	r0, #2
 80003aa:	443c      	add	r4, r7
 80003ac:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003b0:	eba4 040e 	sub.w	r4, r4, lr
 80003b4:	2600      	movs	r6, #0
 80003b6:	b11d      	cbz	r5, 80003c0 <__udivmoddi4+0xa0>
 80003b8:	40d4      	lsrs	r4, r2
 80003ba:	2300      	movs	r3, #0
 80003bc:	e9c5 4300 	strd	r4, r3, [r5]
 80003c0:	4631      	mov	r1, r6
 80003c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003c6:	b902      	cbnz	r2, 80003ca <__udivmoddi4+0xaa>
 80003c8:	deff      	udf	#255	; 0xff
 80003ca:	fab2 f282 	clz	r2, r2
 80003ce:	2a00      	cmp	r2, #0
 80003d0:	d150      	bne.n	8000474 <__udivmoddi4+0x154>
 80003d2:	1bcb      	subs	r3, r1, r7
 80003d4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003d8:	fa1f f887 	uxth.w	r8, r7
 80003dc:	2601      	movs	r6, #1
 80003de:	fbb3 fcfe 	udiv	ip, r3, lr
 80003e2:	0c21      	lsrs	r1, r4, #16
 80003e4:	fb0e 331c 	mls	r3, lr, ip, r3
 80003e8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80003ec:	fb08 f30c 	mul.w	r3, r8, ip
 80003f0:	428b      	cmp	r3, r1
 80003f2:	d907      	bls.n	8000404 <__udivmoddi4+0xe4>
 80003f4:	1879      	adds	r1, r7, r1
 80003f6:	f10c 30ff 	add.w	r0, ip, #4294967295
 80003fa:	d202      	bcs.n	8000402 <__udivmoddi4+0xe2>
 80003fc:	428b      	cmp	r3, r1
 80003fe:	f200 80e9 	bhi.w	80005d4 <__udivmoddi4+0x2b4>
 8000402:	4684      	mov	ip, r0
 8000404:	1ac9      	subs	r1, r1, r3
 8000406:	b2a3      	uxth	r3, r4
 8000408:	fbb1 f0fe 	udiv	r0, r1, lr
 800040c:	fb0e 1110 	mls	r1, lr, r0, r1
 8000410:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000414:	fb08 f800 	mul.w	r8, r8, r0
 8000418:	45a0      	cmp	r8, r4
 800041a:	d907      	bls.n	800042c <__udivmoddi4+0x10c>
 800041c:	193c      	adds	r4, r7, r4
 800041e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000422:	d202      	bcs.n	800042a <__udivmoddi4+0x10a>
 8000424:	45a0      	cmp	r8, r4
 8000426:	f200 80d9 	bhi.w	80005dc <__udivmoddi4+0x2bc>
 800042a:	4618      	mov	r0, r3
 800042c:	eba4 0408 	sub.w	r4, r4, r8
 8000430:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000434:	e7bf      	b.n	80003b6 <__udivmoddi4+0x96>
 8000436:	428b      	cmp	r3, r1
 8000438:	d909      	bls.n	800044e <__udivmoddi4+0x12e>
 800043a:	2d00      	cmp	r5, #0
 800043c:	f000 80b1 	beq.w	80005a2 <__udivmoddi4+0x282>
 8000440:	2600      	movs	r6, #0
 8000442:	e9c5 0100 	strd	r0, r1, [r5]
 8000446:	4630      	mov	r0, r6
 8000448:	4631      	mov	r1, r6
 800044a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800044e:	fab3 f683 	clz	r6, r3
 8000452:	2e00      	cmp	r6, #0
 8000454:	d14a      	bne.n	80004ec <__udivmoddi4+0x1cc>
 8000456:	428b      	cmp	r3, r1
 8000458:	d302      	bcc.n	8000460 <__udivmoddi4+0x140>
 800045a:	4282      	cmp	r2, r0
 800045c:	f200 80b8 	bhi.w	80005d0 <__udivmoddi4+0x2b0>
 8000460:	1a84      	subs	r4, r0, r2
 8000462:	eb61 0103 	sbc.w	r1, r1, r3
 8000466:	2001      	movs	r0, #1
 8000468:	468c      	mov	ip, r1
 800046a:	2d00      	cmp	r5, #0
 800046c:	d0a8      	beq.n	80003c0 <__udivmoddi4+0xa0>
 800046e:	e9c5 4c00 	strd	r4, ip, [r5]
 8000472:	e7a5      	b.n	80003c0 <__udivmoddi4+0xa0>
 8000474:	f1c2 0320 	rsb	r3, r2, #32
 8000478:	fa20 f603 	lsr.w	r6, r0, r3
 800047c:	4097      	lsls	r7, r2
 800047e:	fa01 f002 	lsl.w	r0, r1, r2
 8000482:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000486:	40d9      	lsrs	r1, r3
 8000488:	4330      	orrs	r0, r6
 800048a:	0c03      	lsrs	r3, r0, #16
 800048c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000490:	fa1f f887 	uxth.w	r8, r7
 8000494:	fb0e 1116 	mls	r1, lr, r6, r1
 8000498:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800049c:	fb06 f108 	mul.w	r1, r6, r8
 80004a0:	4299      	cmp	r1, r3
 80004a2:	fa04 f402 	lsl.w	r4, r4, r2
 80004a6:	d909      	bls.n	80004bc <__udivmoddi4+0x19c>
 80004a8:	18fb      	adds	r3, r7, r3
 80004aa:	f106 3cff 	add.w	ip, r6, #4294967295
 80004ae:	f080 808d 	bcs.w	80005cc <__udivmoddi4+0x2ac>
 80004b2:	4299      	cmp	r1, r3
 80004b4:	f240 808a 	bls.w	80005cc <__udivmoddi4+0x2ac>
 80004b8:	3e02      	subs	r6, #2
 80004ba:	443b      	add	r3, r7
 80004bc:	1a5b      	subs	r3, r3, r1
 80004be:	b281      	uxth	r1, r0
 80004c0:	fbb3 f0fe 	udiv	r0, r3, lr
 80004c4:	fb0e 3310 	mls	r3, lr, r0, r3
 80004c8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004cc:	fb00 f308 	mul.w	r3, r0, r8
 80004d0:	428b      	cmp	r3, r1
 80004d2:	d907      	bls.n	80004e4 <__udivmoddi4+0x1c4>
 80004d4:	1879      	adds	r1, r7, r1
 80004d6:	f100 3cff 	add.w	ip, r0, #4294967295
 80004da:	d273      	bcs.n	80005c4 <__udivmoddi4+0x2a4>
 80004dc:	428b      	cmp	r3, r1
 80004de:	d971      	bls.n	80005c4 <__udivmoddi4+0x2a4>
 80004e0:	3802      	subs	r0, #2
 80004e2:	4439      	add	r1, r7
 80004e4:	1acb      	subs	r3, r1, r3
 80004e6:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 80004ea:	e778      	b.n	80003de <__udivmoddi4+0xbe>
 80004ec:	f1c6 0c20 	rsb	ip, r6, #32
 80004f0:	fa03 f406 	lsl.w	r4, r3, r6
 80004f4:	fa22 f30c 	lsr.w	r3, r2, ip
 80004f8:	431c      	orrs	r4, r3
 80004fa:	fa20 f70c 	lsr.w	r7, r0, ip
 80004fe:	fa01 f306 	lsl.w	r3, r1, r6
 8000502:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000506:	fa21 f10c 	lsr.w	r1, r1, ip
 800050a:	431f      	orrs	r7, r3
 800050c:	0c3b      	lsrs	r3, r7, #16
 800050e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000512:	fa1f f884 	uxth.w	r8, r4
 8000516:	fb0e 1119 	mls	r1, lr, r9, r1
 800051a:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 800051e:	fb09 fa08 	mul.w	sl, r9, r8
 8000522:	458a      	cmp	sl, r1
 8000524:	fa02 f206 	lsl.w	r2, r2, r6
 8000528:	fa00 f306 	lsl.w	r3, r0, r6
 800052c:	d908      	bls.n	8000540 <__udivmoddi4+0x220>
 800052e:	1861      	adds	r1, r4, r1
 8000530:	f109 30ff 	add.w	r0, r9, #4294967295
 8000534:	d248      	bcs.n	80005c8 <__udivmoddi4+0x2a8>
 8000536:	458a      	cmp	sl, r1
 8000538:	d946      	bls.n	80005c8 <__udivmoddi4+0x2a8>
 800053a:	f1a9 0902 	sub.w	r9, r9, #2
 800053e:	4421      	add	r1, r4
 8000540:	eba1 010a 	sub.w	r1, r1, sl
 8000544:	b2bf      	uxth	r7, r7
 8000546:	fbb1 f0fe 	udiv	r0, r1, lr
 800054a:	fb0e 1110 	mls	r1, lr, r0, r1
 800054e:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000552:	fb00 f808 	mul.w	r8, r0, r8
 8000556:	45b8      	cmp	r8, r7
 8000558:	d907      	bls.n	800056a <__udivmoddi4+0x24a>
 800055a:	19e7      	adds	r7, r4, r7
 800055c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000560:	d22e      	bcs.n	80005c0 <__udivmoddi4+0x2a0>
 8000562:	45b8      	cmp	r8, r7
 8000564:	d92c      	bls.n	80005c0 <__udivmoddi4+0x2a0>
 8000566:	3802      	subs	r0, #2
 8000568:	4427      	add	r7, r4
 800056a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800056e:	eba7 0708 	sub.w	r7, r7, r8
 8000572:	fba0 8902 	umull	r8, r9, r0, r2
 8000576:	454f      	cmp	r7, r9
 8000578:	46c6      	mov	lr, r8
 800057a:	4649      	mov	r1, r9
 800057c:	d31a      	bcc.n	80005b4 <__udivmoddi4+0x294>
 800057e:	d017      	beq.n	80005b0 <__udivmoddi4+0x290>
 8000580:	b15d      	cbz	r5, 800059a <__udivmoddi4+0x27a>
 8000582:	ebb3 020e 	subs.w	r2, r3, lr
 8000586:	eb67 0701 	sbc.w	r7, r7, r1
 800058a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800058e:	40f2      	lsrs	r2, r6
 8000590:	ea4c 0202 	orr.w	r2, ip, r2
 8000594:	40f7      	lsrs	r7, r6
 8000596:	e9c5 2700 	strd	r2, r7, [r5]
 800059a:	2600      	movs	r6, #0
 800059c:	4631      	mov	r1, r6
 800059e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80005a2:	462e      	mov	r6, r5
 80005a4:	4628      	mov	r0, r5
 80005a6:	e70b      	b.n	80003c0 <__udivmoddi4+0xa0>
 80005a8:	4606      	mov	r6, r0
 80005aa:	e6e9      	b.n	8000380 <__udivmoddi4+0x60>
 80005ac:	4618      	mov	r0, r3
 80005ae:	e6fd      	b.n	80003ac <__udivmoddi4+0x8c>
 80005b0:	4543      	cmp	r3, r8
 80005b2:	d2e5      	bcs.n	8000580 <__udivmoddi4+0x260>
 80005b4:	ebb8 0e02 	subs.w	lr, r8, r2
 80005b8:	eb69 0104 	sbc.w	r1, r9, r4
 80005bc:	3801      	subs	r0, #1
 80005be:	e7df      	b.n	8000580 <__udivmoddi4+0x260>
 80005c0:	4608      	mov	r0, r1
 80005c2:	e7d2      	b.n	800056a <__udivmoddi4+0x24a>
 80005c4:	4660      	mov	r0, ip
 80005c6:	e78d      	b.n	80004e4 <__udivmoddi4+0x1c4>
 80005c8:	4681      	mov	r9, r0
 80005ca:	e7b9      	b.n	8000540 <__udivmoddi4+0x220>
 80005cc:	4666      	mov	r6, ip
 80005ce:	e775      	b.n	80004bc <__udivmoddi4+0x19c>
 80005d0:	4630      	mov	r0, r6
 80005d2:	e74a      	b.n	800046a <__udivmoddi4+0x14a>
 80005d4:	f1ac 0c02 	sub.w	ip, ip, #2
 80005d8:	4439      	add	r1, r7
 80005da:	e713      	b.n	8000404 <__udivmoddi4+0xe4>
 80005dc:	3802      	subs	r0, #2
 80005de:	443c      	add	r4, r7
 80005e0:	e724      	b.n	800042c <__udivmoddi4+0x10c>
 80005e2:	bf00      	nop

080005e4 <__aeabi_idiv0>:
 80005e4:	4770      	bx	lr
 80005e6:	bf00      	nop

080005e8 <MX_DMA2D_Init>:

DMA2D_HandleTypeDef hdma2d;

/* DMA2D init function */
void MX_DMA2D_Init(void)
{
 80005e8:	b580      	push	{r7, lr}
 80005ea:	af00      	add	r7, sp, #0
  /* USER CODE END DMA2D_Init 0 */

  /* USER CODE BEGIN DMA2D_Init 1 */

  /* USER CODE END DMA2D_Init 1 */
  hdma2d.Instance = DMA2D;
 80005ec:	4b18      	ldr	r3, [pc, #96]	; (8000650 <MX_DMA2D_Init+0x68>)
 80005ee:	4a19      	ldr	r2, [pc, #100]	; (8000654 <MX_DMA2D_Init+0x6c>)
 80005f0:	601a      	str	r2, [r3, #0]
  hdma2d.Init.Mode = DMA2D_M2M;
 80005f2:	4b17      	ldr	r3, [pc, #92]	; (8000650 <MX_DMA2D_Init+0x68>)
 80005f4:	2200      	movs	r2, #0
 80005f6:	605a      	str	r2, [r3, #4]
  hdma2d.Init.ColorMode = DMA2D_OUTPUT_RGB888;
 80005f8:	4b15      	ldr	r3, [pc, #84]	; (8000650 <MX_DMA2D_Init+0x68>)
 80005fa:	2201      	movs	r2, #1
 80005fc:	609a      	str	r2, [r3, #8]
  hdma2d.Init.OutputOffset = 0;
 80005fe:	4b14      	ldr	r3, [pc, #80]	; (8000650 <MX_DMA2D_Init+0x68>)
 8000600:	2200      	movs	r2, #0
 8000602:	60da      	str	r2, [r3, #12]
  hdma2d.LayerCfg[1].InputOffset = 0;
 8000604:	4b12      	ldr	r3, [pc, #72]	; (8000650 <MX_DMA2D_Init+0x68>)
 8000606:	2200      	movs	r2, #0
 8000608:	639a      	str	r2, [r3, #56]	; 0x38
  hdma2d.LayerCfg[1].InputColorMode = DMA2D_INPUT_RGB888;
 800060a:	4b11      	ldr	r3, [pc, #68]	; (8000650 <MX_DMA2D_Init+0x68>)
 800060c:	2201      	movs	r2, #1
 800060e:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma2d.LayerCfg[1].AlphaMode = DMA2D_NO_MODIF_ALPHA;
 8000610:	4b0f      	ldr	r3, [pc, #60]	; (8000650 <MX_DMA2D_Init+0x68>)
 8000612:	2200      	movs	r2, #0
 8000614:	641a      	str	r2, [r3, #64]	; 0x40
  hdma2d.LayerCfg[1].InputAlpha = 0;
 8000616:	4b0e      	ldr	r3, [pc, #56]	; (8000650 <MX_DMA2D_Init+0x68>)
 8000618:	2200      	movs	r2, #0
 800061a:	645a      	str	r2, [r3, #68]	; 0x44
  hdma2d.LayerCfg[1].AlphaInverted = DMA2D_REGULAR_ALPHA;
 800061c:	4b0c      	ldr	r3, [pc, #48]	; (8000650 <MX_DMA2D_Init+0x68>)
 800061e:	2200      	movs	r2, #0
 8000620:	649a      	str	r2, [r3, #72]	; 0x48
  hdma2d.LayerCfg[1].RedBlueSwap = DMA2D_RB_REGULAR;
 8000622:	4b0b      	ldr	r3, [pc, #44]	; (8000650 <MX_DMA2D_Init+0x68>)
 8000624:	2200      	movs	r2, #0
 8000626:	64da      	str	r2, [r3, #76]	; 0x4c
  if (HAL_DMA2D_Init(&hdma2d) != HAL_OK)
 8000628:	4809      	ldr	r0, [pc, #36]	; (8000650 <MX_DMA2D_Init+0x68>)
 800062a:	f002 fc5d 	bl	8002ee8 <HAL_DMA2D_Init>
 800062e:	4603      	mov	r3, r0
 8000630:	2b00      	cmp	r3, #0
 8000632:	d001      	beq.n	8000638 <MX_DMA2D_Init+0x50>
  {
    Error_Handler();
 8000634:	f001 faba 	bl	8001bac <Error_Handler>
  }
  if (HAL_DMA2D_ConfigLayer(&hdma2d, 1) != HAL_OK)
 8000638:	2101      	movs	r1, #1
 800063a:	4805      	ldr	r0, [pc, #20]	; (8000650 <MX_DMA2D_Init+0x68>)
 800063c:	f002 fdbe 	bl	80031bc <HAL_DMA2D_ConfigLayer>
 8000640:	4603      	mov	r3, r0
 8000642:	2b00      	cmp	r3, #0
 8000644:	d001      	beq.n	800064a <MX_DMA2D_Init+0x62>
  {
    Error_Handler();
 8000646:	f001 fab1 	bl	8001bac <Error_Handler>
  }
  /* USER CODE BEGIN DMA2D_Init 2 */

  /* USER CODE END DMA2D_Init 2 */

}
 800064a:	bf00      	nop
 800064c:	bd80      	pop	{r7, pc}
 800064e:	bf00      	nop
 8000650:	20010630 	.word	0x20010630
 8000654:	4002b000 	.word	0x4002b000

08000658 <HAL_DMA2D_MspInit>:

void HAL_DMA2D_MspInit(DMA2D_HandleTypeDef* dma2dHandle)
{
 8000658:	b580      	push	{r7, lr}
 800065a:	b084      	sub	sp, #16
 800065c:	af00      	add	r7, sp, #0
 800065e:	6078      	str	r0, [r7, #4]

  if(dma2dHandle->Instance==DMA2D)
 8000660:	687b      	ldr	r3, [r7, #4]
 8000662:	681b      	ldr	r3, [r3, #0]
 8000664:	4a0d      	ldr	r2, [pc, #52]	; (800069c <HAL_DMA2D_MspInit+0x44>)
 8000666:	4293      	cmp	r3, r2
 8000668:	d113      	bne.n	8000692 <HAL_DMA2D_MspInit+0x3a>
  {
  /* USER CODE BEGIN DMA2D_MspInit 0 */

  /* USER CODE END DMA2D_MspInit 0 */
    /* DMA2D clock enable */
    __HAL_RCC_DMA2D_CLK_ENABLE();
 800066a:	4b0d      	ldr	r3, [pc, #52]	; (80006a0 <HAL_DMA2D_MspInit+0x48>)
 800066c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800066e:	4a0c      	ldr	r2, [pc, #48]	; (80006a0 <HAL_DMA2D_MspInit+0x48>)
 8000670:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8000674:	6313      	str	r3, [r2, #48]	; 0x30
 8000676:	4b0a      	ldr	r3, [pc, #40]	; (80006a0 <HAL_DMA2D_MspInit+0x48>)
 8000678:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800067a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800067e:	60fb      	str	r3, [r7, #12]
 8000680:	68fb      	ldr	r3, [r7, #12]

    /* DMA2D interrupt Init */
    HAL_NVIC_SetPriority(DMA2D_IRQn, 5, 0);
 8000682:	2200      	movs	r2, #0
 8000684:	2105      	movs	r1, #5
 8000686:	205a      	movs	r0, #90	; 0x5a
 8000688:	f002 fb86 	bl	8002d98 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA2D_IRQn);
 800068c:	205a      	movs	r0, #90	; 0x5a
 800068e:	f002 fb9f 	bl	8002dd0 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN DMA2D_MspInit 1 */

  /* USER CODE END DMA2D_MspInit 1 */
  }
}
 8000692:	bf00      	nop
 8000694:	3710      	adds	r7, #16
 8000696:	46bd      	mov	sp, r7
 8000698:	bd80      	pop	{r7, pc}
 800069a:	bf00      	nop
 800069c:	4002b000 	.word	0x4002b000
 80006a0:	40023800 	.word	0x40023800

080006a4 <MX_FMC_Init>:

SDRAM_HandleTypeDef hsdram1;

/* FMC initialization function */
void MX_FMC_Init(void)
{
 80006a4:	b580      	push	{r7, lr}
 80006a6:	b090      	sub	sp, #64	; 0x40
 80006a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_Init 0 */

  /* USER CODE END FMC_Init 0 */

  FMC_SDRAM_TimingTypeDef SdramTiming = {0};
 80006aa:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80006ae:	2200      	movs	r2, #0
 80006b0:	601a      	str	r2, [r3, #0]
 80006b2:	605a      	str	r2, [r3, #4]
 80006b4:	609a      	str	r2, [r3, #8]
 80006b6:	60da      	str	r2, [r3, #12]
 80006b8:	611a      	str	r2, [r3, #16]
 80006ba:	615a      	str	r2, [r3, #20]
 80006bc:	619a      	str	r2, [r3, #24]

  /* USER CODE END FMC_Init 1 */

  /** Perform the SDRAM1 memory initialization sequence
  */
  hsdram1.Instance = FMC_SDRAM_DEVICE;
 80006be:	4b2e      	ldr	r3, [pc, #184]	; (8000778 <MX_FMC_Init+0xd4>)
 80006c0:	4a2e      	ldr	r2, [pc, #184]	; (800077c <MX_FMC_Init+0xd8>)
 80006c2:	601a      	str	r2, [r3, #0]
  /* hsdram1.Init */
  hsdram1.Init.SDBank = FMC_SDRAM_BANK1;
 80006c4:	4b2c      	ldr	r3, [pc, #176]	; (8000778 <MX_FMC_Init+0xd4>)
 80006c6:	2200      	movs	r2, #0
 80006c8:	605a      	str	r2, [r3, #4]
  hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_8;
 80006ca:	4b2b      	ldr	r3, [pc, #172]	; (8000778 <MX_FMC_Init+0xd4>)
 80006cc:	2200      	movs	r2, #0
 80006ce:	609a      	str	r2, [r3, #8]
  hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_12;
 80006d0:	4b29      	ldr	r3, [pc, #164]	; (8000778 <MX_FMC_Init+0xd4>)
 80006d2:	2204      	movs	r2, #4
 80006d4:	60da      	str	r2, [r3, #12]
  hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_32;
 80006d6:	4b28      	ldr	r3, [pc, #160]	; (8000778 <MX_FMC_Init+0xd4>)
 80006d8:	2220      	movs	r2, #32
 80006da:	611a      	str	r2, [r3, #16]
  hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 80006dc:	4b26      	ldr	r3, [pc, #152]	; (8000778 <MX_FMC_Init+0xd4>)
 80006de:	2240      	movs	r2, #64	; 0x40
 80006e0:	615a      	str	r2, [r3, #20]
  hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_3;
 80006e2:	4b25      	ldr	r3, [pc, #148]	; (8000778 <MX_FMC_Init+0xd4>)
 80006e4:	f44f 72c0 	mov.w	r2, #384	; 0x180
 80006e8:	619a      	str	r2, [r3, #24]
  hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 80006ea:	4b23      	ldr	r3, [pc, #140]	; (8000778 <MX_FMC_Init+0xd4>)
 80006ec:	2200      	movs	r2, #0
 80006ee:	61da      	str	r2, [r3, #28]
  hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_PERIOD_2;
 80006f0:	4b21      	ldr	r3, [pc, #132]	; (8000778 <MX_FMC_Init+0xd4>)
 80006f2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80006f6:	621a      	str	r2, [r3, #32]
  hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_ENABLE;
 80006f8:	4b1f      	ldr	r3, [pc, #124]	; (8000778 <MX_FMC_Init+0xd4>)
 80006fa:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80006fe:	625a      	str	r2, [r3, #36]	; 0x24
  hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_0;
 8000700:	4b1d      	ldr	r3, [pc, #116]	; (8000778 <MX_FMC_Init+0xd4>)
 8000702:	2200      	movs	r2, #0
 8000704:	629a      	str	r2, [r3, #40]	; 0x28
  /* SdramTiming */
  SdramTiming.LoadToActiveDelay = 2;
 8000706:	2302      	movs	r3, #2
 8000708:	627b      	str	r3, [r7, #36]	; 0x24
  SdramTiming.ExitSelfRefreshDelay = 7;
 800070a:	2307      	movs	r3, #7
 800070c:	62bb      	str	r3, [r7, #40]	; 0x28
  SdramTiming.SelfRefreshTime = 7;
 800070e:	2307      	movs	r3, #7
 8000710:	62fb      	str	r3, [r7, #44]	; 0x2c
  SdramTiming.RowCycleDelay = 10;
 8000712:	230a      	movs	r3, #10
 8000714:	633b      	str	r3, [r7, #48]	; 0x30
  SdramTiming.WriteRecoveryTime = 6;
 8000716:	2306      	movs	r3, #6
 8000718:	637b      	str	r3, [r7, #52]	; 0x34
  SdramTiming.RPDelay = 3;
 800071a:	2303      	movs	r3, #3
 800071c:	63bb      	str	r3, [r7, #56]	; 0x38
  SdramTiming.RCDDelay = 3;
 800071e:	2303      	movs	r3, #3
 8000720:	63fb      	str	r3, [r7, #60]	; 0x3c

  if (HAL_SDRAM_Init(&hsdram1, &SdramTiming) != HAL_OK)
 8000722:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000726:	4619      	mov	r1, r3
 8000728:	4813      	ldr	r0, [pc, #76]	; (8000778 <MX_FMC_Init+0xd4>)
 800072a:	f005 fa35 	bl	8005b98 <HAL_SDRAM_Init>
 800072e:	4603      	mov	r3, r0
 8000730:	2b00      	cmp	r3, #0
 8000732:	d001      	beq.n	8000738 <MX_FMC_Init+0x94>
  {
    Error_Handler( );
 8000734:	f001 fa3a 	bl	8001bac <Error_Handler>
  }

  /* USER CODE BEGIN FMC_Init 2 */
  IS42S32800G_Context_t sdramContext;
  sdramContext.TargetBank       = FMC_SDRAM_CMD_TARGET_BANK1;
 8000738:	2310      	movs	r3, #16
 800073a:	607b      	str	r3, [r7, #4]
  sdramContext.RefreshMode      = IS42S32800G_AUTOREFRESH_MODE_CMD;
 800073c:	2303      	movs	r3, #3
 800073e:	60bb      	str	r3, [r7, #8]
  sdramContext.RefreshRate      = IS42S32800G_REFRESH_COUNT;
 8000740:	f240 6306 	movw	r3, #1542	; 0x606
 8000744:	60fb      	str	r3, [r7, #12]
  sdramContext.BurstLength      = IS42S32800G_BURST_LENGTH_1;
 8000746:	2300      	movs	r3, #0
 8000748:	613b      	str	r3, [r7, #16]
  sdramContext.BurstType        = IS42S32800G_BURST_TYPE_SEQUENTIAL;
 800074a:	2300      	movs	r3, #0
 800074c:	617b      	str	r3, [r7, #20]
  sdramContext.CASLatency       = IS42S32800G_CAS_LATENCY_3;
 800074e:	2330      	movs	r3, #48	; 0x30
 8000750:	61bb      	str	r3, [r7, #24]
  sdramContext.OperationMode    = IS42S32800G_OPERATING_MODE_STANDARD;
 8000752:	2300      	movs	r3, #0
 8000754:	61fb      	str	r3, [r7, #28]
  sdramContext.WriteBurstMode   = IS42S32800G_WRITEBURST_MODE_SINGLE;
 8000756:	f44f 7300 	mov.w	r3, #512	; 0x200
 800075a:	623b      	str	r3, [r7, #32]

  if(IS42S32800G_Init(&hsdram1, &sdramContext) != IS42S32800G_OK)
 800075c:	1d3b      	adds	r3, r7, #4
 800075e:	4619      	mov	r1, r3
 8000760:	4805      	ldr	r0, [pc, #20]	; (8000778 <MX_FMC_Init+0xd4>)
 8000762:	f001 fd30 	bl	80021c6 <IS42S32800G_Init>
 8000766:	4603      	mov	r3, r0
 8000768:	2b00      	cmp	r3, #0
 800076a:	d001      	beq.n	8000770 <MX_FMC_Init+0xcc>
  {
    Error_Handler();
 800076c:	f001 fa1e 	bl	8001bac <Error_Handler>
  }
  /* USER CODE END FMC_Init 2 */
}
 8000770:	bf00      	nop
 8000772:	3740      	adds	r7, #64	; 0x40
 8000774:	46bd      	mov	sp, r7
 8000776:	bd80      	pop	{r7, pc}
 8000778:	20010688 	.word	0x20010688
 800077c:	a0000140 	.word	0xa0000140

08000780 <HAL_FMC_MspInit>:

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 8000780:	b580      	push	{r7, lr}
 8000782:	b086      	sub	sp, #24
 8000784:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000786:	1d3b      	adds	r3, r7, #4
 8000788:	2200      	movs	r2, #0
 800078a:	601a      	str	r2, [r3, #0]
 800078c:	605a      	str	r2, [r3, #4]
 800078e:	609a      	str	r2, [r3, #8]
 8000790:	60da      	str	r2, [r3, #12]
 8000792:	611a      	str	r2, [r3, #16]
  if (FMC_Initialized) {
 8000794:	4b43      	ldr	r3, [pc, #268]	; (80008a4 <HAL_FMC_MspInit+0x124>)
 8000796:	681b      	ldr	r3, [r3, #0]
 8000798:	2b00      	cmp	r3, #0
 800079a:	d17e      	bne.n	800089a <HAL_FMC_MspInit+0x11a>
    return;
  }
  FMC_Initialized = 1;
 800079c:	4b41      	ldr	r3, [pc, #260]	; (80008a4 <HAL_FMC_MspInit+0x124>)
 800079e:	2201      	movs	r2, #1
 80007a0:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FMC_CLK_ENABLE();
 80007a2:	4b41      	ldr	r3, [pc, #260]	; (80008a8 <HAL_FMC_MspInit+0x128>)
 80007a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80007a6:	4a40      	ldr	r2, [pc, #256]	; (80008a8 <HAL_FMC_MspInit+0x128>)
 80007a8:	f043 0301 	orr.w	r3, r3, #1
 80007ac:	6393      	str	r3, [r2, #56]	; 0x38
 80007ae:	4b3e      	ldr	r3, [pc, #248]	; (80008a8 <HAL_FMC_MspInit+0x128>)
 80007b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80007b2:	f003 0301 	and.w	r3, r3, #1
 80007b6:	603b      	str	r3, [r7, #0]
 80007b8:	683b      	ldr	r3, [r7, #0]
  PI5   ------> FMC_NBL3
  PI6   ------> FMC_D28
  PI7   ------> FMC_D29
  */
  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_0|GPIO_PIN_1
 80007ba:	f240 63ff 	movw	r3, #1791	; 0x6ff
 80007be:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
                          |GPIO_PIN_6|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80007c0:	2302      	movs	r3, #2
 80007c2:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007c4:	2300      	movs	r3, #0
 80007c6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80007c8:	2303      	movs	r3, #3
 80007ca:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80007cc:	230c      	movs	r3, #12
 80007ce:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 80007d0:	1d3b      	adds	r3, r7, #4
 80007d2:	4619      	mov	r1, r3
 80007d4:	4835      	ldr	r0, [pc, #212]	; (80008ac <HAL_FMC_MspInit+0x12c>)
 80007d6:	f002 fd8f 	bl	80032f8 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 80007da:	f64f 033f 	movw	r3, #63551	; 0xf83f
 80007de:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_11|GPIO_PIN_12
                          |GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80007e0:	2302      	movs	r3, #2
 80007e2:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007e4:	2300      	movs	r3, #0
 80007e6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80007e8:	2303      	movs	r3, #3
 80007ea:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80007ec:	230c      	movs	r3, #12
 80007ee:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80007f0:	1d3b      	adds	r3, r7, #4
 80007f2:	4619      	mov	r1, r3
 80007f4:	482e      	ldr	r0, [pc, #184]	; (80008b0 <HAL_FMC_MspInit+0x130>)
 80007f6:	f002 fd7f 	bl	80032f8 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2|GPIO_PIN_3;
 80007fa:	230d      	movs	r3, #13
 80007fc:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80007fe:	2302      	movs	r3, #2
 8000800:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000802:	2300      	movs	r3, #0
 8000804:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000806:	2303      	movs	r3, #3
 8000808:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 800080a:	230c      	movs	r3, #12
 800080c:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800080e:	1d3b      	adds	r3, r7, #4
 8000810:	4619      	mov	r1, r3
 8000812:	4828      	ldr	r0, [pc, #160]	; (80008b4 <HAL_FMC_MspInit+0x134>)
 8000814:	f002 fd70 	bl	80032f8 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_4
 8000818:	f248 1337 	movw	r3, #33079	; 0x8137
 800081c:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_5|GPIO_PIN_8|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800081e:	2302      	movs	r3, #2
 8000820:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000822:	2300      	movs	r3, #0
 8000824:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000826:	2303      	movs	r3, #3
 8000828:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 800082a:	230c      	movs	r3, #12
 800082c:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800082e:	1d3b      	adds	r3, r7, #4
 8000830:	4619      	mov	r1, r3
 8000832:	4821      	ldr	r0, [pc, #132]	; (80008b8 <HAL_FMC_MspInit+0x138>)
 8000834:	f002 fd60 	bl	80032f8 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 8000838:	f64f 7383 	movw	r3, #65411	; 0xff83
 800083c:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
                          |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800083e:	2302      	movs	r3, #2
 8000840:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000842:	2300      	movs	r3, #0
 8000844:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000846:	2303      	movs	r3, #3
 8000848:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 800084a:	230c      	movs	r3, #12
 800084c:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800084e:	1d3b      	adds	r3, r7, #4
 8000850:	4619      	mov	r1, r3
 8000852:	481a      	ldr	r0, [pc, #104]	; (80008bc <HAL_FMC_MspInit+0x13c>)
 8000854:	f002 fd50 	bl	80032f8 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8000858:	f44f 437f 	mov.w	r3, #65280	; 0xff00
 800085c:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800085e:	2302      	movs	r3, #2
 8000860:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000862:	2300      	movs	r3, #0
 8000864:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000866:	2303      	movs	r3, #3
 8000868:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 800086a:	230c      	movs	r3, #12
 800086c:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 800086e:	1d3b      	adds	r3, r7, #4
 8000870:	4619      	mov	r1, r3
 8000872:	4813      	ldr	r0, [pc, #76]	; (80008c0 <HAL_FMC_MspInit+0x140>)
 8000874:	f002 fd40 	bl	80032f8 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_14
 8000878:	f24c 7303 	movw	r3, #50947	; 0xc703
 800087c:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800087e:	2302      	movs	r3, #2
 8000880:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000882:	2300      	movs	r3, #0
 8000884:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000886:	2303      	movs	r3, #3
 8000888:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 800088a:	230c      	movs	r3, #12
 800088c:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800088e:	1d3b      	adds	r3, r7, #4
 8000890:	4619      	mov	r1, r3
 8000892:	480c      	ldr	r0, [pc, #48]	; (80008c4 <HAL_FMC_MspInit+0x144>)
 8000894:	f002 fd30 	bl	80032f8 <HAL_GPIO_Init>
 8000898:	e000      	b.n	800089c <HAL_FMC_MspInit+0x11c>
    return;
 800089a:	bf00      	nop

  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}
 800089c:	3718      	adds	r7, #24
 800089e:	46bd      	mov	sp, r7
 80008a0:	bd80      	pop	{r7, pc}
 80008a2:	bf00      	nop
 80008a4:	200001fc 	.word	0x200001fc
 80008a8:	40023800 	.word	0x40023800
 80008ac:	40022000 	.word	0x40022000
 80008b0:	40021400 	.word	0x40021400
 80008b4:	40020800 	.word	0x40020800
 80008b8:	40021800 	.word	0x40021800
 80008bc:	40021000 	.word	0x40021000
 80008c0:	40021c00 	.word	0x40021c00
 80008c4:	40020c00 	.word	0x40020c00

080008c8 <HAL_SDRAM_MspInit>:

void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef* sdramHandle){
 80008c8:	b580      	push	{r7, lr}
 80008ca:	b082      	sub	sp, #8
 80008cc:	af00      	add	r7, sp, #0
 80008ce:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SDRAM_MspInit 0 */

  /* USER CODE END SDRAM_MspInit 0 */
  HAL_FMC_MspInit();
 80008d0:	f7ff ff56 	bl	8000780 <HAL_FMC_MspInit>
  /* USER CODE BEGIN SDRAM_MspInit 1 */

  /* USER CODE END SDRAM_MspInit 1 */
}
 80008d4:	bf00      	nop
 80008d6:	3708      	adds	r7, #8
 80008d8:	46bd      	mov	sp, r7
 80008da:	bd80      	pop	{r7, pc}

080008dc <configureTimerForRunTimeStats>:
unsigned long getRunTimeCounterValue(void);

/* USER CODE BEGIN 1 */
/* Functions needed when configGENERATE_RUN_TIME_STATS is on */
__weak void configureTimerForRunTimeStats(void)
{
 80008dc:	b480      	push	{r7}
 80008de:	af00      	add	r7, sp, #0

}
 80008e0:	bf00      	nop
 80008e2:	46bd      	mov	sp, r7
 80008e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008e8:	4770      	bx	lr

080008ea <getRunTimeCounterValue>:

__weak unsigned long getRunTimeCounterValue(void)
{
 80008ea:	b580      	push	{r7, lr}
 80008ec:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 80008ee:	f002 f947 	bl	8002b80 <HAL_GetTick>
 80008f2:	4603      	mov	r3, r0
}
 80008f4:	4618      	mov	r0, r3
 80008f6:	bd80      	pop	{r7, pc}

080008f8 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 80008f8:	b480      	push	{r7}
 80008fa:	b085      	sub	sp, #20
 80008fc:	af00      	add	r7, sp, #0
 80008fe:	60f8      	str	r0, [r7, #12]
 8000900:	60b9      	str	r1, [r7, #8]
 8000902:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000904:	68fb      	ldr	r3, [r7, #12]
 8000906:	4a07      	ldr	r2, [pc, #28]	; (8000924 <vApplicationGetIdleTaskMemory+0x2c>)
 8000908:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 800090a:	68bb      	ldr	r3, [r7, #8]
 800090c:	4a06      	ldr	r2, [pc, #24]	; (8000928 <vApplicationGetIdleTaskMemory+0x30>)
 800090e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000910:	687b      	ldr	r3, [r7, #4]
 8000912:	2280      	movs	r2, #128	; 0x80
 8000914:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8000916:	bf00      	nop
 8000918:	3714      	adds	r7, #20
 800091a:	46bd      	mov	sp, r7
 800091c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000920:	4770      	bx	lr
 8000922:	bf00      	nop
 8000924:	20000200 	.word	0x20000200
 8000928:	200002c0 	.word	0x200002c0

0800092c <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 800092c:	b5b0      	push	{r4, r5, r7, lr}
 800092e:	b0b2      	sub	sp, #200	; 0xc8
 8000930:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */
  /* Create the mutex(es) */
  /* definition and creation of mutexLCD */
  osMutexDef(mutexLCD);
 8000932:	2300      	movs	r3, #0
 8000934:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8000938:	2300      	movs	r3, #0
 800093a:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  mutexLCDHandle = osMutexCreate(osMutex(mutexLCD));
 800093e:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 8000942:	4618      	mov	r0, r3
 8000944:	f005 fe5e 	bl	8006604 <osMutexCreate>
 8000948:	4603      	mov	r3, r0
 800094a:	4a50      	ldr	r2, [pc, #320]	; (8000a8c <MX_FREERTOS_Init+0x160>)
 800094c:	6013      	str	r3, [r2, #0]

  /* definition and creation of mutexSDRAM */
  osMutexDef(mutexSDRAM);
 800094e:	2300      	movs	r3, #0
 8000950:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8000954:	2300      	movs	r3, #0
 8000956:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  mutexSDRAMHandle = osMutexCreate(osMutex(mutexSDRAM));
 800095a:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 800095e:	4618      	mov	r0, r3
 8000960:	f005 fe50 	bl	8006604 <osMutexCreate>
 8000964:	4603      	mov	r3, r0
 8000966:	4a4a      	ldr	r2, [pc, #296]	; (8000a90 <MX_FREERTOS_Init+0x164>)
 8000968:	6013      	str	r3, [r2, #0]

  /* definition and creation of mutexFLASH */
  osMutexDef(mutexFLASH);
 800096a:	2300      	movs	r3, #0
 800096c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8000970:	2300      	movs	r3, #0
 8000972:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  mutexFLASHHandle = osMutexCreate(osMutex(mutexFLASH));
 8000976:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 800097a:	4618      	mov	r0, r3
 800097c:	f005 fe42 	bl	8006604 <osMutexCreate>
 8000980:	4603      	mov	r3, r0
 8000982:	4a44      	ldr	r2, [pc, #272]	; (8000a94 <MX_FREERTOS_Init+0x168>)
 8000984:	6013      	str	r3, [r2, #0]

  /* definition and creation of mutexTOUCH */
  osMutexDef(mutexTOUCH);
 8000986:	2300      	movs	r3, #0
 8000988:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800098c:	2300      	movs	r3, #0
 800098e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  mutexTOUCHHandle = osMutexCreate(osMutex(mutexTOUCH));
 8000992:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 8000996:	4618      	mov	r0, r3
 8000998:	f005 fe34 	bl	8006604 <osMutexCreate>
 800099c:	4603      	mov	r3, r0
 800099e:	4a3e      	ldr	r2, [pc, #248]	; (8000a98 <MX_FREERTOS_Init+0x16c>)
 80009a0:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of heartbeatTask */
  osThreadDef(heartbeatTask, execHeartbeatTask, osPriorityAboveNormal, 0, 128);
 80009a2:	4b3e      	ldr	r3, [pc, #248]	; (8000a9c <MX_FREERTOS_Init+0x170>)
 80009a4:	f107 048c 	add.w	r4, r7, #140	; 0x8c
 80009a8:	461d      	mov	r5, r3
 80009aa:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80009ac:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80009ae:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80009b2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  heartbeatTaskHandle = osThreadCreate(osThread(heartbeatTask), NULL);
 80009b6:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 80009ba:	2100      	movs	r1, #0
 80009bc:	4618      	mov	r0, r3
 80009be:	f005 fda3 	bl	8006508 <osThreadCreate>
 80009c2:	4603      	mov	r3, r0
 80009c4:	4a36      	ldr	r2, [pc, #216]	; (8000aa0 <MX_FREERTOS_Init+0x174>)
 80009c6:	6013      	str	r3, [r2, #0]

  /* definition and creation of lcdTestTask */
  osThreadDef(lcdTestTask, execLcdTestTask, osPriorityBelowNormal, 0, 1024);
 80009c8:	4b36      	ldr	r3, [pc, #216]	; (8000aa4 <MX_FREERTOS_Init+0x178>)
 80009ca:	f107 0470 	add.w	r4, r7, #112	; 0x70
 80009ce:	461d      	mov	r5, r3
 80009d0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80009d2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80009d4:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80009d8:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  lcdTestTaskHandle = osThreadCreate(osThread(lcdTestTask), NULL);
 80009dc:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80009e0:	2100      	movs	r1, #0
 80009e2:	4618      	mov	r0, r3
 80009e4:	f005 fd90 	bl	8006508 <osThreadCreate>
 80009e8:	4603      	mov	r3, r0
 80009ea:	4a2f      	ldr	r2, [pc, #188]	; (8000aa8 <MX_FREERTOS_Init+0x17c>)
 80009ec:	6013      	str	r3, [r2, #0]

  /* definition and creation of sdramTestTask */
  osThreadDef(sdramTestTask, execSdramTestTask, osPriorityBelowNormal, 0, 1024);
 80009ee:	4b2f      	ldr	r3, [pc, #188]	; (8000aac <MX_FREERTOS_Init+0x180>)
 80009f0:	f107 0454 	add.w	r4, r7, #84	; 0x54
 80009f4:	461d      	mov	r5, r3
 80009f6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80009f8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80009fa:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80009fe:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  sdramTestTaskHandle = osThreadCreate(osThread(sdramTestTask), NULL);
 8000a02:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8000a06:	2100      	movs	r1, #0
 8000a08:	4618      	mov	r0, r3
 8000a0a:	f005 fd7d 	bl	8006508 <osThreadCreate>
 8000a0e:	4603      	mov	r3, r0
 8000a10:	4a27      	ldr	r2, [pc, #156]	; (8000ab0 <MX_FREERTOS_Init+0x184>)
 8000a12:	6013      	str	r3, [r2, #0]

  /* definition and creation of flashTestTask */
  osThreadDef(flashTestTask, execFlashTestTask, osPriorityBelowNormal, 0, 1024);
 8000a14:	4b27      	ldr	r3, [pc, #156]	; (8000ab4 <MX_FREERTOS_Init+0x188>)
 8000a16:	f107 0438 	add.w	r4, r7, #56	; 0x38
 8000a1a:	461d      	mov	r5, r3
 8000a1c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000a1e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000a20:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000a24:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  flashTestTaskHandle = osThreadCreate(osThread(flashTestTask), NULL);
 8000a28:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8000a2c:	2100      	movs	r1, #0
 8000a2e:	4618      	mov	r0, r3
 8000a30:	f005 fd6a 	bl	8006508 <osThreadCreate>
 8000a34:	4603      	mov	r3, r0
 8000a36:	4a20      	ldr	r2, [pc, #128]	; (8000ab8 <MX_FREERTOS_Init+0x18c>)
 8000a38:	6013      	str	r3, [r2, #0]

  /* definition and creation of touchTestTask */
  osThreadDef(touchTestTask, execTouchTestTask, osPriorityBelowNormal, 0, 512);
 8000a3a:	4b20      	ldr	r3, [pc, #128]	; (8000abc <MX_FREERTOS_Init+0x190>)
 8000a3c:	f107 041c 	add.w	r4, r7, #28
 8000a40:	461d      	mov	r5, r3
 8000a42:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000a44:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000a46:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000a4a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  touchTestTaskHandle = osThreadCreate(osThread(touchTestTask), NULL);
 8000a4e:	f107 031c 	add.w	r3, r7, #28
 8000a52:	2100      	movs	r1, #0
 8000a54:	4618      	mov	r0, r3
 8000a56:	f005 fd57 	bl	8006508 <osThreadCreate>
 8000a5a:	4603      	mov	r3, r0
 8000a5c:	4a18      	ldr	r2, [pc, #96]	; (8000ac0 <MX_FREERTOS_Init+0x194>)
 8000a5e:	6013      	str	r3, [r2, #0]

  /* definition and creation of touchgfxTask */
  osThreadDef(touchgfxTask, execTouchgfxTask, osPriorityLow, 0, 8192);
 8000a60:	4b18      	ldr	r3, [pc, #96]	; (8000ac4 <MX_FREERTOS_Init+0x198>)
 8000a62:	463c      	mov	r4, r7
 8000a64:	461d      	mov	r5, r3
 8000a66:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000a68:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000a6a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000a6e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  touchgfxTaskHandle = osThreadCreate(osThread(touchgfxTask), NULL);
 8000a72:	463b      	mov	r3, r7
 8000a74:	2100      	movs	r1, #0
 8000a76:	4618      	mov	r0, r3
 8000a78:	f005 fd46 	bl	8006508 <osThreadCreate>
 8000a7c:	4603      	mov	r3, r0
 8000a7e:	4a12      	ldr	r2, [pc, #72]	; (8000ac8 <MX_FREERTOS_Init+0x19c>)
 8000a80:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 8000a82:	bf00      	nop
 8000a84:	37c8      	adds	r7, #200	; 0xc8
 8000a86:	46bd      	mov	sp, r7
 8000a88:	bdb0      	pop	{r4, r5, r7, pc}
 8000a8a:	bf00      	nop
 8000a8c:	200106c4 	.word	0x200106c4
 8000a90:	200106c8 	.word	0x200106c8
 8000a94:	200106cc 	.word	0x200106cc
 8000a98:	200106d0 	.word	0x200106d0
 8000a9c:	0800ba5c 	.word	0x0800ba5c
 8000aa0:	200106d8 	.word	0x200106d8
 8000aa4:	0800ba78 	.word	0x0800ba78
 8000aa8:	200106d4 	.word	0x200106d4
 8000aac:	0800ba94 	.word	0x0800ba94
 8000ab0:	200106c0 	.word	0x200106c0
 8000ab4:	0800bab0 	.word	0x0800bab0
 8000ab8:	200106e0 	.word	0x200106e0
 8000abc:	0800bacc 	.word	0x0800bacc
 8000ac0:	200106dc 	.word	0x200106dc
 8000ac4:	0800bae8 	.word	0x0800bae8
 8000ac8:	200106bc 	.word	0x200106bc

08000acc <execHeartbeatTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_execHeartbeatTask */
void execHeartbeatTask(void const * argument)
{
 8000acc:	b580      	push	{r7, lr}
 8000ace:	b082      	sub	sp, #8
 8000ad0:	af00      	add	r7, sp, #0
 8000ad2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN execHeartbeatTask */
  printf("Starting heartbeatTask...\r\n");
 8000ad4:	4805      	ldr	r0, [pc, #20]	; (8000aec <execHeartbeatTask+0x20>)
 8000ad6:	f009 f8d3 	bl	8009c80 <puts>

  while(1)
  {
    HAL_GPIO_TogglePin(LED_GRN_GPIO_Port, LED_GRN_Pin);
 8000ada:	2110      	movs	r1, #16
 8000adc:	4804      	ldr	r0, [pc, #16]	; (8000af0 <execHeartbeatTask+0x24>)
 8000ade:	f002 fdd0 	bl	8003682 <HAL_GPIO_TogglePin>
    osDelay(500);
 8000ae2:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000ae6:	f005 fd79 	bl	80065dc <osDelay>
    HAL_GPIO_TogglePin(LED_GRN_GPIO_Port, LED_GRN_Pin);
 8000aea:	e7f6      	b.n	8000ada <execHeartbeatTask+0xe>
 8000aec:	0800bb04 	.word	0x0800bb04
 8000af0:	40022800 	.word	0x40022800

08000af4 <execLcdTestTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_execLcdTestTask */
void execLcdTestTask(void const * argument)
{
 8000af4:	b580      	push	{r7, lr}
 8000af6:	b084      	sub	sp, #16
 8000af8:	af00      	add	r7, sp, #0
 8000afa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN execLcdTestTask */
  // Acquire LCD mutex
  while(osMutexWait(mutexLCDHandle, 0) != osOK)
 8000afc:	e001      	b.n	8000b02 <execLcdTestTask+0xe>
  {
    osThreadYield();
 8000afe:	f005 fd5b 	bl	80065b8 <osThreadYield>
  while(osMutexWait(mutexLCDHandle, 0) != osOK)
 8000b02:	4b62      	ldr	r3, [pc, #392]	; (8000c8c <execLcdTestTask+0x198>)
 8000b04:	681b      	ldr	r3, [r3, #0]
 8000b06:	2100      	movs	r1, #0
 8000b08:	4618      	mov	r0, r3
 8000b0a:	f005 fd93 	bl	8006634 <osMutexWait>
 8000b0e:	4603      	mov	r3, r0
 8000b10:	2b00      	cmp	r3, #0
 8000b12:	d1f4      	bne.n	8000afe <execLcdTestTask+0xa>
  }

  printf("Starting lcdTestTask...\r\n");
 8000b14:	485e      	ldr	r0, [pc, #376]	; (8000c90 <execLcdTestTask+0x19c>)
 8000b16:	f009 f8b3 	bl	8009c80 <puts>

  printf("Starting internal framebuffer test...\r\n");
 8000b1a:	485e      	ldr	r0, [pc, #376]	; (8000c94 <execLcdTestTask+0x1a0>)
 8000b1c:	f009 f8b0 	bl	8009c80 <puts>

  // Allocate framebuffer
  uint8_t *framebuffer = malloc(480*272*3);
 8000b20:	485d      	ldr	r0, [pc, #372]	; (8000c98 <execLcdTestTask+0x1a4>)
 8000b22:	f008 fb07 	bl	8009134 <malloc>
 8000b26:	4603      	mov	r3, r0
 8000b28:	60bb      	str	r3, [r7, #8]

  if(framebuffer == NULL)
 8000b2a:	68bb      	ldr	r3, [r7, #8]
 8000b2c:	2b00      	cmp	r3, #0
 8000b2e:	d104      	bne.n	8000b3a <execLcdTestTask+0x46>
  {
    printf("Could not allocate memory for framebuffer!\r\n");
 8000b30:	485a      	ldr	r0, [pc, #360]	; (8000c9c <execLcdTestTask+0x1a8>)
 8000b32:	f009 f8a5 	bl	8009c80 <puts>
    Error_Handler();
 8000b36:	f001 f839 	bl	8001bac <Error_Handler>
  }

  // Set LTDC framebuffer address
  if(HAL_LTDC_SetAddress(&hltdc, (uint32_t)framebuffer, LTDC_LAYER_1) != HAL_OK)
 8000b3a:	68bb      	ldr	r3, [r7, #8]
 8000b3c:	2200      	movs	r2, #0
 8000b3e:	4619      	mov	r1, r3
 8000b40:	4857      	ldr	r0, [pc, #348]	; (8000ca0 <execLcdTestTask+0x1ac>)
 8000b42:	f003 f8b1 	bl	8003ca8 <HAL_LTDC_SetAddress>
 8000b46:	4603      	mov	r3, r0
 8000b48:	2b00      	cmp	r3, #0
 8000b4a:	d004      	beq.n	8000b56 <execLcdTestTask+0x62>
  {
    printf("Error setting framebuffer address!\r\n");
 8000b4c:	4855      	ldr	r0, [pc, #340]	; (8000ca4 <execLcdTestTask+0x1b0>)
 8000b4e:	f009 f897 	bl	8009c80 <puts>
    Error_Handler();
 8000b52:	f001 f82b 	bl	8001bac <Error_Handler>
  }

  // Turn on display
  HAL_GPIO_WritePin(LTDC_BL_GPIO_Port, LTDC_BL_Pin, GPIO_PIN_SET);
 8000b56:	2201      	movs	r2, #1
 8000b58:	2108      	movs	r1, #8
 8000b5a:	4853      	ldr	r0, [pc, #332]	; (8000ca8 <execLcdTestTask+0x1b4>)
 8000b5c:	f002 fd78 	bl	8003650 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LTDC_RST_GPIO_Port, LTDC_RST_Pin, GPIO_PIN_SET);
 8000b60:	2201      	movs	r2, #1
 8000b62:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000b66:	4851      	ldr	r0, [pc, #324]	; (8000cac <execLcdTestTask+0x1b8>)
 8000b68:	f002 fd72 	bl	8003650 <HAL_GPIO_WritePin>

  // Write red to the display
  uint8_t *fb = framebuffer;
 8000b6c:	68bb      	ldr	r3, [r7, #8]
 8000b6e:	60fb      	str	r3, [r7, #12]

  while(fb < (uint8_t *)(framebuffer + (480*272*3)))
 8000b70:	e00e      	b.n	8000b90 <execLcdTestTask+0x9c>
  {
    *fb++ = 0x00;   // Blue
 8000b72:	68fb      	ldr	r3, [r7, #12]
 8000b74:	1c5a      	adds	r2, r3, #1
 8000b76:	60fa      	str	r2, [r7, #12]
 8000b78:	2200      	movs	r2, #0
 8000b7a:	701a      	strb	r2, [r3, #0]
    *fb++ = 0x00;   // Green
 8000b7c:	68fb      	ldr	r3, [r7, #12]
 8000b7e:	1c5a      	adds	r2, r3, #1
 8000b80:	60fa      	str	r2, [r7, #12]
 8000b82:	2200      	movs	r2, #0
 8000b84:	701a      	strb	r2, [r3, #0]
    *fb++ = 0xFF;   // Red
 8000b86:	68fb      	ldr	r3, [r7, #12]
 8000b88:	1c5a      	adds	r2, r3, #1
 8000b8a:	60fa      	str	r2, [r7, #12]
 8000b8c:	22ff      	movs	r2, #255	; 0xff
 8000b8e:	701a      	strb	r2, [r3, #0]
  while(fb < (uint8_t *)(framebuffer + (480*272*3)))
 8000b90:	68ba      	ldr	r2, [r7, #8]
 8000b92:	4b41      	ldr	r3, [pc, #260]	; (8000c98 <execLcdTestTask+0x1a4>)
 8000b94:	4413      	add	r3, r2
 8000b96:	68fa      	ldr	r2, [r7, #12]
 8000b98:	429a      	cmp	r2, r3
 8000b9a:	d3ea      	bcc.n	8000b72 <execLcdTestTask+0x7e>
  }

  osDelay(1000);
 8000b9c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000ba0:	f005 fd1c 	bl	80065dc <osDelay>

  // Write green to the display
  fb = framebuffer;
 8000ba4:	68bb      	ldr	r3, [r7, #8]
 8000ba6:	60fb      	str	r3, [r7, #12]

  while(fb < (uint8_t *)(framebuffer + (480*272*3)))
 8000ba8:	e00e      	b.n	8000bc8 <execLcdTestTask+0xd4>
  {
    *fb++ = 0x00;   // Blue
 8000baa:	68fb      	ldr	r3, [r7, #12]
 8000bac:	1c5a      	adds	r2, r3, #1
 8000bae:	60fa      	str	r2, [r7, #12]
 8000bb0:	2200      	movs	r2, #0
 8000bb2:	701a      	strb	r2, [r3, #0]
    *fb++ = 0xFF;   // Green
 8000bb4:	68fb      	ldr	r3, [r7, #12]
 8000bb6:	1c5a      	adds	r2, r3, #1
 8000bb8:	60fa      	str	r2, [r7, #12]
 8000bba:	22ff      	movs	r2, #255	; 0xff
 8000bbc:	701a      	strb	r2, [r3, #0]
    *fb++ = 0x00;   // Red
 8000bbe:	68fb      	ldr	r3, [r7, #12]
 8000bc0:	1c5a      	adds	r2, r3, #1
 8000bc2:	60fa      	str	r2, [r7, #12]
 8000bc4:	2200      	movs	r2, #0
 8000bc6:	701a      	strb	r2, [r3, #0]
  while(fb < (uint8_t *)(framebuffer + (480*272*3)))
 8000bc8:	68ba      	ldr	r2, [r7, #8]
 8000bca:	4b33      	ldr	r3, [pc, #204]	; (8000c98 <execLcdTestTask+0x1a4>)
 8000bcc:	4413      	add	r3, r2
 8000bce:	68fa      	ldr	r2, [r7, #12]
 8000bd0:	429a      	cmp	r2, r3
 8000bd2:	d3ea      	bcc.n	8000baa <execLcdTestTask+0xb6>
  }

  osDelay(1000);
 8000bd4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000bd8:	f005 fd00 	bl	80065dc <osDelay>

  // Write blue to the display
  fb = framebuffer;
 8000bdc:	68bb      	ldr	r3, [r7, #8]
 8000bde:	60fb      	str	r3, [r7, #12]

  while(fb < (uint8_t *)(framebuffer + (480*272*3)))
 8000be0:	e00e      	b.n	8000c00 <execLcdTestTask+0x10c>
  {
    *fb++ = 0xFF;   // Blue
 8000be2:	68fb      	ldr	r3, [r7, #12]
 8000be4:	1c5a      	adds	r2, r3, #1
 8000be6:	60fa      	str	r2, [r7, #12]
 8000be8:	22ff      	movs	r2, #255	; 0xff
 8000bea:	701a      	strb	r2, [r3, #0]
    *fb++ = 0x00;   // Green
 8000bec:	68fb      	ldr	r3, [r7, #12]
 8000bee:	1c5a      	adds	r2, r3, #1
 8000bf0:	60fa      	str	r2, [r7, #12]
 8000bf2:	2200      	movs	r2, #0
 8000bf4:	701a      	strb	r2, [r3, #0]
    *fb++ = 0x00;   // Red
 8000bf6:	68fb      	ldr	r3, [r7, #12]
 8000bf8:	1c5a      	adds	r2, r3, #1
 8000bfa:	60fa      	str	r2, [r7, #12]
 8000bfc:	2200      	movs	r2, #0
 8000bfe:	701a      	strb	r2, [r3, #0]
  while(fb < (uint8_t *)(framebuffer + (480*272*3)))
 8000c00:	68ba      	ldr	r2, [r7, #8]
 8000c02:	4b25      	ldr	r3, [pc, #148]	; (8000c98 <execLcdTestTask+0x1a4>)
 8000c04:	4413      	add	r3, r2
 8000c06:	68fa      	ldr	r2, [r7, #12]
 8000c08:	429a      	cmp	r2, r3
 8000c0a:	d3ea      	bcc.n	8000be2 <execLcdTestTask+0xee>
  }

  osDelay(1000);
 8000c0c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000c10:	f005 fce4 	bl	80065dc <osDelay>

  // Write white to the display
  fb = framebuffer;
 8000c14:	68bb      	ldr	r3, [r7, #8]
 8000c16:	60fb      	str	r3, [r7, #12]

  while(fb < (uint8_t *)(framebuffer + (480*272*3)))
 8000c18:	e00e      	b.n	8000c38 <execLcdTestTask+0x144>
  {
    *fb++ = 0xFF;   // Blue
 8000c1a:	68fb      	ldr	r3, [r7, #12]
 8000c1c:	1c5a      	adds	r2, r3, #1
 8000c1e:	60fa      	str	r2, [r7, #12]
 8000c20:	22ff      	movs	r2, #255	; 0xff
 8000c22:	701a      	strb	r2, [r3, #0]
    *fb++ = 0xFF;   // Green
 8000c24:	68fb      	ldr	r3, [r7, #12]
 8000c26:	1c5a      	adds	r2, r3, #1
 8000c28:	60fa      	str	r2, [r7, #12]
 8000c2a:	22ff      	movs	r2, #255	; 0xff
 8000c2c:	701a      	strb	r2, [r3, #0]
    *fb++ = 0xFF;   // Red
 8000c2e:	68fb      	ldr	r3, [r7, #12]
 8000c30:	1c5a      	adds	r2, r3, #1
 8000c32:	60fa      	str	r2, [r7, #12]
 8000c34:	22ff      	movs	r2, #255	; 0xff
 8000c36:	701a      	strb	r2, [r3, #0]
  while(fb < (uint8_t *)(framebuffer + (480*272*3)))
 8000c38:	68ba      	ldr	r2, [r7, #8]
 8000c3a:	4b17      	ldr	r3, [pc, #92]	; (8000c98 <execLcdTestTask+0x1a4>)
 8000c3c:	4413      	add	r3, r2
 8000c3e:	68fa      	ldr	r2, [r7, #12]
 8000c40:	429a      	cmp	r2, r3
 8000c42:	d3ea      	bcc.n	8000c1a <execLcdTestTask+0x126>
  }

  osDelay(1000);
 8000c44:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000c48:	f005 fcc8 	bl	80065dc <osDelay>

  // Turn off display
  HAL_GPIO_WritePin(LTDC_BL_GPIO_Port, LTDC_BL_Pin, GPIO_PIN_RESET);
 8000c4c:	2200      	movs	r2, #0
 8000c4e:	2108      	movs	r1, #8
 8000c50:	4815      	ldr	r0, [pc, #84]	; (8000ca8 <execLcdTestTask+0x1b4>)
 8000c52:	f002 fcfd 	bl	8003650 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LTDC_RST_GPIO_Port, LTDC_RST_Pin, GPIO_PIN_RESET);
 8000c56:	2200      	movs	r2, #0
 8000c58:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000c5c:	4813      	ldr	r0, [pc, #76]	; (8000cac <execLcdTestTask+0x1b8>)
 8000c5e:	f002 fcf7 	bl	8003650 <HAL_GPIO_WritePin>

  printf("Ending lcdTestTask...\r\n");
 8000c62:	4813      	ldr	r0, [pc, #76]	; (8000cb0 <execLcdTestTask+0x1bc>)
 8000c64:	f009 f80c 	bl	8009c80 <puts>

  free(framebuffer);
 8000c68:	68b8      	ldr	r0, [r7, #8]
 8000c6a:	f008 fa6b 	bl	8009144 <free>
  osMutexRelease(mutexLCDHandle);
 8000c6e:	4b07      	ldr	r3, [pc, #28]	; (8000c8c <execLcdTestTask+0x198>)
 8000c70:	681b      	ldr	r3, [r3, #0]
 8000c72:	4618      	mov	r0, r3
 8000c74:	f005 fd2c 	bl	80066d0 <osMutexRelease>
  osThreadTerminate(lcdTestTaskHandle);
 8000c78:	4b0e      	ldr	r3, [pc, #56]	; (8000cb4 <execLcdTestTask+0x1c0>)
 8000c7a:	681b      	ldr	r3, [r3, #0]
 8000c7c:	4618      	mov	r0, r3
 8000c7e:	f005 fc8f 	bl	80065a0 <osThreadTerminate>
  /* USER CODE END execLcdTestTask */
}
 8000c82:	bf00      	nop
 8000c84:	3710      	adds	r7, #16
 8000c86:	46bd      	mov	sp, r7
 8000c88:	bd80      	pop	{r7, pc}
 8000c8a:	bf00      	nop
 8000c8c:	200106c4 	.word	0x200106c4
 8000c90:	0800bb20 	.word	0x0800bb20
 8000c94:	0800bb3c 	.word	0x0800bb3c
 8000c98:	0005fa00 	.word	0x0005fa00
 8000c9c:	0800bb64 	.word	0x0800bb64
 8000ca0:	20010730 	.word	0x20010730
 8000ca4:	0800bb90 	.word	0x0800bb90
 8000ca8:	40021000 	.word	0x40021000
 8000cac:	40022000 	.word	0x40022000
 8000cb0:	0800bbb4 	.word	0x0800bbb4
 8000cb4:	200106d4 	.word	0x200106d4

08000cb8 <execSdramTestTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_execSdramTestTask */
void execSdramTestTask(void const * argument)
{
 8000cb8:	b580      	push	{r7, lr}
 8000cba:	b08c      	sub	sp, #48	; 0x30
 8000cbc:	af02      	add	r7, sp, #8
 8000cbe:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN execSdramTestTask */
  volatile uint32_t *externalRAM = (uint32_t *)IS42S32800G_ADDRESS;
 8000cc0:	f04f 4340 	mov.w	r3, #3221225472	; 0xc0000000
 8000cc4:	61fb      	str	r3, [r7, #28]
  const uint32_t sizeRAM = IS42S32800G_SIZE;
 8000cc6:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8000cca:	61bb      	str	r3, [r7, #24]
  uint32_t i = 0;
 8000ccc:	2300      	movs	r3, #0
 8000cce:	627b      	str	r3, [r7, #36]	; 0x24
  int32_t before, after;
  float elapsed;

  // Acquire SDRAM mutex
  while(osMutexWait(mutexSDRAMHandle, 0) != osOK)
 8000cd0:	e001      	b.n	8000cd6 <execSdramTestTask+0x1e>
  {
    osThreadYield();
 8000cd2:	f005 fc71 	bl	80065b8 <osThreadYield>
  while(osMutexWait(mutexSDRAMHandle, 0) != osOK)
 8000cd6:	4ba8      	ldr	r3, [pc, #672]	; (8000f78 <execSdramTestTask+0x2c0>)
 8000cd8:	681b      	ldr	r3, [r3, #0]
 8000cda:	2100      	movs	r1, #0
 8000cdc:	4618      	mov	r0, r3
 8000cde:	f005 fca9 	bl	8006634 <osMutexWait>
 8000ce2:	4603      	mov	r3, r0
 8000ce4:	2b00      	cmp	r3, #0
 8000ce6:	d1f4      	bne.n	8000cd2 <execSdramTestTask+0x1a>
  }

  printf("Starting sdramTestTask...\r\n");
 8000ce8:	48a4      	ldr	r0, [pc, #656]	; (8000f7c <execSdramTestTask+0x2c4>)
 8000cea:	f008 ffc9 	bl	8009c80 <puts>

  // Write Test
  before = HAL_GetTick();
 8000cee:	f001 ff47 	bl	8002b80 <HAL_GetTick>
 8000cf2:	4603      	mov	r3, r0
 8000cf4:	617b      	str	r3, [r7, #20]
  while(i < (sizeRAM/4))
 8000cf6:	e008      	b.n	8000d0a <execSdramTestTask+0x52>
  {
      *(externalRAM + i) = i;
 8000cf8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000cfa:	009b      	lsls	r3, r3, #2
 8000cfc:	69fa      	ldr	r2, [r7, #28]
 8000cfe:	4413      	add	r3, r2
 8000d00:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000d02:	601a      	str	r2, [r3, #0]
      i++;
 8000d04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d06:	3301      	adds	r3, #1
 8000d08:	627b      	str	r3, [r7, #36]	; 0x24
  while(i < (sizeRAM/4))
 8000d0a:	69bb      	ldr	r3, [r7, #24]
 8000d0c:	089b      	lsrs	r3, r3, #2
 8000d0e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000d10:	429a      	cmp	r2, r3
 8000d12:	d3f1      	bcc.n	8000cf8 <execSdramTestTask+0x40>
  }
  after = HAL_GetTick();
 8000d14:	f001 ff34 	bl	8002b80 <HAL_GetTick>
 8000d18:	4603      	mov	r3, r0
 8000d1a:	613b      	str	r3, [r7, #16]

  elapsed = ((after - before) / 1000.0);
 8000d1c:	693a      	ldr	r2, [r7, #16]
 8000d1e:	697b      	ldr	r3, [r7, #20]
 8000d20:	1ad3      	subs	r3, r2, r3
 8000d22:	ee07 3a90 	vmov	s15, r3
 8000d26:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8000d2a:	ed9f 5b91 	vldr	d5, [pc, #580]	; 8000f70 <execSdramTestTask+0x2b8>
 8000d2e:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8000d32:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000d36:	edc7 7a03 	vstr	s15, [r7, #12]

  printf("RAM - Wrote %ld words in %3.2f seconds (%3.2fMBs)\n",
 8000d3a:	edd7 7a03 	vldr	s15, [r7, #12]
 8000d3e:	eeb7 5ae7 	vcvt.f64.f32	d5, s15
          i, elapsed, ((((i * 4) / 1024) / 1024) / elapsed) );
 8000d42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d44:	009b      	lsls	r3, r3, #2
 8000d46:	0d1b      	lsrs	r3, r3, #20
 8000d48:	ee07 3a90 	vmov	s15, r3
 8000d4c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8000d50:	ed97 7a03 	vldr	s14, [r7, #12]
 8000d54:	eec6 7a87 	vdiv.f32	s15, s13, s14
  printf("RAM - Wrote %ld words in %3.2f seconds (%3.2fMBs)\n",
 8000d58:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000d5c:	ed8d 7b00 	vstr	d7, [sp]
 8000d60:	ec53 2b15 	vmov	r2, r3, d5
 8000d64:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8000d66:	4886      	ldr	r0, [pc, #536]	; (8000f80 <execSdramTestTask+0x2c8>)
 8000d68:	f008 ff04 	bl	8009b74 <iprintf>

  // Read Test
  i = 0;
 8000d6c:	2300      	movs	r3, #0
 8000d6e:	627b      	str	r3, [r7, #36]	; 0x24

  before = HAL_GetTick();
 8000d70:	f001 ff06 	bl	8002b80 <HAL_GetTick>
 8000d74:	4603      	mov	r3, r0
 8000d76:	617b      	str	r3, [r7, #20]
  while(i < (sizeRAM/4))
 8000d78:	e00a      	b.n	8000d90 <execSdramTestTask+0xd8>
  {
      if(*(externalRAM + i) != i)
 8000d7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d7c:	009b      	lsls	r3, r3, #2
 8000d7e:	69fa      	ldr	r2, [r7, #28]
 8000d80:	4413      	add	r3, r2
 8000d82:	681b      	ldr	r3, [r3, #0]
 8000d84:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000d86:	429a      	cmp	r2, r3
 8000d88:	d108      	bne.n	8000d9c <execSdramTestTask+0xe4>
      {
          break;
      }
      else
      {
          i++;
 8000d8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d8c:	3301      	adds	r3, #1
 8000d8e:	627b      	str	r3, [r7, #36]	; 0x24
  while(i < (sizeRAM/4))
 8000d90:	69bb      	ldr	r3, [r7, #24]
 8000d92:	089b      	lsrs	r3, r3, #2
 8000d94:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000d96:	429a      	cmp	r2, r3
 8000d98:	d3ef      	bcc.n	8000d7a <execSdramTestTask+0xc2>
 8000d9a:	e000      	b.n	8000d9e <execSdramTestTask+0xe6>
          break;
 8000d9c:	bf00      	nop
      }
  }
  after = HAL_GetTick();
 8000d9e:	f001 feef 	bl	8002b80 <HAL_GetTick>
 8000da2:	4603      	mov	r3, r0
 8000da4:	613b      	str	r3, [r7, #16]

  elapsed = ((after - before) / 1000.0);
 8000da6:	693a      	ldr	r2, [r7, #16]
 8000da8:	697b      	ldr	r3, [r7, #20]
 8000daa:	1ad3      	subs	r3, r2, r3
 8000dac:	ee07 3a90 	vmov	s15, r3
 8000db0:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8000db4:	ed9f 5b6e 	vldr	d5, [pc, #440]	; 8000f70 <execSdramTestTask+0x2b8>
 8000db8:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8000dbc:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000dc0:	edc7 7a03 	vstr	s15, [r7, #12]

  printf("RAM - Read %ld words in %3.2f seconds (%3.2fMBs)\n",
 8000dc4:	edd7 7a03 	vldr	s15, [r7, #12]
 8000dc8:	eeb7 5ae7 	vcvt.f64.f32	d5, s15
          i, elapsed, ((((i * 4) / 1024) / 1024) / elapsed) );
 8000dcc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000dce:	009b      	lsls	r3, r3, #2
 8000dd0:	0d1b      	lsrs	r3, r3, #20
 8000dd2:	ee07 3a90 	vmov	s15, r3
 8000dd6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8000dda:	ed97 7a03 	vldr	s14, [r7, #12]
 8000dde:	eec6 7a87 	vdiv.f32	s15, s13, s14
  printf("RAM - Read %ld words in %3.2f seconds (%3.2fMBs)\n",
 8000de2:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000de6:	ed8d 7b00 	vstr	d7, [sp]
 8000dea:	ec53 2b15 	vmov	r2, r3, d5
 8000dee:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8000df0:	4864      	ldr	r0, [pc, #400]	; (8000f84 <execSdramTestTask+0x2cc>)
 8000df2:	f008 febf 	bl	8009b74 <iprintf>

  // Framebuffer in external SDRAM

  // Acquire LCD mutex
  while(osMutexWait(mutexLCDHandle, 0) != osOK)
 8000df6:	e001      	b.n	8000dfc <execSdramTestTask+0x144>
  {
    osThreadYield();
 8000df8:	f005 fbde 	bl	80065b8 <osThreadYield>
  while(osMutexWait(mutexLCDHandle, 0) != osOK)
 8000dfc:	4b62      	ldr	r3, [pc, #392]	; (8000f88 <execSdramTestTask+0x2d0>)
 8000dfe:	681b      	ldr	r3, [r3, #0]
 8000e00:	2100      	movs	r1, #0
 8000e02:	4618      	mov	r0, r3
 8000e04:	f005 fc16 	bl	8006634 <osMutexWait>
 8000e08:	4603      	mov	r3, r0
 8000e0a:	2b00      	cmp	r3, #0
 8000e0c:	d1f4      	bne.n	8000df8 <execSdramTestTask+0x140>
  }

  printf("Starting external framebuffer test...\r\n");
 8000e0e:	485f      	ldr	r0, [pc, #380]	; (8000f8c <execSdramTestTask+0x2d4>)
 8000e10:	f008 ff36 	bl	8009c80 <puts>

  uint8_t *framebuffer = (uint8_t *)0xC0000000;
 8000e14:	f04f 4340 	mov.w	r3, #3221225472	; 0xc0000000
 8000e18:	60bb      	str	r3, [r7, #8]

  if(HAL_LTDC_SetAddress(&hltdc, (uint32_t)framebuffer, LTDC_LAYER_1) != HAL_OK)
 8000e1a:	68bb      	ldr	r3, [r7, #8]
 8000e1c:	2200      	movs	r2, #0
 8000e1e:	4619      	mov	r1, r3
 8000e20:	485b      	ldr	r0, [pc, #364]	; (8000f90 <execSdramTestTask+0x2d8>)
 8000e22:	f002 ff41 	bl	8003ca8 <HAL_LTDC_SetAddress>
 8000e26:	4603      	mov	r3, r0
 8000e28:	2b00      	cmp	r3, #0
 8000e2a:	d004      	beq.n	8000e36 <execSdramTestTask+0x17e>
  {
    printf("Error changing LTDC framebuffer address!");
 8000e2c:	4859      	ldr	r0, [pc, #356]	; (8000f94 <execSdramTestTask+0x2dc>)
 8000e2e:	f008 fea1 	bl	8009b74 <iprintf>
    Error_Handler();
 8000e32:	f000 febb 	bl	8001bac <Error_Handler>
  }

  // Turn on display
  HAL_GPIO_WritePin(LTDC_BL_GPIO_Port, LTDC_BL_Pin, GPIO_PIN_SET);
 8000e36:	2201      	movs	r2, #1
 8000e38:	2108      	movs	r1, #8
 8000e3a:	4857      	ldr	r0, [pc, #348]	; (8000f98 <execSdramTestTask+0x2e0>)
 8000e3c:	f002 fc08 	bl	8003650 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LTDC_RST_GPIO_Port, LTDC_RST_Pin, GPIO_PIN_SET);
 8000e40:	2201      	movs	r2, #1
 8000e42:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000e46:	4855      	ldr	r0, [pc, #340]	; (8000f9c <execSdramTestTask+0x2e4>)
 8000e48:	f002 fc02 	bl	8003650 <HAL_GPIO_WritePin>

  // Write red to the display
  uint8_t *fb = framebuffer;
 8000e4c:	68bb      	ldr	r3, [r7, #8]
 8000e4e:	623b      	str	r3, [r7, #32]

  while(fb < (uint8_t *)(framebuffer + (480*272*3)))
 8000e50:	e00e      	b.n	8000e70 <execSdramTestTask+0x1b8>
  {
    *fb++ = 0x00;   // Blue
 8000e52:	6a3b      	ldr	r3, [r7, #32]
 8000e54:	1c5a      	adds	r2, r3, #1
 8000e56:	623a      	str	r2, [r7, #32]
 8000e58:	2200      	movs	r2, #0
 8000e5a:	701a      	strb	r2, [r3, #0]
    *fb++ = 0x00;   // Green
 8000e5c:	6a3b      	ldr	r3, [r7, #32]
 8000e5e:	1c5a      	adds	r2, r3, #1
 8000e60:	623a      	str	r2, [r7, #32]
 8000e62:	2200      	movs	r2, #0
 8000e64:	701a      	strb	r2, [r3, #0]
    *fb++ = 0xFF;   // Red
 8000e66:	6a3b      	ldr	r3, [r7, #32]
 8000e68:	1c5a      	adds	r2, r3, #1
 8000e6a:	623a      	str	r2, [r7, #32]
 8000e6c:	22ff      	movs	r2, #255	; 0xff
 8000e6e:	701a      	strb	r2, [r3, #0]
  while(fb < (uint8_t *)(framebuffer + (480*272*3)))
 8000e70:	68ba      	ldr	r2, [r7, #8]
 8000e72:	4b4b      	ldr	r3, [pc, #300]	; (8000fa0 <execSdramTestTask+0x2e8>)
 8000e74:	4413      	add	r3, r2
 8000e76:	6a3a      	ldr	r2, [r7, #32]
 8000e78:	429a      	cmp	r2, r3
 8000e7a:	d3ea      	bcc.n	8000e52 <execSdramTestTask+0x19a>
  }

  osDelay(1000);
 8000e7c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000e80:	f005 fbac 	bl	80065dc <osDelay>

  // Write green to the display
  fb = framebuffer;
 8000e84:	68bb      	ldr	r3, [r7, #8]
 8000e86:	623b      	str	r3, [r7, #32]

  while(fb < (uint8_t *)(framebuffer + (480*272*3)))
 8000e88:	e00e      	b.n	8000ea8 <execSdramTestTask+0x1f0>
  {
    *fb++ = 0x00;   // Blue
 8000e8a:	6a3b      	ldr	r3, [r7, #32]
 8000e8c:	1c5a      	adds	r2, r3, #1
 8000e8e:	623a      	str	r2, [r7, #32]
 8000e90:	2200      	movs	r2, #0
 8000e92:	701a      	strb	r2, [r3, #0]
    *fb++ = 0xFF;   // Green
 8000e94:	6a3b      	ldr	r3, [r7, #32]
 8000e96:	1c5a      	adds	r2, r3, #1
 8000e98:	623a      	str	r2, [r7, #32]
 8000e9a:	22ff      	movs	r2, #255	; 0xff
 8000e9c:	701a      	strb	r2, [r3, #0]
    *fb++ = 0x00;   // Red
 8000e9e:	6a3b      	ldr	r3, [r7, #32]
 8000ea0:	1c5a      	adds	r2, r3, #1
 8000ea2:	623a      	str	r2, [r7, #32]
 8000ea4:	2200      	movs	r2, #0
 8000ea6:	701a      	strb	r2, [r3, #0]
  while(fb < (uint8_t *)(framebuffer + (480*272*3)))
 8000ea8:	68ba      	ldr	r2, [r7, #8]
 8000eaa:	4b3d      	ldr	r3, [pc, #244]	; (8000fa0 <execSdramTestTask+0x2e8>)
 8000eac:	4413      	add	r3, r2
 8000eae:	6a3a      	ldr	r2, [r7, #32]
 8000eb0:	429a      	cmp	r2, r3
 8000eb2:	d3ea      	bcc.n	8000e8a <execSdramTestTask+0x1d2>
  }

  osDelay(1000);
 8000eb4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000eb8:	f005 fb90 	bl	80065dc <osDelay>

  // Write blue to the display
  fb = framebuffer;
 8000ebc:	68bb      	ldr	r3, [r7, #8]
 8000ebe:	623b      	str	r3, [r7, #32]

  while(fb < (uint8_t *)(framebuffer + (480*272*3)))
 8000ec0:	e00e      	b.n	8000ee0 <execSdramTestTask+0x228>
  {
    *fb++ = 0xFF;   // Blue
 8000ec2:	6a3b      	ldr	r3, [r7, #32]
 8000ec4:	1c5a      	adds	r2, r3, #1
 8000ec6:	623a      	str	r2, [r7, #32]
 8000ec8:	22ff      	movs	r2, #255	; 0xff
 8000eca:	701a      	strb	r2, [r3, #0]
    *fb++ = 0x00;   // Green
 8000ecc:	6a3b      	ldr	r3, [r7, #32]
 8000ece:	1c5a      	adds	r2, r3, #1
 8000ed0:	623a      	str	r2, [r7, #32]
 8000ed2:	2200      	movs	r2, #0
 8000ed4:	701a      	strb	r2, [r3, #0]
    *fb++ = 0x00;   // Red
 8000ed6:	6a3b      	ldr	r3, [r7, #32]
 8000ed8:	1c5a      	adds	r2, r3, #1
 8000eda:	623a      	str	r2, [r7, #32]
 8000edc:	2200      	movs	r2, #0
 8000ede:	701a      	strb	r2, [r3, #0]
  while(fb < (uint8_t *)(framebuffer + (480*272*3)))
 8000ee0:	68ba      	ldr	r2, [r7, #8]
 8000ee2:	4b2f      	ldr	r3, [pc, #188]	; (8000fa0 <execSdramTestTask+0x2e8>)
 8000ee4:	4413      	add	r3, r2
 8000ee6:	6a3a      	ldr	r2, [r7, #32]
 8000ee8:	429a      	cmp	r2, r3
 8000eea:	d3ea      	bcc.n	8000ec2 <execSdramTestTask+0x20a>
  }

  osDelay(1000);
 8000eec:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000ef0:	f005 fb74 	bl	80065dc <osDelay>

  // Write white to the display
  fb = framebuffer;
 8000ef4:	68bb      	ldr	r3, [r7, #8]
 8000ef6:	623b      	str	r3, [r7, #32]

  while(fb < (uint8_t *)(framebuffer + (480*272*3)))
 8000ef8:	e00e      	b.n	8000f18 <execSdramTestTask+0x260>
  {
    *fb++ = 0xFF;   // Blue
 8000efa:	6a3b      	ldr	r3, [r7, #32]
 8000efc:	1c5a      	adds	r2, r3, #1
 8000efe:	623a      	str	r2, [r7, #32]
 8000f00:	22ff      	movs	r2, #255	; 0xff
 8000f02:	701a      	strb	r2, [r3, #0]
    *fb++ = 0xFF;   // Green
 8000f04:	6a3b      	ldr	r3, [r7, #32]
 8000f06:	1c5a      	adds	r2, r3, #1
 8000f08:	623a      	str	r2, [r7, #32]
 8000f0a:	22ff      	movs	r2, #255	; 0xff
 8000f0c:	701a      	strb	r2, [r3, #0]
    *fb++ = 0xFF;   // Red
 8000f0e:	6a3b      	ldr	r3, [r7, #32]
 8000f10:	1c5a      	adds	r2, r3, #1
 8000f12:	623a      	str	r2, [r7, #32]
 8000f14:	22ff      	movs	r2, #255	; 0xff
 8000f16:	701a      	strb	r2, [r3, #0]
  while(fb < (uint8_t *)(framebuffer + (480*272*3)))
 8000f18:	68ba      	ldr	r2, [r7, #8]
 8000f1a:	4b21      	ldr	r3, [pc, #132]	; (8000fa0 <execSdramTestTask+0x2e8>)
 8000f1c:	4413      	add	r3, r2
 8000f1e:	6a3a      	ldr	r2, [r7, #32]
 8000f20:	429a      	cmp	r2, r3
 8000f22:	d3ea      	bcc.n	8000efa <execSdramTestTask+0x242>
  }

  osDelay(1000);
 8000f24:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000f28:	f005 fb58 	bl	80065dc <osDelay>

  // Turn off display
  HAL_GPIO_WritePin(LTDC_BL_GPIO_Port, LTDC_BL_Pin, GPIO_PIN_RESET);
 8000f2c:	2200      	movs	r2, #0
 8000f2e:	2108      	movs	r1, #8
 8000f30:	4819      	ldr	r0, [pc, #100]	; (8000f98 <execSdramTestTask+0x2e0>)
 8000f32:	f002 fb8d 	bl	8003650 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LTDC_RST_GPIO_Port, LTDC_RST_Pin, GPIO_PIN_RESET);
 8000f36:	2200      	movs	r2, #0
 8000f38:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000f3c:	4817      	ldr	r0, [pc, #92]	; (8000f9c <execSdramTestTask+0x2e4>)
 8000f3e:	f002 fb87 	bl	8003650 <HAL_GPIO_WritePin>

  printf("Ending sdramTestTask...\r\n");
 8000f42:	4818      	ldr	r0, [pc, #96]	; (8000fa4 <execSdramTestTask+0x2ec>)
 8000f44:	f008 fe9c 	bl	8009c80 <puts>
  osMutexRelease(mutexLCDHandle);
 8000f48:	4b0f      	ldr	r3, [pc, #60]	; (8000f88 <execSdramTestTask+0x2d0>)
 8000f4a:	681b      	ldr	r3, [r3, #0]
 8000f4c:	4618      	mov	r0, r3
 8000f4e:	f005 fbbf 	bl	80066d0 <osMutexRelease>
  osMutexRelease(mutexSDRAMHandle);
 8000f52:	4b09      	ldr	r3, [pc, #36]	; (8000f78 <execSdramTestTask+0x2c0>)
 8000f54:	681b      	ldr	r3, [r3, #0]
 8000f56:	4618      	mov	r0, r3
 8000f58:	f005 fbba 	bl	80066d0 <osMutexRelease>
  osThreadTerminate(sdramTestTaskHandle);
 8000f5c:	4b12      	ldr	r3, [pc, #72]	; (8000fa8 <execSdramTestTask+0x2f0>)
 8000f5e:	681b      	ldr	r3, [r3, #0]
 8000f60:	4618      	mov	r0, r3
 8000f62:	f005 fb1d 	bl	80065a0 <osThreadTerminate>
  /* USER CODE END execSdramTestTask */
}
 8000f66:	bf00      	nop
 8000f68:	3728      	adds	r7, #40	; 0x28
 8000f6a:	46bd      	mov	sp, r7
 8000f6c:	bd80      	pop	{r7, pc}
 8000f6e:	bf00      	nop
 8000f70:	00000000 	.word	0x00000000
 8000f74:	408f4000 	.word	0x408f4000
 8000f78:	200106c8 	.word	0x200106c8
 8000f7c:	0800bbcc 	.word	0x0800bbcc
 8000f80:	0800bbe8 	.word	0x0800bbe8
 8000f84:	0800bc1c 	.word	0x0800bc1c
 8000f88:	200106c4 	.word	0x200106c4
 8000f8c:	0800bc50 	.word	0x0800bc50
 8000f90:	20010730 	.word	0x20010730
 8000f94:	0800bc78 	.word	0x0800bc78
 8000f98:	40021000 	.word	0x40021000
 8000f9c:	40022000 	.word	0x40022000
 8000fa0:	0005fa00 	.word	0x0005fa00
 8000fa4:	0800bca4 	.word	0x0800bca4
 8000fa8:	200106c0 	.word	0x200106c0
 8000fac:	00000000 	.word	0x00000000

08000fb0 <execFlashTestTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_execFlashTestTask */
void execFlashTestTask(void const * argument)
{
 8000fb0:	b580      	push	{r7, lr}
 8000fb2:	b08a      	sub	sp, #40	; 0x28
 8000fb4:	af02      	add	r7, sp, #8
 8000fb6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN execFlashTestTask */
  while(osMutexWait(mutexFLASHHandle, 0) != osOK)
 8000fb8:	e001      	b.n	8000fbe <execFlashTestTask+0xe>
  {
    osThreadYield();
 8000fba:	f005 fafd 	bl	80065b8 <osThreadYield>
  while(osMutexWait(mutexFLASHHandle, 0) != osOK)
 8000fbe:	4b82      	ldr	r3, [pc, #520]	; (80011c8 <execFlashTestTask+0x218>)
 8000fc0:	681b      	ldr	r3, [r3, #0]
 8000fc2:	2100      	movs	r1, #0
 8000fc4:	4618      	mov	r0, r3
 8000fc6:	f005 fb35 	bl	8006634 <osMutexWait>
 8000fca:	4603      	mov	r3, r0
 8000fcc:	2b00      	cmp	r3, #0
 8000fce:	d1f4      	bne.n	8000fba <execFlashTestTask+0xa>
  }

  printf("Starting flashTestTask...\r\n");
 8000fd0:	487e      	ldr	r0, [pc, #504]	; (80011cc <execFlashTestTask+0x21c>)
 8000fd2:	f008 fe55 	bl	8009c80 <puts>
  uint8_t *buffer_test;

  // Create test data
  do
  {
    buffer_test = malloc((size_t)MT25QL512ABB_SECTOR_64K);
 8000fd6:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 8000fda:	f008 f8ab 	bl	8009134 <malloc>
 8000fde:	4603      	mov	r3, r0
 8000fe0:	617b      	str	r3, [r7, #20]

    if(buffer_test == NULL)
 8000fe2:	697b      	ldr	r3, [r7, #20]
 8000fe4:	2b00      	cmp	r3, #0
 8000fe6:	d102      	bne.n	8000fee <execFlashTestTask+0x3e>
    {
      osDelay(10);
 8000fe8:	200a      	movs	r0, #10
 8000fea:	f005 faf7 	bl	80065dc <osDelay>
    }
  }
  while(buffer_test == NULL);
 8000fee:	697b      	ldr	r3, [r7, #20]
 8000ff0:	2b00      	cmp	r3, #0
 8000ff2:	d0f0      	beq.n	8000fd6 <execFlashTestTask+0x26>

  for (var = 0; var < MT25QL512ABB_SECTOR_64K; var++)
 8000ff4:	2300      	movs	r3, #0
 8000ff6:	61fb      	str	r3, [r7, #28]
 8000ff8:	e008      	b.n	800100c <execFlashTestTask+0x5c>
  {
    buffer_test[var] = (var & 0xff);
 8000ffa:	697a      	ldr	r2, [r7, #20]
 8000ffc:	69fb      	ldr	r3, [r7, #28]
 8000ffe:	4413      	add	r3, r2
 8001000:	69fa      	ldr	r2, [r7, #28]
 8001002:	b2d2      	uxtb	r2, r2
 8001004:	701a      	strb	r2, [r3, #0]
  for (var = 0; var < MT25QL512ABB_SECTOR_64K; var++)
 8001006:	69fb      	ldr	r3, [r7, #28]
 8001008:	3301      	adds	r3, #1
 800100a:	61fb      	str	r3, [r7, #28]
 800100c:	69fb      	ldr	r3, [r7, #28]
 800100e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001012:	d3f2      	bcc.n	8000ffa <execFlashTestTask+0x4a>
  }

  // Exit memory mapped mode
  if(HAL_QSPI_Abort(&hqspi) != HAL_OK)
 8001014:	486e      	ldr	r0, [pc, #440]	; (80011d0 <execFlashTestTask+0x220>)
 8001016:	f003 fabc 	bl	8004592 <HAL_QSPI_Abort>
 800101a:	4603      	mov	r3, r0
 800101c:	2b00      	cmp	r3, #0
 800101e:	d001      	beq.n	8001024 <execFlashTestTask+0x74>
  {
    Error_Handler();
 8001020:	f000 fdc4 	bl	8001bac <Error_Handler>
  }

  // Erase Sector
  before = HAL_GetTick();
 8001024:	f001 fdac 	bl	8002b80 <HAL_GetTick>
 8001028:	4603      	mov	r3, r0
 800102a:	613b      	str	r3, [r7, #16]
  if(MT25QL512ABB_BlockErase(&hqspi,
 800102c:	2302      	movs	r3, #2
 800102e:	9300      	str	r3, [sp, #0]
 8001030:	4b68      	ldr	r3, [pc, #416]	; (80011d4 <execFlashTestTask+0x224>)
 8001032:	2201      	movs	r2, #1
 8001034:	2106      	movs	r1, #6
 8001036:	4866      	ldr	r0, [pc, #408]	; (80011d0 <execFlashTestTask+0x220>)
 8001038:	f001 fafa 	bl	8002630 <MT25QL512ABB_BlockErase>
 800103c:	4603      	mov	r3, r0
 800103e:	2b00      	cmp	r3, #0
 8001040:	d001      	beq.n	8001046 <execFlashTestTask+0x96>
                                MT25QL512ABB_4BYTES_SIZE,
                                1023 * MT25QL512ABB_SECTOR_64K,
                                MT25QL512ABB_ERASE_64K)
      != MT25QL512ABB_OK)
  {
    Error_Handler();
 8001042:	f000 fdb3 	bl	8001bac <Error_Handler>
  }

  // Poll WIP
  if(MT25QL512ABB_AutoPollingMemReady(&hqspi,
 8001046:	2200      	movs	r2, #0
 8001048:	2106      	movs	r1, #6
 800104a:	4861      	ldr	r0, [pc, #388]	; (80011d0 <execFlashTestTask+0x220>)
 800104c:	f001 f9c5 	bl	80023da <MT25QL512ABB_AutoPollingMemReady>
 8001050:	4603      	mov	r3, r0
 8001052:	2b00      	cmp	r3, #0
 8001054:	d001      	beq.n	800105a <execFlashTestTask+0xaa>
                                        MT25QL512ABB_QPI_MODE,
                                        MT25QL512ABB_DUALFLASH_DISABLE)
      != MT25QL512ABB_OK)
  {
    Error_Handler();
 8001056:	f000 fda9 	bl	8001bac <Error_Handler>
  }

  // Write test data
  for(int i = 0; i < MT25QL512ABB_SECTOR_64K /  MT25QL512ABB_PAGE_SIZE; i++)
 800105a:	2300      	movs	r3, #0
 800105c:	61bb      	str	r3, [r7, #24]
 800105e:	e02d      	b.n	80010bc <execFlashTestTask+0x10c>
  {
    // Set WIP
    if(MT25QL512ABB_WriteEnable(&hqspi,
 8001060:	2200      	movs	r2, #0
 8001062:	2106      	movs	r1, #6
 8001064:	485a      	ldr	r0, [pc, #360]	; (80011d0 <execFlashTestTask+0x220>)
 8001066:	f001 fc1f 	bl	80028a8 <MT25QL512ABB_WriteEnable>
 800106a:	4603      	mov	r3, r0
 800106c:	2b00      	cmp	r3, #0
 800106e:	d001      	beq.n	8001074 <execFlashTestTask+0xc4>
                                  MT25QL512ABB_QPI_MODE,
                                  MT25QL512ABB_DUALFLASH_DISABLE)
        != MT25QL512ABB_OK)

    {
      Error_Handler();
 8001070:	f000 fd9c 	bl	8001bac <Error_Handler>
    }
    // Program page
    if(MT25QL512ABB_PageProgram(&hqspi,
                                  MT25QL512ABB_QPI_MODE,
                                  MT25QL512ABB_4BYTES_SIZE,
                                  (buffer_test + (MT25QL512ABB_PAGE_SIZE * i)),
 8001074:	69bb      	ldr	r3, [r7, #24]
 8001076:	021b      	lsls	r3, r3, #8
    if(MT25QL512ABB_PageProgram(&hqspi,
 8001078:	697a      	ldr	r2, [r7, #20]
 800107a:	18d1      	adds	r1, r2, r3
                                  ((1023 * MT25QL512ABB_SECTOR_64K) + (MT25QL512ABB_PAGE_SIZE * i)),
 800107c:	69ba      	ldr	r2, [r7, #24]
 800107e:	4b56      	ldr	r3, [pc, #344]	; (80011d8 <execFlashTestTask+0x228>)
 8001080:	4413      	add	r3, r2
    if(MT25QL512ABB_PageProgram(&hqspi,
 8001082:	021b      	lsls	r3, r3, #8
 8001084:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001088:	9201      	str	r2, [sp, #4]
 800108a:	9300      	str	r3, [sp, #0]
 800108c:	460b      	mov	r3, r1
 800108e:	2201      	movs	r2, #1
 8001090:	2106      	movs	r1, #6
 8001092:	484f      	ldr	r0, [pc, #316]	; (80011d0 <execFlashTestTask+0x220>)
 8001094:	f001 fa0c 	bl	80024b0 <MT25QL512ABB_PageProgram>
 8001098:	4603      	mov	r3, r0
 800109a:	2b00      	cmp	r3, #0
 800109c:	d001      	beq.n	80010a2 <execFlashTestTask+0xf2>
                                  MT25QL512ABB_PAGE_SIZE)
        != MT25QL512ABB_OK)
    {
      Error_Handler();
 800109e:	f000 fd85 	bl	8001bac <Error_Handler>
    }
    // Poll WIP
    if(MT25QL512ABB_AutoPollingMemReady(&hqspi,
 80010a2:	2200      	movs	r2, #0
 80010a4:	2106      	movs	r1, #6
 80010a6:	484a      	ldr	r0, [pc, #296]	; (80011d0 <execFlashTestTask+0x220>)
 80010a8:	f001 f997 	bl	80023da <MT25QL512ABB_AutoPollingMemReady>
 80010ac:	4603      	mov	r3, r0
 80010ae:	2b00      	cmp	r3, #0
 80010b0:	d001      	beq.n	80010b6 <execFlashTestTask+0x106>
                                          MT25QL512ABB_QPI_MODE,
                                          MT25QL512ABB_DUALFLASH_DISABLE)
        != MT25QL512ABB_OK)
    {
      Error_Handler();
 80010b2:	f000 fd7b 	bl	8001bac <Error_Handler>
  for(int i = 0; i < MT25QL512ABB_SECTOR_64K /  MT25QL512ABB_PAGE_SIZE; i++)
 80010b6:	69bb      	ldr	r3, [r7, #24]
 80010b8:	3301      	adds	r3, #1
 80010ba:	61bb      	str	r3, [r7, #24]
 80010bc:	69bb      	ldr	r3, [r7, #24]
 80010be:	2bff      	cmp	r3, #255	; 0xff
 80010c0:	d9ce      	bls.n	8001060 <execFlashTestTask+0xb0>
    }
  }
  after = HAL_GetTick();
 80010c2:	f001 fd5d 	bl	8002b80 <HAL_GetTick>
 80010c6:	4603      	mov	r3, r0
 80010c8:	60fb      	str	r3, [r7, #12]

  elapsed = ((after - before) / 1000.0);
 80010ca:	68fa      	ldr	r2, [r7, #12]
 80010cc:	693b      	ldr	r3, [r7, #16]
 80010ce:	1ad3      	subs	r3, r2, r3
 80010d0:	ee07 3a90 	vmov	s15, r3
 80010d4:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 80010d8:	ed9f 5b39 	vldr	d5, [pc, #228]	; 80011c0 <execFlashTestTask+0x210>
 80010dc:	ee86 7b05 	vdiv.f64	d7, d6, d5
 80010e0:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80010e4:	edc7 7a02 	vstr	s15, [r7, #8]

  printf("FLASH - Wrote %ld bytes in %3.2f seconds (%3.2fKBs)\n",
 80010e8:	edd7 7a02 	vldr	s15, [r7, #8]
 80010ec:	eeb7 5ae7 	vcvt.f64.f32	d5, s15
      (uint32_t)MT25QL512ABB_SECTOR_64K, elapsed, (float)(((MT25QL512ABB_SECTOR_64K) / 1024) / elapsed) );
 80010f0:	eddf 6a3a 	vldr	s13, [pc, #232]	; 80011dc <execFlashTestTask+0x22c>
 80010f4:	ed97 7a02 	vldr	s14, [r7, #8]
 80010f8:	eec6 7a87 	vdiv.f32	s15, s13, s14
  printf("FLASH - Wrote %ld bytes in %3.2f seconds (%3.2fKBs)\n",
 80010fc:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001100:	ed8d 7b00 	vstr	d7, [sp]
 8001104:	ec53 2b15 	vmov	r2, r3, d5
 8001108:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 800110c:	4834      	ldr	r0, [pc, #208]	; (80011e0 <execFlashTestTask+0x230>)
 800110e:	f008 fd31 	bl	8009b74 <iprintf>

  // Put back into memory mapped mode
  if(MT25QL512ABB_EnableMemoryMappedModeSTR(&hqspi,
 8001112:	2201      	movs	r2, #1
 8001114:	2106      	movs	r1, #6
 8001116:	482e      	ldr	r0, [pc, #184]	; (80011d0 <execFlashTestTask+0x220>)
 8001118:	f001 fafc 	bl	8002714 <MT25QL512ABB_EnableMemoryMappedModeSTR>
 800111c:	4603      	mov	r3, r0
 800111e:	2b00      	cmp	r3, #0
 8001120:	d001      	beq.n	8001126 <execFlashTestTask+0x176>
      MT25QL512ABB_QPI_MODE,
      MT25QL512ABB_4BYTES_SIZE)
  != MT25QL512ABB_OK)
  {
    Error_Handler();
 8001122:	f000 fd43 	bl	8001bac <Error_Handler>
  }

  // Check that written data matches
  before = HAL_GetTick();
 8001126:	f001 fd2b 	bl	8002b80 <HAL_GetTick>
 800112a:	4603      	mov	r3, r0
 800112c:	613b      	str	r3, [r7, #16]
  if(memcmp(buffer_test, (uint8_t *)(0x90000000 + (1023 * MT25QL512ABB_SECTOR_64K)), MT25QL512ABB_SECTOR_64K))
 800112e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001132:	492c      	ldr	r1, [pc, #176]	; (80011e4 <execFlashTestTask+0x234>)
 8001134:	6978      	ldr	r0, [r7, #20]
 8001136:	f008 f80d 	bl	8009154 <memcmp>
 800113a:	4603      	mov	r3, r0
 800113c:	2b00      	cmp	r3, #0
 800113e:	d001      	beq.n	8001144 <execFlashTestTask+0x194>
  {
    Error_Handler();
 8001140:	f000 fd34 	bl	8001bac <Error_Handler>
  }
  after = HAL_GetTick();
 8001144:	f001 fd1c 	bl	8002b80 <HAL_GetTick>
 8001148:	4603      	mov	r3, r0
 800114a:	60fb      	str	r3, [r7, #12]

  elapsed = ((after - before) / 1000.0);
 800114c:	68fa      	ldr	r2, [r7, #12]
 800114e:	693b      	ldr	r3, [r7, #16]
 8001150:	1ad3      	subs	r3, r2, r3
 8001152:	ee07 3a90 	vmov	s15, r3
 8001156:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 800115a:	ed9f 5b19 	vldr	d5, [pc, #100]	; 80011c0 <execFlashTestTask+0x210>
 800115e:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8001162:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8001166:	edc7 7a02 	vstr	s15, [r7, #8]

  printf("FLASH - Read %ld bytes in %3.2f seconds (%3.2fKBs)\n",
 800116a:	edd7 7a02 	vldr	s15, [r7, #8]
 800116e:	eeb7 5ae7 	vcvt.f64.f32	d5, s15
        (uint32_t)MT25QL512ABB_SECTOR_64K, elapsed, (float)(((MT25QL512ABB_SECTOR_64K) / 1024) / elapsed) );
 8001172:	eddf 6a1a 	vldr	s13, [pc, #104]	; 80011dc <execFlashTestTask+0x22c>
 8001176:	ed97 7a02 	vldr	s14, [r7, #8]
 800117a:	eec6 7a87 	vdiv.f32	s15, s13, s14
  printf("FLASH - Read %ld bytes in %3.2f seconds (%3.2fKBs)\n",
 800117e:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001182:	ed8d 7b00 	vstr	d7, [sp]
 8001186:	ec53 2b15 	vmov	r2, r3, d5
 800118a:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 800118e:	4816      	ldr	r0, [pc, #88]	; (80011e8 <execFlashTestTask+0x238>)
 8001190:	f008 fcf0 	bl	8009b74 <iprintf>


  printf("Ending flashTestTask...\r\n");
 8001194:	4815      	ldr	r0, [pc, #84]	; (80011ec <execFlashTestTask+0x23c>)
 8001196:	f008 fd73 	bl	8009c80 <puts>
  free(buffer_test);
 800119a:	6978      	ldr	r0, [r7, #20]
 800119c:	f007 ffd2 	bl	8009144 <free>
  osMutexRelease(mutexFLASHHandle);
 80011a0:	4b09      	ldr	r3, [pc, #36]	; (80011c8 <execFlashTestTask+0x218>)
 80011a2:	681b      	ldr	r3, [r3, #0]
 80011a4:	4618      	mov	r0, r3
 80011a6:	f005 fa93 	bl	80066d0 <osMutexRelease>
  osThreadTerminate(flashTestTaskHandle);
 80011aa:	4b11      	ldr	r3, [pc, #68]	; (80011f0 <execFlashTestTask+0x240>)
 80011ac:	681b      	ldr	r3, [r3, #0]
 80011ae:	4618      	mov	r0, r3
 80011b0:	f005 f9f6 	bl	80065a0 <osThreadTerminate>
  /* USER CODE END execFlashTestTask */
}
 80011b4:	bf00      	nop
 80011b6:	3720      	adds	r7, #32
 80011b8:	46bd      	mov	sp, r7
 80011ba:	bd80      	pop	{r7, pc}
 80011bc:	f3af 8000 	nop.w
 80011c0:	00000000 	.word	0x00000000
 80011c4:	408f4000 	.word	0x408f4000
 80011c8:	200106cc 	.word	0x200106cc
 80011cc:	0800bcc0 	.word	0x0800bcc0
 80011d0:	200107d8 	.word	0x200107d8
 80011d4:	03ff0000 	.word	0x03ff0000
 80011d8:	0003ff00 	.word	0x0003ff00
 80011dc:	42800000 	.word	0x42800000
 80011e0:	0800bcdc 	.word	0x0800bcdc
 80011e4:	93ff0000 	.word	0x93ff0000
 80011e8:	0800bd14 	.word	0x0800bd14
 80011ec:	0800bd48 	.word	0x0800bd48
 80011f0:	200106e0 	.word	0x200106e0

080011f4 <execTouchTestTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_execTouchTestTask */
void execTouchTestTask(void const * argument)
{
 80011f4:	b580      	push	{r7, lr}
 80011f6:	b082      	sub	sp, #8
 80011f8:	af00      	add	r7, sp, #0
 80011fa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN execTouchTestTask */
  while(osMutexWait(mutexTOUCHHandle, 0) != osOK)
 80011fc:	e001      	b.n	8001202 <execTouchTestTask+0xe>
  {
    osThreadYield();
 80011fe:	f005 f9db 	bl	80065b8 <osThreadYield>
  while(osMutexWait(mutexTOUCHHandle, 0) != osOK)
 8001202:	4b0e      	ldr	r3, [pc, #56]	; (800123c <execTouchTestTask+0x48>)
 8001204:	681b      	ldr	r3, [r3, #0]
 8001206:	2100      	movs	r1, #0
 8001208:	4618      	mov	r0, r3
 800120a:	f005 fa13 	bl	8006634 <osMutexWait>
 800120e:	4603      	mov	r3, r0
 8001210:	2b00      	cmp	r3, #0
 8001212:	d1f4      	bne.n	80011fe <execTouchTestTask+0xa>
  }

  printf("Starting touchTestTask...\r\n");
 8001214:	480a      	ldr	r0, [pc, #40]	; (8001240 <execTouchTestTask+0x4c>)
 8001216:	f008 fd33 	bl	8009c80 <puts>



  printf("Ending touchTestTask...\r\n");
 800121a:	480a      	ldr	r0, [pc, #40]	; (8001244 <execTouchTestTask+0x50>)
 800121c:	f008 fd30 	bl	8009c80 <puts>
  osMutexRelease(mutexTOUCHHandle);
 8001220:	4b06      	ldr	r3, [pc, #24]	; (800123c <execTouchTestTask+0x48>)
 8001222:	681b      	ldr	r3, [r3, #0]
 8001224:	4618      	mov	r0, r3
 8001226:	f005 fa53 	bl	80066d0 <osMutexRelease>
  osThreadTerminate(touchTestTaskHandle);
 800122a:	4b07      	ldr	r3, [pc, #28]	; (8001248 <execTouchTestTask+0x54>)
 800122c:	681b      	ldr	r3, [r3, #0]
 800122e:	4618      	mov	r0, r3
 8001230:	f005 f9b6 	bl	80065a0 <osThreadTerminate>
  /* USER CODE END execTouchTestTask */
}
 8001234:	bf00      	nop
 8001236:	3708      	adds	r7, #8
 8001238:	46bd      	mov	sp, r7
 800123a:	bd80      	pop	{r7, pc}
 800123c:	200106d0 	.word	0x200106d0
 8001240:	0800bd64 	.word	0x0800bd64
 8001244:	0800bd80 	.word	0x0800bd80
 8001248:	200106dc 	.word	0x200106dc

0800124c <execTouchgfxTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_execTouchgfxTask */
void execTouchgfxTask(void const * argument)
{
 800124c:	b580      	push	{r7, lr}
 800124e:	b082      	sub	sp, #8
 8001250:	af00      	add	r7, sp, #0
 8001252:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN execTouchgfxTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8001254:	2001      	movs	r0, #1
 8001256:	f005 f9c1 	bl	80065dc <osDelay>
 800125a:	e7fb      	b.n	8001254 <execTouchgfxTask+0x8>

0800125c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800125c:	b580      	push	{r7, lr}
 800125e:	b090      	sub	sp, #64	; 0x40
 8001260:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001262:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001266:	2200      	movs	r2, #0
 8001268:	601a      	str	r2, [r3, #0]
 800126a:	605a      	str	r2, [r3, #4]
 800126c:	609a      	str	r2, [r3, #8]
 800126e:	60da      	str	r2, [r3, #12]
 8001270:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001272:	4b71      	ldr	r3, [pc, #452]	; (8001438 <MX_GPIO_Init+0x1dc>)
 8001274:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001276:	4a70      	ldr	r2, [pc, #448]	; (8001438 <MX_GPIO_Init+0x1dc>)
 8001278:	f043 0310 	orr.w	r3, r3, #16
 800127c:	6313      	str	r3, [r2, #48]	; 0x30
 800127e:	4b6e      	ldr	r3, [pc, #440]	; (8001438 <MX_GPIO_Init+0x1dc>)
 8001280:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001282:	f003 0310 	and.w	r3, r3, #16
 8001286:	62bb      	str	r3, [r7, #40]	; 0x28
 8001288:	6abb      	ldr	r3, [r7, #40]	; 0x28
  __HAL_RCC_GPIOI_CLK_ENABLE();
 800128a:	4b6b      	ldr	r3, [pc, #428]	; (8001438 <MX_GPIO_Init+0x1dc>)
 800128c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800128e:	4a6a      	ldr	r2, [pc, #424]	; (8001438 <MX_GPIO_Init+0x1dc>)
 8001290:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001294:	6313      	str	r3, [r2, #48]	; 0x30
 8001296:	4b68      	ldr	r3, [pc, #416]	; (8001438 <MX_GPIO_Init+0x1dc>)
 8001298:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800129a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800129e:	627b      	str	r3, [r7, #36]	; 0x24
 80012a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80012a2:	4b65      	ldr	r3, [pc, #404]	; (8001438 <MX_GPIO_Init+0x1dc>)
 80012a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012a6:	4a64      	ldr	r2, [pc, #400]	; (8001438 <MX_GPIO_Init+0x1dc>)
 80012a8:	f043 0304 	orr.w	r3, r3, #4
 80012ac:	6313      	str	r3, [r2, #48]	; 0x30
 80012ae:	4b62      	ldr	r3, [pc, #392]	; (8001438 <MX_GPIO_Init+0x1dc>)
 80012b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012b2:	f003 0304 	and.w	r3, r3, #4
 80012b6:	623b      	str	r3, [r7, #32]
 80012b8:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80012ba:	4b5f      	ldr	r3, [pc, #380]	; (8001438 <MX_GPIO_Init+0x1dc>)
 80012bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012be:	4a5e      	ldr	r2, [pc, #376]	; (8001438 <MX_GPIO_Init+0x1dc>)
 80012c0:	f043 0320 	orr.w	r3, r3, #32
 80012c4:	6313      	str	r3, [r2, #48]	; 0x30
 80012c6:	4b5c      	ldr	r3, [pc, #368]	; (8001438 <MX_GPIO_Init+0x1dc>)
 80012c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012ca:	f003 0320 	and.w	r3, r3, #32
 80012ce:	61fb      	str	r3, [r7, #28]
 80012d0:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80012d2:	4b59      	ldr	r3, [pc, #356]	; (8001438 <MX_GPIO_Init+0x1dc>)
 80012d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012d6:	4a58      	ldr	r2, [pc, #352]	; (8001438 <MX_GPIO_Init+0x1dc>)
 80012d8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80012dc:	6313      	str	r3, [r2, #48]	; 0x30
 80012de:	4b56      	ldr	r3, [pc, #344]	; (8001438 <MX_GPIO_Init+0x1dc>)
 80012e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012e2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80012e6:	61bb      	str	r3, [r7, #24]
 80012e8:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80012ea:	4b53      	ldr	r3, [pc, #332]	; (8001438 <MX_GPIO_Init+0x1dc>)
 80012ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012ee:	4a52      	ldr	r2, [pc, #328]	; (8001438 <MX_GPIO_Init+0x1dc>)
 80012f0:	f043 0301 	orr.w	r3, r3, #1
 80012f4:	6313      	str	r3, [r2, #48]	; 0x30
 80012f6:	4b50      	ldr	r3, [pc, #320]	; (8001438 <MX_GPIO_Init+0x1dc>)
 80012f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012fa:	f003 0301 	and.w	r3, r3, #1
 80012fe:	617b      	str	r3, [r7, #20]
 8001300:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001302:	4b4d      	ldr	r3, [pc, #308]	; (8001438 <MX_GPIO_Init+0x1dc>)
 8001304:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001306:	4a4c      	ldr	r2, [pc, #304]	; (8001438 <MX_GPIO_Init+0x1dc>)
 8001308:	f043 0302 	orr.w	r3, r3, #2
 800130c:	6313      	str	r3, [r2, #48]	; 0x30
 800130e:	4b4a      	ldr	r3, [pc, #296]	; (8001438 <MX_GPIO_Init+0x1dc>)
 8001310:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001312:	f003 0302 	and.w	r3, r3, #2
 8001316:	613b      	str	r3, [r7, #16]
 8001318:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOJ_CLK_ENABLE();
 800131a:	4b47      	ldr	r3, [pc, #284]	; (8001438 <MX_GPIO_Init+0x1dc>)
 800131c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800131e:	4a46      	ldr	r2, [pc, #280]	; (8001438 <MX_GPIO_Init+0x1dc>)
 8001320:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001324:	6313      	str	r3, [r2, #48]	; 0x30
 8001326:	4b44      	ldr	r3, [pc, #272]	; (8001438 <MX_GPIO_Init+0x1dc>)
 8001328:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800132a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800132e:	60fb      	str	r3, [r7, #12]
 8001330:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001332:	4b41      	ldr	r3, [pc, #260]	; (8001438 <MX_GPIO_Init+0x1dc>)
 8001334:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001336:	4a40      	ldr	r2, [pc, #256]	; (8001438 <MX_GPIO_Init+0x1dc>)
 8001338:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800133c:	6313      	str	r3, [r2, #48]	; 0x30
 800133e:	4b3e      	ldr	r3, [pc, #248]	; (8001438 <MX_GPIO_Init+0x1dc>)
 8001340:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001342:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001346:	60bb      	str	r3, [r7, #8]
 8001348:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800134a:	4b3b      	ldr	r3, [pc, #236]	; (8001438 <MX_GPIO_Init+0x1dc>)
 800134c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800134e:	4a3a      	ldr	r2, [pc, #232]	; (8001438 <MX_GPIO_Init+0x1dc>)
 8001350:	f043 0308 	orr.w	r3, r3, #8
 8001354:	6313      	str	r3, [r2, #48]	; 0x30
 8001356:	4b38      	ldr	r3, [pc, #224]	; (8001438 <MX_GPIO_Init+0x1dc>)
 8001358:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800135a:	f003 0308 	and.w	r3, r3, #8
 800135e:	607b      	str	r3, [r7, #4]
 8001360:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOK_CLK_ENABLE();
 8001362:	4b35      	ldr	r3, [pc, #212]	; (8001438 <MX_GPIO_Init+0x1dc>)
 8001364:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001366:	4a34      	ldr	r2, [pc, #208]	; (8001438 <MX_GPIO_Init+0x1dc>)
 8001368:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800136c:	6313      	str	r3, [r2, #48]	; 0x30
 800136e:	4b32      	ldr	r3, [pc, #200]	; (8001438 <MX_GPIO_Init+0x1dc>)
 8001370:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001372:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001376:	603b      	str	r3, [r7, #0]
 8001378:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LTDC_BL_GPIO_Port, LTDC_BL_Pin, GPIO_PIN_RESET);
 800137a:	2200      	movs	r2, #0
 800137c:	2108      	movs	r1, #8
 800137e:	482f      	ldr	r0, [pc, #188]	; (800143c <MX_GPIO_Init+0x1e0>)
 8001380:	f002 f966 	bl	8003650 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LTDC_RST_GPIO_Port, LTDC_RST_Pin, GPIO_PIN_RESET);
 8001384:	2200      	movs	r2, #0
 8001386:	f44f 7180 	mov.w	r1, #256	; 0x100
 800138a:	482d      	ldr	r0, [pc, #180]	; (8001440 <MX_GPIO_Init+0x1e4>)
 800138c:	f002 f960 	bl	8003650 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(TOUCH_RST_GPIO_Port, TOUCH_RST_Pin, GPIO_PIN_RESET);
 8001390:	2200      	movs	r2, #0
 8001392:	2120      	movs	r1, #32
 8001394:	482b      	ldr	r0, [pc, #172]	; (8001444 <MX_GPIO_Init+0x1e8>)
 8001396:	f002 f95b 	bl	8003650 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOK, LED_RED_Pin|LED_YEL_Pin|LED_GRN_Pin, GPIO_PIN_RESET);
 800139a:	2200      	movs	r2, #0
 800139c:	2113      	movs	r1, #19
 800139e:	482a      	ldr	r0, [pc, #168]	; (8001448 <MX_GPIO_Init+0x1ec>)
 80013a0:	f002 f956 	bl	8003650 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LTDC_BL_Pin;
 80013a4:	2308      	movs	r3, #8
 80013a6:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013a8:	2301      	movs	r3, #1
 80013aa:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013ac:	2300      	movs	r3, #0
 80013ae:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013b0:	2300      	movs	r3, #0
 80013b2:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(LTDC_BL_GPIO_Port, &GPIO_InitStruct);
 80013b4:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80013b8:	4619      	mov	r1, r3
 80013ba:	4820      	ldr	r0, [pc, #128]	; (800143c <MX_GPIO_Init+0x1e0>)
 80013bc:	f001 ff9c 	bl	80032f8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LTDC_RST_Pin;
 80013c0:	f44f 7380 	mov.w	r3, #256	; 0x100
 80013c4:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013c6:	2301      	movs	r3, #1
 80013c8:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013ca:	2300      	movs	r3, #0
 80013cc:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013ce:	2300      	movs	r3, #0
 80013d0:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(LTDC_RST_GPIO_Port, &GPIO_InitStruct);
 80013d2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80013d6:	4619      	mov	r1, r3
 80013d8:	4819      	ldr	r0, [pc, #100]	; (8001440 <MX_GPIO_Init+0x1e4>)
 80013da:	f001 ff8d 	bl	80032f8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = TOUCH_RST_Pin;
 80013de:	2320      	movs	r3, #32
 80013e0:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013e2:	2301      	movs	r3, #1
 80013e4:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013e6:	2300      	movs	r3, #0
 80013e8:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013ea:	2300      	movs	r3, #0
 80013ec:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(TOUCH_RST_GPIO_Port, &GPIO_InitStruct);
 80013ee:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80013f2:	4619      	mov	r1, r3
 80013f4:	4813      	ldr	r0, [pc, #76]	; (8001444 <MX_GPIO_Init+0x1e8>)
 80013f6:	f001 ff7f 	bl	80032f8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = TOUCH_INT_Pin;
 80013fa:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80013fe:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001400:	4b12      	ldr	r3, [pc, #72]	; (800144c <MX_GPIO_Init+0x1f0>)
 8001402:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001404:	2300      	movs	r3, #0
 8001406:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(TOUCH_INT_GPIO_Port, &GPIO_InitStruct);
 8001408:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800140c:	4619      	mov	r1, r3
 800140e:	4810      	ldr	r0, [pc, #64]	; (8001450 <MX_GPIO_Init+0x1f4>)
 8001410:	f001 ff72 	bl	80032f8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PKPin PKPin PKPin */
  GPIO_InitStruct.Pin = LED_RED_Pin|LED_YEL_Pin|LED_GRN_Pin;
 8001414:	2313      	movs	r3, #19
 8001416:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001418:	2301      	movs	r3, #1
 800141a:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800141c:	2300      	movs	r3, #0
 800141e:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001420:	2300      	movs	r3, #0
 8001422:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(GPIOK, &GPIO_InitStruct);
 8001424:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001428:	4619      	mov	r1, r3
 800142a:	4807      	ldr	r0, [pc, #28]	; (8001448 <MX_GPIO_Init+0x1ec>)
 800142c:	f001 ff64 	bl	80032f8 <HAL_GPIO_Init>

}
 8001430:	bf00      	nop
 8001432:	3740      	adds	r7, #64	; 0x40
 8001434:	46bd      	mov	sp, r7
 8001436:	bd80      	pop	{r7, pc}
 8001438:	40023800 	.word	0x40023800
 800143c:	40021000 	.word	0x40021000
 8001440:	40022000 	.word	0x40022000
 8001444:	40022400 	.word	0x40022400
 8001448:	40022800 	.word	0x40022800
 800144c:	10110000 	.word	0x10110000
 8001450:	40020c00 	.word	0x40020c00

08001454 <MX_I2C4_Init>:

I2C_HandleTypeDef hi2c4;

/* I2C4 init function */
void MX_I2C4_Init(void)
{
 8001454:	b580      	push	{r7, lr}
 8001456:	af00      	add	r7, sp, #0
  /* USER CODE END I2C4_Init 0 */

  /* USER CODE BEGIN I2C4_Init 1 */

  /* USER CODE END I2C4_Init 1 */
  hi2c4.Instance = I2C4;
 8001458:	4b1b      	ldr	r3, [pc, #108]	; (80014c8 <MX_I2C4_Init+0x74>)
 800145a:	4a1c      	ldr	r2, [pc, #112]	; (80014cc <MX_I2C4_Init+0x78>)
 800145c:	601a      	str	r2, [r3, #0]
  hi2c4.Init.Timing = 0x00C0EAFF;
 800145e:	4b1a      	ldr	r3, [pc, #104]	; (80014c8 <MX_I2C4_Init+0x74>)
 8001460:	4a1b      	ldr	r2, [pc, #108]	; (80014d0 <MX_I2C4_Init+0x7c>)
 8001462:	605a      	str	r2, [r3, #4]
  hi2c4.Init.OwnAddress1 = 0;
 8001464:	4b18      	ldr	r3, [pc, #96]	; (80014c8 <MX_I2C4_Init+0x74>)
 8001466:	2200      	movs	r2, #0
 8001468:	609a      	str	r2, [r3, #8]
  hi2c4.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800146a:	4b17      	ldr	r3, [pc, #92]	; (80014c8 <MX_I2C4_Init+0x74>)
 800146c:	2201      	movs	r2, #1
 800146e:	60da      	str	r2, [r3, #12]
  hi2c4.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001470:	4b15      	ldr	r3, [pc, #84]	; (80014c8 <MX_I2C4_Init+0x74>)
 8001472:	2200      	movs	r2, #0
 8001474:	611a      	str	r2, [r3, #16]
  hi2c4.Init.OwnAddress2 = 0;
 8001476:	4b14      	ldr	r3, [pc, #80]	; (80014c8 <MX_I2C4_Init+0x74>)
 8001478:	2200      	movs	r2, #0
 800147a:	615a      	str	r2, [r3, #20]
  hi2c4.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800147c:	4b12      	ldr	r3, [pc, #72]	; (80014c8 <MX_I2C4_Init+0x74>)
 800147e:	2200      	movs	r2, #0
 8001480:	619a      	str	r2, [r3, #24]
  hi2c4.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001482:	4b11      	ldr	r3, [pc, #68]	; (80014c8 <MX_I2C4_Init+0x74>)
 8001484:	2200      	movs	r2, #0
 8001486:	61da      	str	r2, [r3, #28]
  hi2c4.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001488:	4b0f      	ldr	r3, [pc, #60]	; (80014c8 <MX_I2C4_Init+0x74>)
 800148a:	2200      	movs	r2, #0
 800148c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c4) != HAL_OK)
 800148e:	480e      	ldr	r0, [pc, #56]	; (80014c8 <MX_I2C4_Init+0x74>)
 8001490:	f002 f912 	bl	80036b8 <HAL_I2C_Init>
 8001494:	4603      	mov	r3, r0
 8001496:	2b00      	cmp	r3, #0
 8001498:	d001      	beq.n	800149e <MX_I2C4_Init+0x4a>
  {
    Error_Handler();
 800149a:	f000 fb87 	bl	8001bac <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c4, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800149e:	2100      	movs	r1, #0
 80014a0:	4809      	ldr	r0, [pc, #36]	; (80014c8 <MX_I2C4_Init+0x74>)
 80014a2:	f002 f999 	bl	80037d8 <HAL_I2CEx_ConfigAnalogFilter>
 80014a6:	4603      	mov	r3, r0
 80014a8:	2b00      	cmp	r3, #0
 80014aa:	d001      	beq.n	80014b0 <MX_I2C4_Init+0x5c>
  {
    Error_Handler();
 80014ac:	f000 fb7e 	bl	8001bac <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c4, 0) != HAL_OK)
 80014b0:	2100      	movs	r1, #0
 80014b2:	4805      	ldr	r0, [pc, #20]	; (80014c8 <MX_I2C4_Init+0x74>)
 80014b4:	f002 f9db 	bl	800386e <HAL_I2CEx_ConfigDigitalFilter>
 80014b8:	4603      	mov	r3, r0
 80014ba:	2b00      	cmp	r3, #0
 80014bc:	d001      	beq.n	80014c2 <MX_I2C4_Init+0x6e>
  {
    Error_Handler();
 80014be:	f000 fb75 	bl	8001bac <Error_Handler>
  }
  /* USER CODE BEGIN I2C4_Init 2 */

  /* USER CODE END I2C4_Init 2 */

}
 80014c2:	bf00      	nop
 80014c4:	bd80      	pop	{r7, pc}
 80014c6:	bf00      	nop
 80014c8:	200106e4 	.word	0x200106e4
 80014cc:	40006000 	.word	0x40006000
 80014d0:	00c0eaff 	.word	0x00c0eaff

080014d4 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80014d4:	b580      	push	{r7, lr}
 80014d6:	b0ae      	sub	sp, #184	; 0xb8
 80014d8:	af00      	add	r7, sp, #0
 80014da:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014dc:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80014e0:	2200      	movs	r2, #0
 80014e2:	601a      	str	r2, [r3, #0]
 80014e4:	605a      	str	r2, [r3, #4]
 80014e6:	609a      	str	r2, [r3, #8]
 80014e8:	60da      	str	r2, [r3, #12]
 80014ea:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80014ec:	f107 0314 	add.w	r3, r7, #20
 80014f0:	2290      	movs	r2, #144	; 0x90
 80014f2:	2100      	movs	r1, #0
 80014f4:	4618      	mov	r0, r3
 80014f6:	f007 fe49 	bl	800918c <memset>
  if(i2cHandle->Instance==I2C4)
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	681b      	ldr	r3, [r3, #0]
 80014fe:	4a22      	ldr	r2, [pc, #136]	; (8001588 <HAL_I2C_MspInit+0xb4>)
 8001500:	4293      	cmp	r3, r2
 8001502:	d13d      	bne.n	8001580 <HAL_I2C_MspInit+0xac>
  /* USER CODE BEGIN I2C4_MspInit 0 */

  /* USER CODE END I2C4_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C4;
 8001504:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001508:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.I2c4ClockSelection = RCC_I2C4CLKSOURCE_PCLK1;
 800150a:	2300      	movs	r3, #0
 800150c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001510:	f107 0314 	add.w	r3, r7, #20
 8001514:	4618      	mov	r0, r3
 8001516:	f003 ff17 	bl	8005348 <HAL_RCCEx_PeriphCLKConfig>
 800151a:	4603      	mov	r3, r0
 800151c:	2b00      	cmp	r3, #0
 800151e:	d001      	beq.n	8001524 <HAL_I2C_MspInit+0x50>
    {
      Error_Handler();
 8001520:	f000 fb44 	bl	8001bac <Error_Handler>
    }

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001524:	4b19      	ldr	r3, [pc, #100]	; (800158c <HAL_I2C_MspInit+0xb8>)
 8001526:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001528:	4a18      	ldr	r2, [pc, #96]	; (800158c <HAL_I2C_MspInit+0xb8>)
 800152a:	f043 0308 	orr.w	r3, r3, #8
 800152e:	6313      	str	r3, [r2, #48]	; 0x30
 8001530:	4b16      	ldr	r3, [pc, #88]	; (800158c <HAL_I2C_MspInit+0xb8>)
 8001532:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001534:	f003 0308 	and.w	r3, r3, #8
 8001538:	613b      	str	r3, [r7, #16]
 800153a:	693b      	ldr	r3, [r7, #16]
    /**I2C4 GPIO Configuration
    PD12     ------> I2C4_SCL
    PD13     ------> I2C4_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 800153c:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8001540:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001544:	2312      	movs	r3, #18
 8001546:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800154a:	2300      	movs	r3, #0
 800154c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001550:	2303      	movs	r3, #3
 8001552:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C4;
 8001556:	2304      	movs	r3, #4
 8001558:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800155c:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001560:	4619      	mov	r1, r3
 8001562:	480b      	ldr	r0, [pc, #44]	; (8001590 <HAL_I2C_MspInit+0xbc>)
 8001564:	f001 fec8 	bl	80032f8 <HAL_GPIO_Init>

    /* I2C4 clock enable */
    __HAL_RCC_I2C4_CLK_ENABLE();
 8001568:	4b08      	ldr	r3, [pc, #32]	; (800158c <HAL_I2C_MspInit+0xb8>)
 800156a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800156c:	4a07      	ldr	r2, [pc, #28]	; (800158c <HAL_I2C_MspInit+0xb8>)
 800156e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001572:	6413      	str	r3, [r2, #64]	; 0x40
 8001574:	4b05      	ldr	r3, [pc, #20]	; (800158c <HAL_I2C_MspInit+0xb8>)
 8001576:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001578:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800157c:	60fb      	str	r3, [r7, #12]
 800157e:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C4_MspInit 1 */

  /* USER CODE END I2C4_MspInit 1 */
  }
}
 8001580:	bf00      	nop
 8001582:	37b8      	adds	r7, #184	; 0xb8
 8001584:	46bd      	mov	sp, r7
 8001586:	bd80      	pop	{r7, pc}
 8001588:	40006000 	.word	0x40006000
 800158c:	40023800 	.word	0x40023800
 8001590:	40020c00 	.word	0x40020c00

08001594 <MX_LTDC_Init>:

LTDC_HandleTypeDef hltdc;

/* LTDC init function */
void MX_LTDC_Init(void)
{
 8001594:	b580      	push	{r7, lr}
 8001596:	b08e      	sub	sp, #56	; 0x38
 8001598:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN LTDC_Init 0 */

  /* USER CODE END LTDC_Init 0 */

  LTDC_LayerCfgTypeDef pLayerCfg = {0};
 800159a:	1d3b      	adds	r3, r7, #4
 800159c:	2234      	movs	r2, #52	; 0x34
 800159e:	2100      	movs	r1, #0
 80015a0:	4618      	mov	r0, r3
 80015a2:	f007 fdf3 	bl	800918c <memset>

  /* USER CODE BEGIN LTDC_Init 1 */

  /* USER CODE END LTDC_Init 1 */
  hltdc.Instance = LTDC;
 80015a6:	4b3a      	ldr	r3, [pc, #232]	; (8001690 <MX_LTDC_Init+0xfc>)
 80015a8:	4a3a      	ldr	r2, [pc, #232]	; (8001694 <MX_LTDC_Init+0x100>)
 80015aa:	601a      	str	r2, [r3, #0]
  hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 80015ac:	4b38      	ldr	r3, [pc, #224]	; (8001690 <MX_LTDC_Init+0xfc>)
 80015ae:	2200      	movs	r2, #0
 80015b0:	605a      	str	r2, [r3, #4]
  hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 80015b2:	4b37      	ldr	r3, [pc, #220]	; (8001690 <MX_LTDC_Init+0xfc>)
 80015b4:	2200      	movs	r2, #0
 80015b6:	609a      	str	r2, [r3, #8]
  hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 80015b8:	4b35      	ldr	r3, [pc, #212]	; (8001690 <MX_LTDC_Init+0xfc>)
 80015ba:	2200      	movs	r2, #0
 80015bc:	60da      	str	r2, [r3, #12]
  hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 80015be:	4b34      	ldr	r3, [pc, #208]	; (8001690 <MX_LTDC_Init+0xfc>)
 80015c0:	2200      	movs	r2, #0
 80015c2:	611a      	str	r2, [r3, #16]
  hltdc.Init.HorizontalSync = 0;
 80015c4:	4b32      	ldr	r3, [pc, #200]	; (8001690 <MX_LTDC_Init+0xfc>)
 80015c6:	2200      	movs	r2, #0
 80015c8:	615a      	str	r2, [r3, #20]
  hltdc.Init.VerticalSync = 9;
 80015ca:	4b31      	ldr	r3, [pc, #196]	; (8001690 <MX_LTDC_Init+0xfc>)
 80015cc:	2209      	movs	r2, #9
 80015ce:	619a      	str	r2, [r3, #24]
  hltdc.Init.AccumulatedHBP = 43;
 80015d0:	4b2f      	ldr	r3, [pc, #188]	; (8001690 <MX_LTDC_Init+0xfc>)
 80015d2:	222b      	movs	r2, #43	; 0x2b
 80015d4:	61da      	str	r2, [r3, #28]
  hltdc.Init.AccumulatedVBP = 21;
 80015d6:	4b2e      	ldr	r3, [pc, #184]	; (8001690 <MX_LTDC_Init+0xfc>)
 80015d8:	2215      	movs	r2, #21
 80015da:	621a      	str	r2, [r3, #32]
  hltdc.Init.AccumulatedActiveW = 523;
 80015dc:	4b2c      	ldr	r3, [pc, #176]	; (8001690 <MX_LTDC_Init+0xfc>)
 80015de:	f240 220b 	movw	r2, #523	; 0x20b
 80015e2:	625a      	str	r2, [r3, #36]	; 0x24
  hltdc.Init.AccumulatedActiveH = 293;
 80015e4:	4b2a      	ldr	r3, [pc, #168]	; (8001690 <MX_LTDC_Init+0xfc>)
 80015e6:	f240 1225 	movw	r2, #293	; 0x125
 80015ea:	629a      	str	r2, [r3, #40]	; 0x28
  hltdc.Init.TotalWidth = 531;
 80015ec:	4b28      	ldr	r3, [pc, #160]	; (8001690 <MX_LTDC_Init+0xfc>)
 80015ee:	f240 2213 	movw	r2, #531	; 0x213
 80015f2:	62da      	str	r2, [r3, #44]	; 0x2c
  hltdc.Init.TotalHeigh = 297;
 80015f4:	4b26      	ldr	r3, [pc, #152]	; (8001690 <MX_LTDC_Init+0xfc>)
 80015f6:	f240 1229 	movw	r2, #297	; 0x129
 80015fa:	631a      	str	r2, [r3, #48]	; 0x30
  hltdc.Init.Backcolor.Blue = 0;
 80015fc:	4b24      	ldr	r3, [pc, #144]	; (8001690 <MX_LTDC_Init+0xfc>)
 80015fe:	2200      	movs	r2, #0
 8001600:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hltdc.Init.Backcolor.Green = 0;
 8001604:	4b22      	ldr	r3, [pc, #136]	; (8001690 <MX_LTDC_Init+0xfc>)
 8001606:	2200      	movs	r2, #0
 8001608:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  hltdc.Init.Backcolor.Red = 0;
 800160c:	4b20      	ldr	r3, [pc, #128]	; (8001690 <MX_LTDC_Init+0xfc>)
 800160e:	2200      	movs	r2, #0
 8001610:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
  if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 8001614:	481e      	ldr	r0, [pc, #120]	; (8001690 <MX_LTDC_Init+0xfc>)
 8001616:	f002 f977 	bl	8003908 <HAL_LTDC_Init>
 800161a:	4603      	mov	r3, r0
 800161c:	2b00      	cmp	r3, #0
 800161e:	d001      	beq.n	8001624 <MX_LTDC_Init+0x90>
  {
    Error_Handler();
 8001620:	f000 fac4 	bl	8001bac <Error_Handler>
  }
  pLayerCfg.WindowX0 = 0;
 8001624:	2300      	movs	r3, #0
 8001626:	607b      	str	r3, [r7, #4]
  pLayerCfg.WindowX1 = 480;
 8001628:	f44f 73f0 	mov.w	r3, #480	; 0x1e0
 800162c:	60bb      	str	r3, [r7, #8]
  pLayerCfg.WindowY0 = 0;
 800162e:	2300      	movs	r3, #0
 8001630:	60fb      	str	r3, [r7, #12]
  pLayerCfg.WindowY1 = 272;
 8001632:	f44f 7388 	mov.w	r3, #272	; 0x110
 8001636:	613b      	str	r3, [r7, #16]
  pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_RGB888;
 8001638:	2301      	movs	r3, #1
 800163a:	617b      	str	r3, [r7, #20]
  pLayerCfg.Alpha = 255;
 800163c:	23ff      	movs	r3, #255	; 0xff
 800163e:	61bb      	str	r3, [r7, #24]
  pLayerCfg.Alpha0 = 0;
 8001640:	2300      	movs	r3, #0
 8001642:	61fb      	str	r3, [r7, #28]
  pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_CA;
 8001644:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001648:	623b      	str	r3, [r7, #32]
  pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_CA;
 800164a:	2305      	movs	r3, #5
 800164c:	627b      	str	r3, [r7, #36]	; 0x24
  pLayerCfg.FBStartAdress = 0xC0000000;
 800164e:	f04f 4340 	mov.w	r3, #3221225472	; 0xc0000000
 8001652:	62bb      	str	r3, [r7, #40]	; 0x28
  pLayerCfg.ImageWidth = 480;
 8001654:	f44f 73f0 	mov.w	r3, #480	; 0x1e0
 8001658:	62fb      	str	r3, [r7, #44]	; 0x2c
  pLayerCfg.ImageHeight = 272;
 800165a:	f44f 7388 	mov.w	r3, #272	; 0x110
 800165e:	633b      	str	r3, [r7, #48]	; 0x30
  pLayerCfg.Backcolor.Blue = 0;
 8001660:	2300      	movs	r3, #0
 8001662:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
  pLayerCfg.Backcolor.Green = 0;
 8001666:	2300      	movs	r3, #0
 8001668:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
  pLayerCfg.Backcolor.Red = 0;
 800166c:	2300      	movs	r3, #0
 800166e:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 8001672:	1d3b      	adds	r3, r7, #4
 8001674:	2200      	movs	r2, #0
 8001676:	4619      	mov	r1, r3
 8001678:	4805      	ldr	r0, [pc, #20]	; (8001690 <MX_LTDC_Init+0xfc>)
 800167a:	f002 fad7 	bl	8003c2c <HAL_LTDC_ConfigLayer>
 800167e:	4603      	mov	r3, r0
 8001680:	2b00      	cmp	r3, #0
 8001682:	d001      	beq.n	8001688 <MX_LTDC_Init+0xf4>
  {
    Error_Handler();
 8001684:	f000 fa92 	bl	8001bac <Error_Handler>
  }
  /* USER CODE BEGIN LTDC_Init 2 */

  /* USER CODE END LTDC_Init 2 */

}
 8001688:	bf00      	nop
 800168a:	3738      	adds	r7, #56	; 0x38
 800168c:	46bd      	mov	sp, r7
 800168e:	bd80      	pop	{r7, pc}
 8001690:	20010730 	.word	0x20010730
 8001694:	40016800 	.word	0x40016800

08001698 <HAL_LTDC_MspInit>:

void HAL_LTDC_MspInit(LTDC_HandleTypeDef* ltdcHandle)
{
 8001698:	b580      	push	{r7, lr}
 800169a:	b0b4      	sub	sp, #208	; 0xd0
 800169c:	af00      	add	r7, sp, #0
 800169e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016a0:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 80016a4:	2200      	movs	r2, #0
 80016a6:	601a      	str	r2, [r3, #0]
 80016a8:	605a      	str	r2, [r3, #4]
 80016aa:	609a      	str	r2, [r3, #8]
 80016ac:	60da      	str	r2, [r3, #12]
 80016ae:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80016b0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80016b4:	2290      	movs	r2, #144	; 0x90
 80016b6:	2100      	movs	r1, #0
 80016b8:	4618      	mov	r0, r3
 80016ba:	f007 fd67 	bl	800918c <memset>
  if(ltdcHandle->Instance==LTDC)
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	681b      	ldr	r3, [r3, #0]
 80016c2:	4acf      	ldr	r2, [pc, #828]	; (8001a00 <HAL_LTDC_MspInit+0x368>)
 80016c4:	4293      	cmp	r3, r2
 80016c6:	f040 81d0 	bne.w	8001a6a <HAL_LTDC_MspInit+0x3d2>
  /* USER CODE BEGIN LTDC_MspInit 0 */

  /* USER CODE END LTDC_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 80016ca:	2308      	movs	r3, #8
 80016cc:	62fb      	str	r3, [r7, #44]	; 0x2c
    PeriphClkInitStruct.PLLSAI.PLLSAIN = 192;
 80016ce:	23c0      	movs	r3, #192	; 0xc0
 80016d0:	643b      	str	r3, [r7, #64]	; 0x40
    PeriphClkInitStruct.PLLSAI.PLLSAIR = 5;
 80016d2:	2305      	movs	r3, #5
 80016d4:	64bb      	str	r3, [r7, #72]	; 0x48
    PeriphClkInitStruct.PLLSAI.PLLSAIQ = 2;
 80016d6:	2302      	movs	r3, #2
 80016d8:	647b      	str	r3, [r7, #68]	; 0x44
    PeriphClkInitStruct.PLLSAI.PLLSAIP = RCC_PLLSAIP_DIV2;
 80016da:	2300      	movs	r3, #0
 80016dc:	64fb      	str	r3, [r7, #76]	; 0x4c
    PeriphClkInitStruct.PLLSAIDivQ = 1;
 80016de:	2301      	movs	r3, #1
 80016e0:	657b      	str	r3, [r7, #84]	; 0x54
    PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_8;
 80016e2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80016e6:	65bb      	str	r3, [r7, #88]	; 0x58
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80016e8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80016ec:	4618      	mov	r0, r3
 80016ee:	f003 fe2b 	bl	8005348 <HAL_RCCEx_PeriphCLKConfig>
 80016f2:	4603      	mov	r3, r0
 80016f4:	2b00      	cmp	r3, #0
 80016f6:	d001      	beq.n	80016fc <HAL_LTDC_MspInit+0x64>
    {
      Error_Handler();
 80016f8:	f000 fa58 	bl	8001bac <Error_Handler>
    }

    /* LTDC clock enable */
    __HAL_RCC_LTDC_CLK_ENABLE();
 80016fc:	4bc1      	ldr	r3, [pc, #772]	; (8001a04 <HAL_LTDC_MspInit+0x36c>)
 80016fe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001700:	4ac0      	ldr	r2, [pc, #768]	; (8001a04 <HAL_LTDC_MspInit+0x36c>)
 8001702:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8001706:	6453      	str	r3, [r2, #68]	; 0x44
 8001708:	4bbe      	ldr	r3, [pc, #760]	; (8001a04 <HAL_LTDC_MspInit+0x36c>)
 800170a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800170c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001710:	62bb      	str	r3, [r7, #40]	; 0x28
 8001712:	6abb      	ldr	r3, [r7, #40]	; 0x28

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001714:	4bbb      	ldr	r3, [pc, #748]	; (8001a04 <HAL_LTDC_MspInit+0x36c>)
 8001716:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001718:	4aba      	ldr	r2, [pc, #744]	; (8001a04 <HAL_LTDC_MspInit+0x36c>)
 800171a:	f043 0310 	orr.w	r3, r3, #16
 800171e:	6313      	str	r3, [r2, #48]	; 0x30
 8001720:	4bb8      	ldr	r3, [pc, #736]	; (8001a04 <HAL_LTDC_MspInit+0x36c>)
 8001722:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001724:	f003 0310 	and.w	r3, r3, #16
 8001728:	627b      	str	r3, [r7, #36]	; 0x24
 800172a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    __HAL_RCC_GPIOI_CLK_ENABLE();
 800172c:	4bb5      	ldr	r3, [pc, #724]	; (8001a04 <HAL_LTDC_MspInit+0x36c>)
 800172e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001730:	4ab4      	ldr	r2, [pc, #720]	; (8001a04 <HAL_LTDC_MspInit+0x36c>)
 8001732:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001736:	6313      	str	r3, [r2, #48]	; 0x30
 8001738:	4bb2      	ldr	r3, [pc, #712]	; (8001a04 <HAL_LTDC_MspInit+0x36c>)
 800173a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800173c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001740:	623b      	str	r3, [r7, #32]
 8001742:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001744:	4baf      	ldr	r3, [pc, #700]	; (8001a04 <HAL_LTDC_MspInit+0x36c>)
 8001746:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001748:	4aae      	ldr	r2, [pc, #696]	; (8001a04 <HAL_LTDC_MspInit+0x36c>)
 800174a:	f043 0301 	orr.w	r3, r3, #1
 800174e:	6313      	str	r3, [r2, #48]	; 0x30
 8001750:	4bac      	ldr	r3, [pc, #688]	; (8001a04 <HAL_LTDC_MspInit+0x36c>)
 8001752:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001754:	f003 0301 	and.w	r3, r3, #1
 8001758:	61fb      	str	r3, [r7, #28]
 800175a:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOH_CLK_ENABLE();
 800175c:	4ba9      	ldr	r3, [pc, #676]	; (8001a04 <HAL_LTDC_MspInit+0x36c>)
 800175e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001760:	4aa8      	ldr	r2, [pc, #672]	; (8001a04 <HAL_LTDC_MspInit+0x36c>)
 8001762:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001766:	6313      	str	r3, [r2, #48]	; 0x30
 8001768:	4ba6      	ldr	r3, [pc, #664]	; (8001a04 <HAL_LTDC_MspInit+0x36c>)
 800176a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800176c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001770:	61bb      	str	r3, [r7, #24]
 8001772:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001774:	4ba3      	ldr	r3, [pc, #652]	; (8001a04 <HAL_LTDC_MspInit+0x36c>)
 8001776:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001778:	4aa2      	ldr	r2, [pc, #648]	; (8001a04 <HAL_LTDC_MspInit+0x36c>)
 800177a:	f043 0302 	orr.w	r3, r3, #2
 800177e:	6313      	str	r3, [r2, #48]	; 0x30
 8001780:	4ba0      	ldr	r3, [pc, #640]	; (8001a04 <HAL_LTDC_MspInit+0x36c>)
 8001782:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001784:	f003 0302 	and.w	r3, r3, #2
 8001788:	617b      	str	r3, [r7, #20]
 800178a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOJ_CLK_ENABLE();
 800178c:	4b9d      	ldr	r3, [pc, #628]	; (8001a04 <HAL_LTDC_MspInit+0x36c>)
 800178e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001790:	4a9c      	ldr	r2, [pc, #624]	; (8001a04 <HAL_LTDC_MspInit+0x36c>)
 8001792:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001796:	6313      	str	r3, [r2, #48]	; 0x30
 8001798:	4b9a      	ldr	r3, [pc, #616]	; (8001a04 <HAL_LTDC_MspInit+0x36c>)
 800179a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800179c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80017a0:	613b      	str	r3, [r7, #16]
 80017a2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOK_CLK_ENABLE();
 80017a4:	4b97      	ldr	r3, [pc, #604]	; (8001a04 <HAL_LTDC_MspInit+0x36c>)
 80017a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017a8:	4a96      	ldr	r2, [pc, #600]	; (8001a04 <HAL_LTDC_MspInit+0x36c>)
 80017aa:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80017ae:	6313      	str	r3, [r2, #48]	; 0x30
 80017b0:	4b94      	ldr	r3, [pc, #592]	; (8001a04 <HAL_LTDC_MspInit+0x36c>)
 80017b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017b4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80017b8:	60fb      	str	r3, [r7, #12]
 80017ba:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80017bc:	4b91      	ldr	r3, [pc, #580]	; (8001a04 <HAL_LTDC_MspInit+0x36c>)
 80017be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017c0:	4a90      	ldr	r2, [pc, #576]	; (8001a04 <HAL_LTDC_MspInit+0x36c>)
 80017c2:	f043 0304 	orr.w	r3, r3, #4
 80017c6:	6313      	str	r3, [r2, #48]	; 0x30
 80017c8:	4b8e      	ldr	r3, [pc, #568]	; (8001a04 <HAL_LTDC_MspInit+0x36c>)
 80017ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017cc:	f003 0304 	and.w	r3, r3, #4
 80017d0:	60bb      	str	r3, [r7, #8]
 80017d2:	68bb      	ldr	r3, [r7, #8]
    PJ13     ------> LTDC_B1
    PK5     ------> LTDC_B6
    PK6     ------> LTDC_B7
    PK7     ------> LTDC_DE
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 80017d4:	2370      	movs	r3, #112	; 0x70
 80017d6:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017da:	2302      	movs	r3, #2
 80017dc:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017e0:	2300      	movs	r3, #0
 80017e2:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017e6:	2300      	movs	r3, #0
 80017e8:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80017ec:	230e      	movs	r3, #14
 80017ee:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80017f2:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 80017f6:	4619      	mov	r1, r3
 80017f8:	4883      	ldr	r0, [pc, #524]	; (8001a08 <HAL_LTDC_MspInit+0x370>)
 80017fa:	f001 fd7d 	bl	80032f8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11;
 80017fe:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001802:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001806:	2302      	movs	r3, #2
 8001808:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800180c:	2300      	movs	r3, #0
 800180e:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001812:	2300      	movs	r3, #0
 8001814:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 8001818:	2309      	movs	r3, #9
 800181a:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 800181e:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8001822:	4619      	mov	r1, r3
 8001824:	4879      	ldr	r0, [pc, #484]	; (8001a0c <HAL_LTDC_MspInit+0x374>)
 8001826:	f001 fd67 	bl	80032f8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14;
 800182a:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
 800182e:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001832:	2302      	movs	r3, #2
 8001834:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001838:	2300      	movs	r3, #0
 800183a:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800183e:	2300      	movs	r3, #0
 8001840:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8001844:	230e      	movs	r3, #14
 8001846:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 800184a:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 800184e:	4619      	mov	r1, r3
 8001850:	486e      	ldr	r0, [pc, #440]	; (8001a0c <HAL_LTDC_MspInit+0x374>)
 8001852:	f001 fd51 	bl	80032f8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_5
 8001856:	236e      	movs	r3, #110	; 0x6e
 8001858:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
                          |GPIO_PIN_6;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800185c:	2302      	movs	r3, #2
 800185e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001862:	2300      	movs	r3, #0
 8001864:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001868:	2300      	movs	r3, #0
 800186a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 800186e:	230e      	movs	r3, #14
 8001870:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001874:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8001878:	4619      	mov	r1, r3
 800187a:	4865      	ldr	r0, [pc, #404]	; (8001a10 <HAL_LTDC_MspInit+0x378>)
 800187c:	f001 fd3c 	bl	80032f8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001880:	2304      	movs	r3, #4
 8001882:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001886:	2302      	movs	r3, #2
 8001888:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800188c:	2300      	movs	r3, #0
 800188e:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001892:	2300      	movs	r3, #0
 8001894:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8001898:	230e      	movs	r3, #14
 800189a:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 800189e:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 80018a2:	4619      	mov	r1, r3
 80018a4:	485b      	ldr	r0, [pc, #364]	; (8001a14 <HAL_LTDC_MspInit+0x37c>)
 80018a6:	f001 fd27 	bl	80032f8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80018aa:	2310      	movs	r3, #16
 80018ac:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018b0:	2302      	movs	r3, #2
 80018b2:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018b6:	2300      	movs	r3, #0
 80018b8:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018bc:	2300      	movs	r3, #0
 80018be:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 80018c2:	2309      	movs	r3, #9
 80018c4:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 80018c8:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 80018cc:	4619      	mov	r1, r3
 80018ce:	4851      	ldr	r0, [pc, #324]	; (8001a14 <HAL_LTDC_MspInit+0x37c>)
 80018d0:	f001 fd12 	bl	80032f8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80018d4:	2303      	movs	r3, #3
 80018d6:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018da:	2302      	movs	r3, #2
 80018dc:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018e0:	2300      	movs	r3, #0
 80018e2:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018e6:	2300      	movs	r3, #0
 80018e8:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 80018ec:	2309      	movs	r3, #9
 80018ee:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018f2:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 80018f6:	4619      	mov	r1, r3
 80018f8:	4847      	ldr	r0, [pc, #284]	; (8001a18 <HAL_LTDC_MspInit+0x380>)
 80018fa:	f001 fcfd 	bl	80032f8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80018fe:	2301      	movs	r3, #1
 8001900:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001904:	2302      	movs	r3, #2
 8001906:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800190a:	2300      	movs	r3, #0
 800190c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001910:	2300      	movs	r3, #0
 8001912:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 8001916:	2309      	movs	r3, #9
 8001918:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    HAL_GPIO_Init(GPIOJ, &GPIO_InitStruct);
 800191c:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8001920:	4619      	mov	r1, r3
 8001922:	483e      	ldr	r0, [pc, #248]	; (8001a1c <HAL_LTDC_MspInit+0x384>)
 8001924:	f001 fce8 	bl	80032f8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_10|GPIO_PIN_13;
 8001928:	f242 4310 	movw	r3, #9232	; 0x2410
 800192c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001930:	2302      	movs	r3, #2
 8001932:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001936:	2300      	movs	r3, #0
 8001938:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800193c:	2300      	movs	r3, #0
 800193e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8001942:	230e      	movs	r3, #14
 8001944:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    HAL_GPIO_Init(GPIOJ, &GPIO_InitStruct);
 8001948:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 800194c:	4619      	mov	r1, r3
 800194e:	4833      	ldr	r0, [pc, #204]	; (8001a1c <HAL_LTDC_MspInit+0x384>)
 8001950:	f001 fcd2 	bl	80032f8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001954:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001958:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800195c:	2302      	movs	r3, #2
 800195e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001962:	2300      	movs	r3, #0
 8001964:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001968:	2300      	movs	r3, #0
 800196a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 800196e:	230e      	movs	r3, #14
 8001970:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001974:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8001978:	4619      	mov	r1, r3
 800197a:	4827      	ldr	r0, [pc, #156]	; (8001a18 <HAL_LTDC_MspInit+0x380>)
 800197c:	f001 fcbc 	bl	80032f8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8001980:	23e4      	movs	r3, #228	; 0xe4
 8001982:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001986:	2302      	movs	r3, #2
 8001988:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800198c:	2300      	movs	r3, #0
 800198e:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001992:	2300      	movs	r3, #0
 8001994:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8001998:	230e      	movs	r3, #14
 800199a:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    HAL_GPIO_Init(GPIOK, &GPIO_InitStruct);
 800199e:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 80019a2:	4619      	mov	r1, r3
 80019a4:	481e      	ldr	r0, [pc, #120]	; (8001a20 <HAL_LTDC_MspInit+0x388>)
 80019a6:	f001 fca7 	bl	80032f8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80019aa:	f44f 7300 	mov.w	r3, #512	; 0x200
 80019ae:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019b2:	2302      	movs	r3, #2
 80019b4:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019b8:	2300      	movs	r3, #0
 80019ba:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019be:	2300      	movs	r3, #0
 80019c0:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80019c4:	230e      	movs	r3, #14
 80019c6:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80019ca:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 80019ce:	4619      	mov	r1, r3
 80019d0:	4814      	ldr	r0, [pc, #80]	; (8001a24 <HAL_LTDC_MspInit+0x38c>)
 80019d2:	f001 fc91 	bl	80032f8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80019d6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80019da:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019de:	2302      	movs	r3, #2
 80019e0:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019e4:	2300      	movs	r3, #0
 80019e6:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019ea:	2300      	movs	r3, #0
 80019ec:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
    GPIO_InitStruct.Alternate = GPIO_AF13_LTDC;
 80019f0:	230d      	movs	r3, #13
 80019f2:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019f6:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 80019fa:	4619      	mov	r1, r3
 80019fc:	e014      	b.n	8001a28 <HAL_LTDC_MspInit+0x390>
 80019fe:	bf00      	nop
 8001a00:	40016800 	.word	0x40016800
 8001a04:	40023800 	.word	0x40023800
 8001a08:	40021000 	.word	0x40021000
 8001a0c:	40022000 	.word	0x40022000
 8001a10:	40020000 	.word	0x40020000
 8001a14:	40021c00 	.word	0x40021c00
 8001a18:	40020400 	.word	0x40020400
 8001a1c:	40022400 	.word	0x40022400
 8001a20:	40022800 	.word	0x40022800
 8001a24:	40020800 	.word	0x40020800
 8001a28:	4812      	ldr	r0, [pc, #72]	; (8001a74 <HAL_LTDC_MspInit+0x3dc>)
 8001a2a:	f001 fc65 	bl	80032f8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001a2e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001a32:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a36:	2302      	movs	r3, #2
 8001a38:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a3c:	2300      	movs	r3, #0
 8001a3e:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a42:	2300      	movs	r3, #0
 8001a44:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 8001a48:	2309      	movs	r3, #9
 8001a4a:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a4e:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8001a52:	4619      	mov	r1, r3
 8001a54:	4807      	ldr	r0, [pc, #28]	; (8001a74 <HAL_LTDC_MspInit+0x3dc>)
 8001a56:	f001 fc4f 	bl	80032f8 <HAL_GPIO_Init>

    /* LTDC interrupt Init */
    HAL_NVIC_SetPriority(LTDC_IRQn, 5, 0);
 8001a5a:	2200      	movs	r2, #0
 8001a5c:	2105      	movs	r1, #5
 8001a5e:	2058      	movs	r0, #88	; 0x58
 8001a60:	f001 f99a 	bl	8002d98 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LTDC_IRQn);
 8001a64:	2058      	movs	r0, #88	; 0x58
 8001a66:	f001 f9b3 	bl	8002dd0 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN LTDC_MspInit 1 */

  /* USER CODE END LTDC_MspInit 1 */
  }
}
 8001a6a:	bf00      	nop
 8001a6c:	37d0      	adds	r7, #208	; 0xd0
 8001a6e:	46bd      	mov	sp, r7
 8001a70:	bd80      	pop	{r7, pc}
 8001a72:	bf00      	nop
 8001a74:	40020000 	.word	0x40020000

08001a78 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001a78:	b580      	push	{r7, lr}
 8001a7a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001a7c:	f001 f85e 	bl	8002b3c <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001a80:	f000 f812 	bl	8001aa8 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001a84:	f7ff fbea 	bl	800125c <MX_GPIO_Init>
  MX_LTDC_Init();
 8001a88:	f7ff fd84 	bl	8001594 <MX_LTDC_Init>
  MX_FMC_Init();
 8001a8c:	f7fe fe0a 	bl	80006a4 <MX_FMC_Init>
  MX_QUADSPI_Init();
 8001a90:	f000 f892 	bl	8001bb8 <MX_QUADSPI_Init>
  MX_DMA2D_Init();
 8001a94:	f7fe fda8 	bl	80005e8 <MX_DMA2D_Init>
  MX_I2C4_Init();
 8001a98:	f7ff fcdc 	bl	8001454 <MX_I2C4_Init>
  /* USER CODE BEGIN 2 */
  /* USER CODE END 2 */

  /* Call init function for freertos objects (in freertos.c) */
  MX_FREERTOS_Init();
 8001a9c:	f7fe ff46 	bl	800092c <MX_FREERTOS_Init>
  /* Start scheduler */
  osKernelStart();
 8001aa0:	f004 fd2b 	bl	80064fa <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001aa4:	e7fe      	b.n	8001aa4 <main+0x2c>
	...

08001aa8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001aa8:	b580      	push	{r7, lr}
 8001aaa:	b094      	sub	sp, #80	; 0x50
 8001aac:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001aae:	f107 031c 	add.w	r3, r7, #28
 8001ab2:	2234      	movs	r2, #52	; 0x34
 8001ab4:	2100      	movs	r1, #0
 8001ab6:	4618      	mov	r0, r3
 8001ab8:	f007 fb68 	bl	800918c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001abc:	f107 0308 	add.w	r3, r7, #8
 8001ac0:	2200      	movs	r2, #0
 8001ac2:	601a      	str	r2, [r3, #0]
 8001ac4:	605a      	str	r2, [r3, #4]
 8001ac6:	609a      	str	r2, [r3, #8]
 8001ac8:	60da      	str	r2, [r3, #12]
 8001aca:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8001acc:	f002 fabc 	bl	8004048 <HAL_PWR_EnableBkUpAccess>
  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001ad0:	4b2b      	ldr	r3, [pc, #172]	; (8001b80 <SystemClock_Config+0xd8>)
 8001ad2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ad4:	4a2a      	ldr	r2, [pc, #168]	; (8001b80 <SystemClock_Config+0xd8>)
 8001ad6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001ada:	6413      	str	r3, [r2, #64]	; 0x40
 8001adc:	4b28      	ldr	r3, [pc, #160]	; (8001b80 <SystemClock_Config+0xd8>)
 8001ade:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ae0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ae4:	607b      	str	r3, [r7, #4]
 8001ae6:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001ae8:	4b26      	ldr	r3, [pc, #152]	; (8001b84 <SystemClock_Config+0xdc>)
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	4a25      	ldr	r2, [pc, #148]	; (8001b84 <SystemClock_Config+0xdc>)
 8001aee:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001af2:	6013      	str	r3, [r2, #0]
 8001af4:	4b23      	ldr	r3, [pc, #140]	; (8001b84 <SystemClock_Config+0xdc>)
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001afc:	603b      	str	r3, [r7, #0]
 8001afe:	683b      	ldr	r3, [r7, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001b00:	2301      	movs	r3, #1
 8001b02:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001b04:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001b08:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001b0a:	2302      	movs	r3, #2
 8001b0c:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001b0e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001b12:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 12;
 8001b14:	230c      	movs	r3, #12
 8001b16:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 192;
 8001b18:	23c0      	movs	r3, #192	; 0xc0
 8001b1a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001b1c:	2302      	movs	r3, #2
 8001b1e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8001b20:	2302      	movs	r3, #2
 8001b22:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001b24:	2302      	movs	r3, #2
 8001b26:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001b28:	f107 031c 	add.w	r3, r7, #28
 8001b2c:	4618      	mov	r0, r3
 8001b2e:	f002 ff69 	bl	8004a04 <HAL_RCC_OscConfig>
 8001b32:	4603      	mov	r3, r0
 8001b34:	2b00      	cmp	r3, #0
 8001b36:	d001      	beq.n	8001b3c <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001b38:	f000 f838 	bl	8001bac <Error_Handler>
  }
  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8001b3c:	f002 fa94 	bl	8004068 <HAL_PWREx_EnableOverDrive>
 8001b40:	4603      	mov	r3, r0
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	d001      	beq.n	8001b4a <SystemClock_Config+0xa2>
  {
    Error_Handler();
 8001b46:	f000 f831 	bl	8001bac <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001b4a:	230f      	movs	r3, #15
 8001b4c:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001b4e:	2302      	movs	r3, #2
 8001b50:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001b52:	2300      	movs	r3, #0
 8001b54:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001b56:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001b5a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001b5c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001b60:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_6) != HAL_OK)
 8001b62:	f107 0308 	add.w	r3, r7, #8
 8001b66:	2106      	movs	r1, #6
 8001b68:	4618      	mov	r0, r3
 8001b6a:	f003 f9f9 	bl	8004f60 <HAL_RCC_ClockConfig>
 8001b6e:	4603      	mov	r3, r0
 8001b70:	2b00      	cmp	r3, #0
 8001b72:	d001      	beq.n	8001b78 <SystemClock_Config+0xd0>
  {
    Error_Handler();
 8001b74:	f000 f81a 	bl	8001bac <Error_Handler>
  }
}
 8001b78:	bf00      	nop
 8001b7a:	3750      	adds	r7, #80	; 0x50
 8001b7c:	46bd      	mov	sp, r7
 8001b7e:	bd80      	pop	{r7, pc}
 8001b80:	40023800 	.word	0x40023800
 8001b84:	40007000 	.word	0x40007000

08001b88 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001b88:	b580      	push	{r7, lr}
 8001b8a:	b082      	sub	sp, #8
 8001b8c:	af00      	add	r7, sp, #0
 8001b8e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM14) {
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	4a04      	ldr	r2, [pc, #16]	; (8001ba8 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001b96:	4293      	cmp	r3, r2
 8001b98:	d101      	bne.n	8001b9e <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8001b9a:	f000 ffdd 	bl	8002b58 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001b9e:	bf00      	nop
 8001ba0:	3708      	adds	r7, #8
 8001ba2:	46bd      	mov	sp, r7
 8001ba4:	bd80      	pop	{r7, pc}
 8001ba6:	bf00      	nop
 8001ba8:	40002000 	.word	0x40002000

08001bac <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001bac:	b480      	push	{r7}
 8001bae:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001bb0:	b672      	cpsid	i
}
 8001bb2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001bb4:	e7fe      	b.n	8001bb4 <Error_Handler+0x8>
	...

08001bb8 <MX_QUADSPI_Init>:

QSPI_HandleTypeDef hqspi;

/* QUADSPI init function */
void MX_QUADSPI_Init(void)
{
 8001bb8:	b580      	push	{r7, lr}
 8001bba:	af00      	add	r7, sp, #0
  /* USER CODE END QUADSPI_Init 0 */

  /* USER CODE BEGIN QUADSPI_Init 1 */

  /* USER CODE END QUADSPI_Init 1 */
  hqspi.Instance = QUADSPI;
 8001bbc:	4b30      	ldr	r3, [pc, #192]	; (8001c80 <MX_QUADSPI_Init+0xc8>)
 8001bbe:	4a31      	ldr	r2, [pc, #196]	; (8001c84 <MX_QUADSPI_Init+0xcc>)
 8001bc0:	601a      	str	r2, [r3, #0]
  hqspi.Init.ClockPrescaler = 1;
 8001bc2:	4b2f      	ldr	r3, [pc, #188]	; (8001c80 <MX_QUADSPI_Init+0xc8>)
 8001bc4:	2201      	movs	r2, #1
 8001bc6:	605a      	str	r2, [r3, #4]
  hqspi.Init.FifoThreshold = 4;
 8001bc8:	4b2d      	ldr	r3, [pc, #180]	; (8001c80 <MX_QUADSPI_Init+0xc8>)
 8001bca:	2204      	movs	r2, #4
 8001bcc:	609a      	str	r2, [r3, #8]
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_NONE;
 8001bce:	4b2c      	ldr	r3, [pc, #176]	; (8001c80 <MX_QUADSPI_Init+0xc8>)
 8001bd0:	2200      	movs	r2, #0
 8001bd2:	60da      	str	r2, [r3, #12]
  hqspi.Init.FlashSize = 25;
 8001bd4:	4b2a      	ldr	r3, [pc, #168]	; (8001c80 <MX_QUADSPI_Init+0xc8>)
 8001bd6:	2219      	movs	r2, #25
 8001bd8:	611a      	str	r2, [r3, #16]
  hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 8001bda:	4b29      	ldr	r3, [pc, #164]	; (8001c80 <MX_QUADSPI_Init+0xc8>)
 8001bdc:	2200      	movs	r2, #0
 8001bde:	615a      	str	r2, [r3, #20]
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 8001be0:	4b27      	ldr	r3, [pc, #156]	; (8001c80 <MX_QUADSPI_Init+0xc8>)
 8001be2:	2200      	movs	r2, #0
 8001be4:	619a      	str	r2, [r3, #24]
  hqspi.Init.FlashID = QSPI_FLASH_ID_1;
 8001be6:	4b26      	ldr	r3, [pc, #152]	; (8001c80 <MX_QUADSPI_Init+0xc8>)
 8001be8:	2200      	movs	r2, #0
 8001bea:	61da      	str	r2, [r3, #28]
  hqspi.Init.DualFlash = QSPI_DUALFLASH_DISABLE;
 8001bec:	4b24      	ldr	r3, [pc, #144]	; (8001c80 <MX_QUADSPI_Init+0xc8>)
 8001bee:	2200      	movs	r2, #0
 8001bf0:	621a      	str	r2, [r3, #32]
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 8001bf2:	4823      	ldr	r0, [pc, #140]	; (8001c80 <MX_QUADSPI_Init+0xc8>)
 8001bf4:	f002 fa88 	bl	8004108 <HAL_QSPI_Init>
 8001bf8:	4603      	mov	r3, r0
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	d001      	beq.n	8001c02 <MX_QUADSPI_Init+0x4a>
  {
    Error_Handler();
 8001bfe:	f7ff ffd5 	bl	8001bac <Error_Handler>
  }
  /* USER CODE BEGIN QUADSPI_Init 2 */

  // =========== Initialize MT25QL512ABB ===========
  // Reset memory
  if(MT25QL512ABB_ResetEnable(&hqspi, MT25QL512ABB_SPI_MODE) != MT25QL512ABB_OK)
 8001c02:	2100      	movs	r1, #0
 8001c04:	481e      	ldr	r0, [pc, #120]	; (8001c80 <MX_QUADSPI_Init+0xc8>)
 8001c06:	f000 ff29 	bl	8002a5c <MT25QL512ABB_ResetEnable>
 8001c0a:	4603      	mov	r3, r0
 8001c0c:	2b00      	cmp	r3, #0
 8001c0e:	d001      	beq.n	8001c14 <MX_QUADSPI_Init+0x5c>
  {
    Error_Handler();
 8001c10:	f7ff ffcc 	bl	8001bac <Error_Handler>
  }
  if(MT25QL512ABB_ResetMemory(&hqspi, MT25QL512ABB_SPI_MODE) != MT25QL512ABB_OK)
 8001c14:	2100      	movs	r1, #0
 8001c16:	481a      	ldr	r0, [pc, #104]	; (8001c80 <MX_QUADSPI_Init+0xc8>)
 8001c18:	f000 ff58 	bl	8002acc <MT25QL512ABB_ResetMemory>
 8001c1c:	4603      	mov	r3, r0
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	d001      	beq.n	8001c26 <MX_QUADSPI_Init+0x6e>
  {
    Error_Handler();
 8001c22:	f7ff ffc3 	bl	8001bac <Error_Handler>
  }

  HAL_Delay(1);
 8001c26:	2001      	movs	r0, #1
 8001c28:	f000 ffb6 	bl	8002b98 <HAL_Delay>

  // Poll WIP
  if(MT25QL512ABB_AutoPollingMemReady(&hqspi, MT25QL512ABB_QPI_MODE, MT25QL512ABB_DUALFLASH_DISABLE) != MT25QL512ABB_OK)
 8001c2c:	2200      	movs	r2, #0
 8001c2e:	2106      	movs	r1, #6
 8001c30:	4813      	ldr	r0, [pc, #76]	; (8001c80 <MX_QUADSPI_Init+0xc8>)
 8001c32:	f000 fbd2 	bl	80023da <MT25QL512ABB_AutoPollingMemReady>
 8001c36:	4603      	mov	r3, r0
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	d001      	beq.n	8001c40 <MX_QUADSPI_Init+0x88>
  {
    Error_Handler();
 8001c3c:	f7ff ffb6 	bl	8001bac <Error_Handler>
  }

  // Enter QPI mode
  if(MT25QL512ABB_EnterQPIMode(&hqspi) != MT25QL512ABB_OK)
 8001c40:	480f      	ldr	r0, [pc, #60]	; (8001c80 <MX_QUADSPI_Init+0xc8>)
 8001c42:	f000 fea9 	bl	8002998 <MT25QL512ABB_EnterQPIMode>
 8001c46:	4603      	mov	r3, r0
 8001c48:	2b00      	cmp	r3, #0
 8001c4a:	d001      	beq.n	8001c50 <MX_QUADSPI_Init+0x98>
  {
    Error_Handler();
 8001c4c:	f7ff ffae 	bl	8001bac <Error_Handler>
  }

  // Enter 4 byte address mode
  if(MT25QL512ABB_Enter4BytesAddressMode(&hqspi, MT25QL512ABB_QPI_MODE) != MT25QL512ABB_OK)
 8001c50:	2106      	movs	r1, #6
 8001c52:	480b      	ldr	r0, [pc, #44]	; (8001c80 <MX_QUADSPI_Init+0xc8>)
 8001c54:	f000 feca 	bl	80029ec <MT25QL512ABB_Enter4BytesAddressMode>
 8001c58:	4603      	mov	r3, r0
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	d001      	beq.n	8001c62 <MX_QUADSPI_Init+0xaa>
  {
    Error_Handler();
 8001c5e:	f7ff ffa5 	bl	8001bac <Error_Handler>
  }

  // Enter memory mapped mode
  if(MT25QL512ABB_EnableMemoryMappedModeSTR(&hqspi, MT25QL512ABB_QPI_MODE, MT25QL512ABB_4BYTES_SIZE) != MT25QL512ABB_OK)
 8001c62:	2201      	movs	r2, #1
 8001c64:	2106      	movs	r1, #6
 8001c66:	4806      	ldr	r0, [pc, #24]	; (8001c80 <MX_QUADSPI_Init+0xc8>)
 8001c68:	f000 fd54 	bl	8002714 <MT25QL512ABB_EnableMemoryMappedModeSTR>
 8001c6c:	4603      	mov	r3, r0
 8001c6e:	2b00      	cmp	r3, #0
 8001c70:	d001      	beq.n	8001c76 <MX_QUADSPI_Init+0xbe>
  {
    Error_Handler();
 8001c72:	f7ff ff9b 	bl	8001bac <Error_Handler>
  }

  HAL_NVIC_DisableIRQ(QUADSPI_IRQn);
 8001c76:	205c      	movs	r0, #92	; 0x5c
 8001c78:	f001 f8b8 	bl	8002dec <HAL_NVIC_DisableIRQ>
  /* USER CODE END QUADSPI_Init 2 */

}
 8001c7c:	bf00      	nop
 8001c7e:	bd80      	pop	{r7, pc}
 8001c80:	200107d8 	.word	0x200107d8
 8001c84:	a0001000 	.word	0xa0001000

08001c88 <HAL_QSPI_MspInit>:

void HAL_QSPI_MspInit(QSPI_HandleTypeDef* qspiHandle)
{
 8001c88:	b580      	push	{r7, lr}
 8001c8a:	b08c      	sub	sp, #48	; 0x30
 8001c8c:	af00      	add	r7, sp, #0
 8001c8e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c90:	f107 031c 	add.w	r3, r7, #28
 8001c94:	2200      	movs	r2, #0
 8001c96:	601a      	str	r2, [r3, #0]
 8001c98:	605a      	str	r2, [r3, #4]
 8001c9a:	609a      	str	r2, [r3, #8]
 8001c9c:	60da      	str	r2, [r3, #12]
 8001c9e:	611a      	str	r2, [r3, #16]
  if(qspiHandle->Instance==QUADSPI)
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	4a3c      	ldr	r2, [pc, #240]	; (8001d98 <HAL_QSPI_MspInit+0x110>)
 8001ca6:	4293      	cmp	r3, r2
 8001ca8:	d171      	bne.n	8001d8e <HAL_QSPI_MspInit+0x106>
  {
  /* USER CODE BEGIN QUADSPI_MspInit 0 */

  /* USER CODE END QUADSPI_MspInit 0 */
    /* QUADSPI clock enable */
    __HAL_RCC_QSPI_CLK_ENABLE();
 8001caa:	4b3c      	ldr	r3, [pc, #240]	; (8001d9c <HAL_QSPI_MspInit+0x114>)
 8001cac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001cae:	4a3b      	ldr	r2, [pc, #236]	; (8001d9c <HAL_QSPI_MspInit+0x114>)
 8001cb0:	f043 0302 	orr.w	r3, r3, #2
 8001cb4:	6393      	str	r3, [r2, #56]	; 0x38
 8001cb6:	4b39      	ldr	r3, [pc, #228]	; (8001d9c <HAL_QSPI_MspInit+0x114>)
 8001cb8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001cba:	f003 0302 	and.w	r3, r3, #2
 8001cbe:	61bb      	str	r3, [r7, #24]
 8001cc0:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001cc2:	4b36      	ldr	r3, [pc, #216]	; (8001d9c <HAL_QSPI_MspInit+0x114>)
 8001cc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cc6:	4a35      	ldr	r2, [pc, #212]	; (8001d9c <HAL_QSPI_MspInit+0x114>)
 8001cc8:	f043 0310 	orr.w	r3, r3, #16
 8001ccc:	6313      	str	r3, [r2, #48]	; 0x30
 8001cce:	4b33      	ldr	r3, [pc, #204]	; (8001d9c <HAL_QSPI_MspInit+0x114>)
 8001cd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cd2:	f003 0310 	and.w	r3, r3, #16
 8001cd6:	617b      	str	r3, [r7, #20]
 8001cd8:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8001cda:	4b30      	ldr	r3, [pc, #192]	; (8001d9c <HAL_QSPI_MspInit+0x114>)
 8001cdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cde:	4a2f      	ldr	r2, [pc, #188]	; (8001d9c <HAL_QSPI_MspInit+0x114>)
 8001ce0:	f043 0320 	orr.w	r3, r3, #32
 8001ce4:	6313      	str	r3, [r2, #48]	; 0x30
 8001ce6:	4b2d      	ldr	r3, [pc, #180]	; (8001d9c <HAL_QSPI_MspInit+0x114>)
 8001ce8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cea:	f003 0320 	and.w	r3, r3, #32
 8001cee:	613b      	str	r3, [r7, #16]
 8001cf0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001cf2:	4b2a      	ldr	r3, [pc, #168]	; (8001d9c <HAL_QSPI_MspInit+0x114>)
 8001cf4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cf6:	4a29      	ldr	r2, [pc, #164]	; (8001d9c <HAL_QSPI_MspInit+0x114>)
 8001cf8:	f043 0302 	orr.w	r3, r3, #2
 8001cfc:	6313      	str	r3, [r2, #48]	; 0x30
 8001cfe:	4b27      	ldr	r3, [pc, #156]	; (8001d9c <HAL_QSPI_MspInit+0x114>)
 8001d00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d02:	f003 0302 	and.w	r3, r3, #2
 8001d06:	60fb      	str	r3, [r7, #12]
 8001d08:	68fb      	ldr	r3, [r7, #12]
    PF8     ------> QUADSPI_BK1_IO0
    PF9     ------> QUADSPI_BK1_IO1
    PF10     ------> QUADSPI_CLK
    PB6     ------> QUADSPI_BK1_NCS
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001d0a:	2304      	movs	r3, #4
 8001d0c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d0e:	2302      	movs	r3, #2
 8001d10:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d12:	2300      	movs	r3, #0
 8001d14:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d16:	2303      	movs	r3, #3
 8001d18:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8001d1a:	2309      	movs	r3, #9
 8001d1c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001d1e:	f107 031c 	add.w	r3, r7, #28
 8001d22:	4619      	mov	r1, r3
 8001d24:	481e      	ldr	r0, [pc, #120]	; (8001da0 <HAL_QSPI_MspInit+0x118>)
 8001d26:	f001 fae7 	bl	80032f8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_10;
 8001d2a:	f44f 6388 	mov.w	r3, #1088	; 0x440
 8001d2e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d30:	2302      	movs	r3, #2
 8001d32:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d34:	2300      	movs	r3, #0
 8001d36:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d38:	2303      	movs	r3, #3
 8001d3a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8001d3c:	2309      	movs	r3, #9
 8001d3e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001d40:	f107 031c 	add.w	r3, r7, #28
 8001d44:	4619      	mov	r1, r3
 8001d46:	4817      	ldr	r0, [pc, #92]	; (8001da4 <HAL_QSPI_MspInit+0x11c>)
 8001d48:	f001 fad6 	bl	80032f8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001d4c:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001d50:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d52:	2302      	movs	r3, #2
 8001d54:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d56:	2300      	movs	r3, #0
 8001d58:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d5a:	2303      	movs	r3, #3
 8001d5c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8001d5e:	230a      	movs	r3, #10
 8001d60:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001d62:	f107 031c 	add.w	r3, r7, #28
 8001d66:	4619      	mov	r1, r3
 8001d68:	480e      	ldr	r0, [pc, #56]	; (8001da4 <HAL_QSPI_MspInit+0x11c>)
 8001d6a:	f001 fac5 	bl	80032f8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001d6e:	2340      	movs	r3, #64	; 0x40
 8001d70:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d72:	2302      	movs	r3, #2
 8001d74:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d76:	2300      	movs	r3, #0
 8001d78:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d7a:	2303      	movs	r3, #3
 8001d7c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8001d7e:	230a      	movs	r3, #10
 8001d80:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d82:	f107 031c 	add.w	r3, r7, #28
 8001d86:	4619      	mov	r1, r3
 8001d88:	4807      	ldr	r0, [pc, #28]	; (8001da8 <HAL_QSPI_MspInit+0x120>)
 8001d8a:	f001 fab5 	bl	80032f8 <HAL_GPIO_Init>

  /* USER CODE BEGIN QUADSPI_MspInit 1 */

  /* USER CODE END QUADSPI_MspInit 1 */
  }
}
 8001d8e:	bf00      	nop
 8001d90:	3730      	adds	r7, #48	; 0x30
 8001d92:	46bd      	mov	sp, r7
 8001d94:	bd80      	pop	{r7, pc}
 8001d96:	bf00      	nop
 8001d98:	a0001000 	.word	0xa0001000
 8001d9c:	40023800 	.word	0x40023800
 8001da0:	40021000 	.word	0x40021000
 8001da4:	40021400 	.word	0x40021400
 8001da8:	40020400 	.word	0x40020400

08001dac <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001dac:	b580      	push	{r7, lr}
 8001dae:	b082      	sub	sp, #8
 8001db0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8001db2:	4b11      	ldr	r3, [pc, #68]	; (8001df8 <HAL_MspInit+0x4c>)
 8001db4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001db6:	4a10      	ldr	r2, [pc, #64]	; (8001df8 <HAL_MspInit+0x4c>)
 8001db8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001dbc:	6413      	str	r3, [r2, #64]	; 0x40
 8001dbe:	4b0e      	ldr	r3, [pc, #56]	; (8001df8 <HAL_MspInit+0x4c>)
 8001dc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dc2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001dc6:	607b      	str	r3, [r7, #4]
 8001dc8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001dca:	4b0b      	ldr	r3, [pc, #44]	; (8001df8 <HAL_MspInit+0x4c>)
 8001dcc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001dce:	4a0a      	ldr	r2, [pc, #40]	; (8001df8 <HAL_MspInit+0x4c>)
 8001dd0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001dd4:	6453      	str	r3, [r2, #68]	; 0x44
 8001dd6:	4b08      	ldr	r3, [pc, #32]	; (8001df8 <HAL_MspInit+0x4c>)
 8001dd8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001dda:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001dde:	603b      	str	r3, [r7, #0]
 8001de0:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001de2:	2200      	movs	r2, #0
 8001de4:	210f      	movs	r1, #15
 8001de6:	f06f 0001 	mvn.w	r0, #1
 8001dea:	f000 ffd5 	bl	8002d98 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001dee:	bf00      	nop
 8001df0:	3708      	adds	r7, #8
 8001df2:	46bd      	mov	sp, r7
 8001df4:	bd80      	pop	{r7, pc}
 8001df6:	bf00      	nop
 8001df8:	40023800 	.word	0x40023800

08001dfc <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001dfc:	b580      	push	{r7, lr}
 8001dfe:	b08c      	sub	sp, #48	; 0x30
 8001e00:	af00      	add	r7, sp, #0
 8001e02:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8001e04:	2300      	movs	r3, #0
 8001e06:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8001e08:	2300      	movs	r3, #0
 8001e0a:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM14 IRQ priority */
  HAL_NVIC_SetPriority(TIM8_TRG_COM_TIM14_IRQn, TickPriority ,0);
 8001e0c:	2200      	movs	r2, #0
 8001e0e:	6879      	ldr	r1, [r7, #4]
 8001e10:	202d      	movs	r0, #45	; 0x2d
 8001e12:	f000 ffc1 	bl	8002d98 <HAL_NVIC_SetPriority>

  /* Enable the TIM14 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
 8001e16:	202d      	movs	r0, #45	; 0x2d
 8001e18:	f000 ffda 	bl	8002dd0 <HAL_NVIC_EnableIRQ>

  /* Enable TIM14 clock */
  __HAL_RCC_TIM14_CLK_ENABLE();
 8001e1c:	4b1f      	ldr	r3, [pc, #124]	; (8001e9c <HAL_InitTick+0xa0>)
 8001e1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e20:	4a1e      	ldr	r2, [pc, #120]	; (8001e9c <HAL_InitTick+0xa0>)
 8001e22:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001e26:	6413      	str	r3, [r2, #64]	; 0x40
 8001e28:	4b1c      	ldr	r3, [pc, #112]	; (8001e9c <HAL_InitTick+0xa0>)
 8001e2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e2c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001e30:	60fb      	str	r3, [r7, #12]
 8001e32:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001e34:	f107 0210 	add.w	r2, r7, #16
 8001e38:	f107 0314 	add.w	r3, r7, #20
 8001e3c:	4611      	mov	r1, r2
 8001e3e:	4618      	mov	r0, r3
 8001e40:	f003 fa50 	bl	80052e4 <HAL_RCC_GetClockConfig>

  /* Compute TIM14 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8001e44:	f003 fa3a 	bl	80052bc <HAL_RCC_GetPCLK1Freq>
 8001e48:	4603      	mov	r3, r0
 8001e4a:	005b      	lsls	r3, r3, #1
 8001e4c:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM14 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001e4e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001e50:	4a13      	ldr	r2, [pc, #76]	; (8001ea0 <HAL_InitTick+0xa4>)
 8001e52:	fba2 2303 	umull	r2, r3, r2, r3
 8001e56:	0c9b      	lsrs	r3, r3, #18
 8001e58:	3b01      	subs	r3, #1
 8001e5a:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM14 */
  htim14.Instance = TIM14;
 8001e5c:	4b11      	ldr	r3, [pc, #68]	; (8001ea4 <HAL_InitTick+0xa8>)
 8001e5e:	4a12      	ldr	r2, [pc, #72]	; (8001ea8 <HAL_InitTick+0xac>)
 8001e60:	601a      	str	r2, [r3, #0]
  + Period = [(TIM14CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim14.Init.Period = (1000000U / 1000U) - 1U;
 8001e62:	4b10      	ldr	r3, [pc, #64]	; (8001ea4 <HAL_InitTick+0xa8>)
 8001e64:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001e68:	60da      	str	r2, [r3, #12]
  htim14.Init.Prescaler = uwPrescalerValue;
 8001e6a:	4a0e      	ldr	r2, [pc, #56]	; (8001ea4 <HAL_InitTick+0xa8>)
 8001e6c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001e6e:	6053      	str	r3, [r2, #4]
  htim14.Init.ClockDivision = 0;
 8001e70:	4b0c      	ldr	r3, [pc, #48]	; (8001ea4 <HAL_InitTick+0xa8>)
 8001e72:	2200      	movs	r2, #0
 8001e74:	611a      	str	r2, [r3, #16]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e76:	4b0b      	ldr	r3, [pc, #44]	; (8001ea4 <HAL_InitTick+0xa8>)
 8001e78:	2200      	movs	r2, #0
 8001e7a:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim14) == HAL_OK)
 8001e7c:	4809      	ldr	r0, [pc, #36]	; (8001ea4 <HAL_InitTick+0xa8>)
 8001e7e:	f003 ff0a 	bl	8005c96 <HAL_TIM_Base_Init>
 8001e82:	4603      	mov	r3, r0
 8001e84:	2b00      	cmp	r3, #0
 8001e86:	d104      	bne.n	8001e92 <HAL_InitTick+0x96>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim14);
 8001e88:	4806      	ldr	r0, [pc, #24]	; (8001ea4 <HAL_InitTick+0xa8>)
 8001e8a:	f003 ff65 	bl	8005d58 <HAL_TIM_Base_Start_IT>
 8001e8e:	4603      	mov	r3, r0
 8001e90:	e000      	b.n	8001e94 <HAL_InitTick+0x98>
  }

  /* Return function status */
  return HAL_ERROR;
 8001e92:	2301      	movs	r3, #1
}
 8001e94:	4618      	mov	r0, r3
 8001e96:	3730      	adds	r7, #48	; 0x30
 8001e98:	46bd      	mov	sp, r7
 8001e9a:	bd80      	pop	{r7, pc}
 8001e9c:	40023800 	.word	0x40023800
 8001ea0:	431bde83 	.word	0x431bde83
 8001ea4:	20010824 	.word	0x20010824
 8001ea8:	40002000 	.word	0x40002000

08001eac <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001eac:	b480      	push	{r7}
 8001eae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001eb0:	e7fe      	b.n	8001eb0 <NMI_Handler+0x4>

08001eb2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001eb2:	b480      	push	{r7}
 8001eb4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001eb6:	e7fe      	b.n	8001eb6 <HardFault_Handler+0x4>

08001eb8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001eb8:	b480      	push	{r7}
 8001eba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001ebc:	e7fe      	b.n	8001ebc <MemManage_Handler+0x4>

08001ebe <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001ebe:	b480      	push	{r7}
 8001ec0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001ec2:	e7fe      	b.n	8001ec2 <BusFault_Handler+0x4>

08001ec4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001ec4:	b480      	push	{r7}
 8001ec6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001ec8:	e7fe      	b.n	8001ec8 <UsageFault_Handler+0x4>

08001eca <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001eca:	b480      	push	{r7}
 8001ecc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001ece:	bf00      	nop
 8001ed0:	46bd      	mov	sp, r7
 8001ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ed6:	4770      	bx	lr

08001ed8 <TIM8_TRG_COM_TIM14_IRQHandler>:

/**
  * @brief This function handles TIM8 trigger and commutation interrupts and TIM14 global interrupt.
  */
void TIM8_TRG_COM_TIM14_IRQHandler(void)
{
 8001ed8:	b580      	push	{r7, lr}
 8001eda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 0 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim14);
 8001edc:	4802      	ldr	r0, [pc, #8]	; (8001ee8 <TIM8_TRG_COM_TIM14_IRQHandler+0x10>)
 8001ede:	f003 ffb3 	bl	8005e48 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 1 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 1 */
}
 8001ee2:	bf00      	nop
 8001ee4:	bd80      	pop	{r7, pc}
 8001ee6:	bf00      	nop
 8001ee8:	20010824 	.word	0x20010824

08001eec <LTDC_IRQHandler>:

/**
  * @brief This function handles LTDC global interrupt.
  */
void LTDC_IRQHandler(void)
{
 8001eec:	b580      	push	{r7, lr}
 8001eee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LTDC_IRQn 0 */

  /* USER CODE END LTDC_IRQn 0 */
  HAL_LTDC_IRQHandler(&hltdc);
 8001ef0:	4802      	ldr	r0, [pc, #8]	; (8001efc <LTDC_IRQHandler+0x10>)
 8001ef2:	f001 fdd9 	bl	8003aa8 <HAL_LTDC_IRQHandler>
  /* USER CODE BEGIN LTDC_IRQn 1 */

  /* USER CODE END LTDC_IRQn 1 */
}
 8001ef6:	bf00      	nop
 8001ef8:	bd80      	pop	{r7, pc}
 8001efa:	bf00      	nop
 8001efc:	20010730 	.word	0x20010730

08001f00 <DMA2D_IRQHandler>:

/**
  * @brief This function handles DMA2D global interrupt.
  */
void DMA2D_IRQHandler(void)
{
 8001f00:	b580      	push	{r7, lr}
 8001f02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2D_IRQn 0 */

  /* USER CODE END DMA2D_IRQn 0 */
  HAL_DMA2D_IRQHandler(&hdma2d);
 8001f04:	4802      	ldr	r0, [pc, #8]	; (8001f10 <DMA2D_IRQHandler+0x10>)
 8001f06:	f001 f849 	bl	8002f9c <HAL_DMA2D_IRQHandler>
  /* USER CODE BEGIN DMA2D_IRQn 1 */

  /* USER CODE END DMA2D_IRQn 1 */
}
 8001f0a:	bf00      	nop
 8001f0c:	bd80      	pop	{r7, pc}
 8001f0e:	bf00      	nop
 8001f10:	20010630 	.word	0x20010630

08001f14 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8001f14:	b480      	push	{r7}
 8001f16:	b083      	sub	sp, #12
 8001f18:	af00      	add	r7, sp, #0
 8001f1a:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8001f1c:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8001f20:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 8001f24:	f003 0301 	and.w	r3, r3, #1
 8001f28:	2b00      	cmp	r3, #0
 8001f2a:	d013      	beq.n	8001f54 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8001f2c:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8001f30:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 8001f34:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8001f38:	2b00      	cmp	r3, #0
 8001f3a:	d00b      	beq.n	8001f54 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8001f3c:	e000      	b.n	8001f40 <ITM_SendChar+0x2c>
    {
      __NOP();
 8001f3e:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8001f40:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	2b00      	cmp	r3, #0
 8001f48:	d0f9      	beq.n	8001f3e <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8001f4a:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8001f4e:	687a      	ldr	r2, [r7, #4]
 8001f50:	b2d2      	uxtb	r2, r2
 8001f52:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8001f54:	687b      	ldr	r3, [r7, #4]
}
 8001f56:	4618      	mov	r0, r3
 8001f58:	370c      	adds	r7, #12
 8001f5a:	46bd      	mov	sp, r7
 8001f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f60:	4770      	bx	lr
	...

08001f64 <ITM_ReceiveChar>:
  \details Inputs a character via the external variable \ref ITM_RxBuffer.
  \return             Received character.
  \return         -1  No character pending.
 */
__STATIC_INLINE int32_t ITM_ReceiveChar (void)
{
 8001f64:	b480      	push	{r7}
 8001f66:	b083      	sub	sp, #12
 8001f68:	af00      	add	r7, sp, #0
  int32_t ch = -1;                           /* no character available */
 8001f6a:	f04f 33ff 	mov.w	r3, #4294967295
 8001f6e:	607b      	str	r3, [r7, #4]

  if (ITM_RxBuffer != ITM_RXBUFFER_EMPTY)
 8001f70:	4b08      	ldr	r3, [pc, #32]	; (8001f94 <ITM_ReceiveChar+0x30>)
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	4a08      	ldr	r2, [pc, #32]	; (8001f98 <ITM_ReceiveChar+0x34>)
 8001f76:	4293      	cmp	r3, r2
 8001f78:	d005      	beq.n	8001f86 <ITM_ReceiveChar+0x22>
  {
    ch = ITM_RxBuffer;
 8001f7a:	4b06      	ldr	r3, [pc, #24]	; (8001f94 <ITM_ReceiveChar+0x30>)
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	607b      	str	r3, [r7, #4]
    ITM_RxBuffer = ITM_RXBUFFER_EMPTY;       /* ready for next character */
 8001f80:	4b04      	ldr	r3, [pc, #16]	; (8001f94 <ITM_ReceiveChar+0x30>)
 8001f82:	4a05      	ldr	r2, [pc, #20]	; (8001f98 <ITM_ReceiveChar+0x34>)
 8001f84:	601a      	str	r2, [r3, #0]
  }

  return (ch);
 8001f86:	687b      	ldr	r3, [r7, #4]
}
 8001f88:	4618      	mov	r0, r3
 8001f8a:	370c      	adds	r7, #12
 8001f8c:	46bd      	mov	sp, r7
 8001f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f92:	4770      	bx	lr
 8001f94:	20010870 	.word	0x20010870
 8001f98:	5aa55aa5 	.word	0x5aa55aa5

08001f9c <__io_putchar>:

volatile int32_t ITM_RxBuffer;

/* Variables */
int __io_putchar(int ch)
{
 8001f9c:	b580      	push	{r7, lr}
 8001f9e:	b082      	sub	sp, #8
 8001fa0:	af00      	add	r7, sp, #0
 8001fa2:	6078      	str	r0, [r7, #4]
  return ITM_SendChar(ch);
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	4618      	mov	r0, r3
 8001fa8:	f7ff ffb4 	bl	8001f14 <ITM_SendChar>
 8001fac:	4603      	mov	r3, r0
}
 8001fae:	4618      	mov	r0, r3
 8001fb0:	3708      	adds	r7, #8
 8001fb2:	46bd      	mov	sp, r7
 8001fb4:	bd80      	pop	{r7, pc}

08001fb6 <__io_getchar>:

int __io_getchar(void)
{
 8001fb6:	b580      	push	{r7, lr}
 8001fb8:	af00      	add	r7, sp, #0
  return  ITM_ReceiveChar();
 8001fba:	f7ff ffd3 	bl	8001f64 <ITM_ReceiveChar>
 8001fbe:	4603      	mov	r3, r0
}
 8001fc0:	4618      	mov	r0, r3
 8001fc2:	bd80      	pop	{r7, pc}

08001fc4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001fc4:	b480      	push	{r7}
 8001fc6:	af00      	add	r7, sp, #0
	return 1;
 8001fc8:	2301      	movs	r3, #1
}
 8001fca:	4618      	mov	r0, r3
 8001fcc:	46bd      	mov	sp, r7
 8001fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fd2:	4770      	bx	lr

08001fd4 <_kill>:

int _kill(int pid, int sig)
{
 8001fd4:	b580      	push	{r7, lr}
 8001fd6:	b082      	sub	sp, #8
 8001fd8:	af00      	add	r7, sp, #0
 8001fda:	6078      	str	r0, [r7, #4]
 8001fdc:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001fde:	f006 ff85 	bl	8008eec <__errno>
 8001fe2:	4603      	mov	r3, r0
 8001fe4:	2216      	movs	r2, #22
 8001fe6:	601a      	str	r2, [r3, #0]
	return -1;
 8001fe8:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001fec:	4618      	mov	r0, r3
 8001fee:	3708      	adds	r7, #8
 8001ff0:	46bd      	mov	sp, r7
 8001ff2:	bd80      	pop	{r7, pc}

08001ff4 <_exit>:

void _exit (int status)
{
 8001ff4:	b580      	push	{r7, lr}
 8001ff6:	b082      	sub	sp, #8
 8001ff8:	af00      	add	r7, sp, #0
 8001ffa:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001ffc:	f04f 31ff 	mov.w	r1, #4294967295
 8002000:	6878      	ldr	r0, [r7, #4]
 8002002:	f7ff ffe7 	bl	8001fd4 <_kill>
	while (1) {}		/* Make sure we hang here */
 8002006:	e7fe      	b.n	8002006 <_exit+0x12>

08002008 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002008:	b580      	push	{r7, lr}
 800200a:	b086      	sub	sp, #24
 800200c:	af00      	add	r7, sp, #0
 800200e:	60f8      	str	r0, [r7, #12]
 8002010:	60b9      	str	r1, [r7, #8]
 8002012:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002014:	2300      	movs	r3, #0
 8002016:	617b      	str	r3, [r7, #20]
 8002018:	e00a      	b.n	8002030 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800201a:	f7ff ffcc 	bl	8001fb6 <__io_getchar>
 800201e:	4601      	mov	r1, r0
 8002020:	68bb      	ldr	r3, [r7, #8]
 8002022:	1c5a      	adds	r2, r3, #1
 8002024:	60ba      	str	r2, [r7, #8]
 8002026:	b2ca      	uxtb	r2, r1
 8002028:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800202a:	697b      	ldr	r3, [r7, #20]
 800202c:	3301      	adds	r3, #1
 800202e:	617b      	str	r3, [r7, #20]
 8002030:	697a      	ldr	r2, [r7, #20]
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	429a      	cmp	r2, r3
 8002036:	dbf0      	blt.n	800201a <_read+0x12>
	}

return len;
 8002038:	687b      	ldr	r3, [r7, #4]
}
 800203a:	4618      	mov	r0, r3
 800203c:	3718      	adds	r7, #24
 800203e:	46bd      	mov	sp, r7
 8002040:	bd80      	pop	{r7, pc}

08002042 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002042:	b580      	push	{r7, lr}
 8002044:	b086      	sub	sp, #24
 8002046:	af00      	add	r7, sp, #0
 8002048:	60f8      	str	r0, [r7, #12]
 800204a:	60b9      	str	r1, [r7, #8]
 800204c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800204e:	2300      	movs	r3, #0
 8002050:	617b      	str	r3, [r7, #20]
 8002052:	e009      	b.n	8002068 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002054:	68bb      	ldr	r3, [r7, #8]
 8002056:	1c5a      	adds	r2, r3, #1
 8002058:	60ba      	str	r2, [r7, #8]
 800205a:	781b      	ldrb	r3, [r3, #0]
 800205c:	4618      	mov	r0, r3
 800205e:	f7ff ff9d 	bl	8001f9c <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002062:	697b      	ldr	r3, [r7, #20]
 8002064:	3301      	adds	r3, #1
 8002066:	617b      	str	r3, [r7, #20]
 8002068:	697a      	ldr	r2, [r7, #20]
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	429a      	cmp	r2, r3
 800206e:	dbf1      	blt.n	8002054 <_write+0x12>
	}
	return len;
 8002070:	687b      	ldr	r3, [r7, #4]
}
 8002072:	4618      	mov	r0, r3
 8002074:	3718      	adds	r7, #24
 8002076:	46bd      	mov	sp, r7
 8002078:	bd80      	pop	{r7, pc}

0800207a <_close>:

int _close(int file)
{
 800207a:	b480      	push	{r7}
 800207c:	b083      	sub	sp, #12
 800207e:	af00      	add	r7, sp, #0
 8002080:	6078      	str	r0, [r7, #4]
	return -1;
 8002082:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002086:	4618      	mov	r0, r3
 8002088:	370c      	adds	r7, #12
 800208a:	46bd      	mov	sp, r7
 800208c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002090:	4770      	bx	lr

08002092 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002092:	b480      	push	{r7}
 8002094:	b083      	sub	sp, #12
 8002096:	af00      	add	r7, sp, #0
 8002098:	6078      	str	r0, [r7, #4]
 800209a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800209c:	683b      	ldr	r3, [r7, #0]
 800209e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80020a2:	605a      	str	r2, [r3, #4]
	return 0;
 80020a4:	2300      	movs	r3, #0
}
 80020a6:	4618      	mov	r0, r3
 80020a8:	370c      	adds	r7, #12
 80020aa:	46bd      	mov	sp, r7
 80020ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020b0:	4770      	bx	lr

080020b2 <_isatty>:

int _isatty(int file)
{
 80020b2:	b480      	push	{r7}
 80020b4:	b083      	sub	sp, #12
 80020b6:	af00      	add	r7, sp, #0
 80020b8:	6078      	str	r0, [r7, #4]
	return 1;
 80020ba:	2301      	movs	r3, #1
}
 80020bc:	4618      	mov	r0, r3
 80020be:	370c      	adds	r7, #12
 80020c0:	46bd      	mov	sp, r7
 80020c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c6:	4770      	bx	lr

080020c8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80020c8:	b480      	push	{r7}
 80020ca:	b085      	sub	sp, #20
 80020cc:	af00      	add	r7, sp, #0
 80020ce:	60f8      	str	r0, [r7, #12]
 80020d0:	60b9      	str	r1, [r7, #8]
 80020d2:	607a      	str	r2, [r7, #4]
	return 0;
 80020d4:	2300      	movs	r3, #0
}
 80020d6:	4618      	mov	r0, r3
 80020d8:	3714      	adds	r7, #20
 80020da:	46bd      	mov	sp, r7
 80020dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e0:	4770      	bx	lr
	...

080020e4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80020e4:	b580      	push	{r7, lr}
 80020e6:	b086      	sub	sp, #24
 80020e8:	af00      	add	r7, sp, #0
 80020ea:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80020ec:	4a14      	ldr	r2, [pc, #80]	; (8002140 <_sbrk+0x5c>)
 80020ee:	4b15      	ldr	r3, [pc, #84]	; (8002144 <_sbrk+0x60>)
 80020f0:	1ad3      	subs	r3, r2, r3
 80020f2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80020f4:	697b      	ldr	r3, [r7, #20]
 80020f6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80020f8:	4b13      	ldr	r3, [pc, #76]	; (8002148 <_sbrk+0x64>)
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	2b00      	cmp	r3, #0
 80020fe:	d102      	bne.n	8002106 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002100:	4b11      	ldr	r3, [pc, #68]	; (8002148 <_sbrk+0x64>)
 8002102:	4a12      	ldr	r2, [pc, #72]	; (800214c <_sbrk+0x68>)
 8002104:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002106:	4b10      	ldr	r3, [pc, #64]	; (8002148 <_sbrk+0x64>)
 8002108:	681a      	ldr	r2, [r3, #0]
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	4413      	add	r3, r2
 800210e:	693a      	ldr	r2, [r7, #16]
 8002110:	429a      	cmp	r2, r3
 8002112:	d207      	bcs.n	8002124 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002114:	f006 feea 	bl	8008eec <__errno>
 8002118:	4603      	mov	r3, r0
 800211a:	220c      	movs	r2, #12
 800211c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800211e:	f04f 33ff 	mov.w	r3, #4294967295
 8002122:	e009      	b.n	8002138 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002124:	4b08      	ldr	r3, [pc, #32]	; (8002148 <_sbrk+0x64>)
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800212a:	4b07      	ldr	r3, [pc, #28]	; (8002148 <_sbrk+0x64>)
 800212c:	681a      	ldr	r2, [r3, #0]
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	4413      	add	r3, r2
 8002132:	4a05      	ldr	r2, [pc, #20]	; (8002148 <_sbrk+0x64>)
 8002134:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002136:	68fb      	ldr	r3, [r7, #12]
}
 8002138:	4618      	mov	r0, r3
 800213a:	3718      	adds	r7, #24
 800213c:	46bd      	mov	sp, r7
 800213e:	bd80      	pop	{r7, pc}
 8002140:	2007c000 	.word	0x2007c000
 8002144:	00000f00 	.word	0x00000f00
 8002148:	200004c0 	.word	0x200004c0
 800214c:	20010888 	.word	0x20010888

08002150 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002150:	b480      	push	{r7}
 8002152:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002154:	4b06      	ldr	r3, [pc, #24]	; (8002170 <SystemInit+0x20>)
 8002156:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800215a:	4a05      	ldr	r2, [pc, #20]	; (8002170 <SystemInit+0x20>)
 800215c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002160:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002164:	bf00      	nop
 8002166:	46bd      	mov	sp, r7
 8002168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800216c:	4770      	bx	lr
 800216e:	bf00      	nop
 8002170:	e000ed00 	.word	0xe000ed00

08002174 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002174:	f8df d034 	ldr.w	sp, [pc, #52]	; 80021ac <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002178:	480d      	ldr	r0, [pc, #52]	; (80021b0 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800217a:	490e      	ldr	r1, [pc, #56]	; (80021b4 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 800217c:	4a0e      	ldr	r2, [pc, #56]	; (80021b8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800217e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002180:	e002      	b.n	8002188 <LoopCopyDataInit>

08002182 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002182:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002184:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002186:	3304      	adds	r3, #4

08002188 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002188:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800218a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800218c:	d3f9      	bcc.n	8002182 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800218e:	4a0b      	ldr	r2, [pc, #44]	; (80021bc <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002190:	4c0b      	ldr	r4, [pc, #44]	; (80021c0 <LoopFillZerobss+0x26>)
  movs r3, #0
 8002192:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002194:	e001      	b.n	800219a <LoopFillZerobss>

08002196 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002196:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002198:	3204      	adds	r2, #4

0800219a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800219a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800219c:	d3fb      	bcc.n	8002196 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800219e:	f7ff ffd7 	bl	8002150 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80021a2:	f006 ff9f 	bl	80090e4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80021a6:	f7ff fc67 	bl	8001a78 <main>
  bx  lr    
 80021aa:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80021ac:	2007c000 	.word	0x2007c000
  ldr r0, =_sdata
 80021b0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80021b4:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 80021b8:	0800c1d4 	.word	0x0800c1d4
  ldr r2, =_sbss
 80021bc:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 80021c0:	20010888 	.word	0x20010888

080021c4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80021c4:	e7fe      	b.n	80021c4 <ADC_IRQHandler>

080021c6 <IS42S32800G_Init>:
  * @param  Ctx Component object pointer
  * @param  pRegMode : Pointer to Register Mode structure
  * @retval error status
  */
int32_t IS42S32800G_Init(SDRAM_HandleTypeDef *Ctx, IS42S32800G_Context_t *pRegMode)
{
 80021c6:	b580      	push	{r7, lr}
 80021c8:	b084      	sub	sp, #16
 80021ca:	af00      	add	r7, sp, #0
 80021cc:	6078      	str	r0, [r7, #4]
 80021ce:	6039      	str	r1, [r7, #0]
  int32_t ret = IS42S32800G_ERROR;
 80021d0:	f04f 33ff 	mov.w	r3, #4294967295
 80021d4:	60fb      	str	r3, [r7, #12]

  /* Step 1: Configure a clock configuration enable command */
  if(IS42S32800G_ClockEnable(Ctx, pRegMode->TargetBank) == IS42S32800G_OK)
 80021d6:	683b      	ldr	r3, [r7, #0]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	4619      	mov	r1, r3
 80021dc:	6878      	ldr	r0, [r7, #4]
 80021de:	f000 f831 	bl	8002244 <IS42S32800G_ClockEnable>
 80021e2:	4603      	mov	r3, r0
 80021e4:	2b00      	cmp	r3, #0
 80021e6:	d128      	bne.n	800223a <IS42S32800G_Init+0x74>
  {
    /* Step 2: Insert 100 us minimum delay */
    /* Inserted delay is equal to 1 ms due to systick time base unit (ms) */
    (void)IS42S32800G_Delay(1);
 80021e8:	2001      	movs	r0, #1
 80021ea:	f000 f8e1 	bl	80023b0 <IS42S32800G_Delay>

    /* Step 3: Configure a PALL (precharge all) command */
    if(IS42S32800G_Precharge(Ctx, pRegMode->TargetBank) == IS42S32800G_OK)
 80021ee:	683b      	ldr	r3, [r7, #0]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	4619      	mov	r1, r3
 80021f4:	6878      	ldr	r0, [r7, #4]
 80021f6:	f000 f849 	bl	800228c <IS42S32800G_Precharge>
 80021fa:	4603      	mov	r3, r0
 80021fc:	2b00      	cmp	r3, #0
 80021fe:	d11c      	bne.n	800223a <IS42S32800G_Init+0x74>
    {
      /* Step 4: Configure a Refresh command */
      if(IS42S32800G_RefreshMode(Ctx, pRegMode->TargetBank, pRegMode->RefreshMode) == IS42S32800G_OK)
 8002200:	683b      	ldr	r3, [r7, #0]
 8002202:	6819      	ldr	r1, [r3, #0]
 8002204:	683b      	ldr	r3, [r7, #0]
 8002206:	685b      	ldr	r3, [r3, #4]
 8002208:	461a      	mov	r2, r3
 800220a:	6878      	ldr	r0, [r7, #4]
 800220c:	f000 f896 	bl	800233c <IS42S32800G_RefreshMode>
 8002210:	4603      	mov	r3, r0
 8002212:	2b00      	cmp	r3, #0
 8002214:	d111      	bne.n	800223a <IS42S32800G_Init+0x74>
      {
        /* Step 5: Program the external memory mode register */
        if(IS42S32800G_ModeRegConfig(Ctx, pRegMode) == IS42S32800G_OK)
 8002216:	6839      	ldr	r1, [r7, #0]
 8002218:	6878      	ldr	r0, [r7, #4]
 800221a:	f000 f85b 	bl	80022d4 <IS42S32800G_ModeRegConfig>
 800221e:	4603      	mov	r3, r0
 8002220:	2b00      	cmp	r3, #0
 8002222:	d10a      	bne.n	800223a <IS42S32800G_Init+0x74>
        {
          /* Step 6: Set the refresh rate counter */
          if(IS42S32800G_RefreshRate(Ctx, pRegMode->RefreshRate) == IS42S32800G_OK)
 8002224:	683b      	ldr	r3, [r7, #0]
 8002226:	689b      	ldr	r3, [r3, #8]
 8002228:	4619      	mov	r1, r3
 800222a:	6878      	ldr	r0, [r7, #4]
 800222c:	f000 f8ac 	bl	8002388 <IS42S32800G_RefreshRate>
 8002230:	4603      	mov	r3, r0
 8002232:	2b00      	cmp	r3, #0
 8002234:	d101      	bne.n	800223a <IS42S32800G_Init+0x74>
          {
            ret = IS42S32800G_OK;
 8002236:	2300      	movs	r3, #0
 8002238:	60fb      	str	r3, [r7, #12]
          }
        }
      }
    }
  }
  return ret;
 800223a:	68fb      	ldr	r3, [r7, #12]
}
 800223c:	4618      	mov	r0, r3
 800223e:	3710      	adds	r7, #16
 8002240:	46bd      	mov	sp, r7
 8002242:	bd80      	pop	{r7, pc}

08002244 <IS42S32800G_ClockEnable>:
  * @param  Ctx Component object pointer
  * @param  Interface Could be FMC_SDRAM_CMD_TARGET_BANK1 or FMC_SDRAM_CMD_TARGET_BANK2
  * @retval error status
  */
int32_t IS42S32800G_ClockEnable(SDRAM_HandleTypeDef *Ctx, uint32_t Interface)
{
 8002244:	b580      	push	{r7, lr}
 8002246:	b082      	sub	sp, #8
 8002248:	af00      	add	r7, sp, #0
 800224a:	6078      	str	r0, [r7, #4]
 800224c:	6039      	str	r1, [r7, #0]
  Command.CommandMode            = IS42S32800G_CLK_ENABLE_CMD;
 800224e:	4b0e      	ldr	r3, [pc, #56]	; (8002288 <IS42S32800G_ClockEnable+0x44>)
 8002250:	2201      	movs	r2, #1
 8002252:	601a      	str	r2, [r3, #0]
  Command.CommandTarget          = Interface;
 8002254:	4a0c      	ldr	r2, [pc, #48]	; (8002288 <IS42S32800G_ClockEnable+0x44>)
 8002256:	683b      	ldr	r3, [r7, #0]
 8002258:	6053      	str	r3, [r2, #4]
  Command.AutoRefreshNumber      = 1;
 800225a:	4b0b      	ldr	r3, [pc, #44]	; (8002288 <IS42S32800G_ClockEnable+0x44>)
 800225c:	2201      	movs	r2, #1
 800225e:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = 0;
 8002260:	4b09      	ldr	r3, [pc, #36]	; (8002288 <IS42S32800G_ClockEnable+0x44>)
 8002262:	2200      	movs	r2, #0
 8002264:	60da      	str	r2, [r3, #12]

  /* Send the command */
  if(HAL_SDRAM_SendCommand(Ctx, &Command, IS42S32800G_TIMEOUT) != HAL_OK)
 8002266:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800226a:	4907      	ldr	r1, [pc, #28]	; (8002288 <IS42S32800G_ClockEnable+0x44>)
 800226c:	6878      	ldr	r0, [r7, #4]
 800226e:	f003 fcc7 	bl	8005c00 <HAL_SDRAM_SendCommand>
 8002272:	4603      	mov	r3, r0
 8002274:	2b00      	cmp	r3, #0
 8002276:	d002      	beq.n	800227e <IS42S32800G_ClockEnable+0x3a>
  {
    return IS42S32800G_ERROR;
 8002278:	f04f 33ff 	mov.w	r3, #4294967295
 800227c:	e000      	b.n	8002280 <IS42S32800G_ClockEnable+0x3c>
  }
  else
  {
    return IS42S32800G_OK;
 800227e:	2300      	movs	r3, #0
  }
}
 8002280:	4618      	mov	r0, r3
 8002282:	3708      	adds	r7, #8
 8002284:	46bd      	mov	sp, r7
 8002286:	bd80      	pop	{r7, pc}
 8002288:	200004c4 	.word	0x200004c4

0800228c <IS42S32800G_Precharge>:
  * @param  Ctx Component object pointer
  * @param  Interface Could be FMC_SDRAM_CMD_TARGET_BANK1 or FMC_SDRAM_CMD_TARGET_BANK2
  * @retval error status
  */
int32_t IS42S32800G_Precharge(SDRAM_HandleTypeDef *Ctx, uint32_t Interface)
{
 800228c:	b580      	push	{r7, lr}
 800228e:	b082      	sub	sp, #8
 8002290:	af00      	add	r7, sp, #0
 8002292:	6078      	str	r0, [r7, #4]
 8002294:	6039      	str	r1, [r7, #0]
  Command.CommandMode            = IS42S32800G_PALL_CMD   ;
 8002296:	4b0e      	ldr	r3, [pc, #56]	; (80022d0 <IS42S32800G_Precharge+0x44>)
 8002298:	2202      	movs	r2, #2
 800229a:	601a      	str	r2, [r3, #0]
  Command.CommandTarget          = Interface;
 800229c:	4a0c      	ldr	r2, [pc, #48]	; (80022d0 <IS42S32800G_Precharge+0x44>)
 800229e:	683b      	ldr	r3, [r7, #0]
 80022a0:	6053      	str	r3, [r2, #4]
  Command.AutoRefreshNumber      = 1;
 80022a2:	4b0b      	ldr	r3, [pc, #44]	; (80022d0 <IS42S32800G_Precharge+0x44>)
 80022a4:	2201      	movs	r2, #1
 80022a6:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = 0;
 80022a8:	4b09      	ldr	r3, [pc, #36]	; (80022d0 <IS42S32800G_Precharge+0x44>)
 80022aa:	2200      	movs	r2, #0
 80022ac:	60da      	str	r2, [r3, #12]

  /* Send the command */
  if(HAL_SDRAM_SendCommand(Ctx, &Command, IS42S32800G_TIMEOUT) != HAL_OK)
 80022ae:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80022b2:	4907      	ldr	r1, [pc, #28]	; (80022d0 <IS42S32800G_Precharge+0x44>)
 80022b4:	6878      	ldr	r0, [r7, #4]
 80022b6:	f003 fca3 	bl	8005c00 <HAL_SDRAM_SendCommand>
 80022ba:	4603      	mov	r3, r0
 80022bc:	2b00      	cmp	r3, #0
 80022be:	d002      	beq.n	80022c6 <IS42S32800G_Precharge+0x3a>
  {
    return IS42S32800G_ERROR;
 80022c0:	f04f 33ff 	mov.w	r3, #4294967295
 80022c4:	e000      	b.n	80022c8 <IS42S32800G_Precharge+0x3c>
  }
  else
  {
    return IS42S32800G_OK;
 80022c6:	2300      	movs	r3, #0
  }
}
 80022c8:	4618      	mov	r0, r3
 80022ca:	3708      	adds	r7, #8
 80022cc:	46bd      	mov	sp, r7
 80022ce:	bd80      	pop	{r7, pc}
 80022d0:	200004c4 	.word	0x200004c4

080022d4 <IS42S32800G_ModeRegConfig>:
  * @param  Ctx Component object pointer
  * @param  pRegMode : Pointer to Register Mode structure
  * @retval error status
  */
int32_t IS42S32800G_ModeRegConfig(SDRAM_HandleTypeDef *Ctx, IS42S32800G_Context_t *pRegMode)
{
 80022d4:	b580      	push	{r7, lr}
 80022d6:	b084      	sub	sp, #16
 80022d8:	af00      	add	r7, sp, #0
 80022da:	6078      	str	r0, [r7, #4]
 80022dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpmrd;

  /* Program the external memory mode register */
  tmpmrd = (uint32_t)pRegMode->BurstLength   |\
 80022de:	683b      	ldr	r3, [r7, #0]
 80022e0:	68da      	ldr	r2, [r3, #12]
                     pRegMode->BurstType     |\
 80022e2:	683b      	ldr	r3, [r7, #0]
 80022e4:	691b      	ldr	r3, [r3, #16]
  tmpmrd = (uint32_t)pRegMode->BurstLength   |\
 80022e6:	431a      	orrs	r2, r3
                     pRegMode->CASLatency    |\
 80022e8:	683b      	ldr	r3, [r7, #0]
 80022ea:	695b      	ldr	r3, [r3, #20]
                     pRegMode->BurstType     |\
 80022ec:	431a      	orrs	r2, r3
                     pRegMode->OperationMode |\
 80022ee:	683b      	ldr	r3, [r7, #0]
 80022f0:	699b      	ldr	r3, [r3, #24]
                     pRegMode->CASLatency    |\
 80022f2:	431a      	orrs	r2, r3
                     pRegMode->WriteBurstMode;
 80022f4:	683b      	ldr	r3, [r7, #0]
 80022f6:	69db      	ldr	r3, [r3, #28]
  tmpmrd = (uint32_t)pRegMode->BurstLength   |\
 80022f8:	4313      	orrs	r3, r2
 80022fa:	60fb      	str	r3, [r7, #12]

  Command.CommandMode            = IS42S32800G_LOAD_MODE_CMD;
 80022fc:	4b0e      	ldr	r3, [pc, #56]	; (8002338 <IS42S32800G_ModeRegConfig+0x64>)
 80022fe:	2204      	movs	r2, #4
 8002300:	601a      	str	r2, [r3, #0]
  Command.CommandTarget          = pRegMode->TargetBank;
 8002302:	683b      	ldr	r3, [r7, #0]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	4a0c      	ldr	r2, [pc, #48]	; (8002338 <IS42S32800G_ModeRegConfig+0x64>)
 8002308:	6053      	str	r3, [r2, #4]
  Command.AutoRefreshNumber      = 1;
 800230a:	4b0b      	ldr	r3, [pc, #44]	; (8002338 <IS42S32800G_ModeRegConfig+0x64>)
 800230c:	2201      	movs	r2, #1
 800230e:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = tmpmrd;
 8002310:	4a09      	ldr	r2, [pc, #36]	; (8002338 <IS42S32800G_ModeRegConfig+0x64>)
 8002312:	68fb      	ldr	r3, [r7, #12]
 8002314:	60d3      	str	r3, [r2, #12]

  /* Send the command */
  if(HAL_SDRAM_SendCommand(Ctx, &Command, IS42S32800G_TIMEOUT) != HAL_OK)
 8002316:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800231a:	4907      	ldr	r1, [pc, #28]	; (8002338 <IS42S32800G_ModeRegConfig+0x64>)
 800231c:	6878      	ldr	r0, [r7, #4]
 800231e:	f003 fc6f 	bl	8005c00 <HAL_SDRAM_SendCommand>
 8002322:	4603      	mov	r3, r0
 8002324:	2b00      	cmp	r3, #0
 8002326:	d002      	beq.n	800232e <IS42S32800G_ModeRegConfig+0x5a>
  {
    return IS42S32800G_ERROR;
 8002328:	f04f 33ff 	mov.w	r3, #4294967295
 800232c:	e000      	b.n	8002330 <IS42S32800G_ModeRegConfig+0x5c>
  }
  else
  {
    return IS42S32800G_OK;
 800232e:	2300      	movs	r3, #0
  }
}
 8002330:	4618      	mov	r0, r3
 8002332:	3710      	adds	r7, #16
 8002334:	46bd      	mov	sp, r7
 8002336:	bd80      	pop	{r7, pc}
 8002338:	200004c4 	.word	0x200004c4

0800233c <IS42S32800G_RefreshMode>:
  * @param  RefreshMode Could be IS42S32800G_CMD_AUTOREFRESH_MODE or
  *                      IS42S32800G_CMD_SELFREFRESH_MODE
  * @retval error status
  */
int32_t IS42S32800G_RefreshMode(SDRAM_HandleTypeDef *Ctx, uint32_t Interface, uint32_t RefreshMode)
{
 800233c:	b580      	push	{r7, lr}
 800233e:	b084      	sub	sp, #16
 8002340:	af00      	add	r7, sp, #0
 8002342:	60f8      	str	r0, [r7, #12]
 8002344:	60b9      	str	r1, [r7, #8]
 8002346:	607a      	str	r2, [r7, #4]
  Command.CommandMode            = RefreshMode;
 8002348:	4a0e      	ldr	r2, [pc, #56]	; (8002384 <IS42S32800G_RefreshMode+0x48>)
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	6013      	str	r3, [r2, #0]
  Command.CommandTarget          = Interface;
 800234e:	4a0d      	ldr	r2, [pc, #52]	; (8002384 <IS42S32800G_RefreshMode+0x48>)
 8002350:	68bb      	ldr	r3, [r7, #8]
 8002352:	6053      	str	r3, [r2, #4]
  Command.AutoRefreshNumber      = 8;
 8002354:	4b0b      	ldr	r3, [pc, #44]	; (8002384 <IS42S32800G_RefreshMode+0x48>)
 8002356:	2208      	movs	r2, #8
 8002358:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = 0;
 800235a:	4b0a      	ldr	r3, [pc, #40]	; (8002384 <IS42S32800G_RefreshMode+0x48>)
 800235c:	2200      	movs	r2, #0
 800235e:	60da      	str	r2, [r3, #12]

  /* Send the command */
  if(HAL_SDRAM_SendCommand(Ctx, &Command, IS42S32800G_TIMEOUT) != HAL_OK)
 8002360:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002364:	4907      	ldr	r1, [pc, #28]	; (8002384 <IS42S32800G_RefreshMode+0x48>)
 8002366:	68f8      	ldr	r0, [r7, #12]
 8002368:	f003 fc4a 	bl	8005c00 <HAL_SDRAM_SendCommand>
 800236c:	4603      	mov	r3, r0
 800236e:	2b00      	cmp	r3, #0
 8002370:	d002      	beq.n	8002378 <IS42S32800G_RefreshMode+0x3c>
  {
    return IS42S32800G_ERROR;
 8002372:	f04f 33ff 	mov.w	r3, #4294967295
 8002376:	e000      	b.n	800237a <IS42S32800G_RefreshMode+0x3e>
  }
  else
  {
    return IS42S32800G_OK;
 8002378:	2300      	movs	r3, #0
  }
}
 800237a:	4618      	mov	r0, r3
 800237c:	3710      	adds	r7, #16
 800237e:	46bd      	mov	sp, r7
 8002380:	bd80      	pop	{r7, pc}
 8002382:	bf00      	nop
 8002384:	200004c4 	.word	0x200004c4

08002388 <IS42S32800G_RefreshRate>:
  * @param  Ctx Component object pointer
  * @param  RefreshCount The refresh rate to be programmed
  * @retval error status
  */
int32_t IS42S32800G_RefreshRate(SDRAM_HandleTypeDef *Ctx, uint32_t RefreshCount)
{
 8002388:	b580      	push	{r7, lr}
 800238a:	b082      	sub	sp, #8
 800238c:	af00      	add	r7, sp, #0
 800238e:	6078      	str	r0, [r7, #4]
 8002390:	6039      	str	r1, [r7, #0]
  /* Set the device refresh rate */
  if(HAL_SDRAM_ProgramRefreshRate(Ctx, RefreshCount) != HAL_OK)
 8002392:	6839      	ldr	r1, [r7, #0]
 8002394:	6878      	ldr	r0, [r7, #4]
 8002396:	f003 fc5e 	bl	8005c56 <HAL_SDRAM_ProgramRefreshRate>
 800239a:	4603      	mov	r3, r0
 800239c:	2b00      	cmp	r3, #0
 800239e:	d002      	beq.n	80023a6 <IS42S32800G_RefreshRate+0x1e>
  {
    return IS42S32800G_ERROR;
 80023a0:	f04f 33ff 	mov.w	r3, #4294967295
 80023a4:	e000      	b.n	80023a8 <IS42S32800G_RefreshRate+0x20>
  }
  else
  {
    return IS42S32800G_OK;
 80023a6:	2300      	movs	r3, #0
  }
}
 80023a8:	4618      	mov	r0, r3
 80023aa:	3708      	adds	r7, #8
 80023ac:	46bd      	mov	sp, r7
 80023ae:	bd80      	pop	{r7, pc}

080023b0 <IS42S32800G_Delay>:
  * @brief This function provides accurate delay (in milliseconds)
  * @param Delay : specifies the delay time length, in milliseconds
  * @retval IS42S32800G_OK
  */
static int32_t IS42S32800G_Delay(uint32_t Delay)
{
 80023b0:	b580      	push	{r7, lr}
 80023b2:	b084      	sub	sp, #16
 80023b4:	af00      	add	r7, sp, #0
 80023b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  tickstart = HAL_GetTick();
 80023b8:	f000 fbe2 	bl	8002b80 <HAL_GetTick>
 80023bc:	60f8      	str	r0, [r7, #12]
  while((HAL_GetTick() - tickstart) < Delay)
 80023be:	bf00      	nop
 80023c0:	f000 fbde 	bl	8002b80 <HAL_GetTick>
 80023c4:	4602      	mov	r2, r0
 80023c6:	68fb      	ldr	r3, [r7, #12]
 80023c8:	1ad3      	subs	r3, r2, r3
 80023ca:	687a      	ldr	r2, [r7, #4]
 80023cc:	429a      	cmp	r2, r3
 80023ce:	d8f7      	bhi.n	80023c0 <IS42S32800G_Delay+0x10>
  {
  }
  return IS42S32800G_OK;
 80023d0:	2300      	movs	r3, #0
}
 80023d2:	4618      	mov	r0, r3
 80023d4:	3710      	adds	r7, #16
 80023d6:	46bd      	mov	sp, r7
 80023d8:	bd80      	pop	{r7, pc}

080023da <MT25QL512ABB_AutoPollingMemReady>:
  * @param  Mode Interface mode
  * @param  DualFlash Dual flash mode state
  * @retval error status
  */
int32_t MT25QL512ABB_AutoPollingMemReady(QSPI_HandleTypeDef *Ctx, MT25QL512ABB_Interface_t Mode, MT25QL512ABB_DualFlash_t DualFlash)
{
 80023da:	b580      	push	{r7, lr}
 80023dc:	b096      	sub	sp, #88	; 0x58
 80023de:	af00      	add	r7, sp, #0
 80023e0:	6078      	str	r0, [r7, #4]
 80023e2:	460b      	mov	r3, r1
 80023e4:	70fb      	strb	r3, [r7, #3]
 80023e6:	4613      	mov	r3, r2
 80023e8:	70bb      	strb	r3, [r7, #2]
  QSPI_CommandTypeDef      s_command;
  QSPI_AutoPollingTypeDef  s_config;

  /* Configure automatic polling mode to wait for memory ready */
  s_command.InstructionMode   = (Mode == MT25QL512ABB_QPI_MODE) ? QSPI_INSTRUCTION_4_LINES : (Mode == MT25QL512ABB_DPI_MODE) ? QSPI_INSTRUCTION_2_LINES : QSPI_INSTRUCTION_1_LINE;
 80023ea:	78fb      	ldrb	r3, [r7, #3]
 80023ec:	2b06      	cmp	r3, #6
 80023ee:	d008      	beq.n	8002402 <MT25QL512ABB_AutoPollingMemReady+0x28>
 80023f0:	78fb      	ldrb	r3, [r7, #3]
 80023f2:	2b05      	cmp	r3, #5
 80023f4:	d102      	bne.n	80023fc <MT25QL512ABB_AutoPollingMemReady+0x22>
 80023f6:	f44f 7300 	mov.w	r3, #512	; 0x200
 80023fa:	e004      	b.n	8002406 <MT25QL512ABB_AutoPollingMemReady+0x2c>
 80023fc:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002400:	e001      	b.n	8002406 <MT25QL512ABB_AutoPollingMemReady+0x2c>
 8002402:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002406:	63bb      	str	r3, [r7, #56]	; 0x38
  s_command.Instruction       = MT25QL512ABB_READ_STATUS_REG_CMD;
 8002408:	2305      	movs	r3, #5
 800240a:	623b      	str	r3, [r7, #32]
  s_command.AddressMode       = QSPI_ADDRESS_NONE;
 800240c:	2300      	movs	r3, #0
 800240e:	63fb      	str	r3, [r7, #60]	; 0x3c
  s_command.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8002410:	2300      	movs	r3, #0
 8002412:	643b      	str	r3, [r7, #64]	; 0x40
  /* At least one dummy cycle is required when using dual or quad mode to receive data */
  s_command.DummyCycles       = (Mode == MT25QL512ABB_QPI_MODE) ? 2U : (Mode == MT25QL512ABB_DPI_MODE) ? 4U : 0U;
 8002414:	78fb      	ldrb	r3, [r7, #3]
 8002416:	2b06      	cmp	r3, #6
 8002418:	d006      	beq.n	8002428 <MT25QL512ABB_AutoPollingMemReady+0x4e>
 800241a:	78fb      	ldrb	r3, [r7, #3]
 800241c:	2b05      	cmp	r3, #5
 800241e:	d101      	bne.n	8002424 <MT25QL512ABB_AutoPollingMemReady+0x4a>
 8002420:	2304      	movs	r3, #4
 8002422:	e002      	b.n	800242a <MT25QL512ABB_AutoPollingMemReady+0x50>
 8002424:	2300      	movs	r3, #0
 8002426:	e000      	b.n	800242a <MT25QL512ABB_AutoPollingMemReady+0x50>
 8002428:	2302      	movs	r3, #2
 800242a:	637b      	str	r3, [r7, #52]	; 0x34
  s_command.DataMode          = (Mode == MT25QL512ABB_QPI_MODE) ? QSPI_DATA_4_LINES : (Mode == MT25QL512ABB_DPI_MODE) ? QSPI_DATA_2_LINES : QSPI_DATA_1_LINE;
 800242c:	78fb      	ldrb	r3, [r7, #3]
 800242e:	2b06      	cmp	r3, #6
 8002430:	d008      	beq.n	8002444 <MT25QL512ABB_AutoPollingMemReady+0x6a>
 8002432:	78fb      	ldrb	r3, [r7, #3]
 8002434:	2b05      	cmp	r3, #5
 8002436:	d102      	bne.n	800243e <MT25QL512ABB_AutoPollingMemReady+0x64>
 8002438:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800243c:	e004      	b.n	8002448 <MT25QL512ABB_AutoPollingMemReady+0x6e>
 800243e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002442:	e001      	b.n	8002448 <MT25QL512ABB_AutoPollingMemReady+0x6e>
 8002444:	f04f 7340 	mov.w	r3, #50331648	; 0x3000000
 8002448:	647b      	str	r3, [r7, #68]	; 0x44
  s_command.DdrMode           = QSPI_DDR_MODE_DISABLE;
 800244a:	2300      	movs	r3, #0
 800244c:	64fb      	str	r3, [r7, #76]	; 0x4c
  s_command.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 800244e:	2300      	movs	r3, #0
 8002450:	653b      	str	r3, [r7, #80]	; 0x50
  s_command.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 8002452:	2300      	movs	r3, #0
 8002454:	657b      	str	r3, [r7, #84]	; 0x54

  s_config.Match           = 0;
 8002456:	2300      	movs	r3, #0
 8002458:	60bb      	str	r3, [r7, #8]
  s_config.Mask            = (DualFlash == MT25QL512ABB_DUALFLASH_ENABLE) ? ((MT25QL512ABB_SR_WIP << 8) | MT25QL512ABB_SR_WIP) : MT25QL512ABB_SR_WIP;
 800245a:	78bb      	ldrb	r3, [r7, #2]
 800245c:	2b40      	cmp	r3, #64	; 0x40
 800245e:	d102      	bne.n	8002466 <MT25QL512ABB_AutoPollingMemReady+0x8c>
 8002460:	f240 1301 	movw	r3, #257	; 0x101
 8002464:	e000      	b.n	8002468 <MT25QL512ABB_AutoPollingMemReady+0x8e>
 8002466:	2301      	movs	r3, #1
 8002468:	60fb      	str	r3, [r7, #12]
  s_config.MatchMode       = QSPI_MATCH_MODE_AND;
 800246a:	2300      	movs	r3, #0
 800246c:	61bb      	str	r3, [r7, #24]
  s_config.StatusBytesSize = (DualFlash == MT25QL512ABB_DUALFLASH_ENABLE) ? 2U : 1U;
 800246e:	78bb      	ldrb	r3, [r7, #2]
 8002470:	2b40      	cmp	r3, #64	; 0x40
 8002472:	d101      	bne.n	8002478 <MT25QL512ABB_AutoPollingMemReady+0x9e>
 8002474:	2302      	movs	r3, #2
 8002476:	e000      	b.n	800247a <MT25QL512ABB_AutoPollingMemReady+0xa0>
 8002478:	2301      	movs	r3, #1
 800247a:	617b      	str	r3, [r7, #20]
  s_config.Interval        = MT25QL512ABB_AUTOPOLLING_INTERVAL_TIME;
 800247c:	2310      	movs	r3, #16
 800247e:	613b      	str	r3, [r7, #16]
  s_config.AutomaticStop   = QSPI_AUTOMATIC_STOP_ENABLE;
 8002480:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8002484:	61fb      	str	r3, [r7, #28]

  if (HAL_QSPI_AutoPolling(Ctx, &s_command, &s_config, HAL_QSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8002486:	f107 0208 	add.w	r2, r7, #8
 800248a:	f107 0120 	add.w	r1, r7, #32
 800248e:	f241 3388 	movw	r3, #5000	; 0x1388
 8002492:	6878      	ldr	r0, [r7, #4]
 8002494:	f001 ffa4 	bl	80043e0 <HAL_QSPI_AutoPolling>
 8002498:	4603      	mov	r3, r0
 800249a:	2b00      	cmp	r3, #0
 800249c:	d002      	beq.n	80024a4 <MT25QL512ABB_AutoPollingMemReady+0xca>
  {
    return MT25QL512ABB_ERROR;
 800249e:	f04f 33ff 	mov.w	r3, #4294967295
 80024a2:	e000      	b.n	80024a6 <MT25QL512ABB_AutoPollingMemReady+0xcc>
  }

  return MT25QL512ABB_OK;
 80024a4:	2300      	movs	r3, #0
}
 80024a6:	4618      	mov	r0, r3
 80024a8:	3758      	adds	r7, #88	; 0x58
 80024aa:	46bd      	mov	sp, r7
 80024ac:	bd80      	pop	{r7, pc}
	...

080024b0 <MT25QL512ABB_PageProgram>:
  * @note   Address size is forced to 3 Bytes when the 4 Bytes address size
  *         command is not available for the specified interface mode
  * @retval QSPI memory status
  */
int32_t MT25QL512ABB_PageProgram(QSPI_HandleTypeDef *Ctx, MT25QL512ABB_Interface_t Mode, MT25QL512ABB_AddressSize_t AddressSize, uint8_t *pData, uint32_t WriteAddr, uint32_t Size)
{
 80024b0:	b580      	push	{r7, lr}
 80024b2:	b092      	sub	sp, #72	; 0x48
 80024b4:	af00      	add	r7, sp, #0
 80024b6:	60f8      	str	r0, [r7, #12]
 80024b8:	607b      	str	r3, [r7, #4]
 80024ba:	460b      	mov	r3, r1
 80024bc:	72fb      	strb	r3, [r7, #11]
 80024be:	4613      	mov	r3, r2
 80024c0:	72bb      	strb	r3, [r7, #10]
  QSPI_CommandTypeDef s_command;

  /* Initialize the program command */
  switch(Mode)
 80024c2:	7afb      	ldrb	r3, [r7, #11]
 80024c4:	3b01      	subs	r3, #1
 80024c6:	2b05      	cmp	r3, #5
 80024c8:	d86a      	bhi.n	80025a0 <MT25QL512ABB_PageProgram+0xf0>
 80024ca:	a201      	add	r2, pc, #4	; (adr r2, 80024d0 <MT25QL512ABB_PageProgram+0x20>)
 80024cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80024d0:	080024e9 	.word	0x080024e9
 80024d4:	08002501 	.word	0x08002501
 80024d8:	08002519 	.word	0x08002519
 80024dc:	0800253b 	.word	0x0800253b
 80024e0:	0800255d 	.word	0x0800255d
 80024e4:	0800257f 	.word	0x0800257f
  {
  case MT25QL512ABB_SPI_1I2O_MODE :              /* 1-1-2 commands */
    s_command.InstructionMode = QSPI_INSTRUCTION_1_LINE;
 80024e8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80024ec:	62bb      	str	r3, [r7, #40]	; 0x28
    s_command.Instruction     = MT25QL512ABB_DUAL_INPUT_FAST_PROG_CMD;
 80024ee:	23a2      	movs	r3, #162	; 0xa2
 80024f0:	613b      	str	r3, [r7, #16]
    s_command.AddressMode     = QSPI_ADDRESS_1_LINE;
 80024f2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80024f6:	62fb      	str	r3, [r7, #44]	; 0x2c
    s_command.DataMode        = QSPI_DATA_2_LINES;
 80024f8:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80024fc:	637b      	str	r3, [r7, #52]	; 0x34
    break;
 80024fe:	e060      	b.n	80025c2 <MT25QL512ABB_PageProgram+0x112>

  case MT25QL512ABB_SPI_2IO_MODE :               /* 1-2-2 commands */
    s_command.InstructionMode = QSPI_INSTRUCTION_1_LINE;
 8002500:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002504:	62bb      	str	r3, [r7, #40]	; 0x28
    s_command.Instruction     = MT25QL512ABB_EXTENDED_DUAL_INPUT_FAST_PROG_CMD;
 8002506:	23d2      	movs	r3, #210	; 0xd2
 8002508:	613b      	str	r3, [r7, #16]
    s_command.AddressMode     = QSPI_ADDRESS_2_LINES;
 800250a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800250e:	62fb      	str	r3, [r7, #44]	; 0x2c
    s_command.DataMode        = QSPI_DATA_2_LINES;
 8002510:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002514:	637b      	str	r3, [r7, #52]	; 0x34
    break;
 8002516:	e054      	b.n	80025c2 <MT25QL512ABB_PageProgram+0x112>

  case MT25QL512ABB_SPI_1I4O_MODE :              /* 1-1-4 commands */
    s_command.InstructionMode = QSPI_INSTRUCTION_1_LINE;
 8002518:	f44f 7380 	mov.w	r3, #256	; 0x100
 800251c:	62bb      	str	r3, [r7, #40]	; 0x28
    s_command.Instruction     = (AddressSize == MT25QL512ABB_3BYTES_SIZE) ? MT25QL512ABB_QUAD_INPUT_FAST_PROG_CMD : MT25QL512ABB_4_BYTE_ADDR_QUAD_INPUT_FAST_PROG_CMD;
 800251e:	7abb      	ldrb	r3, [r7, #10]
 8002520:	2b00      	cmp	r3, #0
 8002522:	d101      	bne.n	8002528 <MT25QL512ABB_PageProgram+0x78>
 8002524:	2332      	movs	r3, #50	; 0x32
 8002526:	e000      	b.n	800252a <MT25QL512ABB_PageProgram+0x7a>
 8002528:	2334      	movs	r3, #52	; 0x34
 800252a:	613b      	str	r3, [r7, #16]
    s_command.AddressMode     = QSPI_ADDRESS_1_LINE;
 800252c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002530:	62fb      	str	r3, [r7, #44]	; 0x2c
    s_command.DataMode        = QSPI_DATA_4_LINES;
 8002532:	f04f 7340 	mov.w	r3, #50331648	; 0x3000000
 8002536:	637b      	str	r3, [r7, #52]	; 0x34
    break;
 8002538:	e043      	b.n	80025c2 <MT25QL512ABB_PageProgram+0x112>

  case MT25QL512ABB_SPI_4IO_MODE :               /* 1-4-4 commands */
    s_command.InstructionMode = QSPI_INSTRUCTION_1_LINE;
 800253a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800253e:	62bb      	str	r3, [r7, #40]	; 0x28
    s_command.Instruction     = (AddressSize == MT25QL512ABB_3BYTES_SIZE) ? MT25QL512ABB_EXTENDED_QUAD_INPUT_FAST_PROG_CMD : MT25QL512ABB_4_BYTE_ADDR_QUAD_INPUT_EXTENDED_FAST_PROG_CMD;
 8002540:	7abb      	ldrb	r3, [r7, #10]
 8002542:	2b00      	cmp	r3, #0
 8002544:	d101      	bne.n	800254a <MT25QL512ABB_PageProgram+0x9a>
 8002546:	2338      	movs	r3, #56	; 0x38
 8002548:	e000      	b.n	800254c <MT25QL512ABB_PageProgram+0x9c>
 800254a:	233e      	movs	r3, #62	; 0x3e
 800254c:	613b      	str	r3, [r7, #16]
    s_command.AddressMode     = QSPI_ADDRESS_4_LINES;
 800254e:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8002552:	62fb      	str	r3, [r7, #44]	; 0x2c
    s_command.DataMode        = QSPI_DATA_4_LINES;
 8002554:	f04f 7340 	mov.w	r3, #50331648	; 0x3000000
 8002558:	637b      	str	r3, [r7, #52]	; 0x34
    break;
 800255a:	e032      	b.n	80025c2 <MT25QL512ABB_PageProgram+0x112>

  case MT25QL512ABB_DPI_MODE :                   /* 2-2-2 commands */
    s_command.InstructionMode = QSPI_INSTRUCTION_2_LINES;
 800255c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002560:	62bb      	str	r3, [r7, #40]	; 0x28
    s_command.Instruction     = (AddressSize == MT25QL512ABB_3BYTES_SIZE) ? MT25QL512ABB_EXTENDED_DUAL_INPUT_FAST_PROG_CMD : MT25QL512ABB_4_BYTE_ADDR_PAGE_PROG_CMD;
 8002562:	7abb      	ldrb	r3, [r7, #10]
 8002564:	2b00      	cmp	r3, #0
 8002566:	d101      	bne.n	800256c <MT25QL512ABB_PageProgram+0xbc>
 8002568:	23d2      	movs	r3, #210	; 0xd2
 800256a:	e000      	b.n	800256e <MT25QL512ABB_PageProgram+0xbe>
 800256c:	2312      	movs	r3, #18
 800256e:	613b      	str	r3, [r7, #16]
    s_command.AddressMode     = QSPI_ADDRESS_2_LINES;
 8002570:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002574:	62fb      	str	r3, [r7, #44]	; 0x2c
    s_command.DataMode        = QSPI_DATA_2_LINES;
 8002576:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800257a:	637b      	str	r3, [r7, #52]	; 0x34
    break;
 800257c:	e021      	b.n	80025c2 <MT25QL512ABB_PageProgram+0x112>

  case MT25QL512ABB_QPI_MODE :                   /* 4-4-4 commands */
    s_command.InstructionMode = QSPI_INSTRUCTION_4_LINES;
 800257e:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002582:	62bb      	str	r3, [r7, #40]	; 0x28
    s_command.Instruction     = (AddressSize == MT25QL512ABB_3BYTES_SIZE) ? MT25QL512ABB_EXTENDED_QUAD_INPUT_FAST_PROG_CMD : MT25QL512ABB_4_BYTE_ADDR_QUAD_INPUT_EXTENDED_FAST_PROG_CMD;
 8002584:	7abb      	ldrb	r3, [r7, #10]
 8002586:	2b00      	cmp	r3, #0
 8002588:	d101      	bne.n	800258e <MT25QL512ABB_PageProgram+0xde>
 800258a:	2338      	movs	r3, #56	; 0x38
 800258c:	e000      	b.n	8002590 <MT25QL512ABB_PageProgram+0xe0>
 800258e:	233e      	movs	r3, #62	; 0x3e
 8002590:	613b      	str	r3, [r7, #16]
    s_command.AddressMode     = QSPI_ADDRESS_4_LINES;
 8002592:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8002596:	62fb      	str	r3, [r7, #44]	; 0x2c
    s_command.DataMode        = QSPI_DATA_4_LINES;
 8002598:	f04f 7340 	mov.w	r3, #50331648	; 0x3000000
 800259c:	637b      	str	r3, [r7, #52]	; 0x34
    break;
 800259e:	e010      	b.n	80025c2 <MT25QL512ABB_PageProgram+0x112>

  case MT25QL512ABB_SPI_MODE :                   /* 1-1-1 commands, Power on H/W default setting */
  default :
    s_command.InstructionMode = QSPI_INSTRUCTION_1_LINE;
 80025a0:	f44f 7380 	mov.w	r3, #256	; 0x100
 80025a4:	62bb      	str	r3, [r7, #40]	; 0x28
    s_command.Instruction     = (AddressSize == MT25QL512ABB_3BYTES_SIZE) ? MT25QL512ABB_PAGE_PROG_CMD : MT25QL512ABB_4_BYTE_ADDR_PAGE_PROG_CMD;
 80025a6:	7abb      	ldrb	r3, [r7, #10]
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d101      	bne.n	80025b0 <MT25QL512ABB_PageProgram+0x100>
 80025ac:	2302      	movs	r3, #2
 80025ae:	e000      	b.n	80025b2 <MT25QL512ABB_PageProgram+0x102>
 80025b0:	2312      	movs	r3, #18
 80025b2:	613b      	str	r3, [r7, #16]
    s_command.AddressMode     = QSPI_ADDRESS_1_LINE;
 80025b4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80025b8:	62fb      	str	r3, [r7, #44]	; 0x2c
    s_command.DataMode        = QSPI_DATA_1_LINE;
 80025ba:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80025be:	637b      	str	r3, [r7, #52]	; 0x34
    break;
 80025c0:	bf00      	nop
  }

  s_command.AddressSize       = (AddressSize == MT25QL512ABB_3BYTES_SIZE) ? QSPI_ADDRESS_24_BITS : QSPI_ADDRESS_32_BITS;
 80025c2:	7abb      	ldrb	r3, [r7, #10]
 80025c4:	2b00      	cmp	r3, #0
 80025c6:	d102      	bne.n	80025ce <MT25QL512ABB_PageProgram+0x11e>
 80025c8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80025cc:	e001      	b.n	80025d2 <MT25QL512ABB_PageProgram+0x122>
 80025ce:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 80025d2:	61fb      	str	r3, [r7, #28]
  s_command.Address           = WriteAddr;
 80025d4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80025d6:	617b      	str	r3, [r7, #20]
  s_command.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 80025d8:	2300      	movs	r3, #0
 80025da:	633b      	str	r3, [r7, #48]	; 0x30
  s_command.DummyCycles       = 0;
 80025dc:	2300      	movs	r3, #0
 80025de:	627b      	str	r3, [r7, #36]	; 0x24
  s_command.NbData            = Size;
 80025e0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80025e2:	63bb      	str	r3, [r7, #56]	; 0x38
  s_command.DdrMode           = QSPI_DDR_MODE_DISABLE;
 80025e4:	2300      	movs	r3, #0
 80025e6:	63fb      	str	r3, [r7, #60]	; 0x3c
  s_command.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 80025e8:	2300      	movs	r3, #0
 80025ea:	643b      	str	r3, [r7, #64]	; 0x40
  s_command.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 80025ec:	2300      	movs	r3, #0
 80025ee:	647b      	str	r3, [r7, #68]	; 0x44

  /* Configure the command */
  if (HAL_QSPI_Command(Ctx, &s_command, HAL_QSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80025f0:	f107 0310 	add.w	r3, r7, #16
 80025f4:	f241 3288 	movw	r2, #5000	; 0x1388
 80025f8:	4619      	mov	r1, r3
 80025fa:	68f8      	ldr	r0, [r7, #12]
 80025fc:	f001 fe00 	bl	8004200 <HAL_QSPI_Command>
 8002600:	4603      	mov	r3, r0
 8002602:	2b00      	cmp	r3, #0
 8002604:	d002      	beq.n	800260c <MT25QL512ABB_PageProgram+0x15c>
  {
    return MT25QL512ABB_ERROR;
 8002606:	f04f 33ff 	mov.w	r3, #4294967295
 800260a:	e00c      	b.n	8002626 <MT25QL512ABB_PageProgram+0x176>
  }

  /* Transmission of the data */
  if (HAL_QSPI_Transmit(Ctx, pData, HAL_QSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 800260c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002610:	6879      	ldr	r1, [r7, #4]
 8002612:	68f8      	ldr	r0, [r7, #12]
 8002614:	f001 fe52 	bl	80042bc <HAL_QSPI_Transmit>
 8002618:	4603      	mov	r3, r0
 800261a:	2b00      	cmp	r3, #0
 800261c:	d002      	beq.n	8002624 <MT25QL512ABB_PageProgram+0x174>
  {
    return MT25QL512ABB_ERROR;
 800261e:	f04f 33ff 	mov.w	r3, #4294967295
 8002622:	e000      	b.n	8002626 <MT25QL512ABB_PageProgram+0x176>
  }

  return MT25QL512ABB_OK;
 8002624:	2300      	movs	r3, #0
}
 8002626:	4618      	mov	r0, r3
 8002628:	3748      	adds	r7, #72	; 0x48
 800262a:	46bd      	mov	sp, r7
 800262c:	bd80      	pop	{r7, pc}
 800262e:	bf00      	nop

08002630 <MT25QL512ABB_BlockErase>:
  * @param  BlockAddress Block address to erase
  * @param  BlockSize Block size to erase
  * @retval QSPI memory status
  */
int32_t MT25QL512ABB_BlockErase(QSPI_HandleTypeDef *Ctx, MT25QL512ABB_Interface_t Mode, MT25QL512ABB_AddressSize_t AddressSize, uint32_t BlockAddress, MT25QL512ABB_Erase_t BlockSize)
{
 8002630:	b580      	push	{r7, lr}
 8002632:	b094      	sub	sp, #80	; 0x50
 8002634:	af00      	add	r7, sp, #0
 8002636:	60f8      	str	r0, [r7, #12]
 8002638:	607b      	str	r3, [r7, #4]
 800263a:	460b      	mov	r3, r1
 800263c:	72fb      	strb	r3, [r7, #11]
 800263e:	4613      	mov	r3, r2
 8002640:	72bb      	strb	r3, [r7, #10]
  int32_t ret = MT25QL512ABB_OK;
 8002642:	2300      	movs	r3, #0
 8002644:	64fb      	str	r3, [r7, #76]	; 0x4c
  QSPI_CommandTypeDef s_command;

  /* Initialize the erase command */
  switch(BlockSize)
 8002646:	f897 3058 	ldrb.w	r3, [r7, #88]	; 0x58
 800264a:	2b01      	cmp	r3, #1
 800264c:	d002      	beq.n	8002654 <MT25QL512ABB_BlockErase+0x24>
 800264e:	2b02      	cmp	r3, #2
 8002650:	d008      	beq.n	8002664 <MT25QL512ABB_BlockErase+0x34>
 8002652:	e00f      	b.n	8002674 <MT25QL512ABB_BlockErase+0x44>
  {
  case MT25QL512ABB_ERASE_32K :
    s_command.Instruction     = (AddressSize == MT25QL512ABB_3BYTES_SIZE) ? MT25QL512ABB_SUBSECTOR_ERASE_32K_CMD : MT25QL512ABB_4_BYTE_ADDR_SUBSECTOR_ERASE_32K_CMD;
 8002654:	7abb      	ldrb	r3, [r7, #10]
 8002656:	2b00      	cmp	r3, #0
 8002658:	d101      	bne.n	800265e <MT25QL512ABB_BlockErase+0x2e>
 800265a:	2352      	movs	r3, #82	; 0x52
 800265c:	e000      	b.n	8002660 <MT25QL512ABB_BlockErase+0x30>
 800265e:	235c      	movs	r3, #92	; 0x5c
 8002660:	617b      	str	r3, [r7, #20]
    break;
 8002662:	e00f      	b.n	8002684 <MT25QL512ABB_BlockErase+0x54>

  case MT25QL512ABB_ERASE_64K :
    s_command.Instruction     = (AddressSize == MT25QL512ABB_3BYTES_SIZE) ? MT25QL512ABB_SECTOR_ERASE_64K_CMD : MT25QL512ABB_4_BYTE_ADDR_SECTOR_ERASE_64K_CMD;
 8002664:	7abb      	ldrb	r3, [r7, #10]
 8002666:	2b00      	cmp	r3, #0
 8002668:	d101      	bne.n	800266e <MT25QL512ABB_BlockErase+0x3e>
 800266a:	23d8      	movs	r3, #216	; 0xd8
 800266c:	e000      	b.n	8002670 <MT25QL512ABB_BlockErase+0x40>
 800266e:	23dc      	movs	r3, #220	; 0xdc
 8002670:	617b      	str	r3, [r7, #20]
    break;
 8002672:	e007      	b.n	8002684 <MT25QL512ABB_BlockErase+0x54>

  case MT25QL512ABB_ERASE_4K :
  default :
    s_command.Instruction     = (AddressSize == MT25QL512ABB_3BYTES_SIZE) ? MT25QL512ABB_SUBSECTOR_ERASE_4K_CMD : MT25QL512ABB_4_BYTE_ADDR_SUBSECTOR_ERASE_4K_CMD;
 8002674:	7abb      	ldrb	r3, [r7, #10]
 8002676:	2b00      	cmp	r3, #0
 8002678:	d101      	bne.n	800267e <MT25QL512ABB_BlockErase+0x4e>
 800267a:	2320      	movs	r3, #32
 800267c:	e000      	b.n	8002680 <MT25QL512ABB_BlockErase+0x50>
 800267e:	2321      	movs	r3, #33	; 0x21
 8002680:	617b      	str	r3, [r7, #20]
    break;
 8002682:	bf00      	nop
  }

  s_command.InstructionMode   = (Mode == MT25QL512ABB_QPI_MODE) ? QSPI_INSTRUCTION_4_LINES : (Mode == MT25QL512ABB_DPI_MODE) ? QSPI_INSTRUCTION_2_LINES : QSPI_INSTRUCTION_1_LINE;
 8002684:	7afb      	ldrb	r3, [r7, #11]
 8002686:	2b06      	cmp	r3, #6
 8002688:	d008      	beq.n	800269c <MT25QL512ABB_BlockErase+0x6c>
 800268a:	7afb      	ldrb	r3, [r7, #11]
 800268c:	2b05      	cmp	r3, #5
 800268e:	d102      	bne.n	8002696 <MT25QL512ABB_BlockErase+0x66>
 8002690:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002694:	e004      	b.n	80026a0 <MT25QL512ABB_BlockErase+0x70>
 8002696:	f44f 7380 	mov.w	r3, #256	; 0x100
 800269a:	e001      	b.n	80026a0 <MT25QL512ABB_BlockErase+0x70>
 800269c:	f44f 7340 	mov.w	r3, #768	; 0x300
 80026a0:	62fb      	str	r3, [r7, #44]	; 0x2c
  s_command.AddressMode       = (Mode == MT25QL512ABB_QPI_MODE) ? QSPI_ADDRESS_4_LINES : (Mode == MT25QL512ABB_DPI_MODE) ? QSPI_ADDRESS_2_LINES : QSPI_ADDRESS_1_LINE;
 80026a2:	7afb      	ldrb	r3, [r7, #11]
 80026a4:	2b06      	cmp	r3, #6
 80026a6:	d008      	beq.n	80026ba <MT25QL512ABB_BlockErase+0x8a>
 80026a8:	7afb      	ldrb	r3, [r7, #11]
 80026aa:	2b05      	cmp	r3, #5
 80026ac:	d102      	bne.n	80026b4 <MT25QL512ABB_BlockErase+0x84>
 80026ae:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80026b2:	e004      	b.n	80026be <MT25QL512ABB_BlockErase+0x8e>
 80026b4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80026b8:	e001      	b.n	80026be <MT25QL512ABB_BlockErase+0x8e>
 80026ba:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80026be:	633b      	str	r3, [r7, #48]	; 0x30
  s_command.AddressSize       = (AddressSize == MT25QL512ABB_3BYTES_SIZE) ? QSPI_ADDRESS_24_BITS : QSPI_ADDRESS_32_BITS;
 80026c0:	7abb      	ldrb	r3, [r7, #10]
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	d102      	bne.n	80026cc <MT25QL512ABB_BlockErase+0x9c>
 80026c6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80026ca:	e001      	b.n	80026d0 <MT25QL512ABB_BlockErase+0xa0>
 80026cc:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 80026d0:	623b      	str	r3, [r7, #32]
  s_command.Address           = BlockAddress;
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	61bb      	str	r3, [r7, #24]
  s_command.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 80026d6:	2300      	movs	r3, #0
 80026d8:	637b      	str	r3, [r7, #52]	; 0x34
  s_command.DummyCycles       = 0;
 80026da:	2300      	movs	r3, #0
 80026dc:	62bb      	str	r3, [r7, #40]	; 0x28
  s_command.DataMode          = QSPI_DATA_NONE;
 80026de:	2300      	movs	r3, #0
 80026e0:	63bb      	str	r3, [r7, #56]	; 0x38
  s_command.DdrMode           = QSPI_DDR_MODE_DISABLE;
 80026e2:	2300      	movs	r3, #0
 80026e4:	643b      	str	r3, [r7, #64]	; 0x40
  s_command.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 80026e6:	2300      	movs	r3, #0
 80026e8:	647b      	str	r3, [r7, #68]	; 0x44
  s_command.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 80026ea:	2300      	movs	r3, #0
 80026ec:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Send the command */
  if(HAL_QSPI_Command(Ctx, &s_command, HAL_QSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80026ee:	f107 0314 	add.w	r3, r7, #20
 80026f2:	f241 3288 	movw	r2, #5000	; 0x1388
 80026f6:	4619      	mov	r1, r3
 80026f8:	68f8      	ldr	r0, [r7, #12]
 80026fa:	f001 fd81 	bl	8004200 <HAL_QSPI_Command>
 80026fe:	4603      	mov	r3, r0
 8002700:	2b00      	cmp	r3, #0
 8002702:	d002      	beq.n	800270a <MT25QL512ABB_BlockErase+0xda>
  {
    ret = MT25QL512ABB_ERROR;
 8002704:	f04f 33ff 	mov.w	r3, #4294967295
 8002708:	64fb      	str	r3, [r7, #76]	; 0x4c
  }

  return ret;
 800270a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
}
 800270c:	4618      	mov	r0, r3
 800270e:	3750      	adds	r7, #80	; 0x50
 8002710:	46bd      	mov	sp, r7
 8002712:	bd80      	pop	{r7, pc}

08002714 <MT25QL512ABB_EnableMemoryMappedModeSTR>:
  * @param  Mode Interface mode
  * @param  AddressSize Address size
  * @retval QSPI memory status
  */
int32_t MT25QL512ABB_EnableMemoryMappedModeSTR(QSPI_HandleTypeDef *Ctx, MT25QL512ABB_Interface_t Mode, MT25QL512ABB_AddressSize_t AddressSize)
{
 8002714:	b580      	push	{r7, lr}
 8002716:	b092      	sub	sp, #72	; 0x48
 8002718:	af00      	add	r7, sp, #0
 800271a:	6078      	str	r0, [r7, #4]
 800271c:	460b      	mov	r3, r1
 800271e:	70fb      	strb	r3, [r7, #3]
 8002720:	4613      	mov	r3, r2
 8002722:	70bb      	strb	r3, [r7, #2]
  QSPI_CommandTypeDef      s_command;
  QSPI_MemoryMappedTypeDef s_mem_mapped_cfg;

  switch(Mode)
 8002724:	78fb      	ldrb	r3, [r7, #3]
 8002726:	3b01      	subs	r3, #1
 8002728:	2b05      	cmp	r3, #5
 800272a:	f200 8081 	bhi.w	8002830 <MT25QL512ABB_EnableMemoryMappedModeSTR+0x11c>
 800272e:	a201      	add	r2, pc, #4	; (adr r2, 8002734 <MT25QL512ABB_EnableMemoryMappedModeSTR+0x20>)
 8002730:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002734:	0800274d 	.word	0x0800274d
 8002738:	08002773 	.word	0x08002773
 800273c:	08002799 	.word	0x08002799
 8002740:	080027bf 	.word	0x080027bf
 8002744:	080027e5 	.word	0x080027e5
 8002748:	0800280b 	.word	0x0800280b
  {
  case MT25QL512ABB_SPI_1I2O_MODE :          /* 1-1-2 commands */
    s_command.InstructionMode    = QSPI_INSTRUCTION_1_LINE;
 800274c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002750:	62bb      	str	r3, [r7, #40]	; 0x28
    s_command.Instruction        = (AddressSize == MT25QL512ABB_3BYTES_SIZE) ? MT25QL512ABB_1I2O_FAST_READ_CMD : MT25QL512ABB_4_BYTE_ADDR_1I2O_FAST_READ_CMD;
 8002752:	78bb      	ldrb	r3, [r7, #2]
 8002754:	2b00      	cmp	r3, #0
 8002756:	d101      	bne.n	800275c <MT25QL512ABB_EnableMemoryMappedModeSTR+0x48>
 8002758:	233b      	movs	r3, #59	; 0x3b
 800275a:	e000      	b.n	800275e <MT25QL512ABB_EnableMemoryMappedModeSTR+0x4a>
 800275c:	233c      	movs	r3, #60	; 0x3c
 800275e:	613b      	str	r3, [r7, #16]
    s_command.AddressMode        = QSPI_ADDRESS_1_LINE;
 8002760:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002764:	62fb      	str	r3, [r7, #44]	; 0x2c
    s_command.DummyCycles        = 8;
 8002766:	2308      	movs	r3, #8
 8002768:	627b      	str	r3, [r7, #36]	; 0x24
    s_command.DataMode           = QSPI_DATA_2_LINES;
 800276a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800276e:	637b      	str	r3, [r7, #52]	; 0x34
    break;
 8002770:	e071      	b.n	8002856 <MT25QL512ABB_EnableMemoryMappedModeSTR+0x142>

  case MT25QL512ABB_SPI_2IO_MODE :           /* 1-2-2 commands */
    s_command.InstructionMode    = QSPI_INSTRUCTION_1_LINE;
 8002772:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002776:	62bb      	str	r3, [r7, #40]	; 0x28
    s_command.Instruction        = (AddressSize == MT25QL512ABB_3BYTES_SIZE) ? MT25QL512ABB_2IO_FAST_READ_CMD : MT25QL512ABB_4_BYTE_ADDR_2IO_FAST_READ_CMD;
 8002778:	78bb      	ldrb	r3, [r7, #2]
 800277a:	2b00      	cmp	r3, #0
 800277c:	d101      	bne.n	8002782 <MT25QL512ABB_EnableMemoryMappedModeSTR+0x6e>
 800277e:	23bb      	movs	r3, #187	; 0xbb
 8002780:	e000      	b.n	8002784 <MT25QL512ABB_EnableMemoryMappedModeSTR+0x70>
 8002782:	23bc      	movs	r3, #188	; 0xbc
 8002784:	613b      	str	r3, [r7, #16]
    s_command.AddressMode        = QSPI_ADDRESS_2_LINES;
 8002786:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800278a:	62fb      	str	r3, [r7, #44]	; 0x2c
    s_command.DummyCycles        = 8;
 800278c:	2308      	movs	r3, #8
 800278e:	627b      	str	r3, [r7, #36]	; 0x24
    s_command.DataMode           = QSPI_DATA_2_LINES;
 8002790:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002794:	637b      	str	r3, [r7, #52]	; 0x34
    break;
 8002796:	e05e      	b.n	8002856 <MT25QL512ABB_EnableMemoryMappedModeSTR+0x142>

  case MT25QL512ABB_SPI_1I4O_MODE :          /* 1-1-4 commands */
    s_command.InstructionMode    = QSPI_INSTRUCTION_1_LINE;
 8002798:	f44f 7380 	mov.w	r3, #256	; 0x100
 800279c:	62bb      	str	r3, [r7, #40]	; 0x28
    s_command.Instruction        = (AddressSize == MT25QL512ABB_3BYTES_SIZE) ? MT25QL512ABB_1I4O_FAST_READ_CMD : MT25QL512ABB_4_BYTE_ADDR_1I4O_FAST_READ_CMD;
 800279e:	78bb      	ldrb	r3, [r7, #2]
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	d101      	bne.n	80027a8 <MT25QL512ABB_EnableMemoryMappedModeSTR+0x94>
 80027a4:	236b      	movs	r3, #107	; 0x6b
 80027a6:	e000      	b.n	80027aa <MT25QL512ABB_EnableMemoryMappedModeSTR+0x96>
 80027a8:	236c      	movs	r3, #108	; 0x6c
 80027aa:	613b      	str	r3, [r7, #16]
    s_command.AddressMode        = QSPI_ADDRESS_1_LINE;
 80027ac:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80027b0:	62fb      	str	r3, [r7, #44]	; 0x2c
    s_command.DummyCycles        = 8;
 80027b2:	2308      	movs	r3, #8
 80027b4:	627b      	str	r3, [r7, #36]	; 0x24
    s_command.DataMode           = QSPI_DATA_4_LINES;
 80027b6:	f04f 7340 	mov.w	r3, #50331648	; 0x3000000
 80027ba:	637b      	str	r3, [r7, #52]	; 0x34
    break;
 80027bc:	e04b      	b.n	8002856 <MT25QL512ABB_EnableMemoryMappedModeSTR+0x142>

  case MT25QL512ABB_SPI_4IO_MODE :           /* 1-4-4 commands */
    s_command.InstructionMode    = QSPI_INSTRUCTION_1_LINE;
 80027be:	f44f 7380 	mov.w	r3, #256	; 0x100
 80027c2:	62bb      	str	r3, [r7, #40]	; 0x28
    s_command.Instruction        = (AddressSize == MT25QL512ABB_3BYTES_SIZE) ? MT25QL512ABB_4IO_FAST_READ_CMD : MT25QL512ABB_4_BYTE_ADDR_4IO_FAST_READ_CMD;
 80027c4:	78bb      	ldrb	r3, [r7, #2]
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d101      	bne.n	80027ce <MT25QL512ABB_EnableMemoryMappedModeSTR+0xba>
 80027ca:	23eb      	movs	r3, #235	; 0xeb
 80027cc:	e000      	b.n	80027d0 <MT25QL512ABB_EnableMemoryMappedModeSTR+0xbc>
 80027ce:	23ec      	movs	r3, #236	; 0xec
 80027d0:	613b      	str	r3, [r7, #16]
    s_command.AddressMode        = QSPI_ADDRESS_4_LINES;
 80027d2:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80027d6:	62fb      	str	r3, [r7, #44]	; 0x2c
    s_command.DummyCycles        = 10;
 80027d8:	230a      	movs	r3, #10
 80027da:	627b      	str	r3, [r7, #36]	; 0x24
    s_command.DataMode           = QSPI_DATA_4_LINES;
 80027dc:	f04f 7340 	mov.w	r3, #50331648	; 0x3000000
 80027e0:	637b      	str	r3, [r7, #52]	; 0x34
    break;
 80027e2:	e038      	b.n	8002856 <MT25QL512ABB_EnableMemoryMappedModeSTR+0x142>

  case MT25QL512ABB_DPI_MODE :               /* 2-2-2 commands */
    s_command.InstructionMode    = QSPI_INSTRUCTION_2_LINES;
 80027e4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80027e8:	62bb      	str	r3, [r7, #40]	; 0x28
    s_command.Instruction        = (AddressSize == MT25QL512ABB_3BYTES_SIZE) ? MT25QL512ABB_2IO_FAST_READ_CMD : MT25QL512ABB_4_BYTE_ADDR_2IO_FAST_READ_CMD;
 80027ea:	78bb      	ldrb	r3, [r7, #2]
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	d101      	bne.n	80027f4 <MT25QL512ABB_EnableMemoryMappedModeSTR+0xe0>
 80027f0:	23bb      	movs	r3, #187	; 0xbb
 80027f2:	e000      	b.n	80027f6 <MT25QL512ABB_EnableMemoryMappedModeSTR+0xe2>
 80027f4:	23bc      	movs	r3, #188	; 0xbc
 80027f6:	613b      	str	r3, [r7, #16]
    s_command.AddressMode        = QSPI_ADDRESS_2_LINES;
 80027f8:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80027fc:	62fb      	str	r3, [r7, #44]	; 0x2c
    s_command.DummyCycles        = 8;
 80027fe:	2308      	movs	r3, #8
 8002800:	627b      	str	r3, [r7, #36]	; 0x24
    s_command.DataMode           = QSPI_DATA_2_LINES;
 8002802:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002806:	637b      	str	r3, [r7, #52]	; 0x34
    break;
 8002808:	e025      	b.n	8002856 <MT25QL512ABB_EnableMemoryMappedModeSTR+0x142>

  case MT25QL512ABB_QPI_MODE :               /* 4-4-4 commands */
    s_command.InstructionMode    = QSPI_INSTRUCTION_4_LINES;
 800280a:	f44f 7340 	mov.w	r3, #768	; 0x300
 800280e:	62bb      	str	r3, [r7, #40]	; 0x28
    s_command.Instruction        = (AddressSize == MT25QL512ABB_3BYTES_SIZE) ? MT25QL512ABB_4IO_FAST_READ_CMD : MT25QL512ABB_4_BYTE_ADDR_4IO_FAST_READ_CMD;
 8002810:	78bb      	ldrb	r3, [r7, #2]
 8002812:	2b00      	cmp	r3, #0
 8002814:	d101      	bne.n	800281a <MT25QL512ABB_EnableMemoryMappedModeSTR+0x106>
 8002816:	23eb      	movs	r3, #235	; 0xeb
 8002818:	e000      	b.n	800281c <MT25QL512ABB_EnableMemoryMappedModeSTR+0x108>
 800281a:	23ec      	movs	r3, #236	; 0xec
 800281c:	613b      	str	r3, [r7, #16]
    s_command.AddressMode        = QSPI_ADDRESS_4_LINES;
 800281e:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8002822:	62fb      	str	r3, [r7, #44]	; 0x2c
    s_command.DummyCycles        = 10;
 8002824:	230a      	movs	r3, #10
 8002826:	627b      	str	r3, [r7, #36]	; 0x24
    s_command.DataMode           = QSPI_DATA_4_LINES;
 8002828:	f04f 7340 	mov.w	r3, #50331648	; 0x3000000
 800282c:	637b      	str	r3, [r7, #52]	; 0x34
    break;
 800282e:	e012      	b.n	8002856 <MT25QL512ABB_EnableMemoryMappedModeSTR+0x142>

  case MT25QL512ABB_SPI_MODE :               /* 1-1-1 commands, Power on H/W default setting */
  default :
    s_command.InstructionMode    = QSPI_INSTRUCTION_1_LINE;
 8002830:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002834:	62bb      	str	r3, [r7, #40]	; 0x28
    s_command.Instruction        = (AddressSize == MT25QL512ABB_3BYTES_SIZE) ? MT25QL512ABB_FAST_READ_CMD : MT25QL512ABB_4_BYTE_ADDR_FAST_READ_CMD;
 8002836:	78bb      	ldrb	r3, [r7, #2]
 8002838:	2b00      	cmp	r3, #0
 800283a:	d101      	bne.n	8002840 <MT25QL512ABB_EnableMemoryMappedModeSTR+0x12c>
 800283c:	230b      	movs	r3, #11
 800283e:	e000      	b.n	8002842 <MT25QL512ABB_EnableMemoryMappedModeSTR+0x12e>
 8002840:	230c      	movs	r3, #12
 8002842:	613b      	str	r3, [r7, #16]
    s_command.AddressMode        = QSPI_ADDRESS_1_LINE;
 8002844:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002848:	62fb      	str	r3, [r7, #44]	; 0x2c
    s_command.DummyCycles        = 8;
 800284a:	2308      	movs	r3, #8
 800284c:	627b      	str	r3, [r7, #36]	; 0x24
    s_command.DataMode           = QSPI_DATA_1_LINE;
 800284e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002852:	637b      	str	r3, [r7, #52]	; 0x34
    break;
 8002854:	bf00      	nop
  }

  /* Configure the command for the read instruction */
  s_command.AddressSize       = (AddressSize == MT25QL512ABB_3BYTES_SIZE) ? QSPI_ADDRESS_24_BITS : QSPI_ADDRESS_32_BITS;
 8002856:	78bb      	ldrb	r3, [r7, #2]
 8002858:	2b00      	cmp	r3, #0
 800285a:	d102      	bne.n	8002862 <MT25QL512ABB_EnableMemoryMappedModeSTR+0x14e>
 800285c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002860:	e001      	b.n	8002866 <MT25QL512ABB_EnableMemoryMappedModeSTR+0x152>
 8002862:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8002866:	61fb      	str	r3, [r7, #28]
  s_command.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8002868:	2300      	movs	r3, #0
 800286a:	633b      	str	r3, [r7, #48]	; 0x30
  s_command.DdrMode           = QSPI_DDR_MODE_DISABLE;
 800286c:	2300      	movs	r3, #0
 800286e:	63fb      	str	r3, [r7, #60]	; 0x3c
  s_command.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 8002870:	2300      	movs	r3, #0
 8002872:	643b      	str	r3, [r7, #64]	; 0x40
  s_command.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 8002874:	2300      	movs	r3, #0
 8002876:	647b      	str	r3, [r7, #68]	; 0x44

  /* Configure the memory mapped mode */
  s_mem_mapped_cfg.TimeOutActivation = QSPI_TIMEOUT_COUNTER_DISABLE;
 8002878:	2300      	movs	r3, #0
 800287a:	60fb      	str	r3, [r7, #12]
  s_mem_mapped_cfg.TimeOutPeriod     = 0;
 800287c:	2300      	movs	r3, #0
 800287e:	60bb      	str	r3, [r7, #8]

  if (HAL_QSPI_MemoryMapped(Ctx, &s_command, &s_mem_mapped_cfg) != HAL_OK)
 8002880:	f107 0208 	add.w	r2, r7, #8
 8002884:	f107 0310 	add.w	r3, r7, #16
 8002888:	4619      	mov	r1, r3
 800288a:	6878      	ldr	r0, [r7, #4]
 800288c:	f001 fe1f 	bl	80044ce <HAL_QSPI_MemoryMapped>
 8002890:	4603      	mov	r3, r0
 8002892:	2b00      	cmp	r3, #0
 8002894:	d002      	beq.n	800289c <MT25QL512ABB_EnableMemoryMappedModeSTR+0x188>
  {
    return MT25QL512ABB_ERROR;
 8002896:	f04f 33ff 	mov.w	r3, #4294967295
 800289a:	e000      	b.n	800289e <MT25QL512ABB_EnableMemoryMappedModeSTR+0x18a>
  }

  return MT25QL512ABB_OK;
 800289c:	2300      	movs	r3, #0
}
 800289e:	4618      	mov	r0, r3
 80028a0:	3748      	adds	r7, #72	; 0x48
 80028a2:	46bd      	mov	sp, r7
 80028a4:	bd80      	pop	{r7, pc}
 80028a6:	bf00      	nop

080028a8 <MT25QL512ABB_WriteEnable>:
  * @param  Mode Interface mode
  * @param  DualFlash Dual flash mode state
  * @retval error status
  */
int32_t MT25QL512ABB_WriteEnable(QSPI_HandleTypeDef *Ctx, MT25QL512ABB_Interface_t Mode, MT25QL512ABB_DualFlash_t DualFlash)
{
 80028a8:	b580      	push	{r7, lr}
 80028aa:	b096      	sub	sp, #88	; 0x58
 80028ac:	af00      	add	r7, sp, #0
 80028ae:	6078      	str	r0, [r7, #4]
 80028b0:	460b      	mov	r3, r1
 80028b2:	70fb      	strb	r3, [r7, #3]
 80028b4:	4613      	mov	r3, r2
 80028b6:	70bb      	strb	r3, [r7, #2]
  QSPI_CommandTypeDef     s_command;
  QSPI_AutoPollingTypeDef s_config;

  /* Initialize the write enable command */
  s_command.InstructionMode   = (Mode == MT25QL512ABB_QPI_MODE) ? QSPI_INSTRUCTION_4_LINES : (Mode == MT25QL512ABB_DPI_MODE) ? QSPI_INSTRUCTION_2_LINES : QSPI_INSTRUCTION_1_LINE;
 80028b8:	78fb      	ldrb	r3, [r7, #3]
 80028ba:	2b06      	cmp	r3, #6
 80028bc:	d008      	beq.n	80028d0 <MT25QL512ABB_WriteEnable+0x28>
 80028be:	78fb      	ldrb	r3, [r7, #3]
 80028c0:	2b05      	cmp	r3, #5
 80028c2:	d102      	bne.n	80028ca <MT25QL512ABB_WriteEnable+0x22>
 80028c4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80028c8:	e004      	b.n	80028d4 <MT25QL512ABB_WriteEnable+0x2c>
 80028ca:	f44f 7380 	mov.w	r3, #256	; 0x100
 80028ce:	e001      	b.n	80028d4 <MT25QL512ABB_WriteEnable+0x2c>
 80028d0:	f44f 7340 	mov.w	r3, #768	; 0x300
 80028d4:	63bb      	str	r3, [r7, #56]	; 0x38
  s_command.Instruction       = MT25QL512ABB_WRITE_ENABLE_CMD;
 80028d6:	2306      	movs	r3, #6
 80028d8:	623b      	str	r3, [r7, #32]
  s_command.AddressMode       = QSPI_ADDRESS_NONE;
 80028da:	2300      	movs	r3, #0
 80028dc:	63fb      	str	r3, [r7, #60]	; 0x3c
  s_command.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 80028de:	2300      	movs	r3, #0
 80028e0:	643b      	str	r3, [r7, #64]	; 0x40
  s_command.DummyCycles       = 0;
 80028e2:	2300      	movs	r3, #0
 80028e4:	637b      	str	r3, [r7, #52]	; 0x34
  s_command.DataMode          = QSPI_DATA_NONE;
 80028e6:	2300      	movs	r3, #0
 80028e8:	647b      	str	r3, [r7, #68]	; 0x44
  s_command.DdrMode           = QSPI_DDR_MODE_DISABLE;
 80028ea:	2300      	movs	r3, #0
 80028ec:	64fb      	str	r3, [r7, #76]	; 0x4c
  s_command.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 80028ee:	2300      	movs	r3, #0
 80028f0:	653b      	str	r3, [r7, #80]	; 0x50
  s_command.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 80028f2:	2300      	movs	r3, #0
 80028f4:	657b      	str	r3, [r7, #84]	; 0x54

  /* Send the command */
  if (HAL_QSPI_Command(Ctx, &s_command, HAL_QSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80028f6:	f107 0320 	add.w	r3, r7, #32
 80028fa:	f241 3288 	movw	r2, #5000	; 0x1388
 80028fe:	4619      	mov	r1, r3
 8002900:	6878      	ldr	r0, [r7, #4]
 8002902:	f001 fc7d 	bl	8004200 <HAL_QSPI_Command>
 8002906:	4603      	mov	r3, r0
 8002908:	2b00      	cmp	r3, #0
 800290a:	d002      	beq.n	8002912 <MT25QL512ABB_WriteEnable+0x6a>
  {
    return MT25QL512ABB_ERROR;
 800290c:	f04f 33ff 	mov.w	r3, #4294967295
 8002910:	e03e      	b.n	8002990 <MT25QL512ABB_WriteEnable+0xe8>
  }

  /* Configure automatic polling mode to wait for write enabling */
  s_config.Match           = (DualFlash == MT25QL512ABB_DUALFLASH_ENABLE) ? ((MT25QL512ABB_SR_WEN << 8) | MT25QL512ABB_SR_WEN) : MT25QL512ABB_SR_WEN;
 8002912:	78bb      	ldrb	r3, [r7, #2]
 8002914:	2b40      	cmp	r3, #64	; 0x40
 8002916:	d102      	bne.n	800291e <MT25QL512ABB_WriteEnable+0x76>
 8002918:	f240 2302 	movw	r3, #514	; 0x202
 800291c:	e000      	b.n	8002920 <MT25QL512ABB_WriteEnable+0x78>
 800291e:	2302      	movs	r3, #2
 8002920:	60bb      	str	r3, [r7, #8]
  s_config.Mask            = (DualFlash == MT25QL512ABB_DUALFLASH_ENABLE) ? ((MT25QL512ABB_SR_WEN << 8) | MT25QL512ABB_SR_WEN) : MT25QL512ABB_SR_WEN;
 8002922:	78bb      	ldrb	r3, [r7, #2]
 8002924:	2b40      	cmp	r3, #64	; 0x40
 8002926:	d102      	bne.n	800292e <MT25QL512ABB_WriteEnable+0x86>
 8002928:	f240 2302 	movw	r3, #514	; 0x202
 800292c:	e000      	b.n	8002930 <MT25QL512ABB_WriteEnable+0x88>
 800292e:	2302      	movs	r3, #2
 8002930:	60fb      	str	r3, [r7, #12]
  s_config.MatchMode       = QSPI_MATCH_MODE_AND;
 8002932:	2300      	movs	r3, #0
 8002934:	61bb      	str	r3, [r7, #24]
  s_config.StatusBytesSize = (DualFlash == MT25QL512ABB_DUALFLASH_ENABLE) ? 2U : 1U;
 8002936:	78bb      	ldrb	r3, [r7, #2]
 8002938:	2b40      	cmp	r3, #64	; 0x40
 800293a:	d101      	bne.n	8002940 <MT25QL512ABB_WriteEnable+0x98>
 800293c:	2302      	movs	r3, #2
 800293e:	e000      	b.n	8002942 <MT25QL512ABB_WriteEnable+0x9a>
 8002940:	2301      	movs	r3, #1
 8002942:	617b      	str	r3, [r7, #20]
  s_config.Interval        = MT25QL512ABB_AUTOPOLLING_INTERVAL_TIME;
 8002944:	2310      	movs	r3, #16
 8002946:	613b      	str	r3, [r7, #16]
  s_config.AutomaticStop   = QSPI_AUTOMATIC_STOP_ENABLE;
 8002948:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800294c:	61fb      	str	r3, [r7, #28]

  s_command.Instruction    = MT25QL512ABB_READ_STATUS_REG_CMD;
 800294e:	2305      	movs	r3, #5
 8002950:	623b      	str	r3, [r7, #32]
  s_command.DataMode       = (Mode == MT25QL512ABB_QPI_MODE) ? QSPI_DATA_4_LINES : (Mode == MT25QL512ABB_DPI_MODE) ? QSPI_DATA_2_LINES : QSPI_DATA_1_LINE;
 8002952:	78fb      	ldrb	r3, [r7, #3]
 8002954:	2b06      	cmp	r3, #6
 8002956:	d008      	beq.n	800296a <MT25QL512ABB_WriteEnable+0xc2>
 8002958:	78fb      	ldrb	r3, [r7, #3]
 800295a:	2b05      	cmp	r3, #5
 800295c:	d102      	bne.n	8002964 <MT25QL512ABB_WriteEnable+0xbc>
 800295e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002962:	e004      	b.n	800296e <MT25QL512ABB_WriteEnable+0xc6>
 8002964:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002968:	e001      	b.n	800296e <MT25QL512ABB_WriteEnable+0xc6>
 800296a:	f04f 7340 	mov.w	r3, #50331648	; 0x3000000
 800296e:	647b      	str	r3, [r7, #68]	; 0x44

  if (HAL_QSPI_AutoPolling(Ctx, &s_command, &s_config, HAL_QSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8002970:	f107 0208 	add.w	r2, r7, #8
 8002974:	f107 0120 	add.w	r1, r7, #32
 8002978:	f241 3388 	movw	r3, #5000	; 0x1388
 800297c:	6878      	ldr	r0, [r7, #4]
 800297e:	f001 fd2f 	bl	80043e0 <HAL_QSPI_AutoPolling>
 8002982:	4603      	mov	r3, r0
 8002984:	2b00      	cmp	r3, #0
 8002986:	d002      	beq.n	800298e <MT25QL512ABB_WriteEnable+0xe6>
  {
    return MT25QL512ABB_ERROR;
 8002988:	f04f 33ff 	mov.w	r3, #4294967295
 800298c:	e000      	b.n	8002990 <MT25QL512ABB_WriteEnable+0xe8>
  }

  return MT25QL512ABB_OK;
 800298e:	2300      	movs	r3, #0
}
 8002990:	4618      	mov	r0, r3
 8002992:	3758      	adds	r7, #88	; 0x58
 8002994:	46bd      	mov	sp, r7
 8002996:	bd80      	pop	{r7, pc}

08002998 <MT25QL512ABB_EnterQPIMode>:
  *         SPI; 1-0-0
  * @param  Ctx Component object pointer
  * @retval error status
  */
int32_t MT25QL512ABB_EnterQPIMode(QSPI_HandleTypeDef *Ctx)
{
 8002998:	b580      	push	{r7, lr}
 800299a:	b090      	sub	sp, #64	; 0x40
 800299c:	af00      	add	r7, sp, #0
 800299e:	6078      	str	r0, [r7, #4]
  QSPI_CommandTypeDef      s_command;

  /* Initialize the QPI enable command */
  /* QSPI memory is supposed to be in SPI mode, so CMD on 1 LINE */
  s_command.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 80029a0:	f44f 7380 	mov.w	r3, #256	; 0x100
 80029a4:	623b      	str	r3, [r7, #32]
  s_command.Instruction       = MT25QL512ABB_ENABLE_QSPI_CMD;
 80029a6:	2335      	movs	r3, #53	; 0x35
 80029a8:	60bb      	str	r3, [r7, #8]
  s_command.AddressMode       = QSPI_ADDRESS_NONE;
 80029aa:	2300      	movs	r3, #0
 80029ac:	627b      	str	r3, [r7, #36]	; 0x24
  s_command.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 80029ae:	2300      	movs	r3, #0
 80029b0:	62bb      	str	r3, [r7, #40]	; 0x28
  s_command.DummyCycles       = 0;
 80029b2:	2300      	movs	r3, #0
 80029b4:	61fb      	str	r3, [r7, #28]
  s_command.DataMode          = QSPI_DATA_NONE;
 80029b6:	2300      	movs	r3, #0
 80029b8:	62fb      	str	r3, [r7, #44]	; 0x2c
  s_command.DdrMode           = QSPI_DDR_MODE_DISABLE;
 80029ba:	2300      	movs	r3, #0
 80029bc:	637b      	str	r3, [r7, #52]	; 0x34
  s_command.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 80029be:	2300      	movs	r3, #0
 80029c0:	63bb      	str	r3, [r7, #56]	; 0x38
  s_command.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 80029c2:	2300      	movs	r3, #0
 80029c4:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Send the command */
  if (HAL_QSPI_Command(Ctx, &s_command, HAL_QSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80029c6:	f107 0308 	add.w	r3, r7, #8
 80029ca:	f241 3288 	movw	r2, #5000	; 0x1388
 80029ce:	4619      	mov	r1, r3
 80029d0:	6878      	ldr	r0, [r7, #4]
 80029d2:	f001 fc15 	bl	8004200 <HAL_QSPI_Command>
 80029d6:	4603      	mov	r3, r0
 80029d8:	2b00      	cmp	r3, #0
 80029da:	d002      	beq.n	80029e2 <MT25QL512ABB_EnterQPIMode+0x4a>
  {
    return MT25QL512ABB_ERROR;
 80029dc:	f04f 33ff 	mov.w	r3, #4294967295
 80029e0:	e000      	b.n	80029e4 <MT25QL512ABB_EnterQPIMode+0x4c>
  }

  return MT25QL512ABB_OK;
 80029e2:	2300      	movs	r3, #0
}
 80029e4:	4618      	mov	r0, r3
 80029e6:	3740      	adds	r7, #64	; 0x40
 80029e8:	46bd      	mov	sp, r7
 80029ea:	bd80      	pop	{r7, pc}

080029ec <MT25QL512ABB_Enter4BytesAddressMode>:
  * @param  Ctx Component object pointer
  * @param  Mode Interface mode
  * @retval error status
  */
int32_t MT25QL512ABB_Enter4BytesAddressMode(QSPI_HandleTypeDef *Ctx, MT25QL512ABB_Interface_t Mode)
{
 80029ec:	b580      	push	{r7, lr}
 80029ee:	b090      	sub	sp, #64	; 0x40
 80029f0:	af00      	add	r7, sp, #0
 80029f2:	6078      	str	r0, [r7, #4]
 80029f4:	460b      	mov	r3, r1
 80029f6:	70fb      	strb	r3, [r7, #3]
  QSPI_CommandTypeDef s_command;

  /* Initialize the read ID command */
  s_command.InstructionMode   = (Mode == MT25QL512ABB_QPI_MODE) ? QSPI_INSTRUCTION_4_LINES : (Mode == MT25QL512ABB_DPI_MODE) ? QSPI_INSTRUCTION_2_LINES : QSPI_INSTRUCTION_1_LINE;
 80029f8:	78fb      	ldrb	r3, [r7, #3]
 80029fa:	2b06      	cmp	r3, #6
 80029fc:	d008      	beq.n	8002a10 <MT25QL512ABB_Enter4BytesAddressMode+0x24>
 80029fe:	78fb      	ldrb	r3, [r7, #3]
 8002a00:	2b05      	cmp	r3, #5
 8002a02:	d102      	bne.n	8002a0a <MT25QL512ABB_Enter4BytesAddressMode+0x1e>
 8002a04:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002a08:	e004      	b.n	8002a14 <MT25QL512ABB_Enter4BytesAddressMode+0x28>
 8002a0a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002a0e:	e001      	b.n	8002a14 <MT25QL512ABB_Enter4BytesAddressMode+0x28>
 8002a10:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002a14:	623b      	str	r3, [r7, #32]
  s_command.Instruction       = MT25QL512ABB_ENTER_4_BYTE_ADDR_MODE_CMD;
 8002a16:	23b7      	movs	r3, #183	; 0xb7
 8002a18:	60bb      	str	r3, [r7, #8]
  s_command.AddressMode       = QSPI_ADDRESS_NONE;
 8002a1a:	2300      	movs	r3, #0
 8002a1c:	627b      	str	r3, [r7, #36]	; 0x24
  s_command.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8002a1e:	2300      	movs	r3, #0
 8002a20:	62bb      	str	r3, [r7, #40]	; 0x28
  s_command.DummyCycles       = 0;
 8002a22:	2300      	movs	r3, #0
 8002a24:	61fb      	str	r3, [r7, #28]
  s_command.DataMode          = QSPI_DATA_NONE;
 8002a26:	2300      	movs	r3, #0
 8002a28:	62fb      	str	r3, [r7, #44]	; 0x2c
  s_command.DdrMode           = QSPI_DDR_MODE_DISABLE;
 8002a2a:	2300      	movs	r3, #0
 8002a2c:	637b      	str	r3, [r7, #52]	; 0x34
  s_command.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 8002a2e:	2300      	movs	r3, #0
 8002a30:	63bb      	str	r3, [r7, #56]	; 0x38
  s_command.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 8002a32:	2300      	movs	r3, #0
 8002a34:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Configure the command */
  if (HAL_QSPI_Command(Ctx, &s_command, HAL_QSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8002a36:	f107 0308 	add.w	r3, r7, #8
 8002a3a:	f241 3288 	movw	r2, #5000	; 0x1388
 8002a3e:	4619      	mov	r1, r3
 8002a40:	6878      	ldr	r0, [r7, #4]
 8002a42:	f001 fbdd 	bl	8004200 <HAL_QSPI_Command>
 8002a46:	4603      	mov	r3, r0
 8002a48:	2b00      	cmp	r3, #0
 8002a4a:	d002      	beq.n	8002a52 <MT25QL512ABB_Enter4BytesAddressMode+0x66>
  {
    return MT25QL512ABB_ERROR;
 8002a4c:	f04f 33ff 	mov.w	r3, #4294967295
 8002a50:	e000      	b.n	8002a54 <MT25QL512ABB_Enter4BytesAddressMode+0x68>
  }

  return MT25QL512ABB_OK;
 8002a52:	2300      	movs	r3, #0
}
 8002a54:	4618      	mov	r0, r3
 8002a56:	3740      	adds	r7, #64	; 0x40
 8002a58:	46bd      	mov	sp, r7
 8002a5a:	bd80      	pop	{r7, pc}

08002a5c <MT25QL512ABB_ResetEnable>:
  * @param  Ctx Component object pointer
  * @param  Mode Interface select
  * @retval error status
  */
int32_t MT25QL512ABB_ResetEnable(QSPI_HandleTypeDef *Ctx, MT25QL512ABB_Interface_t Mode)
{
 8002a5c:	b580      	push	{r7, lr}
 8002a5e:	b090      	sub	sp, #64	; 0x40
 8002a60:	af00      	add	r7, sp, #0
 8002a62:	6078      	str	r0, [r7, #4]
 8002a64:	460b      	mov	r3, r1
 8002a66:	70fb      	strb	r3, [r7, #3]
  QSPI_CommandTypeDef s_command;

  /* Initialize the reset enable command */
  s_command.InstructionMode   = (Mode == MT25QL512ABB_QPI_MODE) ? QSPI_INSTRUCTION_4_LINES : (Mode == MT25QL512ABB_DPI_MODE) ? QSPI_INSTRUCTION_2_LINES : QSPI_INSTRUCTION_1_LINE;
 8002a68:	78fb      	ldrb	r3, [r7, #3]
 8002a6a:	2b06      	cmp	r3, #6
 8002a6c:	d008      	beq.n	8002a80 <MT25QL512ABB_ResetEnable+0x24>
 8002a6e:	78fb      	ldrb	r3, [r7, #3]
 8002a70:	2b05      	cmp	r3, #5
 8002a72:	d102      	bne.n	8002a7a <MT25QL512ABB_ResetEnable+0x1e>
 8002a74:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002a78:	e004      	b.n	8002a84 <MT25QL512ABB_ResetEnable+0x28>
 8002a7a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002a7e:	e001      	b.n	8002a84 <MT25QL512ABB_ResetEnable+0x28>
 8002a80:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002a84:	623b      	str	r3, [r7, #32]
  s_command.Instruction       = MT25QL512ABB_RESET_ENABLE_CMD;
 8002a86:	2366      	movs	r3, #102	; 0x66
 8002a88:	60bb      	str	r3, [r7, #8]
  s_command.AddressMode       = QSPI_ADDRESS_NONE;
 8002a8a:	2300      	movs	r3, #0
 8002a8c:	627b      	str	r3, [r7, #36]	; 0x24
  s_command.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8002a8e:	2300      	movs	r3, #0
 8002a90:	62bb      	str	r3, [r7, #40]	; 0x28
  s_command.DummyCycles       = 0;
 8002a92:	2300      	movs	r3, #0
 8002a94:	61fb      	str	r3, [r7, #28]
  s_command.DataMode          = QSPI_DATA_NONE;
 8002a96:	2300      	movs	r3, #0
 8002a98:	62fb      	str	r3, [r7, #44]	; 0x2c
  s_command.DdrMode           = QSPI_DDR_MODE_DISABLE;
 8002a9a:	2300      	movs	r3, #0
 8002a9c:	637b      	str	r3, [r7, #52]	; 0x34
  s_command.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 8002a9e:	2300      	movs	r3, #0
 8002aa0:	63bb      	str	r3, [r7, #56]	; 0x38
  s_command.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 8002aa2:	2300      	movs	r3, #0
 8002aa4:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Send the command */
  if (HAL_QSPI_Command(Ctx, &s_command, HAL_QSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8002aa6:	f107 0308 	add.w	r3, r7, #8
 8002aaa:	f241 3288 	movw	r2, #5000	; 0x1388
 8002aae:	4619      	mov	r1, r3
 8002ab0:	6878      	ldr	r0, [r7, #4]
 8002ab2:	f001 fba5 	bl	8004200 <HAL_QSPI_Command>
 8002ab6:	4603      	mov	r3, r0
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	d002      	beq.n	8002ac2 <MT25QL512ABB_ResetEnable+0x66>
  {
    return MT25QL512ABB_ERROR;
 8002abc:	f04f 33ff 	mov.w	r3, #4294967295
 8002ac0:	e000      	b.n	8002ac4 <MT25QL512ABB_ResetEnable+0x68>
  }

  return MT25QL512ABB_OK;
 8002ac2:	2300      	movs	r3, #0
}
 8002ac4:	4618      	mov	r0, r3
 8002ac6:	3740      	adds	r7, #64	; 0x40
 8002ac8:	46bd      	mov	sp, r7
 8002aca:	bd80      	pop	{r7, pc}

08002acc <MT25QL512ABB_ResetMemory>:
  * @param  Ctx Component object pointer
  * @param  Mode Interface select
  * @retval error status
  */
int32_t MT25QL512ABB_ResetMemory(QSPI_HandleTypeDef *Ctx, MT25QL512ABB_Interface_t Mode)
{
 8002acc:	b580      	push	{r7, lr}
 8002ace:	b090      	sub	sp, #64	; 0x40
 8002ad0:	af00      	add	r7, sp, #0
 8002ad2:	6078      	str	r0, [r7, #4]
 8002ad4:	460b      	mov	r3, r1
 8002ad6:	70fb      	strb	r3, [r7, #3]
  QSPI_CommandTypeDef s_command;

  /* Initialize the reset enable command */
  s_command.InstructionMode   = (Mode == MT25QL512ABB_QPI_MODE) ? QSPI_INSTRUCTION_4_LINES : (Mode == MT25QL512ABB_DPI_MODE) ? QSPI_INSTRUCTION_2_LINES : QSPI_INSTRUCTION_1_LINE;
 8002ad8:	78fb      	ldrb	r3, [r7, #3]
 8002ada:	2b06      	cmp	r3, #6
 8002adc:	d008      	beq.n	8002af0 <MT25QL512ABB_ResetMemory+0x24>
 8002ade:	78fb      	ldrb	r3, [r7, #3]
 8002ae0:	2b05      	cmp	r3, #5
 8002ae2:	d102      	bne.n	8002aea <MT25QL512ABB_ResetMemory+0x1e>
 8002ae4:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002ae8:	e004      	b.n	8002af4 <MT25QL512ABB_ResetMemory+0x28>
 8002aea:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002aee:	e001      	b.n	8002af4 <MT25QL512ABB_ResetMemory+0x28>
 8002af0:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002af4:	623b      	str	r3, [r7, #32]
  s_command.Instruction       = MT25QL512ABB_RESET_MEMORY_CMD;
 8002af6:	2399      	movs	r3, #153	; 0x99
 8002af8:	60bb      	str	r3, [r7, #8]
  s_command.AddressMode       = QSPI_ADDRESS_NONE;
 8002afa:	2300      	movs	r3, #0
 8002afc:	627b      	str	r3, [r7, #36]	; 0x24
  s_command.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8002afe:	2300      	movs	r3, #0
 8002b00:	62bb      	str	r3, [r7, #40]	; 0x28
  s_command.DummyCycles       = 0;
 8002b02:	2300      	movs	r3, #0
 8002b04:	61fb      	str	r3, [r7, #28]
  s_command.DataMode          = QSPI_DATA_NONE;
 8002b06:	2300      	movs	r3, #0
 8002b08:	62fb      	str	r3, [r7, #44]	; 0x2c
  s_command.DdrMode           = QSPI_DDR_MODE_DISABLE;
 8002b0a:	2300      	movs	r3, #0
 8002b0c:	637b      	str	r3, [r7, #52]	; 0x34
  s_command.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 8002b0e:	2300      	movs	r3, #0
 8002b10:	63bb      	str	r3, [r7, #56]	; 0x38
  s_command.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 8002b12:	2300      	movs	r3, #0
 8002b14:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Send the command */
  if (HAL_QSPI_Command(Ctx, &s_command, HAL_QSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8002b16:	f107 0308 	add.w	r3, r7, #8
 8002b1a:	f241 3288 	movw	r2, #5000	; 0x1388
 8002b1e:	4619      	mov	r1, r3
 8002b20:	6878      	ldr	r0, [r7, #4]
 8002b22:	f001 fb6d 	bl	8004200 <HAL_QSPI_Command>
 8002b26:	4603      	mov	r3, r0
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	d002      	beq.n	8002b32 <MT25QL512ABB_ResetMemory+0x66>
  {
    return MT25QL512ABB_ERROR;
 8002b2c:	f04f 33ff 	mov.w	r3, #4294967295
 8002b30:	e000      	b.n	8002b34 <MT25QL512ABB_ResetMemory+0x68>
  }

  return MT25QL512ABB_OK;
 8002b32:	2300      	movs	r3, #0
}
 8002b34:	4618      	mov	r0, r3
 8002b36:	3740      	adds	r7, #64	; 0x40
 8002b38:	46bd      	mov	sp, r7
 8002b3a:	bd80      	pop	{r7, pc}

08002b3c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002b3c:	b580      	push	{r7, lr}
 8002b3e:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002b40:	2003      	movs	r0, #3
 8002b42:	f000 f91e 	bl	8002d82 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002b46:	200f      	movs	r0, #15
 8002b48:	f7ff f958 	bl	8001dfc <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 8002b4c:	f7ff f92e 	bl	8001dac <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 8002b50:	2300      	movs	r3, #0
}
 8002b52:	4618      	mov	r0, r3
 8002b54:	bd80      	pop	{r7, pc}
	...

08002b58 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002b58:	b480      	push	{r7}
 8002b5a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002b5c:	4b06      	ldr	r3, [pc, #24]	; (8002b78 <HAL_IncTick+0x20>)
 8002b5e:	781b      	ldrb	r3, [r3, #0]
 8002b60:	461a      	mov	r2, r3
 8002b62:	4b06      	ldr	r3, [pc, #24]	; (8002b7c <HAL_IncTick+0x24>)
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	4413      	add	r3, r2
 8002b68:	4a04      	ldr	r2, [pc, #16]	; (8002b7c <HAL_IncTick+0x24>)
 8002b6a:	6013      	str	r3, [r2, #0]
}
 8002b6c:	bf00      	nop
 8002b6e:	46bd      	mov	sp, r7
 8002b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b74:	4770      	bx	lr
 8002b76:	bf00      	nop
 8002b78:	20000008 	.word	0x20000008
 8002b7c:	20010874 	.word	0x20010874

08002b80 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002b80:	b480      	push	{r7}
 8002b82:	af00      	add	r7, sp, #0
  return uwTick;
 8002b84:	4b03      	ldr	r3, [pc, #12]	; (8002b94 <HAL_GetTick+0x14>)
 8002b86:	681b      	ldr	r3, [r3, #0]
}
 8002b88:	4618      	mov	r0, r3
 8002b8a:	46bd      	mov	sp, r7
 8002b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b90:	4770      	bx	lr
 8002b92:	bf00      	nop
 8002b94:	20010874 	.word	0x20010874

08002b98 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002b98:	b580      	push	{r7, lr}
 8002b9a:	b084      	sub	sp, #16
 8002b9c:	af00      	add	r7, sp, #0
 8002b9e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002ba0:	f7ff ffee 	bl	8002b80 <HAL_GetTick>
 8002ba4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002baa:	68fb      	ldr	r3, [r7, #12]
 8002bac:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002bb0:	d005      	beq.n	8002bbe <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002bb2:	4b0a      	ldr	r3, [pc, #40]	; (8002bdc <HAL_Delay+0x44>)
 8002bb4:	781b      	ldrb	r3, [r3, #0]
 8002bb6:	461a      	mov	r2, r3
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	4413      	add	r3, r2
 8002bbc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002bbe:	bf00      	nop
 8002bc0:	f7ff ffde 	bl	8002b80 <HAL_GetTick>
 8002bc4:	4602      	mov	r2, r0
 8002bc6:	68bb      	ldr	r3, [r7, #8]
 8002bc8:	1ad3      	subs	r3, r2, r3
 8002bca:	68fa      	ldr	r2, [r7, #12]
 8002bcc:	429a      	cmp	r2, r3
 8002bce:	d8f7      	bhi.n	8002bc0 <HAL_Delay+0x28>
  {
  }
}
 8002bd0:	bf00      	nop
 8002bd2:	bf00      	nop
 8002bd4:	3710      	adds	r7, #16
 8002bd6:	46bd      	mov	sp, r7
 8002bd8:	bd80      	pop	{r7, pc}
 8002bda:	bf00      	nop
 8002bdc:	20000008 	.word	0x20000008

08002be0 <__NVIC_SetPriorityGrouping>:
{
 8002be0:	b480      	push	{r7}
 8002be2:	b085      	sub	sp, #20
 8002be4:	af00      	add	r7, sp, #0
 8002be6:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	f003 0307 	and.w	r3, r3, #7
 8002bee:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002bf0:	4b0b      	ldr	r3, [pc, #44]	; (8002c20 <__NVIC_SetPriorityGrouping+0x40>)
 8002bf2:	68db      	ldr	r3, [r3, #12]
 8002bf4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002bf6:	68ba      	ldr	r2, [r7, #8]
 8002bf8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002bfc:	4013      	ands	r3, r2
 8002bfe:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002c04:	68bb      	ldr	r3, [r7, #8]
 8002c06:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8002c08:	4b06      	ldr	r3, [pc, #24]	; (8002c24 <__NVIC_SetPriorityGrouping+0x44>)
 8002c0a:	4313      	orrs	r3, r2
 8002c0c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002c0e:	4a04      	ldr	r2, [pc, #16]	; (8002c20 <__NVIC_SetPriorityGrouping+0x40>)
 8002c10:	68bb      	ldr	r3, [r7, #8]
 8002c12:	60d3      	str	r3, [r2, #12]
}
 8002c14:	bf00      	nop
 8002c16:	3714      	adds	r7, #20
 8002c18:	46bd      	mov	sp, r7
 8002c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c1e:	4770      	bx	lr
 8002c20:	e000ed00 	.word	0xe000ed00
 8002c24:	05fa0000 	.word	0x05fa0000

08002c28 <__NVIC_GetPriorityGrouping>:
{
 8002c28:	b480      	push	{r7}
 8002c2a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002c2c:	4b04      	ldr	r3, [pc, #16]	; (8002c40 <__NVIC_GetPriorityGrouping+0x18>)
 8002c2e:	68db      	ldr	r3, [r3, #12]
 8002c30:	0a1b      	lsrs	r3, r3, #8
 8002c32:	f003 0307 	and.w	r3, r3, #7
}
 8002c36:	4618      	mov	r0, r3
 8002c38:	46bd      	mov	sp, r7
 8002c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c3e:	4770      	bx	lr
 8002c40:	e000ed00 	.word	0xe000ed00

08002c44 <__NVIC_EnableIRQ>:
{
 8002c44:	b480      	push	{r7}
 8002c46:	b083      	sub	sp, #12
 8002c48:	af00      	add	r7, sp, #0
 8002c4a:	4603      	mov	r3, r0
 8002c4c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002c4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	db0b      	blt.n	8002c6e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002c56:	79fb      	ldrb	r3, [r7, #7]
 8002c58:	f003 021f 	and.w	r2, r3, #31
 8002c5c:	4907      	ldr	r1, [pc, #28]	; (8002c7c <__NVIC_EnableIRQ+0x38>)
 8002c5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c62:	095b      	lsrs	r3, r3, #5
 8002c64:	2001      	movs	r0, #1
 8002c66:	fa00 f202 	lsl.w	r2, r0, r2
 8002c6a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8002c6e:	bf00      	nop
 8002c70:	370c      	adds	r7, #12
 8002c72:	46bd      	mov	sp, r7
 8002c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c78:	4770      	bx	lr
 8002c7a:	bf00      	nop
 8002c7c:	e000e100 	.word	0xe000e100

08002c80 <__NVIC_DisableIRQ>:
{
 8002c80:	b480      	push	{r7}
 8002c82:	b083      	sub	sp, #12
 8002c84:	af00      	add	r7, sp, #0
 8002c86:	4603      	mov	r3, r0
 8002c88:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002c8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	db12      	blt.n	8002cb8 <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002c92:	79fb      	ldrb	r3, [r7, #7]
 8002c94:	f003 021f 	and.w	r2, r3, #31
 8002c98:	490a      	ldr	r1, [pc, #40]	; (8002cc4 <__NVIC_DisableIRQ+0x44>)
 8002c9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c9e:	095b      	lsrs	r3, r3, #5
 8002ca0:	2001      	movs	r0, #1
 8002ca2:	fa00 f202 	lsl.w	r2, r0, r2
 8002ca6:	3320      	adds	r3, #32
 8002ca8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8002cac:	f3bf 8f4f 	dsb	sy
}
 8002cb0:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8002cb2:	f3bf 8f6f 	isb	sy
}
 8002cb6:	bf00      	nop
}
 8002cb8:	bf00      	nop
 8002cba:	370c      	adds	r7, #12
 8002cbc:	46bd      	mov	sp, r7
 8002cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cc2:	4770      	bx	lr
 8002cc4:	e000e100 	.word	0xe000e100

08002cc8 <__NVIC_SetPriority>:
{
 8002cc8:	b480      	push	{r7}
 8002cca:	b083      	sub	sp, #12
 8002ccc:	af00      	add	r7, sp, #0
 8002cce:	4603      	mov	r3, r0
 8002cd0:	6039      	str	r1, [r7, #0]
 8002cd2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002cd4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002cd8:	2b00      	cmp	r3, #0
 8002cda:	db0a      	blt.n	8002cf2 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002cdc:	683b      	ldr	r3, [r7, #0]
 8002cde:	b2da      	uxtb	r2, r3
 8002ce0:	490c      	ldr	r1, [pc, #48]	; (8002d14 <__NVIC_SetPriority+0x4c>)
 8002ce2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ce6:	0112      	lsls	r2, r2, #4
 8002ce8:	b2d2      	uxtb	r2, r2
 8002cea:	440b      	add	r3, r1
 8002cec:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8002cf0:	e00a      	b.n	8002d08 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002cf2:	683b      	ldr	r3, [r7, #0]
 8002cf4:	b2da      	uxtb	r2, r3
 8002cf6:	4908      	ldr	r1, [pc, #32]	; (8002d18 <__NVIC_SetPriority+0x50>)
 8002cf8:	79fb      	ldrb	r3, [r7, #7]
 8002cfa:	f003 030f 	and.w	r3, r3, #15
 8002cfe:	3b04      	subs	r3, #4
 8002d00:	0112      	lsls	r2, r2, #4
 8002d02:	b2d2      	uxtb	r2, r2
 8002d04:	440b      	add	r3, r1
 8002d06:	761a      	strb	r2, [r3, #24]
}
 8002d08:	bf00      	nop
 8002d0a:	370c      	adds	r7, #12
 8002d0c:	46bd      	mov	sp, r7
 8002d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d12:	4770      	bx	lr
 8002d14:	e000e100 	.word	0xe000e100
 8002d18:	e000ed00 	.word	0xe000ed00

08002d1c <NVIC_EncodePriority>:
{
 8002d1c:	b480      	push	{r7}
 8002d1e:	b089      	sub	sp, #36	; 0x24
 8002d20:	af00      	add	r7, sp, #0
 8002d22:	60f8      	str	r0, [r7, #12]
 8002d24:	60b9      	str	r1, [r7, #8]
 8002d26:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	f003 0307 	and.w	r3, r3, #7
 8002d2e:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002d30:	69fb      	ldr	r3, [r7, #28]
 8002d32:	f1c3 0307 	rsb	r3, r3, #7
 8002d36:	2b04      	cmp	r3, #4
 8002d38:	bf28      	it	cs
 8002d3a:	2304      	movcs	r3, #4
 8002d3c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002d3e:	69fb      	ldr	r3, [r7, #28]
 8002d40:	3304      	adds	r3, #4
 8002d42:	2b06      	cmp	r3, #6
 8002d44:	d902      	bls.n	8002d4c <NVIC_EncodePriority+0x30>
 8002d46:	69fb      	ldr	r3, [r7, #28]
 8002d48:	3b03      	subs	r3, #3
 8002d4a:	e000      	b.n	8002d4e <NVIC_EncodePriority+0x32>
 8002d4c:	2300      	movs	r3, #0
 8002d4e:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002d50:	f04f 32ff 	mov.w	r2, #4294967295
 8002d54:	69bb      	ldr	r3, [r7, #24]
 8002d56:	fa02 f303 	lsl.w	r3, r2, r3
 8002d5a:	43da      	mvns	r2, r3
 8002d5c:	68bb      	ldr	r3, [r7, #8]
 8002d5e:	401a      	ands	r2, r3
 8002d60:	697b      	ldr	r3, [r7, #20]
 8002d62:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002d64:	f04f 31ff 	mov.w	r1, #4294967295
 8002d68:	697b      	ldr	r3, [r7, #20]
 8002d6a:	fa01 f303 	lsl.w	r3, r1, r3
 8002d6e:	43d9      	mvns	r1, r3
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002d74:	4313      	orrs	r3, r2
}
 8002d76:	4618      	mov	r0, r3
 8002d78:	3724      	adds	r7, #36	; 0x24
 8002d7a:	46bd      	mov	sp, r7
 8002d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d80:	4770      	bx	lr

08002d82 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002d82:	b580      	push	{r7, lr}
 8002d84:	b082      	sub	sp, #8
 8002d86:	af00      	add	r7, sp, #0
 8002d88:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002d8a:	6878      	ldr	r0, [r7, #4]
 8002d8c:	f7ff ff28 	bl	8002be0 <__NVIC_SetPriorityGrouping>
}
 8002d90:	bf00      	nop
 8002d92:	3708      	adds	r7, #8
 8002d94:	46bd      	mov	sp, r7
 8002d96:	bd80      	pop	{r7, pc}

08002d98 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002d98:	b580      	push	{r7, lr}
 8002d9a:	b086      	sub	sp, #24
 8002d9c:	af00      	add	r7, sp, #0
 8002d9e:	4603      	mov	r3, r0
 8002da0:	60b9      	str	r1, [r7, #8]
 8002da2:	607a      	str	r2, [r7, #4]
 8002da4:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002da6:	2300      	movs	r3, #0
 8002da8:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002daa:	f7ff ff3d 	bl	8002c28 <__NVIC_GetPriorityGrouping>
 8002dae:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002db0:	687a      	ldr	r2, [r7, #4]
 8002db2:	68b9      	ldr	r1, [r7, #8]
 8002db4:	6978      	ldr	r0, [r7, #20]
 8002db6:	f7ff ffb1 	bl	8002d1c <NVIC_EncodePriority>
 8002dba:	4602      	mov	r2, r0
 8002dbc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002dc0:	4611      	mov	r1, r2
 8002dc2:	4618      	mov	r0, r3
 8002dc4:	f7ff ff80 	bl	8002cc8 <__NVIC_SetPriority>
}
 8002dc8:	bf00      	nop
 8002dca:	3718      	adds	r7, #24
 8002dcc:	46bd      	mov	sp, r7
 8002dce:	bd80      	pop	{r7, pc}

08002dd0 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002dd0:	b580      	push	{r7, lr}
 8002dd2:	b082      	sub	sp, #8
 8002dd4:	af00      	add	r7, sp, #0
 8002dd6:	4603      	mov	r3, r0
 8002dd8:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002dda:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002dde:	4618      	mov	r0, r3
 8002de0:	f7ff ff30 	bl	8002c44 <__NVIC_EnableIRQ>
}
 8002de4:	bf00      	nop
 8002de6:	3708      	adds	r7, #8
 8002de8:	46bd      	mov	sp, r7
 8002dea:	bd80      	pop	{r7, pc}

08002dec <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8002dec:	b580      	push	{r7, lr}
 8002dee:	b082      	sub	sp, #8
 8002df0:	af00      	add	r7, sp, #0
 8002df2:	4603      	mov	r3, r0
 8002df4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8002df6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002dfa:	4618      	mov	r0, r3
 8002dfc:	f7ff ff40 	bl	8002c80 <__NVIC_DisableIRQ>
}
 8002e00:	bf00      	nop
 8002e02:	3708      	adds	r7, #8
 8002e04:	46bd      	mov	sp, r7
 8002e06:	bd80      	pop	{r7, pc}

08002e08 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002e08:	b580      	push	{r7, lr}
 8002e0a:	b084      	sub	sp, #16
 8002e0c:	af00      	add	r7, sp, #0
 8002e0e:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e14:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002e16:	f7ff feb3 	bl	8002b80 <HAL_GetTick>
 8002e1a:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002e22:	b2db      	uxtb	r3, r3
 8002e24:	2b02      	cmp	r3, #2
 8002e26:	d008      	beq.n	8002e3a <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	2280      	movs	r2, #128	; 0x80
 8002e2c:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	2200      	movs	r2, #0
 8002e32:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8002e36:	2301      	movs	r3, #1
 8002e38:	e052      	b.n	8002ee0 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	681a      	ldr	r2, [r3, #0]
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	f022 0216 	bic.w	r2, r2, #22
 8002e48:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	695a      	ldr	r2, [r3, #20]
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002e58:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d103      	bne.n	8002e6a <HAL_DMA_Abort+0x62>
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d007      	beq.n	8002e7a <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	681a      	ldr	r2, [r3, #0]
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	f022 0208 	bic.w	r2, r2, #8
 8002e78:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	681a      	ldr	r2, [r3, #0]
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	f022 0201 	bic.w	r2, r2, #1
 8002e88:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002e8a:	e013      	b.n	8002eb4 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002e8c:	f7ff fe78 	bl	8002b80 <HAL_GetTick>
 8002e90:	4602      	mov	r2, r0
 8002e92:	68bb      	ldr	r3, [r7, #8]
 8002e94:	1ad3      	subs	r3, r2, r3
 8002e96:	2b05      	cmp	r3, #5
 8002e98:	d90c      	bls.n	8002eb4 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	2220      	movs	r2, #32
 8002e9e:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	2200      	movs	r2, #0
 8002ea4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	2203      	movs	r2, #3
 8002eac:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_TIMEOUT;
 8002eb0:	2303      	movs	r3, #3
 8002eb2:	e015      	b.n	8002ee0 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	f003 0301 	and.w	r3, r3, #1
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	d1e4      	bne.n	8002e8c <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ec6:	223f      	movs	r2, #63	; 0x3f
 8002ec8:	409a      	lsls	r2, r3
 8002eca:	68fb      	ldr	r3, [r7, #12]
 8002ecc:	609a      	str	r2, [r3, #8]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	2200      	movs	r2, #0
 8002ed2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	2201      	movs	r2, #1
 8002eda:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  }
  return HAL_OK;
 8002ede:	2300      	movs	r3, #0
}
 8002ee0:	4618      	mov	r0, r3
 8002ee2:	3710      	adds	r7, #16
 8002ee4:	46bd      	mov	sp, r7
 8002ee6:	bd80      	pop	{r7, pc}

08002ee8 <HAL_DMA2D_Init>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Init(DMA2D_HandleTypeDef *hdma2d)
{
 8002ee8:	b580      	push	{r7, lr}
 8002eea:	b082      	sub	sp, #8
 8002eec:	af00      	add	r7, sp, #0
 8002eee:	6078      	str	r0, [r7, #4]
  /* Check the DMA2D peripheral state */
  if (hdma2d == NULL)
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d101      	bne.n	8002efa <HAL_DMA2D_Init+0x12>
  {
    return HAL_ERROR;
 8002ef6:	2301      	movs	r3, #1
 8002ef8:	e049      	b.n	8002f8e <HAL_DMA2D_Init+0xa6>

    /* Init the low level hardware */
    hdma2d->MspInitCallback(hdma2d);
  }
#else
  if (hdma2d->State == HAL_DMA2D_STATE_RESET)
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002f00:	b2db      	uxtb	r3, r3
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	d106      	bne.n	8002f14 <HAL_DMA2D_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hdma2d->Lock = HAL_UNLOCKED;
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	2200      	movs	r2, #0
 8002f0a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    /* Init the low level hardware */
    HAL_DMA2D_MspInit(hdma2d);
 8002f0e:	6878      	ldr	r0, [r7, #4]
 8002f10:	f7fd fba2 	bl	8000658 <HAL_DMA2D_MspInit>
  }
#endif /* (USE_HAL_DMA2D_REGISTER_CALLBACKS) */

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	2202      	movs	r2, #2
 8002f18:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* DMA2D CR register configuration -------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE, hdma2d->Init.Mode);
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	f423 3140 	bic.w	r1, r3, #196608	; 0x30000
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	685a      	ldr	r2, [r3, #4]
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	430a      	orrs	r2, r1
 8002f30:	601a      	str	r2, [r3, #0]

  /* DMA2D OPFCCR register configuration ---------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM, hdma2d->Init.ColorMode);
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002f38:	f023 0107 	bic.w	r1, r3, #7
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	689a      	ldr	r2, [r3, #8]
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	430a      	orrs	r2, r1
 8002f46:	635a      	str	r2, [r3, #52]	; 0x34

  /* DMA2D OOR register configuration ------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002f4e:	4b12      	ldr	r3, [pc, #72]	; (8002f98 <HAL_DMA2D_Init+0xb0>)
 8002f50:	4013      	ands	r3, r2
 8002f52:	687a      	ldr	r2, [r7, #4]
 8002f54:	68d1      	ldr	r1, [r2, #12]
 8002f56:	687a      	ldr	r2, [r7, #4]
 8002f58:	6812      	ldr	r2, [r2, #0]
 8002f5a:	430b      	orrs	r3, r1
 8002f5c:	6413      	str	r3, [r2, #64]	; 0x40
#if defined (DMA2D_ALPHA_INV_RB_SWAP_SUPPORT)
  /* DMA2D OPFCCR AI and RBS fields setting (Output Alpha Inversion)*/
  MODIFY_REG(hdma2d->Instance->OPFCCR, (DMA2D_OPFCCR_AI | DMA2D_OPFCCR_RBS),
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002f64:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	691b      	ldr	r3, [r3, #16]
 8002f6c:	051a      	lsls	r2, r3, #20
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	695b      	ldr	r3, [r3, #20]
 8002f72:	055b      	lsls	r3, r3, #21
 8002f74:	431a      	orrs	r2, r3
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	430a      	orrs	r2, r1
 8002f7c:	635a      	str	r2, [r3, #52]	; 0x34
              (hdma2d->Init.RedBlueSwap << DMA2D_OPFCCR_RBS_Pos)));
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */


  /* Update error code */
  hdma2d->ErrorCode = HAL_DMA2D_ERROR_NONE;
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	2200      	movs	r2, #0
 8002f82:	655a      	str	r2, [r3, #84]	; 0x54

  /* Initialize the DMA2D state*/
  hdma2d->State  = HAL_DMA2D_STATE_READY;
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	2201      	movs	r2, #1
 8002f88:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8002f8c:	2300      	movs	r3, #0
}
 8002f8e:	4618      	mov	r0, r3
 8002f90:	3708      	adds	r7, #8
 8002f92:	46bd      	mov	sp, r7
 8002f94:	bd80      	pop	{r7, pc}
 8002f96:	bf00      	nop
 8002f98:	ffffc000 	.word	0xffffc000

08002f9c <HAL_DMA2D_IRQHandler>:
  * @param  hdma2d Pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
void HAL_DMA2D_IRQHandler(DMA2D_HandleTypeDef *hdma2d)
{
 8002f9c:	b580      	push	{r7, lr}
 8002f9e:	b084      	sub	sp, #16
 8002fa0:	af00      	add	r7, sp, #0
 8002fa2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags = READ_REG(hdma2d->Instance->ISR);
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	685b      	ldr	r3, [r3, #4]
 8002faa:	60fb      	str	r3, [r7, #12]
  uint32_t crflags = READ_REG(hdma2d->Instance->CR);
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	60bb      	str	r3, [r7, #8]

  /* Transfer Error Interrupt management ***************************************/
  if ((isrflags & DMA2D_FLAG_TE) != 0U)
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	f003 0301 	and.w	r3, r3, #1
 8002fba:	2b00      	cmp	r3, #0
 8002fbc:	d026      	beq.n	800300c <HAL_DMA2D_IRQHandler+0x70>
  {
    if ((crflags & DMA2D_IT_TE) != 0U)
 8002fbe:	68bb      	ldr	r3, [r7, #8]
 8002fc0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	d021      	beq.n	800300c <HAL_DMA2D_IRQHandler+0x70>
    {
      /* Disable the transfer Error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TE);
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	681a      	ldr	r2, [r3, #0]
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002fd6:	601a      	str	r2, [r3, #0]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002fdc:	f043 0201 	orr.w	r2, r3, #1
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	655a      	str	r2, [r3, #84]	; 0x54

      /* Clear the transfer error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TE);
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	2201      	movs	r2, #1
 8002fea:	609a      	str	r2, [r3, #8]

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	2204      	movs	r2, #4
 8002ff0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	2200      	movs	r2, #0
 8002ff8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

      if (hdma2d->XferErrorCallback != NULL)
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	69db      	ldr	r3, [r3, #28]
 8003000:	2b00      	cmp	r3, #0
 8003002:	d003      	beq.n	800300c <HAL_DMA2D_IRQHandler+0x70>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	69db      	ldr	r3, [r3, #28]
 8003008:	6878      	ldr	r0, [r7, #4]
 800300a:	4798      	blx	r3
      }
    }
  }
  /* Configuration Error Interrupt management **********************************/
  if ((isrflags & DMA2D_FLAG_CE) != 0U)
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	f003 0320 	and.w	r3, r3, #32
 8003012:	2b00      	cmp	r3, #0
 8003014:	d026      	beq.n	8003064 <HAL_DMA2D_IRQHandler+0xc8>
  {
    if ((crflags & DMA2D_IT_CE) != 0U)
 8003016:	68bb      	ldr	r3, [r7, #8]
 8003018:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800301c:	2b00      	cmp	r3, #0
 800301e:	d021      	beq.n	8003064 <HAL_DMA2D_IRQHandler+0xc8>
    {
      /* Disable the Configuration Error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CE);
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	681a      	ldr	r2, [r3, #0]
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800302e:	601a      	str	r2, [r3, #0]

      /* Clear the Configuration error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE);
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	2220      	movs	r2, #32
 8003036:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800303c:	f043 0202 	orr.w	r2, r3, #2
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	655a      	str	r2, [r3, #84]	; 0x54

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	2204      	movs	r2, #4
 8003048:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	2200      	movs	r2, #0
 8003050:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

      if (hdma2d->XferErrorCallback != NULL)
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	69db      	ldr	r3, [r3, #28]
 8003058:	2b00      	cmp	r3, #0
 800305a:	d003      	beq.n	8003064 <HAL_DMA2D_IRQHandler+0xc8>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	69db      	ldr	r3, [r3, #28]
 8003060:	6878      	ldr	r0, [r7, #4]
 8003062:	4798      	blx	r3
      }
    }
  }
  /* CLUT access Error Interrupt management ***********************************/
  if ((isrflags & DMA2D_FLAG_CAE) != 0U)
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	f003 0308 	and.w	r3, r3, #8
 800306a:	2b00      	cmp	r3, #0
 800306c:	d026      	beq.n	80030bc <HAL_DMA2D_IRQHandler+0x120>
  {
    if ((crflags & DMA2D_IT_CAE) != 0U)
 800306e:	68bb      	ldr	r3, [r7, #8]
 8003070:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003074:	2b00      	cmp	r3, #0
 8003076:	d021      	beq.n	80030bc <HAL_DMA2D_IRQHandler+0x120>
    {
      /* Disable the CLUT access error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CAE);
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	681a      	ldr	r2, [r3, #0]
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003086:	601a      	str	r2, [r3, #0]

      /* Clear the CLUT access error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE);
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	2208      	movs	r2, #8
 800308e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003094:	f043 0204 	orr.w	r2, r3, #4
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	655a      	str	r2, [r3, #84]	; 0x54

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	2204      	movs	r2, #4
 80030a0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	2200      	movs	r2, #0
 80030a8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

      if (hdma2d->XferErrorCallback != NULL)
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	69db      	ldr	r3, [r3, #28]
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d003      	beq.n	80030bc <HAL_DMA2D_IRQHandler+0x120>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	69db      	ldr	r3, [r3, #28]
 80030b8:	6878      	ldr	r0, [r7, #4]
 80030ba:	4798      	blx	r3
      }
    }
  }
  /* Transfer watermark Interrupt management **********************************/
  if ((isrflags & DMA2D_FLAG_TW) != 0U)
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	f003 0304 	and.w	r3, r3, #4
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d013      	beq.n	80030ee <HAL_DMA2D_IRQHandler+0x152>
  {
    if ((crflags & DMA2D_IT_TW) != 0U)
 80030c6:	68bb      	ldr	r3, [r7, #8]
 80030c8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	d00e      	beq.n	80030ee <HAL_DMA2D_IRQHandler+0x152>
    {
      /* Disable the transfer watermark interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TW);
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	681a      	ldr	r2, [r3, #0]
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80030de:	601a      	str	r2, [r3, #0]

      /* Clear the transfer watermark flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TW);
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	2204      	movs	r2, #4
 80030e6:	609a      	str	r2, [r3, #8]

      /* Transfer watermark Callback */
#if (USE_HAL_DMA2D_REGISTER_CALLBACKS == 1)
      hdma2d->LineEventCallback(hdma2d);
#else
      HAL_DMA2D_LineEventCallback(hdma2d);
 80030e8:	6878      	ldr	r0, [r7, #4]
 80030ea:	f000 f853 	bl	8003194 <HAL_DMA2D_LineEventCallback>
#endif /* USE_HAL_DMA2D_REGISTER_CALLBACKS */

    }
  }
  /* Transfer Complete Interrupt management ************************************/
  if ((isrflags & DMA2D_FLAG_TC) != 0U)
 80030ee:	68fb      	ldr	r3, [r7, #12]
 80030f0:	f003 0302 	and.w	r3, r3, #2
 80030f4:	2b00      	cmp	r3, #0
 80030f6:	d024      	beq.n	8003142 <HAL_DMA2D_IRQHandler+0x1a6>
  {
    if ((crflags & DMA2D_IT_TC) != 0U)
 80030f8:	68bb      	ldr	r3, [r7, #8]
 80030fa:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80030fe:	2b00      	cmp	r3, #0
 8003100:	d01f      	beq.n	8003142 <HAL_DMA2D_IRQHandler+0x1a6>
    {
      /* Disable the transfer complete interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TC);
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	681a      	ldr	r2, [r3, #0]
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8003110:	601a      	str	r2, [r3, #0]

      /* Clear the transfer complete flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC);
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	2202      	movs	r2, #2
 8003118:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_NONE;
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	655a      	str	r2, [r3, #84]	; 0x54

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_READY;
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	2201      	movs	r2, #1
 8003126:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	2200      	movs	r2, #0
 800312e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

      if (hdma2d->XferCpltCallback != NULL)
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	699b      	ldr	r3, [r3, #24]
 8003136:	2b00      	cmp	r3, #0
 8003138:	d003      	beq.n	8003142 <HAL_DMA2D_IRQHandler+0x1a6>
      {
        /* Transfer complete Callback */
        hdma2d->XferCpltCallback(hdma2d);
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	699b      	ldr	r3, [r3, #24]
 800313e:	6878      	ldr	r0, [r7, #4]
 8003140:	4798      	blx	r3
      }
    }
  }
  /* CLUT Transfer Complete Interrupt management ******************************/
  if ((isrflags & DMA2D_FLAG_CTC) != 0U)
 8003142:	68fb      	ldr	r3, [r7, #12]
 8003144:	f003 0310 	and.w	r3, r3, #16
 8003148:	2b00      	cmp	r3, #0
 800314a:	d01f      	beq.n	800318c <HAL_DMA2D_IRQHandler+0x1f0>
  {
    if ((crflags & DMA2D_IT_CTC) != 0U)
 800314c:	68bb      	ldr	r3, [r7, #8]
 800314e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003152:	2b00      	cmp	r3, #0
 8003154:	d01a      	beq.n	800318c <HAL_DMA2D_IRQHandler+0x1f0>
    {
      /* Disable the CLUT transfer complete interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CTC);
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	681a      	ldr	r2, [r3, #0]
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8003164:	601a      	str	r2, [r3, #0]

      /* Clear the CLUT transfer complete flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CTC);
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	2210      	movs	r2, #16
 800316c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_NONE;
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	655a      	str	r2, [r3, #84]	; 0x54

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_READY;
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	2201      	movs	r2, #1
 800317a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	2200      	movs	r2, #0
 8003182:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

      /* CLUT Transfer complete Callback */
#if (USE_HAL_DMA2D_REGISTER_CALLBACKS == 1)
      hdma2d->CLUTLoadingCpltCallback(hdma2d);
#else
      HAL_DMA2D_CLUTLoadingCpltCallback(hdma2d);
 8003186:	6878      	ldr	r0, [r7, #4]
 8003188:	f000 f80e 	bl	80031a8 <HAL_DMA2D_CLUTLoadingCpltCallback>
#endif /* USE_HAL_DMA2D_REGISTER_CALLBACKS */
    }
  }

}
 800318c:	bf00      	nop
 800318e:	3710      	adds	r7, #16
 8003190:	46bd      	mov	sp, r7
 8003192:	bd80      	pop	{r7, pc}

08003194 <HAL_DMA2D_LineEventCallback>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval None
  */
__weak void HAL_DMA2D_LineEventCallback(DMA2D_HandleTypeDef *hdma2d)
{
 8003194:	b480      	push	{r7}
 8003196:	b083      	sub	sp, #12
 8003198:	af00      	add	r7, sp, #0
 800319a:	6078      	str	r0, [r7, #4]
  UNUSED(hdma2d);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_DMA2D_LineEventCallback can be implemented in the user file.
   */
}
 800319c:	bf00      	nop
 800319e:	370c      	adds	r7, #12
 80031a0:	46bd      	mov	sp, r7
 80031a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031a6:	4770      	bx	lr

080031a8 <HAL_DMA2D_CLUTLoadingCpltCallback>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval None
  */
__weak void HAL_DMA2D_CLUTLoadingCpltCallback(DMA2D_HandleTypeDef *hdma2d)
{
 80031a8:	b480      	push	{r7}
 80031aa:	b083      	sub	sp, #12
 80031ac:	af00      	add	r7, sp, #0
 80031ae:	6078      	str	r0, [r7, #4]
  UNUSED(hdma2d);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_DMA2D_CLUTLoadingCpltCallback can be implemented in the user file.
   */
}
 80031b0:	bf00      	nop
 80031b2:	370c      	adds	r7, #12
 80031b4:	46bd      	mov	sp, r7
 80031b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ba:	4770      	bx	lr

080031bc <HAL_DMA2D_ConfigLayer>:
  *                   This parameter can be one of the following values:
  *                   DMA2D_BACKGROUND_LAYER(0) / DMA2D_FOREGROUND_LAYER(1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_ConfigLayer(DMA2D_HandleTypeDef *hdma2d, uint32_t LayerIdx)
{
 80031bc:	b480      	push	{r7}
 80031be:	b087      	sub	sp, #28
 80031c0:	af00      	add	r7, sp, #0
 80031c2:	6078      	str	r0, [r7, #4]
 80031c4:	6039      	str	r1, [r7, #0]
  uint32_t regValue;

  /* Check the parameters */
  assert_param(IS_DMA2D_LAYER(LayerIdx));
  assert_param(IS_DMA2D_OFFSET(hdma2d->LayerCfg[LayerIdx].InputOffset));
  if (hdma2d->Init.Mode != DMA2D_R2M)
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	685b      	ldr	r3, [r3, #4]
 80031ca:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
  assert_param(IS_DMA2D_ALPHA_INVERTED(hdma2d->LayerCfg[LayerIdx].AlphaInverted));
  assert_param(IS_DMA2D_RB_SWAP(hdma2d->LayerCfg[LayerIdx].RedBlueSwap));
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */

  /* Process locked */
  __HAL_LOCK(hdma2d);
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80031d4:	2b01      	cmp	r3, #1
 80031d6:	d101      	bne.n	80031dc <HAL_DMA2D_ConfigLayer+0x20>
 80031d8:	2302      	movs	r3, #2
 80031da:	e084      	b.n	80032e6 <HAL_DMA2D_ConfigLayer+0x12a>
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	2201      	movs	r2, #1
 80031e0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	2202      	movs	r2, #2
 80031e8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  pLayerCfg = &hdma2d->LayerCfg[LayerIdx];
 80031ec:	683a      	ldr	r2, [r7, #0]
 80031ee:	4613      	mov	r3, r2
 80031f0:	005b      	lsls	r3, r3, #1
 80031f2:	4413      	add	r3, r2
 80031f4:	00db      	lsls	r3, r3, #3
 80031f6:	3320      	adds	r3, #32
 80031f8:	687a      	ldr	r2, [r7, #4]
 80031fa:	4413      	add	r3, r2
 80031fc:	613b      	str	r3, [r7, #16]

  /* Prepare the value to be written to the BGPFCCR or FGPFCCR register */
#if defined (DMA2D_ALPHA_INV_RB_SWAP_SUPPORT)
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos) | \
 80031fe:	693b      	ldr	r3, [r7, #16]
 8003200:	685a      	ldr	r2, [r3, #4]
 8003202:	693b      	ldr	r3, [r7, #16]
 8003204:	689b      	ldr	r3, [r3, #8]
 8003206:	041b      	lsls	r3, r3, #16
 8003208:	431a      	orrs	r2, r3
             (pLayerCfg->AlphaInverted << DMA2D_BGPFCCR_AI_Pos) | (pLayerCfg->RedBlueSwap << DMA2D_BGPFCCR_RBS_Pos);
 800320a:	693b      	ldr	r3, [r7, #16]
 800320c:	691b      	ldr	r3, [r3, #16]
 800320e:	051b      	lsls	r3, r3, #20
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos) | \
 8003210:	431a      	orrs	r2, r3
             (pLayerCfg->AlphaInverted << DMA2D_BGPFCCR_AI_Pos) | (pLayerCfg->RedBlueSwap << DMA2D_BGPFCCR_RBS_Pos);
 8003212:	693b      	ldr	r3, [r7, #16]
 8003214:	695b      	ldr	r3, [r3, #20]
 8003216:	055b      	lsls	r3, r3, #21
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos) | \
 8003218:	4313      	orrs	r3, r2
 800321a:	617b      	str	r3, [r7, #20]
  regMask  = (DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA | DMA2D_BGPFCCR_AI | DMA2D_BGPFCCR_RBS);
 800321c:	4b35      	ldr	r3, [pc, #212]	; (80032f4 <HAL_DMA2D_ConfigLayer+0x138>)
 800321e:	60fb      	str	r3, [r7, #12]
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos);
  regMask  = DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA;
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */


  if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8003220:	693b      	ldr	r3, [r7, #16]
 8003222:	685b      	ldr	r3, [r3, #4]
 8003224:	2b0a      	cmp	r3, #10
 8003226:	d003      	beq.n	8003230 <HAL_DMA2D_ConfigLayer+0x74>
 8003228:	693b      	ldr	r3, [r7, #16]
 800322a:	685b      	ldr	r3, [r3, #4]
 800322c:	2b09      	cmp	r3, #9
 800322e:	d107      	bne.n	8003240 <HAL_DMA2D_ConfigLayer+0x84>
  {
    regValue |= (pLayerCfg->InputAlpha & DMA2D_BGPFCCR_ALPHA);
 8003230:	693b      	ldr	r3, [r7, #16]
 8003232:	68db      	ldr	r3, [r3, #12]
 8003234:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8003238:	697a      	ldr	r2, [r7, #20]
 800323a:	4313      	orrs	r3, r2
 800323c:	617b      	str	r3, [r7, #20]
 800323e:	e005      	b.n	800324c <HAL_DMA2D_ConfigLayer+0x90>
  }
  else
  {
    regValue |= (pLayerCfg->InputAlpha << DMA2D_BGPFCCR_ALPHA_Pos);
 8003240:	693b      	ldr	r3, [r7, #16]
 8003242:	68db      	ldr	r3, [r3, #12]
 8003244:	061b      	lsls	r3, r3, #24
 8003246:	697a      	ldr	r2, [r7, #20]
 8003248:	4313      	orrs	r3, r2
 800324a:	617b      	str	r3, [r7, #20]
  }

  /* Configure the background DMA2D layer */
  if (LayerIdx == DMA2D_BACKGROUND_LAYER)
 800324c:	683b      	ldr	r3, [r7, #0]
 800324e:	2b00      	cmp	r3, #0
 8003250:	d120      	bne.n	8003294 <HAL_DMA2D_ConfigLayer+0xd8>
  {
    /* Write DMA2D BGPFCCR register */
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003258:	68fb      	ldr	r3, [r7, #12]
 800325a:	43db      	mvns	r3, r3
 800325c:	ea02 0103 	and.w	r1, r2, r3
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	697a      	ldr	r2, [r7, #20]
 8003266:	430a      	orrs	r2, r1
 8003268:	625a      	str	r2, [r3, #36]	; 0x24

    /* DMA2D BGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	693a      	ldr	r2, [r7, #16]
 8003270:	6812      	ldr	r2, [r2, #0]
 8003272:	619a      	str	r2, [r3, #24]

    /* DMA2D BGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8003274:	693b      	ldr	r3, [r7, #16]
 8003276:	685b      	ldr	r3, [r3, #4]
 8003278:	2b0a      	cmp	r3, #10
 800327a:	d003      	beq.n	8003284 <HAL_DMA2D_ConfigLayer+0xc8>
 800327c:	693b      	ldr	r3, [r7, #16]
 800327e:	685b      	ldr	r3, [r3, #4]
 8003280:	2b09      	cmp	r3, #9
 8003282:	d127      	bne.n	80032d4 <HAL_DMA2D_ConfigLayer+0x118>
    {
      WRITE_REG(hdma2d->Instance->BGCOLR, pLayerCfg->InputAlpha & (DMA2D_BGCOLR_BLUE | DMA2D_BGCOLR_GREEN | \
 8003284:	693b      	ldr	r3, [r7, #16]
 8003286:	68da      	ldr	r2, [r3, #12]
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 8003290:	629a      	str	r2, [r3, #40]	; 0x28
 8003292:	e01f      	b.n	80032d4 <HAL_DMA2D_ConfigLayer+0x118>
  else
  {


    /* Write DMA2D FGPFCCR register */
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	69da      	ldr	r2, [r3, #28]
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	43db      	mvns	r3, r3
 800329e:	ea02 0103 	and.w	r1, r2, r3
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	697a      	ldr	r2, [r7, #20]
 80032a8:	430a      	orrs	r2, r1
 80032aa:	61da      	str	r2, [r3, #28]

    /* DMA2D FGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	693a      	ldr	r2, [r7, #16]
 80032b2:	6812      	ldr	r2, [r2, #0]
 80032b4:	611a      	str	r2, [r3, #16]

    /* DMA2D FGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 80032b6:	693b      	ldr	r3, [r7, #16]
 80032b8:	685b      	ldr	r3, [r3, #4]
 80032ba:	2b0a      	cmp	r3, #10
 80032bc:	d003      	beq.n	80032c6 <HAL_DMA2D_ConfigLayer+0x10a>
 80032be:	693b      	ldr	r3, [r7, #16]
 80032c0:	685b      	ldr	r3, [r3, #4]
 80032c2:	2b09      	cmp	r3, #9
 80032c4:	d106      	bne.n	80032d4 <HAL_DMA2D_ConfigLayer+0x118>
    {
      WRITE_REG(hdma2d->Instance->FGCOLR, pLayerCfg->InputAlpha & (DMA2D_FGCOLR_BLUE | DMA2D_FGCOLR_GREEN | \
 80032c6:	693b      	ldr	r3, [r7, #16]
 80032c8:	68da      	ldr	r2, [r3, #12]
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 80032d2:	621a      	str	r2, [r3, #32]
                                                                   DMA2D_FGCOLR_RED));
    }
  }
  /* Initialize the DMA2D state*/
  hdma2d->State = HAL_DMA2D_STATE_READY;
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	2201      	movs	r2, #1
 80032d8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	2200      	movs	r2, #0
 80032e0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 80032e4:	2300      	movs	r3, #0
}
 80032e6:	4618      	mov	r0, r3
 80032e8:	371c      	adds	r7, #28
 80032ea:	46bd      	mov	sp, r7
 80032ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032f0:	4770      	bx	lr
 80032f2:	bf00      	nop
 80032f4:	ff33000f 	.word	0xff33000f

080032f8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80032f8:	b480      	push	{r7}
 80032fa:	b089      	sub	sp, #36	; 0x24
 80032fc:	af00      	add	r7, sp, #0
 80032fe:	6078      	str	r0, [r7, #4]
 8003300:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8003302:	2300      	movs	r3, #0
 8003304:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8003306:	2300      	movs	r3, #0
 8003308:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 800330a:	2300      	movs	r3, #0
 800330c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 800330e:	2300      	movs	r3, #0
 8003310:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8003312:	2300      	movs	r3, #0
 8003314:	61fb      	str	r3, [r7, #28]
 8003316:	e175      	b.n	8003604 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8003318:	2201      	movs	r2, #1
 800331a:	69fb      	ldr	r3, [r7, #28]
 800331c:	fa02 f303 	lsl.w	r3, r2, r3
 8003320:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003322:	683b      	ldr	r3, [r7, #0]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	697a      	ldr	r2, [r7, #20]
 8003328:	4013      	ands	r3, r2
 800332a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800332c:	693a      	ldr	r2, [r7, #16]
 800332e:	697b      	ldr	r3, [r7, #20]
 8003330:	429a      	cmp	r2, r3
 8003332:	f040 8164 	bne.w	80035fe <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003336:	683b      	ldr	r3, [r7, #0]
 8003338:	685b      	ldr	r3, [r3, #4]
 800333a:	2b01      	cmp	r3, #1
 800333c:	d00b      	beq.n	8003356 <HAL_GPIO_Init+0x5e>
 800333e:	683b      	ldr	r3, [r7, #0]
 8003340:	685b      	ldr	r3, [r3, #4]
 8003342:	2b02      	cmp	r3, #2
 8003344:	d007      	beq.n	8003356 <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003346:	683b      	ldr	r3, [r7, #0]
 8003348:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800334a:	2b11      	cmp	r3, #17
 800334c:	d003      	beq.n	8003356 <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800334e:	683b      	ldr	r3, [r7, #0]
 8003350:	685b      	ldr	r3, [r3, #4]
 8003352:	2b12      	cmp	r3, #18
 8003354:	d130      	bne.n	80033b8 <HAL_GPIO_Init+0xc0>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	689b      	ldr	r3, [r3, #8]
 800335a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 800335c:	69fb      	ldr	r3, [r7, #28]
 800335e:	005b      	lsls	r3, r3, #1
 8003360:	2203      	movs	r2, #3
 8003362:	fa02 f303 	lsl.w	r3, r2, r3
 8003366:	43db      	mvns	r3, r3
 8003368:	69ba      	ldr	r2, [r7, #24]
 800336a:	4013      	ands	r3, r2
 800336c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 800336e:	683b      	ldr	r3, [r7, #0]
 8003370:	68da      	ldr	r2, [r3, #12]
 8003372:	69fb      	ldr	r3, [r7, #28]
 8003374:	005b      	lsls	r3, r3, #1
 8003376:	fa02 f303 	lsl.w	r3, r2, r3
 800337a:	69ba      	ldr	r2, [r7, #24]
 800337c:	4313      	orrs	r3, r2
 800337e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	69ba      	ldr	r2, [r7, #24]
 8003384:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	685b      	ldr	r3, [r3, #4]
 800338a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800338c:	2201      	movs	r2, #1
 800338e:	69fb      	ldr	r3, [r7, #28]
 8003390:	fa02 f303 	lsl.w	r3, r2, r3
 8003394:	43db      	mvns	r3, r3
 8003396:	69ba      	ldr	r2, [r7, #24]
 8003398:	4013      	ands	r3, r2
 800339a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 800339c:	683b      	ldr	r3, [r7, #0]
 800339e:	685b      	ldr	r3, [r3, #4]
 80033a0:	091b      	lsrs	r3, r3, #4
 80033a2:	f003 0201 	and.w	r2, r3, #1
 80033a6:	69fb      	ldr	r3, [r7, #28]
 80033a8:	fa02 f303 	lsl.w	r3, r2, r3
 80033ac:	69ba      	ldr	r2, [r7, #24]
 80033ae:	4313      	orrs	r3, r2
 80033b0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	69ba      	ldr	r2, [r7, #24]
 80033b6:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	68db      	ldr	r3, [r3, #12]
 80033bc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 80033be:	69fb      	ldr	r3, [r7, #28]
 80033c0:	005b      	lsls	r3, r3, #1
 80033c2:	2203      	movs	r2, #3
 80033c4:	fa02 f303 	lsl.w	r3, r2, r3
 80033c8:	43db      	mvns	r3, r3
 80033ca:	69ba      	ldr	r2, [r7, #24]
 80033cc:	4013      	ands	r3, r2
 80033ce:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2));
 80033d0:	683b      	ldr	r3, [r7, #0]
 80033d2:	689a      	ldr	r2, [r3, #8]
 80033d4:	69fb      	ldr	r3, [r7, #28]
 80033d6:	005b      	lsls	r3, r3, #1
 80033d8:	fa02 f303 	lsl.w	r3, r2, r3
 80033dc:	69ba      	ldr	r2, [r7, #24]
 80033de:	4313      	orrs	r3, r2
 80033e0:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	69ba      	ldr	r2, [r7, #24]
 80033e6:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80033e8:	683b      	ldr	r3, [r7, #0]
 80033ea:	685b      	ldr	r3, [r3, #4]
 80033ec:	2b02      	cmp	r3, #2
 80033ee:	d003      	beq.n	80033f8 <HAL_GPIO_Init+0x100>
 80033f0:	683b      	ldr	r3, [r7, #0]
 80033f2:	685b      	ldr	r3, [r3, #4]
 80033f4:	2b12      	cmp	r3, #18
 80033f6:	d123      	bne.n	8003440 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 80033f8:	69fb      	ldr	r3, [r7, #28]
 80033fa:	08da      	lsrs	r2, r3, #3
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	3208      	adds	r2, #8
 8003400:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003404:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8003406:	69fb      	ldr	r3, [r7, #28]
 8003408:	f003 0307 	and.w	r3, r3, #7
 800340c:	009b      	lsls	r3, r3, #2
 800340e:	220f      	movs	r2, #15
 8003410:	fa02 f303 	lsl.w	r3, r2, r3
 8003414:	43db      	mvns	r3, r3
 8003416:	69ba      	ldr	r2, [r7, #24]
 8003418:	4013      	ands	r3, r2
 800341a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 800341c:	683b      	ldr	r3, [r7, #0]
 800341e:	691a      	ldr	r2, [r3, #16]
 8003420:	69fb      	ldr	r3, [r7, #28]
 8003422:	f003 0307 	and.w	r3, r3, #7
 8003426:	009b      	lsls	r3, r3, #2
 8003428:	fa02 f303 	lsl.w	r3, r2, r3
 800342c:	69ba      	ldr	r2, [r7, #24]
 800342e:	4313      	orrs	r3, r2
 8003430:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8003432:	69fb      	ldr	r3, [r7, #28]
 8003434:	08da      	lsrs	r2, r3, #3
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	3208      	adds	r2, #8
 800343a:	69b9      	ldr	r1, [r7, #24]
 800343c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8003446:	69fb      	ldr	r3, [r7, #28]
 8003448:	005b      	lsls	r3, r3, #1
 800344a:	2203      	movs	r2, #3
 800344c:	fa02 f303 	lsl.w	r3, r2, r3
 8003450:	43db      	mvns	r3, r3
 8003452:	69ba      	ldr	r2, [r7, #24]
 8003454:	4013      	ands	r3, r2
 8003456:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8003458:	683b      	ldr	r3, [r7, #0]
 800345a:	685b      	ldr	r3, [r3, #4]
 800345c:	f003 0203 	and.w	r2, r3, #3
 8003460:	69fb      	ldr	r3, [r7, #28]
 8003462:	005b      	lsls	r3, r3, #1
 8003464:	fa02 f303 	lsl.w	r3, r2, r3
 8003468:	69ba      	ldr	r2, [r7, #24]
 800346a:	4313      	orrs	r3, r2
 800346c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	69ba      	ldr	r2, [r7, #24]
 8003472:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003474:	683b      	ldr	r3, [r7, #0]
 8003476:	685b      	ldr	r3, [r3, #4]
 8003478:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800347c:	2b00      	cmp	r3, #0
 800347e:	f000 80be 	beq.w	80035fe <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003482:	4b66      	ldr	r3, [pc, #408]	; (800361c <HAL_GPIO_Init+0x324>)
 8003484:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003486:	4a65      	ldr	r2, [pc, #404]	; (800361c <HAL_GPIO_Init+0x324>)
 8003488:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800348c:	6453      	str	r3, [r2, #68]	; 0x44
 800348e:	4b63      	ldr	r3, [pc, #396]	; (800361c <HAL_GPIO_Init+0x324>)
 8003490:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003492:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003496:	60fb      	str	r3, [r7, #12]
 8003498:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 800349a:	4a61      	ldr	r2, [pc, #388]	; (8003620 <HAL_GPIO_Init+0x328>)
 800349c:	69fb      	ldr	r3, [r7, #28]
 800349e:	089b      	lsrs	r3, r3, #2
 80034a0:	3302      	adds	r3, #2
 80034a2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80034a6:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80034a8:	69fb      	ldr	r3, [r7, #28]
 80034aa:	f003 0303 	and.w	r3, r3, #3
 80034ae:	009b      	lsls	r3, r3, #2
 80034b0:	220f      	movs	r2, #15
 80034b2:	fa02 f303 	lsl.w	r3, r2, r3
 80034b6:	43db      	mvns	r3, r3
 80034b8:	69ba      	ldr	r2, [r7, #24]
 80034ba:	4013      	ands	r3, r2
 80034bc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	4a58      	ldr	r2, [pc, #352]	; (8003624 <HAL_GPIO_Init+0x32c>)
 80034c2:	4293      	cmp	r3, r2
 80034c4:	d037      	beq.n	8003536 <HAL_GPIO_Init+0x23e>
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	4a57      	ldr	r2, [pc, #348]	; (8003628 <HAL_GPIO_Init+0x330>)
 80034ca:	4293      	cmp	r3, r2
 80034cc:	d031      	beq.n	8003532 <HAL_GPIO_Init+0x23a>
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	4a56      	ldr	r2, [pc, #344]	; (800362c <HAL_GPIO_Init+0x334>)
 80034d2:	4293      	cmp	r3, r2
 80034d4:	d02b      	beq.n	800352e <HAL_GPIO_Init+0x236>
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	4a55      	ldr	r2, [pc, #340]	; (8003630 <HAL_GPIO_Init+0x338>)
 80034da:	4293      	cmp	r3, r2
 80034dc:	d025      	beq.n	800352a <HAL_GPIO_Init+0x232>
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	4a54      	ldr	r2, [pc, #336]	; (8003634 <HAL_GPIO_Init+0x33c>)
 80034e2:	4293      	cmp	r3, r2
 80034e4:	d01f      	beq.n	8003526 <HAL_GPIO_Init+0x22e>
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	4a53      	ldr	r2, [pc, #332]	; (8003638 <HAL_GPIO_Init+0x340>)
 80034ea:	4293      	cmp	r3, r2
 80034ec:	d019      	beq.n	8003522 <HAL_GPIO_Init+0x22a>
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	4a52      	ldr	r2, [pc, #328]	; (800363c <HAL_GPIO_Init+0x344>)
 80034f2:	4293      	cmp	r3, r2
 80034f4:	d013      	beq.n	800351e <HAL_GPIO_Init+0x226>
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	4a51      	ldr	r2, [pc, #324]	; (8003640 <HAL_GPIO_Init+0x348>)
 80034fa:	4293      	cmp	r3, r2
 80034fc:	d00d      	beq.n	800351a <HAL_GPIO_Init+0x222>
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	4a50      	ldr	r2, [pc, #320]	; (8003644 <HAL_GPIO_Init+0x34c>)
 8003502:	4293      	cmp	r3, r2
 8003504:	d007      	beq.n	8003516 <HAL_GPIO_Init+0x21e>
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	4a4f      	ldr	r2, [pc, #316]	; (8003648 <HAL_GPIO_Init+0x350>)
 800350a:	4293      	cmp	r3, r2
 800350c:	d101      	bne.n	8003512 <HAL_GPIO_Init+0x21a>
 800350e:	2309      	movs	r3, #9
 8003510:	e012      	b.n	8003538 <HAL_GPIO_Init+0x240>
 8003512:	230a      	movs	r3, #10
 8003514:	e010      	b.n	8003538 <HAL_GPIO_Init+0x240>
 8003516:	2308      	movs	r3, #8
 8003518:	e00e      	b.n	8003538 <HAL_GPIO_Init+0x240>
 800351a:	2307      	movs	r3, #7
 800351c:	e00c      	b.n	8003538 <HAL_GPIO_Init+0x240>
 800351e:	2306      	movs	r3, #6
 8003520:	e00a      	b.n	8003538 <HAL_GPIO_Init+0x240>
 8003522:	2305      	movs	r3, #5
 8003524:	e008      	b.n	8003538 <HAL_GPIO_Init+0x240>
 8003526:	2304      	movs	r3, #4
 8003528:	e006      	b.n	8003538 <HAL_GPIO_Init+0x240>
 800352a:	2303      	movs	r3, #3
 800352c:	e004      	b.n	8003538 <HAL_GPIO_Init+0x240>
 800352e:	2302      	movs	r3, #2
 8003530:	e002      	b.n	8003538 <HAL_GPIO_Init+0x240>
 8003532:	2301      	movs	r3, #1
 8003534:	e000      	b.n	8003538 <HAL_GPIO_Init+0x240>
 8003536:	2300      	movs	r3, #0
 8003538:	69fa      	ldr	r2, [r7, #28]
 800353a:	f002 0203 	and.w	r2, r2, #3
 800353e:	0092      	lsls	r2, r2, #2
 8003540:	4093      	lsls	r3, r2
 8003542:	69ba      	ldr	r2, [r7, #24]
 8003544:	4313      	orrs	r3, r2
 8003546:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8003548:	4935      	ldr	r1, [pc, #212]	; (8003620 <HAL_GPIO_Init+0x328>)
 800354a:	69fb      	ldr	r3, [r7, #28]
 800354c:	089b      	lsrs	r3, r3, #2
 800354e:	3302      	adds	r3, #2
 8003550:	69ba      	ldr	r2, [r7, #24]
 8003552:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003556:	4b3d      	ldr	r3, [pc, #244]	; (800364c <HAL_GPIO_Init+0x354>)
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800355c:	693b      	ldr	r3, [r7, #16]
 800355e:	43db      	mvns	r3, r3
 8003560:	69ba      	ldr	r2, [r7, #24]
 8003562:	4013      	ands	r3, r2
 8003564:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003566:	683b      	ldr	r3, [r7, #0]
 8003568:	685b      	ldr	r3, [r3, #4]
 800356a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800356e:	2b00      	cmp	r3, #0
 8003570:	d003      	beq.n	800357a <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8003572:	69ba      	ldr	r2, [r7, #24]
 8003574:	693b      	ldr	r3, [r7, #16]
 8003576:	4313      	orrs	r3, r2
 8003578:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800357a:	4a34      	ldr	r2, [pc, #208]	; (800364c <HAL_GPIO_Init+0x354>)
 800357c:	69bb      	ldr	r3, [r7, #24]
 800357e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8003580:	4b32      	ldr	r3, [pc, #200]	; (800364c <HAL_GPIO_Init+0x354>)
 8003582:	685b      	ldr	r3, [r3, #4]
 8003584:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003586:	693b      	ldr	r3, [r7, #16]
 8003588:	43db      	mvns	r3, r3
 800358a:	69ba      	ldr	r2, [r7, #24]
 800358c:	4013      	ands	r3, r2
 800358e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003590:	683b      	ldr	r3, [r7, #0]
 8003592:	685b      	ldr	r3, [r3, #4]
 8003594:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003598:	2b00      	cmp	r3, #0
 800359a:	d003      	beq.n	80035a4 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 800359c:	69ba      	ldr	r2, [r7, #24]
 800359e:	693b      	ldr	r3, [r7, #16]
 80035a0:	4313      	orrs	r3, r2
 80035a2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80035a4:	4a29      	ldr	r2, [pc, #164]	; (800364c <HAL_GPIO_Init+0x354>)
 80035a6:	69bb      	ldr	r3, [r7, #24]
 80035a8:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80035aa:	4b28      	ldr	r3, [pc, #160]	; (800364c <HAL_GPIO_Init+0x354>)
 80035ac:	689b      	ldr	r3, [r3, #8]
 80035ae:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80035b0:	693b      	ldr	r3, [r7, #16]
 80035b2:	43db      	mvns	r3, r3
 80035b4:	69ba      	ldr	r2, [r7, #24]
 80035b6:	4013      	ands	r3, r2
 80035b8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80035ba:	683b      	ldr	r3, [r7, #0]
 80035bc:	685b      	ldr	r3, [r3, #4]
 80035be:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d003      	beq.n	80035ce <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80035c6:	69ba      	ldr	r2, [r7, #24]
 80035c8:	693b      	ldr	r3, [r7, #16]
 80035ca:	4313      	orrs	r3, r2
 80035cc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80035ce:	4a1f      	ldr	r2, [pc, #124]	; (800364c <HAL_GPIO_Init+0x354>)
 80035d0:	69bb      	ldr	r3, [r7, #24]
 80035d2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80035d4:	4b1d      	ldr	r3, [pc, #116]	; (800364c <HAL_GPIO_Init+0x354>)
 80035d6:	68db      	ldr	r3, [r3, #12]
 80035d8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80035da:	693b      	ldr	r3, [r7, #16]
 80035dc:	43db      	mvns	r3, r3
 80035de:	69ba      	ldr	r2, [r7, #24]
 80035e0:	4013      	ands	r3, r2
 80035e2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80035e4:	683b      	ldr	r3, [r7, #0]
 80035e6:	685b      	ldr	r3, [r3, #4]
 80035e8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80035ec:	2b00      	cmp	r3, #0
 80035ee:	d003      	beq.n	80035f8 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80035f0:	69ba      	ldr	r2, [r7, #24]
 80035f2:	693b      	ldr	r3, [r7, #16]
 80035f4:	4313      	orrs	r3, r2
 80035f6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80035f8:	4a14      	ldr	r2, [pc, #80]	; (800364c <HAL_GPIO_Init+0x354>)
 80035fa:	69bb      	ldr	r3, [r7, #24]
 80035fc:	60d3      	str	r3, [r2, #12]
  for(position = 0; position < GPIO_NUMBER; position++)
 80035fe:	69fb      	ldr	r3, [r7, #28]
 8003600:	3301      	adds	r3, #1
 8003602:	61fb      	str	r3, [r7, #28]
 8003604:	69fb      	ldr	r3, [r7, #28]
 8003606:	2b0f      	cmp	r3, #15
 8003608:	f67f ae86 	bls.w	8003318 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 800360c:	bf00      	nop
 800360e:	bf00      	nop
 8003610:	3724      	adds	r7, #36	; 0x24
 8003612:	46bd      	mov	sp, r7
 8003614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003618:	4770      	bx	lr
 800361a:	bf00      	nop
 800361c:	40023800 	.word	0x40023800
 8003620:	40013800 	.word	0x40013800
 8003624:	40020000 	.word	0x40020000
 8003628:	40020400 	.word	0x40020400
 800362c:	40020800 	.word	0x40020800
 8003630:	40020c00 	.word	0x40020c00
 8003634:	40021000 	.word	0x40021000
 8003638:	40021400 	.word	0x40021400
 800363c:	40021800 	.word	0x40021800
 8003640:	40021c00 	.word	0x40021c00
 8003644:	40022000 	.word	0x40022000
 8003648:	40022400 	.word	0x40022400
 800364c:	40013c00 	.word	0x40013c00

08003650 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003650:	b480      	push	{r7}
 8003652:	b083      	sub	sp, #12
 8003654:	af00      	add	r7, sp, #0
 8003656:	6078      	str	r0, [r7, #4]
 8003658:	460b      	mov	r3, r1
 800365a:	807b      	strh	r3, [r7, #2]
 800365c:	4613      	mov	r3, r2
 800365e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003660:	787b      	ldrb	r3, [r7, #1]
 8003662:	2b00      	cmp	r3, #0
 8003664:	d003      	beq.n	800366e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003666:	887a      	ldrh	r2, [r7, #2]
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 800366c:	e003      	b.n	8003676 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 800366e:	887b      	ldrh	r3, [r7, #2]
 8003670:	041a      	lsls	r2, r3, #16
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	619a      	str	r2, [r3, #24]
}
 8003676:	bf00      	nop
 8003678:	370c      	adds	r7, #12
 800367a:	46bd      	mov	sp, r7
 800367c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003680:	4770      	bx	lr

08003682 <HAL_GPIO_TogglePin>:
  * @param  GPIOx Where x can be (A..I) to select the GPIO peripheral.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003682:	b480      	push	{r7}
 8003684:	b085      	sub	sp, #20
 8003686:	af00      	add	r7, sp, #0
 8003688:	6078      	str	r0, [r7, #4]
 800368a:	460b      	mov	r3, r1
 800368c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	695b      	ldr	r3, [r3, #20]
 8003692:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003694:	887a      	ldrh	r2, [r7, #2]
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	4013      	ands	r3, r2
 800369a:	041a      	lsls	r2, r3, #16
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	43d9      	mvns	r1, r3
 80036a0:	887b      	ldrh	r3, [r7, #2]
 80036a2:	400b      	ands	r3, r1
 80036a4:	431a      	orrs	r2, r3
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	619a      	str	r2, [r3, #24]
}
 80036aa:	bf00      	nop
 80036ac:	3714      	adds	r7, #20
 80036ae:	46bd      	mov	sp, r7
 80036b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036b4:	4770      	bx	lr
	...

080036b8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80036b8:	b580      	push	{r7, lr}
 80036ba:	b082      	sub	sp, #8
 80036bc:	af00      	add	r7, sp, #0
 80036be:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d101      	bne.n	80036ca <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80036c6:	2301      	movs	r3, #1
 80036c8:	e07f      	b.n	80037ca <HAL_I2C_Init+0x112>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80036d0:	b2db      	uxtb	r3, r3
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	d106      	bne.n	80036e4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	2200      	movs	r2, #0
 80036da:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80036de:	6878      	ldr	r0, [r7, #4]
 80036e0:	f7fd fef8 	bl	80014d4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	2224      	movs	r2, #36	; 0x24
 80036e8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	681a      	ldr	r2, [r3, #0]
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	f022 0201 	bic.w	r2, r2, #1
 80036fa:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	685a      	ldr	r2, [r3, #4]
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003708:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	689a      	ldr	r2, [r3, #8]
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003718:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	68db      	ldr	r3, [r3, #12]
 800371e:	2b01      	cmp	r3, #1
 8003720:	d107      	bne.n	8003732 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	689a      	ldr	r2, [r3, #8]
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800372e:	609a      	str	r2, [r3, #8]
 8003730:	e006      	b.n	8003740 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	689a      	ldr	r2, [r3, #8]
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 800373e:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	68db      	ldr	r3, [r3, #12]
 8003744:	2b02      	cmp	r3, #2
 8003746:	d104      	bne.n	8003752 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003750:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	6859      	ldr	r1, [r3, #4]
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	681a      	ldr	r2, [r3, #0]
 800375c:	4b1d      	ldr	r3, [pc, #116]	; (80037d4 <HAL_I2C_Init+0x11c>)
 800375e:	430b      	orrs	r3, r1
 8003760:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	68da      	ldr	r2, [r3, #12]
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003770:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	691a      	ldr	r2, [r3, #16]
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	695b      	ldr	r3, [r3, #20]
 800377a:	ea42 0103 	orr.w	r1, r2, r3
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	699b      	ldr	r3, [r3, #24]
 8003782:	021a      	lsls	r2, r3, #8
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	430a      	orrs	r2, r1
 800378a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	69d9      	ldr	r1, [r3, #28]
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	6a1a      	ldr	r2, [r3, #32]
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	430a      	orrs	r2, r1
 800379a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	681a      	ldr	r2, [r3, #0]
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	f042 0201 	orr.w	r2, r2, #1
 80037aa:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	2200      	movs	r2, #0
 80037b0:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	2220      	movs	r2, #32
 80037b6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	2200      	movs	r2, #0
 80037be:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	2200      	movs	r2, #0
 80037c4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 80037c8:	2300      	movs	r3, #0
}
 80037ca:	4618      	mov	r0, r3
 80037cc:	3708      	adds	r7, #8
 80037ce:	46bd      	mov	sp, r7
 80037d0:	bd80      	pop	{r7, pc}
 80037d2:	bf00      	nop
 80037d4:	02008000 	.word	0x02008000

080037d8 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80037d8:	b480      	push	{r7}
 80037da:	b083      	sub	sp, #12
 80037dc:	af00      	add	r7, sp, #0
 80037de:	6078      	str	r0, [r7, #4]
 80037e0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80037e8:	b2db      	uxtb	r3, r3
 80037ea:	2b20      	cmp	r3, #32
 80037ec:	d138      	bne.n	8003860 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80037f4:	2b01      	cmp	r3, #1
 80037f6:	d101      	bne.n	80037fc <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80037f8:	2302      	movs	r3, #2
 80037fa:	e032      	b.n	8003862 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	2201      	movs	r2, #1
 8003800:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	2224      	movs	r2, #36	; 0x24
 8003808:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	681a      	ldr	r2, [r3, #0]
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	f022 0201 	bic.w	r2, r2, #1
 800381a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	681a      	ldr	r2, [r3, #0]
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800382a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	6819      	ldr	r1, [r3, #0]
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	683a      	ldr	r2, [r7, #0]
 8003838:	430a      	orrs	r2, r1
 800383a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	681a      	ldr	r2, [r3, #0]
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	f042 0201 	orr.w	r2, r2, #1
 800384a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	2220      	movs	r2, #32
 8003850:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	2200      	movs	r2, #0
 8003858:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800385c:	2300      	movs	r3, #0
 800385e:	e000      	b.n	8003862 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003860:	2302      	movs	r3, #2
  }
}
 8003862:	4618      	mov	r0, r3
 8003864:	370c      	adds	r7, #12
 8003866:	46bd      	mov	sp, r7
 8003868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800386c:	4770      	bx	lr

0800386e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800386e:	b480      	push	{r7}
 8003870:	b085      	sub	sp, #20
 8003872:	af00      	add	r7, sp, #0
 8003874:	6078      	str	r0, [r7, #4]
 8003876:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800387e:	b2db      	uxtb	r3, r3
 8003880:	2b20      	cmp	r3, #32
 8003882:	d139      	bne.n	80038f8 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800388a:	2b01      	cmp	r3, #1
 800388c:	d101      	bne.n	8003892 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800388e:	2302      	movs	r3, #2
 8003890:	e033      	b.n	80038fa <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	2201      	movs	r2, #1
 8003896:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	2224      	movs	r2, #36	; 0x24
 800389e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	681a      	ldr	r2, [r3, #0]
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	f022 0201 	bic.w	r2, r2, #1
 80038b0:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80038ba:	68fb      	ldr	r3, [r7, #12]
 80038bc:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80038c0:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80038c2:	683b      	ldr	r3, [r7, #0]
 80038c4:	021b      	lsls	r3, r3, #8
 80038c6:	68fa      	ldr	r2, [r7, #12]
 80038c8:	4313      	orrs	r3, r2
 80038ca:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	68fa      	ldr	r2, [r7, #12]
 80038d2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	681a      	ldr	r2, [r3, #0]
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	f042 0201 	orr.w	r2, r2, #1
 80038e2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	2220      	movs	r2, #32
 80038e8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	2200      	movs	r2, #0
 80038f0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80038f4:	2300      	movs	r3, #0
 80038f6:	e000      	b.n	80038fa <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80038f8:	2302      	movs	r3, #2
  }
}
 80038fa:	4618      	mov	r0, r3
 80038fc:	3714      	adds	r7, #20
 80038fe:	46bd      	mov	sp, r7
 8003900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003904:	4770      	bx	lr
	...

08003908 <HAL_LTDC_Init>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_Init(LTDC_HandleTypeDef *hltdc)
{
 8003908:	b580      	push	{r7, lr}
 800390a:	b084      	sub	sp, #16
 800390c:	af00      	add	r7, sp, #0
 800390e:	6078      	str	r0, [r7, #4]
  uint32_t tmp, tmp1;

  /* Check the LTDC peripheral state */
  if (hltdc == NULL)
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	2b00      	cmp	r3, #0
 8003914:	d101      	bne.n	800391a <HAL_LTDC_Init+0x12>
  {
    return HAL_ERROR;
 8003916:	2301      	movs	r3, #1
 8003918:	e0bf      	b.n	8003a9a <HAL_LTDC_Init+0x192>
    }
    /* Init the low level hardware */
    hltdc->MspInitCallback(hltdc);
  }
#else
  if (hltdc->State == HAL_LTDC_STATE_RESET)
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	f893 30a1 	ldrb.w	r3, [r3, #161]	; 0xa1
 8003920:	b2db      	uxtb	r3, r3
 8003922:	2b00      	cmp	r3, #0
 8003924:	d106      	bne.n	8003934 <HAL_LTDC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hltdc->Lock = HAL_UNLOCKED;
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	2200      	movs	r2, #0
 800392a:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
    /* Init the low level hardware */
    HAL_LTDC_MspInit(hltdc);
 800392e:	6878      	ldr	r0, [r7, #4]
 8003930:	f7fd feb2 	bl	8001698 <HAL_LTDC_MspInit>
  }
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	2202      	movs	r2, #2
 8003938:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Configure the HS, VS, DE and PC polarity */
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	699a      	ldr	r2, [r3, #24]
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	f022 4270 	bic.w	r2, r2, #4026531840	; 0xf0000000
 800394a:	619a      	str	r2, [r3, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	6999      	ldr	r1, [r3, #24]
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	685a      	ldr	r2, [r3, #4]
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	689b      	ldr	r3, [r3, #8]
 800395a:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	68db      	ldr	r3, [r3, #12]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8003960:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	691b      	ldr	r3, [r3, #16]
 8003966:	431a      	orrs	r2, r3
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	430a      	orrs	r2, r1
 800396e:	619a      	str	r2, [r3, #24]

  /* Set Synchronization size */
  hltdc->Instance->SSCR &= ~(LTDC_SSCR_VSH | LTDC_SSCR_HSW);
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	6899      	ldr	r1, [r3, #8]
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	681a      	ldr	r2, [r3, #0]
 800397a:	4b4a      	ldr	r3, [pc, #296]	; (8003aa4 <HAL_LTDC_Init+0x19c>)
 800397c:	400b      	ands	r3, r1
 800397e:	6093      	str	r3, [r2, #8]
  tmp = (hltdc->Init.HorizontalSync << 16U);
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	695b      	ldr	r3, [r3, #20]
 8003984:	041b      	lsls	r3, r3, #16
 8003986:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->SSCR |= (tmp | hltdc->Init.VerticalSync);
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	6899      	ldr	r1, [r3, #8]
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	699a      	ldr	r2, [r3, #24]
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	431a      	orrs	r2, r3
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	430a      	orrs	r2, r1
 800399c:	609a      	str	r2, [r3, #8]

  /* Set Accumulated Back porch */
  hltdc->Instance->BPCR &= ~(LTDC_BPCR_AVBP | LTDC_BPCR_AHBP);
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	68d9      	ldr	r1, [r3, #12]
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	681a      	ldr	r2, [r3, #0]
 80039a8:	4b3e      	ldr	r3, [pc, #248]	; (8003aa4 <HAL_LTDC_Init+0x19c>)
 80039aa:	400b      	ands	r3, r1
 80039ac:	60d3      	str	r3, [r2, #12]
  tmp = (hltdc->Init.AccumulatedHBP << 16U);
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	69db      	ldr	r3, [r3, #28]
 80039b2:	041b      	lsls	r3, r3, #16
 80039b4:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->BPCR |= (tmp | hltdc->Init.AccumulatedVBP);
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	68d9      	ldr	r1, [r3, #12]
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	6a1a      	ldr	r2, [r3, #32]
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	431a      	orrs	r2, r3
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	430a      	orrs	r2, r1
 80039ca:	60da      	str	r2, [r3, #12]

  /* Set Accumulated Active Width */
  hltdc->Instance->AWCR &= ~(LTDC_AWCR_AAH | LTDC_AWCR_AAW);
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	6919      	ldr	r1, [r3, #16]
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	681a      	ldr	r2, [r3, #0]
 80039d6:	4b33      	ldr	r3, [pc, #204]	; (8003aa4 <HAL_LTDC_Init+0x19c>)
 80039d8:	400b      	ands	r3, r1
 80039da:	6113      	str	r3, [r2, #16]
  tmp = (hltdc->Init.AccumulatedActiveW << 16U);
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039e0:	041b      	lsls	r3, r3, #16
 80039e2:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->AWCR |= (tmp | hltdc->Init.AccumulatedActiveH);
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	6919      	ldr	r1, [r3, #16]
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	431a      	orrs	r2, r3
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	430a      	orrs	r2, r1
 80039f8:	611a      	str	r2, [r3, #16]

  /* Set Total Width */
  hltdc->Instance->TWCR &= ~(LTDC_TWCR_TOTALH | LTDC_TWCR_TOTALW);
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	6959      	ldr	r1, [r3, #20]
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	681a      	ldr	r2, [r3, #0]
 8003a04:	4b27      	ldr	r3, [pc, #156]	; (8003aa4 <HAL_LTDC_Init+0x19c>)
 8003a06:	400b      	ands	r3, r1
 8003a08:	6153      	str	r3, [r2, #20]
  tmp = (hltdc->Init.TotalWidth << 16U);
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a0e:	041b      	lsls	r3, r3, #16
 8003a10:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->TWCR |= (tmp | hltdc->Init.TotalHeigh);
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	6959      	ldr	r1, [r3, #20]
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	431a      	orrs	r2, r3
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	430a      	orrs	r2, r1
 8003a26:	615a      	str	r2, [r3, #20]

  /* Set the background color value */
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003a2e:	021b      	lsls	r3, r3, #8
 8003a30:	60fb      	str	r3, [r7, #12]
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 8003a38:	041b      	lsls	r3, r3, #16
 8003a3a:	60bb      	str	r3, [r7, #8]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	f002 427f 	and.w	r2, r2, #4278190080	; 0xff000000
 8003a4a:	62da      	str	r2, [r3, #44]	; 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003a52:	68ba      	ldr	r2, [r7, #8]
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	4313      	orrs	r3, r2
 8003a58:	687a      	ldr	r2, [r7, #4]
 8003a5a:	f892 2034 	ldrb.w	r2, [r2, #52]	; 0x34
 8003a5e:	431a      	orrs	r2, r3
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	430a      	orrs	r2, r1
 8003a66:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Enable the Transfer Error and FIFO underrun interrupts */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	f042 0206 	orr.w	r2, r2, #6
 8003a76:	635a      	str	r2, [r3, #52]	; 0x34

  /* Enable LTDC by setting LTDCEN bit */
  __HAL_LTDC_ENABLE(hltdc);
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	699a      	ldr	r2, [r3, #24]
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	f042 0201 	orr.w	r2, r2, #1
 8003a86:	619a      	str	r2, [r3, #24]

  /* Initialize the error code */
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	2200      	movs	r2, #0
 8003a8c:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

  /* Initialize the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	2201      	movs	r2, #1
 8003a94:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  return HAL_OK;
 8003a98:	2300      	movs	r3, #0
}
 8003a9a:	4618      	mov	r0, r3
 8003a9c:	3710      	adds	r7, #16
 8003a9e:	46bd      	mov	sp, r7
 8003aa0:	bd80      	pop	{r7, pc}
 8003aa2:	bf00      	nop
 8003aa4:	f000f800 	.word	0xf000f800

08003aa8 <HAL_LTDC_IRQHandler>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
void HAL_LTDC_IRQHandler(LTDC_HandleTypeDef *hltdc)
{
 8003aa8:	b580      	push	{r7, lr}
 8003aaa:	b084      	sub	sp, #16
 8003aac:	af00      	add	r7, sp, #0
 8003aae:	6078      	str	r0, [r7, #4]
  uint32_t isrflags  = READ_REG(hltdc->Instance->ISR);
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ab6:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hltdc->Instance->IER);
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003abe:	60bb      	str	r3, [r7, #8]

  /* Transfer Error Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_TERRIF) != 0U) && ((itsources & LTDC_IER_TERRIE) != 0U))
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	f003 0304 	and.w	r3, r3, #4
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d023      	beq.n	8003b12 <HAL_LTDC_IRQHandler+0x6a>
 8003aca:	68bb      	ldr	r3, [r7, #8]
 8003acc:	f003 0304 	and.w	r3, r3, #4
 8003ad0:	2b00      	cmp	r3, #0
 8003ad2:	d01e      	beq.n	8003b12 <HAL_LTDC_IRQHandler+0x6a>
  {
    /* Disable the transfer Error interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_TE);
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	f022 0204 	bic.w	r2, r2, #4
 8003ae2:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear the transfer error flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_TE);
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	2204      	movs	r2, #4
 8003aea:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Update error code */
    hltdc->ErrorCode |= HAL_LTDC_ERROR_TE;
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8003af2:	f043 0201 	orr.w	r2, r3, #1
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_ERROR;
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	2204      	movs	r2, #4
 8003b00:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	2200      	movs	r2, #0
 8003b08:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered error callback*/
    hltdc->ErrorCallback(hltdc);
#else
    /* Call legacy error callback*/
    HAL_LTDC_ErrorCallback(hltdc);
 8003b0c:	6878      	ldr	r0, [r7, #4]
 8003b0e:	f000 f86f 	bl	8003bf0 <HAL_LTDC_ErrorCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* FIFO underrun Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_FUIF) != 0U) && ((itsources & LTDC_IER_FUIE) != 0U))
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	f003 0302 	and.w	r3, r3, #2
 8003b18:	2b00      	cmp	r3, #0
 8003b1a:	d023      	beq.n	8003b64 <HAL_LTDC_IRQHandler+0xbc>
 8003b1c:	68bb      	ldr	r3, [r7, #8]
 8003b1e:	f003 0302 	and.w	r3, r3, #2
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d01e      	beq.n	8003b64 <HAL_LTDC_IRQHandler+0xbc>
  {
    /* Disable the FIFO underrun interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_FU);
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	f022 0202 	bic.w	r2, r2, #2
 8003b34:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear the FIFO underrun flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_FU);
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	2202      	movs	r2, #2
 8003b3c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Update error code */
    hltdc->ErrorCode |= HAL_LTDC_ERROR_FU;
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8003b44:	f043 0202 	orr.w	r2, r3, #2
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_ERROR;
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	2204      	movs	r2, #4
 8003b52:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	2200      	movs	r2, #0
 8003b5a:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered error callback*/
    hltdc->ErrorCallback(hltdc);
#else
    /* Call legacy error callback*/
    HAL_LTDC_ErrorCallback(hltdc);
 8003b5e:	6878      	ldr	r0, [r7, #4]
 8003b60:	f000 f846 	bl	8003bf0 <HAL_LTDC_ErrorCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* Line Interrupt management ************************************************/
  if (((isrflags & LTDC_ISR_LIF) != 0U) && ((itsources & LTDC_IER_LIE) != 0U))
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	f003 0301 	and.w	r3, r3, #1
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d01b      	beq.n	8003ba6 <HAL_LTDC_IRQHandler+0xfe>
 8003b6e:	68bb      	ldr	r3, [r7, #8]
 8003b70:	f003 0301 	and.w	r3, r3, #1
 8003b74:	2b00      	cmp	r3, #0
 8003b76:	d016      	beq.n	8003ba6 <HAL_LTDC_IRQHandler+0xfe>
  {
    /* Disable the Line interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_LI);
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	f022 0201 	bic.w	r2, r2, #1
 8003b86:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear the Line interrupt flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_LI);
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	2201      	movs	r2, #1
 8003b8e:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_READY;
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	2201      	movs	r2, #1
 8003b94:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	2200      	movs	r2, #0
 8003b9c:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered Line Event callback */
    hltdc->LineEventCallback(hltdc);
#else
    /*Call Legacy Line Event callback */
    HAL_LTDC_LineEventCallback(hltdc);
 8003ba0:	6878      	ldr	r0, [r7, #4]
 8003ba2:	f000 f82f 	bl	8003c04 <HAL_LTDC_LineEventCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* Register reload Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_RRIF) != 0U) && ((itsources & LTDC_IER_RRIE) != 0U))
 8003ba6:	68fb      	ldr	r3, [r7, #12]
 8003ba8:	f003 0308 	and.w	r3, r3, #8
 8003bac:	2b00      	cmp	r3, #0
 8003bae:	d01b      	beq.n	8003be8 <HAL_LTDC_IRQHandler+0x140>
 8003bb0:	68bb      	ldr	r3, [r7, #8]
 8003bb2:	f003 0308 	and.w	r3, r3, #8
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	d016      	beq.n	8003be8 <HAL_LTDC_IRQHandler+0x140>
  {
    /* Disable the register reload interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_RR);
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	f022 0208 	bic.w	r2, r2, #8
 8003bc8:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear the register reload flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_RR);
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	2208      	movs	r2, #8
 8003bd0:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_READY;
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	2201      	movs	r2, #1
 8003bd6:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	2200      	movs	r2, #0
 8003bde:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered reload Event callback */
    hltdc->ReloadEventCallback(hltdc);
#else
    /*Call Legacy Reload Event callback */
    HAL_LTDC_ReloadEventCallback(hltdc);
 8003be2:	6878      	ldr	r0, [r7, #4]
 8003be4:	f000 f818 	bl	8003c18 <HAL_LTDC_ReloadEventCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }
}
 8003be8:	bf00      	nop
 8003bea:	3710      	adds	r7, #16
 8003bec:	46bd      	mov	sp, r7
 8003bee:	bd80      	pop	{r7, pc}

08003bf0 <HAL_LTDC_ErrorCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_ErrorCallback(LTDC_HandleTypeDef *hltdc)
{
 8003bf0:	b480      	push	{r7}
 8003bf2:	b083      	sub	sp, #12
 8003bf4:	af00      	add	r7, sp, #0
 8003bf6:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_ErrorCallback could be implemented in the user file
   */
}
 8003bf8:	bf00      	nop
 8003bfa:	370c      	adds	r7, #12
 8003bfc:	46bd      	mov	sp, r7
 8003bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c02:	4770      	bx	lr

08003c04 <HAL_LTDC_LineEventCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_LineEventCallback(LTDC_HandleTypeDef *hltdc)
{
 8003c04:	b480      	push	{r7}
 8003c06:	b083      	sub	sp, #12
 8003c08:	af00      	add	r7, sp, #0
 8003c0a:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_LineEventCallback could be implemented in the user file
   */
}
 8003c0c:	bf00      	nop
 8003c0e:	370c      	adds	r7, #12
 8003c10:	46bd      	mov	sp, r7
 8003c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c16:	4770      	bx	lr

08003c18 <HAL_LTDC_ReloadEventCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_ReloadEventCallback(LTDC_HandleTypeDef *hltdc)
{
 8003c18:	b480      	push	{r7}
 8003c1a:	b083      	sub	sp, #12
 8003c1c:	af00      	add	r7, sp, #0
 8003c1e:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_ReloadEvenCallback could be implemented in the user file
   */
}
 8003c20:	bf00      	nop
 8003c22:	370c      	adds	r7, #12
 8003c24:	46bd      	mov	sp, r7
 8003c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c2a:	4770      	bx	lr

08003c2c <HAL_LTDC_ConfigLayer>:
  *                    This parameter can be one of the following values:
  *                    LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigLayer(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8003c2c:	b5b0      	push	{r4, r5, r7, lr}
 8003c2e:	b084      	sub	sp, #16
 8003c30:	af00      	add	r7, sp, #0
 8003c32:	60f8      	str	r0, [r7, #12]
 8003c34:	60b9      	str	r1, [r7, #8]
 8003c36:	607a      	str	r2, [r7, #4]
  assert_param(IS_LTDC_BLENDING_FACTOR2(pLayerCfg->BlendingFactor2));
  assert_param(IS_LTDC_CFBLL(pLayerCfg->ImageWidth));
  assert_param(IS_LTDC_CFBLNBR(pLayerCfg->ImageHeight));

  /* Process locked */
  __HAL_LOCK(hltdc);
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	f893 30a0 	ldrb.w	r3, [r3, #160]	; 0xa0
 8003c3e:	2b01      	cmp	r3, #1
 8003c40:	d101      	bne.n	8003c46 <HAL_LTDC_ConfigLayer+0x1a>
 8003c42:	2302      	movs	r3, #2
 8003c44:	e02c      	b.n	8003ca0 <HAL_LTDC_ConfigLayer+0x74>
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	2201      	movs	r2, #1
 8003c4a:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	2202      	movs	r2, #2
 8003c52:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Copy new layer configuration into handle structure */
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 8003c56:	68fa      	ldr	r2, [r7, #12]
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	2134      	movs	r1, #52	; 0x34
 8003c5c:	fb01 f303 	mul.w	r3, r1, r3
 8003c60:	4413      	add	r3, r2
 8003c62:	f103 0238 	add.w	r2, r3, #56	; 0x38
 8003c66:	68bb      	ldr	r3, [r7, #8]
 8003c68:	4614      	mov	r4, r2
 8003c6a:	461d      	mov	r5, r3
 8003c6c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003c6e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003c70:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003c72:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003c74:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003c76:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003c78:	682b      	ldr	r3, [r5, #0]
 8003c7a:	6023      	str	r3, [r4, #0]

  /* Configure the LTDC Layer */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 8003c7c:	687a      	ldr	r2, [r7, #4]
 8003c7e:	68b9      	ldr	r1, [r7, #8]
 8003c80:	68f8      	ldr	r0, [r7, #12]
 8003c82:	f000 f847 	bl	8003d14 <LTDC_SetConfig>

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	2201      	movs	r2, #1
 8003c8c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the LTDC state*/
  hltdc->State  = HAL_LTDC_STATE_READY;
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	2201      	movs	r2, #1
 8003c92:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 8003c96:	68fb      	ldr	r3, [r7, #12]
 8003c98:	2200      	movs	r2, #0
 8003c9a:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  return HAL_OK;
 8003c9e:	2300      	movs	r3, #0
}
 8003ca0:	4618      	mov	r0, r3
 8003ca2:	3710      	adds	r7, #16
 8003ca4:	46bd      	mov	sp, r7
 8003ca6:	bdb0      	pop	{r4, r5, r7, pc}

08003ca8 <HAL_LTDC_SetAddress>:
  *                   This parameter can be one of the following values:
  *                   LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1).
  * @retval  HAL status
  */
HAL_StatusTypeDef HAL_LTDC_SetAddress(LTDC_HandleTypeDef *hltdc, uint32_t Address, uint32_t LayerIdx)
{
 8003ca8:	b580      	push	{r7, lr}
 8003caa:	b086      	sub	sp, #24
 8003cac:	af00      	add	r7, sp, #0
 8003cae:	60f8      	str	r0, [r7, #12]
 8003cb0:	60b9      	str	r1, [r7, #8]
 8003cb2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_LTDC_LAYER(LayerIdx));

  /* Process locked */
  __HAL_LOCK(hltdc);
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	f893 30a0 	ldrb.w	r3, [r3, #160]	; 0xa0
 8003cba:	2b01      	cmp	r3, #1
 8003cbc:	d101      	bne.n	8003cc2 <HAL_LTDC_SetAddress+0x1a>
 8003cbe:	2302      	movs	r3, #2
 8003cc0:	e024      	b.n	8003d0c <HAL_LTDC_SetAddress+0x64>
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	2201      	movs	r2, #1
 8003cc6:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8003cca:	68fb      	ldr	r3, [r7, #12]
 8003ccc:	2202      	movs	r2, #2
 8003cce:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Get layer configuration from handle structure */
  pLayerCfg = &hltdc->LayerCfg[LayerIdx];
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	2234      	movs	r2, #52	; 0x34
 8003cd6:	fb02 f303 	mul.w	r3, r2, r3
 8003cda:	3338      	adds	r3, #56	; 0x38
 8003cdc:	68fa      	ldr	r2, [r7, #12]
 8003cde:	4413      	add	r3, r2
 8003ce0:	617b      	str	r3, [r7, #20]

  /* Reconfigure the Address */
  pLayerCfg->FBStartAdress = Address;
 8003ce2:	697b      	ldr	r3, [r7, #20]
 8003ce4:	68ba      	ldr	r2, [r7, #8]
 8003ce6:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set LTDC parameters */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 8003ce8:	687a      	ldr	r2, [r7, #4]
 8003cea:	6979      	ldr	r1, [r7, #20]
 8003cec:	68f8      	ldr	r0, [r7, #12]
 8003cee:	f000 f811 	bl	8003d14 <LTDC_SetConfig>

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	2201      	movs	r2, #1
 8003cf8:	625a      	str	r2, [r3, #36]	; 0x24

  /* Change the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	2201      	movs	r2, #1
 8003cfe:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	2200      	movs	r2, #0
 8003d06:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  return HAL_OK;
 8003d0a:	2300      	movs	r3, #0
}
 8003d0c:	4618      	mov	r0, r3
 8003d0e:	3718      	adds	r7, #24
 8003d10:	46bd      	mov	sp, r7
 8003d12:	bd80      	pop	{r7, pc}

08003d14 <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                   This parameter can be one of the following values: LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8003d14:	b480      	push	{r7}
 8003d16:	b089      	sub	sp, #36	; 0x24
 8003d18:	af00      	add	r7, sp, #0
 8003d1a:	60f8      	str	r0, [r7, #12]
 8003d1c:	60b9      	str	r1, [r7, #8]
 8003d1e:	607a      	str	r2, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 8003d20:	68bb      	ldr	r3, [r7, #8]
 8003d22:	685a      	ldr	r2, [r3, #4]
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	68db      	ldr	r3, [r3, #12]
 8003d2a:	0c1b      	lsrs	r3, r3, #16
 8003d2c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003d30:	4413      	add	r3, r2
 8003d32:	041b      	lsls	r3, r3, #16
 8003d34:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	461a      	mov	r2, r3
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	01db      	lsls	r3, r3, #7
 8003d40:	4413      	add	r3, r2
 8003d42:	3384      	adds	r3, #132	; 0x84
 8003d44:	685b      	ldr	r3, [r3, #4]
 8003d46:	68fa      	ldr	r2, [r7, #12]
 8003d48:	6812      	ldr	r2, [r2, #0]
 8003d4a:	4611      	mov	r1, r2
 8003d4c:	687a      	ldr	r2, [r7, #4]
 8003d4e:	01d2      	lsls	r2, r2, #7
 8003d50:	440a      	add	r2, r1
 8003d52:	3284      	adds	r2, #132	; 0x84
 8003d54:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 8003d58:	6053      	str	r3, [r2, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8003d5a:	68bb      	ldr	r3, [r7, #8]
 8003d5c:	681a      	ldr	r2, [r3, #0]
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	68db      	ldr	r3, [r3, #12]
 8003d64:	0c1b      	lsrs	r3, r3, #16
 8003d66:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003d6a:	4413      	add	r3, r2
 8003d6c:	1c5a      	adds	r2, r3, #1
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	4619      	mov	r1, r3
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	01db      	lsls	r3, r3, #7
 8003d78:	440b      	add	r3, r1
 8003d7a:	3384      	adds	r3, #132	; 0x84
 8003d7c:	4619      	mov	r1, r3
 8003d7e:	69fb      	ldr	r3, [r7, #28]
 8003d80:	4313      	orrs	r3, r2
 8003d82:	604b      	str	r3, [r1, #4]

  /* Configure the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 8003d84:	68bb      	ldr	r3, [r7, #8]
 8003d86:	68da      	ldr	r2, [r3, #12]
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	68db      	ldr	r3, [r3, #12]
 8003d8e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003d92:	4413      	add	r3, r2
 8003d94:	041b      	lsls	r3, r3, #16
 8003d96:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	461a      	mov	r2, r3
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	01db      	lsls	r3, r3, #7
 8003da2:	4413      	add	r3, r2
 8003da4:	3384      	adds	r3, #132	; 0x84
 8003da6:	689b      	ldr	r3, [r3, #8]
 8003da8:	68fa      	ldr	r2, [r7, #12]
 8003daa:	6812      	ldr	r2, [r2, #0]
 8003dac:	4611      	mov	r1, r2
 8003dae:	687a      	ldr	r2, [r7, #4]
 8003db0:	01d2      	lsls	r2, r2, #7
 8003db2:	440a      	add	r2, r1
 8003db4:	3284      	adds	r2, #132	; 0x84
 8003db6:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 8003dba:	6093      	str	r3, [r2, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 8003dbc:	68bb      	ldr	r3, [r7, #8]
 8003dbe:	689a      	ldr	r2, [r3, #8]
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	68db      	ldr	r3, [r3, #12]
 8003dc6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003dca:	4413      	add	r3, r2
 8003dcc:	1c5a      	adds	r2, r3, #1
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	4619      	mov	r1, r3
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	01db      	lsls	r3, r3, #7
 8003dd8:	440b      	add	r3, r1
 8003dda:	3384      	adds	r3, #132	; 0x84
 8003ddc:	4619      	mov	r1, r3
 8003dde:	69fb      	ldr	r3, [r7, #28]
 8003de0:	4313      	orrs	r3, r2
 8003de2:	608b      	str	r3, [r1, #8]

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	461a      	mov	r2, r3
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	01db      	lsls	r3, r3, #7
 8003dee:	4413      	add	r3, r2
 8003df0:	3384      	adds	r3, #132	; 0x84
 8003df2:	691b      	ldr	r3, [r3, #16]
 8003df4:	68fa      	ldr	r2, [r7, #12]
 8003df6:	6812      	ldr	r2, [r2, #0]
 8003df8:	4611      	mov	r1, r2
 8003dfa:	687a      	ldr	r2, [r7, #4]
 8003dfc:	01d2      	lsls	r2, r2, #7
 8003dfe:	440a      	add	r2, r1
 8003e00:	3284      	adds	r2, #132	; 0x84
 8003e02:	f023 0307 	bic.w	r3, r3, #7
 8003e06:	6113      	str	r3, [r2, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	461a      	mov	r2, r3
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	01db      	lsls	r3, r3, #7
 8003e12:	4413      	add	r3, r2
 8003e14:	3384      	adds	r3, #132	; 0x84
 8003e16:	461a      	mov	r2, r3
 8003e18:	68bb      	ldr	r3, [r7, #8]
 8003e1a:	691b      	ldr	r3, [r3, #16]
 8003e1c:	6113      	str	r3, [r2, #16]

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 8003e1e:	68bb      	ldr	r3, [r7, #8]
 8003e20:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8003e24:	021b      	lsls	r3, r3, #8
 8003e26:	61fb      	str	r3, [r7, #28]
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 8003e28:	68bb      	ldr	r3, [r7, #8]
 8003e2a:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8003e2e:	041b      	lsls	r3, r3, #16
 8003e30:	61bb      	str	r3, [r7, #24]
  tmp2 = (pLayerCfg->Alpha0 << 24U);
 8003e32:	68bb      	ldr	r3, [r7, #8]
 8003e34:	699b      	ldr	r3, [r3, #24]
 8003e36:	061b      	lsls	r3, r3, #24
 8003e38:	617b      	str	r3, [r7, #20]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR &= ~(LTDC_LxDCCR_DCBLUE | LTDC_LxDCCR_DCGREEN | LTDC_LxDCCR_DCRED | LTDC_LxDCCR_DCALPHA);
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	461a      	mov	r2, r3
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	01db      	lsls	r3, r3, #7
 8003e44:	4413      	add	r3, r2
 8003e46:	3384      	adds	r3, #132	; 0x84
 8003e48:	699b      	ldr	r3, [r3, #24]
 8003e4a:	68fb      	ldr	r3, [r7, #12]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	461a      	mov	r2, r3
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	01db      	lsls	r3, r3, #7
 8003e54:	4413      	add	r3, r2
 8003e56:	3384      	adds	r3, #132	; 0x84
 8003e58:	461a      	mov	r2, r3
 8003e5a:	2300      	movs	r3, #0
 8003e5c:	6193      	str	r3, [r2, #24]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR = (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2);
 8003e5e:	68bb      	ldr	r3, [r7, #8]
 8003e60:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8003e64:	461a      	mov	r2, r3
 8003e66:	69fb      	ldr	r3, [r7, #28]
 8003e68:	431a      	orrs	r2, r3
 8003e6a:	69bb      	ldr	r3, [r7, #24]
 8003e6c:	431a      	orrs	r2, r3
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	4619      	mov	r1, r3
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	01db      	lsls	r3, r3, #7
 8003e78:	440b      	add	r3, r1
 8003e7a:	3384      	adds	r3, #132	; 0x84
 8003e7c:	4619      	mov	r1, r3
 8003e7e:	697b      	ldr	r3, [r7, #20]
 8003e80:	4313      	orrs	r3, r2
 8003e82:	618b      	str	r3, [r1, #24]

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	461a      	mov	r2, r3
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	01db      	lsls	r3, r3, #7
 8003e8e:	4413      	add	r3, r2
 8003e90:	3384      	adds	r3, #132	; 0x84
 8003e92:	695b      	ldr	r3, [r3, #20]
 8003e94:	68fa      	ldr	r2, [r7, #12]
 8003e96:	6812      	ldr	r2, [r2, #0]
 8003e98:	4611      	mov	r1, r2
 8003e9a:	687a      	ldr	r2, [r7, #4]
 8003e9c:	01d2      	lsls	r2, r2, #7
 8003e9e:	440a      	add	r2, r1
 8003ea0:	3284      	adds	r2, #132	; 0x84
 8003ea2:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8003ea6:	6153      	str	r3, [r2, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	461a      	mov	r2, r3
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	01db      	lsls	r3, r3, #7
 8003eb2:	4413      	add	r3, r2
 8003eb4:	3384      	adds	r3, #132	; 0x84
 8003eb6:	461a      	mov	r2, r3
 8003eb8:	68bb      	ldr	r3, [r7, #8]
 8003eba:	695b      	ldr	r3, [r3, #20]
 8003ebc:	6153      	str	r3, [r2, #20]

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	461a      	mov	r2, r3
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	01db      	lsls	r3, r3, #7
 8003ec8:	4413      	add	r3, r2
 8003eca:	3384      	adds	r3, #132	; 0x84
 8003ecc:	69da      	ldr	r2, [r3, #28]
 8003ece:	68fb      	ldr	r3, [r7, #12]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	4619      	mov	r1, r3
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	01db      	lsls	r3, r3, #7
 8003ed8:	440b      	add	r3, r1
 8003eda:	3384      	adds	r3, #132	; 0x84
 8003edc:	4619      	mov	r1, r3
 8003ede:	4b58      	ldr	r3, [pc, #352]	; (8004040 <LTDC_SetConfig+0x32c>)
 8003ee0:	4013      	ands	r3, r2
 8003ee2:	61cb      	str	r3, [r1, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 8003ee4:	68bb      	ldr	r3, [r7, #8]
 8003ee6:	69da      	ldr	r2, [r3, #28]
 8003ee8:	68bb      	ldr	r3, [r7, #8]
 8003eea:	6a1b      	ldr	r3, [r3, #32]
 8003eec:	68f9      	ldr	r1, [r7, #12]
 8003eee:	6809      	ldr	r1, [r1, #0]
 8003ef0:	4608      	mov	r0, r1
 8003ef2:	6879      	ldr	r1, [r7, #4]
 8003ef4:	01c9      	lsls	r1, r1, #7
 8003ef6:	4401      	add	r1, r0
 8003ef8:	3184      	adds	r1, #132	; 0x84
 8003efa:	4313      	orrs	r3, r2
 8003efc:	61cb      	str	r3, [r1, #28]

  /* Configure the color frame buffer start address */
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR &= ~(LTDC_LxCFBAR_CFBADD);
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	461a      	mov	r2, r3
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	01db      	lsls	r3, r3, #7
 8003f08:	4413      	add	r3, r2
 8003f0a:	3384      	adds	r3, #132	; 0x84
 8003f0c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	461a      	mov	r2, r3
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	01db      	lsls	r3, r3, #7
 8003f18:	4413      	add	r3, r2
 8003f1a:	3384      	adds	r3, #132	; 0x84
 8003f1c:	461a      	mov	r2, r3
 8003f1e:	2300      	movs	r3, #0
 8003f20:	6293      	str	r3, [r2, #40]	; 0x28
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR = (pLayerCfg->FBStartAdress);
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	461a      	mov	r2, r3
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	01db      	lsls	r3, r3, #7
 8003f2c:	4413      	add	r3, r2
 8003f2e:	3384      	adds	r3, #132	; 0x84
 8003f30:	461a      	mov	r2, r3
 8003f32:	68bb      	ldr	r3, [r7, #8]
 8003f34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f36:	6293      	str	r3, [r2, #40]	; 0x28

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 8003f38:	68bb      	ldr	r3, [r7, #8]
 8003f3a:	691b      	ldr	r3, [r3, #16]
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	d102      	bne.n	8003f46 <LTDC_SetConfig+0x232>
  {
    tmp = 4U;
 8003f40:	2304      	movs	r3, #4
 8003f42:	61fb      	str	r3, [r7, #28]
 8003f44:	e01b      	b.n	8003f7e <LTDC_SetConfig+0x26a>
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 8003f46:	68bb      	ldr	r3, [r7, #8]
 8003f48:	691b      	ldr	r3, [r3, #16]
 8003f4a:	2b01      	cmp	r3, #1
 8003f4c:	d102      	bne.n	8003f54 <LTDC_SetConfig+0x240>
  {
    tmp = 3U;
 8003f4e:	2303      	movs	r3, #3
 8003f50:	61fb      	str	r3, [r7, #28]
 8003f52:	e014      	b.n	8003f7e <LTDC_SetConfig+0x26a>
  }
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 8003f54:	68bb      	ldr	r3, [r7, #8]
 8003f56:	691b      	ldr	r3, [r3, #16]
 8003f58:	2b04      	cmp	r3, #4
 8003f5a:	d00b      	beq.n	8003f74 <LTDC_SetConfig+0x260>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8003f5c:	68bb      	ldr	r3, [r7, #8]
 8003f5e:	691b      	ldr	r3, [r3, #16]
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 8003f60:	2b02      	cmp	r3, #2
 8003f62:	d007      	beq.n	8003f74 <LTDC_SetConfig+0x260>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 8003f64:	68bb      	ldr	r3, [r7, #8]
 8003f66:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8003f68:	2b03      	cmp	r3, #3
 8003f6a:	d003      	beq.n	8003f74 <LTDC_SetConfig+0x260>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_AL88))
 8003f6c:	68bb      	ldr	r3, [r7, #8]
 8003f6e:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 8003f70:	2b07      	cmp	r3, #7
 8003f72:	d102      	bne.n	8003f7a <LTDC_SetConfig+0x266>
  {
    tmp = 2U;
 8003f74:	2302      	movs	r3, #2
 8003f76:	61fb      	str	r3, [r7, #28]
 8003f78:	e001      	b.n	8003f7e <LTDC_SetConfig+0x26a>
  }
  else
  {
    tmp = 1U;
 8003f7a:	2301      	movs	r3, #1
 8003f7c:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	461a      	mov	r2, r3
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	01db      	lsls	r3, r3, #7
 8003f88:	4413      	add	r3, r2
 8003f8a:	3384      	adds	r3, #132	; 0x84
 8003f8c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f8e:	68fa      	ldr	r2, [r7, #12]
 8003f90:	6812      	ldr	r2, [r2, #0]
 8003f92:	4611      	mov	r1, r2
 8003f94:	687a      	ldr	r2, [r7, #4]
 8003f96:	01d2      	lsls	r2, r2, #7
 8003f98:	440a      	add	r2, r1
 8003f9a:	3284      	adds	r2, #132	; 0x84
 8003f9c:	f003 23e0 	and.w	r3, r3, #3758153728	; 0xe000e000
 8003fa0:	62d3      	str	r3, [r2, #44]	; 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3U));
 8003fa2:	68bb      	ldr	r3, [r7, #8]
 8003fa4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003fa6:	69fa      	ldr	r2, [r7, #28]
 8003fa8:	fb02 f303 	mul.w	r3, r2, r3
 8003fac:	041a      	lsls	r2, r3, #16
 8003fae:	68bb      	ldr	r3, [r7, #8]
 8003fb0:	6859      	ldr	r1, [r3, #4]
 8003fb2:	68bb      	ldr	r3, [r7, #8]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	1acb      	subs	r3, r1, r3
 8003fb8:	69f9      	ldr	r1, [r7, #28]
 8003fba:	fb01 f303 	mul.w	r3, r1, r3
 8003fbe:	3303      	adds	r3, #3
 8003fc0:	68f9      	ldr	r1, [r7, #12]
 8003fc2:	6809      	ldr	r1, [r1, #0]
 8003fc4:	4608      	mov	r0, r1
 8003fc6:	6879      	ldr	r1, [r7, #4]
 8003fc8:	01c9      	lsls	r1, r1, #7
 8003fca:	4401      	add	r1, r0
 8003fcc:	3184      	adds	r1, #132	; 0x84
 8003fce:	4313      	orrs	r3, r2
 8003fd0:	62cb      	str	r3, [r1, #44]	; 0x2c
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	461a      	mov	r2, r3
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	01db      	lsls	r3, r3, #7
 8003fdc:	4413      	add	r3, r2
 8003fde:	3384      	adds	r3, #132	; 0x84
 8003fe0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	4619      	mov	r1, r3
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	01db      	lsls	r3, r3, #7
 8003fec:	440b      	add	r3, r1
 8003fee:	3384      	adds	r3, #132	; 0x84
 8003ff0:	4619      	mov	r1, r3
 8003ff2:	4b14      	ldr	r3, [pc, #80]	; (8004044 <LTDC_SetConfig+0x330>)
 8003ff4:	4013      	ands	r3, r2
 8003ff6:	630b      	str	r3, [r1, #48]	; 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	461a      	mov	r2, r3
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	01db      	lsls	r3, r3, #7
 8004002:	4413      	add	r3, r2
 8004004:	3384      	adds	r3, #132	; 0x84
 8004006:	461a      	mov	r2, r3
 8004008:	68bb      	ldr	r3, [r7, #8]
 800400a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800400c:	6313      	str	r3, [r2, #48]	; 0x30

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	461a      	mov	r2, r3
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	01db      	lsls	r3, r3, #7
 8004018:	4413      	add	r3, r2
 800401a:	3384      	adds	r3, #132	; 0x84
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	68fa      	ldr	r2, [r7, #12]
 8004020:	6812      	ldr	r2, [r2, #0]
 8004022:	4611      	mov	r1, r2
 8004024:	687a      	ldr	r2, [r7, #4]
 8004026:	01d2      	lsls	r2, r2, #7
 8004028:	440a      	add	r2, r1
 800402a:	3284      	adds	r2, #132	; 0x84
 800402c:	f043 0301 	orr.w	r3, r3, #1
 8004030:	6013      	str	r3, [r2, #0]
}
 8004032:	bf00      	nop
 8004034:	3724      	adds	r7, #36	; 0x24
 8004036:	46bd      	mov	sp, r7
 8004038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800403c:	4770      	bx	lr
 800403e:	bf00      	nop
 8004040:	fffff8f8 	.word	0xfffff8f8
 8004044:	fffff800 	.word	0xfffff800

08004048 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8004048:	b480      	push	{r7}
 800404a:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800404c:	4b05      	ldr	r3, [pc, #20]	; (8004064 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	4a04      	ldr	r2, [pc, #16]	; (8004064 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8004052:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004056:	6013      	str	r3, [r2, #0]
}
 8004058:	bf00      	nop
 800405a:	46bd      	mov	sp, r7
 800405c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004060:	4770      	bx	lr
 8004062:	bf00      	nop
 8004064:	40007000 	.word	0x40007000

08004068 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8004068:	b580      	push	{r7, lr}
 800406a:	b082      	sub	sp, #8
 800406c:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 800406e:	2300      	movs	r3, #0
 8004070:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8004072:	4b23      	ldr	r3, [pc, #140]	; (8004100 <HAL_PWREx_EnableOverDrive+0x98>)
 8004074:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004076:	4a22      	ldr	r2, [pc, #136]	; (8004100 <HAL_PWREx_EnableOverDrive+0x98>)
 8004078:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800407c:	6413      	str	r3, [r2, #64]	; 0x40
 800407e:	4b20      	ldr	r3, [pc, #128]	; (8004100 <HAL_PWREx_EnableOverDrive+0x98>)
 8004080:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004082:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004086:	603b      	str	r3, [r7, #0]
 8004088:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800408a:	4b1e      	ldr	r3, [pc, #120]	; (8004104 <HAL_PWREx_EnableOverDrive+0x9c>)
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	4a1d      	ldr	r2, [pc, #116]	; (8004104 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004090:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004094:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004096:	f7fe fd73 	bl	8002b80 <HAL_GetTick>
 800409a:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800409c:	e009      	b.n	80040b2 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800409e:	f7fe fd6f 	bl	8002b80 <HAL_GetTick>
 80040a2:	4602      	mov	r2, r0
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	1ad3      	subs	r3, r2, r3
 80040a8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80040ac:	d901      	bls.n	80040b2 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 80040ae:	2303      	movs	r3, #3
 80040b0:	e022      	b.n	80040f8 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80040b2:	4b14      	ldr	r3, [pc, #80]	; (8004104 <HAL_PWREx_EnableOverDrive+0x9c>)
 80040b4:	685b      	ldr	r3, [r3, #4]
 80040b6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80040ba:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80040be:	d1ee      	bne.n	800409e <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 80040c0:	4b10      	ldr	r3, [pc, #64]	; (8004104 <HAL_PWREx_EnableOverDrive+0x9c>)
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	4a0f      	ldr	r2, [pc, #60]	; (8004104 <HAL_PWREx_EnableOverDrive+0x9c>)
 80040c6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80040ca:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80040cc:	f7fe fd58 	bl	8002b80 <HAL_GetTick>
 80040d0:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80040d2:	e009      	b.n	80040e8 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80040d4:	f7fe fd54 	bl	8002b80 <HAL_GetTick>
 80040d8:	4602      	mov	r2, r0
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	1ad3      	subs	r3, r2, r3
 80040de:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80040e2:	d901      	bls.n	80040e8 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 80040e4:	2303      	movs	r3, #3
 80040e6:	e007      	b.n	80040f8 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80040e8:	4b06      	ldr	r3, [pc, #24]	; (8004104 <HAL_PWREx_EnableOverDrive+0x9c>)
 80040ea:	685b      	ldr	r3, [r3, #4]
 80040ec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80040f0:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80040f4:	d1ee      	bne.n	80040d4 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 80040f6:	2300      	movs	r3, #0
}
 80040f8:	4618      	mov	r0, r3
 80040fa:	3708      	adds	r7, #8
 80040fc:	46bd      	mov	sp, r7
 80040fe:	bd80      	pop	{r7, pc}
 8004100:	40023800 	.word	0x40023800
 8004104:	40007000 	.word	0x40007000

08004108 <HAL_QSPI_Init>:
  *        in the QSPI_InitTypeDef and initialize the associated handle.
  * @param hqspi : QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Init(QSPI_HandleTypeDef *hqspi)
{
 8004108:	b580      	push	{r7, lr}
 800410a:	b086      	sub	sp, #24
 800410c:	af02      	add	r7, sp, #8
 800410e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8004110:	f7fe fd36 	bl	8002b80 <HAL_GetTick>
 8004114:	60f8      	str	r0, [r7, #12]

  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	2b00      	cmp	r3, #0
 800411a:	d101      	bne.n	8004120 <HAL_QSPI_Init+0x18>
  {
    return HAL_ERROR;
 800411c:	2301      	movs	r3, #1
 800411e:	e067      	b.n	80041f0 <HAL_QSPI_Init+0xe8>
  if (hqspi->Init.DualFlash != QSPI_DUALFLASH_ENABLE )
  {
    assert_param(IS_QSPI_FLASH_ID(hqspi->Init.FlashID));
  }

  if(hqspi->State == HAL_QSPI_STATE_RESET)
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004126:	b2db      	uxtb	r3, r3
 8004128:	2b00      	cmp	r3, #0
 800412a:	d10b      	bne.n	8004144 <HAL_QSPI_Init+0x3c>
  {
    /* Allocate lock resource and initialize it */
    hqspi->Lock = HAL_UNLOCKED;
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	2200      	movs	r2, #0
 8004130:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    hqspi->MspInitCallback(hqspi);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_QSPI_MspInit(hqspi);
 8004134:	6878      	ldr	r0, [r7, #4]
 8004136:	f7fd fda7 	bl	8001c88 <HAL_QSPI_MspInit>
#endif

    /* Configure the default timeout for the QSPI memory access */
    HAL_QSPI_SetTimeout(hqspi, HAL_QSPI_TIMEOUT_DEFAULT_VALUE);
 800413a:	f241 3188 	movw	r1, #5000	; 0x1388
 800413e:	6878      	ldr	r0, [r7, #4]
 8004140:	f000 fa94 	bl	800466c <HAL_QSPI_SetTimeout>
  }

  /* Configure QSPI FIFO Threshold */
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	f423 51f8 	bic.w	r1, r3, #7936	; 0x1f00
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	689b      	ldr	r3, [r3, #8]
 8004152:	3b01      	subs	r3, #1
 8004154:	021a      	lsls	r2, r3, #8
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	430a      	orrs	r2, r1
 800415c:	601a      	str	r2, [r3, #0]
             ((hqspi->Init.FifoThreshold - 1U) << QUADSPI_CR_FTHRES_Pos));

  /* Wait till BUSY flag reset */
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004162:	9300      	str	r3, [sp, #0]
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	2200      	movs	r2, #0
 8004168:	2120      	movs	r1, #32
 800416a:	6878      	ldr	r0, [r7, #4]
 800416c:	f000 fa8c 	bl	8004688 <QSPI_WaitFlagStateUntilTimeout>
 8004170:	4603      	mov	r3, r0
 8004172:	72fb      	strb	r3, [r7, #11]

  if(status == HAL_OK)
 8004174:	7afb      	ldrb	r3, [r7, #11]
 8004176:	2b00      	cmp	r3, #0
 8004178:	d135      	bne.n	80041e6 <HAL_QSPI_Init+0xde>
  {
    /* Configure QSPI Clock Prescaler and Sample Shift */
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM),
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	681a      	ldr	r2, [r3, #0]
 8004180:	4b1d      	ldr	r3, [pc, #116]	; (80041f8 <HAL_QSPI_Init+0xf0>)
 8004182:	4013      	ands	r3, r2
 8004184:	687a      	ldr	r2, [r7, #4]
 8004186:	6852      	ldr	r2, [r2, #4]
 8004188:	0611      	lsls	r1, r2, #24
 800418a:	687a      	ldr	r2, [r7, #4]
 800418c:	68d2      	ldr	r2, [r2, #12]
 800418e:	4311      	orrs	r1, r2
 8004190:	687a      	ldr	r2, [r7, #4]
 8004192:	69d2      	ldr	r2, [r2, #28]
 8004194:	4311      	orrs	r1, r2
 8004196:	687a      	ldr	r2, [r7, #4]
 8004198:	6a12      	ldr	r2, [r2, #32]
 800419a:	4311      	orrs	r1, r2
 800419c:	687a      	ldr	r2, [r7, #4]
 800419e:	6812      	ldr	r2, [r2, #0]
 80041a0:	430b      	orrs	r3, r1
 80041a2:	6013      	str	r3, [r2, #0]
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting  | hqspi->Init.FlashID | hqspi->Init.DualFlash));

    /* Configure QSPI Flash Size, CS High Time and Clock Mode */
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	685a      	ldr	r2, [r3, #4]
 80041aa:	4b14      	ldr	r3, [pc, #80]	; (80041fc <HAL_QSPI_Init+0xf4>)
 80041ac:	4013      	ands	r3, r2
 80041ae:	687a      	ldr	r2, [r7, #4]
 80041b0:	6912      	ldr	r2, [r2, #16]
 80041b2:	0411      	lsls	r1, r2, #16
 80041b4:	687a      	ldr	r2, [r7, #4]
 80041b6:	6952      	ldr	r2, [r2, #20]
 80041b8:	4311      	orrs	r1, r2
 80041ba:	687a      	ldr	r2, [r7, #4]
 80041bc:	6992      	ldr	r2, [r2, #24]
 80041be:	4311      	orrs	r1, r2
 80041c0:	687a      	ldr	r2, [r7, #4]
 80041c2:	6812      	ldr	r2, [r2, #0]
 80041c4:	430b      	orrs	r3, r1
 80041c6:	6053      	str	r3, [r2, #4]
               ((hqspi->Init.FlashSize << QUADSPI_DCR_FSIZE_Pos) |
                hqspi->Init.ChipSelectHighTime | hqspi->Init.ClockMode));

    /* Enable the QSPI peripheral */
    __HAL_QSPI_ENABLE(hqspi);
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	681a      	ldr	r2, [r3, #0]
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	f042 0201 	orr.w	r2, r2, #1
 80041d6:	601a      	str	r2, [r3, #0]

    /* Set QSPI error code to none */
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	2200      	movs	r2, #0
 80041dc:	645a      	str	r2, [r3, #68]	; 0x44

    /* Initialize the QSPI state */
    hqspi->State = HAL_QSPI_STATE_READY;
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	2201      	movs	r2, #1
 80041e2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  }

  /* Release Lock */
  __HAL_UNLOCK(hqspi);
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	2200      	movs	r2, #0
 80041ea:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Return function status */
  return status;
 80041ee:	7afb      	ldrb	r3, [r7, #11]
}
 80041f0:	4618      	mov	r0, r3
 80041f2:	3710      	adds	r7, #16
 80041f4:	46bd      	mov	sp, r7
 80041f6:	bd80      	pop	{r7, pc}
 80041f8:	00ffff2f 	.word	0x00ffff2f
 80041fc:	ffe0f8fe 	.word	0xffe0f8fe

08004200 <HAL_QSPI_Command>:
  * @param Timeout : Timeout duration
  * @note   This function is used only in Indirect Read or Write Modes
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Command(QSPI_HandleTypeDef *hqspi, QSPI_CommandTypeDef *cmd, uint32_t Timeout)
{
 8004200:	b580      	push	{r7, lr}
 8004202:	b088      	sub	sp, #32
 8004204:	af02      	add	r7, sp, #8
 8004206:	60f8      	str	r0, [r7, #12]
 8004208:	60b9      	str	r1, [r7, #8]
 800420a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 800420c:	f7fe fcb8 	bl	8002b80 <HAL_GetTick>
 8004210:	6138      	str	r0, [r7, #16]
  assert_param(IS_QSPI_DDR_MODE(cmd->DdrMode));
  assert_param(IS_QSPI_DDR_HHC(cmd->DdrHoldHalfCycle));
  assert_param(IS_QSPI_SIOO_MODE(cmd->SIOOMode));

  /* Process locked */
  __HAL_LOCK(hqspi);
 8004212:	68fb      	ldr	r3, [r7, #12]
 8004214:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004218:	b2db      	uxtb	r3, r3
 800421a:	2b01      	cmp	r3, #1
 800421c:	d101      	bne.n	8004222 <HAL_QSPI_Command+0x22>
 800421e:	2302      	movs	r3, #2
 8004220:	e048      	b.n	80042b4 <HAL_QSPI_Command+0xb4>
 8004222:	68fb      	ldr	r3, [r7, #12]
 8004224:	2201      	movs	r2, #1
 8004226:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if(hqspi->State == HAL_QSPI_STATE_READY)
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004230:	b2db      	uxtb	r3, r3
 8004232:	2b01      	cmp	r3, #1
 8004234:	d137      	bne.n	80042a6 <HAL_QSPI_Command+0xa6>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	2200      	movs	r2, #0
 800423a:	645a      	str	r2, [r3, #68]	; 0x44

    /* Update QSPI state */
    hqspi->State = HAL_QSPI_STATE_BUSY;
 800423c:	68fb      	ldr	r3, [r7, #12]
 800423e:	2202      	movs	r2, #2
 8004240:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Wait till BUSY flag reset */
    status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, Timeout);
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	9300      	str	r3, [sp, #0]
 8004248:	693b      	ldr	r3, [r7, #16]
 800424a:	2200      	movs	r2, #0
 800424c:	2120      	movs	r1, #32
 800424e:	68f8      	ldr	r0, [r7, #12]
 8004250:	f000 fa1a 	bl	8004688 <QSPI_WaitFlagStateUntilTimeout>
 8004254:	4603      	mov	r3, r0
 8004256:	75fb      	strb	r3, [r7, #23]

    if (status == HAL_OK)
 8004258:	7dfb      	ldrb	r3, [r7, #23]
 800425a:	2b00      	cmp	r3, #0
 800425c:	d125      	bne.n	80042aa <HAL_QSPI_Command+0xaa>
    {
      /* Call the configuration function */
      QSPI_Config(hqspi, cmd, QSPI_FUNCTIONAL_MODE_INDIRECT_WRITE);
 800425e:	2200      	movs	r2, #0
 8004260:	68b9      	ldr	r1, [r7, #8]
 8004262:	68f8      	ldr	r0, [r7, #12]
 8004264:	f000 fa47 	bl	80046f6 <QSPI_Config>

      if (cmd->DataMode == QSPI_DATA_NONE)
 8004268:	68bb      	ldr	r3, [r7, #8]
 800426a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800426c:	2b00      	cmp	r3, #0
 800426e:	d115      	bne.n	800429c <HAL_QSPI_Command+0x9c>
      {
        /* When there is no data phase, the transfer start as soon as the configuration is done
        so wait until TC flag is set to go back in idle state */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_TC, SET, tickstart, Timeout);
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	9300      	str	r3, [sp, #0]
 8004274:	693b      	ldr	r3, [r7, #16]
 8004276:	2201      	movs	r2, #1
 8004278:	2102      	movs	r1, #2
 800427a:	68f8      	ldr	r0, [r7, #12]
 800427c:	f000 fa04 	bl	8004688 <QSPI_WaitFlagStateUntilTimeout>
 8004280:	4603      	mov	r3, r0
 8004282:	75fb      	strb	r3, [r7, #23]

        if (status == HAL_OK)
 8004284:	7dfb      	ldrb	r3, [r7, #23]
 8004286:	2b00      	cmp	r3, #0
 8004288:	d10f      	bne.n	80042aa <HAL_QSPI_Command+0xaa>
        {
          __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	2202      	movs	r2, #2
 8004290:	60da      	str	r2, [r3, #12]

          /* Update QSPI state */
          hqspi->State = HAL_QSPI_STATE_READY;
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	2201      	movs	r2, #1
 8004296:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800429a:	e006      	b.n	80042aa <HAL_QSPI_Command+0xaa>
        }
      }
      else
      {
        /* Update QSPI state */
        hqspi->State = HAL_QSPI_STATE_READY;
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	2201      	movs	r2, #1
 80042a0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80042a4:	e001      	b.n	80042aa <HAL_QSPI_Command+0xaa>
      }
    }
  }
  else
  {
    status = HAL_BUSY;
 80042a6:	2302      	movs	r3, #2
 80042a8:	75fb      	strb	r3, [r7, #23]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 80042aa:	68fb      	ldr	r3, [r7, #12]
 80042ac:	2200      	movs	r2, #0
 80042ae:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Return function status */
  return status;
 80042b2:	7dfb      	ldrb	r3, [r7, #23]
}
 80042b4:	4618      	mov	r0, r3
 80042b6:	3718      	adds	r7, #24
 80042b8:	46bd      	mov	sp, r7
 80042ba:	bd80      	pop	{r7, pc}

080042bc <HAL_QSPI_Transmit>:
  * @param Timeout : Timeout duration
  * @note   This function is used only in Indirect Write Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Transmit(QSPI_HandleTypeDef *hqspi, uint8_t *pData, uint32_t Timeout)
{
 80042bc:	b580      	push	{r7, lr}
 80042be:	b08a      	sub	sp, #40	; 0x28
 80042c0:	af02      	add	r7, sp, #8
 80042c2:	60f8      	str	r0, [r7, #12]
 80042c4:	60b9      	str	r1, [r7, #8]
 80042c6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80042c8:	2300      	movs	r3, #0
 80042ca:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart = HAL_GetTick();
 80042cc:	f7fe fc58 	bl	8002b80 <HAL_GetTick>
 80042d0:	61b8      	str	r0, [r7, #24]
  __IO uint32_t *data_reg = &hqspi->Instance->DR;
 80042d2:	68fb      	ldr	r3, [r7, #12]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	3320      	adds	r3, #32
 80042d8:	617b      	str	r3, [r7, #20]

  /* Process locked */
  __HAL_LOCK(hqspi);
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80042e0:	b2db      	uxtb	r3, r3
 80042e2:	2b01      	cmp	r3, #1
 80042e4:	d101      	bne.n	80042ea <HAL_QSPI_Transmit+0x2e>
 80042e6:	2302      	movs	r3, #2
 80042e8:	e076      	b.n	80043d8 <HAL_QSPI_Transmit+0x11c>
 80042ea:	68fb      	ldr	r3, [r7, #12]
 80042ec:	2201      	movs	r2, #1
 80042ee:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if(hqspi->State == HAL_QSPI_STATE_READY)
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80042f8:	b2db      	uxtb	r3, r3
 80042fa:	2b01      	cmp	r3, #1
 80042fc:	d165      	bne.n	80043ca <HAL_QSPI_Transmit+0x10e>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	2200      	movs	r2, #0
 8004302:	645a      	str	r2, [r3, #68]	; 0x44

    if(pData != NULL )
 8004304:	68bb      	ldr	r3, [r7, #8]
 8004306:	2b00      	cmp	r3, #0
 8004308:	d056      	beq.n	80043b8 <HAL_QSPI_Transmit+0xfc>
    {
      /* Update state */
      hqspi->State = HAL_QSPI_STATE_BUSY_INDIRECT_TX;
 800430a:	68fb      	ldr	r3, [r7, #12]
 800430c:	2212      	movs	r2, #18
 800430e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Configure counters and size of the handle */
      hqspi->TxXferCount = READ_REG(hqspi->Instance->DLR) + 1U;
 8004312:	68fb      	ldr	r3, [r7, #12]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	691b      	ldr	r3, [r3, #16]
 8004318:	1c5a      	adds	r2, r3, #1
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	62da      	str	r2, [r3, #44]	; 0x2c
      hqspi->TxXferSize = READ_REG(hqspi->Instance->DLR) + 1U;
 800431e:	68fb      	ldr	r3, [r7, #12]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	691b      	ldr	r3, [r3, #16]
 8004324:	1c5a      	adds	r2, r3, #1
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	629a      	str	r2, [r3, #40]	; 0x28
      hqspi->pTxBuffPtr = pData;
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	68ba      	ldr	r2, [r7, #8]
 800432e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Configure QSPI: CCR register with functional as indirect write */
      MODIFY_REG(hqspi->Instance->CCR, QUADSPI_CCR_FMODE, QSPI_FUNCTIONAL_MODE_INDIRECT_WRITE);
 8004330:	68fb      	ldr	r3, [r7, #12]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	695a      	ldr	r2, [r3, #20]
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	f022 6240 	bic.w	r2, r2, #201326592	; 0xc000000
 800433e:	615a      	str	r2, [r3, #20]

      while(hqspi->TxXferCount > 0U)
 8004340:	e01b      	b.n	800437a <HAL_QSPI_Transmit+0xbe>
      {
        /* Wait until FT flag is set to send data */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_FT, SET, tickstart, Timeout);
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	9300      	str	r3, [sp, #0]
 8004346:	69bb      	ldr	r3, [r7, #24]
 8004348:	2201      	movs	r2, #1
 800434a:	2104      	movs	r1, #4
 800434c:	68f8      	ldr	r0, [r7, #12]
 800434e:	f000 f99b 	bl	8004688 <QSPI_WaitFlagStateUntilTimeout>
 8004352:	4603      	mov	r3, r0
 8004354:	77fb      	strb	r3, [r7, #31]

        if (status != HAL_OK)
 8004356:	7ffb      	ldrb	r3, [r7, #31]
 8004358:	2b00      	cmp	r3, #0
 800435a:	d113      	bne.n	8004384 <HAL_QSPI_Transmit+0xc8>
        {
          break;
        }

        *((__IO uint8_t *)data_reg) = *hqspi->pTxBuffPtr;
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004360:	781a      	ldrb	r2, [r3, #0]
 8004362:	697b      	ldr	r3, [r7, #20]
 8004364:	701a      	strb	r2, [r3, #0]
        hqspi->pTxBuffPtr++;
 8004366:	68fb      	ldr	r3, [r7, #12]
 8004368:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800436a:	1c5a      	adds	r2, r3, #1
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	625a      	str	r2, [r3, #36]	; 0x24
        hqspi->TxXferCount--;
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004374:	1e5a      	subs	r2, r3, #1
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	62da      	str	r2, [r3, #44]	; 0x2c
      while(hqspi->TxXferCount > 0U)
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800437e:	2b00      	cmp	r3, #0
 8004380:	d1df      	bne.n	8004342 <HAL_QSPI_Transmit+0x86>
 8004382:	e000      	b.n	8004386 <HAL_QSPI_Transmit+0xca>
          break;
 8004384:	bf00      	nop
      }

      if (status == HAL_OK)
 8004386:	7ffb      	ldrb	r3, [r7, #31]
 8004388:	2b00      	cmp	r3, #0
 800438a:	d110      	bne.n	80043ae <HAL_QSPI_Transmit+0xf2>
      {
        /* Wait until TC flag is set to go back in idle state */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_TC, SET, tickstart, Timeout);
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	9300      	str	r3, [sp, #0]
 8004390:	69bb      	ldr	r3, [r7, #24]
 8004392:	2201      	movs	r2, #1
 8004394:	2102      	movs	r1, #2
 8004396:	68f8      	ldr	r0, [r7, #12]
 8004398:	f000 f976 	bl	8004688 <QSPI_WaitFlagStateUntilTimeout>
 800439c:	4603      	mov	r3, r0
 800439e:	77fb      	strb	r3, [r7, #31]

        if (status == HAL_OK)
 80043a0:	7ffb      	ldrb	r3, [r7, #31]
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	d103      	bne.n	80043ae <HAL_QSPI_Transmit+0xf2>
        {
          /* Clear Transfer Complete bit */
          __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 80043a6:	68fb      	ldr	r3, [r7, #12]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	2202      	movs	r2, #2
 80043ac:	60da      	str	r2, [r3, #12]
#endif
        }
      }

      /* Update QSPI state */
      hqspi->State = HAL_QSPI_STATE_READY;
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	2201      	movs	r2, #1
 80043b2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80043b6:	e00a      	b.n	80043ce <HAL_QSPI_Transmit+0x112>
    }
    else
    {
      hqspi->ErrorCode |= HAL_QSPI_ERROR_INVALID_PARAM;
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80043bc:	f043 0208 	orr.w	r2, r3, #8
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	645a      	str	r2, [r3, #68]	; 0x44
      status = HAL_ERROR;
 80043c4:	2301      	movs	r3, #1
 80043c6:	77fb      	strb	r3, [r7, #31]
 80043c8:	e001      	b.n	80043ce <HAL_QSPI_Transmit+0x112>
    }
  }
  else
  {
    status = HAL_BUSY;
 80043ca:	2302      	movs	r3, #2
 80043cc:	77fb      	strb	r3, [r7, #31]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 80043ce:	68fb      	ldr	r3, [r7, #12]
 80043d0:	2200      	movs	r2, #0
 80043d2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return status;
 80043d6:	7ffb      	ldrb	r3, [r7, #31]
}
 80043d8:	4618      	mov	r0, r3
 80043da:	3720      	adds	r7, #32
 80043dc:	46bd      	mov	sp, r7
 80043de:	bd80      	pop	{r7, pc}

080043e0 <HAL_QSPI_AutoPolling>:
  * @param  Timeout : Timeout duration
  * @note   This function is used only in Automatic Polling Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_AutoPolling(QSPI_HandleTypeDef *hqspi, QSPI_CommandTypeDef *cmd, QSPI_AutoPollingTypeDef *cfg, uint32_t Timeout)
{
 80043e0:	b580      	push	{r7, lr}
 80043e2:	b088      	sub	sp, #32
 80043e4:	af02      	add	r7, sp, #8
 80043e6:	60f8      	str	r0, [r7, #12]
 80043e8:	60b9      	str	r1, [r7, #8]
 80043ea:	607a      	str	r2, [r7, #4]
 80043ec:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 80043ee:	f7fe fbc7 	bl	8002b80 <HAL_GetTick>
 80043f2:	6138      	str	r0, [r7, #16]
  assert_param(IS_QSPI_INTERVAL(cfg->Interval));
  assert_param(IS_QSPI_STATUS_BYTES_SIZE(cfg->StatusBytesSize));
  assert_param(IS_QSPI_MATCH_MODE(cfg->MatchMode));

  /* Process locked */
  __HAL_LOCK(hqspi);
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80043fa:	b2db      	uxtb	r3, r3
 80043fc:	2b01      	cmp	r3, #1
 80043fe:	d101      	bne.n	8004404 <HAL_QSPI_AutoPolling+0x24>
 8004400:	2302      	movs	r3, #2
 8004402:	e060      	b.n	80044c6 <HAL_QSPI_AutoPolling+0xe6>
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	2201      	movs	r2, #1
 8004408:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if(hqspi->State == HAL_QSPI_STATE_READY)
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004412:	b2db      	uxtb	r3, r3
 8004414:	2b01      	cmp	r3, #1
 8004416:	d14f      	bne.n	80044b8 <HAL_QSPI_AutoPolling+0xd8>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	2200      	movs	r2, #0
 800441c:	645a      	str	r2, [r3, #68]	; 0x44

    /* Update state */
    hqspi->State = HAL_QSPI_STATE_BUSY_AUTO_POLLING;
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	2242      	movs	r2, #66	; 0x42
 8004422:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Wait till BUSY flag reset */
    status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, Timeout);
 8004426:	683b      	ldr	r3, [r7, #0]
 8004428:	9300      	str	r3, [sp, #0]
 800442a:	693b      	ldr	r3, [r7, #16]
 800442c:	2200      	movs	r2, #0
 800442e:	2120      	movs	r1, #32
 8004430:	68f8      	ldr	r0, [r7, #12]
 8004432:	f000 f929 	bl	8004688 <QSPI_WaitFlagStateUntilTimeout>
 8004436:	4603      	mov	r3, r0
 8004438:	75fb      	strb	r3, [r7, #23]

    if (status == HAL_OK)
 800443a:	7dfb      	ldrb	r3, [r7, #23]
 800443c:	2b00      	cmp	r3, #0
 800443e:	d13d      	bne.n	80044bc <HAL_QSPI_AutoPolling+0xdc>
    {
      /* Configure QSPI: PSMAR register with the status match value */
      WRITE_REG(hqspi->Instance->PSMAR, cfg->Match);
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	687a      	ldr	r2, [r7, #4]
 8004446:	6812      	ldr	r2, [r2, #0]
 8004448:	629a      	str	r2, [r3, #40]	; 0x28

      /* Configure QSPI: PSMKR register with the status mask value */
      WRITE_REG(hqspi->Instance->PSMKR, cfg->Mask);
 800444a:	68fb      	ldr	r3, [r7, #12]
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	687a      	ldr	r2, [r7, #4]
 8004450:	6852      	ldr	r2, [r2, #4]
 8004452:	625a      	str	r2, [r3, #36]	; 0x24

      /* Configure QSPI: PIR register with the interval value */
      WRITE_REG(hqspi->Instance->PIR, cfg->Interval);
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	687a      	ldr	r2, [r7, #4]
 800445a:	6892      	ldr	r2, [r2, #8]
 800445c:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Configure QSPI: CR register with Match mode and Automatic stop enabled
      (otherwise there will be an infinite loop in blocking mode) */
      MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PMM | QUADSPI_CR_APMS),
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	691b      	ldr	r3, [r3, #16]
 800446c:	431a      	orrs	r2, r3
 800446e:	68fb      	ldr	r3, [r7, #12]
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 8004476:	601a      	str	r2, [r3, #0]
               (cfg->MatchMode | QSPI_AUTOMATIC_STOP_ENABLE));

      /* Call the configuration function */
      cmd->NbData = cfg->StatusBytesSize;
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	68da      	ldr	r2, [r3, #12]
 800447c:	68bb      	ldr	r3, [r7, #8]
 800447e:	629a      	str	r2, [r3, #40]	; 0x28
      QSPI_Config(hqspi, cmd, QSPI_FUNCTIONAL_MODE_AUTO_POLLING);
 8004480:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8004484:	68b9      	ldr	r1, [r7, #8]
 8004486:	68f8      	ldr	r0, [r7, #12]
 8004488:	f000 f935 	bl	80046f6 <QSPI_Config>

      /* Wait until SM flag is set to go back in idle state */
      status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_SM, SET, tickstart, Timeout);
 800448c:	683b      	ldr	r3, [r7, #0]
 800448e:	9300      	str	r3, [sp, #0]
 8004490:	693b      	ldr	r3, [r7, #16]
 8004492:	2201      	movs	r2, #1
 8004494:	2108      	movs	r1, #8
 8004496:	68f8      	ldr	r0, [r7, #12]
 8004498:	f000 f8f6 	bl	8004688 <QSPI_WaitFlagStateUntilTimeout>
 800449c:	4603      	mov	r3, r0
 800449e:	75fb      	strb	r3, [r7, #23]

      if (status == HAL_OK)
 80044a0:	7dfb      	ldrb	r3, [r7, #23]
 80044a2:	2b00      	cmp	r3, #0
 80044a4:	d10a      	bne.n	80044bc <HAL_QSPI_AutoPolling+0xdc>
      {
        __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_SM);
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	2208      	movs	r2, #8
 80044ac:	60da      	str	r2, [r3, #12]

        /* Update state */
        hqspi->State = HAL_QSPI_STATE_READY;
 80044ae:	68fb      	ldr	r3, [r7, #12]
 80044b0:	2201      	movs	r2, #1
 80044b2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80044b6:	e001      	b.n	80044bc <HAL_QSPI_AutoPolling+0xdc>
      }
    }
  }
  else
  {
    status = HAL_BUSY;
 80044b8:	2302      	movs	r3, #2
 80044ba:	75fb      	strb	r3, [r7, #23]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	2200      	movs	r2, #0
 80044c0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Return function status */
  return status;
 80044c4:	7dfb      	ldrb	r3, [r7, #23]
}
 80044c6:	4618      	mov	r0, r3
 80044c8:	3718      	adds	r7, #24
 80044ca:	46bd      	mov	sp, r7
 80044cc:	bd80      	pop	{r7, pc}

080044ce <HAL_QSPI_MemoryMapped>:
  * @param  cfg : structure that contains the memory mapped configuration information.
  * @note   This function is used only in Memory mapped Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_MemoryMapped(QSPI_HandleTypeDef *hqspi, QSPI_CommandTypeDef *cmd, QSPI_MemoryMappedTypeDef *cfg)
{
 80044ce:	b580      	push	{r7, lr}
 80044d0:	b088      	sub	sp, #32
 80044d2:	af02      	add	r7, sp, #8
 80044d4:	60f8      	str	r0, [r7, #12]
 80044d6:	60b9      	str	r1, [r7, #8]
 80044d8:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 80044da:	f7fe fb51 	bl	8002b80 <HAL_GetTick>
 80044de:	6138      	str	r0, [r7, #16]
  assert_param(IS_QSPI_SIOO_MODE(cmd->SIOOMode));

  assert_param(IS_QSPI_TIMEOUT_ACTIVATION(cfg->TimeOutActivation));

  /* Process locked */
  __HAL_LOCK(hqspi);
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80044e6:	b2db      	uxtb	r3, r3
 80044e8:	2b01      	cmp	r3, #1
 80044ea:	d101      	bne.n	80044f0 <HAL_QSPI_MemoryMapped+0x22>
 80044ec:	2302      	movs	r3, #2
 80044ee:	e04c      	b.n	800458a <HAL_QSPI_MemoryMapped+0xbc>
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	2201      	movs	r2, #1
 80044f4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if(hqspi->State == HAL_QSPI_STATE_READY)
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80044fe:	b2db      	uxtb	r3, r3
 8004500:	2b01      	cmp	r3, #1
 8004502:	d13b      	bne.n	800457c <HAL_QSPI_MemoryMapped+0xae>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	2200      	movs	r2, #0
 8004508:	645a      	str	r2, [r3, #68]	; 0x44

    /* Update state */
    hqspi->State = HAL_QSPI_STATE_BUSY_MEM_MAPPED;
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	2282      	movs	r2, #130	; 0x82
 800450e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Wait till BUSY flag reset */
    status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004516:	9300      	str	r3, [sp, #0]
 8004518:	693b      	ldr	r3, [r7, #16]
 800451a:	2200      	movs	r2, #0
 800451c:	2120      	movs	r1, #32
 800451e:	68f8      	ldr	r0, [r7, #12]
 8004520:	f000 f8b2 	bl	8004688 <QSPI_WaitFlagStateUntilTimeout>
 8004524:	4603      	mov	r3, r0
 8004526:	75fb      	strb	r3, [r7, #23]

    if (status == HAL_OK)
 8004528:	7dfb      	ldrb	r3, [r7, #23]
 800452a:	2b00      	cmp	r3, #0
 800452c:	d128      	bne.n	8004580 <HAL_QSPI_MemoryMapped+0xb2>
    {
      /* Configure QSPI: CR register with timeout counter enable */
    MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_TCEN, cfg->TimeOutActivation);
 800452e:	68fb      	ldr	r3, [r7, #12]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	f023 0108 	bic.w	r1, r3, #8
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	685a      	ldr	r2, [r3, #4]
 800453c:	68fb      	ldr	r3, [r7, #12]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	430a      	orrs	r2, r1
 8004542:	601a      	str	r2, [r3, #0]

    if (cfg->TimeOutActivation == QSPI_TIMEOUT_COUNTER_ENABLE)
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	685b      	ldr	r3, [r3, #4]
 8004548:	2b08      	cmp	r3, #8
 800454a:	d110      	bne.n	800456e <HAL_QSPI_MemoryMapped+0xa0>
      {
        assert_param(IS_QSPI_TIMEOUT_PERIOD(cfg->TimeOutPeriod));

        /* Configure QSPI: LPTR register with the low-power timeout value */
        WRITE_REG(hqspi->Instance->LPTR, cfg->TimeOutPeriod);
 800454c:	68fb      	ldr	r3, [r7, #12]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	687a      	ldr	r2, [r7, #4]
 8004552:	6812      	ldr	r2, [r2, #0]
 8004554:	631a      	str	r2, [r3, #48]	; 0x30

        /* Clear interrupt */
        __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TO);
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	2210      	movs	r2, #16
 800455c:	60da      	str	r2, [r3, #12]

        /* Enable the QSPI TimeOut Interrupt */
        __HAL_QSPI_ENABLE_IT(hqspi, QSPI_IT_TO);
 800455e:	68fb      	ldr	r3, [r7, #12]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	681a      	ldr	r2, [r3, #0]
 8004564:	68fb      	ldr	r3, [r7, #12]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800456c:	601a      	str	r2, [r3, #0]
      }

      /* Call the configuration function */
      QSPI_Config(hqspi, cmd, QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED);
 800456e:	f04f 6240 	mov.w	r2, #201326592	; 0xc000000
 8004572:	68b9      	ldr	r1, [r7, #8]
 8004574:	68f8      	ldr	r0, [r7, #12]
 8004576:	f000 f8be 	bl	80046f6 <QSPI_Config>
 800457a:	e001      	b.n	8004580 <HAL_QSPI_MemoryMapped+0xb2>
    }
  }
  else
  {
    status = HAL_BUSY;
 800457c:	2302      	movs	r3, #2
 800457e:	75fb      	strb	r3, [r7, #23]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	2200      	movs	r2, #0
 8004584:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Return function status */
  return status;
 8004588:	7dfb      	ldrb	r3, [r7, #23]
}
 800458a:	4618      	mov	r0, r3
 800458c:	3718      	adds	r7, #24
 800458e:	46bd      	mov	sp, r7
 8004590:	bd80      	pop	{r7, pc}

08004592 <HAL_QSPI_Abort>:
* @brief  Abort the current transmission.
* @param  hqspi : QSPI handle
* @retval HAL status
*/
HAL_StatusTypeDef HAL_QSPI_Abort(QSPI_HandleTypeDef *hqspi)
{
 8004592:	b580      	push	{r7, lr}
 8004594:	b086      	sub	sp, #24
 8004596:	af02      	add	r7, sp, #8
 8004598:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800459a:	2300      	movs	r3, #0
 800459c:	73fb      	strb	r3, [r7, #15]
  uint32_t tickstart = HAL_GetTick();
 800459e:	f7fe faef 	bl	8002b80 <HAL_GetTick>
 80045a2:	60b8      	str	r0, [r7, #8]

  /* Check if the state is in one of the busy states */
  if (((uint32_t)hqspi->State & 0x2U) != 0U)
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80045aa:	b2db      	uxtb	r3, r3
 80045ac:	f003 0302 	and.w	r3, r3, #2
 80045b0:	2b00      	cmp	r3, #0
 80045b2:	d056      	beq.n	8004662 <HAL_QSPI_Abort+0xd0>
  {
    /* Process unlocked */
    __HAL_UNLOCK(hqspi);
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	2200      	movs	r2, #0
 80045b8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    if ((hqspi->Instance->CR & QUADSPI_CR_DMAEN) != 0U)
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	f003 0304 	and.w	r3, r3, #4
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	d017      	beq.n	80045fa <HAL_QSPI_Abort+0x68>
    {
      /* Disable the DMA transfer by clearing the DMAEN bit in the QSPI CR register */
      CLEAR_BIT(hqspi->Instance->CR, QUADSPI_CR_DMAEN);
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	681a      	ldr	r2, [r3, #0]
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	f022 0204 	bic.w	r2, r2, #4
 80045d8:	601a      	str	r2, [r3, #0]

      /* Abort DMA channel */
      status = HAL_DMA_Abort(hqspi->hdma);
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80045de:	4618      	mov	r0, r3
 80045e0:	f7fe fc12 	bl	8002e08 <HAL_DMA_Abort>
 80045e4:	4603      	mov	r3, r0
 80045e6:	73fb      	strb	r3, [r7, #15]
      if(status != HAL_OK)
 80045e8:	7bfb      	ldrb	r3, [r7, #15]
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	d005      	beq.n	80045fa <HAL_QSPI_Abort+0x68>
      {
        hqspi->ErrorCode |= HAL_QSPI_ERROR_DMA;
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80045f2:	f043 0204 	orr.w	r2, r3, #4
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }

    /* Configure QSPI: CR register with Abort request */
    SET_BIT(hqspi->Instance->CR, QUADSPI_CR_ABORT);
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	681a      	ldr	r2, [r3, #0]
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	f042 0202 	orr.w	r2, r2, #2
 8004608:	601a      	str	r2, [r3, #0]

    /* Wait until TC flag is set to go back in idle state */
    status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_TC, SET, tickstart, hqspi->Timeout);
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800460e:	9300      	str	r3, [sp, #0]
 8004610:	68bb      	ldr	r3, [r7, #8]
 8004612:	2201      	movs	r2, #1
 8004614:	2102      	movs	r1, #2
 8004616:	6878      	ldr	r0, [r7, #4]
 8004618:	f000 f836 	bl	8004688 <QSPI_WaitFlagStateUntilTimeout>
 800461c:	4603      	mov	r3, r0
 800461e:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 8004620:	7bfb      	ldrb	r3, [r7, #15]
 8004622:	2b00      	cmp	r3, #0
 8004624:	d10e      	bne.n	8004644 <HAL_QSPI_Abort+0xb2>
    {
      __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	2202      	movs	r2, #2
 800462c:	60da      	str	r2, [r3, #12]

      /* Wait until BUSY flag is reset */
      status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004632:	9300      	str	r3, [sp, #0]
 8004634:	68bb      	ldr	r3, [r7, #8]
 8004636:	2200      	movs	r2, #0
 8004638:	2120      	movs	r1, #32
 800463a:	6878      	ldr	r0, [r7, #4]
 800463c:	f000 f824 	bl	8004688 <QSPI_WaitFlagStateUntilTimeout>
 8004640:	4603      	mov	r3, r0
 8004642:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 8004644:	7bfb      	ldrb	r3, [r7, #15]
 8004646:	2b00      	cmp	r3, #0
 8004648:	d10b      	bne.n	8004662 <HAL_QSPI_Abort+0xd0>
    {
      /* Reset functional mode configuration to indirect write mode by default */
      CLEAR_BIT(hqspi->Instance->CCR, QUADSPI_CCR_FMODE);
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	695a      	ldr	r2, [r3, #20]
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	f022 6240 	bic.w	r2, r2, #201326592	; 0xc000000
 8004658:	615a      	str	r2, [r3, #20]

      /* Update state */
      hqspi->State = HAL_QSPI_STATE_READY;
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	2201      	movs	r2, #1
 800465e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    }
  }

  return status;
 8004662:	7bfb      	ldrb	r3, [r7, #15]
}
 8004664:	4618      	mov	r0, r3
 8004666:	3710      	adds	r7, #16
 8004668:	46bd      	mov	sp, r7
 800466a:	bd80      	pop	{r7, pc}

0800466c <HAL_QSPI_SetTimeout>:
  * @param  hqspi : QSPI handle.
  * @param  Timeout : Timeout for the QSPI memory access.
  * @retval None
  */
void HAL_QSPI_SetTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 800466c:	b480      	push	{r7}
 800466e:	b083      	sub	sp, #12
 8004670:	af00      	add	r7, sp, #0
 8004672:	6078      	str	r0, [r7, #4]
 8004674:	6039      	str	r1, [r7, #0]
  hqspi->Timeout = Timeout;
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	683a      	ldr	r2, [r7, #0]
 800467a:	649a      	str	r2, [r3, #72]	; 0x48
}
 800467c:	bf00      	nop
 800467e:	370c      	adds	r7, #12
 8004680:	46bd      	mov	sp, r7
 8004682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004686:	4770      	bx	lr

08004688 <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Timeout : Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 8004688:	b580      	push	{r7, lr}
 800468a:	b084      	sub	sp, #16
 800468c:	af00      	add	r7, sp, #0
 800468e:	60f8      	str	r0, [r7, #12]
 8004690:	60b9      	str	r1, [r7, #8]
 8004692:	603b      	str	r3, [r7, #0]
 8004694:	4613      	mov	r3, r2
 8004696:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8004698:	e01a      	b.n	80046d0 <QSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800469a:	69bb      	ldr	r3, [r7, #24]
 800469c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80046a0:	d016      	beq.n	80046d0 <QSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80046a2:	f7fe fa6d 	bl	8002b80 <HAL_GetTick>
 80046a6:	4602      	mov	r2, r0
 80046a8:	683b      	ldr	r3, [r7, #0]
 80046aa:	1ad3      	subs	r3, r2, r3
 80046ac:	69ba      	ldr	r2, [r7, #24]
 80046ae:	429a      	cmp	r2, r3
 80046b0:	d302      	bcc.n	80046b8 <QSPI_WaitFlagStateUntilTimeout+0x30>
 80046b2:	69bb      	ldr	r3, [r7, #24]
 80046b4:	2b00      	cmp	r3, #0
 80046b6:	d10b      	bne.n	80046d0 <QSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	2204      	movs	r2, #4
 80046bc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80046c4:	f043 0201 	orr.w	r2, r3, #1
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	645a      	str	r2, [r3, #68]	; 0x44

        return HAL_ERROR;
 80046cc:	2301      	movs	r3, #1
 80046ce:	e00e      	b.n	80046ee <QSPI_WaitFlagStateUntilTimeout+0x66>
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 80046d0:	68fb      	ldr	r3, [r7, #12]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	689a      	ldr	r2, [r3, #8]
 80046d6:	68bb      	ldr	r3, [r7, #8]
 80046d8:	4013      	ands	r3, r2
 80046da:	2b00      	cmp	r3, #0
 80046dc:	bf14      	ite	ne
 80046de:	2301      	movne	r3, #1
 80046e0:	2300      	moveq	r3, #0
 80046e2:	b2db      	uxtb	r3, r3
 80046e4:	461a      	mov	r2, r3
 80046e6:	79fb      	ldrb	r3, [r7, #7]
 80046e8:	429a      	cmp	r2, r3
 80046ea:	d1d6      	bne.n	800469a <QSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80046ec:	2300      	movs	r3, #0
}
 80046ee:	4618      	mov	r0, r3
 80046f0:	3710      	adds	r7, #16
 80046f2:	46bd      	mov	sp, r7
 80046f4:	bd80      	pop	{r7, pc}

080046f6 <QSPI_Config>:
  *            @arg QSPI_FUNCTIONAL_MODE_AUTO_POLLING: Automatic polling mode
  *            @arg QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED: Memory-mapped mode
  * @retval None
  */
static void QSPI_Config(QSPI_HandleTypeDef *hqspi, QSPI_CommandTypeDef *cmd, uint32_t FunctionalMode)
{
 80046f6:	b480      	push	{r7}
 80046f8:	b085      	sub	sp, #20
 80046fa:	af00      	add	r7, sp, #0
 80046fc:	60f8      	str	r0, [r7, #12]
 80046fe:	60b9      	str	r1, [r7, #8]
 8004700:	607a      	str	r2, [r7, #4]
  assert_param(IS_QSPI_FUNCTIONAL_MODE(FunctionalMode));

  if ((cmd->DataMode != QSPI_DATA_NONE) && (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED))
 8004702:	68bb      	ldr	r3, [r7, #8]
 8004704:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004706:	2b00      	cmp	r3, #0
 8004708:	d009      	beq.n	800471e <QSPI_Config+0x28>
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8004710:	d005      	beq.n	800471e <QSPI_Config+0x28>
  {
    /* Configure QSPI: DLR register with the number of data to read or write */
    WRITE_REG(hqspi->Instance->DLR, (cmd->NbData - 1U));
 8004712:	68bb      	ldr	r3, [r7, #8]
 8004714:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004716:	68fb      	ldr	r3, [r7, #12]
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	3a01      	subs	r2, #1
 800471c:	611a      	str	r2, [r3, #16]
  }

  if (cmd->InstructionMode != QSPI_INSTRUCTION_NONE)
 800471e:	68bb      	ldr	r3, [r7, #8]
 8004720:	699b      	ldr	r3, [r3, #24]
 8004722:	2b00      	cmp	r3, #0
 8004724:	f000 80b9 	beq.w	800489a <QSPI_Config+0x1a4>
  {
    if (cmd->AlternateByteMode != QSPI_ALTERNATE_BYTES_NONE)
 8004728:	68bb      	ldr	r3, [r7, #8]
 800472a:	6a1b      	ldr	r3, [r3, #32]
 800472c:	2b00      	cmp	r3, #0
 800472e:	d05f      	beq.n	80047f0 <QSPI_Config+0xfa>
    {
      /* Configure QSPI: ABR register with alternate bytes value */
      WRITE_REG(hqspi->Instance->ABR, cmd->AlternateBytes);
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	68ba      	ldr	r2, [r7, #8]
 8004736:	6892      	ldr	r2, [r2, #8]
 8004738:	61da      	str	r2, [r3, #28]

      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 800473a:	68bb      	ldr	r3, [r7, #8]
 800473c:	69db      	ldr	r3, [r3, #28]
 800473e:	2b00      	cmp	r3, #0
 8004740:	d031      	beq.n	80047a6 <QSPI_Config+0xb0>
      {
        /*---- Command with instruction, address and alternate bytes ----*/
        /* Configure QSPI: CCR register with all communications parameters */
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 8004742:	68bb      	ldr	r3, [r7, #8]
 8004744:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004746:	68bb      	ldr	r3, [r7, #8]
 8004748:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800474a:	431a      	orrs	r2, r3
 800474c:	68bb      	ldr	r3, [r7, #8]
 800474e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004750:	431a      	orrs	r2, r3
 8004752:	68bb      	ldr	r3, [r7, #8]
 8004754:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004756:	431a      	orrs	r2, r3
 8004758:	68bb      	ldr	r3, [r7, #8]
 800475a:	695b      	ldr	r3, [r3, #20]
 800475c:	049b      	lsls	r3, r3, #18
 800475e:	431a      	orrs	r2, r3
 8004760:	68bb      	ldr	r3, [r7, #8]
 8004762:	691b      	ldr	r3, [r3, #16]
 8004764:	431a      	orrs	r2, r3
 8004766:	68bb      	ldr	r3, [r7, #8]
 8004768:	6a1b      	ldr	r3, [r3, #32]
 800476a:	431a      	orrs	r2, r3
 800476c:	68bb      	ldr	r3, [r7, #8]
 800476e:	68db      	ldr	r3, [r3, #12]
 8004770:	431a      	orrs	r2, r3
 8004772:	68bb      	ldr	r3, [r7, #8]
 8004774:	69db      	ldr	r3, [r3, #28]
 8004776:	431a      	orrs	r2, r3
 8004778:	68bb      	ldr	r3, [r7, #8]
 800477a:	699b      	ldr	r3, [r3, #24]
 800477c:	431a      	orrs	r2, r3
 800477e:	68bb      	ldr	r3, [r7, #8]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	ea42 0103 	orr.w	r1, r2, r3
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	687a      	ldr	r2, [r7, #4]
 800478c:	430a      	orrs	r2, r1
 800478e:	615a      	str	r2, [r3, #20]
                                         cmd->DataMode | (cmd->DummyCycles << QUADSPI_CCR_DCYC_Pos) |
                                         cmd->AlternateBytesSize | cmd->AlternateByteMode |
                                         cmd->AddressSize | cmd->AddressMode | cmd->InstructionMode |
                                         cmd->Instruction | FunctionalMode));

        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8004796:	f000 812e 	beq.w	80049f6 <QSPI_Config+0x300>
        {
          /* Configure QSPI: AR register with address value */
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	68ba      	ldr	r2, [r7, #8]
 80047a0:	6852      	ldr	r2, [r2, #4]
 80047a2:	619a      	str	r2, [r3, #24]
                                           cmd->InstructionMode | FunctionalMode));
        }
      }
    }
  }
}
 80047a4:	e127      	b.n	80049f6 <QSPI_Config+0x300>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 80047a6:	68bb      	ldr	r3, [r7, #8]
 80047a8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80047aa:	68bb      	ldr	r3, [r7, #8]
 80047ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80047ae:	431a      	orrs	r2, r3
 80047b0:	68bb      	ldr	r3, [r7, #8]
 80047b2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80047b4:	431a      	orrs	r2, r3
 80047b6:	68bb      	ldr	r3, [r7, #8]
 80047b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047ba:	431a      	orrs	r2, r3
 80047bc:	68bb      	ldr	r3, [r7, #8]
 80047be:	695b      	ldr	r3, [r3, #20]
 80047c0:	049b      	lsls	r3, r3, #18
 80047c2:	431a      	orrs	r2, r3
 80047c4:	68bb      	ldr	r3, [r7, #8]
 80047c6:	691b      	ldr	r3, [r3, #16]
 80047c8:	431a      	orrs	r2, r3
 80047ca:	68bb      	ldr	r3, [r7, #8]
 80047cc:	6a1b      	ldr	r3, [r3, #32]
 80047ce:	431a      	orrs	r2, r3
 80047d0:	68bb      	ldr	r3, [r7, #8]
 80047d2:	69db      	ldr	r3, [r3, #28]
 80047d4:	431a      	orrs	r2, r3
 80047d6:	68bb      	ldr	r3, [r7, #8]
 80047d8:	699b      	ldr	r3, [r3, #24]
 80047da:	431a      	orrs	r2, r3
 80047dc:	68bb      	ldr	r3, [r7, #8]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	ea42 0103 	orr.w	r1, r2, r3
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	687a      	ldr	r2, [r7, #4]
 80047ea:	430a      	orrs	r2, r1
 80047ec:	615a      	str	r2, [r3, #20]
}
 80047ee:	e102      	b.n	80049f6 <QSPI_Config+0x300>
      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 80047f0:	68bb      	ldr	r3, [r7, #8]
 80047f2:	69db      	ldr	r3, [r3, #28]
 80047f4:	2b00      	cmp	r3, #0
 80047f6:	d02e      	beq.n	8004856 <QSPI_Config+0x160>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 80047f8:	68bb      	ldr	r3, [r7, #8]
 80047fa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80047fc:	68bb      	ldr	r3, [r7, #8]
 80047fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004800:	431a      	orrs	r2, r3
 8004802:	68bb      	ldr	r3, [r7, #8]
 8004804:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004806:	431a      	orrs	r2, r3
 8004808:	68bb      	ldr	r3, [r7, #8]
 800480a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800480c:	431a      	orrs	r2, r3
 800480e:	68bb      	ldr	r3, [r7, #8]
 8004810:	695b      	ldr	r3, [r3, #20]
 8004812:	049b      	lsls	r3, r3, #18
 8004814:	431a      	orrs	r2, r3
 8004816:	68bb      	ldr	r3, [r7, #8]
 8004818:	6a1b      	ldr	r3, [r3, #32]
 800481a:	431a      	orrs	r2, r3
 800481c:	68bb      	ldr	r3, [r7, #8]
 800481e:	68db      	ldr	r3, [r3, #12]
 8004820:	431a      	orrs	r2, r3
 8004822:	68bb      	ldr	r3, [r7, #8]
 8004824:	69db      	ldr	r3, [r3, #28]
 8004826:	431a      	orrs	r2, r3
 8004828:	68bb      	ldr	r3, [r7, #8]
 800482a:	699b      	ldr	r3, [r3, #24]
 800482c:	431a      	orrs	r2, r3
 800482e:	68bb      	ldr	r3, [r7, #8]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	ea42 0103 	orr.w	r1, r2, r3
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	687a      	ldr	r2, [r7, #4]
 800483c:	430a      	orrs	r2, r1
 800483e:	615a      	str	r2, [r3, #20]
        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8004846:	f000 80d6 	beq.w	80049f6 <QSPI_Config+0x300>
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 800484a:	68fb      	ldr	r3, [r7, #12]
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	68ba      	ldr	r2, [r7, #8]
 8004850:	6852      	ldr	r2, [r2, #4]
 8004852:	619a      	str	r2, [r3, #24]
}
 8004854:	e0cf      	b.n	80049f6 <QSPI_Config+0x300>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 8004856:	68bb      	ldr	r3, [r7, #8]
 8004858:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800485a:	68bb      	ldr	r3, [r7, #8]
 800485c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800485e:	431a      	orrs	r2, r3
 8004860:	68bb      	ldr	r3, [r7, #8]
 8004862:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004864:	431a      	orrs	r2, r3
 8004866:	68bb      	ldr	r3, [r7, #8]
 8004868:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800486a:	431a      	orrs	r2, r3
 800486c:	68bb      	ldr	r3, [r7, #8]
 800486e:	695b      	ldr	r3, [r3, #20]
 8004870:	049b      	lsls	r3, r3, #18
 8004872:	431a      	orrs	r2, r3
 8004874:	68bb      	ldr	r3, [r7, #8]
 8004876:	6a1b      	ldr	r3, [r3, #32]
 8004878:	431a      	orrs	r2, r3
 800487a:	68bb      	ldr	r3, [r7, #8]
 800487c:	69db      	ldr	r3, [r3, #28]
 800487e:	431a      	orrs	r2, r3
 8004880:	68bb      	ldr	r3, [r7, #8]
 8004882:	699b      	ldr	r3, [r3, #24]
 8004884:	431a      	orrs	r2, r3
 8004886:	68bb      	ldr	r3, [r7, #8]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	ea42 0103 	orr.w	r1, r2, r3
 800488e:	68fb      	ldr	r3, [r7, #12]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	687a      	ldr	r2, [r7, #4]
 8004894:	430a      	orrs	r2, r1
 8004896:	615a      	str	r2, [r3, #20]
}
 8004898:	e0ad      	b.n	80049f6 <QSPI_Config+0x300>
    if (cmd->AlternateByteMode != QSPI_ALTERNATE_BYTES_NONE)
 800489a:	68bb      	ldr	r3, [r7, #8]
 800489c:	6a1b      	ldr	r3, [r3, #32]
 800489e:	2b00      	cmp	r3, #0
 80048a0:	d058      	beq.n	8004954 <QSPI_Config+0x25e>
      WRITE_REG(hqspi->Instance->ABR, cmd->AlternateBytes);
 80048a2:	68fb      	ldr	r3, [r7, #12]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	68ba      	ldr	r2, [r7, #8]
 80048a8:	6892      	ldr	r2, [r2, #8]
 80048aa:	61da      	str	r2, [r3, #28]
      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 80048ac:	68bb      	ldr	r3, [r7, #8]
 80048ae:	69db      	ldr	r3, [r3, #28]
 80048b0:	2b00      	cmp	r3, #0
 80048b2:	d02d      	beq.n	8004910 <QSPI_Config+0x21a>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 80048b4:	68bb      	ldr	r3, [r7, #8]
 80048b6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80048b8:	68bb      	ldr	r3, [r7, #8]
 80048ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048bc:	431a      	orrs	r2, r3
 80048be:	68bb      	ldr	r3, [r7, #8]
 80048c0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80048c2:	431a      	orrs	r2, r3
 80048c4:	68bb      	ldr	r3, [r7, #8]
 80048c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048c8:	431a      	orrs	r2, r3
 80048ca:	68bb      	ldr	r3, [r7, #8]
 80048cc:	695b      	ldr	r3, [r3, #20]
 80048ce:	049b      	lsls	r3, r3, #18
 80048d0:	431a      	orrs	r2, r3
 80048d2:	68bb      	ldr	r3, [r7, #8]
 80048d4:	691b      	ldr	r3, [r3, #16]
 80048d6:	431a      	orrs	r2, r3
 80048d8:	68bb      	ldr	r3, [r7, #8]
 80048da:	6a1b      	ldr	r3, [r3, #32]
 80048dc:	431a      	orrs	r2, r3
 80048de:	68bb      	ldr	r3, [r7, #8]
 80048e0:	68db      	ldr	r3, [r3, #12]
 80048e2:	431a      	orrs	r2, r3
 80048e4:	68bb      	ldr	r3, [r7, #8]
 80048e6:	69db      	ldr	r3, [r3, #28]
 80048e8:	431a      	orrs	r2, r3
 80048ea:	68bb      	ldr	r3, [r7, #8]
 80048ec:	699b      	ldr	r3, [r3, #24]
 80048ee:	ea42 0103 	orr.w	r1, r2, r3
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	687a      	ldr	r2, [r7, #4]
 80048f8:	430a      	orrs	r2, r1
 80048fa:	615a      	str	r2, [r3, #20]
        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8004902:	d078      	beq.n	80049f6 <QSPI_Config+0x300>
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	68ba      	ldr	r2, [r7, #8]
 800490a:	6852      	ldr	r2, [r2, #4]
 800490c:	619a      	str	r2, [r3, #24]
}
 800490e:	e072      	b.n	80049f6 <QSPI_Config+0x300>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 8004910:	68bb      	ldr	r3, [r7, #8]
 8004912:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004914:	68bb      	ldr	r3, [r7, #8]
 8004916:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004918:	431a      	orrs	r2, r3
 800491a:	68bb      	ldr	r3, [r7, #8]
 800491c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800491e:	431a      	orrs	r2, r3
 8004920:	68bb      	ldr	r3, [r7, #8]
 8004922:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004924:	431a      	orrs	r2, r3
 8004926:	68bb      	ldr	r3, [r7, #8]
 8004928:	695b      	ldr	r3, [r3, #20]
 800492a:	049b      	lsls	r3, r3, #18
 800492c:	431a      	orrs	r2, r3
 800492e:	68bb      	ldr	r3, [r7, #8]
 8004930:	691b      	ldr	r3, [r3, #16]
 8004932:	431a      	orrs	r2, r3
 8004934:	68bb      	ldr	r3, [r7, #8]
 8004936:	6a1b      	ldr	r3, [r3, #32]
 8004938:	431a      	orrs	r2, r3
 800493a:	68bb      	ldr	r3, [r7, #8]
 800493c:	69db      	ldr	r3, [r3, #28]
 800493e:	431a      	orrs	r2, r3
 8004940:	68bb      	ldr	r3, [r7, #8]
 8004942:	699b      	ldr	r3, [r3, #24]
 8004944:	ea42 0103 	orr.w	r1, r2, r3
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	687a      	ldr	r2, [r7, #4]
 800494e:	430a      	orrs	r2, r1
 8004950:	615a      	str	r2, [r3, #20]
}
 8004952:	e050      	b.n	80049f6 <QSPI_Config+0x300>
      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 8004954:	68bb      	ldr	r3, [r7, #8]
 8004956:	69db      	ldr	r3, [r3, #28]
 8004958:	2b00      	cmp	r3, #0
 800495a:	d02a      	beq.n	80049b2 <QSPI_Config+0x2bc>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 800495c:	68bb      	ldr	r3, [r7, #8]
 800495e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004960:	68bb      	ldr	r3, [r7, #8]
 8004962:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004964:	431a      	orrs	r2, r3
 8004966:	68bb      	ldr	r3, [r7, #8]
 8004968:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800496a:	431a      	orrs	r2, r3
 800496c:	68bb      	ldr	r3, [r7, #8]
 800496e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004970:	431a      	orrs	r2, r3
 8004972:	68bb      	ldr	r3, [r7, #8]
 8004974:	695b      	ldr	r3, [r3, #20]
 8004976:	049b      	lsls	r3, r3, #18
 8004978:	431a      	orrs	r2, r3
 800497a:	68bb      	ldr	r3, [r7, #8]
 800497c:	6a1b      	ldr	r3, [r3, #32]
 800497e:	431a      	orrs	r2, r3
 8004980:	68bb      	ldr	r3, [r7, #8]
 8004982:	68db      	ldr	r3, [r3, #12]
 8004984:	431a      	orrs	r2, r3
 8004986:	68bb      	ldr	r3, [r7, #8]
 8004988:	69db      	ldr	r3, [r3, #28]
 800498a:	431a      	orrs	r2, r3
 800498c:	68bb      	ldr	r3, [r7, #8]
 800498e:	699b      	ldr	r3, [r3, #24]
 8004990:	ea42 0103 	orr.w	r1, r2, r3
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	687a      	ldr	r2, [r7, #4]
 800499a:	430a      	orrs	r2, r1
 800499c:	615a      	str	r2, [r3, #20]
        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 80049a4:	d027      	beq.n	80049f6 <QSPI_Config+0x300>
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	68ba      	ldr	r2, [r7, #8]
 80049ac:	6852      	ldr	r2, [r2, #4]
 80049ae:	619a      	str	r2, [r3, #24]
}
 80049b0:	e021      	b.n	80049f6 <QSPI_Config+0x300>
        if (cmd->DataMode != QSPI_DATA_NONE)
 80049b2:	68bb      	ldr	r3, [r7, #8]
 80049b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	d01d      	beq.n	80049f6 <QSPI_Config+0x300>
          WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 80049ba:	68bb      	ldr	r3, [r7, #8]
 80049bc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80049be:	68bb      	ldr	r3, [r7, #8]
 80049c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80049c2:	431a      	orrs	r2, r3
 80049c4:	68bb      	ldr	r3, [r7, #8]
 80049c6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80049c8:	431a      	orrs	r2, r3
 80049ca:	68bb      	ldr	r3, [r7, #8]
 80049cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049ce:	431a      	orrs	r2, r3
 80049d0:	68bb      	ldr	r3, [r7, #8]
 80049d2:	695b      	ldr	r3, [r3, #20]
 80049d4:	049b      	lsls	r3, r3, #18
 80049d6:	431a      	orrs	r2, r3
 80049d8:	68bb      	ldr	r3, [r7, #8]
 80049da:	6a1b      	ldr	r3, [r3, #32]
 80049dc:	431a      	orrs	r2, r3
 80049de:	68bb      	ldr	r3, [r7, #8]
 80049e0:	69db      	ldr	r3, [r3, #28]
 80049e2:	431a      	orrs	r2, r3
 80049e4:	68bb      	ldr	r3, [r7, #8]
 80049e6:	699b      	ldr	r3, [r3, #24]
 80049e8:	ea42 0103 	orr.w	r1, r2, r3
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	687a      	ldr	r2, [r7, #4]
 80049f2:	430a      	orrs	r2, r1
 80049f4:	615a      	str	r2, [r3, #20]
}
 80049f6:	bf00      	nop
 80049f8:	3714      	adds	r7, #20
 80049fa:	46bd      	mov	sp, r7
 80049fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a00:	4770      	bx	lr
	...

08004a04 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004a04:	b580      	push	{r7, lr}
 8004a06:	b086      	sub	sp, #24
 8004a08:	af00      	add	r7, sp, #0
 8004a0a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8004a0c:	2300      	movs	r3, #0
 8004a0e:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	2b00      	cmp	r3, #0
 8004a14:	d101      	bne.n	8004a1a <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8004a16:	2301      	movs	r3, #1
 8004a18:	e29b      	b.n	8004f52 <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	f003 0301 	and.w	r3, r3, #1
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	f000 8087 	beq.w	8004b36 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004a28:	4b96      	ldr	r3, [pc, #600]	; (8004c84 <HAL_RCC_OscConfig+0x280>)
 8004a2a:	689b      	ldr	r3, [r3, #8]
 8004a2c:	f003 030c 	and.w	r3, r3, #12
 8004a30:	2b04      	cmp	r3, #4
 8004a32:	d00c      	beq.n	8004a4e <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004a34:	4b93      	ldr	r3, [pc, #588]	; (8004c84 <HAL_RCC_OscConfig+0x280>)
 8004a36:	689b      	ldr	r3, [r3, #8]
 8004a38:	f003 030c 	and.w	r3, r3, #12
 8004a3c:	2b08      	cmp	r3, #8
 8004a3e:	d112      	bne.n	8004a66 <HAL_RCC_OscConfig+0x62>
 8004a40:	4b90      	ldr	r3, [pc, #576]	; (8004c84 <HAL_RCC_OscConfig+0x280>)
 8004a42:	685b      	ldr	r3, [r3, #4]
 8004a44:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004a48:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004a4c:	d10b      	bne.n	8004a66 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004a4e:	4b8d      	ldr	r3, [pc, #564]	; (8004c84 <HAL_RCC_OscConfig+0x280>)
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004a56:	2b00      	cmp	r3, #0
 8004a58:	d06c      	beq.n	8004b34 <HAL_RCC_OscConfig+0x130>
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	685b      	ldr	r3, [r3, #4]
 8004a5e:	2b00      	cmp	r3, #0
 8004a60:	d168      	bne.n	8004b34 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8004a62:	2301      	movs	r3, #1
 8004a64:	e275      	b.n	8004f52 <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	685b      	ldr	r3, [r3, #4]
 8004a6a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004a6e:	d106      	bne.n	8004a7e <HAL_RCC_OscConfig+0x7a>
 8004a70:	4b84      	ldr	r3, [pc, #528]	; (8004c84 <HAL_RCC_OscConfig+0x280>)
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	4a83      	ldr	r2, [pc, #524]	; (8004c84 <HAL_RCC_OscConfig+0x280>)
 8004a76:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004a7a:	6013      	str	r3, [r2, #0]
 8004a7c:	e02e      	b.n	8004adc <HAL_RCC_OscConfig+0xd8>
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	685b      	ldr	r3, [r3, #4]
 8004a82:	2b00      	cmp	r3, #0
 8004a84:	d10c      	bne.n	8004aa0 <HAL_RCC_OscConfig+0x9c>
 8004a86:	4b7f      	ldr	r3, [pc, #508]	; (8004c84 <HAL_RCC_OscConfig+0x280>)
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	4a7e      	ldr	r2, [pc, #504]	; (8004c84 <HAL_RCC_OscConfig+0x280>)
 8004a8c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004a90:	6013      	str	r3, [r2, #0]
 8004a92:	4b7c      	ldr	r3, [pc, #496]	; (8004c84 <HAL_RCC_OscConfig+0x280>)
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	4a7b      	ldr	r2, [pc, #492]	; (8004c84 <HAL_RCC_OscConfig+0x280>)
 8004a98:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004a9c:	6013      	str	r3, [r2, #0]
 8004a9e:	e01d      	b.n	8004adc <HAL_RCC_OscConfig+0xd8>
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	685b      	ldr	r3, [r3, #4]
 8004aa4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004aa8:	d10c      	bne.n	8004ac4 <HAL_RCC_OscConfig+0xc0>
 8004aaa:	4b76      	ldr	r3, [pc, #472]	; (8004c84 <HAL_RCC_OscConfig+0x280>)
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	4a75      	ldr	r2, [pc, #468]	; (8004c84 <HAL_RCC_OscConfig+0x280>)
 8004ab0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004ab4:	6013      	str	r3, [r2, #0]
 8004ab6:	4b73      	ldr	r3, [pc, #460]	; (8004c84 <HAL_RCC_OscConfig+0x280>)
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	4a72      	ldr	r2, [pc, #456]	; (8004c84 <HAL_RCC_OscConfig+0x280>)
 8004abc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004ac0:	6013      	str	r3, [r2, #0]
 8004ac2:	e00b      	b.n	8004adc <HAL_RCC_OscConfig+0xd8>
 8004ac4:	4b6f      	ldr	r3, [pc, #444]	; (8004c84 <HAL_RCC_OscConfig+0x280>)
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	4a6e      	ldr	r2, [pc, #440]	; (8004c84 <HAL_RCC_OscConfig+0x280>)
 8004aca:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004ace:	6013      	str	r3, [r2, #0]
 8004ad0:	4b6c      	ldr	r3, [pc, #432]	; (8004c84 <HAL_RCC_OscConfig+0x280>)
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	4a6b      	ldr	r2, [pc, #428]	; (8004c84 <HAL_RCC_OscConfig+0x280>)
 8004ad6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004ada:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	685b      	ldr	r3, [r3, #4]
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	d013      	beq.n	8004b0c <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ae4:	f7fe f84c 	bl	8002b80 <HAL_GetTick>
 8004ae8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004aea:	e008      	b.n	8004afe <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004aec:	f7fe f848 	bl	8002b80 <HAL_GetTick>
 8004af0:	4602      	mov	r2, r0
 8004af2:	693b      	ldr	r3, [r7, #16]
 8004af4:	1ad3      	subs	r3, r2, r3
 8004af6:	2b64      	cmp	r3, #100	; 0x64
 8004af8:	d901      	bls.n	8004afe <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004afa:	2303      	movs	r3, #3
 8004afc:	e229      	b.n	8004f52 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004afe:	4b61      	ldr	r3, [pc, #388]	; (8004c84 <HAL_RCC_OscConfig+0x280>)
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	d0f0      	beq.n	8004aec <HAL_RCC_OscConfig+0xe8>
 8004b0a:	e014      	b.n	8004b36 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b0c:	f7fe f838 	bl	8002b80 <HAL_GetTick>
 8004b10:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004b12:	e008      	b.n	8004b26 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004b14:	f7fe f834 	bl	8002b80 <HAL_GetTick>
 8004b18:	4602      	mov	r2, r0
 8004b1a:	693b      	ldr	r3, [r7, #16]
 8004b1c:	1ad3      	subs	r3, r2, r3
 8004b1e:	2b64      	cmp	r3, #100	; 0x64
 8004b20:	d901      	bls.n	8004b26 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8004b22:	2303      	movs	r3, #3
 8004b24:	e215      	b.n	8004f52 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004b26:	4b57      	ldr	r3, [pc, #348]	; (8004c84 <HAL_RCC_OscConfig+0x280>)
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	d1f0      	bne.n	8004b14 <HAL_RCC_OscConfig+0x110>
 8004b32:	e000      	b.n	8004b36 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004b34:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	f003 0302 	and.w	r3, r3, #2
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	d069      	beq.n	8004c16 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004b42:	4b50      	ldr	r3, [pc, #320]	; (8004c84 <HAL_RCC_OscConfig+0x280>)
 8004b44:	689b      	ldr	r3, [r3, #8]
 8004b46:	f003 030c 	and.w	r3, r3, #12
 8004b4a:	2b00      	cmp	r3, #0
 8004b4c:	d00b      	beq.n	8004b66 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004b4e:	4b4d      	ldr	r3, [pc, #308]	; (8004c84 <HAL_RCC_OscConfig+0x280>)
 8004b50:	689b      	ldr	r3, [r3, #8]
 8004b52:	f003 030c 	and.w	r3, r3, #12
 8004b56:	2b08      	cmp	r3, #8
 8004b58:	d11c      	bne.n	8004b94 <HAL_RCC_OscConfig+0x190>
 8004b5a:	4b4a      	ldr	r3, [pc, #296]	; (8004c84 <HAL_RCC_OscConfig+0x280>)
 8004b5c:	685b      	ldr	r3, [r3, #4]
 8004b5e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004b62:	2b00      	cmp	r3, #0
 8004b64:	d116      	bne.n	8004b94 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004b66:	4b47      	ldr	r3, [pc, #284]	; (8004c84 <HAL_RCC_OscConfig+0x280>)
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	f003 0302 	and.w	r3, r3, #2
 8004b6e:	2b00      	cmp	r3, #0
 8004b70:	d005      	beq.n	8004b7e <HAL_RCC_OscConfig+0x17a>
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	68db      	ldr	r3, [r3, #12]
 8004b76:	2b01      	cmp	r3, #1
 8004b78:	d001      	beq.n	8004b7e <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8004b7a:	2301      	movs	r3, #1
 8004b7c:	e1e9      	b.n	8004f52 <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004b7e:	4b41      	ldr	r3, [pc, #260]	; (8004c84 <HAL_RCC_OscConfig+0x280>)
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	691b      	ldr	r3, [r3, #16]
 8004b8a:	00db      	lsls	r3, r3, #3
 8004b8c:	493d      	ldr	r1, [pc, #244]	; (8004c84 <HAL_RCC_OscConfig+0x280>)
 8004b8e:	4313      	orrs	r3, r2
 8004b90:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004b92:	e040      	b.n	8004c16 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	68db      	ldr	r3, [r3, #12]
 8004b98:	2b00      	cmp	r3, #0
 8004b9a:	d023      	beq.n	8004be4 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004b9c:	4b39      	ldr	r3, [pc, #228]	; (8004c84 <HAL_RCC_OscConfig+0x280>)
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	4a38      	ldr	r2, [pc, #224]	; (8004c84 <HAL_RCC_OscConfig+0x280>)
 8004ba2:	f043 0301 	orr.w	r3, r3, #1
 8004ba6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ba8:	f7fd ffea 	bl	8002b80 <HAL_GetTick>
 8004bac:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004bae:	e008      	b.n	8004bc2 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004bb0:	f7fd ffe6 	bl	8002b80 <HAL_GetTick>
 8004bb4:	4602      	mov	r2, r0
 8004bb6:	693b      	ldr	r3, [r7, #16]
 8004bb8:	1ad3      	subs	r3, r2, r3
 8004bba:	2b02      	cmp	r3, #2
 8004bbc:	d901      	bls.n	8004bc2 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8004bbe:	2303      	movs	r3, #3
 8004bc0:	e1c7      	b.n	8004f52 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004bc2:	4b30      	ldr	r3, [pc, #192]	; (8004c84 <HAL_RCC_OscConfig+0x280>)
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	f003 0302 	and.w	r3, r3, #2
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	d0f0      	beq.n	8004bb0 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004bce:	4b2d      	ldr	r3, [pc, #180]	; (8004c84 <HAL_RCC_OscConfig+0x280>)
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	691b      	ldr	r3, [r3, #16]
 8004bda:	00db      	lsls	r3, r3, #3
 8004bdc:	4929      	ldr	r1, [pc, #164]	; (8004c84 <HAL_RCC_OscConfig+0x280>)
 8004bde:	4313      	orrs	r3, r2
 8004be0:	600b      	str	r3, [r1, #0]
 8004be2:	e018      	b.n	8004c16 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004be4:	4b27      	ldr	r3, [pc, #156]	; (8004c84 <HAL_RCC_OscConfig+0x280>)
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	4a26      	ldr	r2, [pc, #152]	; (8004c84 <HAL_RCC_OscConfig+0x280>)
 8004bea:	f023 0301 	bic.w	r3, r3, #1
 8004bee:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004bf0:	f7fd ffc6 	bl	8002b80 <HAL_GetTick>
 8004bf4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004bf6:	e008      	b.n	8004c0a <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004bf8:	f7fd ffc2 	bl	8002b80 <HAL_GetTick>
 8004bfc:	4602      	mov	r2, r0
 8004bfe:	693b      	ldr	r3, [r7, #16]
 8004c00:	1ad3      	subs	r3, r2, r3
 8004c02:	2b02      	cmp	r3, #2
 8004c04:	d901      	bls.n	8004c0a <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8004c06:	2303      	movs	r3, #3
 8004c08:	e1a3      	b.n	8004f52 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004c0a:	4b1e      	ldr	r3, [pc, #120]	; (8004c84 <HAL_RCC_OscConfig+0x280>)
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	f003 0302 	and.w	r3, r3, #2
 8004c12:	2b00      	cmp	r3, #0
 8004c14:	d1f0      	bne.n	8004bf8 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	f003 0308 	and.w	r3, r3, #8
 8004c1e:	2b00      	cmp	r3, #0
 8004c20:	d038      	beq.n	8004c94 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	695b      	ldr	r3, [r3, #20]
 8004c26:	2b00      	cmp	r3, #0
 8004c28:	d019      	beq.n	8004c5e <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004c2a:	4b16      	ldr	r3, [pc, #88]	; (8004c84 <HAL_RCC_OscConfig+0x280>)
 8004c2c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004c2e:	4a15      	ldr	r2, [pc, #84]	; (8004c84 <HAL_RCC_OscConfig+0x280>)
 8004c30:	f043 0301 	orr.w	r3, r3, #1
 8004c34:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004c36:	f7fd ffa3 	bl	8002b80 <HAL_GetTick>
 8004c3a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004c3c:	e008      	b.n	8004c50 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004c3e:	f7fd ff9f 	bl	8002b80 <HAL_GetTick>
 8004c42:	4602      	mov	r2, r0
 8004c44:	693b      	ldr	r3, [r7, #16]
 8004c46:	1ad3      	subs	r3, r2, r3
 8004c48:	2b02      	cmp	r3, #2
 8004c4a:	d901      	bls.n	8004c50 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004c4c:	2303      	movs	r3, #3
 8004c4e:	e180      	b.n	8004f52 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004c50:	4b0c      	ldr	r3, [pc, #48]	; (8004c84 <HAL_RCC_OscConfig+0x280>)
 8004c52:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004c54:	f003 0302 	and.w	r3, r3, #2
 8004c58:	2b00      	cmp	r3, #0
 8004c5a:	d0f0      	beq.n	8004c3e <HAL_RCC_OscConfig+0x23a>
 8004c5c:	e01a      	b.n	8004c94 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004c5e:	4b09      	ldr	r3, [pc, #36]	; (8004c84 <HAL_RCC_OscConfig+0x280>)
 8004c60:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004c62:	4a08      	ldr	r2, [pc, #32]	; (8004c84 <HAL_RCC_OscConfig+0x280>)
 8004c64:	f023 0301 	bic.w	r3, r3, #1
 8004c68:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004c6a:	f7fd ff89 	bl	8002b80 <HAL_GetTick>
 8004c6e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004c70:	e00a      	b.n	8004c88 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004c72:	f7fd ff85 	bl	8002b80 <HAL_GetTick>
 8004c76:	4602      	mov	r2, r0
 8004c78:	693b      	ldr	r3, [r7, #16]
 8004c7a:	1ad3      	subs	r3, r2, r3
 8004c7c:	2b02      	cmp	r3, #2
 8004c7e:	d903      	bls.n	8004c88 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8004c80:	2303      	movs	r3, #3
 8004c82:	e166      	b.n	8004f52 <HAL_RCC_OscConfig+0x54e>
 8004c84:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004c88:	4b92      	ldr	r3, [pc, #584]	; (8004ed4 <HAL_RCC_OscConfig+0x4d0>)
 8004c8a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004c8c:	f003 0302 	and.w	r3, r3, #2
 8004c90:	2b00      	cmp	r3, #0
 8004c92:	d1ee      	bne.n	8004c72 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	f003 0304 	and.w	r3, r3, #4
 8004c9c:	2b00      	cmp	r3, #0
 8004c9e:	f000 80a4 	beq.w	8004dea <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004ca2:	4b8c      	ldr	r3, [pc, #560]	; (8004ed4 <HAL_RCC_OscConfig+0x4d0>)
 8004ca4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ca6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004caa:	2b00      	cmp	r3, #0
 8004cac:	d10d      	bne.n	8004cca <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8004cae:	4b89      	ldr	r3, [pc, #548]	; (8004ed4 <HAL_RCC_OscConfig+0x4d0>)
 8004cb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cb2:	4a88      	ldr	r2, [pc, #544]	; (8004ed4 <HAL_RCC_OscConfig+0x4d0>)
 8004cb4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004cb8:	6413      	str	r3, [r2, #64]	; 0x40
 8004cba:	4b86      	ldr	r3, [pc, #536]	; (8004ed4 <HAL_RCC_OscConfig+0x4d0>)
 8004cbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cbe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004cc2:	60bb      	str	r3, [r7, #8]
 8004cc4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004cc6:	2301      	movs	r3, #1
 8004cc8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004cca:	4b83      	ldr	r3, [pc, #524]	; (8004ed8 <HAL_RCC_OscConfig+0x4d4>)
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004cd2:	2b00      	cmp	r3, #0
 8004cd4:	d118      	bne.n	8004d08 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8004cd6:	4b80      	ldr	r3, [pc, #512]	; (8004ed8 <HAL_RCC_OscConfig+0x4d4>)
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	4a7f      	ldr	r2, [pc, #508]	; (8004ed8 <HAL_RCC_OscConfig+0x4d4>)
 8004cdc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004ce0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004ce2:	f7fd ff4d 	bl	8002b80 <HAL_GetTick>
 8004ce6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004ce8:	e008      	b.n	8004cfc <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004cea:	f7fd ff49 	bl	8002b80 <HAL_GetTick>
 8004cee:	4602      	mov	r2, r0
 8004cf0:	693b      	ldr	r3, [r7, #16]
 8004cf2:	1ad3      	subs	r3, r2, r3
 8004cf4:	2b64      	cmp	r3, #100	; 0x64
 8004cf6:	d901      	bls.n	8004cfc <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8004cf8:	2303      	movs	r3, #3
 8004cfa:	e12a      	b.n	8004f52 <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004cfc:	4b76      	ldr	r3, [pc, #472]	; (8004ed8 <HAL_RCC_OscConfig+0x4d4>)
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004d04:	2b00      	cmp	r3, #0
 8004d06:	d0f0      	beq.n	8004cea <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	689b      	ldr	r3, [r3, #8]
 8004d0c:	2b01      	cmp	r3, #1
 8004d0e:	d106      	bne.n	8004d1e <HAL_RCC_OscConfig+0x31a>
 8004d10:	4b70      	ldr	r3, [pc, #448]	; (8004ed4 <HAL_RCC_OscConfig+0x4d0>)
 8004d12:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004d14:	4a6f      	ldr	r2, [pc, #444]	; (8004ed4 <HAL_RCC_OscConfig+0x4d0>)
 8004d16:	f043 0301 	orr.w	r3, r3, #1
 8004d1a:	6713      	str	r3, [r2, #112]	; 0x70
 8004d1c:	e02d      	b.n	8004d7a <HAL_RCC_OscConfig+0x376>
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	689b      	ldr	r3, [r3, #8]
 8004d22:	2b00      	cmp	r3, #0
 8004d24:	d10c      	bne.n	8004d40 <HAL_RCC_OscConfig+0x33c>
 8004d26:	4b6b      	ldr	r3, [pc, #428]	; (8004ed4 <HAL_RCC_OscConfig+0x4d0>)
 8004d28:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004d2a:	4a6a      	ldr	r2, [pc, #424]	; (8004ed4 <HAL_RCC_OscConfig+0x4d0>)
 8004d2c:	f023 0301 	bic.w	r3, r3, #1
 8004d30:	6713      	str	r3, [r2, #112]	; 0x70
 8004d32:	4b68      	ldr	r3, [pc, #416]	; (8004ed4 <HAL_RCC_OscConfig+0x4d0>)
 8004d34:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004d36:	4a67      	ldr	r2, [pc, #412]	; (8004ed4 <HAL_RCC_OscConfig+0x4d0>)
 8004d38:	f023 0304 	bic.w	r3, r3, #4
 8004d3c:	6713      	str	r3, [r2, #112]	; 0x70
 8004d3e:	e01c      	b.n	8004d7a <HAL_RCC_OscConfig+0x376>
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	689b      	ldr	r3, [r3, #8]
 8004d44:	2b05      	cmp	r3, #5
 8004d46:	d10c      	bne.n	8004d62 <HAL_RCC_OscConfig+0x35e>
 8004d48:	4b62      	ldr	r3, [pc, #392]	; (8004ed4 <HAL_RCC_OscConfig+0x4d0>)
 8004d4a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004d4c:	4a61      	ldr	r2, [pc, #388]	; (8004ed4 <HAL_RCC_OscConfig+0x4d0>)
 8004d4e:	f043 0304 	orr.w	r3, r3, #4
 8004d52:	6713      	str	r3, [r2, #112]	; 0x70
 8004d54:	4b5f      	ldr	r3, [pc, #380]	; (8004ed4 <HAL_RCC_OscConfig+0x4d0>)
 8004d56:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004d58:	4a5e      	ldr	r2, [pc, #376]	; (8004ed4 <HAL_RCC_OscConfig+0x4d0>)
 8004d5a:	f043 0301 	orr.w	r3, r3, #1
 8004d5e:	6713      	str	r3, [r2, #112]	; 0x70
 8004d60:	e00b      	b.n	8004d7a <HAL_RCC_OscConfig+0x376>
 8004d62:	4b5c      	ldr	r3, [pc, #368]	; (8004ed4 <HAL_RCC_OscConfig+0x4d0>)
 8004d64:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004d66:	4a5b      	ldr	r2, [pc, #364]	; (8004ed4 <HAL_RCC_OscConfig+0x4d0>)
 8004d68:	f023 0301 	bic.w	r3, r3, #1
 8004d6c:	6713      	str	r3, [r2, #112]	; 0x70
 8004d6e:	4b59      	ldr	r3, [pc, #356]	; (8004ed4 <HAL_RCC_OscConfig+0x4d0>)
 8004d70:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004d72:	4a58      	ldr	r2, [pc, #352]	; (8004ed4 <HAL_RCC_OscConfig+0x4d0>)
 8004d74:	f023 0304 	bic.w	r3, r3, #4
 8004d78:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	689b      	ldr	r3, [r3, #8]
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	d015      	beq.n	8004dae <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004d82:	f7fd fefd 	bl	8002b80 <HAL_GetTick>
 8004d86:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004d88:	e00a      	b.n	8004da0 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004d8a:	f7fd fef9 	bl	8002b80 <HAL_GetTick>
 8004d8e:	4602      	mov	r2, r0
 8004d90:	693b      	ldr	r3, [r7, #16]
 8004d92:	1ad3      	subs	r3, r2, r3
 8004d94:	f241 3288 	movw	r2, #5000	; 0x1388
 8004d98:	4293      	cmp	r3, r2
 8004d9a:	d901      	bls.n	8004da0 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8004d9c:	2303      	movs	r3, #3
 8004d9e:	e0d8      	b.n	8004f52 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004da0:	4b4c      	ldr	r3, [pc, #304]	; (8004ed4 <HAL_RCC_OscConfig+0x4d0>)
 8004da2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004da4:	f003 0302 	and.w	r3, r3, #2
 8004da8:	2b00      	cmp	r3, #0
 8004daa:	d0ee      	beq.n	8004d8a <HAL_RCC_OscConfig+0x386>
 8004dac:	e014      	b.n	8004dd8 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004dae:	f7fd fee7 	bl	8002b80 <HAL_GetTick>
 8004db2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004db4:	e00a      	b.n	8004dcc <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004db6:	f7fd fee3 	bl	8002b80 <HAL_GetTick>
 8004dba:	4602      	mov	r2, r0
 8004dbc:	693b      	ldr	r3, [r7, #16]
 8004dbe:	1ad3      	subs	r3, r2, r3
 8004dc0:	f241 3288 	movw	r2, #5000	; 0x1388
 8004dc4:	4293      	cmp	r3, r2
 8004dc6:	d901      	bls.n	8004dcc <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8004dc8:	2303      	movs	r3, #3
 8004dca:	e0c2      	b.n	8004f52 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004dcc:	4b41      	ldr	r3, [pc, #260]	; (8004ed4 <HAL_RCC_OscConfig+0x4d0>)
 8004dce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004dd0:	f003 0302 	and.w	r3, r3, #2
 8004dd4:	2b00      	cmp	r3, #0
 8004dd6:	d1ee      	bne.n	8004db6 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004dd8:	7dfb      	ldrb	r3, [r7, #23]
 8004dda:	2b01      	cmp	r3, #1
 8004ddc:	d105      	bne.n	8004dea <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004dde:	4b3d      	ldr	r3, [pc, #244]	; (8004ed4 <HAL_RCC_OscConfig+0x4d0>)
 8004de0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004de2:	4a3c      	ldr	r2, [pc, #240]	; (8004ed4 <HAL_RCC_OscConfig+0x4d0>)
 8004de4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004de8:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	699b      	ldr	r3, [r3, #24]
 8004dee:	2b00      	cmp	r3, #0
 8004df0:	f000 80ae 	beq.w	8004f50 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004df4:	4b37      	ldr	r3, [pc, #220]	; (8004ed4 <HAL_RCC_OscConfig+0x4d0>)
 8004df6:	689b      	ldr	r3, [r3, #8]
 8004df8:	f003 030c 	and.w	r3, r3, #12
 8004dfc:	2b08      	cmp	r3, #8
 8004dfe:	d06d      	beq.n	8004edc <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	699b      	ldr	r3, [r3, #24]
 8004e04:	2b02      	cmp	r3, #2
 8004e06:	d14b      	bne.n	8004ea0 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004e08:	4b32      	ldr	r3, [pc, #200]	; (8004ed4 <HAL_RCC_OscConfig+0x4d0>)
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	4a31      	ldr	r2, [pc, #196]	; (8004ed4 <HAL_RCC_OscConfig+0x4d0>)
 8004e0e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004e12:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e14:	f7fd feb4 	bl	8002b80 <HAL_GetTick>
 8004e18:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004e1a:	e008      	b.n	8004e2e <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004e1c:	f7fd feb0 	bl	8002b80 <HAL_GetTick>
 8004e20:	4602      	mov	r2, r0
 8004e22:	693b      	ldr	r3, [r7, #16]
 8004e24:	1ad3      	subs	r3, r2, r3
 8004e26:	2b02      	cmp	r3, #2
 8004e28:	d901      	bls.n	8004e2e <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8004e2a:	2303      	movs	r3, #3
 8004e2c:	e091      	b.n	8004f52 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004e2e:	4b29      	ldr	r3, [pc, #164]	; (8004ed4 <HAL_RCC_OscConfig+0x4d0>)
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004e36:	2b00      	cmp	r3, #0
 8004e38:	d1f0      	bne.n	8004e1c <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	69da      	ldr	r2, [r3, #28]
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	6a1b      	ldr	r3, [r3, #32]
 8004e42:	431a      	orrs	r2, r3
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e48:	019b      	lsls	r3, r3, #6
 8004e4a:	431a      	orrs	r2, r3
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e50:	085b      	lsrs	r3, r3, #1
 8004e52:	3b01      	subs	r3, #1
 8004e54:	041b      	lsls	r3, r3, #16
 8004e56:	431a      	orrs	r2, r3
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e5c:	061b      	lsls	r3, r3, #24
 8004e5e:	431a      	orrs	r2, r3
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e64:	071b      	lsls	r3, r3, #28
 8004e66:	491b      	ldr	r1, [pc, #108]	; (8004ed4 <HAL_RCC_OscConfig+0x4d0>)
 8004e68:	4313      	orrs	r3, r2
 8004e6a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004e6c:	4b19      	ldr	r3, [pc, #100]	; (8004ed4 <HAL_RCC_OscConfig+0x4d0>)
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	4a18      	ldr	r2, [pc, #96]	; (8004ed4 <HAL_RCC_OscConfig+0x4d0>)
 8004e72:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004e76:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e78:	f7fd fe82 	bl	8002b80 <HAL_GetTick>
 8004e7c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004e7e:	e008      	b.n	8004e92 <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004e80:	f7fd fe7e 	bl	8002b80 <HAL_GetTick>
 8004e84:	4602      	mov	r2, r0
 8004e86:	693b      	ldr	r3, [r7, #16]
 8004e88:	1ad3      	subs	r3, r2, r3
 8004e8a:	2b02      	cmp	r3, #2
 8004e8c:	d901      	bls.n	8004e92 <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 8004e8e:	2303      	movs	r3, #3
 8004e90:	e05f      	b.n	8004f52 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004e92:	4b10      	ldr	r3, [pc, #64]	; (8004ed4 <HAL_RCC_OscConfig+0x4d0>)
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004e9a:	2b00      	cmp	r3, #0
 8004e9c:	d0f0      	beq.n	8004e80 <HAL_RCC_OscConfig+0x47c>
 8004e9e:	e057      	b.n	8004f50 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004ea0:	4b0c      	ldr	r3, [pc, #48]	; (8004ed4 <HAL_RCC_OscConfig+0x4d0>)
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	4a0b      	ldr	r2, [pc, #44]	; (8004ed4 <HAL_RCC_OscConfig+0x4d0>)
 8004ea6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004eaa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004eac:	f7fd fe68 	bl	8002b80 <HAL_GetTick>
 8004eb0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004eb2:	e008      	b.n	8004ec6 <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004eb4:	f7fd fe64 	bl	8002b80 <HAL_GetTick>
 8004eb8:	4602      	mov	r2, r0
 8004eba:	693b      	ldr	r3, [r7, #16]
 8004ebc:	1ad3      	subs	r3, r2, r3
 8004ebe:	2b02      	cmp	r3, #2
 8004ec0:	d901      	bls.n	8004ec6 <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 8004ec2:	2303      	movs	r3, #3
 8004ec4:	e045      	b.n	8004f52 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004ec6:	4b03      	ldr	r3, [pc, #12]	; (8004ed4 <HAL_RCC_OscConfig+0x4d0>)
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	d1f0      	bne.n	8004eb4 <HAL_RCC_OscConfig+0x4b0>
 8004ed2:	e03d      	b.n	8004f50 <HAL_RCC_OscConfig+0x54c>
 8004ed4:	40023800 	.word	0x40023800
 8004ed8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8004edc:	4b1f      	ldr	r3, [pc, #124]	; (8004f5c <HAL_RCC_OscConfig+0x558>)
 8004ede:	685b      	ldr	r3, [r3, #4]
 8004ee0:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	699b      	ldr	r3, [r3, #24]
 8004ee6:	2b01      	cmp	r3, #1
 8004ee8:	d030      	beq.n	8004f4c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004eea:	68fb      	ldr	r3, [r7, #12]
 8004eec:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004ef4:	429a      	cmp	r2, r3
 8004ef6:	d129      	bne.n	8004f4c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004ef8:	68fb      	ldr	r3, [r7, #12]
 8004efa:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004f02:	429a      	cmp	r2, r3
 8004f04:	d122      	bne.n	8004f4c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004f06:	68fa      	ldr	r2, [r7, #12]
 8004f08:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004f0c:	4013      	ands	r3, r2
 8004f0e:	687a      	ldr	r2, [r7, #4]
 8004f10:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004f12:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004f14:	4293      	cmp	r3, r2
 8004f16:	d119      	bne.n	8004f4c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8004f18:	68fb      	ldr	r3, [r7, #12]
 8004f1a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f22:	085b      	lsrs	r3, r3, #1
 8004f24:	3b01      	subs	r3, #1
 8004f26:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004f28:	429a      	cmp	r2, r3
 8004f2a:	d10f      	bne.n	8004f4c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f36:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8004f38:	429a      	cmp	r2, r3
 8004f3a:	d107      	bne.n	8004f4c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8004f3c:	68fb      	ldr	r3, [r7, #12]
 8004f3e:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f46:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004f48:	429a      	cmp	r2, r3
 8004f4a:	d001      	beq.n	8004f50 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 8004f4c:	2301      	movs	r3, #1
 8004f4e:	e000      	b.n	8004f52 <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 8004f50:	2300      	movs	r3, #0
}
 8004f52:	4618      	mov	r0, r3
 8004f54:	3718      	adds	r7, #24
 8004f56:	46bd      	mov	sp, r7
 8004f58:	bd80      	pop	{r7, pc}
 8004f5a:	bf00      	nop
 8004f5c:	40023800 	.word	0x40023800

08004f60 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004f60:	b580      	push	{r7, lr}
 8004f62:	b084      	sub	sp, #16
 8004f64:	af00      	add	r7, sp, #0
 8004f66:	6078      	str	r0, [r7, #4]
 8004f68:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8004f6a:	2300      	movs	r3, #0
 8004f6c:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	2b00      	cmp	r3, #0
 8004f72:	d101      	bne.n	8004f78 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004f74:	2301      	movs	r3, #1
 8004f76:	e0d0      	b.n	800511a <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004f78:	4b6a      	ldr	r3, [pc, #424]	; (8005124 <HAL_RCC_ClockConfig+0x1c4>)
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	f003 030f 	and.w	r3, r3, #15
 8004f80:	683a      	ldr	r2, [r7, #0]
 8004f82:	429a      	cmp	r2, r3
 8004f84:	d910      	bls.n	8004fa8 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004f86:	4b67      	ldr	r3, [pc, #412]	; (8005124 <HAL_RCC_ClockConfig+0x1c4>)
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	f023 020f 	bic.w	r2, r3, #15
 8004f8e:	4965      	ldr	r1, [pc, #404]	; (8005124 <HAL_RCC_ClockConfig+0x1c4>)
 8004f90:	683b      	ldr	r3, [r7, #0]
 8004f92:	4313      	orrs	r3, r2
 8004f94:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004f96:	4b63      	ldr	r3, [pc, #396]	; (8005124 <HAL_RCC_ClockConfig+0x1c4>)
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	f003 030f 	and.w	r3, r3, #15
 8004f9e:	683a      	ldr	r2, [r7, #0]
 8004fa0:	429a      	cmp	r2, r3
 8004fa2:	d001      	beq.n	8004fa8 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004fa4:	2301      	movs	r3, #1
 8004fa6:	e0b8      	b.n	800511a <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	f003 0302 	and.w	r3, r3, #2
 8004fb0:	2b00      	cmp	r3, #0
 8004fb2:	d020      	beq.n	8004ff6 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	f003 0304 	and.w	r3, r3, #4
 8004fbc:	2b00      	cmp	r3, #0
 8004fbe:	d005      	beq.n	8004fcc <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004fc0:	4b59      	ldr	r3, [pc, #356]	; (8005128 <HAL_RCC_ClockConfig+0x1c8>)
 8004fc2:	689b      	ldr	r3, [r3, #8]
 8004fc4:	4a58      	ldr	r2, [pc, #352]	; (8005128 <HAL_RCC_ClockConfig+0x1c8>)
 8004fc6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004fca:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	f003 0308 	and.w	r3, r3, #8
 8004fd4:	2b00      	cmp	r3, #0
 8004fd6:	d005      	beq.n	8004fe4 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004fd8:	4b53      	ldr	r3, [pc, #332]	; (8005128 <HAL_RCC_ClockConfig+0x1c8>)
 8004fda:	689b      	ldr	r3, [r3, #8]
 8004fdc:	4a52      	ldr	r2, [pc, #328]	; (8005128 <HAL_RCC_ClockConfig+0x1c8>)
 8004fde:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004fe2:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004fe4:	4b50      	ldr	r3, [pc, #320]	; (8005128 <HAL_RCC_ClockConfig+0x1c8>)
 8004fe6:	689b      	ldr	r3, [r3, #8]
 8004fe8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	689b      	ldr	r3, [r3, #8]
 8004ff0:	494d      	ldr	r1, [pc, #308]	; (8005128 <HAL_RCC_ClockConfig+0x1c8>)
 8004ff2:	4313      	orrs	r3, r2
 8004ff4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	f003 0301 	and.w	r3, r3, #1
 8004ffe:	2b00      	cmp	r3, #0
 8005000:	d040      	beq.n	8005084 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	685b      	ldr	r3, [r3, #4]
 8005006:	2b01      	cmp	r3, #1
 8005008:	d107      	bne.n	800501a <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800500a:	4b47      	ldr	r3, [pc, #284]	; (8005128 <HAL_RCC_ClockConfig+0x1c8>)
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005012:	2b00      	cmp	r3, #0
 8005014:	d115      	bne.n	8005042 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8005016:	2301      	movs	r3, #1
 8005018:	e07f      	b.n	800511a <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	685b      	ldr	r3, [r3, #4]
 800501e:	2b02      	cmp	r3, #2
 8005020:	d107      	bne.n	8005032 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005022:	4b41      	ldr	r3, [pc, #260]	; (8005128 <HAL_RCC_ClockConfig+0x1c8>)
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800502a:	2b00      	cmp	r3, #0
 800502c:	d109      	bne.n	8005042 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800502e:	2301      	movs	r3, #1
 8005030:	e073      	b.n	800511a <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005032:	4b3d      	ldr	r3, [pc, #244]	; (8005128 <HAL_RCC_ClockConfig+0x1c8>)
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	f003 0302 	and.w	r3, r3, #2
 800503a:	2b00      	cmp	r3, #0
 800503c:	d101      	bne.n	8005042 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800503e:	2301      	movs	r3, #1
 8005040:	e06b      	b.n	800511a <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005042:	4b39      	ldr	r3, [pc, #228]	; (8005128 <HAL_RCC_ClockConfig+0x1c8>)
 8005044:	689b      	ldr	r3, [r3, #8]
 8005046:	f023 0203 	bic.w	r2, r3, #3
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	685b      	ldr	r3, [r3, #4]
 800504e:	4936      	ldr	r1, [pc, #216]	; (8005128 <HAL_RCC_ClockConfig+0x1c8>)
 8005050:	4313      	orrs	r3, r2
 8005052:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005054:	f7fd fd94 	bl	8002b80 <HAL_GetTick>
 8005058:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800505a:	e00a      	b.n	8005072 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800505c:	f7fd fd90 	bl	8002b80 <HAL_GetTick>
 8005060:	4602      	mov	r2, r0
 8005062:	68fb      	ldr	r3, [r7, #12]
 8005064:	1ad3      	subs	r3, r2, r3
 8005066:	f241 3288 	movw	r2, #5000	; 0x1388
 800506a:	4293      	cmp	r3, r2
 800506c:	d901      	bls.n	8005072 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 800506e:	2303      	movs	r3, #3
 8005070:	e053      	b.n	800511a <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005072:	4b2d      	ldr	r3, [pc, #180]	; (8005128 <HAL_RCC_ClockConfig+0x1c8>)
 8005074:	689b      	ldr	r3, [r3, #8]
 8005076:	f003 020c 	and.w	r2, r3, #12
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	685b      	ldr	r3, [r3, #4]
 800507e:	009b      	lsls	r3, r3, #2
 8005080:	429a      	cmp	r2, r3
 8005082:	d1eb      	bne.n	800505c <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005084:	4b27      	ldr	r3, [pc, #156]	; (8005124 <HAL_RCC_ClockConfig+0x1c4>)
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	f003 030f 	and.w	r3, r3, #15
 800508c:	683a      	ldr	r2, [r7, #0]
 800508e:	429a      	cmp	r2, r3
 8005090:	d210      	bcs.n	80050b4 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005092:	4b24      	ldr	r3, [pc, #144]	; (8005124 <HAL_RCC_ClockConfig+0x1c4>)
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	f023 020f 	bic.w	r2, r3, #15
 800509a:	4922      	ldr	r1, [pc, #136]	; (8005124 <HAL_RCC_ClockConfig+0x1c4>)
 800509c:	683b      	ldr	r3, [r7, #0]
 800509e:	4313      	orrs	r3, r2
 80050a0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80050a2:	4b20      	ldr	r3, [pc, #128]	; (8005124 <HAL_RCC_ClockConfig+0x1c4>)
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	f003 030f 	and.w	r3, r3, #15
 80050aa:	683a      	ldr	r2, [r7, #0]
 80050ac:	429a      	cmp	r2, r3
 80050ae:	d001      	beq.n	80050b4 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 80050b0:	2301      	movs	r3, #1
 80050b2:	e032      	b.n	800511a <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	f003 0304 	and.w	r3, r3, #4
 80050bc:	2b00      	cmp	r3, #0
 80050be:	d008      	beq.n	80050d2 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80050c0:	4b19      	ldr	r3, [pc, #100]	; (8005128 <HAL_RCC_ClockConfig+0x1c8>)
 80050c2:	689b      	ldr	r3, [r3, #8]
 80050c4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	68db      	ldr	r3, [r3, #12]
 80050cc:	4916      	ldr	r1, [pc, #88]	; (8005128 <HAL_RCC_ClockConfig+0x1c8>)
 80050ce:	4313      	orrs	r3, r2
 80050d0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	f003 0308 	and.w	r3, r3, #8
 80050da:	2b00      	cmp	r3, #0
 80050dc:	d009      	beq.n	80050f2 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80050de:	4b12      	ldr	r3, [pc, #72]	; (8005128 <HAL_RCC_ClockConfig+0x1c8>)
 80050e0:	689b      	ldr	r3, [r3, #8]
 80050e2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	691b      	ldr	r3, [r3, #16]
 80050ea:	00db      	lsls	r3, r3, #3
 80050ec:	490e      	ldr	r1, [pc, #56]	; (8005128 <HAL_RCC_ClockConfig+0x1c8>)
 80050ee:	4313      	orrs	r3, r2
 80050f0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80050f2:	f000 f821 	bl	8005138 <HAL_RCC_GetSysClockFreq>
 80050f6:	4602      	mov	r2, r0
 80050f8:	4b0b      	ldr	r3, [pc, #44]	; (8005128 <HAL_RCC_ClockConfig+0x1c8>)
 80050fa:	689b      	ldr	r3, [r3, #8]
 80050fc:	091b      	lsrs	r3, r3, #4
 80050fe:	f003 030f 	and.w	r3, r3, #15
 8005102:	490a      	ldr	r1, [pc, #40]	; (800512c <HAL_RCC_ClockConfig+0x1cc>)
 8005104:	5ccb      	ldrb	r3, [r1, r3]
 8005106:	fa22 f303 	lsr.w	r3, r2, r3
 800510a:	4a09      	ldr	r2, [pc, #36]	; (8005130 <HAL_RCC_ClockConfig+0x1d0>)
 800510c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800510e:	4b09      	ldr	r3, [pc, #36]	; (8005134 <HAL_RCC_ClockConfig+0x1d4>)
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	4618      	mov	r0, r3
 8005114:	f7fc fe72 	bl	8001dfc <HAL_InitTick>

  return HAL_OK;
 8005118:	2300      	movs	r3, #0
}
 800511a:	4618      	mov	r0, r3
 800511c:	3710      	adds	r7, #16
 800511e:	46bd      	mov	sp, r7
 8005120:	bd80      	pop	{r7, pc}
 8005122:	bf00      	nop
 8005124:	40023c00 	.word	0x40023c00
 8005128:	40023800 	.word	0x40023800
 800512c:	0800bdcc 	.word	0x0800bdcc
 8005130:	20000000 	.word	0x20000000
 8005134:	20000004 	.word	0x20000004

08005138 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005138:	b5b0      	push	{r4, r5, r7, lr}
 800513a:	b084      	sub	sp, #16
 800513c:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 800513e:	2100      	movs	r1, #0
 8005140:	6079      	str	r1, [r7, #4]
 8005142:	2100      	movs	r1, #0
 8005144:	60f9      	str	r1, [r7, #12]
 8005146:	2100      	movs	r1, #0
 8005148:	6039      	str	r1, [r7, #0]
  uint32_t sysclockfreq = 0;
 800514a:	2100      	movs	r1, #0
 800514c:	60b9      	str	r1, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800514e:	4952      	ldr	r1, [pc, #328]	; (8005298 <HAL_RCC_GetSysClockFreq+0x160>)
 8005150:	6889      	ldr	r1, [r1, #8]
 8005152:	f001 010c 	and.w	r1, r1, #12
 8005156:	2908      	cmp	r1, #8
 8005158:	d00d      	beq.n	8005176 <HAL_RCC_GetSysClockFreq+0x3e>
 800515a:	2908      	cmp	r1, #8
 800515c:	f200 8094 	bhi.w	8005288 <HAL_RCC_GetSysClockFreq+0x150>
 8005160:	2900      	cmp	r1, #0
 8005162:	d002      	beq.n	800516a <HAL_RCC_GetSysClockFreq+0x32>
 8005164:	2904      	cmp	r1, #4
 8005166:	d003      	beq.n	8005170 <HAL_RCC_GetSysClockFreq+0x38>
 8005168:	e08e      	b.n	8005288 <HAL_RCC_GetSysClockFreq+0x150>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800516a:	4b4c      	ldr	r3, [pc, #304]	; (800529c <HAL_RCC_GetSysClockFreq+0x164>)
 800516c:	60bb      	str	r3, [r7, #8]
      break;
 800516e:	e08e      	b.n	800528e <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005170:	4b4b      	ldr	r3, [pc, #300]	; (80052a0 <HAL_RCC_GetSysClockFreq+0x168>)
 8005172:	60bb      	str	r3, [r7, #8]
      break;
 8005174:	e08b      	b.n	800528e <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005176:	4948      	ldr	r1, [pc, #288]	; (8005298 <HAL_RCC_GetSysClockFreq+0x160>)
 8005178:	6849      	ldr	r1, [r1, #4]
 800517a:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 800517e:	6079      	str	r1, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8005180:	4945      	ldr	r1, [pc, #276]	; (8005298 <HAL_RCC_GetSysClockFreq+0x160>)
 8005182:	6849      	ldr	r1, [r1, #4]
 8005184:	f401 0180 	and.w	r1, r1, #4194304	; 0x400000
 8005188:	2900      	cmp	r1, #0
 800518a:	d024      	beq.n	80051d6 <HAL_RCC_GetSysClockFreq+0x9e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800518c:	4942      	ldr	r1, [pc, #264]	; (8005298 <HAL_RCC_GetSysClockFreq+0x160>)
 800518e:	6849      	ldr	r1, [r1, #4]
 8005190:	0989      	lsrs	r1, r1, #6
 8005192:	4608      	mov	r0, r1
 8005194:	f04f 0100 	mov.w	r1, #0
 8005198:	f240 14ff 	movw	r4, #511	; 0x1ff
 800519c:	f04f 0500 	mov.w	r5, #0
 80051a0:	ea00 0204 	and.w	r2, r0, r4
 80051a4:	ea01 0305 	and.w	r3, r1, r5
 80051a8:	493d      	ldr	r1, [pc, #244]	; (80052a0 <HAL_RCC_GetSysClockFreq+0x168>)
 80051aa:	fb01 f003 	mul.w	r0, r1, r3
 80051ae:	2100      	movs	r1, #0
 80051b0:	fb01 f102 	mul.w	r1, r1, r2
 80051b4:	1844      	adds	r4, r0, r1
 80051b6:	493a      	ldr	r1, [pc, #232]	; (80052a0 <HAL_RCC_GetSysClockFreq+0x168>)
 80051b8:	fba2 0101 	umull	r0, r1, r2, r1
 80051bc:	1863      	adds	r3, r4, r1
 80051be:	4619      	mov	r1, r3
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	461a      	mov	r2, r3
 80051c4:	f04f 0300 	mov.w	r3, #0
 80051c8:	f7fb f892 	bl	80002f0 <__aeabi_uldivmod>
 80051cc:	4602      	mov	r2, r0
 80051ce:	460b      	mov	r3, r1
 80051d0:	4613      	mov	r3, r2
 80051d2:	60fb      	str	r3, [r7, #12]
 80051d4:	e04a      	b.n	800526c <HAL_RCC_GetSysClockFreq+0x134>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80051d6:	4b30      	ldr	r3, [pc, #192]	; (8005298 <HAL_RCC_GetSysClockFreq+0x160>)
 80051d8:	685b      	ldr	r3, [r3, #4]
 80051da:	099b      	lsrs	r3, r3, #6
 80051dc:	461a      	mov	r2, r3
 80051de:	f04f 0300 	mov.w	r3, #0
 80051e2:	f240 10ff 	movw	r0, #511	; 0x1ff
 80051e6:	f04f 0100 	mov.w	r1, #0
 80051ea:	ea02 0400 	and.w	r4, r2, r0
 80051ee:	ea03 0501 	and.w	r5, r3, r1
 80051f2:	4620      	mov	r0, r4
 80051f4:	4629      	mov	r1, r5
 80051f6:	f04f 0200 	mov.w	r2, #0
 80051fa:	f04f 0300 	mov.w	r3, #0
 80051fe:	014b      	lsls	r3, r1, #5
 8005200:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8005204:	0142      	lsls	r2, r0, #5
 8005206:	4610      	mov	r0, r2
 8005208:	4619      	mov	r1, r3
 800520a:	1b00      	subs	r0, r0, r4
 800520c:	eb61 0105 	sbc.w	r1, r1, r5
 8005210:	f04f 0200 	mov.w	r2, #0
 8005214:	f04f 0300 	mov.w	r3, #0
 8005218:	018b      	lsls	r3, r1, #6
 800521a:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 800521e:	0182      	lsls	r2, r0, #6
 8005220:	1a12      	subs	r2, r2, r0
 8005222:	eb63 0301 	sbc.w	r3, r3, r1
 8005226:	f04f 0000 	mov.w	r0, #0
 800522a:	f04f 0100 	mov.w	r1, #0
 800522e:	00d9      	lsls	r1, r3, #3
 8005230:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8005234:	00d0      	lsls	r0, r2, #3
 8005236:	4602      	mov	r2, r0
 8005238:	460b      	mov	r3, r1
 800523a:	1912      	adds	r2, r2, r4
 800523c:	eb45 0303 	adc.w	r3, r5, r3
 8005240:	f04f 0000 	mov.w	r0, #0
 8005244:	f04f 0100 	mov.w	r1, #0
 8005248:	0299      	lsls	r1, r3, #10
 800524a:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 800524e:	0290      	lsls	r0, r2, #10
 8005250:	4602      	mov	r2, r0
 8005252:	460b      	mov	r3, r1
 8005254:	4610      	mov	r0, r2
 8005256:	4619      	mov	r1, r3
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	461a      	mov	r2, r3
 800525c:	f04f 0300 	mov.w	r3, #0
 8005260:	f7fb f846 	bl	80002f0 <__aeabi_uldivmod>
 8005264:	4602      	mov	r2, r0
 8005266:	460b      	mov	r3, r1
 8005268:	4613      	mov	r3, r2
 800526a:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 800526c:	4b0a      	ldr	r3, [pc, #40]	; (8005298 <HAL_RCC_GetSysClockFreq+0x160>)
 800526e:	685b      	ldr	r3, [r3, #4]
 8005270:	0c1b      	lsrs	r3, r3, #16
 8005272:	f003 0303 	and.w	r3, r3, #3
 8005276:	3301      	adds	r3, #1
 8005278:	005b      	lsls	r3, r3, #1
 800527a:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco / pllp;
 800527c:	68fa      	ldr	r2, [r7, #12]
 800527e:	683b      	ldr	r3, [r7, #0]
 8005280:	fbb2 f3f3 	udiv	r3, r2, r3
 8005284:	60bb      	str	r3, [r7, #8]
      break;
 8005286:	e002      	b.n	800528e <HAL_RCC_GetSysClockFreq+0x156>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005288:	4b04      	ldr	r3, [pc, #16]	; (800529c <HAL_RCC_GetSysClockFreq+0x164>)
 800528a:	60bb      	str	r3, [r7, #8]
      break;
 800528c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800528e:	68bb      	ldr	r3, [r7, #8]
}
 8005290:	4618      	mov	r0, r3
 8005292:	3710      	adds	r7, #16
 8005294:	46bd      	mov	sp, r7
 8005296:	bdb0      	pop	{r4, r5, r7, pc}
 8005298:	40023800 	.word	0x40023800
 800529c:	00f42400 	.word	0x00f42400
 80052a0:	017d7840 	.word	0x017d7840

080052a4 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80052a4:	b480      	push	{r7}
 80052a6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80052a8:	4b03      	ldr	r3, [pc, #12]	; (80052b8 <HAL_RCC_GetHCLKFreq+0x14>)
 80052aa:	681b      	ldr	r3, [r3, #0]
}
 80052ac:	4618      	mov	r0, r3
 80052ae:	46bd      	mov	sp, r7
 80052b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052b4:	4770      	bx	lr
 80052b6:	bf00      	nop
 80052b8:	20000000 	.word	0x20000000

080052bc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80052bc:	b580      	push	{r7, lr}
 80052be:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80052c0:	f7ff fff0 	bl	80052a4 <HAL_RCC_GetHCLKFreq>
 80052c4:	4602      	mov	r2, r0
 80052c6:	4b05      	ldr	r3, [pc, #20]	; (80052dc <HAL_RCC_GetPCLK1Freq+0x20>)
 80052c8:	689b      	ldr	r3, [r3, #8]
 80052ca:	0a9b      	lsrs	r3, r3, #10
 80052cc:	f003 0307 	and.w	r3, r3, #7
 80052d0:	4903      	ldr	r1, [pc, #12]	; (80052e0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80052d2:	5ccb      	ldrb	r3, [r1, r3]
 80052d4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80052d8:	4618      	mov	r0, r3
 80052da:	bd80      	pop	{r7, pc}
 80052dc:	40023800 	.word	0x40023800
 80052e0:	0800bddc 	.word	0x0800bddc

080052e4 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80052e4:	b480      	push	{r7}
 80052e6:	b083      	sub	sp, #12
 80052e8:	af00      	add	r7, sp, #0
 80052ea:	6078      	str	r0, [r7, #4]
 80052ec:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	220f      	movs	r2, #15
 80052f2:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80052f4:	4b12      	ldr	r3, [pc, #72]	; (8005340 <HAL_RCC_GetClockConfig+0x5c>)
 80052f6:	689b      	ldr	r3, [r3, #8]
 80052f8:	f003 0203 	and.w	r2, r3, #3
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8005300:	4b0f      	ldr	r3, [pc, #60]	; (8005340 <HAL_RCC_GetClockConfig+0x5c>)
 8005302:	689b      	ldr	r3, [r3, #8]
 8005304:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 800530c:	4b0c      	ldr	r3, [pc, #48]	; (8005340 <HAL_RCC_GetClockConfig+0x5c>)
 800530e:	689b      	ldr	r3, [r3, #8]
 8005310:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8005318:	4b09      	ldr	r3, [pc, #36]	; (8005340 <HAL_RCC_GetClockConfig+0x5c>)
 800531a:	689b      	ldr	r3, [r3, #8]
 800531c:	08db      	lsrs	r3, r3, #3
 800531e:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8005326:	4b07      	ldr	r3, [pc, #28]	; (8005344 <HAL_RCC_GetClockConfig+0x60>)
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	f003 020f 	and.w	r2, r3, #15
 800532e:	683b      	ldr	r3, [r7, #0]
 8005330:	601a      	str	r2, [r3, #0]
}
 8005332:	bf00      	nop
 8005334:	370c      	adds	r7, #12
 8005336:	46bd      	mov	sp, r7
 8005338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800533c:	4770      	bx	lr
 800533e:	bf00      	nop
 8005340:	40023800 	.word	0x40023800
 8005344:	40023c00 	.word	0x40023c00

08005348 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005348:	b580      	push	{r7, lr}
 800534a:	b088      	sub	sp, #32
 800534c:	af00      	add	r7, sp, #0
 800534e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8005350:	2300      	movs	r3, #0
 8005352:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8005354:	2300      	movs	r3, #0
 8005356:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8005358:	2300      	movs	r3, #0
 800535a:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 800535c:	2300      	movs	r3, #0
 800535e:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8005360:	2300      	movs	r3, #0
 8005362:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	f003 0301 	and.w	r3, r3, #1
 800536c:	2b00      	cmp	r3, #0
 800536e:	d012      	beq.n	8005396 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8005370:	4b69      	ldr	r3, [pc, #420]	; (8005518 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005372:	689b      	ldr	r3, [r3, #8]
 8005374:	4a68      	ldr	r2, [pc, #416]	; (8005518 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005376:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 800537a:	6093      	str	r3, [r2, #8]
 800537c:	4b66      	ldr	r3, [pc, #408]	; (8005518 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800537e:	689a      	ldr	r2, [r3, #8]
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005384:	4964      	ldr	r1, [pc, #400]	; (8005518 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005386:	4313      	orrs	r3, r2
 8005388:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800538e:	2b00      	cmp	r3, #0
 8005390:	d101      	bne.n	8005396 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8005392:	2301      	movs	r3, #1
 8005394:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800539e:	2b00      	cmp	r3, #0
 80053a0:	d017      	beq.n	80053d2 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80053a2:	4b5d      	ldr	r3, [pc, #372]	; (8005518 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80053a4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80053a8:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80053b0:	4959      	ldr	r1, [pc, #356]	; (8005518 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80053b2:	4313      	orrs	r3, r2
 80053b4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80053bc:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80053c0:	d101      	bne.n	80053c6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 80053c2:	2301      	movs	r3, #1
 80053c4:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80053ca:	2b00      	cmp	r3, #0
 80053cc:	d101      	bne.n	80053d2 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 80053ce:	2301      	movs	r3, #1
 80053d0:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80053da:	2b00      	cmp	r3, #0
 80053dc:	d017      	beq.n	800540e <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80053de:	4b4e      	ldr	r3, [pc, #312]	; (8005518 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80053e0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80053e4:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053ec:	494a      	ldr	r1, [pc, #296]	; (8005518 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80053ee:	4313      	orrs	r3, r2
 80053f0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053f8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80053fc:	d101      	bne.n	8005402 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 80053fe:	2301      	movs	r3, #1
 8005400:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005406:	2b00      	cmp	r3, #0
 8005408:	d101      	bne.n	800540e <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 800540a:	2301      	movs	r3, #1
 800540c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005416:	2b00      	cmp	r3, #0
 8005418:	d001      	beq.n	800541e <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 800541a:	2301      	movs	r3, #1
 800541c:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	f003 0320 	and.w	r3, r3, #32
 8005426:	2b00      	cmp	r3, #0
 8005428:	f000 808b 	beq.w	8005542 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800542c:	4b3a      	ldr	r3, [pc, #232]	; (8005518 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800542e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005430:	4a39      	ldr	r2, [pc, #228]	; (8005518 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005432:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005436:	6413      	str	r3, [r2, #64]	; 0x40
 8005438:	4b37      	ldr	r3, [pc, #220]	; (8005518 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800543a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800543c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005440:	60bb      	str	r3, [r7, #8]
 8005442:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8005444:	4b35      	ldr	r3, [pc, #212]	; (800551c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	4a34      	ldr	r2, [pc, #208]	; (800551c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800544a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800544e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005450:	f7fd fb96 	bl	8002b80 <HAL_GetTick>
 8005454:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8005456:	e008      	b.n	800546a <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005458:	f7fd fb92 	bl	8002b80 <HAL_GetTick>
 800545c:	4602      	mov	r2, r0
 800545e:	697b      	ldr	r3, [r7, #20]
 8005460:	1ad3      	subs	r3, r2, r3
 8005462:	2b64      	cmp	r3, #100	; 0x64
 8005464:	d901      	bls.n	800546a <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8005466:	2303      	movs	r3, #3
 8005468:	e38f      	b.n	8005b8a <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800546a:	4b2c      	ldr	r3, [pc, #176]	; (800551c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005472:	2b00      	cmp	r3, #0
 8005474:	d0f0      	beq.n	8005458 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005476:	4b28      	ldr	r3, [pc, #160]	; (8005518 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005478:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800547a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800547e:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005480:	693b      	ldr	r3, [r7, #16]
 8005482:	2b00      	cmp	r3, #0
 8005484:	d035      	beq.n	80054f2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800548a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800548e:	693a      	ldr	r2, [r7, #16]
 8005490:	429a      	cmp	r2, r3
 8005492:	d02e      	beq.n	80054f2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005494:	4b20      	ldr	r3, [pc, #128]	; (8005518 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005496:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005498:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800549c:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800549e:	4b1e      	ldr	r3, [pc, #120]	; (8005518 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80054a0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80054a2:	4a1d      	ldr	r2, [pc, #116]	; (8005518 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80054a4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80054a8:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 80054aa:	4b1b      	ldr	r3, [pc, #108]	; (8005518 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80054ac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80054ae:	4a1a      	ldr	r2, [pc, #104]	; (8005518 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80054b0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80054b4:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 80054b6:	4a18      	ldr	r2, [pc, #96]	; (8005518 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80054b8:	693b      	ldr	r3, [r7, #16]
 80054ba:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80054bc:	4b16      	ldr	r3, [pc, #88]	; (8005518 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80054be:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80054c0:	f003 0301 	and.w	r3, r3, #1
 80054c4:	2b01      	cmp	r3, #1
 80054c6:	d114      	bne.n	80054f2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80054c8:	f7fd fb5a 	bl	8002b80 <HAL_GetTick>
 80054cc:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80054ce:	e00a      	b.n	80054e6 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80054d0:	f7fd fb56 	bl	8002b80 <HAL_GetTick>
 80054d4:	4602      	mov	r2, r0
 80054d6:	697b      	ldr	r3, [r7, #20]
 80054d8:	1ad3      	subs	r3, r2, r3
 80054da:	f241 3288 	movw	r2, #5000	; 0x1388
 80054de:	4293      	cmp	r3, r2
 80054e0:	d901      	bls.n	80054e6 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 80054e2:	2303      	movs	r3, #3
 80054e4:	e351      	b.n	8005b8a <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80054e6:	4b0c      	ldr	r3, [pc, #48]	; (8005518 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80054e8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80054ea:	f003 0302 	and.w	r3, r3, #2
 80054ee:	2b00      	cmp	r3, #0
 80054f0:	d0ee      	beq.n	80054d0 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80054f6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80054fa:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80054fe:	d111      	bne.n	8005524 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8005500:	4b05      	ldr	r3, [pc, #20]	; (8005518 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005502:	689b      	ldr	r3, [r3, #8]
 8005504:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800550c:	4b04      	ldr	r3, [pc, #16]	; (8005520 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 800550e:	400b      	ands	r3, r1
 8005510:	4901      	ldr	r1, [pc, #4]	; (8005518 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005512:	4313      	orrs	r3, r2
 8005514:	608b      	str	r3, [r1, #8]
 8005516:	e00b      	b.n	8005530 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8005518:	40023800 	.word	0x40023800
 800551c:	40007000 	.word	0x40007000
 8005520:	0ffffcff 	.word	0x0ffffcff
 8005524:	4bb3      	ldr	r3, [pc, #716]	; (80057f4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005526:	689b      	ldr	r3, [r3, #8]
 8005528:	4ab2      	ldr	r2, [pc, #712]	; (80057f4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800552a:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 800552e:	6093      	str	r3, [r2, #8]
 8005530:	4bb0      	ldr	r3, [pc, #704]	; (80057f4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005532:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005538:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800553c:	49ad      	ldr	r1, [pc, #692]	; (80057f4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800553e:	4313      	orrs	r3, r2
 8005540:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	f003 0310 	and.w	r3, r3, #16
 800554a:	2b00      	cmp	r3, #0
 800554c:	d010      	beq.n	8005570 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800554e:	4ba9      	ldr	r3, [pc, #676]	; (80057f4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005550:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005554:	4aa7      	ldr	r2, [pc, #668]	; (80057f4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005556:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800555a:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 800555e:	4ba5      	ldr	r3, [pc, #660]	; (80057f4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005560:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005568:	49a2      	ldr	r1, [pc, #648]	; (80057f4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800556a:	4313      	orrs	r3, r2
 800556c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005578:	2b00      	cmp	r3, #0
 800557a:	d00a      	beq.n	8005592 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800557c:	4b9d      	ldr	r3, [pc, #628]	; (80057f4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800557e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005582:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800558a:	499a      	ldr	r1, [pc, #616]	; (80057f4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800558c:	4313      	orrs	r3, r2
 800558e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800559a:	2b00      	cmp	r3, #0
 800559c:	d00a      	beq.n	80055b4 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800559e:	4b95      	ldr	r3, [pc, #596]	; (80057f4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80055a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80055a4:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80055ac:	4991      	ldr	r1, [pc, #580]	; (80057f4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80055ae:	4313      	orrs	r3, r2
 80055b0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80055bc:	2b00      	cmp	r3, #0
 80055be:	d00a      	beq.n	80055d6 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80055c0:	4b8c      	ldr	r3, [pc, #560]	; (80057f4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80055c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80055c6:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80055ce:	4989      	ldr	r1, [pc, #548]	; (80057f4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80055d0:	4313      	orrs	r3, r2
 80055d2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80055de:	2b00      	cmp	r3, #0
 80055e0:	d00a      	beq.n	80055f8 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80055e2:	4b84      	ldr	r3, [pc, #528]	; (80057f4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80055e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80055e8:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80055f0:	4980      	ldr	r1, [pc, #512]	; (80057f4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80055f2:	4313      	orrs	r3, r2
 80055f4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005600:	2b00      	cmp	r3, #0
 8005602:	d00a      	beq.n	800561a <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005604:	4b7b      	ldr	r3, [pc, #492]	; (80057f4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005606:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800560a:	f023 0203 	bic.w	r2, r3, #3
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005612:	4978      	ldr	r1, [pc, #480]	; (80057f4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005614:	4313      	orrs	r3, r2
 8005616:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005622:	2b00      	cmp	r3, #0
 8005624:	d00a      	beq.n	800563c <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005626:	4b73      	ldr	r3, [pc, #460]	; (80057f4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005628:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800562c:	f023 020c 	bic.w	r2, r3, #12
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005634:	496f      	ldr	r1, [pc, #444]	; (80057f4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005636:	4313      	orrs	r3, r2
 8005638:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005644:	2b00      	cmp	r3, #0
 8005646:	d00a      	beq.n	800565e <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005648:	4b6a      	ldr	r3, [pc, #424]	; (80057f4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800564a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800564e:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005656:	4967      	ldr	r1, [pc, #412]	; (80057f4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005658:	4313      	orrs	r3, r2
 800565a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005666:	2b00      	cmp	r3, #0
 8005668:	d00a      	beq.n	8005680 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800566a:	4b62      	ldr	r3, [pc, #392]	; (80057f4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800566c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005670:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005678:	495e      	ldr	r1, [pc, #376]	; (80057f4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800567a:	4313      	orrs	r3, r2
 800567c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005688:	2b00      	cmp	r3, #0
 800568a:	d00a      	beq.n	80056a2 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800568c:	4b59      	ldr	r3, [pc, #356]	; (80057f4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800568e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005692:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800569a:	4956      	ldr	r1, [pc, #344]	; (80057f4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800569c:	4313      	orrs	r3, r2
 800569e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80056aa:	2b00      	cmp	r3, #0
 80056ac:	d00a      	beq.n	80056c4 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 80056ae:	4b51      	ldr	r3, [pc, #324]	; (80057f4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80056b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80056b4:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80056bc:	494d      	ldr	r1, [pc, #308]	; (80057f4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80056be:	4313      	orrs	r3, r2
 80056c0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80056cc:	2b00      	cmp	r3, #0
 80056ce:	d00a      	beq.n	80056e6 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 80056d0:	4b48      	ldr	r3, [pc, #288]	; (80057f4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80056d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80056d6:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80056de:	4945      	ldr	r1, [pc, #276]	; (80057f4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80056e0:	4313      	orrs	r3, r2
 80056e2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80056ee:	2b00      	cmp	r3, #0
 80056f0:	d00a      	beq.n	8005708 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 80056f2:	4b40      	ldr	r3, [pc, #256]	; (80057f4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80056f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80056f8:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005700:	493c      	ldr	r1, [pc, #240]	; (80057f4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005702:	4313      	orrs	r3, r2
 8005704:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005710:	2b00      	cmp	r3, #0
 8005712:	d00a      	beq.n	800572a <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8005714:	4b37      	ldr	r3, [pc, #220]	; (80057f4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005716:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800571a:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005722:	4934      	ldr	r1, [pc, #208]	; (80057f4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005724:	4313      	orrs	r3, r2
 8005726:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005732:	2b00      	cmp	r3, #0
 8005734:	d011      	beq.n	800575a <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8005736:	4b2f      	ldr	r3, [pc, #188]	; (80057f4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005738:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800573c:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005744:	492b      	ldr	r1, [pc, #172]	; (80057f4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005746:	4313      	orrs	r3, r2
 8005748:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005750:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005754:	d101      	bne.n	800575a <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8005756:	2301      	movs	r3, #1
 8005758:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	f003 0308 	and.w	r3, r3, #8
 8005762:	2b00      	cmp	r3, #0
 8005764:	d001      	beq.n	800576a <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8005766:	2301      	movs	r3, #1
 8005768:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005772:	2b00      	cmp	r3, #0
 8005774:	d00a      	beq.n	800578c <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005776:	4b1f      	ldr	r3, [pc, #124]	; (80057f4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005778:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800577c:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005784:	491b      	ldr	r1, [pc, #108]	; (80057f4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005786:	4313      	orrs	r3, r2
 8005788:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005794:	2b00      	cmp	r3, #0
 8005796:	d00b      	beq.n	80057b0 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8005798:	4b16      	ldr	r3, [pc, #88]	; (80057f4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800579a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800579e:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80057a8:	4912      	ldr	r1, [pc, #72]	; (80057f4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80057aa:	4313      	orrs	r3, r2
 80057ac:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80057b8:	2b00      	cmp	r3, #0
 80057ba:	d00b      	beq.n	80057d4 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 80057bc:	4b0d      	ldr	r3, [pc, #52]	; (80057f4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80057be:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80057c2:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80057cc:	4909      	ldr	r1, [pc, #36]	; (80057f4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80057ce:	4313      	orrs	r3, r2
 80057d0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80057dc:	2b00      	cmp	r3, #0
 80057de:	d00f      	beq.n	8005800 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80057e0:	4b04      	ldr	r3, [pc, #16]	; (80057f4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80057e2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80057e6:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80057f0:	e002      	b.n	80057f8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
 80057f2:	bf00      	nop
 80057f4:	40023800 	.word	0x40023800
 80057f8:	4986      	ldr	r1, [pc, #536]	; (8005a14 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80057fa:	4313      	orrs	r3, r2
 80057fc:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005808:	2b00      	cmp	r3, #0
 800580a:	d00b      	beq.n	8005824 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 800580c:	4b81      	ldr	r3, [pc, #516]	; (8005a14 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800580e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005812:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800581c:	497d      	ldr	r1, [pc, #500]	; (8005a14 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800581e:	4313      	orrs	r3, r2
 8005820:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8005824:	69fb      	ldr	r3, [r7, #28]
 8005826:	2b01      	cmp	r3, #1
 8005828:	d006      	beq.n	8005838 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005832:	2b00      	cmp	r3, #0
 8005834:	f000 80d6 	beq.w	80059e4 <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8005838:	4b76      	ldr	r3, [pc, #472]	; (8005a14 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	4a75      	ldr	r2, [pc, #468]	; (8005a14 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800583e:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8005842:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005844:	f7fd f99c 	bl	8002b80 <HAL_GetTick>
 8005848:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800584a:	e008      	b.n	800585e <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800584c:	f7fd f998 	bl	8002b80 <HAL_GetTick>
 8005850:	4602      	mov	r2, r0
 8005852:	697b      	ldr	r3, [r7, #20]
 8005854:	1ad3      	subs	r3, r2, r3
 8005856:	2b64      	cmp	r3, #100	; 0x64
 8005858:	d901      	bls.n	800585e <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800585a:	2303      	movs	r3, #3
 800585c:	e195      	b.n	8005b8a <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800585e:	4b6d      	ldr	r3, [pc, #436]	; (8005a14 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005866:	2b00      	cmp	r3, #0
 8005868:	d1f0      	bne.n	800584c <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	f003 0301 	and.w	r3, r3, #1
 8005872:	2b00      	cmp	r3, #0
 8005874:	d021      	beq.n	80058ba <HAL_RCCEx_PeriphCLKConfig+0x572>
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800587a:	2b00      	cmp	r3, #0
 800587c:	d11d      	bne.n	80058ba <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800587e:	4b65      	ldr	r3, [pc, #404]	; (8005a14 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005880:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005884:	0c1b      	lsrs	r3, r3, #16
 8005886:	f003 0303 	and.w	r3, r3, #3
 800588a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800588c:	4b61      	ldr	r3, [pc, #388]	; (8005a14 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800588e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005892:	0e1b      	lsrs	r3, r3, #24
 8005894:	f003 030f 	and.w	r3, r3, #15
 8005898:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	685b      	ldr	r3, [r3, #4]
 800589e:	019a      	lsls	r2, r3, #6
 80058a0:	693b      	ldr	r3, [r7, #16]
 80058a2:	041b      	lsls	r3, r3, #16
 80058a4:	431a      	orrs	r2, r3
 80058a6:	68fb      	ldr	r3, [r7, #12]
 80058a8:	061b      	lsls	r3, r3, #24
 80058aa:	431a      	orrs	r2, r3
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	689b      	ldr	r3, [r3, #8]
 80058b0:	071b      	lsls	r3, r3, #28
 80058b2:	4958      	ldr	r1, [pc, #352]	; (8005a14 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80058b4:	4313      	orrs	r3, r2
 80058b6:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80058c2:	2b00      	cmp	r3, #0
 80058c4:	d004      	beq.n	80058d0 <HAL_RCCEx_PeriphCLKConfig+0x588>
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80058ca:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80058ce:	d00a      	beq.n	80058e6 <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80058d8:	2b00      	cmp	r3, #0
 80058da:	d02e      	beq.n	800593a <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058e0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80058e4:	d129      	bne.n	800593a <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80058e6:	4b4b      	ldr	r3, [pc, #300]	; (8005a14 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80058e8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80058ec:	0c1b      	lsrs	r3, r3, #16
 80058ee:	f003 0303 	and.w	r3, r3, #3
 80058f2:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80058f4:	4b47      	ldr	r3, [pc, #284]	; (8005a14 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80058f6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80058fa:	0f1b      	lsrs	r3, r3, #28
 80058fc:	f003 0307 	and.w	r3, r3, #7
 8005900:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	685b      	ldr	r3, [r3, #4]
 8005906:	019a      	lsls	r2, r3, #6
 8005908:	693b      	ldr	r3, [r7, #16]
 800590a:	041b      	lsls	r3, r3, #16
 800590c:	431a      	orrs	r2, r3
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	68db      	ldr	r3, [r3, #12]
 8005912:	061b      	lsls	r3, r3, #24
 8005914:	431a      	orrs	r2, r3
 8005916:	68fb      	ldr	r3, [r7, #12]
 8005918:	071b      	lsls	r3, r3, #28
 800591a:	493e      	ldr	r1, [pc, #248]	; (8005a14 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800591c:	4313      	orrs	r3, r2
 800591e:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8005922:	4b3c      	ldr	r3, [pc, #240]	; (8005a14 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005924:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005928:	f023 021f 	bic.w	r2, r3, #31
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005930:	3b01      	subs	r3, #1
 8005932:	4938      	ldr	r1, [pc, #224]	; (8005a14 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005934:	4313      	orrs	r3, r2
 8005936:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005942:	2b00      	cmp	r3, #0
 8005944:	d01d      	beq.n	8005982 <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8005946:	4b33      	ldr	r3, [pc, #204]	; (8005a14 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005948:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800594c:	0e1b      	lsrs	r3, r3, #24
 800594e:	f003 030f 	and.w	r3, r3, #15
 8005952:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8005954:	4b2f      	ldr	r3, [pc, #188]	; (8005a14 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005956:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800595a:	0f1b      	lsrs	r3, r3, #28
 800595c:	f003 0307 	and.w	r3, r3, #7
 8005960:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	685b      	ldr	r3, [r3, #4]
 8005966:	019a      	lsls	r2, r3, #6
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	691b      	ldr	r3, [r3, #16]
 800596c:	041b      	lsls	r3, r3, #16
 800596e:	431a      	orrs	r2, r3
 8005970:	693b      	ldr	r3, [r7, #16]
 8005972:	061b      	lsls	r3, r3, #24
 8005974:	431a      	orrs	r2, r3
 8005976:	68fb      	ldr	r3, [r7, #12]
 8005978:	071b      	lsls	r3, r3, #28
 800597a:	4926      	ldr	r1, [pc, #152]	; (8005a14 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800597c:	4313      	orrs	r3, r2
 800597e:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800598a:	2b00      	cmp	r3, #0
 800598c:	d011      	beq.n	80059b2 <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	685b      	ldr	r3, [r3, #4]
 8005992:	019a      	lsls	r2, r3, #6
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	691b      	ldr	r3, [r3, #16]
 8005998:	041b      	lsls	r3, r3, #16
 800599a:	431a      	orrs	r2, r3
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	68db      	ldr	r3, [r3, #12]
 80059a0:	061b      	lsls	r3, r3, #24
 80059a2:	431a      	orrs	r2, r3
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	689b      	ldr	r3, [r3, #8]
 80059a8:	071b      	lsls	r3, r3, #28
 80059aa:	491a      	ldr	r1, [pc, #104]	; (8005a14 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80059ac:	4313      	orrs	r3, r2
 80059ae:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80059b2:	4b18      	ldr	r3, [pc, #96]	; (8005a14 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	4a17      	ldr	r2, [pc, #92]	; (8005a14 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80059b8:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80059bc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80059be:	f7fd f8df 	bl	8002b80 <HAL_GetTick>
 80059c2:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80059c4:	e008      	b.n	80059d8 <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80059c6:	f7fd f8db 	bl	8002b80 <HAL_GetTick>
 80059ca:	4602      	mov	r2, r0
 80059cc:	697b      	ldr	r3, [r7, #20]
 80059ce:	1ad3      	subs	r3, r2, r3
 80059d0:	2b64      	cmp	r3, #100	; 0x64
 80059d2:	d901      	bls.n	80059d8 <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80059d4:	2303      	movs	r3, #3
 80059d6:	e0d8      	b.n	8005b8a <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80059d8:	4b0e      	ldr	r3, [pc, #56]	; (8005a14 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80059e0:	2b00      	cmp	r3, #0
 80059e2:	d0f0      	beq.n	80059c6 <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 80059e4:	69bb      	ldr	r3, [r7, #24]
 80059e6:	2b01      	cmp	r3, #1
 80059e8:	f040 80ce 	bne.w	8005b88 <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80059ec:	4b09      	ldr	r3, [pc, #36]	; (8005a14 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	4a08      	ldr	r2, [pc, #32]	; (8005a14 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80059f2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80059f6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80059f8:	f7fd f8c2 	bl	8002b80 <HAL_GetTick>
 80059fc:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80059fe:	e00b      	b.n	8005a18 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8005a00:	f7fd f8be 	bl	8002b80 <HAL_GetTick>
 8005a04:	4602      	mov	r2, r0
 8005a06:	697b      	ldr	r3, [r7, #20]
 8005a08:	1ad3      	subs	r3, r2, r3
 8005a0a:	2b64      	cmp	r3, #100	; 0x64
 8005a0c:	d904      	bls.n	8005a18 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005a0e:	2303      	movs	r3, #3
 8005a10:	e0bb      	b.n	8005b8a <HAL_RCCEx_PeriphCLKConfig+0x842>
 8005a12:	bf00      	nop
 8005a14:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8005a18:	4b5e      	ldr	r3, [pc, #376]	; (8005b94 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005a20:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005a24:	d0ec      	beq.n	8005a00 <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005a2e:	2b00      	cmp	r3, #0
 8005a30:	d003      	beq.n	8005a3a <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005a36:	2b00      	cmp	r3, #0
 8005a38:	d009      	beq.n	8005a4e <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8005a42:	2b00      	cmp	r3, #0
 8005a44:	d02e      	beq.n	8005aa4 <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a4a:	2b00      	cmp	r3, #0
 8005a4c:	d12a      	bne.n	8005aa4 <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8005a4e:	4b51      	ldr	r3, [pc, #324]	; (8005b94 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005a50:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005a54:	0c1b      	lsrs	r3, r3, #16
 8005a56:	f003 0303 	and.w	r3, r3, #3
 8005a5a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8005a5c:	4b4d      	ldr	r3, [pc, #308]	; (8005b94 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005a5e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005a62:	0f1b      	lsrs	r3, r3, #28
 8005a64:	f003 0307 	and.w	r3, r3, #7
 8005a68:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	695b      	ldr	r3, [r3, #20]
 8005a6e:	019a      	lsls	r2, r3, #6
 8005a70:	693b      	ldr	r3, [r7, #16]
 8005a72:	041b      	lsls	r3, r3, #16
 8005a74:	431a      	orrs	r2, r3
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	699b      	ldr	r3, [r3, #24]
 8005a7a:	061b      	lsls	r3, r3, #24
 8005a7c:	431a      	orrs	r2, r3
 8005a7e:	68fb      	ldr	r3, [r7, #12]
 8005a80:	071b      	lsls	r3, r3, #28
 8005a82:	4944      	ldr	r1, [pc, #272]	; (8005b94 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005a84:	4313      	orrs	r3, r2
 8005a86:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8005a8a:	4b42      	ldr	r3, [pc, #264]	; (8005b94 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005a8c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005a90:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a98:	3b01      	subs	r3, #1
 8005a9a:	021b      	lsls	r3, r3, #8
 8005a9c:	493d      	ldr	r1, [pc, #244]	; (8005b94 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005a9e:	4313      	orrs	r3, r2
 8005aa0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005aac:	2b00      	cmp	r3, #0
 8005aae:	d022      	beq.n	8005af6 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005ab4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005ab8:	d11d      	bne.n	8005af6 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8005aba:	4b36      	ldr	r3, [pc, #216]	; (8005b94 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005abc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005ac0:	0e1b      	lsrs	r3, r3, #24
 8005ac2:	f003 030f 	and.w	r3, r3, #15
 8005ac6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8005ac8:	4b32      	ldr	r3, [pc, #200]	; (8005b94 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005aca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005ace:	0f1b      	lsrs	r3, r3, #28
 8005ad0:	f003 0307 	and.w	r3, r3, #7
 8005ad4:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	695b      	ldr	r3, [r3, #20]
 8005ada:	019a      	lsls	r2, r3, #6
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	6a1b      	ldr	r3, [r3, #32]
 8005ae0:	041b      	lsls	r3, r3, #16
 8005ae2:	431a      	orrs	r2, r3
 8005ae4:	693b      	ldr	r3, [r7, #16]
 8005ae6:	061b      	lsls	r3, r3, #24
 8005ae8:	431a      	orrs	r2, r3
 8005aea:	68fb      	ldr	r3, [r7, #12]
 8005aec:	071b      	lsls	r3, r3, #28
 8005aee:	4929      	ldr	r1, [pc, #164]	; (8005b94 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005af0:	4313      	orrs	r3, r2
 8005af2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	f003 0308 	and.w	r3, r3, #8
 8005afe:	2b00      	cmp	r3, #0
 8005b00:	d028      	beq.n	8005b54 <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8005b02:	4b24      	ldr	r3, [pc, #144]	; (8005b94 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005b04:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005b08:	0e1b      	lsrs	r3, r3, #24
 8005b0a:	f003 030f 	and.w	r3, r3, #15
 8005b0e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8005b10:	4b20      	ldr	r3, [pc, #128]	; (8005b94 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005b12:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005b16:	0c1b      	lsrs	r3, r3, #16
 8005b18:	f003 0303 	and.w	r3, r3, #3
 8005b1c:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	695b      	ldr	r3, [r3, #20]
 8005b22:	019a      	lsls	r2, r3, #6
 8005b24:	68fb      	ldr	r3, [r7, #12]
 8005b26:	041b      	lsls	r3, r3, #16
 8005b28:	431a      	orrs	r2, r3
 8005b2a:	693b      	ldr	r3, [r7, #16]
 8005b2c:	061b      	lsls	r3, r3, #24
 8005b2e:	431a      	orrs	r2, r3
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	69db      	ldr	r3, [r3, #28]
 8005b34:	071b      	lsls	r3, r3, #28
 8005b36:	4917      	ldr	r1, [pc, #92]	; (8005b94 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005b38:	4313      	orrs	r3, r2
 8005b3a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8005b3e:	4b15      	ldr	r3, [pc, #84]	; (8005b94 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005b40:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005b44:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b4c:	4911      	ldr	r1, [pc, #68]	; (8005b94 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005b4e:	4313      	orrs	r3, r2
 8005b50:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8005b54:	4b0f      	ldr	r3, [pc, #60]	; (8005b94 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	4a0e      	ldr	r2, [pc, #56]	; (8005b94 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005b5a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005b5e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005b60:	f7fd f80e 	bl	8002b80 <HAL_GetTick>
 8005b64:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8005b66:	e008      	b.n	8005b7a <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8005b68:	f7fd f80a 	bl	8002b80 <HAL_GetTick>
 8005b6c:	4602      	mov	r2, r0
 8005b6e:	697b      	ldr	r3, [r7, #20]
 8005b70:	1ad3      	subs	r3, r2, r3
 8005b72:	2b64      	cmp	r3, #100	; 0x64
 8005b74:	d901      	bls.n	8005b7a <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005b76:	2303      	movs	r3, #3
 8005b78:	e007      	b.n	8005b8a <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8005b7a:	4b06      	ldr	r3, [pc, #24]	; (8005b94 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005b82:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005b86:	d1ef      	bne.n	8005b68 <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 8005b88:	2300      	movs	r3, #0
}
 8005b8a:	4618      	mov	r0, r3
 8005b8c:	3720      	adds	r7, #32
 8005b8e:	46bd      	mov	sp, r7
 8005b90:	bd80      	pop	{r7, pc}
 8005b92:	bf00      	nop
 8005b94:	40023800 	.word	0x40023800

08005b98 <HAL_SDRAM_Init>:
  *                the configuration information for SDRAM module.
  * @param  Timing Pointer to SDRAM control timing structure 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
{   
 8005b98:	b580      	push	{r7, lr}
 8005b9a:	b082      	sub	sp, #8
 8005b9c:	af00      	add	r7, sp, #0
 8005b9e:	6078      	str	r0, [r7, #4]
 8005ba0:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM handle parameter */
  if(hsdram == NULL)
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	2b00      	cmp	r3, #0
 8005ba6:	d101      	bne.n	8005bac <HAL_SDRAM_Init+0x14>
  {
    return HAL_ERROR;
 8005ba8:	2301      	movs	r3, #1
 8005baa:	e025      	b.n	8005bf8 <HAL_SDRAM_Init+0x60>
  }
  
  if(hsdram->State == HAL_SDRAM_STATE_RESET)
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8005bb2:	b2db      	uxtb	r3, r3
 8005bb4:	2b00      	cmp	r3, #0
 8005bb6:	d106      	bne.n	8005bc6 <HAL_SDRAM_Init+0x2e>
  {  
    /* Allocate lock resource and initialize it */
    hsdram->Lock = HAL_UNLOCKED;
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	2200      	movs	r2, #0
 8005bbc:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

    /* Init the low level hardware */
    hsdram->MspInitCallback(hsdram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SDRAM_MspInit(hsdram);
 8005bc0:	6878      	ldr	r0, [r7, #4]
 8005bc2:	f7fa fe81 	bl	80008c8 <HAL_SDRAM_MspInit>
#endif
  }
  
  /* Initialize the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	2202      	movs	r2, #2
 8005bca:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  /* Initialize SDRAM control Interface */
  FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	681a      	ldr	r2, [r3, #0]
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	3304      	adds	r3, #4
 8005bd6:	4619      	mov	r1, r3
 8005bd8:	4610      	mov	r0, r2
 8005bda:	f000 fb3b 	bl	8006254 <FMC_SDRAM_Init>
  
  /* Initialize SDRAM timing Interface */
  FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank); 
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	6818      	ldr	r0, [r3, #0]
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	685b      	ldr	r3, [r3, #4]
 8005be6:	461a      	mov	r2, r3
 8005be8:	6839      	ldr	r1, [r7, #0]
 8005bea:	f000 fba5 	bl	8006338 <FMC_SDRAM_Timing_Init>
  
  /* Update the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	2201      	movs	r2, #1
 8005bf2:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  return HAL_OK;
 8005bf6:	2300      	movs	r3, #0
}
 8005bf8:	4618      	mov	r0, r3
 8005bfa:	3708      	adds	r7, #8
 8005bfc:	46bd      	mov	sp, r7
 8005bfe:	bd80      	pop	{r7, pc}

08005c00 <HAL_SDRAM_SendCommand>:
  * @param  Command SDRAM command structure
  * @param  Timeout Timeout duration
  * @retval HAL status
  */  
HAL_StatusTypeDef HAL_SDRAM_SendCommand(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{
 8005c00:	b580      	push	{r7, lr}
 8005c02:	b084      	sub	sp, #16
 8005c04:	af00      	add	r7, sp, #0
 8005c06:	60f8      	str	r0, [r7, #12]
 8005c08:	60b9      	str	r1, [r7, #8]
 8005c0a:	607a      	str	r2, [r7, #4]
  /* Check the SDRAM controller state */
  if(hsdram->State == HAL_SDRAM_STATE_BUSY)
 8005c0c:	68fb      	ldr	r3, [r7, #12]
 8005c0e:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8005c12:	b2db      	uxtb	r3, r3
 8005c14:	2b02      	cmp	r3, #2
 8005c16:	d101      	bne.n	8005c1c <HAL_SDRAM_SendCommand+0x1c>
  {
    return HAL_BUSY;
 8005c18:	2302      	movs	r3, #2
 8005c1a:	e018      	b.n	8005c4e <HAL_SDRAM_SendCommand+0x4e>
  }
  
  /* Update the SDRAM state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 8005c1c:	68fb      	ldr	r3, [r7, #12]
 8005c1e:	2202      	movs	r2, #2
 8005c20:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  /* Send SDRAM command */
  FMC_SDRAM_SendCommand(hsdram->Instance, Command, Timeout);
 8005c24:	68fb      	ldr	r3, [r7, #12]
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	687a      	ldr	r2, [r7, #4]
 8005c2a:	68b9      	ldr	r1, [r7, #8]
 8005c2c:	4618      	mov	r0, r3
 8005c2e:	f000 fc03 	bl	8006438 <FMC_SDRAM_SendCommand>
  
  /* Update the SDRAM controller state state */
  if(Command->CommandMode == FMC_SDRAM_CMD_PALL)
 8005c32:	68bb      	ldr	r3, [r7, #8]
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	2b02      	cmp	r3, #2
 8005c38:	d104      	bne.n	8005c44 <HAL_SDRAM_SendCommand+0x44>
  {
    hsdram->State = HAL_SDRAM_STATE_PRECHARGED;
 8005c3a:	68fb      	ldr	r3, [r7, #12]
 8005c3c:	2205      	movs	r2, #5
 8005c3e:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
 8005c42:	e003      	b.n	8005c4c <HAL_SDRAM_SendCommand+0x4c>
  }
  else
  {
    hsdram->State = HAL_SDRAM_STATE_READY;
 8005c44:	68fb      	ldr	r3, [r7, #12]
 8005c46:	2201      	movs	r2, #1
 8005c48:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  }
  
  return HAL_OK;  
 8005c4c:	2300      	movs	r3, #0
}
 8005c4e:	4618      	mov	r0, r3
 8005c50:	3710      	adds	r7, #16
 8005c52:	46bd      	mov	sp, r7
 8005c54:	bd80      	pop	{r7, pc}

08005c56 <HAL_SDRAM_ProgramRefreshRate>:
  *                the configuration information for SDRAM module.  
  * @param  RefreshRate The SDRAM refresh rate value       
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_ProgramRefreshRate(SDRAM_HandleTypeDef *hsdram, uint32_t RefreshRate)
{
 8005c56:	b580      	push	{r7, lr}
 8005c58:	b082      	sub	sp, #8
 8005c5a:	af00      	add	r7, sp, #0
 8005c5c:	6078      	str	r0, [r7, #4]
 8005c5e:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM controller state */
  if(hsdram->State == HAL_SDRAM_STATE_BUSY)
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8005c66:	b2db      	uxtb	r3, r3
 8005c68:	2b02      	cmp	r3, #2
 8005c6a:	d101      	bne.n	8005c70 <HAL_SDRAM_ProgramRefreshRate+0x1a>
  {
    return HAL_BUSY;
 8005c6c:	2302      	movs	r3, #2
 8005c6e:	e00e      	b.n	8005c8e <HAL_SDRAM_ProgramRefreshRate+0x38>
  } 
  
  /* Update the SDRAM state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	2202      	movs	r2, #2
 8005c74:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  /* Program the refresh rate */
  FMC_SDRAM_ProgramRefreshRate(hsdram->Instance ,RefreshRate);
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	6839      	ldr	r1, [r7, #0]
 8005c7e:	4618      	mov	r0, r3
 8005c80:	f000 fbfe 	bl	8006480 <FMC_SDRAM_ProgramRefreshRate>
  
  /* Update the SDRAM state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	2201      	movs	r2, #1
 8005c88:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  return HAL_OK;   
 8005c8c:	2300      	movs	r3, #0
}
 8005c8e:	4618      	mov	r0, r3
 8005c90:	3708      	adds	r7, #8
 8005c92:	46bd      	mov	sp, r7
 8005c94:	bd80      	pop	{r7, pc}

08005c96 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005c96:	b580      	push	{r7, lr}
 8005c98:	b082      	sub	sp, #8
 8005c9a:	af00      	add	r7, sp, #0
 8005c9c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	2b00      	cmp	r3, #0
 8005ca2:	d101      	bne.n	8005ca8 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005ca4:	2301      	movs	r3, #1
 8005ca6:	e049      	b.n	8005d3c <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005cae:	b2db      	uxtb	r3, r3
 8005cb0:	2b00      	cmp	r3, #0
 8005cb2:	d106      	bne.n	8005cc2 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	2200      	movs	r2, #0
 8005cb8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005cbc:	6878      	ldr	r0, [r7, #4]
 8005cbe:	f000 f841 	bl	8005d44 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	2202      	movs	r2, #2
 8005cc6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	681a      	ldr	r2, [r3, #0]
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	3304      	adds	r3, #4
 8005cd2:	4619      	mov	r1, r3
 8005cd4:	4610      	mov	r0, r2
 8005cd6:	f000 f9ff 	bl	80060d8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	2201      	movs	r2, #1
 8005cde:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	2201      	movs	r2, #1
 8005ce6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	2201      	movs	r2, #1
 8005cee:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	2201      	movs	r2, #1
 8005cf6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	2201      	movs	r2, #1
 8005cfe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	2201      	movs	r2, #1
 8005d06:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	2201      	movs	r2, #1
 8005d0e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	2201      	movs	r2, #1
 8005d16:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	2201      	movs	r2, #1
 8005d1e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	2201      	movs	r2, #1
 8005d26:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	2201      	movs	r2, #1
 8005d2e:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	2201      	movs	r2, #1
 8005d36:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005d3a:	2300      	movs	r3, #0
}
 8005d3c:	4618      	mov	r0, r3
 8005d3e:	3708      	adds	r7, #8
 8005d40:	46bd      	mov	sp, r7
 8005d42:	bd80      	pop	{r7, pc}

08005d44 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8005d44:	b480      	push	{r7}
 8005d46:	b083      	sub	sp, #12
 8005d48:	af00      	add	r7, sp, #0
 8005d4a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8005d4c:	bf00      	nop
 8005d4e:	370c      	adds	r7, #12
 8005d50:	46bd      	mov	sp, r7
 8005d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d56:	4770      	bx	lr

08005d58 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005d58:	b480      	push	{r7}
 8005d5a:	b085      	sub	sp, #20
 8005d5c:	af00      	add	r7, sp, #0
 8005d5e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005d66:	b2db      	uxtb	r3, r3
 8005d68:	2b01      	cmp	r3, #1
 8005d6a:	d001      	beq.n	8005d70 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005d6c:	2301      	movs	r3, #1
 8005d6e:	e054      	b.n	8005e1a <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	2202      	movs	r2, #2
 8005d74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	68da      	ldr	r2, [r3, #12]
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	f042 0201 	orr.w	r2, r2, #1
 8005d86:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	4a26      	ldr	r2, [pc, #152]	; (8005e28 <HAL_TIM_Base_Start_IT+0xd0>)
 8005d8e:	4293      	cmp	r3, r2
 8005d90:	d022      	beq.n	8005dd8 <HAL_TIM_Base_Start_IT+0x80>
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005d9a:	d01d      	beq.n	8005dd8 <HAL_TIM_Base_Start_IT+0x80>
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	4a22      	ldr	r2, [pc, #136]	; (8005e2c <HAL_TIM_Base_Start_IT+0xd4>)
 8005da2:	4293      	cmp	r3, r2
 8005da4:	d018      	beq.n	8005dd8 <HAL_TIM_Base_Start_IT+0x80>
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	4a21      	ldr	r2, [pc, #132]	; (8005e30 <HAL_TIM_Base_Start_IT+0xd8>)
 8005dac:	4293      	cmp	r3, r2
 8005dae:	d013      	beq.n	8005dd8 <HAL_TIM_Base_Start_IT+0x80>
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	4a1f      	ldr	r2, [pc, #124]	; (8005e34 <HAL_TIM_Base_Start_IT+0xdc>)
 8005db6:	4293      	cmp	r3, r2
 8005db8:	d00e      	beq.n	8005dd8 <HAL_TIM_Base_Start_IT+0x80>
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	4a1e      	ldr	r2, [pc, #120]	; (8005e38 <HAL_TIM_Base_Start_IT+0xe0>)
 8005dc0:	4293      	cmp	r3, r2
 8005dc2:	d009      	beq.n	8005dd8 <HAL_TIM_Base_Start_IT+0x80>
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	4a1c      	ldr	r2, [pc, #112]	; (8005e3c <HAL_TIM_Base_Start_IT+0xe4>)
 8005dca:	4293      	cmp	r3, r2
 8005dcc:	d004      	beq.n	8005dd8 <HAL_TIM_Base_Start_IT+0x80>
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	4a1b      	ldr	r2, [pc, #108]	; (8005e40 <HAL_TIM_Base_Start_IT+0xe8>)
 8005dd4:	4293      	cmp	r3, r2
 8005dd6:	d115      	bne.n	8005e04 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	689a      	ldr	r2, [r3, #8]
 8005dde:	4b19      	ldr	r3, [pc, #100]	; (8005e44 <HAL_TIM_Base_Start_IT+0xec>)
 8005de0:	4013      	ands	r3, r2
 8005de2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005de4:	68fb      	ldr	r3, [r7, #12]
 8005de6:	2b06      	cmp	r3, #6
 8005de8:	d015      	beq.n	8005e16 <HAL_TIM_Base_Start_IT+0xbe>
 8005dea:	68fb      	ldr	r3, [r7, #12]
 8005dec:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005df0:	d011      	beq.n	8005e16 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	681a      	ldr	r2, [r3, #0]
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	f042 0201 	orr.w	r2, r2, #1
 8005e00:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005e02:	e008      	b.n	8005e16 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	681a      	ldr	r2, [r3, #0]
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	f042 0201 	orr.w	r2, r2, #1
 8005e12:	601a      	str	r2, [r3, #0]
 8005e14:	e000      	b.n	8005e18 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005e16:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005e18:	2300      	movs	r3, #0
}
 8005e1a:	4618      	mov	r0, r3
 8005e1c:	3714      	adds	r7, #20
 8005e1e:	46bd      	mov	sp, r7
 8005e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e24:	4770      	bx	lr
 8005e26:	bf00      	nop
 8005e28:	40010000 	.word	0x40010000
 8005e2c:	40000400 	.word	0x40000400
 8005e30:	40000800 	.word	0x40000800
 8005e34:	40000c00 	.word	0x40000c00
 8005e38:	40010400 	.word	0x40010400
 8005e3c:	40014000 	.word	0x40014000
 8005e40:	40001800 	.word	0x40001800
 8005e44:	00010007 	.word	0x00010007

08005e48 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005e48:	b580      	push	{r7, lr}
 8005e4a:	b082      	sub	sp, #8
 8005e4c:	af00      	add	r7, sp, #0
 8005e4e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	691b      	ldr	r3, [r3, #16]
 8005e56:	f003 0302 	and.w	r3, r3, #2
 8005e5a:	2b02      	cmp	r3, #2
 8005e5c:	d122      	bne.n	8005ea4 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	68db      	ldr	r3, [r3, #12]
 8005e64:	f003 0302 	and.w	r3, r3, #2
 8005e68:	2b02      	cmp	r3, #2
 8005e6a:	d11b      	bne.n	8005ea4 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	f06f 0202 	mvn.w	r2, #2
 8005e74:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	2201      	movs	r2, #1
 8005e7a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	699b      	ldr	r3, [r3, #24]
 8005e82:	f003 0303 	and.w	r3, r3, #3
 8005e86:	2b00      	cmp	r3, #0
 8005e88:	d003      	beq.n	8005e92 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005e8a:	6878      	ldr	r0, [r7, #4]
 8005e8c:	f000 f905 	bl	800609a <HAL_TIM_IC_CaptureCallback>
 8005e90:	e005      	b.n	8005e9e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005e92:	6878      	ldr	r0, [r7, #4]
 8005e94:	f000 f8f7 	bl	8006086 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005e98:	6878      	ldr	r0, [r7, #4]
 8005e9a:	f000 f908 	bl	80060ae <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	2200      	movs	r2, #0
 8005ea2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	691b      	ldr	r3, [r3, #16]
 8005eaa:	f003 0304 	and.w	r3, r3, #4
 8005eae:	2b04      	cmp	r3, #4
 8005eb0:	d122      	bne.n	8005ef8 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	68db      	ldr	r3, [r3, #12]
 8005eb8:	f003 0304 	and.w	r3, r3, #4
 8005ebc:	2b04      	cmp	r3, #4
 8005ebe:	d11b      	bne.n	8005ef8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	f06f 0204 	mvn.w	r2, #4
 8005ec8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	2202      	movs	r2, #2
 8005ece:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	699b      	ldr	r3, [r3, #24]
 8005ed6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005eda:	2b00      	cmp	r3, #0
 8005edc:	d003      	beq.n	8005ee6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005ede:	6878      	ldr	r0, [r7, #4]
 8005ee0:	f000 f8db 	bl	800609a <HAL_TIM_IC_CaptureCallback>
 8005ee4:	e005      	b.n	8005ef2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005ee6:	6878      	ldr	r0, [r7, #4]
 8005ee8:	f000 f8cd 	bl	8006086 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005eec:	6878      	ldr	r0, [r7, #4]
 8005eee:	f000 f8de 	bl	80060ae <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	2200      	movs	r2, #0
 8005ef6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	691b      	ldr	r3, [r3, #16]
 8005efe:	f003 0308 	and.w	r3, r3, #8
 8005f02:	2b08      	cmp	r3, #8
 8005f04:	d122      	bne.n	8005f4c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	68db      	ldr	r3, [r3, #12]
 8005f0c:	f003 0308 	and.w	r3, r3, #8
 8005f10:	2b08      	cmp	r3, #8
 8005f12:	d11b      	bne.n	8005f4c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	f06f 0208 	mvn.w	r2, #8
 8005f1c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	2204      	movs	r2, #4
 8005f22:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	69db      	ldr	r3, [r3, #28]
 8005f2a:	f003 0303 	and.w	r3, r3, #3
 8005f2e:	2b00      	cmp	r3, #0
 8005f30:	d003      	beq.n	8005f3a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005f32:	6878      	ldr	r0, [r7, #4]
 8005f34:	f000 f8b1 	bl	800609a <HAL_TIM_IC_CaptureCallback>
 8005f38:	e005      	b.n	8005f46 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005f3a:	6878      	ldr	r0, [r7, #4]
 8005f3c:	f000 f8a3 	bl	8006086 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005f40:	6878      	ldr	r0, [r7, #4]
 8005f42:	f000 f8b4 	bl	80060ae <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	2200      	movs	r2, #0
 8005f4a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	691b      	ldr	r3, [r3, #16]
 8005f52:	f003 0310 	and.w	r3, r3, #16
 8005f56:	2b10      	cmp	r3, #16
 8005f58:	d122      	bne.n	8005fa0 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	68db      	ldr	r3, [r3, #12]
 8005f60:	f003 0310 	and.w	r3, r3, #16
 8005f64:	2b10      	cmp	r3, #16
 8005f66:	d11b      	bne.n	8005fa0 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	f06f 0210 	mvn.w	r2, #16
 8005f70:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	2208      	movs	r2, #8
 8005f76:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	69db      	ldr	r3, [r3, #28]
 8005f7e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005f82:	2b00      	cmp	r3, #0
 8005f84:	d003      	beq.n	8005f8e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005f86:	6878      	ldr	r0, [r7, #4]
 8005f88:	f000 f887 	bl	800609a <HAL_TIM_IC_CaptureCallback>
 8005f8c:	e005      	b.n	8005f9a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005f8e:	6878      	ldr	r0, [r7, #4]
 8005f90:	f000 f879 	bl	8006086 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005f94:	6878      	ldr	r0, [r7, #4]
 8005f96:	f000 f88a 	bl	80060ae <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	2200      	movs	r2, #0
 8005f9e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	691b      	ldr	r3, [r3, #16]
 8005fa6:	f003 0301 	and.w	r3, r3, #1
 8005faa:	2b01      	cmp	r3, #1
 8005fac:	d10e      	bne.n	8005fcc <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	68db      	ldr	r3, [r3, #12]
 8005fb4:	f003 0301 	and.w	r3, r3, #1
 8005fb8:	2b01      	cmp	r3, #1
 8005fba:	d107      	bne.n	8005fcc <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	f06f 0201 	mvn.w	r2, #1
 8005fc4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005fc6:	6878      	ldr	r0, [r7, #4]
 8005fc8:	f7fb fdde 	bl	8001b88 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	691b      	ldr	r3, [r3, #16]
 8005fd2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005fd6:	2b80      	cmp	r3, #128	; 0x80
 8005fd8:	d10e      	bne.n	8005ff8 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	68db      	ldr	r3, [r3, #12]
 8005fe0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005fe4:	2b80      	cmp	r3, #128	; 0x80
 8005fe6:	d107      	bne.n	8005ff8 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005ff0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005ff2:	6878      	ldr	r0, [r7, #4]
 8005ff4:	f000 f91a 	bl	800622c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	691b      	ldr	r3, [r3, #16]
 8005ffe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006002:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006006:	d10e      	bne.n	8006026 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	68db      	ldr	r3, [r3, #12]
 800600e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006012:	2b80      	cmp	r3, #128	; 0x80
 8006014:	d107      	bne.n	8006026 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800601e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8006020:	6878      	ldr	r0, [r7, #4]
 8006022:	f000 f90d 	bl	8006240 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	691b      	ldr	r3, [r3, #16]
 800602c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006030:	2b40      	cmp	r3, #64	; 0x40
 8006032:	d10e      	bne.n	8006052 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	68db      	ldr	r3, [r3, #12]
 800603a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800603e:	2b40      	cmp	r3, #64	; 0x40
 8006040:	d107      	bne.n	8006052 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800604a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800604c:	6878      	ldr	r0, [r7, #4]
 800604e:	f000 f838 	bl	80060c2 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	681b      	ldr	r3, [r3, #0]
 8006056:	691b      	ldr	r3, [r3, #16]
 8006058:	f003 0320 	and.w	r3, r3, #32
 800605c:	2b20      	cmp	r3, #32
 800605e:	d10e      	bne.n	800607e <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	68db      	ldr	r3, [r3, #12]
 8006066:	f003 0320 	and.w	r3, r3, #32
 800606a:	2b20      	cmp	r3, #32
 800606c:	d107      	bne.n	800607e <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	f06f 0220 	mvn.w	r2, #32
 8006076:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006078:	6878      	ldr	r0, [r7, #4]
 800607a:	f000 f8cd 	bl	8006218 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800607e:	bf00      	nop
 8006080:	3708      	adds	r7, #8
 8006082:	46bd      	mov	sp, r7
 8006084:	bd80      	pop	{r7, pc}

08006086 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006086:	b480      	push	{r7}
 8006088:	b083      	sub	sp, #12
 800608a:	af00      	add	r7, sp, #0
 800608c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800608e:	bf00      	nop
 8006090:	370c      	adds	r7, #12
 8006092:	46bd      	mov	sp, r7
 8006094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006098:	4770      	bx	lr

0800609a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800609a:	b480      	push	{r7}
 800609c:	b083      	sub	sp, #12
 800609e:	af00      	add	r7, sp, #0
 80060a0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80060a2:	bf00      	nop
 80060a4:	370c      	adds	r7, #12
 80060a6:	46bd      	mov	sp, r7
 80060a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060ac:	4770      	bx	lr

080060ae <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80060ae:	b480      	push	{r7}
 80060b0:	b083      	sub	sp, #12
 80060b2:	af00      	add	r7, sp, #0
 80060b4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80060b6:	bf00      	nop
 80060b8:	370c      	adds	r7, #12
 80060ba:	46bd      	mov	sp, r7
 80060bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060c0:	4770      	bx	lr

080060c2 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80060c2:	b480      	push	{r7}
 80060c4:	b083      	sub	sp, #12
 80060c6:	af00      	add	r7, sp, #0
 80060c8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80060ca:	bf00      	nop
 80060cc:	370c      	adds	r7, #12
 80060ce:	46bd      	mov	sp, r7
 80060d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060d4:	4770      	bx	lr
	...

080060d8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80060d8:	b480      	push	{r7}
 80060da:	b085      	sub	sp, #20
 80060dc:	af00      	add	r7, sp, #0
 80060de:	6078      	str	r0, [r7, #4]
 80060e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	4a40      	ldr	r2, [pc, #256]	; (80061ec <TIM_Base_SetConfig+0x114>)
 80060ec:	4293      	cmp	r3, r2
 80060ee:	d013      	beq.n	8006118 <TIM_Base_SetConfig+0x40>
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80060f6:	d00f      	beq.n	8006118 <TIM_Base_SetConfig+0x40>
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	4a3d      	ldr	r2, [pc, #244]	; (80061f0 <TIM_Base_SetConfig+0x118>)
 80060fc:	4293      	cmp	r3, r2
 80060fe:	d00b      	beq.n	8006118 <TIM_Base_SetConfig+0x40>
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	4a3c      	ldr	r2, [pc, #240]	; (80061f4 <TIM_Base_SetConfig+0x11c>)
 8006104:	4293      	cmp	r3, r2
 8006106:	d007      	beq.n	8006118 <TIM_Base_SetConfig+0x40>
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	4a3b      	ldr	r2, [pc, #236]	; (80061f8 <TIM_Base_SetConfig+0x120>)
 800610c:	4293      	cmp	r3, r2
 800610e:	d003      	beq.n	8006118 <TIM_Base_SetConfig+0x40>
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	4a3a      	ldr	r2, [pc, #232]	; (80061fc <TIM_Base_SetConfig+0x124>)
 8006114:	4293      	cmp	r3, r2
 8006116:	d108      	bne.n	800612a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006118:	68fb      	ldr	r3, [r7, #12]
 800611a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800611e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006120:	683b      	ldr	r3, [r7, #0]
 8006122:	685b      	ldr	r3, [r3, #4]
 8006124:	68fa      	ldr	r2, [r7, #12]
 8006126:	4313      	orrs	r3, r2
 8006128:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	4a2f      	ldr	r2, [pc, #188]	; (80061ec <TIM_Base_SetConfig+0x114>)
 800612e:	4293      	cmp	r3, r2
 8006130:	d02b      	beq.n	800618a <TIM_Base_SetConfig+0xb2>
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006138:	d027      	beq.n	800618a <TIM_Base_SetConfig+0xb2>
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	4a2c      	ldr	r2, [pc, #176]	; (80061f0 <TIM_Base_SetConfig+0x118>)
 800613e:	4293      	cmp	r3, r2
 8006140:	d023      	beq.n	800618a <TIM_Base_SetConfig+0xb2>
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	4a2b      	ldr	r2, [pc, #172]	; (80061f4 <TIM_Base_SetConfig+0x11c>)
 8006146:	4293      	cmp	r3, r2
 8006148:	d01f      	beq.n	800618a <TIM_Base_SetConfig+0xb2>
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	4a2a      	ldr	r2, [pc, #168]	; (80061f8 <TIM_Base_SetConfig+0x120>)
 800614e:	4293      	cmp	r3, r2
 8006150:	d01b      	beq.n	800618a <TIM_Base_SetConfig+0xb2>
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	4a29      	ldr	r2, [pc, #164]	; (80061fc <TIM_Base_SetConfig+0x124>)
 8006156:	4293      	cmp	r3, r2
 8006158:	d017      	beq.n	800618a <TIM_Base_SetConfig+0xb2>
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	4a28      	ldr	r2, [pc, #160]	; (8006200 <TIM_Base_SetConfig+0x128>)
 800615e:	4293      	cmp	r3, r2
 8006160:	d013      	beq.n	800618a <TIM_Base_SetConfig+0xb2>
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	4a27      	ldr	r2, [pc, #156]	; (8006204 <TIM_Base_SetConfig+0x12c>)
 8006166:	4293      	cmp	r3, r2
 8006168:	d00f      	beq.n	800618a <TIM_Base_SetConfig+0xb2>
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	4a26      	ldr	r2, [pc, #152]	; (8006208 <TIM_Base_SetConfig+0x130>)
 800616e:	4293      	cmp	r3, r2
 8006170:	d00b      	beq.n	800618a <TIM_Base_SetConfig+0xb2>
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	4a25      	ldr	r2, [pc, #148]	; (800620c <TIM_Base_SetConfig+0x134>)
 8006176:	4293      	cmp	r3, r2
 8006178:	d007      	beq.n	800618a <TIM_Base_SetConfig+0xb2>
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	4a24      	ldr	r2, [pc, #144]	; (8006210 <TIM_Base_SetConfig+0x138>)
 800617e:	4293      	cmp	r3, r2
 8006180:	d003      	beq.n	800618a <TIM_Base_SetConfig+0xb2>
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	4a23      	ldr	r2, [pc, #140]	; (8006214 <TIM_Base_SetConfig+0x13c>)
 8006186:	4293      	cmp	r3, r2
 8006188:	d108      	bne.n	800619c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800618a:	68fb      	ldr	r3, [r7, #12]
 800618c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006190:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006192:	683b      	ldr	r3, [r7, #0]
 8006194:	68db      	ldr	r3, [r3, #12]
 8006196:	68fa      	ldr	r2, [r7, #12]
 8006198:	4313      	orrs	r3, r2
 800619a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800619c:	68fb      	ldr	r3, [r7, #12]
 800619e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80061a2:	683b      	ldr	r3, [r7, #0]
 80061a4:	695b      	ldr	r3, [r3, #20]
 80061a6:	4313      	orrs	r3, r2
 80061a8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	68fa      	ldr	r2, [r7, #12]
 80061ae:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80061b0:	683b      	ldr	r3, [r7, #0]
 80061b2:	689a      	ldr	r2, [r3, #8]
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80061b8:	683b      	ldr	r3, [r7, #0]
 80061ba:	681a      	ldr	r2, [r3, #0]
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	4a0a      	ldr	r2, [pc, #40]	; (80061ec <TIM_Base_SetConfig+0x114>)
 80061c4:	4293      	cmp	r3, r2
 80061c6:	d003      	beq.n	80061d0 <TIM_Base_SetConfig+0xf8>
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	4a0c      	ldr	r2, [pc, #48]	; (80061fc <TIM_Base_SetConfig+0x124>)
 80061cc:	4293      	cmp	r3, r2
 80061ce:	d103      	bne.n	80061d8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80061d0:	683b      	ldr	r3, [r7, #0]
 80061d2:	691a      	ldr	r2, [r3, #16]
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	2201      	movs	r2, #1
 80061dc:	615a      	str	r2, [r3, #20]
}
 80061de:	bf00      	nop
 80061e0:	3714      	adds	r7, #20
 80061e2:	46bd      	mov	sp, r7
 80061e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061e8:	4770      	bx	lr
 80061ea:	bf00      	nop
 80061ec:	40010000 	.word	0x40010000
 80061f0:	40000400 	.word	0x40000400
 80061f4:	40000800 	.word	0x40000800
 80061f8:	40000c00 	.word	0x40000c00
 80061fc:	40010400 	.word	0x40010400
 8006200:	40014000 	.word	0x40014000
 8006204:	40014400 	.word	0x40014400
 8006208:	40014800 	.word	0x40014800
 800620c:	40001800 	.word	0x40001800
 8006210:	40001c00 	.word	0x40001c00
 8006214:	40002000 	.word	0x40002000

08006218 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006218:	b480      	push	{r7}
 800621a:	b083      	sub	sp, #12
 800621c:	af00      	add	r7, sp, #0
 800621e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006220:	bf00      	nop
 8006222:	370c      	adds	r7, #12
 8006224:	46bd      	mov	sp, r7
 8006226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800622a:	4770      	bx	lr

0800622c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800622c:	b480      	push	{r7}
 800622e:	b083      	sub	sp, #12
 8006230:	af00      	add	r7, sp, #0
 8006232:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006234:	bf00      	nop
 8006236:	370c      	adds	r7, #12
 8006238:	46bd      	mov	sp, r7
 800623a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800623e:	4770      	bx	lr

08006240 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8006240:	b480      	push	{r7}
 8006242:	b083      	sub	sp, #12
 8006244:	af00      	add	r7, sp, #0
 8006246:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8006248:	bf00      	nop
 800624a:	370c      	adds	r7, #12
 800624c:	46bd      	mov	sp, r7
 800624e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006252:	4770      	bx	lr

08006254 <FMC_SDRAM_Init>:
  * @param  Device Pointer to SDRAM device instance
  * @param  Init Pointer to SDRAM Initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_InitTypeDef *Init)
{
 8006254:	b480      	push	{r7}
 8006256:	b085      	sub	sp, #20
 8006258:	af00      	add	r7, sp, #0
 800625a:	6078      	str	r0, [r7, #4]
 800625c:	6039      	str	r1, [r7, #0]
  uint32_t tmpr1 = 0;
 800625e:	2300      	movs	r3, #0
 8006260:	60fb      	str	r3, [r7, #12]
  uint32_t tmpr2 = 0;
 8006262:	2300      	movs	r3, #0
 8006264:	60bb      	str	r3, [r7, #8]
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));   

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank != FMC_SDRAM_BANK2) 
 8006266:	683b      	ldr	r3, [r7, #0]
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	2b01      	cmp	r3, #1
 800626c:	d027      	beq.n	80062be <FMC_SDRAM_Init+0x6a>
  {
    tmpr1 = Device->SDCR[FMC_SDRAM_BANK1];
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	60fb      	str	r3, [r7, #12]
    
    /* Clear NC, NR, MWID, NB, CAS, WP, SDCLK, RBURST, and RPIPE bits */
    tmpr1 &= ((uint32_t)~(FMC_SDCR1_NC  | FMC_SDCR1_NR | FMC_SDCR1_MWID | \
 8006274:	68fa      	ldr	r2, [r7, #12]
 8006276:	4b2f      	ldr	r3, [pc, #188]	; (8006334 <FMC_SDRAM_Init+0xe0>)
 8006278:	4013      	ands	r3, r2
 800627a:	60fb      	str	r3, [r7, #12]
                          FMC_SDCR1_NB  | FMC_SDCR1_CAS | FMC_SDCR1_WP   | \
                          FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));

    tmpr1 |= (uint32_t)(Init->ColumnBitsNumber   |\
 800627c:	683b      	ldr	r3, [r7, #0]
 800627e:	685a      	ldr	r2, [r3, #4]
                        Init->RowBitsNumber      |\
 8006280:	683b      	ldr	r3, [r7, #0]
 8006282:	689b      	ldr	r3, [r3, #8]
    tmpr1 |= (uint32_t)(Init->ColumnBitsNumber   |\
 8006284:	431a      	orrs	r2, r3
                        Init->MemoryDataWidth    |\
 8006286:	683b      	ldr	r3, [r7, #0]
 8006288:	68db      	ldr	r3, [r3, #12]
                        Init->RowBitsNumber      |\
 800628a:	431a      	orrs	r2, r3
                        Init->InternalBankNumber |\
 800628c:	683b      	ldr	r3, [r7, #0]
 800628e:	691b      	ldr	r3, [r3, #16]
                        Init->MemoryDataWidth    |\
 8006290:	431a      	orrs	r2, r3
                        Init->CASLatency         |\
 8006292:	683b      	ldr	r3, [r7, #0]
 8006294:	695b      	ldr	r3, [r3, #20]
                        Init->InternalBankNumber |\
 8006296:	431a      	orrs	r2, r3
                        Init->WriteProtection    |\
 8006298:	683b      	ldr	r3, [r7, #0]
 800629a:	699b      	ldr	r3, [r3, #24]
                        Init->CASLatency         |\
 800629c:	431a      	orrs	r2, r3
                        Init->SDClockPeriod      |\
 800629e:	683b      	ldr	r3, [r7, #0]
 80062a0:	69db      	ldr	r3, [r3, #28]
                        Init->WriteProtection    |\
 80062a2:	431a      	orrs	r2, r3
                        Init->ReadBurst          |\
 80062a4:	683b      	ldr	r3, [r7, #0]
 80062a6:	6a1b      	ldr	r3, [r3, #32]
                        Init->SDClockPeriod      |\
 80062a8:	431a      	orrs	r2, r3
                        Init->ReadPipeDelay
 80062aa:	683b      	ldr	r3, [r7, #0]
 80062ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                        Init->ReadBurst          |\
 80062ae:	4313      	orrs	r3, r2
    tmpr1 |= (uint32_t)(Init->ColumnBitsNumber   |\
 80062b0:	68fa      	ldr	r2, [r7, #12]
 80062b2:	4313      	orrs	r3, r2
 80062b4:	60fb      	str	r3, [r7, #12]
                        );                                      
    Device->SDCR[FMC_SDRAM_BANK1] = tmpr1;
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	68fa      	ldr	r2, [r7, #12]
 80062ba:	601a      	str	r2, [r3, #0]
 80062bc:	e032      	b.n	8006324 <FMC_SDRAM_Init+0xd0>
  }
  else /* FMC_Bank2_SDRAM */                      
  {
    tmpr1 = Device->SDCR[FMC_SDRAM_BANK1];
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	681b      	ldr	r3, [r3, #0]
 80062c2:	60fb      	str	r3, [r7, #12]
    
    /* Clear SDCLK, RBURST, and RPIPE bits */
    tmpr1 &= ((uint32_t)~(FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));
 80062c4:	68fb      	ldr	r3, [r7, #12]
 80062c6:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80062ca:	60fb      	str	r3, [r7, #12]
    
    tmpr1 |= (uint32_t)(Init->SDClockPeriod      |\
 80062cc:	683b      	ldr	r3, [r7, #0]
 80062ce:	69da      	ldr	r2, [r3, #28]
                        Init->ReadBurst          |\
 80062d0:	683b      	ldr	r3, [r7, #0]
 80062d2:	6a1b      	ldr	r3, [r3, #32]
    tmpr1 |= (uint32_t)(Init->SDClockPeriod      |\
 80062d4:	431a      	orrs	r2, r3
                        Init->ReadPipeDelay);
 80062d6:	683b      	ldr	r3, [r7, #0]
 80062d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                        Init->ReadBurst          |\
 80062da:	4313      	orrs	r3, r2
    tmpr1 |= (uint32_t)(Init->SDClockPeriod      |\
 80062dc:	68fa      	ldr	r2, [r7, #12]
 80062de:	4313      	orrs	r3, r2
 80062e0:	60fb      	str	r3, [r7, #12]
    
    tmpr2 = Device->SDCR[FMC_SDRAM_BANK2];
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	685b      	ldr	r3, [r3, #4]
 80062e6:	60bb      	str	r3, [r7, #8]
    
    /* Clear NC, NR, MWID, NB, CAS, WP, SDCLK, RBURST, and RPIPE bits */
    tmpr2 &= ((uint32_t)~(FMC_SDCR1_NC  | FMC_SDCR1_NR | FMC_SDCR1_MWID | \
 80062e8:	68ba      	ldr	r2, [r7, #8]
 80062ea:	4b12      	ldr	r3, [pc, #72]	; (8006334 <FMC_SDRAM_Init+0xe0>)
 80062ec:	4013      	ands	r3, r2
 80062ee:	60bb      	str	r3, [r7, #8]
                          FMC_SDCR1_NB  | FMC_SDCR1_CAS | FMC_SDCR1_WP   | \
                          FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));

    tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
 80062f0:	683b      	ldr	r3, [r7, #0]
 80062f2:	685a      	ldr	r2, [r3, #4]
                       Init->RowBitsNumber       |\
 80062f4:	683b      	ldr	r3, [r7, #0]
 80062f6:	689b      	ldr	r3, [r3, #8]
    tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
 80062f8:	431a      	orrs	r2, r3
                       Init->MemoryDataWidth     |\
 80062fa:	683b      	ldr	r3, [r7, #0]
 80062fc:	68db      	ldr	r3, [r3, #12]
                       Init->RowBitsNumber       |\
 80062fe:	431a      	orrs	r2, r3
                       Init->InternalBankNumber  |\
 8006300:	683b      	ldr	r3, [r7, #0]
 8006302:	691b      	ldr	r3, [r3, #16]
                       Init->MemoryDataWidth     |\
 8006304:	431a      	orrs	r2, r3
                       Init->CASLatency          |\
 8006306:	683b      	ldr	r3, [r7, #0]
 8006308:	695b      	ldr	r3, [r3, #20]
                       Init->InternalBankNumber  |\
 800630a:	431a      	orrs	r2, r3
                       Init->WriteProtection);
 800630c:	683b      	ldr	r3, [r7, #0]
 800630e:	699b      	ldr	r3, [r3, #24]
                       Init->CASLatency          |\
 8006310:	4313      	orrs	r3, r2
    tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
 8006312:	68ba      	ldr	r2, [r7, #8]
 8006314:	4313      	orrs	r3, r2
 8006316:	60bb      	str	r3, [r7, #8]

    Device->SDCR[FMC_SDRAM_BANK1] = tmpr1;
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	68fa      	ldr	r2, [r7, #12]
 800631c:	601a      	str	r2, [r3, #0]
    Device->SDCR[FMC_SDRAM_BANK2] = tmpr2;
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	68ba      	ldr	r2, [r7, #8]
 8006322:	605a      	str	r2, [r3, #4]
  }
  
  return HAL_OK;
 8006324:	2300      	movs	r3, #0
}
 8006326:	4618      	mov	r0, r3
 8006328:	3714      	adds	r7, #20
 800632a:	46bd      	mov	sp, r7
 800632c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006330:	4770      	bx	lr
 8006332:	bf00      	nop
 8006334:	ffff8000 	.word	0xffff8000

08006338 <FMC_SDRAM_Timing_Init>:
  * @param  Timing Pointer to SDRAM Timing structure
  * @param  Bank SDRAM bank number   
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8006338:	b480      	push	{r7}
 800633a:	b087      	sub	sp, #28
 800633c:	af00      	add	r7, sp, #0
 800633e:	60f8      	str	r0, [r7, #12]
 8006340:	60b9      	str	r1, [r7, #8]
 8006342:	607a      	str	r2, [r7, #4]
  uint32_t tmpr1 = 0;
 8006344:	2300      	movs	r3, #0
 8006346:	617b      	str	r3, [r7, #20]
  uint32_t tmpr2 = 0;
 8006348:	2300      	movs	r3, #0
 800634a:	613b      	str	r3, [r7, #16]
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));
  
  /* Set SDRAM device timing parameters */ 
  if (Bank != FMC_SDRAM_BANK2) 
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	2b01      	cmp	r3, #1
 8006350:	d02e      	beq.n	80063b0 <FMC_SDRAM_Timing_Init+0x78>
  {
    tmpr1 = Device->SDTR[FMC_SDRAM_BANK1];
 8006352:	68fb      	ldr	r3, [r7, #12]
 8006354:	689b      	ldr	r3, [r3, #8]
 8006356:	617b      	str	r3, [r7, #20]
    
    /* Clear TMRD, TXSR, TRAS, TRC, TWR, TRP and TRCD bits */
    tmpr1 &= ((uint32_t)~(FMC_SDTR1_TMRD  | FMC_SDTR1_TXSR | FMC_SDTR1_TRAS | \
 8006358:	697b      	ldr	r3, [r7, #20]
 800635a:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 800635e:	617b      	str	r3, [r7, #20]
                          FMC_SDTR1_TRC  | FMC_SDTR1_TWR | FMC_SDTR1_TRP | \
                          FMC_SDTR1_TRCD));
    
    tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
 8006360:	68bb      	ldr	r3, [r7, #8]
 8006362:	681b      	ldr	r3, [r3, #0]
 8006364:	1e5a      	subs	r2, r3, #1
                       (((Timing->ExitSelfRefreshDelay)-1) << 4) |\
 8006366:	68bb      	ldr	r3, [r7, #8]
 8006368:	685b      	ldr	r3, [r3, #4]
 800636a:	3b01      	subs	r3, #1
 800636c:	011b      	lsls	r3, r3, #4
    tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
 800636e:	431a      	orrs	r2, r3
                       (((Timing->SelfRefreshTime)-1) << 8)      |\
 8006370:	68bb      	ldr	r3, [r7, #8]
 8006372:	689b      	ldr	r3, [r3, #8]
 8006374:	3b01      	subs	r3, #1
 8006376:	021b      	lsls	r3, r3, #8
                       (((Timing->ExitSelfRefreshDelay)-1) << 4) |\
 8006378:	431a      	orrs	r2, r3
                       (((Timing->RowCycleDelay)-1) << 12)       |\
 800637a:	68bb      	ldr	r3, [r7, #8]
 800637c:	68db      	ldr	r3, [r3, #12]
 800637e:	3b01      	subs	r3, #1
 8006380:	031b      	lsls	r3, r3, #12
                       (((Timing->SelfRefreshTime)-1) << 8)      |\
 8006382:	431a      	orrs	r2, r3
                       (((Timing->WriteRecoveryTime)-1) <<16)    |\
 8006384:	68bb      	ldr	r3, [r7, #8]
 8006386:	691b      	ldr	r3, [r3, #16]
 8006388:	3b01      	subs	r3, #1
 800638a:	041b      	lsls	r3, r3, #16
                       (((Timing->RowCycleDelay)-1) << 12)       |\
 800638c:	431a      	orrs	r2, r3
                       (((Timing->RPDelay)-1) << 20)             |\
 800638e:	68bb      	ldr	r3, [r7, #8]
 8006390:	695b      	ldr	r3, [r3, #20]
 8006392:	3b01      	subs	r3, #1
 8006394:	051b      	lsls	r3, r3, #20
                       (((Timing->WriteRecoveryTime)-1) <<16)    |\
 8006396:	431a      	orrs	r2, r3
                       (((Timing->RCDDelay)-1) << 24));
 8006398:	68bb      	ldr	r3, [r7, #8]
 800639a:	699b      	ldr	r3, [r3, #24]
 800639c:	3b01      	subs	r3, #1
 800639e:	061b      	lsls	r3, r3, #24
    tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
 80063a0:	4313      	orrs	r3, r2
 80063a2:	697a      	ldr	r2, [r7, #20]
 80063a4:	4313      	orrs	r3, r2
 80063a6:	617b      	str	r3, [r7, #20]
    Device->SDTR[FMC_SDRAM_BANK1] = tmpr1;
 80063a8:	68fb      	ldr	r3, [r7, #12]
 80063aa:	697a      	ldr	r2, [r7, #20]
 80063ac:	609a      	str	r2, [r3, #8]
 80063ae:	e039      	b.n	8006424 <FMC_SDRAM_Timing_Init+0xec>
  }
  else /* FMC_Bank2_SDRAM */
  {
    tmpr1 = Device->SDTR[FMC_SDRAM_BANK1];
 80063b0:	68fb      	ldr	r3, [r7, #12]
 80063b2:	689b      	ldr	r3, [r3, #8]
 80063b4:	617b      	str	r3, [r7, #20]
    
    /* Clear TRC and TRP bits */
    tmpr1 &= ((uint32_t)~(FMC_SDTR1_TRC | FMC_SDTR1_TRP));
 80063b6:	697a      	ldr	r2, [r7, #20]
 80063b8:	4b1e      	ldr	r3, [pc, #120]	; (8006434 <FMC_SDRAM_Timing_Init+0xfc>)
 80063ba:	4013      	ands	r3, r2
 80063bc:	617b      	str	r3, [r7, #20]
    
    tmpr1 |= (uint32_t)((((Timing->RowCycleDelay)-1) << 12)       |\
 80063be:	68bb      	ldr	r3, [r7, #8]
 80063c0:	68db      	ldr	r3, [r3, #12]
 80063c2:	3b01      	subs	r3, #1
 80063c4:	031a      	lsls	r2, r3, #12
                        (((Timing->RPDelay)-1) << 20)); 
 80063c6:	68bb      	ldr	r3, [r7, #8]
 80063c8:	695b      	ldr	r3, [r3, #20]
 80063ca:	3b01      	subs	r3, #1
 80063cc:	051b      	lsls	r3, r3, #20
    tmpr1 |= (uint32_t)((((Timing->RowCycleDelay)-1) << 12)       |\
 80063ce:	4313      	orrs	r3, r2
 80063d0:	697a      	ldr	r2, [r7, #20]
 80063d2:	4313      	orrs	r3, r2
 80063d4:	617b      	str	r3, [r7, #20]
    
    tmpr2 = Device->SDTR[FMC_SDRAM_BANK2];
 80063d6:	68fb      	ldr	r3, [r7, #12]
 80063d8:	68db      	ldr	r3, [r3, #12]
 80063da:	613b      	str	r3, [r7, #16]
    
    /* Clear TMRD, TXSR, TRAS, TRC, TWR, TRP and TRCD bits */
    tmpr2 &= ((uint32_t)~(FMC_SDTR1_TMRD  | FMC_SDTR1_TXSR | FMC_SDTR1_TRAS | \
 80063dc:	693b      	ldr	r3, [r7, #16]
 80063de:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 80063e2:	613b      	str	r3, [r7, #16]
                          FMC_SDTR1_TRC  | FMC_SDTR1_TWR | FMC_SDTR1_TRP | \
                          FMC_SDTR1_TRCD));
    
    tmpr2 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
 80063e4:	68bb      	ldr	r3, [r7, #8]
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	1e5a      	subs	r2, r3, #1
                       (((Timing->ExitSelfRefreshDelay)-1) << 4)  |\
 80063ea:	68bb      	ldr	r3, [r7, #8]
 80063ec:	685b      	ldr	r3, [r3, #4]
 80063ee:	3b01      	subs	r3, #1
 80063f0:	011b      	lsls	r3, r3, #4
    tmpr2 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
 80063f2:	431a      	orrs	r2, r3
                       (((Timing->SelfRefreshTime)-1) << 8)       |\
 80063f4:	68bb      	ldr	r3, [r7, #8]
 80063f6:	689b      	ldr	r3, [r3, #8]
 80063f8:	3b01      	subs	r3, #1
 80063fa:	021b      	lsls	r3, r3, #8
                       (((Timing->ExitSelfRefreshDelay)-1) << 4)  |\
 80063fc:	431a      	orrs	r2, r3
                       (((Timing->WriteRecoveryTime)-1) <<16)     |\
 80063fe:	68bb      	ldr	r3, [r7, #8]
 8006400:	691b      	ldr	r3, [r3, #16]
 8006402:	3b01      	subs	r3, #1
 8006404:	041b      	lsls	r3, r3, #16
                       (((Timing->SelfRefreshTime)-1) << 8)       |\
 8006406:	431a      	orrs	r2, r3
                       (((Timing->RCDDelay)-1) << 24));   
 8006408:	68bb      	ldr	r3, [r7, #8]
 800640a:	699b      	ldr	r3, [r3, #24]
 800640c:	3b01      	subs	r3, #1
 800640e:	061b      	lsls	r3, r3, #24
    tmpr2 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
 8006410:	4313      	orrs	r3, r2
 8006412:	693a      	ldr	r2, [r7, #16]
 8006414:	4313      	orrs	r3, r2
 8006416:	613b      	str	r3, [r7, #16]

    Device->SDTR[FMC_SDRAM_BANK1] = tmpr1;
 8006418:	68fb      	ldr	r3, [r7, #12]
 800641a:	697a      	ldr	r2, [r7, #20]
 800641c:	609a      	str	r2, [r3, #8]
    Device->SDTR[FMC_SDRAM_BANK2] = tmpr2;
 800641e:	68fb      	ldr	r3, [r7, #12]
 8006420:	693a      	ldr	r2, [r7, #16]
 8006422:	60da      	str	r2, [r3, #12]
  }
  
  return HAL_OK;
 8006424:	2300      	movs	r3, #0
}
 8006426:	4618      	mov	r0, r3
 8006428:	371c      	adds	r7, #28
 800642a:	46bd      	mov	sp, r7
 800642c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006430:	4770      	bx	lr
 8006432:	bf00      	nop
 8006434:	ff0f0fff 	.word	0xff0f0fff

08006438 <FMC_SDRAM_SendCommand>:
  * @param  Timing Pointer to SDRAM Timing structure
  * @param  Timeout Timeout wait value
  * @retval HAL state
  */  
HAL_StatusTypeDef FMC_SDRAM_SendCommand(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{ 
 8006438:	b480      	push	{r7}
 800643a:	b085      	sub	sp, #20
 800643c:	af00      	add	r7, sp, #0
 800643e:	60f8      	str	r0, [r7, #12]
 8006440:	60b9      	str	r1, [r7, #8]
 8006442:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_COMMAND_TARGET(Command->CommandTarget));
  assert_param(IS_FMC_AUTOREFRESH_NUMBER(Command->AutoRefreshNumber));
  assert_param(IS_FMC_MODE_REGISTER(Command->ModeRegisterDefinition));  

  /* Set command register */
  MODIFY_REG(Device->SDCMR, (FMC_SDCMR_MODE | FMC_SDCMR_CTB2 | FMC_SDCMR_CTB1 | 
 8006444:	68fb      	ldr	r3, [r7, #12]
 8006446:	691a      	ldr	r2, [r3, #16]
 8006448:	4b0c      	ldr	r3, [pc, #48]	; (800647c <FMC_SDRAM_SendCommand+0x44>)
 800644a:	4013      	ands	r3, r2
 800644c:	68ba      	ldr	r2, [r7, #8]
 800644e:	6811      	ldr	r1, [r2, #0]
 8006450:	68ba      	ldr	r2, [r7, #8]
 8006452:	6852      	ldr	r2, [r2, #4]
 8006454:	4311      	orrs	r1, r2
 8006456:	68ba      	ldr	r2, [r7, #8]
 8006458:	6892      	ldr	r2, [r2, #8]
 800645a:	3a01      	subs	r2, #1
 800645c:	0152      	lsls	r2, r2, #5
 800645e:	4311      	orrs	r1, r2
 8006460:	68ba      	ldr	r2, [r7, #8]
 8006462:	68d2      	ldr	r2, [r2, #12]
 8006464:	0252      	lsls	r2, r2, #9
 8006466:	430a      	orrs	r2, r1
 8006468:	431a      	orrs	r2, r3
 800646a:	68fb      	ldr	r3, [r7, #12]
 800646c:	611a      	str	r2, [r3, #16]
             FMC_SDCMR_NRFS | FMC_SDCMR_MRD), ((Command->CommandMode) | 
             (Command->CommandTarget) | (((Command->AutoRefreshNumber) - 1U) << FMC_SDCMR_NRFS_Pos) |
             ((Command->ModeRegisterDefinition) << FMC_SDCMR_MRD_Pos)));
  
  return HAL_OK;  
 800646e:	2300      	movs	r3, #0
}
 8006470:	4618      	mov	r0, r3
 8006472:	3714      	adds	r7, #20
 8006474:	46bd      	mov	sp, r7
 8006476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800647a:	4770      	bx	lr
 800647c:	ffc00000 	.word	0xffc00000

08006480 <FMC_SDRAM_ProgramRefreshRate>:
  * @param  Device Pointer to SDRAM device instance  
  * @param  RefreshRate The SDRAM refresh rate value.       
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_ProgramRefreshRate(FMC_SDRAM_TypeDef *Device, uint32_t RefreshRate)
{
 8006480:	b480      	push	{r7}
 8006482:	b083      	sub	sp, #12
 8006484:	af00      	add	r7, sp, #0
 8006486:	6078      	str	r0, [r7, #4]
 8006488:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FMC_SDRAM_DEVICE(Device));
  assert_param(IS_FMC_REFRESH_RATE(RefreshRate));
  
  /* Set the refresh rate in command register */
  Device->SDRTR |= (RefreshRate<<1);
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	695a      	ldr	r2, [r3, #20]
 800648e:	683b      	ldr	r3, [r7, #0]
 8006490:	005b      	lsls	r3, r3, #1
 8006492:	431a      	orrs	r2, r3
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	615a      	str	r2, [r3, #20]
  
  return HAL_OK;   
 8006498:	2300      	movs	r3, #0
}
 800649a:	4618      	mov	r0, r3
 800649c:	370c      	adds	r7, #12
 800649e:	46bd      	mov	sp, r7
 80064a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064a4:	4770      	bx	lr

080064a6 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 80064a6:	b480      	push	{r7}
 80064a8:	b085      	sub	sp, #20
 80064aa:	af00      	add	r7, sp, #0
 80064ac:	4603      	mov	r3, r0
 80064ae:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 80064b0:	2300      	movs	r3, #0
 80064b2:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 80064b4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80064b8:	2b84      	cmp	r3, #132	; 0x84
 80064ba:	d005      	beq.n	80064c8 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 80064bc:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80064c0:	68fb      	ldr	r3, [r7, #12]
 80064c2:	4413      	add	r3, r2
 80064c4:	3303      	adds	r3, #3
 80064c6:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 80064c8:	68fb      	ldr	r3, [r7, #12]
}
 80064ca:	4618      	mov	r0, r3
 80064cc:	3714      	adds	r7, #20
 80064ce:	46bd      	mov	sp, r7
 80064d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064d4:	4770      	bx	lr

080064d6 <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 80064d6:	b480      	push	{r7}
 80064d8:	b083      	sub	sp, #12
 80064da:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80064dc:	f3ef 8305 	mrs	r3, IPSR
 80064e0:	607b      	str	r3, [r7, #4]
  return(result);
 80064e2:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 80064e4:	2b00      	cmp	r3, #0
 80064e6:	bf14      	ite	ne
 80064e8:	2301      	movne	r3, #1
 80064ea:	2300      	moveq	r3, #0
 80064ec:	b2db      	uxtb	r3, r3
}
 80064ee:	4618      	mov	r0, r3
 80064f0:	370c      	adds	r7, #12
 80064f2:	46bd      	mov	sp, r7
 80064f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064f8:	4770      	bx	lr

080064fa <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 80064fa:	b580      	push	{r7, lr}
 80064fc:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 80064fe:	f001 fa57 	bl	80079b0 <vTaskStartScheduler>
  
  return osOK;
 8006502:	2300      	movs	r3, #0
}
 8006504:	4618      	mov	r0, r3
 8006506:	bd80      	pop	{r7, pc}

08006508 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8006508:	b5f0      	push	{r4, r5, r6, r7, lr}
 800650a:	b089      	sub	sp, #36	; 0x24
 800650c:	af04      	add	r7, sp, #16
 800650e:	6078      	str	r0, [r7, #4]
 8006510:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	695b      	ldr	r3, [r3, #20]
 8006516:	2b00      	cmp	r3, #0
 8006518:	d020      	beq.n	800655c <osThreadCreate+0x54>
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	699b      	ldr	r3, [r3, #24]
 800651e:	2b00      	cmp	r3, #0
 8006520:	d01c      	beq.n	800655c <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	685c      	ldr	r4, [r3, #4]
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	681d      	ldr	r5, [r3, #0]
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	691e      	ldr	r6, [r3, #16]
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8006534:	4618      	mov	r0, r3
 8006536:	f7ff ffb6 	bl	80064a6 <makeFreeRtosPriority>
 800653a:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	695b      	ldr	r3, [r3, #20]
 8006540:	687a      	ldr	r2, [r7, #4]
 8006542:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8006544:	9202      	str	r2, [sp, #8]
 8006546:	9301      	str	r3, [sp, #4]
 8006548:	9100      	str	r1, [sp, #0]
 800654a:	683b      	ldr	r3, [r7, #0]
 800654c:	4632      	mov	r2, r6
 800654e:	4629      	mov	r1, r5
 8006550:	4620      	mov	r0, r4
 8006552:	f000 ffa3 	bl	800749c <xTaskCreateStatic>
 8006556:	4603      	mov	r3, r0
 8006558:	60fb      	str	r3, [r7, #12]
 800655a:	e01c      	b.n	8006596 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	685c      	ldr	r4, [r3, #4]
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8006568:	b29e      	uxth	r6, r3
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8006570:	4618      	mov	r0, r3
 8006572:	f7ff ff98 	bl	80064a6 <makeFreeRtosPriority>
 8006576:	4602      	mov	r2, r0
 8006578:	f107 030c 	add.w	r3, r7, #12
 800657c:	9301      	str	r3, [sp, #4]
 800657e:	9200      	str	r2, [sp, #0]
 8006580:	683b      	ldr	r3, [r7, #0]
 8006582:	4632      	mov	r2, r6
 8006584:	4629      	mov	r1, r5
 8006586:	4620      	mov	r0, r4
 8006588:	f000 ffeb 	bl	8007562 <xTaskCreate>
 800658c:	4603      	mov	r3, r0
 800658e:	2b01      	cmp	r3, #1
 8006590:	d001      	beq.n	8006596 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8006592:	2300      	movs	r3, #0
 8006594:	e000      	b.n	8006598 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8006596:	68fb      	ldr	r3, [r7, #12]
}
 8006598:	4618      	mov	r0, r3
 800659a:	3714      	adds	r7, #20
 800659c:	46bd      	mov	sp, r7
 800659e:	bdf0      	pop	{r4, r5, r6, r7, pc}

080065a0 <osThreadTerminate>:
* @param   thread_id   thread ID obtained by \ref osThreadCreate or \ref osThreadGetId.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osThreadTerminate shall be consistent in every CMSIS-RTOS.
*/
osStatus osThreadTerminate (osThreadId thread_id)
{
 80065a0:	b580      	push	{r7, lr}
 80065a2:	b082      	sub	sp, #8
 80065a4:	af00      	add	r7, sp, #0
 80065a6:	6078      	str	r0, [r7, #4]
#if (INCLUDE_vTaskDelete == 1)
  vTaskDelete(thread_id);
 80065a8:	6878      	ldr	r0, [r7, #4]
 80065aa:	f001 f939 	bl	8007820 <vTaskDelete>
  return osOK;
 80065ae:	2300      	movs	r3, #0
#else
  return osErrorOS;
#endif
}
 80065b0:	4618      	mov	r0, r3
 80065b2:	3708      	adds	r7, #8
 80065b4:	46bd      	mov	sp, r7
 80065b6:	bd80      	pop	{r7, pc}

080065b8 <osThreadYield>:
* @brief  Pass control to next thread that is in state \b READY.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osThreadYield shall be consistent in every CMSIS-RTOS.
*/
osStatus osThreadYield (void)
{
 80065b8:	b480      	push	{r7}
 80065ba:	af00      	add	r7, sp, #0
  taskYIELD();
 80065bc:	4b06      	ldr	r3, [pc, #24]	; (80065d8 <osThreadYield+0x20>)
 80065be:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80065c2:	601a      	str	r2, [r3, #0]
 80065c4:	f3bf 8f4f 	dsb	sy
 80065c8:	f3bf 8f6f 	isb	sy
  
  return osOK;
 80065cc:	2300      	movs	r3, #0
}
 80065ce:	4618      	mov	r0, r3
 80065d0:	46bd      	mov	sp, r7
 80065d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065d6:	4770      	bx	lr
 80065d8:	e000ed04 	.word	0xe000ed04

080065dc <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 80065dc:	b580      	push	{r7, lr}
 80065de:	b084      	sub	sp, #16
 80065e0:	af00      	add	r7, sp, #0
 80065e2:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 80065e8:	68fb      	ldr	r3, [r7, #12]
 80065ea:	2b00      	cmp	r3, #0
 80065ec:	d001      	beq.n	80065f2 <osDelay+0x16>
 80065ee:	68fb      	ldr	r3, [r7, #12]
 80065f0:	e000      	b.n	80065f4 <osDelay+0x18>
 80065f2:	2301      	movs	r3, #1
 80065f4:	4618      	mov	r0, r3
 80065f6:	f001 f9a5 	bl	8007944 <vTaskDelay>
  
  return osOK;
 80065fa:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 80065fc:	4618      	mov	r0, r3
 80065fe:	3710      	adds	r7, #16
 8006600:	46bd      	mov	sp, r7
 8006602:	bd80      	pop	{r7, pc}

08006604 <osMutexCreate>:
* @param  mutex_def     mutex definition referenced with \ref osMutex.
* @retval  mutex ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMutexCreate shall be consistent in every CMSIS-RTOS.
*/
osMutexId osMutexCreate (const osMutexDef_t *mutex_def)
{
 8006604:	b580      	push	{r7, lr}
 8006606:	b082      	sub	sp, #8
 8006608:	af00      	add	r7, sp, #0
 800660a:	6078      	str	r0, [r7, #4]
#if ( configUSE_MUTEXES == 1)

#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if (mutex_def->controlblock != NULL) {
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	685b      	ldr	r3, [r3, #4]
 8006610:	2b00      	cmp	r3, #0
 8006612:	d007      	beq.n	8006624 <osMutexCreate+0x20>
    return xSemaphoreCreateMutexStatic( mutex_def->controlblock );
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	685b      	ldr	r3, [r3, #4]
 8006618:	4619      	mov	r1, r3
 800661a:	2001      	movs	r0, #1
 800661c:	f000 fac5 	bl	8006baa <xQueueCreateMutexStatic>
 8006620:	4603      	mov	r3, r0
 8006622:	e003      	b.n	800662c <osMutexCreate+0x28>
     }
  else {
    return xSemaphoreCreateMutex(); 
 8006624:	2001      	movs	r0, #1
 8006626:	f000 faa8 	bl	8006b7a <xQueueCreateMutex>
 800662a:	4603      	mov	r3, r0
    return xSemaphoreCreateMutex(); 
#endif
#else
  return NULL;
#endif
}
 800662c:	4618      	mov	r0, r3
 800662e:	3708      	adds	r7, #8
 8006630:	46bd      	mov	sp, r7
 8006632:	bd80      	pop	{r7, pc}

08006634 <osMutexWait>:
* @param millisec      timeout value or 0 in case of no time-out.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexWait shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexWait (osMutexId mutex_id, uint32_t millisec)
{
 8006634:	b580      	push	{r7, lr}
 8006636:	b084      	sub	sp, #16
 8006638:	af00      	add	r7, sp, #0
 800663a:	6078      	str	r0, [r7, #4]
 800663c:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 800663e:	2300      	movs	r3, #0
 8006640:	60bb      	str	r3, [r7, #8]
  
  
  if (mutex_id == NULL) {
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	2b00      	cmp	r3, #0
 8006646:	d101      	bne.n	800664c <osMutexWait+0x18>
    return osErrorParameter;
 8006648:	2380      	movs	r3, #128	; 0x80
 800664a:	e03a      	b.n	80066c2 <osMutexWait+0x8e>
  }
  
  ticks = 0;
 800664c:	2300      	movs	r3, #0
 800664e:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 8006650:	683b      	ldr	r3, [r7, #0]
 8006652:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006656:	d103      	bne.n	8006660 <osMutexWait+0x2c>
    ticks = portMAX_DELAY;
 8006658:	f04f 33ff 	mov.w	r3, #4294967295
 800665c:	60fb      	str	r3, [r7, #12]
 800665e:	e009      	b.n	8006674 <osMutexWait+0x40>
  }
  else if (millisec != 0) {
 8006660:	683b      	ldr	r3, [r7, #0]
 8006662:	2b00      	cmp	r3, #0
 8006664:	d006      	beq.n	8006674 <osMutexWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 8006666:	683b      	ldr	r3, [r7, #0]
 8006668:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 800666a:	68fb      	ldr	r3, [r7, #12]
 800666c:	2b00      	cmp	r3, #0
 800666e:	d101      	bne.n	8006674 <osMutexWait+0x40>
      ticks = 1;
 8006670:	2301      	movs	r3, #1
 8006672:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 8006674:	f7ff ff2f 	bl	80064d6 <inHandlerMode>
 8006678:	4603      	mov	r3, r0
 800667a:	2b00      	cmp	r3, #0
 800667c:	d017      	beq.n	80066ae <osMutexWait+0x7a>
    if (xSemaphoreTakeFromISR(mutex_id, &taskWoken) != pdTRUE) {
 800667e:	f107 0308 	add.w	r3, r7, #8
 8006682:	461a      	mov	r2, r3
 8006684:	2100      	movs	r1, #0
 8006686:	6878      	ldr	r0, [r7, #4]
 8006688:	f000 fd5a 	bl	8007140 <xQueueReceiveFromISR>
 800668c:	4603      	mov	r3, r0
 800668e:	2b01      	cmp	r3, #1
 8006690:	d001      	beq.n	8006696 <osMutexWait+0x62>
      return osErrorOS;
 8006692:	23ff      	movs	r3, #255	; 0xff
 8006694:	e015      	b.n	80066c2 <osMutexWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 8006696:	68bb      	ldr	r3, [r7, #8]
 8006698:	2b00      	cmp	r3, #0
 800669a:	d011      	beq.n	80066c0 <osMutexWait+0x8c>
 800669c:	4b0b      	ldr	r3, [pc, #44]	; (80066cc <osMutexWait+0x98>)
 800669e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80066a2:	601a      	str	r2, [r3, #0]
 80066a4:	f3bf 8f4f 	dsb	sy
 80066a8:	f3bf 8f6f 	isb	sy
 80066ac:	e008      	b.n	80066c0 <osMutexWait+0x8c>
  } 
  else if (xSemaphoreTake(mutex_id, ticks) != pdTRUE) {
 80066ae:	68f9      	ldr	r1, [r7, #12]
 80066b0:	6878      	ldr	r0, [r7, #4]
 80066b2:	f000 fc31 	bl	8006f18 <xQueueSemaphoreTake>
 80066b6:	4603      	mov	r3, r0
 80066b8:	2b01      	cmp	r3, #1
 80066ba:	d001      	beq.n	80066c0 <osMutexWait+0x8c>
    return osErrorOS;
 80066bc:	23ff      	movs	r3, #255	; 0xff
 80066be:	e000      	b.n	80066c2 <osMutexWait+0x8e>
  }
  
  return osOK;
 80066c0:	2300      	movs	r3, #0
}
 80066c2:	4618      	mov	r0, r3
 80066c4:	3710      	adds	r7, #16
 80066c6:	46bd      	mov	sp, r7
 80066c8:	bd80      	pop	{r7, pc}
 80066ca:	bf00      	nop
 80066cc:	e000ed04 	.word	0xe000ed04

080066d0 <osMutexRelease>:
* @param mutex_id      mutex ID obtained by \ref osMutexCreate.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexRelease (osMutexId mutex_id)
{
 80066d0:	b580      	push	{r7, lr}
 80066d2:	b084      	sub	sp, #16
 80066d4:	af00      	add	r7, sp, #0
 80066d6:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 80066d8:	2300      	movs	r3, #0
 80066da:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 80066dc:	2300      	movs	r3, #0
 80066de:	60bb      	str	r3, [r7, #8]
  
  if (inHandlerMode()) {
 80066e0:	f7ff fef9 	bl	80064d6 <inHandlerMode>
 80066e4:	4603      	mov	r3, r0
 80066e6:	2b00      	cmp	r3, #0
 80066e8:	d016      	beq.n	8006718 <osMutexRelease+0x48>
    if (xSemaphoreGiveFromISR(mutex_id, &taskWoken) != pdTRUE) {
 80066ea:	f107 0308 	add.w	r3, r7, #8
 80066ee:	4619      	mov	r1, r3
 80066f0:	6878      	ldr	r0, [r7, #4]
 80066f2:	f000 fb7b 	bl	8006dec <xQueueGiveFromISR>
 80066f6:	4603      	mov	r3, r0
 80066f8:	2b01      	cmp	r3, #1
 80066fa:	d001      	beq.n	8006700 <osMutexRelease+0x30>
      return osErrorOS;
 80066fc:	23ff      	movs	r3, #255	; 0xff
 80066fe:	e017      	b.n	8006730 <osMutexRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 8006700:	68bb      	ldr	r3, [r7, #8]
 8006702:	2b00      	cmp	r3, #0
 8006704:	d013      	beq.n	800672e <osMutexRelease+0x5e>
 8006706:	4b0c      	ldr	r3, [pc, #48]	; (8006738 <osMutexRelease+0x68>)
 8006708:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800670c:	601a      	str	r2, [r3, #0]
 800670e:	f3bf 8f4f 	dsb	sy
 8006712:	f3bf 8f6f 	isb	sy
 8006716:	e00a      	b.n	800672e <osMutexRelease+0x5e>
  }
  else if (xSemaphoreGive(mutex_id) != pdTRUE) 
 8006718:	2300      	movs	r3, #0
 800671a:	2200      	movs	r2, #0
 800671c:	2100      	movs	r1, #0
 800671e:	6878      	ldr	r0, [r7, #4]
 8006720:	f000 fa5e 	bl	8006be0 <xQueueGenericSend>
 8006724:	4603      	mov	r3, r0
 8006726:	2b01      	cmp	r3, #1
 8006728:	d001      	beq.n	800672e <osMutexRelease+0x5e>
  {
    result = osErrorOS;
 800672a:	23ff      	movs	r3, #255	; 0xff
 800672c:	60fb      	str	r3, [r7, #12]
  }
  return result;
 800672e:	68fb      	ldr	r3, [r7, #12]
}
 8006730:	4618      	mov	r0, r3
 8006732:	3710      	adds	r7, #16
 8006734:	46bd      	mov	sp, r7
 8006736:	bd80      	pop	{r7, pc}
 8006738:	e000ed04 	.word	0xe000ed04

0800673c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800673c:	b480      	push	{r7}
 800673e:	b083      	sub	sp, #12
 8006740:	af00      	add	r7, sp, #0
 8006742:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	f103 0208 	add.w	r2, r3, #8
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	f04f 32ff 	mov.w	r2, #4294967295
 8006754:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	f103 0208 	add.w	r2, r3, #8
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	f103 0208 	add.w	r2, r3, #8
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	2200      	movs	r2, #0
 800676e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8006770:	bf00      	nop
 8006772:	370c      	adds	r7, #12
 8006774:	46bd      	mov	sp, r7
 8006776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800677a:	4770      	bx	lr

0800677c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800677c:	b480      	push	{r7}
 800677e:	b083      	sub	sp, #12
 8006780:	af00      	add	r7, sp, #0
 8006782:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	2200      	movs	r2, #0
 8006788:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800678a:	bf00      	nop
 800678c:	370c      	adds	r7, #12
 800678e:	46bd      	mov	sp, r7
 8006790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006794:	4770      	bx	lr

08006796 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006796:	b480      	push	{r7}
 8006798:	b085      	sub	sp, #20
 800679a:	af00      	add	r7, sp, #0
 800679c:	6078      	str	r0, [r7, #4]
 800679e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	685b      	ldr	r3, [r3, #4]
 80067a4:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80067a6:	683b      	ldr	r3, [r7, #0]
 80067a8:	68fa      	ldr	r2, [r7, #12]
 80067aa:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80067ac:	68fb      	ldr	r3, [r7, #12]
 80067ae:	689a      	ldr	r2, [r3, #8]
 80067b0:	683b      	ldr	r3, [r7, #0]
 80067b2:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80067b4:	68fb      	ldr	r3, [r7, #12]
 80067b6:	689b      	ldr	r3, [r3, #8]
 80067b8:	683a      	ldr	r2, [r7, #0]
 80067ba:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80067bc:	68fb      	ldr	r3, [r7, #12]
 80067be:	683a      	ldr	r2, [r7, #0]
 80067c0:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80067c2:	683b      	ldr	r3, [r7, #0]
 80067c4:	687a      	ldr	r2, [r7, #4]
 80067c6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	1c5a      	adds	r2, r3, #1
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	601a      	str	r2, [r3, #0]
}
 80067d2:	bf00      	nop
 80067d4:	3714      	adds	r7, #20
 80067d6:	46bd      	mov	sp, r7
 80067d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067dc:	4770      	bx	lr

080067de <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80067de:	b480      	push	{r7}
 80067e0:	b085      	sub	sp, #20
 80067e2:	af00      	add	r7, sp, #0
 80067e4:	6078      	str	r0, [r7, #4]
 80067e6:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80067e8:	683b      	ldr	r3, [r7, #0]
 80067ea:	681b      	ldr	r3, [r3, #0]
 80067ec:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80067ee:	68bb      	ldr	r3, [r7, #8]
 80067f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80067f4:	d103      	bne.n	80067fe <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	691b      	ldr	r3, [r3, #16]
 80067fa:	60fb      	str	r3, [r7, #12]
 80067fc:	e00c      	b.n	8006818 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	3308      	adds	r3, #8
 8006802:	60fb      	str	r3, [r7, #12]
 8006804:	e002      	b.n	800680c <vListInsert+0x2e>
 8006806:	68fb      	ldr	r3, [r7, #12]
 8006808:	685b      	ldr	r3, [r3, #4]
 800680a:	60fb      	str	r3, [r7, #12]
 800680c:	68fb      	ldr	r3, [r7, #12]
 800680e:	685b      	ldr	r3, [r3, #4]
 8006810:	681b      	ldr	r3, [r3, #0]
 8006812:	68ba      	ldr	r2, [r7, #8]
 8006814:	429a      	cmp	r2, r3
 8006816:	d2f6      	bcs.n	8006806 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8006818:	68fb      	ldr	r3, [r7, #12]
 800681a:	685a      	ldr	r2, [r3, #4]
 800681c:	683b      	ldr	r3, [r7, #0]
 800681e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8006820:	683b      	ldr	r3, [r7, #0]
 8006822:	685b      	ldr	r3, [r3, #4]
 8006824:	683a      	ldr	r2, [r7, #0]
 8006826:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8006828:	683b      	ldr	r3, [r7, #0]
 800682a:	68fa      	ldr	r2, [r7, #12]
 800682c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800682e:	68fb      	ldr	r3, [r7, #12]
 8006830:	683a      	ldr	r2, [r7, #0]
 8006832:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8006834:	683b      	ldr	r3, [r7, #0]
 8006836:	687a      	ldr	r2, [r7, #4]
 8006838:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	681b      	ldr	r3, [r3, #0]
 800683e:	1c5a      	adds	r2, r3, #1
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	601a      	str	r2, [r3, #0]
}
 8006844:	bf00      	nop
 8006846:	3714      	adds	r7, #20
 8006848:	46bd      	mov	sp, r7
 800684a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800684e:	4770      	bx	lr

08006850 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8006850:	b480      	push	{r7}
 8006852:	b085      	sub	sp, #20
 8006854:	af00      	add	r7, sp, #0
 8006856:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	691b      	ldr	r3, [r3, #16]
 800685c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	685b      	ldr	r3, [r3, #4]
 8006862:	687a      	ldr	r2, [r7, #4]
 8006864:	6892      	ldr	r2, [r2, #8]
 8006866:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	689b      	ldr	r3, [r3, #8]
 800686c:	687a      	ldr	r2, [r7, #4]
 800686e:	6852      	ldr	r2, [r2, #4]
 8006870:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8006872:	68fb      	ldr	r3, [r7, #12]
 8006874:	685b      	ldr	r3, [r3, #4]
 8006876:	687a      	ldr	r2, [r7, #4]
 8006878:	429a      	cmp	r2, r3
 800687a:	d103      	bne.n	8006884 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	689a      	ldr	r2, [r3, #8]
 8006880:	68fb      	ldr	r3, [r7, #12]
 8006882:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	2200      	movs	r2, #0
 8006888:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800688a:	68fb      	ldr	r3, [r7, #12]
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	1e5a      	subs	r2, r3, #1
 8006890:	68fb      	ldr	r3, [r7, #12]
 8006892:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8006894:	68fb      	ldr	r3, [r7, #12]
 8006896:	681b      	ldr	r3, [r3, #0]
}
 8006898:	4618      	mov	r0, r3
 800689a:	3714      	adds	r7, #20
 800689c:	46bd      	mov	sp, r7
 800689e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068a2:	4770      	bx	lr

080068a4 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80068a4:	b580      	push	{r7, lr}
 80068a6:	b084      	sub	sp, #16
 80068a8:	af00      	add	r7, sp, #0
 80068aa:	6078      	str	r0, [r7, #4]
 80068ac:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80068b2:	68fb      	ldr	r3, [r7, #12]
 80068b4:	2b00      	cmp	r3, #0
 80068b6:	d10c      	bne.n	80068d2 <xQueueGenericReset+0x2e>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80068b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80068bc:	b672      	cpsid	i
 80068be:	f383 8811 	msr	BASEPRI, r3
 80068c2:	f3bf 8f6f 	isb	sy
 80068c6:	f3bf 8f4f 	dsb	sy
 80068ca:	b662      	cpsie	i
 80068cc:	60bb      	str	r3, [r7, #8]
		"	isb														\n" \
		"	dsb														\n" \
		"	cpsie i													\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80068ce:	bf00      	nop
 80068d0:	e7fe      	b.n	80068d0 <xQueueGenericReset+0x2c>

	taskENTER_CRITICAL();
 80068d2:	f001 fffb 	bl	80088cc <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80068d6:	68fb      	ldr	r3, [r7, #12]
 80068d8:	681a      	ldr	r2, [r3, #0]
 80068da:	68fb      	ldr	r3, [r7, #12]
 80068dc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80068de:	68f9      	ldr	r1, [r7, #12]
 80068e0:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80068e2:	fb01 f303 	mul.w	r3, r1, r3
 80068e6:	441a      	add	r2, r3
 80068e8:	68fb      	ldr	r3, [r7, #12]
 80068ea:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80068ec:	68fb      	ldr	r3, [r7, #12]
 80068ee:	2200      	movs	r2, #0
 80068f0:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80068f2:	68fb      	ldr	r3, [r7, #12]
 80068f4:	681a      	ldr	r2, [r3, #0]
 80068f6:	68fb      	ldr	r3, [r7, #12]
 80068f8:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80068fa:	68fb      	ldr	r3, [r7, #12]
 80068fc:	681a      	ldr	r2, [r3, #0]
 80068fe:	68fb      	ldr	r3, [r7, #12]
 8006900:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006902:	3b01      	subs	r3, #1
 8006904:	68f9      	ldr	r1, [r7, #12]
 8006906:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8006908:	fb01 f303 	mul.w	r3, r1, r3
 800690c:	441a      	add	r2, r3
 800690e:	68fb      	ldr	r3, [r7, #12]
 8006910:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8006912:	68fb      	ldr	r3, [r7, #12]
 8006914:	22ff      	movs	r2, #255	; 0xff
 8006916:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800691a:	68fb      	ldr	r3, [r7, #12]
 800691c:	22ff      	movs	r2, #255	; 0xff
 800691e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8006922:	683b      	ldr	r3, [r7, #0]
 8006924:	2b00      	cmp	r3, #0
 8006926:	d114      	bne.n	8006952 <xQueueGenericReset+0xae>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006928:	68fb      	ldr	r3, [r7, #12]
 800692a:	691b      	ldr	r3, [r3, #16]
 800692c:	2b00      	cmp	r3, #0
 800692e:	d01a      	beq.n	8006966 <xQueueGenericReset+0xc2>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006930:	68fb      	ldr	r3, [r7, #12]
 8006932:	3310      	adds	r3, #16
 8006934:	4618      	mov	r0, r3
 8006936:	f001 fab7 	bl	8007ea8 <xTaskRemoveFromEventList>
 800693a:	4603      	mov	r3, r0
 800693c:	2b00      	cmp	r3, #0
 800693e:	d012      	beq.n	8006966 <xQueueGenericReset+0xc2>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8006940:	4b0c      	ldr	r3, [pc, #48]	; (8006974 <xQueueGenericReset+0xd0>)
 8006942:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006946:	601a      	str	r2, [r3, #0]
 8006948:	f3bf 8f4f 	dsb	sy
 800694c:	f3bf 8f6f 	isb	sy
 8006950:	e009      	b.n	8006966 <xQueueGenericReset+0xc2>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8006952:	68fb      	ldr	r3, [r7, #12]
 8006954:	3310      	adds	r3, #16
 8006956:	4618      	mov	r0, r3
 8006958:	f7ff fef0 	bl	800673c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800695c:	68fb      	ldr	r3, [r7, #12]
 800695e:	3324      	adds	r3, #36	; 0x24
 8006960:	4618      	mov	r0, r3
 8006962:	f7ff feeb 	bl	800673c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8006966:	f001 ffe5 	bl	8008934 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800696a:	2301      	movs	r3, #1
}
 800696c:	4618      	mov	r0, r3
 800696e:	3710      	adds	r7, #16
 8006970:	46bd      	mov	sp, r7
 8006972:	bd80      	pop	{r7, pc}
 8006974:	e000ed04 	.word	0xe000ed04

08006978 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8006978:	b580      	push	{r7, lr}
 800697a:	b08e      	sub	sp, #56	; 0x38
 800697c:	af02      	add	r7, sp, #8
 800697e:	60f8      	str	r0, [r7, #12]
 8006980:	60b9      	str	r1, [r7, #8]
 8006982:	607a      	str	r2, [r7, #4]
 8006984:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8006986:	68fb      	ldr	r3, [r7, #12]
 8006988:	2b00      	cmp	r3, #0
 800698a:	d10c      	bne.n	80069a6 <xQueueGenericCreateStatic+0x2e>
	__asm volatile
 800698c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006990:	b672      	cpsid	i
 8006992:	f383 8811 	msr	BASEPRI, r3
 8006996:	f3bf 8f6f 	isb	sy
 800699a:	f3bf 8f4f 	dsb	sy
 800699e:	b662      	cpsie	i
 80069a0:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80069a2:	bf00      	nop
 80069a4:	e7fe      	b.n	80069a4 <xQueueGenericCreateStatic+0x2c>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80069a6:	683b      	ldr	r3, [r7, #0]
 80069a8:	2b00      	cmp	r3, #0
 80069aa:	d10c      	bne.n	80069c6 <xQueueGenericCreateStatic+0x4e>
	__asm volatile
 80069ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80069b0:	b672      	cpsid	i
 80069b2:	f383 8811 	msr	BASEPRI, r3
 80069b6:	f3bf 8f6f 	isb	sy
 80069ba:	f3bf 8f4f 	dsb	sy
 80069be:	b662      	cpsie	i
 80069c0:	627b      	str	r3, [r7, #36]	; 0x24
}
 80069c2:	bf00      	nop
 80069c4:	e7fe      	b.n	80069c4 <xQueueGenericCreateStatic+0x4c>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	2b00      	cmp	r3, #0
 80069ca:	d002      	beq.n	80069d2 <xQueueGenericCreateStatic+0x5a>
 80069cc:	68bb      	ldr	r3, [r7, #8]
 80069ce:	2b00      	cmp	r3, #0
 80069d0:	d001      	beq.n	80069d6 <xQueueGenericCreateStatic+0x5e>
 80069d2:	2301      	movs	r3, #1
 80069d4:	e000      	b.n	80069d8 <xQueueGenericCreateStatic+0x60>
 80069d6:	2300      	movs	r3, #0
 80069d8:	2b00      	cmp	r3, #0
 80069da:	d10c      	bne.n	80069f6 <xQueueGenericCreateStatic+0x7e>
	__asm volatile
 80069dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80069e0:	b672      	cpsid	i
 80069e2:	f383 8811 	msr	BASEPRI, r3
 80069e6:	f3bf 8f6f 	isb	sy
 80069ea:	f3bf 8f4f 	dsb	sy
 80069ee:	b662      	cpsie	i
 80069f0:	623b      	str	r3, [r7, #32]
}
 80069f2:	bf00      	nop
 80069f4:	e7fe      	b.n	80069f4 <xQueueGenericCreateStatic+0x7c>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	2b00      	cmp	r3, #0
 80069fa:	d102      	bne.n	8006a02 <xQueueGenericCreateStatic+0x8a>
 80069fc:	68bb      	ldr	r3, [r7, #8]
 80069fe:	2b00      	cmp	r3, #0
 8006a00:	d101      	bne.n	8006a06 <xQueueGenericCreateStatic+0x8e>
 8006a02:	2301      	movs	r3, #1
 8006a04:	e000      	b.n	8006a08 <xQueueGenericCreateStatic+0x90>
 8006a06:	2300      	movs	r3, #0
 8006a08:	2b00      	cmp	r3, #0
 8006a0a:	d10c      	bne.n	8006a26 <xQueueGenericCreateStatic+0xae>
	__asm volatile
 8006a0c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a10:	b672      	cpsid	i
 8006a12:	f383 8811 	msr	BASEPRI, r3
 8006a16:	f3bf 8f6f 	isb	sy
 8006a1a:	f3bf 8f4f 	dsb	sy
 8006a1e:	b662      	cpsie	i
 8006a20:	61fb      	str	r3, [r7, #28]
}
 8006a22:	bf00      	nop
 8006a24:	e7fe      	b.n	8006a24 <xQueueGenericCreateStatic+0xac>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8006a26:	2350      	movs	r3, #80	; 0x50
 8006a28:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8006a2a:	697b      	ldr	r3, [r7, #20]
 8006a2c:	2b50      	cmp	r3, #80	; 0x50
 8006a2e:	d00c      	beq.n	8006a4a <xQueueGenericCreateStatic+0xd2>
	__asm volatile
 8006a30:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a34:	b672      	cpsid	i
 8006a36:	f383 8811 	msr	BASEPRI, r3
 8006a3a:	f3bf 8f6f 	isb	sy
 8006a3e:	f3bf 8f4f 	dsb	sy
 8006a42:	b662      	cpsie	i
 8006a44:	61bb      	str	r3, [r7, #24]
}
 8006a46:	bf00      	nop
 8006a48:	e7fe      	b.n	8006a48 <xQueueGenericCreateStatic+0xd0>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8006a4a:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8006a4c:	683b      	ldr	r3, [r7, #0]
 8006a4e:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8006a50:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006a52:	2b00      	cmp	r3, #0
 8006a54:	d00d      	beq.n	8006a72 <xQueueGenericCreateStatic+0xfa>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8006a56:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006a58:	2201      	movs	r2, #1
 8006a5a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8006a5e:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8006a62:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006a64:	9300      	str	r3, [sp, #0]
 8006a66:	4613      	mov	r3, r2
 8006a68:	687a      	ldr	r2, [r7, #4]
 8006a6a:	68b9      	ldr	r1, [r7, #8]
 8006a6c:	68f8      	ldr	r0, [r7, #12]
 8006a6e:	f000 f847 	bl	8006b00 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8006a72:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8006a74:	4618      	mov	r0, r3
 8006a76:	3730      	adds	r7, #48	; 0x30
 8006a78:	46bd      	mov	sp, r7
 8006a7a:	bd80      	pop	{r7, pc}

08006a7c <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8006a7c:	b580      	push	{r7, lr}
 8006a7e:	b08a      	sub	sp, #40	; 0x28
 8006a80:	af02      	add	r7, sp, #8
 8006a82:	60f8      	str	r0, [r7, #12]
 8006a84:	60b9      	str	r1, [r7, #8]
 8006a86:	4613      	mov	r3, r2
 8006a88:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8006a8a:	68fb      	ldr	r3, [r7, #12]
 8006a8c:	2b00      	cmp	r3, #0
 8006a8e:	d10c      	bne.n	8006aaa <xQueueGenericCreate+0x2e>
	__asm volatile
 8006a90:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a94:	b672      	cpsid	i
 8006a96:	f383 8811 	msr	BASEPRI, r3
 8006a9a:	f3bf 8f6f 	isb	sy
 8006a9e:	f3bf 8f4f 	dsb	sy
 8006aa2:	b662      	cpsie	i
 8006aa4:	613b      	str	r3, [r7, #16]
}
 8006aa6:	bf00      	nop
 8006aa8:	e7fe      	b.n	8006aa8 <xQueueGenericCreate+0x2c>

		if( uxItemSize == ( UBaseType_t ) 0 )
 8006aaa:	68bb      	ldr	r3, [r7, #8]
 8006aac:	2b00      	cmp	r3, #0
 8006aae:	d102      	bne.n	8006ab6 <xQueueGenericCreate+0x3a>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 8006ab0:	2300      	movs	r3, #0
 8006ab2:	61fb      	str	r3, [r7, #28]
 8006ab4:	e004      	b.n	8006ac0 <xQueueGenericCreate+0x44>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006ab6:	68fb      	ldr	r3, [r7, #12]
 8006ab8:	68ba      	ldr	r2, [r7, #8]
 8006aba:	fb02 f303 	mul.w	r3, r2, r3
 8006abe:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8006ac0:	69fb      	ldr	r3, [r7, #28]
 8006ac2:	3350      	adds	r3, #80	; 0x50
 8006ac4:	4618      	mov	r0, r3
 8006ac6:	f002 f82d 	bl	8008b24 <pvPortMalloc>
 8006aca:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8006acc:	69bb      	ldr	r3, [r7, #24]
 8006ace:	2b00      	cmp	r3, #0
 8006ad0:	d011      	beq.n	8006af6 <xQueueGenericCreate+0x7a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8006ad2:	69bb      	ldr	r3, [r7, #24]
 8006ad4:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006ad6:	697b      	ldr	r3, [r7, #20]
 8006ad8:	3350      	adds	r3, #80	; 0x50
 8006ada:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8006adc:	69bb      	ldr	r3, [r7, #24]
 8006ade:	2200      	movs	r2, #0
 8006ae0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8006ae4:	79fa      	ldrb	r2, [r7, #7]
 8006ae6:	69bb      	ldr	r3, [r7, #24]
 8006ae8:	9300      	str	r3, [sp, #0]
 8006aea:	4613      	mov	r3, r2
 8006aec:	697a      	ldr	r2, [r7, #20]
 8006aee:	68b9      	ldr	r1, [r7, #8]
 8006af0:	68f8      	ldr	r0, [r7, #12]
 8006af2:	f000 f805 	bl	8006b00 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8006af6:	69bb      	ldr	r3, [r7, #24]
	}
 8006af8:	4618      	mov	r0, r3
 8006afa:	3720      	adds	r7, #32
 8006afc:	46bd      	mov	sp, r7
 8006afe:	bd80      	pop	{r7, pc}

08006b00 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8006b00:	b580      	push	{r7, lr}
 8006b02:	b084      	sub	sp, #16
 8006b04:	af00      	add	r7, sp, #0
 8006b06:	60f8      	str	r0, [r7, #12]
 8006b08:	60b9      	str	r1, [r7, #8]
 8006b0a:	607a      	str	r2, [r7, #4]
 8006b0c:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8006b0e:	68bb      	ldr	r3, [r7, #8]
 8006b10:	2b00      	cmp	r3, #0
 8006b12:	d103      	bne.n	8006b1c <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8006b14:	69bb      	ldr	r3, [r7, #24]
 8006b16:	69ba      	ldr	r2, [r7, #24]
 8006b18:	601a      	str	r2, [r3, #0]
 8006b1a:	e002      	b.n	8006b22 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8006b1c:	69bb      	ldr	r3, [r7, #24]
 8006b1e:	687a      	ldr	r2, [r7, #4]
 8006b20:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8006b22:	69bb      	ldr	r3, [r7, #24]
 8006b24:	68fa      	ldr	r2, [r7, #12]
 8006b26:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8006b28:	69bb      	ldr	r3, [r7, #24]
 8006b2a:	68ba      	ldr	r2, [r7, #8]
 8006b2c:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8006b2e:	2101      	movs	r1, #1
 8006b30:	69b8      	ldr	r0, [r7, #24]
 8006b32:	f7ff feb7 	bl	80068a4 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8006b36:	69bb      	ldr	r3, [r7, #24]
 8006b38:	78fa      	ldrb	r2, [r7, #3]
 8006b3a:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8006b3e:	bf00      	nop
 8006b40:	3710      	adds	r7, #16
 8006b42:	46bd      	mov	sp, r7
 8006b44:	bd80      	pop	{r7, pc}

08006b46 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 8006b46:	b580      	push	{r7, lr}
 8006b48:	b082      	sub	sp, #8
 8006b4a:	af00      	add	r7, sp, #0
 8006b4c:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	2b00      	cmp	r3, #0
 8006b52:	d00e      	beq.n	8006b72 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	2200      	movs	r2, #0
 8006b58:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	2200      	movs	r2, #0
 8006b5e:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	2200      	movs	r2, #0
 8006b64:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8006b66:	2300      	movs	r3, #0
 8006b68:	2200      	movs	r2, #0
 8006b6a:	2100      	movs	r1, #0
 8006b6c:	6878      	ldr	r0, [r7, #4]
 8006b6e:	f000 f837 	bl	8006be0 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8006b72:	bf00      	nop
 8006b74:	3708      	adds	r7, #8
 8006b76:	46bd      	mov	sp, r7
 8006b78:	bd80      	pop	{r7, pc}

08006b7a <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 8006b7a:	b580      	push	{r7, lr}
 8006b7c:	b086      	sub	sp, #24
 8006b7e:	af00      	add	r7, sp, #0
 8006b80:	4603      	mov	r3, r0
 8006b82:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8006b84:	2301      	movs	r3, #1
 8006b86:	617b      	str	r3, [r7, #20]
 8006b88:	2300      	movs	r3, #0
 8006b8a:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8006b8c:	79fb      	ldrb	r3, [r7, #7]
 8006b8e:	461a      	mov	r2, r3
 8006b90:	6939      	ldr	r1, [r7, #16]
 8006b92:	6978      	ldr	r0, [r7, #20]
 8006b94:	f7ff ff72 	bl	8006a7c <xQueueGenericCreate>
 8006b98:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8006b9a:	68f8      	ldr	r0, [r7, #12]
 8006b9c:	f7ff ffd3 	bl	8006b46 <prvInitialiseMutex>

		return xNewQueue;
 8006ba0:	68fb      	ldr	r3, [r7, #12]
	}
 8006ba2:	4618      	mov	r0, r3
 8006ba4:	3718      	adds	r7, #24
 8006ba6:	46bd      	mov	sp, r7
 8006ba8:	bd80      	pop	{r7, pc}

08006baa <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 8006baa:	b580      	push	{r7, lr}
 8006bac:	b088      	sub	sp, #32
 8006bae:	af02      	add	r7, sp, #8
 8006bb0:	4603      	mov	r3, r0
 8006bb2:	6039      	str	r1, [r7, #0]
 8006bb4:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8006bb6:	2301      	movs	r3, #1
 8006bb8:	617b      	str	r3, [r7, #20]
 8006bba:	2300      	movs	r3, #0
 8006bbc:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 8006bbe:	79fb      	ldrb	r3, [r7, #7]
 8006bc0:	9300      	str	r3, [sp, #0]
 8006bc2:	683b      	ldr	r3, [r7, #0]
 8006bc4:	2200      	movs	r2, #0
 8006bc6:	6939      	ldr	r1, [r7, #16]
 8006bc8:	6978      	ldr	r0, [r7, #20]
 8006bca:	f7ff fed5 	bl	8006978 <xQueueGenericCreateStatic>
 8006bce:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8006bd0:	68f8      	ldr	r0, [r7, #12]
 8006bd2:	f7ff ffb8 	bl	8006b46 <prvInitialiseMutex>

		return xNewQueue;
 8006bd6:	68fb      	ldr	r3, [r7, #12]
	}
 8006bd8:	4618      	mov	r0, r3
 8006bda:	3718      	adds	r7, #24
 8006bdc:	46bd      	mov	sp, r7
 8006bde:	bd80      	pop	{r7, pc}

08006be0 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8006be0:	b580      	push	{r7, lr}
 8006be2:	b08e      	sub	sp, #56	; 0x38
 8006be4:	af00      	add	r7, sp, #0
 8006be6:	60f8      	str	r0, [r7, #12]
 8006be8:	60b9      	str	r1, [r7, #8]
 8006bea:	607a      	str	r2, [r7, #4]
 8006bec:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8006bee:	2300      	movs	r3, #0
 8006bf0:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8006bf2:	68fb      	ldr	r3, [r7, #12]
 8006bf4:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8006bf6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006bf8:	2b00      	cmp	r3, #0
 8006bfa:	d10c      	bne.n	8006c16 <xQueueGenericSend+0x36>
	__asm volatile
 8006bfc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c00:	b672      	cpsid	i
 8006c02:	f383 8811 	msr	BASEPRI, r3
 8006c06:	f3bf 8f6f 	isb	sy
 8006c0a:	f3bf 8f4f 	dsb	sy
 8006c0e:	b662      	cpsie	i
 8006c10:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8006c12:	bf00      	nop
 8006c14:	e7fe      	b.n	8006c14 <xQueueGenericSend+0x34>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006c16:	68bb      	ldr	r3, [r7, #8]
 8006c18:	2b00      	cmp	r3, #0
 8006c1a:	d103      	bne.n	8006c24 <xQueueGenericSend+0x44>
 8006c1c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c20:	2b00      	cmp	r3, #0
 8006c22:	d101      	bne.n	8006c28 <xQueueGenericSend+0x48>
 8006c24:	2301      	movs	r3, #1
 8006c26:	e000      	b.n	8006c2a <xQueueGenericSend+0x4a>
 8006c28:	2300      	movs	r3, #0
 8006c2a:	2b00      	cmp	r3, #0
 8006c2c:	d10c      	bne.n	8006c48 <xQueueGenericSend+0x68>
	__asm volatile
 8006c2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c32:	b672      	cpsid	i
 8006c34:	f383 8811 	msr	BASEPRI, r3
 8006c38:	f3bf 8f6f 	isb	sy
 8006c3c:	f3bf 8f4f 	dsb	sy
 8006c40:	b662      	cpsie	i
 8006c42:	627b      	str	r3, [r7, #36]	; 0x24
}
 8006c44:	bf00      	nop
 8006c46:	e7fe      	b.n	8006c46 <xQueueGenericSend+0x66>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006c48:	683b      	ldr	r3, [r7, #0]
 8006c4a:	2b02      	cmp	r3, #2
 8006c4c:	d103      	bne.n	8006c56 <xQueueGenericSend+0x76>
 8006c4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c50:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006c52:	2b01      	cmp	r3, #1
 8006c54:	d101      	bne.n	8006c5a <xQueueGenericSend+0x7a>
 8006c56:	2301      	movs	r3, #1
 8006c58:	e000      	b.n	8006c5c <xQueueGenericSend+0x7c>
 8006c5a:	2300      	movs	r3, #0
 8006c5c:	2b00      	cmp	r3, #0
 8006c5e:	d10c      	bne.n	8006c7a <xQueueGenericSend+0x9a>
	__asm volatile
 8006c60:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c64:	b672      	cpsid	i
 8006c66:	f383 8811 	msr	BASEPRI, r3
 8006c6a:	f3bf 8f6f 	isb	sy
 8006c6e:	f3bf 8f4f 	dsb	sy
 8006c72:	b662      	cpsie	i
 8006c74:	623b      	str	r3, [r7, #32]
}
 8006c76:	bf00      	nop
 8006c78:	e7fe      	b.n	8006c78 <xQueueGenericSend+0x98>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006c7a:	f001 fadd 	bl	8008238 <xTaskGetSchedulerState>
 8006c7e:	4603      	mov	r3, r0
 8006c80:	2b00      	cmp	r3, #0
 8006c82:	d102      	bne.n	8006c8a <xQueueGenericSend+0xaa>
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	2b00      	cmp	r3, #0
 8006c88:	d101      	bne.n	8006c8e <xQueueGenericSend+0xae>
 8006c8a:	2301      	movs	r3, #1
 8006c8c:	e000      	b.n	8006c90 <xQueueGenericSend+0xb0>
 8006c8e:	2300      	movs	r3, #0
 8006c90:	2b00      	cmp	r3, #0
 8006c92:	d10c      	bne.n	8006cae <xQueueGenericSend+0xce>
	__asm volatile
 8006c94:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c98:	b672      	cpsid	i
 8006c9a:	f383 8811 	msr	BASEPRI, r3
 8006c9e:	f3bf 8f6f 	isb	sy
 8006ca2:	f3bf 8f4f 	dsb	sy
 8006ca6:	b662      	cpsie	i
 8006ca8:	61fb      	str	r3, [r7, #28]
}
 8006caa:	bf00      	nop
 8006cac:	e7fe      	b.n	8006cac <xQueueGenericSend+0xcc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006cae:	f001 fe0d 	bl	80088cc <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8006cb2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006cb4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006cb6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006cb8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006cba:	429a      	cmp	r2, r3
 8006cbc:	d302      	bcc.n	8006cc4 <xQueueGenericSend+0xe4>
 8006cbe:	683b      	ldr	r3, [r7, #0]
 8006cc0:	2b02      	cmp	r3, #2
 8006cc2:	d129      	bne.n	8006d18 <xQueueGenericSend+0x138>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006cc4:	683a      	ldr	r2, [r7, #0]
 8006cc6:	68b9      	ldr	r1, [r7, #8]
 8006cc8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006cca:	f000 fad7 	bl	800727c <prvCopyDataToQueue>
 8006cce:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006cd0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006cd2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006cd4:	2b00      	cmp	r3, #0
 8006cd6:	d010      	beq.n	8006cfa <xQueueGenericSend+0x11a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006cd8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006cda:	3324      	adds	r3, #36	; 0x24
 8006cdc:	4618      	mov	r0, r3
 8006cde:	f001 f8e3 	bl	8007ea8 <xTaskRemoveFromEventList>
 8006ce2:	4603      	mov	r3, r0
 8006ce4:	2b00      	cmp	r3, #0
 8006ce6:	d013      	beq.n	8006d10 <xQueueGenericSend+0x130>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8006ce8:	4b3f      	ldr	r3, [pc, #252]	; (8006de8 <xQueueGenericSend+0x208>)
 8006cea:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006cee:	601a      	str	r2, [r3, #0]
 8006cf0:	f3bf 8f4f 	dsb	sy
 8006cf4:	f3bf 8f6f 	isb	sy
 8006cf8:	e00a      	b.n	8006d10 <xQueueGenericSend+0x130>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8006cfa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006cfc:	2b00      	cmp	r3, #0
 8006cfe:	d007      	beq.n	8006d10 <xQueueGenericSend+0x130>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8006d00:	4b39      	ldr	r3, [pc, #228]	; (8006de8 <xQueueGenericSend+0x208>)
 8006d02:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006d06:	601a      	str	r2, [r3, #0]
 8006d08:	f3bf 8f4f 	dsb	sy
 8006d0c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8006d10:	f001 fe10 	bl	8008934 <vPortExitCritical>
				return pdPASS;
 8006d14:	2301      	movs	r3, #1
 8006d16:	e063      	b.n	8006de0 <xQueueGenericSend+0x200>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	2b00      	cmp	r3, #0
 8006d1c:	d103      	bne.n	8006d26 <xQueueGenericSend+0x146>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8006d1e:	f001 fe09 	bl	8008934 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8006d22:	2300      	movs	r3, #0
 8006d24:	e05c      	b.n	8006de0 <xQueueGenericSend+0x200>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006d26:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006d28:	2b00      	cmp	r3, #0
 8006d2a:	d106      	bne.n	8006d3a <xQueueGenericSend+0x15a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006d2c:	f107 0314 	add.w	r3, r7, #20
 8006d30:	4618      	mov	r0, r3
 8006d32:	f001 f91d 	bl	8007f70 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006d36:	2301      	movs	r3, #1
 8006d38:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006d3a:	f001 fdfb 	bl	8008934 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006d3e:	f000 fea7 	bl	8007a90 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006d42:	f001 fdc3 	bl	80088cc <vPortEnterCritical>
 8006d46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d48:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006d4c:	b25b      	sxtb	r3, r3
 8006d4e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006d52:	d103      	bne.n	8006d5c <xQueueGenericSend+0x17c>
 8006d54:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d56:	2200      	movs	r2, #0
 8006d58:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006d5c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d5e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006d62:	b25b      	sxtb	r3, r3
 8006d64:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006d68:	d103      	bne.n	8006d72 <xQueueGenericSend+0x192>
 8006d6a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d6c:	2200      	movs	r2, #0
 8006d6e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006d72:	f001 fddf 	bl	8008934 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006d76:	1d3a      	adds	r2, r7, #4
 8006d78:	f107 0314 	add.w	r3, r7, #20
 8006d7c:	4611      	mov	r1, r2
 8006d7e:	4618      	mov	r0, r3
 8006d80:	f001 f90c 	bl	8007f9c <xTaskCheckForTimeOut>
 8006d84:	4603      	mov	r3, r0
 8006d86:	2b00      	cmp	r3, #0
 8006d88:	d124      	bne.n	8006dd4 <xQueueGenericSend+0x1f4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8006d8a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006d8c:	f000 fb6e 	bl	800746c <prvIsQueueFull>
 8006d90:	4603      	mov	r3, r0
 8006d92:	2b00      	cmp	r3, #0
 8006d94:	d018      	beq.n	8006dc8 <xQueueGenericSend+0x1e8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8006d96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d98:	3310      	adds	r3, #16
 8006d9a:	687a      	ldr	r2, [r7, #4]
 8006d9c:	4611      	mov	r1, r2
 8006d9e:	4618      	mov	r0, r3
 8006da0:	f001 f85c 	bl	8007e5c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8006da4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006da6:	f000 faf9 	bl	800739c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8006daa:	f000 fe7f 	bl	8007aac <xTaskResumeAll>
 8006dae:	4603      	mov	r3, r0
 8006db0:	2b00      	cmp	r3, #0
 8006db2:	f47f af7c 	bne.w	8006cae <xQueueGenericSend+0xce>
				{
					portYIELD_WITHIN_API();
 8006db6:	4b0c      	ldr	r3, [pc, #48]	; (8006de8 <xQueueGenericSend+0x208>)
 8006db8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006dbc:	601a      	str	r2, [r3, #0]
 8006dbe:	f3bf 8f4f 	dsb	sy
 8006dc2:	f3bf 8f6f 	isb	sy
 8006dc6:	e772      	b.n	8006cae <xQueueGenericSend+0xce>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8006dc8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006dca:	f000 fae7 	bl	800739c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006dce:	f000 fe6d 	bl	8007aac <xTaskResumeAll>
 8006dd2:	e76c      	b.n	8006cae <xQueueGenericSend+0xce>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8006dd4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006dd6:	f000 fae1 	bl	800739c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006dda:	f000 fe67 	bl	8007aac <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8006dde:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8006de0:	4618      	mov	r0, r3
 8006de2:	3738      	adds	r7, #56	; 0x38
 8006de4:	46bd      	mov	sp, r7
 8006de6:	bd80      	pop	{r7, pc}
 8006de8:	e000ed04 	.word	0xe000ed04

08006dec <xQueueGiveFromISR>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8006dec:	b580      	push	{r7, lr}
 8006dee:	b08e      	sub	sp, #56	; 0x38
 8006df0:	af00      	add	r7, sp, #0
 8006df2:	6078      	str	r0, [r7, #4]
 8006df4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8006dfa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006dfc:	2b00      	cmp	r3, #0
 8006dfe:	d10c      	bne.n	8006e1a <xQueueGiveFromISR+0x2e>
	__asm volatile
 8006e00:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e04:	b672      	cpsid	i
 8006e06:	f383 8811 	msr	BASEPRI, r3
 8006e0a:	f3bf 8f6f 	isb	sy
 8006e0e:	f3bf 8f4f 	dsb	sy
 8006e12:	b662      	cpsie	i
 8006e14:	623b      	str	r3, [r7, #32]
}
 8006e16:	bf00      	nop
 8006e18:	e7fe      	b.n	8006e18 <xQueueGiveFromISR+0x2c>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8006e1a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006e1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e1e:	2b00      	cmp	r3, #0
 8006e20:	d00c      	beq.n	8006e3c <xQueueGiveFromISR+0x50>
	__asm volatile
 8006e22:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e26:	b672      	cpsid	i
 8006e28:	f383 8811 	msr	BASEPRI, r3
 8006e2c:	f3bf 8f6f 	isb	sy
 8006e30:	f3bf 8f4f 	dsb	sy
 8006e34:	b662      	cpsie	i
 8006e36:	61fb      	str	r3, [r7, #28]
}
 8006e38:	bf00      	nop
 8006e3a:	e7fe      	b.n	8006e3a <xQueueGiveFromISR+0x4e>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8006e3c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006e3e:	681b      	ldr	r3, [r3, #0]
 8006e40:	2b00      	cmp	r3, #0
 8006e42:	d103      	bne.n	8006e4c <xQueueGiveFromISR+0x60>
 8006e44:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006e46:	689b      	ldr	r3, [r3, #8]
 8006e48:	2b00      	cmp	r3, #0
 8006e4a:	d101      	bne.n	8006e50 <xQueueGiveFromISR+0x64>
 8006e4c:	2301      	movs	r3, #1
 8006e4e:	e000      	b.n	8006e52 <xQueueGiveFromISR+0x66>
 8006e50:	2300      	movs	r3, #0
 8006e52:	2b00      	cmp	r3, #0
 8006e54:	d10c      	bne.n	8006e70 <xQueueGiveFromISR+0x84>
	__asm volatile
 8006e56:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e5a:	b672      	cpsid	i
 8006e5c:	f383 8811 	msr	BASEPRI, r3
 8006e60:	f3bf 8f6f 	isb	sy
 8006e64:	f3bf 8f4f 	dsb	sy
 8006e68:	b662      	cpsie	i
 8006e6a:	61bb      	str	r3, [r7, #24]
}
 8006e6c:	bf00      	nop
 8006e6e:	e7fe      	b.n	8006e6e <xQueueGiveFromISR+0x82>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8006e70:	f001 fe14 	bl	8008a9c <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8006e74:	f3ef 8211 	mrs	r2, BASEPRI
 8006e78:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e7c:	b672      	cpsid	i
 8006e7e:	f383 8811 	msr	BASEPRI, r3
 8006e82:	f3bf 8f6f 	isb	sy
 8006e86:	f3bf 8f4f 	dsb	sy
 8006e8a:	b662      	cpsie	i
 8006e8c:	617a      	str	r2, [r7, #20]
 8006e8e:	613b      	str	r3, [r7, #16]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8006e90:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8006e92:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006e94:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006e96:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006e98:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8006e9a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006e9c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006e9e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006ea0:	429a      	cmp	r2, r3
 8006ea2:	d22b      	bcs.n	8006efc <xQueueGiveFromISR+0x110>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8006ea4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ea6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006eaa:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8006eae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006eb0:	1c5a      	adds	r2, r3, #1
 8006eb2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006eb4:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8006eb6:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8006eba:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006ebe:	d112      	bne.n	8006ee6 <xQueueGiveFromISR+0xfa>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006ec0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ec2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ec4:	2b00      	cmp	r3, #0
 8006ec6:	d016      	beq.n	8006ef6 <xQueueGiveFromISR+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006ec8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006eca:	3324      	adds	r3, #36	; 0x24
 8006ecc:	4618      	mov	r0, r3
 8006ece:	f000 ffeb 	bl	8007ea8 <xTaskRemoveFromEventList>
 8006ed2:	4603      	mov	r3, r0
 8006ed4:	2b00      	cmp	r3, #0
 8006ed6:	d00e      	beq.n	8006ef6 <xQueueGiveFromISR+0x10a>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8006ed8:	683b      	ldr	r3, [r7, #0]
 8006eda:	2b00      	cmp	r3, #0
 8006edc:	d00b      	beq.n	8006ef6 <xQueueGiveFromISR+0x10a>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8006ede:	683b      	ldr	r3, [r7, #0]
 8006ee0:	2201      	movs	r2, #1
 8006ee2:	601a      	str	r2, [r3, #0]
 8006ee4:	e007      	b.n	8006ef6 <xQueueGiveFromISR+0x10a>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8006ee6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006eea:	3301      	adds	r3, #1
 8006eec:	b2db      	uxtb	r3, r3
 8006eee:	b25a      	sxtb	r2, r3
 8006ef0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ef2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8006ef6:	2301      	movs	r3, #1
 8006ef8:	637b      	str	r3, [r7, #52]	; 0x34
 8006efa:	e001      	b.n	8006f00 <xQueueGiveFromISR+0x114>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8006efc:	2300      	movs	r3, #0
 8006efe:	637b      	str	r3, [r7, #52]	; 0x34
 8006f00:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006f02:	60fb      	str	r3, [r7, #12]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8006f04:	68fb      	ldr	r3, [r7, #12]
 8006f06:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8006f0a:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8006f0c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8006f0e:	4618      	mov	r0, r3
 8006f10:	3738      	adds	r7, #56	; 0x38
 8006f12:	46bd      	mov	sp, r7
 8006f14:	bd80      	pop	{r7, pc}
	...

08006f18 <xQueueSemaphoreTake>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8006f18:	b580      	push	{r7, lr}
 8006f1a:	b08e      	sub	sp, #56	; 0x38
 8006f1c:	af00      	add	r7, sp, #0
 8006f1e:	6078      	str	r0, [r7, #4]
 8006f20:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8006f22:	2300      	movs	r3, #0
 8006f24:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8006f2a:	2300      	movs	r3, #0
 8006f2c:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8006f2e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006f30:	2b00      	cmp	r3, #0
 8006f32:	d10c      	bne.n	8006f4e <xQueueSemaphoreTake+0x36>
	__asm volatile
 8006f34:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f38:	b672      	cpsid	i
 8006f3a:	f383 8811 	msr	BASEPRI, r3
 8006f3e:	f3bf 8f6f 	isb	sy
 8006f42:	f3bf 8f4f 	dsb	sy
 8006f46:	b662      	cpsie	i
 8006f48:	623b      	str	r3, [r7, #32]
}
 8006f4a:	bf00      	nop
 8006f4c:	e7fe      	b.n	8006f4c <xQueueSemaphoreTake+0x34>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8006f4e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006f50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f52:	2b00      	cmp	r3, #0
 8006f54:	d00c      	beq.n	8006f70 <xQueueSemaphoreTake+0x58>
	__asm volatile
 8006f56:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f5a:	b672      	cpsid	i
 8006f5c:	f383 8811 	msr	BASEPRI, r3
 8006f60:	f3bf 8f6f 	isb	sy
 8006f64:	f3bf 8f4f 	dsb	sy
 8006f68:	b662      	cpsie	i
 8006f6a:	61fb      	str	r3, [r7, #28]
}
 8006f6c:	bf00      	nop
 8006f6e:	e7fe      	b.n	8006f6e <xQueueSemaphoreTake+0x56>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006f70:	f001 f962 	bl	8008238 <xTaskGetSchedulerState>
 8006f74:	4603      	mov	r3, r0
 8006f76:	2b00      	cmp	r3, #0
 8006f78:	d102      	bne.n	8006f80 <xQueueSemaphoreTake+0x68>
 8006f7a:	683b      	ldr	r3, [r7, #0]
 8006f7c:	2b00      	cmp	r3, #0
 8006f7e:	d101      	bne.n	8006f84 <xQueueSemaphoreTake+0x6c>
 8006f80:	2301      	movs	r3, #1
 8006f82:	e000      	b.n	8006f86 <xQueueSemaphoreTake+0x6e>
 8006f84:	2300      	movs	r3, #0
 8006f86:	2b00      	cmp	r3, #0
 8006f88:	d10c      	bne.n	8006fa4 <xQueueSemaphoreTake+0x8c>
	__asm volatile
 8006f8a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f8e:	b672      	cpsid	i
 8006f90:	f383 8811 	msr	BASEPRI, r3
 8006f94:	f3bf 8f6f 	isb	sy
 8006f98:	f3bf 8f4f 	dsb	sy
 8006f9c:	b662      	cpsie	i
 8006f9e:	61bb      	str	r3, [r7, #24]
}
 8006fa0:	bf00      	nop
 8006fa2:	e7fe      	b.n	8006fa2 <xQueueSemaphoreTake+0x8a>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006fa4:	f001 fc92 	bl	80088cc <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8006fa8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006faa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006fac:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8006fae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006fb0:	2b00      	cmp	r3, #0
 8006fb2:	d024      	beq.n	8006ffe <xQueueSemaphoreTake+0xe6>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8006fb4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006fb6:	1e5a      	subs	r2, r3, #1
 8006fb8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006fba:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006fbc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006fbe:	681b      	ldr	r3, [r3, #0]
 8006fc0:	2b00      	cmp	r3, #0
 8006fc2:	d104      	bne.n	8006fce <xQueueSemaphoreTake+0xb6>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8006fc4:	f001 fafe 	bl	80085c4 <pvTaskIncrementMutexHeldCount>
 8006fc8:	4602      	mov	r2, r0
 8006fca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006fcc:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006fce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006fd0:	691b      	ldr	r3, [r3, #16]
 8006fd2:	2b00      	cmp	r3, #0
 8006fd4:	d00f      	beq.n	8006ff6 <xQueueSemaphoreTake+0xde>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006fd6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006fd8:	3310      	adds	r3, #16
 8006fda:	4618      	mov	r0, r3
 8006fdc:	f000 ff64 	bl	8007ea8 <xTaskRemoveFromEventList>
 8006fe0:	4603      	mov	r3, r0
 8006fe2:	2b00      	cmp	r3, #0
 8006fe4:	d007      	beq.n	8006ff6 <xQueueSemaphoreTake+0xde>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8006fe6:	4b55      	ldr	r3, [pc, #340]	; (800713c <xQueueSemaphoreTake+0x224>)
 8006fe8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006fec:	601a      	str	r2, [r3, #0]
 8006fee:	f3bf 8f4f 	dsb	sy
 8006ff2:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8006ff6:	f001 fc9d 	bl	8008934 <vPortExitCritical>
				return pdPASS;
 8006ffa:	2301      	movs	r3, #1
 8006ffc:	e099      	b.n	8007132 <xQueueSemaphoreTake+0x21a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006ffe:	683b      	ldr	r3, [r7, #0]
 8007000:	2b00      	cmp	r3, #0
 8007002:	d113      	bne.n	800702c <xQueueSemaphoreTake+0x114>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8007004:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007006:	2b00      	cmp	r3, #0
 8007008:	d00c      	beq.n	8007024 <xQueueSemaphoreTake+0x10c>
	__asm volatile
 800700a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800700e:	b672      	cpsid	i
 8007010:	f383 8811 	msr	BASEPRI, r3
 8007014:	f3bf 8f6f 	isb	sy
 8007018:	f3bf 8f4f 	dsb	sy
 800701c:	b662      	cpsie	i
 800701e:	617b      	str	r3, [r7, #20]
}
 8007020:	bf00      	nop
 8007022:	e7fe      	b.n	8007022 <xQueueSemaphoreTake+0x10a>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8007024:	f001 fc86 	bl	8008934 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8007028:	2300      	movs	r3, #0
 800702a:	e082      	b.n	8007132 <xQueueSemaphoreTake+0x21a>
				}
				else if( xEntryTimeSet == pdFALSE )
 800702c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800702e:	2b00      	cmp	r3, #0
 8007030:	d106      	bne.n	8007040 <xQueueSemaphoreTake+0x128>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007032:	f107 030c 	add.w	r3, r7, #12
 8007036:	4618      	mov	r0, r3
 8007038:	f000 ff9a 	bl	8007f70 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800703c:	2301      	movs	r3, #1
 800703e:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007040:	f001 fc78 	bl	8008934 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007044:	f000 fd24 	bl	8007a90 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007048:	f001 fc40 	bl	80088cc <vPortEnterCritical>
 800704c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800704e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007052:	b25b      	sxtb	r3, r3
 8007054:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007058:	d103      	bne.n	8007062 <xQueueSemaphoreTake+0x14a>
 800705a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800705c:	2200      	movs	r2, #0
 800705e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007062:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007064:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007068:	b25b      	sxtb	r3, r3
 800706a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800706e:	d103      	bne.n	8007078 <xQueueSemaphoreTake+0x160>
 8007070:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007072:	2200      	movs	r2, #0
 8007074:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007078:	f001 fc5c 	bl	8008934 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800707c:	463a      	mov	r2, r7
 800707e:	f107 030c 	add.w	r3, r7, #12
 8007082:	4611      	mov	r1, r2
 8007084:	4618      	mov	r0, r3
 8007086:	f000 ff89 	bl	8007f9c <xTaskCheckForTimeOut>
 800708a:	4603      	mov	r3, r0
 800708c:	2b00      	cmp	r3, #0
 800708e:	d132      	bne.n	80070f6 <xQueueSemaphoreTake+0x1de>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007090:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8007092:	f000 f9d5 	bl	8007440 <prvIsQueueEmpty>
 8007096:	4603      	mov	r3, r0
 8007098:	2b00      	cmp	r3, #0
 800709a:	d026      	beq.n	80070ea <xQueueSemaphoreTake+0x1d2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800709c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800709e:	681b      	ldr	r3, [r3, #0]
 80070a0:	2b00      	cmp	r3, #0
 80070a2:	d109      	bne.n	80070b8 <xQueueSemaphoreTake+0x1a0>
					{
						taskENTER_CRITICAL();
 80070a4:	f001 fc12 	bl	80088cc <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 80070a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80070aa:	689b      	ldr	r3, [r3, #8]
 80070ac:	4618      	mov	r0, r3
 80070ae:	f001 f8e1 	bl	8008274 <xTaskPriorityInherit>
 80070b2:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 80070b4:	f001 fc3e 	bl	8008934 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80070b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80070ba:	3324      	adds	r3, #36	; 0x24
 80070bc:	683a      	ldr	r2, [r7, #0]
 80070be:	4611      	mov	r1, r2
 80070c0:	4618      	mov	r0, r3
 80070c2:	f000 fecb 	bl	8007e5c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80070c6:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80070c8:	f000 f968 	bl	800739c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80070cc:	f000 fcee 	bl	8007aac <xTaskResumeAll>
 80070d0:	4603      	mov	r3, r0
 80070d2:	2b00      	cmp	r3, #0
 80070d4:	f47f af66 	bne.w	8006fa4 <xQueueSemaphoreTake+0x8c>
				{
					portYIELD_WITHIN_API();
 80070d8:	4b18      	ldr	r3, [pc, #96]	; (800713c <xQueueSemaphoreTake+0x224>)
 80070da:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80070de:	601a      	str	r2, [r3, #0]
 80070e0:	f3bf 8f4f 	dsb	sy
 80070e4:	f3bf 8f6f 	isb	sy
 80070e8:	e75c      	b.n	8006fa4 <xQueueSemaphoreTake+0x8c>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 80070ea:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80070ec:	f000 f956 	bl	800739c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80070f0:	f000 fcdc 	bl	8007aac <xTaskResumeAll>
 80070f4:	e756      	b.n	8006fa4 <xQueueSemaphoreTake+0x8c>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 80070f6:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80070f8:	f000 f950 	bl	800739c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80070fc:	f000 fcd6 	bl	8007aac <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007100:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8007102:	f000 f99d 	bl	8007440 <prvIsQueueEmpty>
 8007106:	4603      	mov	r3, r0
 8007108:	2b00      	cmp	r3, #0
 800710a:	f43f af4b 	beq.w	8006fa4 <xQueueSemaphoreTake+0x8c>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800710e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007110:	2b00      	cmp	r3, #0
 8007112:	d00d      	beq.n	8007130 <xQueueSemaphoreTake+0x218>
					{
						taskENTER_CRITICAL();
 8007114:	f001 fbda 	bl	80088cc <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8007118:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800711a:	f000 f897 	bl	800724c <prvGetDisinheritPriorityAfterTimeout>
 800711e:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8007120:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007122:	689b      	ldr	r3, [r3, #8]
 8007124:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8007126:	4618      	mov	r0, r3
 8007128:	f001 f9ae 	bl	8008488 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800712c:	f001 fc02 	bl	8008934 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8007130:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8007132:	4618      	mov	r0, r3
 8007134:	3738      	adds	r7, #56	; 0x38
 8007136:	46bd      	mov	sp, r7
 8007138:	bd80      	pop	{r7, pc}
 800713a:	bf00      	nop
 800713c:	e000ed04 	.word	0xe000ed04

08007140 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8007140:	b580      	push	{r7, lr}
 8007142:	b08e      	sub	sp, #56	; 0x38
 8007144:	af00      	add	r7, sp, #0
 8007146:	60f8      	str	r0, [r7, #12]
 8007148:	60b9      	str	r1, [r7, #8]
 800714a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800714c:	68fb      	ldr	r3, [r7, #12]
 800714e:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8007150:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007152:	2b00      	cmp	r3, #0
 8007154:	d10c      	bne.n	8007170 <xQueueReceiveFromISR+0x30>
	__asm volatile
 8007156:	f04f 0350 	mov.w	r3, #80	; 0x50
 800715a:	b672      	cpsid	i
 800715c:	f383 8811 	msr	BASEPRI, r3
 8007160:	f3bf 8f6f 	isb	sy
 8007164:	f3bf 8f4f 	dsb	sy
 8007168:	b662      	cpsie	i
 800716a:	623b      	str	r3, [r7, #32]
}
 800716c:	bf00      	nop
 800716e:	e7fe      	b.n	800716e <xQueueReceiveFromISR+0x2e>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007170:	68bb      	ldr	r3, [r7, #8]
 8007172:	2b00      	cmp	r3, #0
 8007174:	d103      	bne.n	800717e <xQueueReceiveFromISR+0x3e>
 8007176:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007178:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800717a:	2b00      	cmp	r3, #0
 800717c:	d101      	bne.n	8007182 <xQueueReceiveFromISR+0x42>
 800717e:	2301      	movs	r3, #1
 8007180:	e000      	b.n	8007184 <xQueueReceiveFromISR+0x44>
 8007182:	2300      	movs	r3, #0
 8007184:	2b00      	cmp	r3, #0
 8007186:	d10c      	bne.n	80071a2 <xQueueReceiveFromISR+0x62>
	__asm volatile
 8007188:	f04f 0350 	mov.w	r3, #80	; 0x50
 800718c:	b672      	cpsid	i
 800718e:	f383 8811 	msr	BASEPRI, r3
 8007192:	f3bf 8f6f 	isb	sy
 8007196:	f3bf 8f4f 	dsb	sy
 800719a:	b662      	cpsie	i
 800719c:	61fb      	str	r3, [r7, #28]
}
 800719e:	bf00      	nop
 80071a0:	e7fe      	b.n	80071a0 <xQueueReceiveFromISR+0x60>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80071a2:	f001 fc7b 	bl	8008a9c <vPortValidateInterruptPriority>
	__asm volatile
 80071a6:	f3ef 8211 	mrs	r2, BASEPRI
 80071aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80071ae:	b672      	cpsid	i
 80071b0:	f383 8811 	msr	BASEPRI, r3
 80071b4:	f3bf 8f6f 	isb	sy
 80071b8:	f3bf 8f4f 	dsb	sy
 80071bc:	b662      	cpsie	i
 80071be:	61ba      	str	r2, [r7, #24]
 80071c0:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 80071c2:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80071c4:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80071c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80071c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80071ca:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80071cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80071ce:	2b00      	cmp	r3, #0
 80071d0:	d02f      	beq.n	8007232 <xQueueReceiveFromISR+0xf2>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 80071d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80071d4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80071d8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 80071dc:	68b9      	ldr	r1, [r7, #8]
 80071de:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80071e0:	f000 f8b6 	bl	8007350 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80071e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80071e6:	1e5a      	subs	r2, r3, #1
 80071e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80071ea:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 80071ec:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80071f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80071f4:	d112      	bne.n	800721c <xQueueReceiveFromISR+0xdc>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80071f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80071f8:	691b      	ldr	r3, [r3, #16]
 80071fa:	2b00      	cmp	r3, #0
 80071fc:	d016      	beq.n	800722c <xQueueReceiveFromISR+0xec>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80071fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007200:	3310      	adds	r3, #16
 8007202:	4618      	mov	r0, r3
 8007204:	f000 fe50 	bl	8007ea8 <xTaskRemoveFromEventList>
 8007208:	4603      	mov	r3, r0
 800720a:	2b00      	cmp	r3, #0
 800720c:	d00e      	beq.n	800722c <xQueueReceiveFromISR+0xec>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	2b00      	cmp	r3, #0
 8007212:	d00b      	beq.n	800722c <xQueueReceiveFromISR+0xec>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	2201      	movs	r2, #1
 8007218:	601a      	str	r2, [r3, #0]
 800721a:	e007      	b.n	800722c <xQueueReceiveFromISR+0xec>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800721c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8007220:	3301      	adds	r3, #1
 8007222:	b2db      	uxtb	r3, r3
 8007224:	b25a      	sxtb	r2, r3
 8007226:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007228:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 800722c:	2301      	movs	r3, #1
 800722e:	637b      	str	r3, [r7, #52]	; 0x34
 8007230:	e001      	b.n	8007236 <xQueueReceiveFromISR+0xf6>
		}
		else
		{
			xReturn = pdFAIL;
 8007232:	2300      	movs	r3, #0
 8007234:	637b      	str	r3, [r7, #52]	; 0x34
 8007236:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007238:	613b      	str	r3, [r7, #16]
	__asm volatile
 800723a:	693b      	ldr	r3, [r7, #16]
 800723c:	f383 8811 	msr	BASEPRI, r3
}
 8007240:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8007242:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8007244:	4618      	mov	r0, r3
 8007246:	3738      	adds	r7, #56	; 0x38
 8007248:	46bd      	mov	sp, r7
 800724a:	bd80      	pop	{r7, pc}

0800724c <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800724c:	b480      	push	{r7}
 800724e:	b085      	sub	sp, #20
 8007250:	af00      	add	r7, sp, #0
 8007252:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007258:	2b00      	cmp	r3, #0
 800725a:	d006      	beq.n	800726a <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007260:	681b      	ldr	r3, [r3, #0]
 8007262:	f1c3 0307 	rsb	r3, r3, #7
 8007266:	60fb      	str	r3, [r7, #12]
 8007268:	e001      	b.n	800726e <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800726a:	2300      	movs	r3, #0
 800726c:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800726e:	68fb      	ldr	r3, [r7, #12]
	}
 8007270:	4618      	mov	r0, r3
 8007272:	3714      	adds	r7, #20
 8007274:	46bd      	mov	sp, r7
 8007276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800727a:	4770      	bx	lr

0800727c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800727c:	b580      	push	{r7, lr}
 800727e:	b086      	sub	sp, #24
 8007280:	af00      	add	r7, sp, #0
 8007282:	60f8      	str	r0, [r7, #12]
 8007284:	60b9      	str	r1, [r7, #8]
 8007286:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8007288:	2300      	movs	r3, #0
 800728a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800728c:	68fb      	ldr	r3, [r7, #12]
 800728e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007290:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8007292:	68fb      	ldr	r3, [r7, #12]
 8007294:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007296:	2b00      	cmp	r3, #0
 8007298:	d10d      	bne.n	80072b6 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800729a:	68fb      	ldr	r3, [r7, #12]
 800729c:	681b      	ldr	r3, [r3, #0]
 800729e:	2b00      	cmp	r3, #0
 80072a0:	d14d      	bne.n	800733e <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80072a2:	68fb      	ldr	r3, [r7, #12]
 80072a4:	689b      	ldr	r3, [r3, #8]
 80072a6:	4618      	mov	r0, r3
 80072a8:	f001 f864 	bl	8008374 <xTaskPriorityDisinherit>
 80072ac:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80072ae:	68fb      	ldr	r3, [r7, #12]
 80072b0:	2200      	movs	r2, #0
 80072b2:	609a      	str	r2, [r3, #8]
 80072b4:	e043      	b.n	800733e <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	2b00      	cmp	r3, #0
 80072ba:	d119      	bne.n	80072f0 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80072bc:	68fb      	ldr	r3, [r7, #12]
 80072be:	6858      	ldr	r0, [r3, #4]
 80072c0:	68fb      	ldr	r3, [r7, #12]
 80072c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80072c4:	461a      	mov	r2, r3
 80072c6:	68b9      	ldr	r1, [r7, #8]
 80072c8:	f001 ff52 	bl	8009170 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80072cc:	68fb      	ldr	r3, [r7, #12]
 80072ce:	685a      	ldr	r2, [r3, #4]
 80072d0:	68fb      	ldr	r3, [r7, #12]
 80072d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80072d4:	441a      	add	r2, r3
 80072d6:	68fb      	ldr	r3, [r7, #12]
 80072d8:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80072da:	68fb      	ldr	r3, [r7, #12]
 80072dc:	685a      	ldr	r2, [r3, #4]
 80072de:	68fb      	ldr	r3, [r7, #12]
 80072e0:	689b      	ldr	r3, [r3, #8]
 80072e2:	429a      	cmp	r2, r3
 80072e4:	d32b      	bcc.n	800733e <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80072e6:	68fb      	ldr	r3, [r7, #12]
 80072e8:	681a      	ldr	r2, [r3, #0]
 80072ea:	68fb      	ldr	r3, [r7, #12]
 80072ec:	605a      	str	r2, [r3, #4]
 80072ee:	e026      	b.n	800733e <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80072f0:	68fb      	ldr	r3, [r7, #12]
 80072f2:	68d8      	ldr	r0, [r3, #12]
 80072f4:	68fb      	ldr	r3, [r7, #12]
 80072f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80072f8:	461a      	mov	r2, r3
 80072fa:	68b9      	ldr	r1, [r7, #8]
 80072fc:	f001 ff38 	bl	8009170 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8007300:	68fb      	ldr	r3, [r7, #12]
 8007302:	68da      	ldr	r2, [r3, #12]
 8007304:	68fb      	ldr	r3, [r7, #12]
 8007306:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007308:	425b      	negs	r3, r3
 800730a:	441a      	add	r2, r3
 800730c:	68fb      	ldr	r3, [r7, #12]
 800730e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8007310:	68fb      	ldr	r3, [r7, #12]
 8007312:	68da      	ldr	r2, [r3, #12]
 8007314:	68fb      	ldr	r3, [r7, #12]
 8007316:	681b      	ldr	r3, [r3, #0]
 8007318:	429a      	cmp	r2, r3
 800731a:	d207      	bcs.n	800732c <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800731c:	68fb      	ldr	r3, [r7, #12]
 800731e:	689a      	ldr	r2, [r3, #8]
 8007320:	68fb      	ldr	r3, [r7, #12]
 8007322:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007324:	425b      	negs	r3, r3
 8007326:	441a      	add	r2, r3
 8007328:	68fb      	ldr	r3, [r7, #12]
 800732a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	2b02      	cmp	r3, #2
 8007330:	d105      	bne.n	800733e <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007332:	693b      	ldr	r3, [r7, #16]
 8007334:	2b00      	cmp	r3, #0
 8007336:	d002      	beq.n	800733e <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8007338:	693b      	ldr	r3, [r7, #16]
 800733a:	3b01      	subs	r3, #1
 800733c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800733e:	693b      	ldr	r3, [r7, #16]
 8007340:	1c5a      	adds	r2, r3, #1
 8007342:	68fb      	ldr	r3, [r7, #12]
 8007344:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8007346:	697b      	ldr	r3, [r7, #20]
}
 8007348:	4618      	mov	r0, r3
 800734a:	3718      	adds	r7, #24
 800734c:	46bd      	mov	sp, r7
 800734e:	bd80      	pop	{r7, pc}

08007350 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8007350:	b580      	push	{r7, lr}
 8007352:	b082      	sub	sp, #8
 8007354:	af00      	add	r7, sp, #0
 8007356:	6078      	str	r0, [r7, #4]
 8007358:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800735e:	2b00      	cmp	r3, #0
 8007360:	d018      	beq.n	8007394 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	68da      	ldr	r2, [r3, #12]
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800736a:	441a      	add	r2, r3
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	68da      	ldr	r2, [r3, #12]
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	689b      	ldr	r3, [r3, #8]
 8007378:	429a      	cmp	r2, r3
 800737a:	d303      	bcc.n	8007384 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	681a      	ldr	r2, [r3, #0]
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	68d9      	ldr	r1, [r3, #12]
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800738c:	461a      	mov	r2, r3
 800738e:	6838      	ldr	r0, [r7, #0]
 8007390:	f001 feee 	bl	8009170 <memcpy>
	}
}
 8007394:	bf00      	nop
 8007396:	3708      	adds	r7, #8
 8007398:	46bd      	mov	sp, r7
 800739a:	bd80      	pop	{r7, pc}

0800739c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800739c:	b580      	push	{r7, lr}
 800739e:	b084      	sub	sp, #16
 80073a0:	af00      	add	r7, sp, #0
 80073a2:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80073a4:	f001 fa92 	bl	80088cc <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80073ae:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80073b0:	e011      	b.n	80073d6 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80073b6:	2b00      	cmp	r3, #0
 80073b8:	d012      	beq.n	80073e0 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	3324      	adds	r3, #36	; 0x24
 80073be:	4618      	mov	r0, r3
 80073c0:	f000 fd72 	bl	8007ea8 <xTaskRemoveFromEventList>
 80073c4:	4603      	mov	r3, r0
 80073c6:	2b00      	cmp	r3, #0
 80073c8:	d001      	beq.n	80073ce <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80073ca:	f000 fe4d 	bl	8008068 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80073ce:	7bfb      	ldrb	r3, [r7, #15]
 80073d0:	3b01      	subs	r3, #1
 80073d2:	b2db      	uxtb	r3, r3
 80073d4:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80073d6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80073da:	2b00      	cmp	r3, #0
 80073dc:	dce9      	bgt.n	80073b2 <prvUnlockQueue+0x16>
 80073de:	e000      	b.n	80073e2 <prvUnlockQueue+0x46>
					break;
 80073e0:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	22ff      	movs	r2, #255	; 0xff
 80073e6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 80073ea:	f001 faa3 	bl	8008934 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80073ee:	f001 fa6d 	bl	80088cc <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80073f8:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80073fa:	e011      	b.n	8007420 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	691b      	ldr	r3, [r3, #16]
 8007400:	2b00      	cmp	r3, #0
 8007402:	d012      	beq.n	800742a <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	3310      	adds	r3, #16
 8007408:	4618      	mov	r0, r3
 800740a:	f000 fd4d 	bl	8007ea8 <xTaskRemoveFromEventList>
 800740e:	4603      	mov	r3, r0
 8007410:	2b00      	cmp	r3, #0
 8007412:	d001      	beq.n	8007418 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8007414:	f000 fe28 	bl	8008068 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8007418:	7bbb      	ldrb	r3, [r7, #14]
 800741a:	3b01      	subs	r3, #1
 800741c:	b2db      	uxtb	r3, r3
 800741e:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007420:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007424:	2b00      	cmp	r3, #0
 8007426:	dce9      	bgt.n	80073fc <prvUnlockQueue+0x60>
 8007428:	e000      	b.n	800742c <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800742a:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	22ff      	movs	r2, #255	; 0xff
 8007430:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8007434:	f001 fa7e 	bl	8008934 <vPortExitCritical>
}
 8007438:	bf00      	nop
 800743a:	3710      	adds	r7, #16
 800743c:	46bd      	mov	sp, r7
 800743e:	bd80      	pop	{r7, pc}

08007440 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8007440:	b580      	push	{r7, lr}
 8007442:	b084      	sub	sp, #16
 8007444:	af00      	add	r7, sp, #0
 8007446:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007448:	f001 fa40 	bl	80088cc <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007450:	2b00      	cmp	r3, #0
 8007452:	d102      	bne.n	800745a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8007454:	2301      	movs	r3, #1
 8007456:	60fb      	str	r3, [r7, #12]
 8007458:	e001      	b.n	800745e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800745a:	2300      	movs	r3, #0
 800745c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800745e:	f001 fa69 	bl	8008934 <vPortExitCritical>

	return xReturn;
 8007462:	68fb      	ldr	r3, [r7, #12]
}
 8007464:	4618      	mov	r0, r3
 8007466:	3710      	adds	r7, #16
 8007468:	46bd      	mov	sp, r7
 800746a:	bd80      	pop	{r7, pc}

0800746c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800746c:	b580      	push	{r7, lr}
 800746e:	b084      	sub	sp, #16
 8007470:	af00      	add	r7, sp, #0
 8007472:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007474:	f001 fa2a 	bl	80088cc <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007480:	429a      	cmp	r2, r3
 8007482:	d102      	bne.n	800748a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8007484:	2301      	movs	r3, #1
 8007486:	60fb      	str	r3, [r7, #12]
 8007488:	e001      	b.n	800748e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800748a:	2300      	movs	r3, #0
 800748c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800748e:	f001 fa51 	bl	8008934 <vPortExitCritical>

	return xReturn;
 8007492:	68fb      	ldr	r3, [r7, #12]
}
 8007494:	4618      	mov	r0, r3
 8007496:	3710      	adds	r7, #16
 8007498:	46bd      	mov	sp, r7
 800749a:	bd80      	pop	{r7, pc}

0800749c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800749c:	b580      	push	{r7, lr}
 800749e:	b08e      	sub	sp, #56	; 0x38
 80074a0:	af04      	add	r7, sp, #16
 80074a2:	60f8      	str	r0, [r7, #12]
 80074a4:	60b9      	str	r1, [r7, #8]
 80074a6:	607a      	str	r2, [r7, #4]
 80074a8:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80074aa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80074ac:	2b00      	cmp	r3, #0
 80074ae:	d10c      	bne.n	80074ca <xTaskCreateStatic+0x2e>
	__asm volatile
 80074b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80074b4:	b672      	cpsid	i
 80074b6:	f383 8811 	msr	BASEPRI, r3
 80074ba:	f3bf 8f6f 	isb	sy
 80074be:	f3bf 8f4f 	dsb	sy
 80074c2:	b662      	cpsie	i
 80074c4:	623b      	str	r3, [r7, #32]
}
 80074c6:	bf00      	nop
 80074c8:	e7fe      	b.n	80074c8 <xTaskCreateStatic+0x2c>
		configASSERT( pxTaskBuffer != NULL );
 80074ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80074cc:	2b00      	cmp	r3, #0
 80074ce:	d10c      	bne.n	80074ea <xTaskCreateStatic+0x4e>
	__asm volatile
 80074d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80074d4:	b672      	cpsid	i
 80074d6:	f383 8811 	msr	BASEPRI, r3
 80074da:	f3bf 8f6f 	isb	sy
 80074de:	f3bf 8f4f 	dsb	sy
 80074e2:	b662      	cpsie	i
 80074e4:	61fb      	str	r3, [r7, #28]
}
 80074e6:	bf00      	nop
 80074e8:	e7fe      	b.n	80074e8 <xTaskCreateStatic+0x4c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80074ea:	23c0      	movs	r3, #192	; 0xc0
 80074ec:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80074ee:	693b      	ldr	r3, [r7, #16]
 80074f0:	2bc0      	cmp	r3, #192	; 0xc0
 80074f2:	d00c      	beq.n	800750e <xTaskCreateStatic+0x72>
	__asm volatile
 80074f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80074f8:	b672      	cpsid	i
 80074fa:	f383 8811 	msr	BASEPRI, r3
 80074fe:	f3bf 8f6f 	isb	sy
 8007502:	f3bf 8f4f 	dsb	sy
 8007506:	b662      	cpsie	i
 8007508:	61bb      	str	r3, [r7, #24]
}
 800750a:	bf00      	nop
 800750c:	e7fe      	b.n	800750c <xTaskCreateStatic+0x70>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800750e:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8007510:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007512:	2b00      	cmp	r3, #0
 8007514:	d01e      	beq.n	8007554 <xTaskCreateStatic+0xb8>
 8007516:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007518:	2b00      	cmp	r3, #0
 800751a:	d01b      	beq.n	8007554 <xTaskCreateStatic+0xb8>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800751c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800751e:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8007520:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007522:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007524:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8007526:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007528:	2202      	movs	r2, #2
 800752a:	f883 20bd 	strb.w	r2, [r3, #189]	; 0xbd
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800752e:	2300      	movs	r3, #0
 8007530:	9303      	str	r3, [sp, #12]
 8007532:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007534:	9302      	str	r3, [sp, #8]
 8007536:	f107 0314 	add.w	r3, r7, #20
 800753a:	9301      	str	r3, [sp, #4]
 800753c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800753e:	9300      	str	r3, [sp, #0]
 8007540:	683b      	ldr	r3, [r7, #0]
 8007542:	687a      	ldr	r2, [r7, #4]
 8007544:	68b9      	ldr	r1, [r7, #8]
 8007546:	68f8      	ldr	r0, [r7, #12]
 8007548:	f000 f850 	bl	80075ec <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800754c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800754e:	f000 f8f9 	bl	8007744 <prvAddNewTaskToReadyList>
 8007552:	e001      	b.n	8007558 <xTaskCreateStatic+0xbc>
		}
		else
		{
			xReturn = NULL;
 8007554:	2300      	movs	r3, #0
 8007556:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8007558:	697b      	ldr	r3, [r7, #20]
	}
 800755a:	4618      	mov	r0, r3
 800755c:	3728      	adds	r7, #40	; 0x28
 800755e:	46bd      	mov	sp, r7
 8007560:	bd80      	pop	{r7, pc}

08007562 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8007562:	b580      	push	{r7, lr}
 8007564:	b08c      	sub	sp, #48	; 0x30
 8007566:	af04      	add	r7, sp, #16
 8007568:	60f8      	str	r0, [r7, #12]
 800756a:	60b9      	str	r1, [r7, #8]
 800756c:	603b      	str	r3, [r7, #0]
 800756e:	4613      	mov	r3, r2
 8007570:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8007572:	88fb      	ldrh	r3, [r7, #6]
 8007574:	009b      	lsls	r3, r3, #2
 8007576:	4618      	mov	r0, r3
 8007578:	f001 fad4 	bl	8008b24 <pvPortMalloc>
 800757c:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800757e:	697b      	ldr	r3, [r7, #20]
 8007580:	2b00      	cmp	r3, #0
 8007582:	d00e      	beq.n	80075a2 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8007584:	20c0      	movs	r0, #192	; 0xc0
 8007586:	f001 facd 	bl	8008b24 <pvPortMalloc>
 800758a:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800758c:	69fb      	ldr	r3, [r7, #28]
 800758e:	2b00      	cmp	r3, #0
 8007590:	d003      	beq.n	800759a <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8007592:	69fb      	ldr	r3, [r7, #28]
 8007594:	697a      	ldr	r2, [r7, #20]
 8007596:	631a      	str	r2, [r3, #48]	; 0x30
 8007598:	e005      	b.n	80075a6 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800759a:	6978      	ldr	r0, [r7, #20]
 800759c:	f001 fb8c 	bl	8008cb8 <vPortFree>
 80075a0:	e001      	b.n	80075a6 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80075a2:	2300      	movs	r3, #0
 80075a4:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80075a6:	69fb      	ldr	r3, [r7, #28]
 80075a8:	2b00      	cmp	r3, #0
 80075aa:	d017      	beq.n	80075dc <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80075ac:	69fb      	ldr	r3, [r7, #28]
 80075ae:	2200      	movs	r2, #0
 80075b0:	f883 20bd 	strb.w	r2, [r3, #189]	; 0xbd
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80075b4:	88fa      	ldrh	r2, [r7, #6]
 80075b6:	2300      	movs	r3, #0
 80075b8:	9303      	str	r3, [sp, #12]
 80075ba:	69fb      	ldr	r3, [r7, #28]
 80075bc:	9302      	str	r3, [sp, #8]
 80075be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80075c0:	9301      	str	r3, [sp, #4]
 80075c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80075c4:	9300      	str	r3, [sp, #0]
 80075c6:	683b      	ldr	r3, [r7, #0]
 80075c8:	68b9      	ldr	r1, [r7, #8]
 80075ca:	68f8      	ldr	r0, [r7, #12]
 80075cc:	f000 f80e 	bl	80075ec <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80075d0:	69f8      	ldr	r0, [r7, #28]
 80075d2:	f000 f8b7 	bl	8007744 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80075d6:	2301      	movs	r3, #1
 80075d8:	61bb      	str	r3, [r7, #24]
 80075da:	e002      	b.n	80075e2 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80075dc:	f04f 33ff 	mov.w	r3, #4294967295
 80075e0:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80075e2:	69bb      	ldr	r3, [r7, #24]
	}
 80075e4:	4618      	mov	r0, r3
 80075e6:	3720      	adds	r7, #32
 80075e8:	46bd      	mov	sp, r7
 80075ea:	bd80      	pop	{r7, pc}

080075ec <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80075ec:	b580      	push	{r7, lr}
 80075ee:	b088      	sub	sp, #32
 80075f0:	af00      	add	r7, sp, #0
 80075f2:	60f8      	str	r0, [r7, #12]
 80075f4:	60b9      	str	r1, [r7, #8]
 80075f6:	607a      	str	r2, [r7, #4]
 80075f8:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80075fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80075fc:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	009b      	lsls	r3, r3, #2
 8007602:	461a      	mov	r2, r3
 8007604:	21a5      	movs	r1, #165	; 0xa5
 8007606:	f001 fdc1 	bl	800918c <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800760a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800760c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800760e:	6879      	ldr	r1, [r7, #4]
 8007610:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
 8007614:	440b      	add	r3, r1
 8007616:	009b      	lsls	r3, r3, #2
 8007618:	4413      	add	r3, r2
 800761a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800761c:	69bb      	ldr	r3, [r7, #24]
 800761e:	f023 0307 	bic.w	r3, r3, #7
 8007622:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8007624:	69bb      	ldr	r3, [r7, #24]
 8007626:	f003 0307 	and.w	r3, r3, #7
 800762a:	2b00      	cmp	r3, #0
 800762c:	d00c      	beq.n	8007648 <prvInitialiseNewTask+0x5c>
	__asm volatile
 800762e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007632:	b672      	cpsid	i
 8007634:	f383 8811 	msr	BASEPRI, r3
 8007638:	f3bf 8f6f 	isb	sy
 800763c:	f3bf 8f4f 	dsb	sy
 8007640:	b662      	cpsie	i
 8007642:	617b      	str	r3, [r7, #20]
}
 8007644:	bf00      	nop
 8007646:	e7fe      	b.n	8007646 <prvInitialiseNewTask+0x5a>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8007648:	68bb      	ldr	r3, [r7, #8]
 800764a:	2b00      	cmp	r3, #0
 800764c:	d01f      	beq.n	800768e <prvInitialiseNewTask+0xa2>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800764e:	2300      	movs	r3, #0
 8007650:	61fb      	str	r3, [r7, #28]
 8007652:	e012      	b.n	800767a <prvInitialiseNewTask+0x8e>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8007654:	68ba      	ldr	r2, [r7, #8]
 8007656:	69fb      	ldr	r3, [r7, #28]
 8007658:	4413      	add	r3, r2
 800765a:	7819      	ldrb	r1, [r3, #0]
 800765c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800765e:	69fb      	ldr	r3, [r7, #28]
 8007660:	4413      	add	r3, r2
 8007662:	3334      	adds	r3, #52	; 0x34
 8007664:	460a      	mov	r2, r1
 8007666:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8007668:	68ba      	ldr	r2, [r7, #8]
 800766a:	69fb      	ldr	r3, [r7, #28]
 800766c:	4413      	add	r3, r2
 800766e:	781b      	ldrb	r3, [r3, #0]
 8007670:	2b00      	cmp	r3, #0
 8007672:	d006      	beq.n	8007682 <prvInitialiseNewTask+0x96>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007674:	69fb      	ldr	r3, [r7, #28]
 8007676:	3301      	adds	r3, #1
 8007678:	61fb      	str	r3, [r7, #28]
 800767a:	69fb      	ldr	r3, [r7, #28]
 800767c:	2b0f      	cmp	r3, #15
 800767e:	d9e9      	bls.n	8007654 <prvInitialiseNewTask+0x68>
 8007680:	e000      	b.n	8007684 <prvInitialiseNewTask+0x98>
			{
				break;
 8007682:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8007684:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007686:	2200      	movs	r2, #0
 8007688:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800768c:	e003      	b.n	8007696 <prvInitialiseNewTask+0xaa>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800768e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007690:	2200      	movs	r2, #0
 8007692:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8007696:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007698:	2b06      	cmp	r3, #6
 800769a:	d901      	bls.n	80076a0 <prvInitialiseNewTask+0xb4>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800769c:	2306      	movs	r3, #6
 800769e:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80076a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80076a2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80076a4:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80076a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80076a8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80076aa:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80076ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80076ae:	2200      	movs	r2, #0
 80076b0:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80076b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80076b4:	3304      	adds	r3, #4
 80076b6:	4618      	mov	r0, r3
 80076b8:	f7ff f860 	bl	800677c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80076bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80076be:	3318      	adds	r3, #24
 80076c0:	4618      	mov	r0, r3
 80076c2:	f7ff f85b 	bl	800677c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80076c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80076c8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80076ca:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80076cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80076ce:	f1c3 0207 	rsb	r2, r3, #7
 80076d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80076d4:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80076d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80076d8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80076da:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif /* configUSE_APPLICATION_TASK_TAG */

	#if ( configGENERATE_RUN_TIME_STATS == 1 )
	{
		pxNewTCB->ulRunTimeCounter = 0UL;
 80076dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80076de:	2200      	movs	r2, #0
 80076e0:	655a      	str	r2, [r3, #84]	; 0x54
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80076e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80076e4:	2200      	movs	r2, #0
 80076e6:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80076ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80076ec:	2200      	movs	r2, #0
 80076ee:	f883 20bc 	strb.w	r2, [r3, #188]	; 0xbc
	#endif

	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80076f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80076f4:	3358      	adds	r3, #88	; 0x58
 80076f6:	2260      	movs	r2, #96	; 0x60
 80076f8:	2100      	movs	r1, #0
 80076fa:	4618      	mov	r0, r3
 80076fc:	f001 fd46 	bl	800918c <memset>
 8007700:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007702:	4a0d      	ldr	r2, [pc, #52]	; (8007738 <prvInitialiseNewTask+0x14c>)
 8007704:	65da      	str	r2, [r3, #92]	; 0x5c
 8007706:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007708:	4a0c      	ldr	r2, [pc, #48]	; (800773c <prvInitialiseNewTask+0x150>)
 800770a:	661a      	str	r2, [r3, #96]	; 0x60
 800770c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800770e:	4a0c      	ldr	r2, [pc, #48]	; (8007740 <prvInitialiseNewTask+0x154>)
 8007710:	665a      	str	r2, [r3, #100]	; 0x64
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8007712:	683a      	ldr	r2, [r7, #0]
 8007714:	68f9      	ldr	r1, [r7, #12]
 8007716:	69b8      	ldr	r0, [r7, #24]
 8007718:	f000 ffce 	bl	80086b8 <pxPortInitialiseStack>
 800771c:	4602      	mov	r2, r0
 800771e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007720:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8007722:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007724:	2b00      	cmp	r3, #0
 8007726:	d002      	beq.n	800772e <prvInitialiseNewTask+0x142>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8007728:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800772a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800772c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800772e:	bf00      	nop
 8007730:	3720      	adds	r7, #32
 8007732:	46bd      	mov	sp, r7
 8007734:	bd80      	pop	{r7, pc}
 8007736:	bf00      	nop
 8007738:	0800be04 	.word	0x0800be04
 800773c:	0800be24 	.word	0x0800be24
 8007740:	0800bde4 	.word	0x0800bde4

08007744 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8007744:	b580      	push	{r7, lr}
 8007746:	b082      	sub	sp, #8
 8007748:	af00      	add	r7, sp, #0
 800774a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800774c:	f001 f8be 	bl	80088cc <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8007750:	4b2c      	ldr	r3, [pc, #176]	; (8007804 <prvAddNewTaskToReadyList+0xc0>)
 8007752:	681b      	ldr	r3, [r3, #0]
 8007754:	3301      	adds	r3, #1
 8007756:	4a2b      	ldr	r2, [pc, #172]	; (8007804 <prvAddNewTaskToReadyList+0xc0>)
 8007758:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800775a:	4b2b      	ldr	r3, [pc, #172]	; (8007808 <prvAddNewTaskToReadyList+0xc4>)
 800775c:	681b      	ldr	r3, [r3, #0]
 800775e:	2b00      	cmp	r3, #0
 8007760:	d109      	bne.n	8007776 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8007762:	4a29      	ldr	r2, [pc, #164]	; (8007808 <prvAddNewTaskToReadyList+0xc4>)
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8007768:	4b26      	ldr	r3, [pc, #152]	; (8007804 <prvAddNewTaskToReadyList+0xc0>)
 800776a:	681b      	ldr	r3, [r3, #0]
 800776c:	2b01      	cmp	r3, #1
 800776e:	d110      	bne.n	8007792 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8007770:	f000 fc9e 	bl	80080b0 <prvInitialiseTaskLists>
 8007774:	e00d      	b.n	8007792 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8007776:	4b25      	ldr	r3, [pc, #148]	; (800780c <prvAddNewTaskToReadyList+0xc8>)
 8007778:	681b      	ldr	r3, [r3, #0]
 800777a:	2b00      	cmp	r3, #0
 800777c:	d109      	bne.n	8007792 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800777e:	4b22      	ldr	r3, [pc, #136]	; (8007808 <prvAddNewTaskToReadyList+0xc4>)
 8007780:	681b      	ldr	r3, [r3, #0]
 8007782:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007788:	429a      	cmp	r2, r3
 800778a:	d802      	bhi.n	8007792 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800778c:	4a1e      	ldr	r2, [pc, #120]	; (8007808 <prvAddNewTaskToReadyList+0xc4>)
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8007792:	4b1f      	ldr	r3, [pc, #124]	; (8007810 <prvAddNewTaskToReadyList+0xcc>)
 8007794:	681b      	ldr	r3, [r3, #0]
 8007796:	3301      	adds	r3, #1
 8007798:	4a1d      	ldr	r2, [pc, #116]	; (8007810 <prvAddNewTaskToReadyList+0xcc>)
 800779a:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800779c:	4b1c      	ldr	r3, [pc, #112]	; (8007810 <prvAddNewTaskToReadyList+0xcc>)
 800779e:	681a      	ldr	r2, [r3, #0]
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80077a8:	2201      	movs	r2, #1
 80077aa:	409a      	lsls	r2, r3
 80077ac:	4b19      	ldr	r3, [pc, #100]	; (8007814 <prvAddNewTaskToReadyList+0xd0>)
 80077ae:	681b      	ldr	r3, [r3, #0]
 80077b0:	4313      	orrs	r3, r2
 80077b2:	4a18      	ldr	r2, [pc, #96]	; (8007814 <prvAddNewTaskToReadyList+0xd0>)
 80077b4:	6013      	str	r3, [r2, #0]
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80077ba:	4613      	mov	r3, r2
 80077bc:	009b      	lsls	r3, r3, #2
 80077be:	4413      	add	r3, r2
 80077c0:	009b      	lsls	r3, r3, #2
 80077c2:	4a15      	ldr	r2, [pc, #84]	; (8007818 <prvAddNewTaskToReadyList+0xd4>)
 80077c4:	441a      	add	r2, r3
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	3304      	adds	r3, #4
 80077ca:	4619      	mov	r1, r3
 80077cc:	4610      	mov	r0, r2
 80077ce:	f7fe ffe2 	bl	8006796 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80077d2:	f001 f8af 	bl	8008934 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80077d6:	4b0d      	ldr	r3, [pc, #52]	; (800780c <prvAddNewTaskToReadyList+0xc8>)
 80077d8:	681b      	ldr	r3, [r3, #0]
 80077da:	2b00      	cmp	r3, #0
 80077dc:	d00e      	beq.n	80077fc <prvAddNewTaskToReadyList+0xb8>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80077de:	4b0a      	ldr	r3, [pc, #40]	; (8007808 <prvAddNewTaskToReadyList+0xc4>)
 80077e0:	681b      	ldr	r3, [r3, #0]
 80077e2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80077e8:	429a      	cmp	r2, r3
 80077ea:	d207      	bcs.n	80077fc <prvAddNewTaskToReadyList+0xb8>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80077ec:	4b0b      	ldr	r3, [pc, #44]	; (800781c <prvAddNewTaskToReadyList+0xd8>)
 80077ee:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80077f2:	601a      	str	r2, [r3, #0]
 80077f4:	f3bf 8f4f 	dsb	sy
 80077f8:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80077fc:	bf00      	nop
 80077fe:	3708      	adds	r7, #8
 8007800:	46bd      	mov	sp, r7
 8007802:	bd80      	pop	{r7, pc}
 8007804:	200005d4 	.word	0x200005d4
 8007808:	200004d4 	.word	0x200004d4
 800780c:	200005e0 	.word	0x200005e0
 8007810:	200005f0 	.word	0x200005f0
 8007814:	200005dc 	.word	0x200005dc
 8007818:	200004d8 	.word	0x200004d8
 800781c:	e000ed04 	.word	0xe000ed04

08007820 <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
 8007820:	b580      	push	{r7, lr}
 8007822:	b084      	sub	sp, #16
 8007824:	af00      	add	r7, sp, #0
 8007826:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 8007828:	f001 f850 	bl	80088cc <vPortEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	2b00      	cmp	r3, #0
 8007830:	d102      	bne.n	8007838 <vTaskDelete+0x18>
 8007832:	4b3a      	ldr	r3, [pc, #232]	; (800791c <vTaskDelete+0xfc>)
 8007834:	681b      	ldr	r3, [r3, #0]
 8007836:	e000      	b.n	800783a <vTaskDelete+0x1a>
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	60fb      	str	r3, [r7, #12]

			/* Remove task from the ready list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800783c:	68fb      	ldr	r3, [r7, #12]
 800783e:	3304      	adds	r3, #4
 8007840:	4618      	mov	r0, r3
 8007842:	f7ff f805 	bl	8006850 <uxListRemove>
 8007846:	4603      	mov	r3, r0
 8007848:	2b00      	cmp	r3, #0
 800784a:	d115      	bne.n	8007878 <vTaskDelete+0x58>
			{
				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800784c:	68fb      	ldr	r3, [r7, #12]
 800784e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007850:	4933      	ldr	r1, [pc, #204]	; (8007920 <vTaskDelete+0x100>)
 8007852:	4613      	mov	r3, r2
 8007854:	009b      	lsls	r3, r3, #2
 8007856:	4413      	add	r3, r2
 8007858:	009b      	lsls	r3, r3, #2
 800785a:	440b      	add	r3, r1
 800785c:	681b      	ldr	r3, [r3, #0]
 800785e:	2b00      	cmp	r3, #0
 8007860:	d10a      	bne.n	8007878 <vTaskDelete+0x58>
 8007862:	68fb      	ldr	r3, [r7, #12]
 8007864:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007866:	2201      	movs	r2, #1
 8007868:	fa02 f303 	lsl.w	r3, r2, r3
 800786c:	43da      	mvns	r2, r3
 800786e:	4b2d      	ldr	r3, [pc, #180]	; (8007924 <vTaskDelete+0x104>)
 8007870:	681b      	ldr	r3, [r3, #0]
 8007872:	4013      	ands	r3, r2
 8007874:	4a2b      	ldr	r2, [pc, #172]	; (8007924 <vTaskDelete+0x104>)
 8007876:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8007878:	68fb      	ldr	r3, [r7, #12]
 800787a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800787c:	2b00      	cmp	r3, #0
 800787e:	d004      	beq.n	800788a <vTaskDelete+0x6a>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007880:	68fb      	ldr	r3, [r7, #12]
 8007882:	3318      	adds	r3, #24
 8007884:	4618      	mov	r0, r3
 8007886:	f7fe ffe3 	bl	8006850 <uxListRemove>

			/* Increment the uxTaskNumber also so kernel aware debuggers can
			detect that the task lists need re-generating.  This is done before
			portPRE_TASK_DELETE_HOOK() as in the Windows port that macro will
			not return. */
			uxTaskNumber++;
 800788a:	4b27      	ldr	r3, [pc, #156]	; (8007928 <vTaskDelete+0x108>)
 800788c:	681b      	ldr	r3, [r3, #0]
 800788e:	3301      	adds	r3, #1
 8007890:	4a25      	ldr	r2, [pc, #148]	; (8007928 <vTaskDelete+0x108>)
 8007892:	6013      	str	r3, [r2, #0]

			if( pxTCB == pxCurrentTCB )
 8007894:	4b21      	ldr	r3, [pc, #132]	; (800791c <vTaskDelete+0xfc>)
 8007896:	681b      	ldr	r3, [r3, #0]
 8007898:	68fa      	ldr	r2, [r7, #12]
 800789a:	429a      	cmp	r2, r3
 800789c:	d10b      	bne.n	80078b6 <vTaskDelete+0x96>
				/* A task is deleting itself.  This cannot complete within the
				task itself, as a context switch to another task is required.
				Place the task in the termination list.  The idle task will
				check the termination list and free up any memory allocated by
				the scheduler for the TCB and stack of the deleted task. */
				vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
 800789e:	68fb      	ldr	r3, [r7, #12]
 80078a0:	3304      	adds	r3, #4
 80078a2:	4619      	mov	r1, r3
 80078a4:	4821      	ldr	r0, [pc, #132]	; (800792c <vTaskDelete+0x10c>)
 80078a6:	f7fe ff76 	bl	8006796 <vListInsertEnd>

				/* Increment the ucTasksDeleted variable so the idle task knows
				there is a task that has been deleted and that it should therefore
				check the xTasksWaitingTermination list. */
				++uxDeletedTasksWaitingCleanUp;
 80078aa:	4b21      	ldr	r3, [pc, #132]	; (8007930 <vTaskDelete+0x110>)
 80078ac:	681b      	ldr	r3, [r3, #0]
 80078ae:	3301      	adds	r3, #1
 80078b0:	4a1f      	ldr	r2, [pc, #124]	; (8007930 <vTaskDelete+0x110>)
 80078b2:	6013      	str	r3, [r2, #0]
 80078b4:	e009      	b.n	80078ca <vTaskDelete+0xaa>
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
			}
			else
			{
				--uxCurrentNumberOfTasks;
 80078b6:	4b1f      	ldr	r3, [pc, #124]	; (8007934 <vTaskDelete+0x114>)
 80078b8:	681b      	ldr	r3, [r3, #0]
 80078ba:	3b01      	subs	r3, #1
 80078bc:	4a1d      	ldr	r2, [pc, #116]	; (8007934 <vTaskDelete+0x114>)
 80078be:	6013      	str	r3, [r2, #0]
				prvDeleteTCB( pxTCB );
 80078c0:	68f8      	ldr	r0, [r7, #12]
 80078c2:	f000 fc63 	bl	800818c <prvDeleteTCB>

				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				prvResetNextTaskUnblockTime();
 80078c6:	f000 fc97 	bl	80081f8 <prvResetNextTaskUnblockTime>
			}

			traceTASK_DELETE( pxTCB );
		}
		taskEXIT_CRITICAL();
 80078ca:	f001 f833 	bl	8008934 <vPortExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
 80078ce:	4b1a      	ldr	r3, [pc, #104]	; (8007938 <vTaskDelete+0x118>)
 80078d0:	681b      	ldr	r3, [r3, #0]
 80078d2:	2b00      	cmp	r3, #0
 80078d4:	d01d      	beq.n	8007912 <vTaskDelete+0xf2>
		{
			if( pxTCB == pxCurrentTCB )
 80078d6:	4b11      	ldr	r3, [pc, #68]	; (800791c <vTaskDelete+0xfc>)
 80078d8:	681b      	ldr	r3, [r3, #0]
 80078da:	68fa      	ldr	r2, [r7, #12]
 80078dc:	429a      	cmp	r2, r3
 80078de:	d118      	bne.n	8007912 <vTaskDelete+0xf2>
			{
				configASSERT( uxSchedulerSuspended == 0 );
 80078e0:	4b16      	ldr	r3, [pc, #88]	; (800793c <vTaskDelete+0x11c>)
 80078e2:	681b      	ldr	r3, [r3, #0]
 80078e4:	2b00      	cmp	r3, #0
 80078e6:	d00c      	beq.n	8007902 <vTaskDelete+0xe2>
	__asm volatile
 80078e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80078ec:	b672      	cpsid	i
 80078ee:	f383 8811 	msr	BASEPRI, r3
 80078f2:	f3bf 8f6f 	isb	sy
 80078f6:	f3bf 8f4f 	dsb	sy
 80078fa:	b662      	cpsie	i
 80078fc:	60bb      	str	r3, [r7, #8]
}
 80078fe:	bf00      	nop
 8007900:	e7fe      	b.n	8007900 <vTaskDelete+0xe0>
				portYIELD_WITHIN_API();
 8007902:	4b0f      	ldr	r3, [pc, #60]	; (8007940 <vTaskDelete+0x120>)
 8007904:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007908:	601a      	str	r2, [r3, #0]
 800790a:	f3bf 8f4f 	dsb	sy
 800790e:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8007912:	bf00      	nop
 8007914:	3710      	adds	r7, #16
 8007916:	46bd      	mov	sp, r7
 8007918:	bd80      	pop	{r7, pc}
 800791a:	bf00      	nop
 800791c:	200004d4 	.word	0x200004d4
 8007920:	200004d8 	.word	0x200004d8
 8007924:	200005dc 	.word	0x200005dc
 8007928:	200005f0 	.word	0x200005f0
 800792c:	200005a8 	.word	0x200005a8
 8007930:	200005bc 	.word	0x200005bc
 8007934:	200005d4 	.word	0x200005d4
 8007938:	200005e0 	.word	0x200005e0
 800793c:	200005fc 	.word	0x200005fc
 8007940:	e000ed04 	.word	0xe000ed04

08007944 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8007944:	b580      	push	{r7, lr}
 8007946:	b084      	sub	sp, #16
 8007948:	af00      	add	r7, sp, #0
 800794a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800794c:	2300      	movs	r3, #0
 800794e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	2b00      	cmp	r3, #0
 8007954:	d019      	beq.n	800798a <vTaskDelay+0x46>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8007956:	4b14      	ldr	r3, [pc, #80]	; (80079a8 <vTaskDelay+0x64>)
 8007958:	681b      	ldr	r3, [r3, #0]
 800795a:	2b00      	cmp	r3, #0
 800795c:	d00c      	beq.n	8007978 <vTaskDelay+0x34>
	__asm volatile
 800795e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007962:	b672      	cpsid	i
 8007964:	f383 8811 	msr	BASEPRI, r3
 8007968:	f3bf 8f6f 	isb	sy
 800796c:	f3bf 8f4f 	dsb	sy
 8007970:	b662      	cpsie	i
 8007972:	60bb      	str	r3, [r7, #8]
}
 8007974:	bf00      	nop
 8007976:	e7fe      	b.n	8007976 <vTaskDelay+0x32>
			vTaskSuspendAll();
 8007978:	f000 f88a 	bl	8007a90 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800797c:	2100      	movs	r1, #0
 800797e:	6878      	ldr	r0, [r7, #4]
 8007980:	f000 fe34 	bl	80085ec <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8007984:	f000 f892 	bl	8007aac <xTaskResumeAll>
 8007988:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800798a:	68fb      	ldr	r3, [r7, #12]
 800798c:	2b00      	cmp	r3, #0
 800798e:	d107      	bne.n	80079a0 <vTaskDelay+0x5c>
		{
			portYIELD_WITHIN_API();
 8007990:	4b06      	ldr	r3, [pc, #24]	; (80079ac <vTaskDelay+0x68>)
 8007992:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007996:	601a      	str	r2, [r3, #0]
 8007998:	f3bf 8f4f 	dsb	sy
 800799c:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80079a0:	bf00      	nop
 80079a2:	3710      	adds	r7, #16
 80079a4:	46bd      	mov	sp, r7
 80079a6:	bd80      	pop	{r7, pc}
 80079a8:	200005fc 	.word	0x200005fc
 80079ac:	e000ed04 	.word	0xe000ed04

080079b0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80079b0:	b580      	push	{r7, lr}
 80079b2:	b08a      	sub	sp, #40	; 0x28
 80079b4:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80079b6:	2300      	movs	r3, #0
 80079b8:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80079ba:	2300      	movs	r3, #0
 80079bc:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80079be:	463a      	mov	r2, r7
 80079c0:	1d39      	adds	r1, r7, #4
 80079c2:	f107 0308 	add.w	r3, r7, #8
 80079c6:	4618      	mov	r0, r3
 80079c8:	f7f8 ff96 	bl	80008f8 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80079cc:	6839      	ldr	r1, [r7, #0]
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	68ba      	ldr	r2, [r7, #8]
 80079d2:	9202      	str	r2, [sp, #8]
 80079d4:	9301      	str	r3, [sp, #4]
 80079d6:	2300      	movs	r3, #0
 80079d8:	9300      	str	r3, [sp, #0]
 80079da:	2300      	movs	r3, #0
 80079dc:	460a      	mov	r2, r1
 80079de:	4924      	ldr	r1, [pc, #144]	; (8007a70 <vTaskStartScheduler+0xc0>)
 80079e0:	4824      	ldr	r0, [pc, #144]	; (8007a74 <vTaskStartScheduler+0xc4>)
 80079e2:	f7ff fd5b 	bl	800749c <xTaskCreateStatic>
 80079e6:	4603      	mov	r3, r0
 80079e8:	4a23      	ldr	r2, [pc, #140]	; (8007a78 <vTaskStartScheduler+0xc8>)
 80079ea:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80079ec:	4b22      	ldr	r3, [pc, #136]	; (8007a78 <vTaskStartScheduler+0xc8>)
 80079ee:	681b      	ldr	r3, [r3, #0]
 80079f0:	2b00      	cmp	r3, #0
 80079f2:	d002      	beq.n	80079fa <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80079f4:	2301      	movs	r3, #1
 80079f6:	617b      	str	r3, [r7, #20]
 80079f8:	e001      	b.n	80079fe <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80079fa:	2300      	movs	r3, #0
 80079fc:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80079fe:	697b      	ldr	r3, [r7, #20]
 8007a00:	2b01      	cmp	r3, #1
 8007a02:	d11f      	bne.n	8007a44 <vTaskStartScheduler+0x94>
	__asm volatile
 8007a04:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007a08:	b672      	cpsid	i
 8007a0a:	f383 8811 	msr	BASEPRI, r3
 8007a0e:	f3bf 8f6f 	isb	sy
 8007a12:	f3bf 8f4f 	dsb	sy
 8007a16:	b662      	cpsie	i
 8007a18:	613b      	str	r3, [r7, #16]
}
 8007a1a:	bf00      	nop

		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8007a1c:	4b17      	ldr	r3, [pc, #92]	; (8007a7c <vTaskStartScheduler+0xcc>)
 8007a1e:	681b      	ldr	r3, [r3, #0]
 8007a20:	3358      	adds	r3, #88	; 0x58
 8007a22:	4a17      	ldr	r2, [pc, #92]	; (8007a80 <vTaskStartScheduler+0xd0>)
 8007a24:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8007a26:	4b17      	ldr	r3, [pc, #92]	; (8007a84 <vTaskStartScheduler+0xd4>)
 8007a28:	f04f 32ff 	mov.w	r2, #4294967295
 8007a2c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8007a2e:	4b16      	ldr	r3, [pc, #88]	; (8007a88 <vTaskStartScheduler+0xd8>)
 8007a30:	2201      	movs	r2, #1
 8007a32:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8007a34:	4b15      	ldr	r3, [pc, #84]	; (8007a8c <vTaskStartScheduler+0xdc>)
 8007a36:	2200      	movs	r2, #0
 8007a38:	601a      	str	r2, [r3, #0]
		macro must be defined to configure the timer/counter used to generate
		the run time counter time base.   NOTE:  If configGENERATE_RUN_TIME_STATS
		is set to 0 and the following line fails to build then ensure you do not
		have portCONFIGURE_TIMER_FOR_RUN_TIME_STATS() defined in your
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();
 8007a3a:	f7f8 ff4f 	bl	80008dc <configureTimerForRunTimeStats>

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8007a3e:	f000 fec7 	bl	80087d0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8007a42:	e010      	b.n	8007a66 <vTaskStartScheduler+0xb6>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8007a44:	697b      	ldr	r3, [r7, #20]
 8007a46:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007a4a:	d10c      	bne.n	8007a66 <vTaskStartScheduler+0xb6>
	__asm volatile
 8007a4c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007a50:	b672      	cpsid	i
 8007a52:	f383 8811 	msr	BASEPRI, r3
 8007a56:	f3bf 8f6f 	isb	sy
 8007a5a:	f3bf 8f4f 	dsb	sy
 8007a5e:	b662      	cpsie	i
 8007a60:	60fb      	str	r3, [r7, #12]
}
 8007a62:	bf00      	nop
 8007a64:	e7fe      	b.n	8007a64 <vTaskStartScheduler+0xb4>
}
 8007a66:	bf00      	nop
 8007a68:	3718      	adds	r7, #24
 8007a6a:	46bd      	mov	sp, r7
 8007a6c:	bd80      	pop	{r7, pc}
 8007a6e:	bf00      	nop
 8007a70:	0800bd9c 	.word	0x0800bd9c
 8007a74:	08008081 	.word	0x08008081
 8007a78:	200005f8 	.word	0x200005f8
 8007a7c:	200004d4 	.word	0x200004d4
 8007a80:	20000010 	.word	0x20000010
 8007a84:	200005f4 	.word	0x200005f4
 8007a88:	200005e0 	.word	0x200005e0
 8007a8c:	200005d8 	.word	0x200005d8

08007a90 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8007a90:	b480      	push	{r7}
 8007a92:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8007a94:	4b04      	ldr	r3, [pc, #16]	; (8007aa8 <vTaskSuspendAll+0x18>)
 8007a96:	681b      	ldr	r3, [r3, #0]
 8007a98:	3301      	adds	r3, #1
 8007a9a:	4a03      	ldr	r2, [pc, #12]	; (8007aa8 <vTaskSuspendAll+0x18>)
 8007a9c:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 8007a9e:	bf00      	nop
 8007aa0:	46bd      	mov	sp, r7
 8007aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aa6:	4770      	bx	lr
 8007aa8:	200005fc 	.word	0x200005fc

08007aac <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8007aac:	b580      	push	{r7, lr}
 8007aae:	b084      	sub	sp, #16
 8007ab0:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8007ab2:	2300      	movs	r3, #0
 8007ab4:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8007ab6:	2300      	movs	r3, #0
 8007ab8:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8007aba:	4b42      	ldr	r3, [pc, #264]	; (8007bc4 <xTaskResumeAll+0x118>)
 8007abc:	681b      	ldr	r3, [r3, #0]
 8007abe:	2b00      	cmp	r3, #0
 8007ac0:	d10c      	bne.n	8007adc <xTaskResumeAll+0x30>
	__asm volatile
 8007ac2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007ac6:	b672      	cpsid	i
 8007ac8:	f383 8811 	msr	BASEPRI, r3
 8007acc:	f3bf 8f6f 	isb	sy
 8007ad0:	f3bf 8f4f 	dsb	sy
 8007ad4:	b662      	cpsie	i
 8007ad6:	603b      	str	r3, [r7, #0]
}
 8007ad8:	bf00      	nop
 8007ada:	e7fe      	b.n	8007ada <xTaskResumeAll+0x2e>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8007adc:	f000 fef6 	bl	80088cc <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8007ae0:	4b38      	ldr	r3, [pc, #224]	; (8007bc4 <xTaskResumeAll+0x118>)
 8007ae2:	681b      	ldr	r3, [r3, #0]
 8007ae4:	3b01      	subs	r3, #1
 8007ae6:	4a37      	ldr	r2, [pc, #220]	; (8007bc4 <xTaskResumeAll+0x118>)
 8007ae8:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007aea:	4b36      	ldr	r3, [pc, #216]	; (8007bc4 <xTaskResumeAll+0x118>)
 8007aec:	681b      	ldr	r3, [r3, #0]
 8007aee:	2b00      	cmp	r3, #0
 8007af0:	d161      	bne.n	8007bb6 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8007af2:	4b35      	ldr	r3, [pc, #212]	; (8007bc8 <xTaskResumeAll+0x11c>)
 8007af4:	681b      	ldr	r3, [r3, #0]
 8007af6:	2b00      	cmp	r3, #0
 8007af8:	d05d      	beq.n	8007bb6 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007afa:	e02e      	b.n	8007b5a <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007afc:	4b33      	ldr	r3, [pc, #204]	; (8007bcc <xTaskResumeAll+0x120>)
 8007afe:	68db      	ldr	r3, [r3, #12]
 8007b00:	68db      	ldr	r3, [r3, #12]
 8007b02:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007b04:	68fb      	ldr	r3, [r7, #12]
 8007b06:	3318      	adds	r3, #24
 8007b08:	4618      	mov	r0, r3
 8007b0a:	f7fe fea1 	bl	8006850 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007b0e:	68fb      	ldr	r3, [r7, #12]
 8007b10:	3304      	adds	r3, #4
 8007b12:	4618      	mov	r0, r3
 8007b14:	f7fe fe9c 	bl	8006850 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8007b18:	68fb      	ldr	r3, [r7, #12]
 8007b1a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007b1c:	2201      	movs	r2, #1
 8007b1e:	409a      	lsls	r2, r3
 8007b20:	4b2b      	ldr	r3, [pc, #172]	; (8007bd0 <xTaskResumeAll+0x124>)
 8007b22:	681b      	ldr	r3, [r3, #0]
 8007b24:	4313      	orrs	r3, r2
 8007b26:	4a2a      	ldr	r2, [pc, #168]	; (8007bd0 <xTaskResumeAll+0x124>)
 8007b28:	6013      	str	r3, [r2, #0]
 8007b2a:	68fb      	ldr	r3, [r7, #12]
 8007b2c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007b2e:	4613      	mov	r3, r2
 8007b30:	009b      	lsls	r3, r3, #2
 8007b32:	4413      	add	r3, r2
 8007b34:	009b      	lsls	r3, r3, #2
 8007b36:	4a27      	ldr	r2, [pc, #156]	; (8007bd4 <xTaskResumeAll+0x128>)
 8007b38:	441a      	add	r2, r3
 8007b3a:	68fb      	ldr	r3, [r7, #12]
 8007b3c:	3304      	adds	r3, #4
 8007b3e:	4619      	mov	r1, r3
 8007b40:	4610      	mov	r0, r2
 8007b42:	f7fe fe28 	bl	8006796 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007b46:	68fb      	ldr	r3, [r7, #12]
 8007b48:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007b4a:	4b23      	ldr	r3, [pc, #140]	; (8007bd8 <xTaskResumeAll+0x12c>)
 8007b4c:	681b      	ldr	r3, [r3, #0]
 8007b4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007b50:	429a      	cmp	r2, r3
 8007b52:	d302      	bcc.n	8007b5a <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8007b54:	4b21      	ldr	r3, [pc, #132]	; (8007bdc <xTaskResumeAll+0x130>)
 8007b56:	2201      	movs	r2, #1
 8007b58:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007b5a:	4b1c      	ldr	r3, [pc, #112]	; (8007bcc <xTaskResumeAll+0x120>)
 8007b5c:	681b      	ldr	r3, [r3, #0]
 8007b5e:	2b00      	cmp	r3, #0
 8007b60:	d1cc      	bne.n	8007afc <xTaskResumeAll+0x50>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8007b62:	68fb      	ldr	r3, [r7, #12]
 8007b64:	2b00      	cmp	r3, #0
 8007b66:	d001      	beq.n	8007b6c <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8007b68:	f000 fb46 	bl	80081f8 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8007b6c:	4b1c      	ldr	r3, [pc, #112]	; (8007be0 <xTaskResumeAll+0x134>)
 8007b6e:	681b      	ldr	r3, [r3, #0]
 8007b70:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	2b00      	cmp	r3, #0
 8007b76:	d010      	beq.n	8007b9a <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8007b78:	f000 f836 	bl	8007be8 <xTaskIncrementTick>
 8007b7c:	4603      	mov	r3, r0
 8007b7e:	2b00      	cmp	r3, #0
 8007b80:	d002      	beq.n	8007b88 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8007b82:	4b16      	ldr	r3, [pc, #88]	; (8007bdc <xTaskResumeAll+0x130>)
 8007b84:	2201      	movs	r2, #1
 8007b86:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	3b01      	subs	r3, #1
 8007b8c:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	2b00      	cmp	r3, #0
 8007b92:	d1f1      	bne.n	8007b78 <xTaskResumeAll+0xcc>

						uxPendedTicks = 0;
 8007b94:	4b12      	ldr	r3, [pc, #72]	; (8007be0 <xTaskResumeAll+0x134>)
 8007b96:	2200      	movs	r2, #0
 8007b98:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8007b9a:	4b10      	ldr	r3, [pc, #64]	; (8007bdc <xTaskResumeAll+0x130>)
 8007b9c:	681b      	ldr	r3, [r3, #0]
 8007b9e:	2b00      	cmp	r3, #0
 8007ba0:	d009      	beq.n	8007bb6 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8007ba2:	2301      	movs	r3, #1
 8007ba4:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8007ba6:	4b0f      	ldr	r3, [pc, #60]	; (8007be4 <xTaskResumeAll+0x138>)
 8007ba8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007bac:	601a      	str	r2, [r3, #0]
 8007bae:	f3bf 8f4f 	dsb	sy
 8007bb2:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007bb6:	f000 febd 	bl	8008934 <vPortExitCritical>

	return xAlreadyYielded;
 8007bba:	68bb      	ldr	r3, [r7, #8]
}
 8007bbc:	4618      	mov	r0, r3
 8007bbe:	3710      	adds	r7, #16
 8007bc0:	46bd      	mov	sp, r7
 8007bc2:	bd80      	pop	{r7, pc}
 8007bc4:	200005fc 	.word	0x200005fc
 8007bc8:	200005d4 	.word	0x200005d4
 8007bcc:	20000594 	.word	0x20000594
 8007bd0:	200005dc 	.word	0x200005dc
 8007bd4:	200004d8 	.word	0x200004d8
 8007bd8:	200004d4 	.word	0x200004d4
 8007bdc:	200005e8 	.word	0x200005e8
 8007be0:	200005e4 	.word	0x200005e4
 8007be4:	e000ed04 	.word	0xe000ed04

08007be8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8007be8:	b580      	push	{r7, lr}
 8007bea:	b086      	sub	sp, #24
 8007bec:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8007bee:	2300      	movs	r3, #0
 8007bf0:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007bf2:	4b4f      	ldr	r3, [pc, #316]	; (8007d30 <xTaskIncrementTick+0x148>)
 8007bf4:	681b      	ldr	r3, [r3, #0]
 8007bf6:	2b00      	cmp	r3, #0
 8007bf8:	f040 808a 	bne.w	8007d10 <xTaskIncrementTick+0x128>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8007bfc:	4b4d      	ldr	r3, [pc, #308]	; (8007d34 <xTaskIncrementTick+0x14c>)
 8007bfe:	681b      	ldr	r3, [r3, #0]
 8007c00:	3301      	adds	r3, #1
 8007c02:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8007c04:	4a4b      	ldr	r2, [pc, #300]	; (8007d34 <xTaskIncrementTick+0x14c>)
 8007c06:	693b      	ldr	r3, [r7, #16]
 8007c08:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8007c0a:	693b      	ldr	r3, [r7, #16]
 8007c0c:	2b00      	cmp	r3, #0
 8007c0e:	d122      	bne.n	8007c56 <xTaskIncrementTick+0x6e>
		{
			taskSWITCH_DELAYED_LISTS();
 8007c10:	4b49      	ldr	r3, [pc, #292]	; (8007d38 <xTaskIncrementTick+0x150>)
 8007c12:	681b      	ldr	r3, [r3, #0]
 8007c14:	681b      	ldr	r3, [r3, #0]
 8007c16:	2b00      	cmp	r3, #0
 8007c18:	d00c      	beq.n	8007c34 <xTaskIncrementTick+0x4c>
	__asm volatile
 8007c1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007c1e:	b672      	cpsid	i
 8007c20:	f383 8811 	msr	BASEPRI, r3
 8007c24:	f3bf 8f6f 	isb	sy
 8007c28:	f3bf 8f4f 	dsb	sy
 8007c2c:	b662      	cpsie	i
 8007c2e:	603b      	str	r3, [r7, #0]
}
 8007c30:	bf00      	nop
 8007c32:	e7fe      	b.n	8007c32 <xTaskIncrementTick+0x4a>
 8007c34:	4b40      	ldr	r3, [pc, #256]	; (8007d38 <xTaskIncrementTick+0x150>)
 8007c36:	681b      	ldr	r3, [r3, #0]
 8007c38:	60fb      	str	r3, [r7, #12]
 8007c3a:	4b40      	ldr	r3, [pc, #256]	; (8007d3c <xTaskIncrementTick+0x154>)
 8007c3c:	681b      	ldr	r3, [r3, #0]
 8007c3e:	4a3e      	ldr	r2, [pc, #248]	; (8007d38 <xTaskIncrementTick+0x150>)
 8007c40:	6013      	str	r3, [r2, #0]
 8007c42:	4a3e      	ldr	r2, [pc, #248]	; (8007d3c <xTaskIncrementTick+0x154>)
 8007c44:	68fb      	ldr	r3, [r7, #12]
 8007c46:	6013      	str	r3, [r2, #0]
 8007c48:	4b3d      	ldr	r3, [pc, #244]	; (8007d40 <xTaskIncrementTick+0x158>)
 8007c4a:	681b      	ldr	r3, [r3, #0]
 8007c4c:	3301      	adds	r3, #1
 8007c4e:	4a3c      	ldr	r2, [pc, #240]	; (8007d40 <xTaskIncrementTick+0x158>)
 8007c50:	6013      	str	r3, [r2, #0]
 8007c52:	f000 fad1 	bl	80081f8 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8007c56:	4b3b      	ldr	r3, [pc, #236]	; (8007d44 <xTaskIncrementTick+0x15c>)
 8007c58:	681b      	ldr	r3, [r3, #0]
 8007c5a:	693a      	ldr	r2, [r7, #16]
 8007c5c:	429a      	cmp	r2, r3
 8007c5e:	d348      	bcc.n	8007cf2 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007c60:	4b35      	ldr	r3, [pc, #212]	; (8007d38 <xTaskIncrementTick+0x150>)
 8007c62:	681b      	ldr	r3, [r3, #0]
 8007c64:	681b      	ldr	r3, [r3, #0]
 8007c66:	2b00      	cmp	r3, #0
 8007c68:	d104      	bne.n	8007c74 <xTaskIncrementTick+0x8c>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007c6a:	4b36      	ldr	r3, [pc, #216]	; (8007d44 <xTaskIncrementTick+0x15c>)
 8007c6c:	f04f 32ff 	mov.w	r2, #4294967295
 8007c70:	601a      	str	r2, [r3, #0]
					break;
 8007c72:	e03e      	b.n	8007cf2 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007c74:	4b30      	ldr	r3, [pc, #192]	; (8007d38 <xTaskIncrementTick+0x150>)
 8007c76:	681b      	ldr	r3, [r3, #0]
 8007c78:	68db      	ldr	r3, [r3, #12]
 8007c7a:	68db      	ldr	r3, [r3, #12]
 8007c7c:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8007c7e:	68bb      	ldr	r3, [r7, #8]
 8007c80:	685b      	ldr	r3, [r3, #4]
 8007c82:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8007c84:	693a      	ldr	r2, [r7, #16]
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	429a      	cmp	r2, r3
 8007c8a:	d203      	bcs.n	8007c94 <xTaskIncrementTick+0xac>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8007c8c:	4a2d      	ldr	r2, [pc, #180]	; (8007d44 <xTaskIncrementTick+0x15c>)
 8007c8e:	687b      	ldr	r3, [r7, #4]
 8007c90:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8007c92:	e02e      	b.n	8007cf2 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007c94:	68bb      	ldr	r3, [r7, #8]
 8007c96:	3304      	adds	r3, #4
 8007c98:	4618      	mov	r0, r3
 8007c9a:	f7fe fdd9 	bl	8006850 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8007c9e:	68bb      	ldr	r3, [r7, #8]
 8007ca0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007ca2:	2b00      	cmp	r3, #0
 8007ca4:	d004      	beq.n	8007cb0 <xTaskIncrementTick+0xc8>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007ca6:	68bb      	ldr	r3, [r7, #8]
 8007ca8:	3318      	adds	r3, #24
 8007caa:	4618      	mov	r0, r3
 8007cac:	f7fe fdd0 	bl	8006850 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8007cb0:	68bb      	ldr	r3, [r7, #8]
 8007cb2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007cb4:	2201      	movs	r2, #1
 8007cb6:	409a      	lsls	r2, r3
 8007cb8:	4b23      	ldr	r3, [pc, #140]	; (8007d48 <xTaskIncrementTick+0x160>)
 8007cba:	681b      	ldr	r3, [r3, #0]
 8007cbc:	4313      	orrs	r3, r2
 8007cbe:	4a22      	ldr	r2, [pc, #136]	; (8007d48 <xTaskIncrementTick+0x160>)
 8007cc0:	6013      	str	r3, [r2, #0]
 8007cc2:	68bb      	ldr	r3, [r7, #8]
 8007cc4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007cc6:	4613      	mov	r3, r2
 8007cc8:	009b      	lsls	r3, r3, #2
 8007cca:	4413      	add	r3, r2
 8007ccc:	009b      	lsls	r3, r3, #2
 8007cce:	4a1f      	ldr	r2, [pc, #124]	; (8007d4c <xTaskIncrementTick+0x164>)
 8007cd0:	441a      	add	r2, r3
 8007cd2:	68bb      	ldr	r3, [r7, #8]
 8007cd4:	3304      	adds	r3, #4
 8007cd6:	4619      	mov	r1, r3
 8007cd8:	4610      	mov	r0, r2
 8007cda:	f7fe fd5c 	bl	8006796 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007cde:	68bb      	ldr	r3, [r7, #8]
 8007ce0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007ce2:	4b1b      	ldr	r3, [pc, #108]	; (8007d50 <xTaskIncrementTick+0x168>)
 8007ce4:	681b      	ldr	r3, [r3, #0]
 8007ce6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007ce8:	429a      	cmp	r2, r3
 8007cea:	d3b9      	bcc.n	8007c60 <xTaskIncrementTick+0x78>
						{
							xSwitchRequired = pdTRUE;
 8007cec:	2301      	movs	r3, #1
 8007cee:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007cf0:	e7b6      	b.n	8007c60 <xTaskIncrementTick+0x78>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8007cf2:	4b17      	ldr	r3, [pc, #92]	; (8007d50 <xTaskIncrementTick+0x168>)
 8007cf4:	681b      	ldr	r3, [r3, #0]
 8007cf6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007cf8:	4914      	ldr	r1, [pc, #80]	; (8007d4c <xTaskIncrementTick+0x164>)
 8007cfa:	4613      	mov	r3, r2
 8007cfc:	009b      	lsls	r3, r3, #2
 8007cfe:	4413      	add	r3, r2
 8007d00:	009b      	lsls	r3, r3, #2
 8007d02:	440b      	add	r3, r1
 8007d04:	681b      	ldr	r3, [r3, #0]
 8007d06:	2b01      	cmp	r3, #1
 8007d08:	d907      	bls.n	8007d1a <xTaskIncrementTick+0x132>
			{
				xSwitchRequired = pdTRUE;
 8007d0a:	2301      	movs	r3, #1
 8007d0c:	617b      	str	r3, [r7, #20]
 8007d0e:	e004      	b.n	8007d1a <xTaskIncrementTick+0x132>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8007d10:	4b10      	ldr	r3, [pc, #64]	; (8007d54 <xTaskIncrementTick+0x16c>)
 8007d12:	681b      	ldr	r3, [r3, #0]
 8007d14:	3301      	adds	r3, #1
 8007d16:	4a0f      	ldr	r2, [pc, #60]	; (8007d54 <xTaskIncrementTick+0x16c>)
 8007d18:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8007d1a:	4b0f      	ldr	r3, [pc, #60]	; (8007d58 <xTaskIncrementTick+0x170>)
 8007d1c:	681b      	ldr	r3, [r3, #0]
 8007d1e:	2b00      	cmp	r3, #0
 8007d20:	d001      	beq.n	8007d26 <xTaskIncrementTick+0x13e>
		{
			xSwitchRequired = pdTRUE;
 8007d22:	2301      	movs	r3, #1
 8007d24:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8007d26:	697b      	ldr	r3, [r7, #20]
}
 8007d28:	4618      	mov	r0, r3
 8007d2a:	3718      	adds	r7, #24
 8007d2c:	46bd      	mov	sp, r7
 8007d2e:	bd80      	pop	{r7, pc}
 8007d30:	200005fc 	.word	0x200005fc
 8007d34:	200005d8 	.word	0x200005d8
 8007d38:	2000058c 	.word	0x2000058c
 8007d3c:	20000590 	.word	0x20000590
 8007d40:	200005ec 	.word	0x200005ec
 8007d44:	200005f4 	.word	0x200005f4
 8007d48:	200005dc 	.word	0x200005dc
 8007d4c:	200004d8 	.word	0x200004d8
 8007d50:	200004d4 	.word	0x200004d4
 8007d54:	200005e4 	.word	0x200005e4
 8007d58:	200005e8 	.word	0x200005e8

08007d5c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8007d5c:	b580      	push	{r7, lr}
 8007d5e:	b086      	sub	sp, #24
 8007d60:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8007d62:	4b36      	ldr	r3, [pc, #216]	; (8007e3c <vTaskSwitchContext+0xe0>)
 8007d64:	681b      	ldr	r3, [r3, #0]
 8007d66:	2b00      	cmp	r3, #0
 8007d68:	d003      	beq.n	8007d72 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8007d6a:	4b35      	ldr	r3, [pc, #212]	; (8007e40 <vTaskSwitchContext+0xe4>)
 8007d6c:	2201      	movs	r2, #1
 8007d6e:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8007d70:	e05f      	b.n	8007e32 <vTaskSwitchContext+0xd6>
		xYieldPending = pdFALSE;
 8007d72:	4b33      	ldr	r3, [pc, #204]	; (8007e40 <vTaskSwitchContext+0xe4>)
 8007d74:	2200      	movs	r2, #0
 8007d76:	601a      	str	r2, [r3, #0]
				ulTotalRunTime = portGET_RUN_TIME_COUNTER_VALUE();
 8007d78:	f7f8 fdb7 	bl	80008ea <getRunTimeCounterValue>
 8007d7c:	4603      	mov	r3, r0
 8007d7e:	4a31      	ldr	r2, [pc, #196]	; (8007e44 <vTaskSwitchContext+0xe8>)
 8007d80:	6013      	str	r3, [r2, #0]
			if( ulTotalRunTime > ulTaskSwitchedInTime )
 8007d82:	4b30      	ldr	r3, [pc, #192]	; (8007e44 <vTaskSwitchContext+0xe8>)
 8007d84:	681a      	ldr	r2, [r3, #0]
 8007d86:	4b30      	ldr	r3, [pc, #192]	; (8007e48 <vTaskSwitchContext+0xec>)
 8007d88:	681b      	ldr	r3, [r3, #0]
 8007d8a:	429a      	cmp	r2, r3
 8007d8c:	d909      	bls.n	8007da2 <vTaskSwitchContext+0x46>
				pxCurrentTCB->ulRunTimeCounter += ( ulTotalRunTime - ulTaskSwitchedInTime );
 8007d8e:	4b2f      	ldr	r3, [pc, #188]	; (8007e4c <vTaskSwitchContext+0xf0>)
 8007d90:	681b      	ldr	r3, [r3, #0]
 8007d92:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8007d94:	4a2b      	ldr	r2, [pc, #172]	; (8007e44 <vTaskSwitchContext+0xe8>)
 8007d96:	6810      	ldr	r0, [r2, #0]
 8007d98:	4a2b      	ldr	r2, [pc, #172]	; (8007e48 <vTaskSwitchContext+0xec>)
 8007d9a:	6812      	ldr	r2, [r2, #0]
 8007d9c:	1a82      	subs	r2, r0, r2
 8007d9e:	440a      	add	r2, r1
 8007da0:	655a      	str	r2, [r3, #84]	; 0x54
			ulTaskSwitchedInTime = ulTotalRunTime;
 8007da2:	4b28      	ldr	r3, [pc, #160]	; (8007e44 <vTaskSwitchContext+0xe8>)
 8007da4:	681b      	ldr	r3, [r3, #0]
 8007da6:	4a28      	ldr	r2, [pc, #160]	; (8007e48 <vTaskSwitchContext+0xec>)
 8007da8:	6013      	str	r3, [r2, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007daa:	4b29      	ldr	r3, [pc, #164]	; (8007e50 <vTaskSwitchContext+0xf4>)
 8007dac:	681b      	ldr	r3, [r3, #0]
 8007dae:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8007db0:	68fb      	ldr	r3, [r7, #12]
 8007db2:	fab3 f383 	clz	r3, r3
 8007db6:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8007db8:	7afb      	ldrb	r3, [r7, #11]
 8007dba:	f1c3 031f 	rsb	r3, r3, #31
 8007dbe:	617b      	str	r3, [r7, #20]
 8007dc0:	4924      	ldr	r1, [pc, #144]	; (8007e54 <vTaskSwitchContext+0xf8>)
 8007dc2:	697a      	ldr	r2, [r7, #20]
 8007dc4:	4613      	mov	r3, r2
 8007dc6:	009b      	lsls	r3, r3, #2
 8007dc8:	4413      	add	r3, r2
 8007dca:	009b      	lsls	r3, r3, #2
 8007dcc:	440b      	add	r3, r1
 8007dce:	681b      	ldr	r3, [r3, #0]
 8007dd0:	2b00      	cmp	r3, #0
 8007dd2:	d10c      	bne.n	8007dee <vTaskSwitchContext+0x92>
	__asm volatile
 8007dd4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007dd8:	b672      	cpsid	i
 8007dda:	f383 8811 	msr	BASEPRI, r3
 8007dde:	f3bf 8f6f 	isb	sy
 8007de2:	f3bf 8f4f 	dsb	sy
 8007de6:	b662      	cpsie	i
 8007de8:	607b      	str	r3, [r7, #4]
}
 8007dea:	bf00      	nop
 8007dec:	e7fe      	b.n	8007dec <vTaskSwitchContext+0x90>
 8007dee:	697a      	ldr	r2, [r7, #20]
 8007df0:	4613      	mov	r3, r2
 8007df2:	009b      	lsls	r3, r3, #2
 8007df4:	4413      	add	r3, r2
 8007df6:	009b      	lsls	r3, r3, #2
 8007df8:	4a16      	ldr	r2, [pc, #88]	; (8007e54 <vTaskSwitchContext+0xf8>)
 8007dfa:	4413      	add	r3, r2
 8007dfc:	613b      	str	r3, [r7, #16]
 8007dfe:	693b      	ldr	r3, [r7, #16]
 8007e00:	685b      	ldr	r3, [r3, #4]
 8007e02:	685a      	ldr	r2, [r3, #4]
 8007e04:	693b      	ldr	r3, [r7, #16]
 8007e06:	605a      	str	r2, [r3, #4]
 8007e08:	693b      	ldr	r3, [r7, #16]
 8007e0a:	685a      	ldr	r2, [r3, #4]
 8007e0c:	693b      	ldr	r3, [r7, #16]
 8007e0e:	3308      	adds	r3, #8
 8007e10:	429a      	cmp	r2, r3
 8007e12:	d104      	bne.n	8007e1e <vTaskSwitchContext+0xc2>
 8007e14:	693b      	ldr	r3, [r7, #16]
 8007e16:	685b      	ldr	r3, [r3, #4]
 8007e18:	685a      	ldr	r2, [r3, #4]
 8007e1a:	693b      	ldr	r3, [r7, #16]
 8007e1c:	605a      	str	r2, [r3, #4]
 8007e1e:	693b      	ldr	r3, [r7, #16]
 8007e20:	685b      	ldr	r3, [r3, #4]
 8007e22:	68db      	ldr	r3, [r3, #12]
 8007e24:	4a09      	ldr	r2, [pc, #36]	; (8007e4c <vTaskSwitchContext+0xf0>)
 8007e26:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8007e28:	4b08      	ldr	r3, [pc, #32]	; (8007e4c <vTaskSwitchContext+0xf0>)
 8007e2a:	681b      	ldr	r3, [r3, #0]
 8007e2c:	3358      	adds	r3, #88	; 0x58
 8007e2e:	4a0a      	ldr	r2, [pc, #40]	; (8007e58 <vTaskSwitchContext+0xfc>)
 8007e30:	6013      	str	r3, [r2, #0]
}
 8007e32:	bf00      	nop
 8007e34:	3718      	adds	r7, #24
 8007e36:	46bd      	mov	sp, r7
 8007e38:	bd80      	pop	{r7, pc}
 8007e3a:	bf00      	nop
 8007e3c:	200005fc 	.word	0x200005fc
 8007e40:	200005e8 	.word	0x200005e8
 8007e44:	20000604 	.word	0x20000604
 8007e48:	20000600 	.word	0x20000600
 8007e4c:	200004d4 	.word	0x200004d4
 8007e50:	200005dc 	.word	0x200005dc
 8007e54:	200004d8 	.word	0x200004d8
 8007e58:	20000010 	.word	0x20000010

08007e5c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8007e5c:	b580      	push	{r7, lr}
 8007e5e:	b084      	sub	sp, #16
 8007e60:	af00      	add	r7, sp, #0
 8007e62:	6078      	str	r0, [r7, #4]
 8007e64:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	2b00      	cmp	r3, #0
 8007e6a:	d10c      	bne.n	8007e86 <vTaskPlaceOnEventList+0x2a>
	__asm volatile
 8007e6c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e70:	b672      	cpsid	i
 8007e72:	f383 8811 	msr	BASEPRI, r3
 8007e76:	f3bf 8f6f 	isb	sy
 8007e7a:	f3bf 8f4f 	dsb	sy
 8007e7e:	b662      	cpsie	i
 8007e80:	60fb      	str	r3, [r7, #12]
}
 8007e82:	bf00      	nop
 8007e84:	e7fe      	b.n	8007e84 <vTaskPlaceOnEventList+0x28>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8007e86:	4b07      	ldr	r3, [pc, #28]	; (8007ea4 <vTaskPlaceOnEventList+0x48>)
 8007e88:	681b      	ldr	r3, [r3, #0]
 8007e8a:	3318      	adds	r3, #24
 8007e8c:	4619      	mov	r1, r3
 8007e8e:	6878      	ldr	r0, [r7, #4]
 8007e90:	f7fe fca5 	bl	80067de <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8007e94:	2101      	movs	r1, #1
 8007e96:	6838      	ldr	r0, [r7, #0]
 8007e98:	f000 fba8 	bl	80085ec <prvAddCurrentTaskToDelayedList>
}
 8007e9c:	bf00      	nop
 8007e9e:	3710      	adds	r7, #16
 8007ea0:	46bd      	mov	sp, r7
 8007ea2:	bd80      	pop	{r7, pc}
 8007ea4:	200004d4 	.word	0x200004d4

08007ea8 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8007ea8:	b580      	push	{r7, lr}
 8007eaa:	b086      	sub	sp, #24
 8007eac:	af00      	add	r7, sp, #0
 8007eae:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007eb0:	687b      	ldr	r3, [r7, #4]
 8007eb2:	68db      	ldr	r3, [r3, #12]
 8007eb4:	68db      	ldr	r3, [r3, #12]
 8007eb6:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8007eb8:	693b      	ldr	r3, [r7, #16]
 8007eba:	2b00      	cmp	r3, #0
 8007ebc:	d10c      	bne.n	8007ed8 <xTaskRemoveFromEventList+0x30>
	__asm volatile
 8007ebe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007ec2:	b672      	cpsid	i
 8007ec4:	f383 8811 	msr	BASEPRI, r3
 8007ec8:	f3bf 8f6f 	isb	sy
 8007ecc:	f3bf 8f4f 	dsb	sy
 8007ed0:	b662      	cpsie	i
 8007ed2:	60fb      	str	r3, [r7, #12]
}
 8007ed4:	bf00      	nop
 8007ed6:	e7fe      	b.n	8007ed6 <xTaskRemoveFromEventList+0x2e>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8007ed8:	693b      	ldr	r3, [r7, #16]
 8007eda:	3318      	adds	r3, #24
 8007edc:	4618      	mov	r0, r3
 8007ede:	f7fe fcb7 	bl	8006850 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007ee2:	4b1d      	ldr	r3, [pc, #116]	; (8007f58 <xTaskRemoveFromEventList+0xb0>)
 8007ee4:	681b      	ldr	r3, [r3, #0]
 8007ee6:	2b00      	cmp	r3, #0
 8007ee8:	d11c      	bne.n	8007f24 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8007eea:	693b      	ldr	r3, [r7, #16]
 8007eec:	3304      	adds	r3, #4
 8007eee:	4618      	mov	r0, r3
 8007ef0:	f7fe fcae 	bl	8006850 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8007ef4:	693b      	ldr	r3, [r7, #16]
 8007ef6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007ef8:	2201      	movs	r2, #1
 8007efa:	409a      	lsls	r2, r3
 8007efc:	4b17      	ldr	r3, [pc, #92]	; (8007f5c <xTaskRemoveFromEventList+0xb4>)
 8007efe:	681b      	ldr	r3, [r3, #0]
 8007f00:	4313      	orrs	r3, r2
 8007f02:	4a16      	ldr	r2, [pc, #88]	; (8007f5c <xTaskRemoveFromEventList+0xb4>)
 8007f04:	6013      	str	r3, [r2, #0]
 8007f06:	693b      	ldr	r3, [r7, #16]
 8007f08:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007f0a:	4613      	mov	r3, r2
 8007f0c:	009b      	lsls	r3, r3, #2
 8007f0e:	4413      	add	r3, r2
 8007f10:	009b      	lsls	r3, r3, #2
 8007f12:	4a13      	ldr	r2, [pc, #76]	; (8007f60 <xTaskRemoveFromEventList+0xb8>)
 8007f14:	441a      	add	r2, r3
 8007f16:	693b      	ldr	r3, [r7, #16]
 8007f18:	3304      	adds	r3, #4
 8007f1a:	4619      	mov	r1, r3
 8007f1c:	4610      	mov	r0, r2
 8007f1e:	f7fe fc3a 	bl	8006796 <vListInsertEnd>
 8007f22:	e005      	b.n	8007f30 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8007f24:	693b      	ldr	r3, [r7, #16]
 8007f26:	3318      	adds	r3, #24
 8007f28:	4619      	mov	r1, r3
 8007f2a:	480e      	ldr	r0, [pc, #56]	; (8007f64 <xTaskRemoveFromEventList+0xbc>)
 8007f2c:	f7fe fc33 	bl	8006796 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8007f30:	693b      	ldr	r3, [r7, #16]
 8007f32:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007f34:	4b0c      	ldr	r3, [pc, #48]	; (8007f68 <xTaskRemoveFromEventList+0xc0>)
 8007f36:	681b      	ldr	r3, [r3, #0]
 8007f38:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007f3a:	429a      	cmp	r2, r3
 8007f3c:	d905      	bls.n	8007f4a <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8007f3e:	2301      	movs	r3, #1
 8007f40:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8007f42:	4b0a      	ldr	r3, [pc, #40]	; (8007f6c <xTaskRemoveFromEventList+0xc4>)
 8007f44:	2201      	movs	r2, #1
 8007f46:	601a      	str	r2, [r3, #0]
 8007f48:	e001      	b.n	8007f4e <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8007f4a:	2300      	movs	r3, #0
 8007f4c:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8007f4e:	697b      	ldr	r3, [r7, #20]
}
 8007f50:	4618      	mov	r0, r3
 8007f52:	3718      	adds	r7, #24
 8007f54:	46bd      	mov	sp, r7
 8007f56:	bd80      	pop	{r7, pc}
 8007f58:	200005fc 	.word	0x200005fc
 8007f5c:	200005dc 	.word	0x200005dc
 8007f60:	200004d8 	.word	0x200004d8
 8007f64:	20000594 	.word	0x20000594
 8007f68:	200004d4 	.word	0x200004d4
 8007f6c:	200005e8 	.word	0x200005e8

08007f70 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8007f70:	b480      	push	{r7}
 8007f72:	b083      	sub	sp, #12
 8007f74:	af00      	add	r7, sp, #0
 8007f76:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8007f78:	4b06      	ldr	r3, [pc, #24]	; (8007f94 <vTaskInternalSetTimeOutState+0x24>)
 8007f7a:	681a      	ldr	r2, [r3, #0]
 8007f7c:	687b      	ldr	r3, [r7, #4]
 8007f7e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8007f80:	4b05      	ldr	r3, [pc, #20]	; (8007f98 <vTaskInternalSetTimeOutState+0x28>)
 8007f82:	681a      	ldr	r2, [r3, #0]
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	605a      	str	r2, [r3, #4]
}
 8007f88:	bf00      	nop
 8007f8a:	370c      	adds	r7, #12
 8007f8c:	46bd      	mov	sp, r7
 8007f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f92:	4770      	bx	lr
 8007f94:	200005ec 	.word	0x200005ec
 8007f98:	200005d8 	.word	0x200005d8

08007f9c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8007f9c:	b580      	push	{r7, lr}
 8007f9e:	b088      	sub	sp, #32
 8007fa0:	af00      	add	r7, sp, #0
 8007fa2:	6078      	str	r0, [r7, #4]
 8007fa4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8007fa6:	687b      	ldr	r3, [r7, #4]
 8007fa8:	2b00      	cmp	r3, #0
 8007faa:	d10c      	bne.n	8007fc6 <xTaskCheckForTimeOut+0x2a>
	__asm volatile
 8007fac:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007fb0:	b672      	cpsid	i
 8007fb2:	f383 8811 	msr	BASEPRI, r3
 8007fb6:	f3bf 8f6f 	isb	sy
 8007fba:	f3bf 8f4f 	dsb	sy
 8007fbe:	b662      	cpsie	i
 8007fc0:	613b      	str	r3, [r7, #16]
}
 8007fc2:	bf00      	nop
 8007fc4:	e7fe      	b.n	8007fc4 <xTaskCheckForTimeOut+0x28>
	configASSERT( pxTicksToWait );
 8007fc6:	683b      	ldr	r3, [r7, #0]
 8007fc8:	2b00      	cmp	r3, #0
 8007fca:	d10c      	bne.n	8007fe6 <xTaskCheckForTimeOut+0x4a>
	__asm volatile
 8007fcc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007fd0:	b672      	cpsid	i
 8007fd2:	f383 8811 	msr	BASEPRI, r3
 8007fd6:	f3bf 8f6f 	isb	sy
 8007fda:	f3bf 8f4f 	dsb	sy
 8007fde:	b662      	cpsie	i
 8007fe0:	60fb      	str	r3, [r7, #12]
}
 8007fe2:	bf00      	nop
 8007fe4:	e7fe      	b.n	8007fe4 <xTaskCheckForTimeOut+0x48>

	taskENTER_CRITICAL();
 8007fe6:	f000 fc71 	bl	80088cc <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8007fea:	4b1d      	ldr	r3, [pc, #116]	; (8008060 <xTaskCheckForTimeOut+0xc4>)
 8007fec:	681b      	ldr	r3, [r3, #0]
 8007fee:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	685b      	ldr	r3, [r3, #4]
 8007ff4:	69ba      	ldr	r2, [r7, #24]
 8007ff6:	1ad3      	subs	r3, r2, r3
 8007ff8:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8007ffa:	683b      	ldr	r3, [r7, #0]
 8007ffc:	681b      	ldr	r3, [r3, #0]
 8007ffe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008002:	d102      	bne.n	800800a <xTaskCheckForTimeOut+0x6e>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8008004:	2300      	movs	r3, #0
 8008006:	61fb      	str	r3, [r7, #28]
 8008008:	e023      	b.n	8008052 <xTaskCheckForTimeOut+0xb6>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	681a      	ldr	r2, [r3, #0]
 800800e:	4b15      	ldr	r3, [pc, #84]	; (8008064 <xTaskCheckForTimeOut+0xc8>)
 8008010:	681b      	ldr	r3, [r3, #0]
 8008012:	429a      	cmp	r2, r3
 8008014:	d007      	beq.n	8008026 <xTaskCheckForTimeOut+0x8a>
 8008016:	687b      	ldr	r3, [r7, #4]
 8008018:	685b      	ldr	r3, [r3, #4]
 800801a:	69ba      	ldr	r2, [r7, #24]
 800801c:	429a      	cmp	r2, r3
 800801e:	d302      	bcc.n	8008026 <xTaskCheckForTimeOut+0x8a>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8008020:	2301      	movs	r3, #1
 8008022:	61fb      	str	r3, [r7, #28]
 8008024:	e015      	b.n	8008052 <xTaskCheckForTimeOut+0xb6>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8008026:	683b      	ldr	r3, [r7, #0]
 8008028:	681b      	ldr	r3, [r3, #0]
 800802a:	697a      	ldr	r2, [r7, #20]
 800802c:	429a      	cmp	r2, r3
 800802e:	d20b      	bcs.n	8008048 <xTaskCheckForTimeOut+0xac>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8008030:	683b      	ldr	r3, [r7, #0]
 8008032:	681a      	ldr	r2, [r3, #0]
 8008034:	697b      	ldr	r3, [r7, #20]
 8008036:	1ad2      	subs	r2, r2, r3
 8008038:	683b      	ldr	r3, [r7, #0]
 800803a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800803c:	6878      	ldr	r0, [r7, #4]
 800803e:	f7ff ff97 	bl	8007f70 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8008042:	2300      	movs	r3, #0
 8008044:	61fb      	str	r3, [r7, #28]
 8008046:	e004      	b.n	8008052 <xTaskCheckForTimeOut+0xb6>
		}
		else
		{
			*pxTicksToWait = 0;
 8008048:	683b      	ldr	r3, [r7, #0]
 800804a:	2200      	movs	r2, #0
 800804c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800804e:	2301      	movs	r3, #1
 8008050:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8008052:	f000 fc6f 	bl	8008934 <vPortExitCritical>

	return xReturn;
 8008056:	69fb      	ldr	r3, [r7, #28]
}
 8008058:	4618      	mov	r0, r3
 800805a:	3720      	adds	r7, #32
 800805c:	46bd      	mov	sp, r7
 800805e:	bd80      	pop	{r7, pc}
 8008060:	200005d8 	.word	0x200005d8
 8008064:	200005ec 	.word	0x200005ec

08008068 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8008068:	b480      	push	{r7}
 800806a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800806c:	4b03      	ldr	r3, [pc, #12]	; (800807c <vTaskMissedYield+0x14>)
 800806e:	2201      	movs	r2, #1
 8008070:	601a      	str	r2, [r3, #0]
}
 8008072:	bf00      	nop
 8008074:	46bd      	mov	sp, r7
 8008076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800807a:	4770      	bx	lr
 800807c:	200005e8 	.word	0x200005e8

08008080 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8008080:	b580      	push	{r7, lr}
 8008082:	b082      	sub	sp, #8
 8008084:	af00      	add	r7, sp, #0
 8008086:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8008088:	f000 f852 	bl	8008130 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800808c:	4b06      	ldr	r3, [pc, #24]	; (80080a8 <prvIdleTask+0x28>)
 800808e:	681b      	ldr	r3, [r3, #0]
 8008090:	2b01      	cmp	r3, #1
 8008092:	d9f9      	bls.n	8008088 <prvIdleTask+0x8>
			{
				taskYIELD();
 8008094:	4b05      	ldr	r3, [pc, #20]	; (80080ac <prvIdleTask+0x2c>)
 8008096:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800809a:	601a      	str	r2, [r3, #0]
 800809c:	f3bf 8f4f 	dsb	sy
 80080a0:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80080a4:	e7f0      	b.n	8008088 <prvIdleTask+0x8>
 80080a6:	bf00      	nop
 80080a8:	200004d8 	.word	0x200004d8
 80080ac:	e000ed04 	.word	0xe000ed04

080080b0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80080b0:	b580      	push	{r7, lr}
 80080b2:	b082      	sub	sp, #8
 80080b4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80080b6:	2300      	movs	r3, #0
 80080b8:	607b      	str	r3, [r7, #4]
 80080ba:	e00c      	b.n	80080d6 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80080bc:	687a      	ldr	r2, [r7, #4]
 80080be:	4613      	mov	r3, r2
 80080c0:	009b      	lsls	r3, r3, #2
 80080c2:	4413      	add	r3, r2
 80080c4:	009b      	lsls	r3, r3, #2
 80080c6:	4a12      	ldr	r2, [pc, #72]	; (8008110 <prvInitialiseTaskLists+0x60>)
 80080c8:	4413      	add	r3, r2
 80080ca:	4618      	mov	r0, r3
 80080cc:	f7fe fb36 	bl	800673c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	3301      	adds	r3, #1
 80080d4:	607b      	str	r3, [r7, #4]
 80080d6:	687b      	ldr	r3, [r7, #4]
 80080d8:	2b06      	cmp	r3, #6
 80080da:	d9ef      	bls.n	80080bc <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80080dc:	480d      	ldr	r0, [pc, #52]	; (8008114 <prvInitialiseTaskLists+0x64>)
 80080de:	f7fe fb2d 	bl	800673c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80080e2:	480d      	ldr	r0, [pc, #52]	; (8008118 <prvInitialiseTaskLists+0x68>)
 80080e4:	f7fe fb2a 	bl	800673c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80080e8:	480c      	ldr	r0, [pc, #48]	; (800811c <prvInitialiseTaskLists+0x6c>)
 80080ea:	f7fe fb27 	bl	800673c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80080ee:	480c      	ldr	r0, [pc, #48]	; (8008120 <prvInitialiseTaskLists+0x70>)
 80080f0:	f7fe fb24 	bl	800673c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80080f4:	480b      	ldr	r0, [pc, #44]	; (8008124 <prvInitialiseTaskLists+0x74>)
 80080f6:	f7fe fb21 	bl	800673c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80080fa:	4b0b      	ldr	r3, [pc, #44]	; (8008128 <prvInitialiseTaskLists+0x78>)
 80080fc:	4a05      	ldr	r2, [pc, #20]	; (8008114 <prvInitialiseTaskLists+0x64>)
 80080fe:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8008100:	4b0a      	ldr	r3, [pc, #40]	; (800812c <prvInitialiseTaskLists+0x7c>)
 8008102:	4a05      	ldr	r2, [pc, #20]	; (8008118 <prvInitialiseTaskLists+0x68>)
 8008104:	601a      	str	r2, [r3, #0]
}
 8008106:	bf00      	nop
 8008108:	3708      	adds	r7, #8
 800810a:	46bd      	mov	sp, r7
 800810c:	bd80      	pop	{r7, pc}
 800810e:	bf00      	nop
 8008110:	200004d8 	.word	0x200004d8
 8008114:	20000564 	.word	0x20000564
 8008118:	20000578 	.word	0x20000578
 800811c:	20000594 	.word	0x20000594
 8008120:	200005a8 	.word	0x200005a8
 8008124:	200005c0 	.word	0x200005c0
 8008128:	2000058c 	.word	0x2000058c
 800812c:	20000590 	.word	0x20000590

08008130 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8008130:	b580      	push	{r7, lr}
 8008132:	b082      	sub	sp, #8
 8008134:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008136:	e019      	b.n	800816c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8008138:	f000 fbc8 	bl	80088cc <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800813c:	4b10      	ldr	r3, [pc, #64]	; (8008180 <prvCheckTasksWaitingTermination+0x50>)
 800813e:	68db      	ldr	r3, [r3, #12]
 8008140:	68db      	ldr	r3, [r3, #12]
 8008142:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008144:	687b      	ldr	r3, [r7, #4]
 8008146:	3304      	adds	r3, #4
 8008148:	4618      	mov	r0, r3
 800814a:	f7fe fb81 	bl	8006850 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800814e:	4b0d      	ldr	r3, [pc, #52]	; (8008184 <prvCheckTasksWaitingTermination+0x54>)
 8008150:	681b      	ldr	r3, [r3, #0]
 8008152:	3b01      	subs	r3, #1
 8008154:	4a0b      	ldr	r2, [pc, #44]	; (8008184 <prvCheckTasksWaitingTermination+0x54>)
 8008156:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8008158:	4b0b      	ldr	r3, [pc, #44]	; (8008188 <prvCheckTasksWaitingTermination+0x58>)
 800815a:	681b      	ldr	r3, [r3, #0]
 800815c:	3b01      	subs	r3, #1
 800815e:	4a0a      	ldr	r2, [pc, #40]	; (8008188 <prvCheckTasksWaitingTermination+0x58>)
 8008160:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8008162:	f000 fbe7 	bl	8008934 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8008166:	6878      	ldr	r0, [r7, #4]
 8008168:	f000 f810 	bl	800818c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800816c:	4b06      	ldr	r3, [pc, #24]	; (8008188 <prvCheckTasksWaitingTermination+0x58>)
 800816e:	681b      	ldr	r3, [r3, #0]
 8008170:	2b00      	cmp	r3, #0
 8008172:	d1e1      	bne.n	8008138 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8008174:	bf00      	nop
 8008176:	bf00      	nop
 8008178:	3708      	adds	r7, #8
 800817a:	46bd      	mov	sp, r7
 800817c:	bd80      	pop	{r7, pc}
 800817e:	bf00      	nop
 8008180:	200005a8 	.word	0x200005a8
 8008184:	200005d4 	.word	0x200005d4
 8008188:	200005bc 	.word	0x200005bc

0800818c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800818c:	b580      	push	{r7, lr}
 800818e:	b084      	sub	sp, #16
 8008190:	af00      	add	r7, sp, #0
 8008192:	6078      	str	r0, [r7, #4]

		/* Free up the memory allocated by the scheduler for the task.  It is up
		to the task to free any memory allocated at the application level. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	3358      	adds	r3, #88	; 0x58
 8008198:	4618      	mov	r0, r3
 800819a:	f001 fd87 	bl	8009cac <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	f893 30bd 	ldrb.w	r3, [r3, #189]	; 0xbd
 80081a4:	2b00      	cmp	r3, #0
 80081a6:	d108      	bne.n	80081ba <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80081ac:	4618      	mov	r0, r3
 80081ae:	f000 fd83 	bl	8008cb8 <vPortFree>
				vPortFree( pxTCB );
 80081b2:	6878      	ldr	r0, [r7, #4]
 80081b4:	f000 fd80 	bl	8008cb8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80081b8:	e01a      	b.n	80081f0 <prvDeleteTCB+0x64>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	f893 30bd 	ldrb.w	r3, [r3, #189]	; 0xbd
 80081c0:	2b01      	cmp	r3, #1
 80081c2:	d103      	bne.n	80081cc <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 80081c4:	6878      	ldr	r0, [r7, #4]
 80081c6:	f000 fd77 	bl	8008cb8 <vPortFree>
	}
 80081ca:	e011      	b.n	80081f0 <prvDeleteTCB+0x64>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	f893 30bd 	ldrb.w	r3, [r3, #189]	; 0xbd
 80081d2:	2b02      	cmp	r3, #2
 80081d4:	d00c      	beq.n	80081f0 <prvDeleteTCB+0x64>
	__asm volatile
 80081d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80081da:	b672      	cpsid	i
 80081dc:	f383 8811 	msr	BASEPRI, r3
 80081e0:	f3bf 8f6f 	isb	sy
 80081e4:	f3bf 8f4f 	dsb	sy
 80081e8:	b662      	cpsie	i
 80081ea:	60fb      	str	r3, [r7, #12]
}
 80081ec:	bf00      	nop
 80081ee:	e7fe      	b.n	80081ee <prvDeleteTCB+0x62>
	}
 80081f0:	bf00      	nop
 80081f2:	3710      	adds	r7, #16
 80081f4:	46bd      	mov	sp, r7
 80081f6:	bd80      	pop	{r7, pc}

080081f8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80081f8:	b480      	push	{r7}
 80081fa:	b083      	sub	sp, #12
 80081fc:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80081fe:	4b0c      	ldr	r3, [pc, #48]	; (8008230 <prvResetNextTaskUnblockTime+0x38>)
 8008200:	681b      	ldr	r3, [r3, #0]
 8008202:	681b      	ldr	r3, [r3, #0]
 8008204:	2b00      	cmp	r3, #0
 8008206:	d104      	bne.n	8008212 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8008208:	4b0a      	ldr	r3, [pc, #40]	; (8008234 <prvResetNextTaskUnblockTime+0x3c>)
 800820a:	f04f 32ff 	mov.w	r2, #4294967295
 800820e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8008210:	e008      	b.n	8008224 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008212:	4b07      	ldr	r3, [pc, #28]	; (8008230 <prvResetNextTaskUnblockTime+0x38>)
 8008214:	681b      	ldr	r3, [r3, #0]
 8008216:	68db      	ldr	r3, [r3, #12]
 8008218:	68db      	ldr	r3, [r3, #12]
 800821a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	685b      	ldr	r3, [r3, #4]
 8008220:	4a04      	ldr	r2, [pc, #16]	; (8008234 <prvResetNextTaskUnblockTime+0x3c>)
 8008222:	6013      	str	r3, [r2, #0]
}
 8008224:	bf00      	nop
 8008226:	370c      	adds	r7, #12
 8008228:	46bd      	mov	sp, r7
 800822a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800822e:	4770      	bx	lr
 8008230:	2000058c 	.word	0x2000058c
 8008234:	200005f4 	.word	0x200005f4

08008238 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8008238:	b480      	push	{r7}
 800823a:	b083      	sub	sp, #12
 800823c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800823e:	4b0b      	ldr	r3, [pc, #44]	; (800826c <xTaskGetSchedulerState+0x34>)
 8008240:	681b      	ldr	r3, [r3, #0]
 8008242:	2b00      	cmp	r3, #0
 8008244:	d102      	bne.n	800824c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8008246:	2301      	movs	r3, #1
 8008248:	607b      	str	r3, [r7, #4]
 800824a:	e008      	b.n	800825e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800824c:	4b08      	ldr	r3, [pc, #32]	; (8008270 <xTaskGetSchedulerState+0x38>)
 800824e:	681b      	ldr	r3, [r3, #0]
 8008250:	2b00      	cmp	r3, #0
 8008252:	d102      	bne.n	800825a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8008254:	2302      	movs	r3, #2
 8008256:	607b      	str	r3, [r7, #4]
 8008258:	e001      	b.n	800825e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800825a:	2300      	movs	r3, #0
 800825c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800825e:	687b      	ldr	r3, [r7, #4]
	}
 8008260:	4618      	mov	r0, r3
 8008262:	370c      	adds	r7, #12
 8008264:	46bd      	mov	sp, r7
 8008266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800826a:	4770      	bx	lr
 800826c:	200005e0 	.word	0x200005e0
 8008270:	200005fc 	.word	0x200005fc

08008274 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8008274:	b580      	push	{r7, lr}
 8008276:	b084      	sub	sp, #16
 8008278:	af00      	add	r7, sp, #0
 800827a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8008280:	2300      	movs	r3, #0
 8008282:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8008284:	687b      	ldr	r3, [r7, #4]
 8008286:	2b00      	cmp	r3, #0
 8008288:	d069      	beq.n	800835e <xTaskPriorityInherit+0xea>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800828a:	68bb      	ldr	r3, [r7, #8]
 800828c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800828e:	4b36      	ldr	r3, [pc, #216]	; (8008368 <xTaskPriorityInherit+0xf4>)
 8008290:	681b      	ldr	r3, [r3, #0]
 8008292:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008294:	429a      	cmp	r2, r3
 8008296:	d259      	bcs.n	800834c <xTaskPriorityInherit+0xd8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8008298:	68bb      	ldr	r3, [r7, #8]
 800829a:	699b      	ldr	r3, [r3, #24]
 800829c:	2b00      	cmp	r3, #0
 800829e:	db06      	blt.n	80082ae <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80082a0:	4b31      	ldr	r3, [pc, #196]	; (8008368 <xTaskPriorityInherit+0xf4>)
 80082a2:	681b      	ldr	r3, [r3, #0]
 80082a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80082a6:	f1c3 0207 	rsb	r2, r3, #7
 80082aa:	68bb      	ldr	r3, [r7, #8]
 80082ac:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 80082ae:	68bb      	ldr	r3, [r7, #8]
 80082b0:	6959      	ldr	r1, [r3, #20]
 80082b2:	68bb      	ldr	r3, [r7, #8]
 80082b4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80082b6:	4613      	mov	r3, r2
 80082b8:	009b      	lsls	r3, r3, #2
 80082ba:	4413      	add	r3, r2
 80082bc:	009b      	lsls	r3, r3, #2
 80082be:	4a2b      	ldr	r2, [pc, #172]	; (800836c <xTaskPriorityInherit+0xf8>)
 80082c0:	4413      	add	r3, r2
 80082c2:	4299      	cmp	r1, r3
 80082c4:	d13a      	bne.n	800833c <xTaskPriorityInherit+0xc8>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80082c6:	68bb      	ldr	r3, [r7, #8]
 80082c8:	3304      	adds	r3, #4
 80082ca:	4618      	mov	r0, r3
 80082cc:	f7fe fac0 	bl	8006850 <uxListRemove>
 80082d0:	4603      	mov	r3, r0
 80082d2:	2b00      	cmp	r3, #0
 80082d4:	d115      	bne.n	8008302 <xTaskPriorityInherit+0x8e>
					{
						taskRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority );
 80082d6:	68bb      	ldr	r3, [r7, #8]
 80082d8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80082da:	4924      	ldr	r1, [pc, #144]	; (800836c <xTaskPriorityInherit+0xf8>)
 80082dc:	4613      	mov	r3, r2
 80082de:	009b      	lsls	r3, r3, #2
 80082e0:	4413      	add	r3, r2
 80082e2:	009b      	lsls	r3, r3, #2
 80082e4:	440b      	add	r3, r1
 80082e6:	681b      	ldr	r3, [r3, #0]
 80082e8:	2b00      	cmp	r3, #0
 80082ea:	d10a      	bne.n	8008302 <xTaskPriorityInherit+0x8e>
 80082ec:	68bb      	ldr	r3, [r7, #8]
 80082ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80082f0:	2201      	movs	r2, #1
 80082f2:	fa02 f303 	lsl.w	r3, r2, r3
 80082f6:	43da      	mvns	r2, r3
 80082f8:	4b1d      	ldr	r3, [pc, #116]	; (8008370 <xTaskPriorityInherit+0xfc>)
 80082fa:	681b      	ldr	r3, [r3, #0]
 80082fc:	4013      	ands	r3, r2
 80082fe:	4a1c      	ldr	r2, [pc, #112]	; (8008370 <xTaskPriorityInherit+0xfc>)
 8008300:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8008302:	4b19      	ldr	r3, [pc, #100]	; (8008368 <xTaskPriorityInherit+0xf4>)
 8008304:	681b      	ldr	r3, [r3, #0]
 8008306:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008308:	68bb      	ldr	r3, [r7, #8]
 800830a:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800830c:	68bb      	ldr	r3, [r7, #8]
 800830e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008310:	2201      	movs	r2, #1
 8008312:	409a      	lsls	r2, r3
 8008314:	4b16      	ldr	r3, [pc, #88]	; (8008370 <xTaskPriorityInherit+0xfc>)
 8008316:	681b      	ldr	r3, [r3, #0]
 8008318:	4313      	orrs	r3, r2
 800831a:	4a15      	ldr	r2, [pc, #84]	; (8008370 <xTaskPriorityInherit+0xfc>)
 800831c:	6013      	str	r3, [r2, #0]
 800831e:	68bb      	ldr	r3, [r7, #8]
 8008320:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008322:	4613      	mov	r3, r2
 8008324:	009b      	lsls	r3, r3, #2
 8008326:	4413      	add	r3, r2
 8008328:	009b      	lsls	r3, r3, #2
 800832a:	4a10      	ldr	r2, [pc, #64]	; (800836c <xTaskPriorityInherit+0xf8>)
 800832c:	441a      	add	r2, r3
 800832e:	68bb      	ldr	r3, [r7, #8]
 8008330:	3304      	adds	r3, #4
 8008332:	4619      	mov	r1, r3
 8008334:	4610      	mov	r0, r2
 8008336:	f7fe fa2e 	bl	8006796 <vListInsertEnd>
 800833a:	e004      	b.n	8008346 <xTaskPriorityInherit+0xd2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800833c:	4b0a      	ldr	r3, [pc, #40]	; (8008368 <xTaskPriorityInherit+0xf4>)
 800833e:	681b      	ldr	r3, [r3, #0]
 8008340:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008342:	68bb      	ldr	r3, [r7, #8]
 8008344:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8008346:	2301      	movs	r3, #1
 8008348:	60fb      	str	r3, [r7, #12]
 800834a:	e008      	b.n	800835e <xTaskPriorityInherit+0xea>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800834c:	68bb      	ldr	r3, [r7, #8]
 800834e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8008350:	4b05      	ldr	r3, [pc, #20]	; (8008368 <xTaskPriorityInherit+0xf4>)
 8008352:	681b      	ldr	r3, [r3, #0]
 8008354:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008356:	429a      	cmp	r2, r3
 8008358:	d201      	bcs.n	800835e <xTaskPriorityInherit+0xea>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800835a:	2301      	movs	r3, #1
 800835c:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800835e:	68fb      	ldr	r3, [r7, #12]
	}
 8008360:	4618      	mov	r0, r3
 8008362:	3710      	adds	r7, #16
 8008364:	46bd      	mov	sp, r7
 8008366:	bd80      	pop	{r7, pc}
 8008368:	200004d4 	.word	0x200004d4
 800836c:	200004d8 	.word	0x200004d8
 8008370:	200005dc 	.word	0x200005dc

08008374 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8008374:	b580      	push	{r7, lr}
 8008376:	b086      	sub	sp, #24
 8008378:	af00      	add	r7, sp, #0
 800837a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800837c:	687b      	ldr	r3, [r7, #4]
 800837e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8008380:	2300      	movs	r3, #0
 8008382:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	2b00      	cmp	r3, #0
 8008388:	d072      	beq.n	8008470 <xTaskPriorityDisinherit+0xfc>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800838a:	4b3c      	ldr	r3, [pc, #240]	; (800847c <xTaskPriorityDisinherit+0x108>)
 800838c:	681b      	ldr	r3, [r3, #0]
 800838e:	693a      	ldr	r2, [r7, #16]
 8008390:	429a      	cmp	r2, r3
 8008392:	d00c      	beq.n	80083ae <xTaskPriorityDisinherit+0x3a>
	__asm volatile
 8008394:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008398:	b672      	cpsid	i
 800839a:	f383 8811 	msr	BASEPRI, r3
 800839e:	f3bf 8f6f 	isb	sy
 80083a2:	f3bf 8f4f 	dsb	sy
 80083a6:	b662      	cpsie	i
 80083a8:	60fb      	str	r3, [r7, #12]
}
 80083aa:	bf00      	nop
 80083ac:	e7fe      	b.n	80083ac <xTaskPriorityDisinherit+0x38>
			configASSERT( pxTCB->uxMutexesHeld );
 80083ae:	693b      	ldr	r3, [r7, #16]
 80083b0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80083b2:	2b00      	cmp	r3, #0
 80083b4:	d10c      	bne.n	80083d0 <xTaskPriorityDisinherit+0x5c>
	__asm volatile
 80083b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80083ba:	b672      	cpsid	i
 80083bc:	f383 8811 	msr	BASEPRI, r3
 80083c0:	f3bf 8f6f 	isb	sy
 80083c4:	f3bf 8f4f 	dsb	sy
 80083c8:	b662      	cpsie	i
 80083ca:	60bb      	str	r3, [r7, #8]
}
 80083cc:	bf00      	nop
 80083ce:	e7fe      	b.n	80083ce <xTaskPriorityDisinherit+0x5a>
			( pxTCB->uxMutexesHeld )--;
 80083d0:	693b      	ldr	r3, [r7, #16]
 80083d2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80083d4:	1e5a      	subs	r2, r3, #1
 80083d6:	693b      	ldr	r3, [r7, #16]
 80083d8:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80083da:	693b      	ldr	r3, [r7, #16]
 80083dc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80083de:	693b      	ldr	r3, [r7, #16]
 80083e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80083e2:	429a      	cmp	r2, r3
 80083e4:	d044      	beq.n	8008470 <xTaskPriorityDisinherit+0xfc>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80083e6:	693b      	ldr	r3, [r7, #16]
 80083e8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80083ea:	2b00      	cmp	r3, #0
 80083ec:	d140      	bne.n	8008470 <xTaskPriorityDisinherit+0xfc>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80083ee:	693b      	ldr	r3, [r7, #16]
 80083f0:	3304      	adds	r3, #4
 80083f2:	4618      	mov	r0, r3
 80083f4:	f7fe fa2c 	bl	8006850 <uxListRemove>
 80083f8:	4603      	mov	r3, r0
 80083fa:	2b00      	cmp	r3, #0
 80083fc:	d115      	bne.n	800842a <xTaskPriorityDisinherit+0xb6>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 80083fe:	693b      	ldr	r3, [r7, #16]
 8008400:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008402:	491f      	ldr	r1, [pc, #124]	; (8008480 <xTaskPriorityDisinherit+0x10c>)
 8008404:	4613      	mov	r3, r2
 8008406:	009b      	lsls	r3, r3, #2
 8008408:	4413      	add	r3, r2
 800840a:	009b      	lsls	r3, r3, #2
 800840c:	440b      	add	r3, r1
 800840e:	681b      	ldr	r3, [r3, #0]
 8008410:	2b00      	cmp	r3, #0
 8008412:	d10a      	bne.n	800842a <xTaskPriorityDisinherit+0xb6>
 8008414:	693b      	ldr	r3, [r7, #16]
 8008416:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008418:	2201      	movs	r2, #1
 800841a:	fa02 f303 	lsl.w	r3, r2, r3
 800841e:	43da      	mvns	r2, r3
 8008420:	4b18      	ldr	r3, [pc, #96]	; (8008484 <xTaskPriorityDisinherit+0x110>)
 8008422:	681b      	ldr	r3, [r3, #0]
 8008424:	4013      	ands	r3, r2
 8008426:	4a17      	ldr	r2, [pc, #92]	; (8008484 <xTaskPriorityDisinherit+0x110>)
 8008428:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800842a:	693b      	ldr	r3, [r7, #16]
 800842c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800842e:	693b      	ldr	r3, [r7, #16]
 8008430:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008432:	693b      	ldr	r3, [r7, #16]
 8008434:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008436:	f1c3 0207 	rsb	r2, r3, #7
 800843a:	693b      	ldr	r3, [r7, #16]
 800843c:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800843e:	693b      	ldr	r3, [r7, #16]
 8008440:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008442:	2201      	movs	r2, #1
 8008444:	409a      	lsls	r2, r3
 8008446:	4b0f      	ldr	r3, [pc, #60]	; (8008484 <xTaskPriorityDisinherit+0x110>)
 8008448:	681b      	ldr	r3, [r3, #0]
 800844a:	4313      	orrs	r3, r2
 800844c:	4a0d      	ldr	r2, [pc, #52]	; (8008484 <xTaskPriorityDisinherit+0x110>)
 800844e:	6013      	str	r3, [r2, #0]
 8008450:	693b      	ldr	r3, [r7, #16]
 8008452:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008454:	4613      	mov	r3, r2
 8008456:	009b      	lsls	r3, r3, #2
 8008458:	4413      	add	r3, r2
 800845a:	009b      	lsls	r3, r3, #2
 800845c:	4a08      	ldr	r2, [pc, #32]	; (8008480 <xTaskPriorityDisinherit+0x10c>)
 800845e:	441a      	add	r2, r3
 8008460:	693b      	ldr	r3, [r7, #16]
 8008462:	3304      	adds	r3, #4
 8008464:	4619      	mov	r1, r3
 8008466:	4610      	mov	r0, r2
 8008468:	f7fe f995 	bl	8006796 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800846c:	2301      	movs	r3, #1
 800846e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8008470:	697b      	ldr	r3, [r7, #20]
	}
 8008472:	4618      	mov	r0, r3
 8008474:	3718      	adds	r7, #24
 8008476:	46bd      	mov	sp, r7
 8008478:	bd80      	pop	{r7, pc}
 800847a:	bf00      	nop
 800847c:	200004d4 	.word	0x200004d4
 8008480:	200004d8 	.word	0x200004d8
 8008484:	200005dc 	.word	0x200005dc

08008488 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8008488:	b580      	push	{r7, lr}
 800848a:	b088      	sub	sp, #32
 800848c:	af00      	add	r7, sp, #0
 800848e:	6078      	str	r0, [r7, #4]
 8008490:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8008496:	2301      	movs	r3, #1
 8008498:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800849a:	687b      	ldr	r3, [r7, #4]
 800849c:	2b00      	cmp	r3, #0
 800849e:	f000 8087 	beq.w	80085b0 <vTaskPriorityDisinheritAfterTimeout+0x128>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 80084a2:	69bb      	ldr	r3, [r7, #24]
 80084a4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80084a6:	2b00      	cmp	r3, #0
 80084a8:	d10c      	bne.n	80084c4 <vTaskPriorityDisinheritAfterTimeout+0x3c>
	__asm volatile
 80084aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80084ae:	b672      	cpsid	i
 80084b0:	f383 8811 	msr	BASEPRI, r3
 80084b4:	f3bf 8f6f 	isb	sy
 80084b8:	f3bf 8f4f 	dsb	sy
 80084bc:	b662      	cpsie	i
 80084be:	60fb      	str	r3, [r7, #12]
}
 80084c0:	bf00      	nop
 80084c2:	e7fe      	b.n	80084c2 <vTaskPriorityDisinheritAfterTimeout+0x3a>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 80084c4:	69bb      	ldr	r3, [r7, #24]
 80084c6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80084c8:	683a      	ldr	r2, [r7, #0]
 80084ca:	429a      	cmp	r2, r3
 80084cc:	d902      	bls.n	80084d4 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 80084ce:	683b      	ldr	r3, [r7, #0]
 80084d0:	61fb      	str	r3, [r7, #28]
 80084d2:	e002      	b.n	80084da <vTaskPriorityDisinheritAfterTimeout+0x52>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 80084d4:	69bb      	ldr	r3, [r7, #24]
 80084d6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80084d8:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 80084da:	69bb      	ldr	r3, [r7, #24]
 80084dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80084de:	69fa      	ldr	r2, [r7, #28]
 80084e0:	429a      	cmp	r2, r3
 80084e2:	d065      	beq.n	80085b0 <vTaskPriorityDisinheritAfterTimeout+0x128>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 80084e4:	69bb      	ldr	r3, [r7, #24]
 80084e6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80084e8:	697a      	ldr	r2, [r7, #20]
 80084ea:	429a      	cmp	r2, r3
 80084ec:	d160      	bne.n	80085b0 <vTaskPriorityDisinheritAfterTimeout+0x128>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 80084ee:	4b32      	ldr	r3, [pc, #200]	; (80085b8 <vTaskPriorityDisinheritAfterTimeout+0x130>)
 80084f0:	681b      	ldr	r3, [r3, #0]
 80084f2:	69ba      	ldr	r2, [r7, #24]
 80084f4:	429a      	cmp	r2, r3
 80084f6:	d10c      	bne.n	8008512 <vTaskPriorityDisinheritAfterTimeout+0x8a>
	__asm volatile
 80084f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80084fc:	b672      	cpsid	i
 80084fe:	f383 8811 	msr	BASEPRI, r3
 8008502:	f3bf 8f6f 	isb	sy
 8008506:	f3bf 8f4f 	dsb	sy
 800850a:	b662      	cpsie	i
 800850c:	60bb      	str	r3, [r7, #8]
}
 800850e:	bf00      	nop
 8008510:	e7fe      	b.n	8008510 <vTaskPriorityDisinheritAfterTimeout+0x88>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8008512:	69bb      	ldr	r3, [r7, #24]
 8008514:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008516:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8008518:	69bb      	ldr	r3, [r7, #24]
 800851a:	69fa      	ldr	r2, [r7, #28]
 800851c:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800851e:	69bb      	ldr	r3, [r7, #24]
 8008520:	699b      	ldr	r3, [r3, #24]
 8008522:	2b00      	cmp	r3, #0
 8008524:	db04      	blt.n	8008530 <vTaskPriorityDisinheritAfterTimeout+0xa8>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008526:	69fb      	ldr	r3, [r7, #28]
 8008528:	f1c3 0207 	rsb	r2, r3, #7
 800852c:	69bb      	ldr	r3, [r7, #24]
 800852e:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8008530:	69bb      	ldr	r3, [r7, #24]
 8008532:	6959      	ldr	r1, [r3, #20]
 8008534:	693a      	ldr	r2, [r7, #16]
 8008536:	4613      	mov	r3, r2
 8008538:	009b      	lsls	r3, r3, #2
 800853a:	4413      	add	r3, r2
 800853c:	009b      	lsls	r3, r3, #2
 800853e:	4a1f      	ldr	r2, [pc, #124]	; (80085bc <vTaskPriorityDisinheritAfterTimeout+0x134>)
 8008540:	4413      	add	r3, r2
 8008542:	4299      	cmp	r1, r3
 8008544:	d134      	bne.n	80085b0 <vTaskPriorityDisinheritAfterTimeout+0x128>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008546:	69bb      	ldr	r3, [r7, #24]
 8008548:	3304      	adds	r3, #4
 800854a:	4618      	mov	r0, r3
 800854c:	f7fe f980 	bl	8006850 <uxListRemove>
 8008550:	4603      	mov	r3, r0
 8008552:	2b00      	cmp	r3, #0
 8008554:	d115      	bne.n	8008582 <vTaskPriorityDisinheritAfterTimeout+0xfa>
						{
							taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8008556:	69bb      	ldr	r3, [r7, #24]
 8008558:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800855a:	4918      	ldr	r1, [pc, #96]	; (80085bc <vTaskPriorityDisinheritAfterTimeout+0x134>)
 800855c:	4613      	mov	r3, r2
 800855e:	009b      	lsls	r3, r3, #2
 8008560:	4413      	add	r3, r2
 8008562:	009b      	lsls	r3, r3, #2
 8008564:	440b      	add	r3, r1
 8008566:	681b      	ldr	r3, [r3, #0]
 8008568:	2b00      	cmp	r3, #0
 800856a:	d10a      	bne.n	8008582 <vTaskPriorityDisinheritAfterTimeout+0xfa>
 800856c:	69bb      	ldr	r3, [r7, #24]
 800856e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008570:	2201      	movs	r2, #1
 8008572:	fa02 f303 	lsl.w	r3, r2, r3
 8008576:	43da      	mvns	r2, r3
 8008578:	4b11      	ldr	r3, [pc, #68]	; (80085c0 <vTaskPriorityDisinheritAfterTimeout+0x138>)
 800857a:	681b      	ldr	r3, [r3, #0]
 800857c:	4013      	ands	r3, r2
 800857e:	4a10      	ldr	r2, [pc, #64]	; (80085c0 <vTaskPriorityDisinheritAfterTimeout+0x138>)
 8008580:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8008582:	69bb      	ldr	r3, [r7, #24]
 8008584:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008586:	2201      	movs	r2, #1
 8008588:	409a      	lsls	r2, r3
 800858a:	4b0d      	ldr	r3, [pc, #52]	; (80085c0 <vTaskPriorityDisinheritAfterTimeout+0x138>)
 800858c:	681b      	ldr	r3, [r3, #0]
 800858e:	4313      	orrs	r3, r2
 8008590:	4a0b      	ldr	r2, [pc, #44]	; (80085c0 <vTaskPriorityDisinheritAfterTimeout+0x138>)
 8008592:	6013      	str	r3, [r2, #0]
 8008594:	69bb      	ldr	r3, [r7, #24]
 8008596:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008598:	4613      	mov	r3, r2
 800859a:	009b      	lsls	r3, r3, #2
 800859c:	4413      	add	r3, r2
 800859e:	009b      	lsls	r3, r3, #2
 80085a0:	4a06      	ldr	r2, [pc, #24]	; (80085bc <vTaskPriorityDisinheritAfterTimeout+0x134>)
 80085a2:	441a      	add	r2, r3
 80085a4:	69bb      	ldr	r3, [r7, #24]
 80085a6:	3304      	adds	r3, #4
 80085a8:	4619      	mov	r1, r3
 80085aa:	4610      	mov	r0, r2
 80085ac:	f7fe f8f3 	bl	8006796 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80085b0:	bf00      	nop
 80085b2:	3720      	adds	r7, #32
 80085b4:	46bd      	mov	sp, r7
 80085b6:	bd80      	pop	{r7, pc}
 80085b8:	200004d4 	.word	0x200004d4
 80085bc:	200004d8 	.word	0x200004d8
 80085c0:	200005dc 	.word	0x200005dc

080085c4 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 80085c4:	b480      	push	{r7}
 80085c6:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 80085c8:	4b07      	ldr	r3, [pc, #28]	; (80085e8 <pvTaskIncrementMutexHeldCount+0x24>)
 80085ca:	681b      	ldr	r3, [r3, #0]
 80085cc:	2b00      	cmp	r3, #0
 80085ce:	d004      	beq.n	80085da <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 80085d0:	4b05      	ldr	r3, [pc, #20]	; (80085e8 <pvTaskIncrementMutexHeldCount+0x24>)
 80085d2:	681b      	ldr	r3, [r3, #0]
 80085d4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80085d6:	3201      	adds	r2, #1
 80085d8:	651a      	str	r2, [r3, #80]	; 0x50
		}

		return pxCurrentTCB;
 80085da:	4b03      	ldr	r3, [pc, #12]	; (80085e8 <pvTaskIncrementMutexHeldCount+0x24>)
 80085dc:	681b      	ldr	r3, [r3, #0]
	}
 80085de:	4618      	mov	r0, r3
 80085e0:	46bd      	mov	sp, r7
 80085e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085e6:	4770      	bx	lr
 80085e8:	200004d4 	.word	0x200004d4

080085ec <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80085ec:	b580      	push	{r7, lr}
 80085ee:	b084      	sub	sp, #16
 80085f0:	af00      	add	r7, sp, #0
 80085f2:	6078      	str	r0, [r7, #4]
 80085f4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80085f6:	4b29      	ldr	r3, [pc, #164]	; (800869c <prvAddCurrentTaskToDelayedList+0xb0>)
 80085f8:	681b      	ldr	r3, [r3, #0]
 80085fa:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80085fc:	4b28      	ldr	r3, [pc, #160]	; (80086a0 <prvAddCurrentTaskToDelayedList+0xb4>)
 80085fe:	681b      	ldr	r3, [r3, #0]
 8008600:	3304      	adds	r3, #4
 8008602:	4618      	mov	r0, r3
 8008604:	f7fe f924 	bl	8006850 <uxListRemove>
 8008608:	4603      	mov	r3, r0
 800860a:	2b00      	cmp	r3, #0
 800860c:	d10b      	bne.n	8008626 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800860e:	4b24      	ldr	r3, [pc, #144]	; (80086a0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8008610:	681b      	ldr	r3, [r3, #0]
 8008612:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008614:	2201      	movs	r2, #1
 8008616:	fa02 f303 	lsl.w	r3, r2, r3
 800861a:	43da      	mvns	r2, r3
 800861c:	4b21      	ldr	r3, [pc, #132]	; (80086a4 <prvAddCurrentTaskToDelayedList+0xb8>)
 800861e:	681b      	ldr	r3, [r3, #0]
 8008620:	4013      	ands	r3, r2
 8008622:	4a20      	ldr	r2, [pc, #128]	; (80086a4 <prvAddCurrentTaskToDelayedList+0xb8>)
 8008624:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8008626:	687b      	ldr	r3, [r7, #4]
 8008628:	f1b3 3fff 	cmp.w	r3, #4294967295
 800862c:	d10a      	bne.n	8008644 <prvAddCurrentTaskToDelayedList+0x58>
 800862e:	683b      	ldr	r3, [r7, #0]
 8008630:	2b00      	cmp	r3, #0
 8008632:	d007      	beq.n	8008644 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008634:	4b1a      	ldr	r3, [pc, #104]	; (80086a0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8008636:	681b      	ldr	r3, [r3, #0]
 8008638:	3304      	adds	r3, #4
 800863a:	4619      	mov	r1, r3
 800863c:	481a      	ldr	r0, [pc, #104]	; (80086a8 <prvAddCurrentTaskToDelayedList+0xbc>)
 800863e:	f7fe f8aa 	bl	8006796 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8008642:	e026      	b.n	8008692 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8008644:	68fa      	ldr	r2, [r7, #12]
 8008646:	687b      	ldr	r3, [r7, #4]
 8008648:	4413      	add	r3, r2
 800864a:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800864c:	4b14      	ldr	r3, [pc, #80]	; (80086a0 <prvAddCurrentTaskToDelayedList+0xb4>)
 800864e:	681b      	ldr	r3, [r3, #0]
 8008650:	68ba      	ldr	r2, [r7, #8]
 8008652:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8008654:	68ba      	ldr	r2, [r7, #8]
 8008656:	68fb      	ldr	r3, [r7, #12]
 8008658:	429a      	cmp	r2, r3
 800865a:	d209      	bcs.n	8008670 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800865c:	4b13      	ldr	r3, [pc, #76]	; (80086ac <prvAddCurrentTaskToDelayedList+0xc0>)
 800865e:	681a      	ldr	r2, [r3, #0]
 8008660:	4b0f      	ldr	r3, [pc, #60]	; (80086a0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8008662:	681b      	ldr	r3, [r3, #0]
 8008664:	3304      	adds	r3, #4
 8008666:	4619      	mov	r1, r3
 8008668:	4610      	mov	r0, r2
 800866a:	f7fe f8b8 	bl	80067de <vListInsert>
}
 800866e:	e010      	b.n	8008692 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008670:	4b0f      	ldr	r3, [pc, #60]	; (80086b0 <prvAddCurrentTaskToDelayedList+0xc4>)
 8008672:	681a      	ldr	r2, [r3, #0]
 8008674:	4b0a      	ldr	r3, [pc, #40]	; (80086a0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8008676:	681b      	ldr	r3, [r3, #0]
 8008678:	3304      	adds	r3, #4
 800867a:	4619      	mov	r1, r3
 800867c:	4610      	mov	r0, r2
 800867e:	f7fe f8ae 	bl	80067de <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8008682:	4b0c      	ldr	r3, [pc, #48]	; (80086b4 <prvAddCurrentTaskToDelayedList+0xc8>)
 8008684:	681b      	ldr	r3, [r3, #0]
 8008686:	68ba      	ldr	r2, [r7, #8]
 8008688:	429a      	cmp	r2, r3
 800868a:	d202      	bcs.n	8008692 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800868c:	4a09      	ldr	r2, [pc, #36]	; (80086b4 <prvAddCurrentTaskToDelayedList+0xc8>)
 800868e:	68bb      	ldr	r3, [r7, #8]
 8008690:	6013      	str	r3, [r2, #0]
}
 8008692:	bf00      	nop
 8008694:	3710      	adds	r7, #16
 8008696:	46bd      	mov	sp, r7
 8008698:	bd80      	pop	{r7, pc}
 800869a:	bf00      	nop
 800869c:	200005d8 	.word	0x200005d8
 80086a0:	200004d4 	.word	0x200004d4
 80086a4:	200005dc 	.word	0x200005dc
 80086a8:	200005c0 	.word	0x200005c0
 80086ac:	20000590 	.word	0x20000590
 80086b0:	2000058c 	.word	0x2000058c
 80086b4:	200005f4 	.word	0x200005f4

080086b8 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80086b8:	b480      	push	{r7}
 80086ba:	b085      	sub	sp, #20
 80086bc:	af00      	add	r7, sp, #0
 80086be:	60f8      	str	r0, [r7, #12]
 80086c0:	60b9      	str	r1, [r7, #8]
 80086c2:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80086c4:	68fb      	ldr	r3, [r7, #12]
 80086c6:	3b04      	subs	r3, #4
 80086c8:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80086ca:	68fb      	ldr	r3, [r7, #12]
 80086cc:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80086d0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80086d2:	68fb      	ldr	r3, [r7, #12]
 80086d4:	3b04      	subs	r3, #4
 80086d6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80086d8:	68bb      	ldr	r3, [r7, #8]
 80086da:	f023 0201 	bic.w	r2, r3, #1
 80086de:	68fb      	ldr	r3, [r7, #12]
 80086e0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80086e2:	68fb      	ldr	r3, [r7, #12]
 80086e4:	3b04      	subs	r3, #4
 80086e6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80086e8:	4a0c      	ldr	r2, [pc, #48]	; (800871c <pxPortInitialiseStack+0x64>)
 80086ea:	68fb      	ldr	r3, [r7, #12]
 80086ec:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80086ee:	68fb      	ldr	r3, [r7, #12]
 80086f0:	3b14      	subs	r3, #20
 80086f2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80086f4:	687a      	ldr	r2, [r7, #4]
 80086f6:	68fb      	ldr	r3, [r7, #12]
 80086f8:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80086fa:	68fb      	ldr	r3, [r7, #12]
 80086fc:	3b04      	subs	r3, #4
 80086fe:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8008700:	68fb      	ldr	r3, [r7, #12]
 8008702:	f06f 0202 	mvn.w	r2, #2
 8008706:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8008708:	68fb      	ldr	r3, [r7, #12]
 800870a:	3b20      	subs	r3, #32
 800870c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800870e:	68fb      	ldr	r3, [r7, #12]
}
 8008710:	4618      	mov	r0, r3
 8008712:	3714      	adds	r7, #20
 8008714:	46bd      	mov	sp, r7
 8008716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800871a:	4770      	bx	lr
 800871c:	08008721 	.word	0x08008721

08008720 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8008720:	b480      	push	{r7}
 8008722:	b085      	sub	sp, #20
 8008724:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8008726:	2300      	movs	r3, #0
 8008728:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800872a:	4b14      	ldr	r3, [pc, #80]	; (800877c <prvTaskExitError+0x5c>)
 800872c:	681b      	ldr	r3, [r3, #0]
 800872e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008732:	d00c      	beq.n	800874e <prvTaskExitError+0x2e>
	__asm volatile
 8008734:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008738:	b672      	cpsid	i
 800873a:	f383 8811 	msr	BASEPRI, r3
 800873e:	f3bf 8f6f 	isb	sy
 8008742:	f3bf 8f4f 	dsb	sy
 8008746:	b662      	cpsie	i
 8008748:	60fb      	str	r3, [r7, #12]
}
 800874a:	bf00      	nop
 800874c:	e7fe      	b.n	800874c <prvTaskExitError+0x2c>
	__asm volatile
 800874e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008752:	b672      	cpsid	i
 8008754:	f383 8811 	msr	BASEPRI, r3
 8008758:	f3bf 8f6f 	isb	sy
 800875c:	f3bf 8f4f 	dsb	sy
 8008760:	b662      	cpsie	i
 8008762:	60bb      	str	r3, [r7, #8]
}
 8008764:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8008766:	bf00      	nop
 8008768:	687b      	ldr	r3, [r7, #4]
 800876a:	2b00      	cmp	r3, #0
 800876c:	d0fc      	beq.n	8008768 <prvTaskExitError+0x48>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800876e:	bf00      	nop
 8008770:	bf00      	nop
 8008772:	3714      	adds	r7, #20
 8008774:	46bd      	mov	sp, r7
 8008776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800877a:	4770      	bx	lr
 800877c:	2000000c 	.word	0x2000000c

08008780 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8008780:	4b07      	ldr	r3, [pc, #28]	; (80087a0 <pxCurrentTCBConst2>)
 8008782:	6819      	ldr	r1, [r3, #0]
 8008784:	6808      	ldr	r0, [r1, #0]
 8008786:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800878a:	f380 8809 	msr	PSP, r0
 800878e:	f3bf 8f6f 	isb	sy
 8008792:	f04f 0000 	mov.w	r0, #0
 8008796:	f380 8811 	msr	BASEPRI, r0
 800879a:	4770      	bx	lr
 800879c:	f3af 8000 	nop.w

080087a0 <pxCurrentTCBConst2>:
 80087a0:	200004d4 	.word	0x200004d4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80087a4:	bf00      	nop
 80087a6:	bf00      	nop

080087a8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80087a8:	4808      	ldr	r0, [pc, #32]	; (80087cc <prvPortStartFirstTask+0x24>)
 80087aa:	6800      	ldr	r0, [r0, #0]
 80087ac:	6800      	ldr	r0, [r0, #0]
 80087ae:	f380 8808 	msr	MSP, r0
 80087b2:	f04f 0000 	mov.w	r0, #0
 80087b6:	f380 8814 	msr	CONTROL, r0
 80087ba:	b662      	cpsie	i
 80087bc:	b661      	cpsie	f
 80087be:	f3bf 8f4f 	dsb	sy
 80087c2:	f3bf 8f6f 	isb	sy
 80087c6:	df00      	svc	0
 80087c8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80087ca:	bf00      	nop
 80087cc:	e000ed08 	.word	0xe000ed08

080087d0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80087d0:	b580      	push	{r7, lr}
 80087d2:	b084      	sub	sp, #16
 80087d4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80087d6:	4b37      	ldr	r3, [pc, #220]	; (80088b4 <xPortStartScheduler+0xe4>)
 80087d8:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80087da:	68fb      	ldr	r3, [r7, #12]
 80087dc:	781b      	ldrb	r3, [r3, #0]
 80087de:	b2db      	uxtb	r3, r3
 80087e0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80087e2:	68fb      	ldr	r3, [r7, #12]
 80087e4:	22ff      	movs	r2, #255	; 0xff
 80087e6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80087e8:	68fb      	ldr	r3, [r7, #12]
 80087ea:	781b      	ldrb	r3, [r3, #0]
 80087ec:	b2db      	uxtb	r3, r3
 80087ee:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80087f0:	78fb      	ldrb	r3, [r7, #3]
 80087f2:	b2db      	uxtb	r3, r3
 80087f4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80087f8:	b2da      	uxtb	r2, r3
 80087fa:	4b2f      	ldr	r3, [pc, #188]	; (80088b8 <xPortStartScheduler+0xe8>)
 80087fc:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80087fe:	4b2f      	ldr	r3, [pc, #188]	; (80088bc <xPortStartScheduler+0xec>)
 8008800:	2207      	movs	r2, #7
 8008802:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008804:	e009      	b.n	800881a <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 8008806:	4b2d      	ldr	r3, [pc, #180]	; (80088bc <xPortStartScheduler+0xec>)
 8008808:	681b      	ldr	r3, [r3, #0]
 800880a:	3b01      	subs	r3, #1
 800880c:	4a2b      	ldr	r2, [pc, #172]	; (80088bc <xPortStartScheduler+0xec>)
 800880e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8008810:	78fb      	ldrb	r3, [r7, #3]
 8008812:	b2db      	uxtb	r3, r3
 8008814:	005b      	lsls	r3, r3, #1
 8008816:	b2db      	uxtb	r3, r3
 8008818:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800881a:	78fb      	ldrb	r3, [r7, #3]
 800881c:	b2db      	uxtb	r3, r3
 800881e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008822:	2b80      	cmp	r3, #128	; 0x80
 8008824:	d0ef      	beq.n	8008806 <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8008826:	4b25      	ldr	r3, [pc, #148]	; (80088bc <xPortStartScheduler+0xec>)
 8008828:	681b      	ldr	r3, [r3, #0]
 800882a:	f1c3 0307 	rsb	r3, r3, #7
 800882e:	2b04      	cmp	r3, #4
 8008830:	d00c      	beq.n	800884c <xPortStartScheduler+0x7c>
	__asm volatile
 8008832:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008836:	b672      	cpsid	i
 8008838:	f383 8811 	msr	BASEPRI, r3
 800883c:	f3bf 8f6f 	isb	sy
 8008840:	f3bf 8f4f 	dsb	sy
 8008844:	b662      	cpsie	i
 8008846:	60bb      	str	r3, [r7, #8]
}
 8008848:	bf00      	nop
 800884a:	e7fe      	b.n	800884a <xPortStartScheduler+0x7a>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800884c:	4b1b      	ldr	r3, [pc, #108]	; (80088bc <xPortStartScheduler+0xec>)
 800884e:	681b      	ldr	r3, [r3, #0]
 8008850:	021b      	lsls	r3, r3, #8
 8008852:	4a1a      	ldr	r2, [pc, #104]	; (80088bc <xPortStartScheduler+0xec>)
 8008854:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8008856:	4b19      	ldr	r3, [pc, #100]	; (80088bc <xPortStartScheduler+0xec>)
 8008858:	681b      	ldr	r3, [r3, #0]
 800885a:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800885e:	4a17      	ldr	r2, [pc, #92]	; (80088bc <xPortStartScheduler+0xec>)
 8008860:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8008862:	687b      	ldr	r3, [r7, #4]
 8008864:	b2da      	uxtb	r2, r3
 8008866:	68fb      	ldr	r3, [r7, #12]
 8008868:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800886a:	4b15      	ldr	r3, [pc, #84]	; (80088c0 <xPortStartScheduler+0xf0>)
 800886c:	681b      	ldr	r3, [r3, #0]
 800886e:	4a14      	ldr	r2, [pc, #80]	; (80088c0 <xPortStartScheduler+0xf0>)
 8008870:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8008874:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8008876:	4b12      	ldr	r3, [pc, #72]	; (80088c0 <xPortStartScheduler+0xf0>)
 8008878:	681b      	ldr	r3, [r3, #0]
 800887a:	4a11      	ldr	r2, [pc, #68]	; (80088c0 <xPortStartScheduler+0xf0>)
 800887c:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8008880:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8008882:	f000 f8dd 	bl	8008a40 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8008886:	4b0f      	ldr	r3, [pc, #60]	; (80088c4 <xPortStartScheduler+0xf4>)
 8008888:	2200      	movs	r2, #0
 800888a:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800888c:	f000 f8fc 	bl	8008a88 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8008890:	4b0d      	ldr	r3, [pc, #52]	; (80088c8 <xPortStartScheduler+0xf8>)
 8008892:	681b      	ldr	r3, [r3, #0]
 8008894:	4a0c      	ldr	r2, [pc, #48]	; (80088c8 <xPortStartScheduler+0xf8>)
 8008896:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800889a:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800889c:	f7ff ff84 	bl	80087a8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80088a0:	f7ff fa5c 	bl	8007d5c <vTaskSwitchContext>
	prvTaskExitError();
 80088a4:	f7ff ff3c 	bl	8008720 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80088a8:	2300      	movs	r3, #0
}
 80088aa:	4618      	mov	r0, r3
 80088ac:	3710      	adds	r7, #16
 80088ae:	46bd      	mov	sp, r7
 80088b0:	bd80      	pop	{r7, pc}
 80088b2:	bf00      	nop
 80088b4:	e000e400 	.word	0xe000e400
 80088b8:	20000608 	.word	0x20000608
 80088bc:	2000060c 	.word	0x2000060c
 80088c0:	e000ed20 	.word	0xe000ed20
 80088c4:	2000000c 	.word	0x2000000c
 80088c8:	e000ef34 	.word	0xe000ef34

080088cc <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80088cc:	b480      	push	{r7}
 80088ce:	b083      	sub	sp, #12
 80088d0:	af00      	add	r7, sp, #0
	__asm volatile
 80088d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80088d6:	b672      	cpsid	i
 80088d8:	f383 8811 	msr	BASEPRI, r3
 80088dc:	f3bf 8f6f 	isb	sy
 80088e0:	f3bf 8f4f 	dsb	sy
 80088e4:	b662      	cpsie	i
 80088e6:	607b      	str	r3, [r7, #4]
}
 80088e8:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80088ea:	4b10      	ldr	r3, [pc, #64]	; (800892c <vPortEnterCritical+0x60>)
 80088ec:	681b      	ldr	r3, [r3, #0]
 80088ee:	3301      	adds	r3, #1
 80088f0:	4a0e      	ldr	r2, [pc, #56]	; (800892c <vPortEnterCritical+0x60>)
 80088f2:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80088f4:	4b0d      	ldr	r3, [pc, #52]	; (800892c <vPortEnterCritical+0x60>)
 80088f6:	681b      	ldr	r3, [r3, #0]
 80088f8:	2b01      	cmp	r3, #1
 80088fa:	d111      	bne.n	8008920 <vPortEnterCritical+0x54>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80088fc:	4b0c      	ldr	r3, [pc, #48]	; (8008930 <vPortEnterCritical+0x64>)
 80088fe:	681b      	ldr	r3, [r3, #0]
 8008900:	b2db      	uxtb	r3, r3
 8008902:	2b00      	cmp	r3, #0
 8008904:	d00c      	beq.n	8008920 <vPortEnterCritical+0x54>
	__asm volatile
 8008906:	f04f 0350 	mov.w	r3, #80	; 0x50
 800890a:	b672      	cpsid	i
 800890c:	f383 8811 	msr	BASEPRI, r3
 8008910:	f3bf 8f6f 	isb	sy
 8008914:	f3bf 8f4f 	dsb	sy
 8008918:	b662      	cpsie	i
 800891a:	603b      	str	r3, [r7, #0]
}
 800891c:	bf00      	nop
 800891e:	e7fe      	b.n	800891e <vPortEnterCritical+0x52>
	}
}
 8008920:	bf00      	nop
 8008922:	370c      	adds	r7, #12
 8008924:	46bd      	mov	sp, r7
 8008926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800892a:	4770      	bx	lr
 800892c:	2000000c 	.word	0x2000000c
 8008930:	e000ed04 	.word	0xe000ed04

08008934 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8008934:	b480      	push	{r7}
 8008936:	b083      	sub	sp, #12
 8008938:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800893a:	4b13      	ldr	r3, [pc, #76]	; (8008988 <vPortExitCritical+0x54>)
 800893c:	681b      	ldr	r3, [r3, #0]
 800893e:	2b00      	cmp	r3, #0
 8008940:	d10c      	bne.n	800895c <vPortExitCritical+0x28>
	__asm volatile
 8008942:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008946:	b672      	cpsid	i
 8008948:	f383 8811 	msr	BASEPRI, r3
 800894c:	f3bf 8f6f 	isb	sy
 8008950:	f3bf 8f4f 	dsb	sy
 8008954:	b662      	cpsie	i
 8008956:	607b      	str	r3, [r7, #4]
}
 8008958:	bf00      	nop
 800895a:	e7fe      	b.n	800895a <vPortExitCritical+0x26>
	uxCriticalNesting--;
 800895c:	4b0a      	ldr	r3, [pc, #40]	; (8008988 <vPortExitCritical+0x54>)
 800895e:	681b      	ldr	r3, [r3, #0]
 8008960:	3b01      	subs	r3, #1
 8008962:	4a09      	ldr	r2, [pc, #36]	; (8008988 <vPortExitCritical+0x54>)
 8008964:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8008966:	4b08      	ldr	r3, [pc, #32]	; (8008988 <vPortExitCritical+0x54>)
 8008968:	681b      	ldr	r3, [r3, #0]
 800896a:	2b00      	cmp	r3, #0
 800896c:	d105      	bne.n	800897a <vPortExitCritical+0x46>
 800896e:	2300      	movs	r3, #0
 8008970:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008972:	683b      	ldr	r3, [r7, #0]
 8008974:	f383 8811 	msr	BASEPRI, r3
}
 8008978:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800897a:	bf00      	nop
 800897c:	370c      	adds	r7, #12
 800897e:	46bd      	mov	sp, r7
 8008980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008984:	4770      	bx	lr
 8008986:	bf00      	nop
 8008988:	2000000c 	.word	0x2000000c
 800898c:	00000000 	.word	0x00000000

08008990 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8008990:	f3ef 8009 	mrs	r0, PSP
 8008994:	f3bf 8f6f 	isb	sy
 8008998:	4b15      	ldr	r3, [pc, #84]	; (80089f0 <pxCurrentTCBConst>)
 800899a:	681a      	ldr	r2, [r3, #0]
 800899c:	f01e 0f10 	tst.w	lr, #16
 80089a0:	bf08      	it	eq
 80089a2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80089a6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80089aa:	6010      	str	r0, [r2, #0]
 80089ac:	e92d 0009 	stmdb	sp!, {r0, r3}
 80089b0:	f04f 0050 	mov.w	r0, #80	; 0x50
 80089b4:	b672      	cpsid	i
 80089b6:	f380 8811 	msr	BASEPRI, r0
 80089ba:	f3bf 8f4f 	dsb	sy
 80089be:	f3bf 8f6f 	isb	sy
 80089c2:	b662      	cpsie	i
 80089c4:	f7ff f9ca 	bl	8007d5c <vTaskSwitchContext>
 80089c8:	f04f 0000 	mov.w	r0, #0
 80089cc:	f380 8811 	msr	BASEPRI, r0
 80089d0:	bc09      	pop	{r0, r3}
 80089d2:	6819      	ldr	r1, [r3, #0]
 80089d4:	6808      	ldr	r0, [r1, #0]
 80089d6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80089da:	f01e 0f10 	tst.w	lr, #16
 80089de:	bf08      	it	eq
 80089e0:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80089e4:	f380 8809 	msr	PSP, r0
 80089e8:	f3bf 8f6f 	isb	sy
 80089ec:	4770      	bx	lr
 80089ee:	bf00      	nop

080089f0 <pxCurrentTCBConst>:
 80089f0:	200004d4 	.word	0x200004d4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80089f4:	bf00      	nop
 80089f6:	bf00      	nop

080089f8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80089f8:	b580      	push	{r7, lr}
 80089fa:	b082      	sub	sp, #8
 80089fc:	af00      	add	r7, sp, #0
	__asm volatile
 80089fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008a02:	b672      	cpsid	i
 8008a04:	f383 8811 	msr	BASEPRI, r3
 8008a08:	f3bf 8f6f 	isb	sy
 8008a0c:	f3bf 8f4f 	dsb	sy
 8008a10:	b662      	cpsie	i
 8008a12:	607b      	str	r3, [r7, #4]
}
 8008a14:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8008a16:	f7ff f8e7 	bl	8007be8 <xTaskIncrementTick>
 8008a1a:	4603      	mov	r3, r0
 8008a1c:	2b00      	cmp	r3, #0
 8008a1e:	d003      	beq.n	8008a28 <SysTick_Handler+0x30>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8008a20:	4b06      	ldr	r3, [pc, #24]	; (8008a3c <SysTick_Handler+0x44>)
 8008a22:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008a26:	601a      	str	r2, [r3, #0]
 8008a28:	2300      	movs	r3, #0
 8008a2a:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008a2c:	683b      	ldr	r3, [r7, #0]
 8008a2e:	f383 8811 	msr	BASEPRI, r3
}
 8008a32:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8008a34:	bf00      	nop
 8008a36:	3708      	adds	r7, #8
 8008a38:	46bd      	mov	sp, r7
 8008a3a:	bd80      	pop	{r7, pc}
 8008a3c:	e000ed04 	.word	0xe000ed04

08008a40 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8008a40:	b480      	push	{r7}
 8008a42:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8008a44:	4b0b      	ldr	r3, [pc, #44]	; (8008a74 <vPortSetupTimerInterrupt+0x34>)
 8008a46:	2200      	movs	r2, #0
 8008a48:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8008a4a:	4b0b      	ldr	r3, [pc, #44]	; (8008a78 <vPortSetupTimerInterrupt+0x38>)
 8008a4c:	2200      	movs	r2, #0
 8008a4e:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8008a50:	4b0a      	ldr	r3, [pc, #40]	; (8008a7c <vPortSetupTimerInterrupt+0x3c>)
 8008a52:	681b      	ldr	r3, [r3, #0]
 8008a54:	4a0a      	ldr	r2, [pc, #40]	; (8008a80 <vPortSetupTimerInterrupt+0x40>)
 8008a56:	fba2 2303 	umull	r2, r3, r2, r3
 8008a5a:	099b      	lsrs	r3, r3, #6
 8008a5c:	4a09      	ldr	r2, [pc, #36]	; (8008a84 <vPortSetupTimerInterrupt+0x44>)
 8008a5e:	3b01      	subs	r3, #1
 8008a60:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8008a62:	4b04      	ldr	r3, [pc, #16]	; (8008a74 <vPortSetupTimerInterrupt+0x34>)
 8008a64:	2207      	movs	r2, #7
 8008a66:	601a      	str	r2, [r3, #0]
}
 8008a68:	bf00      	nop
 8008a6a:	46bd      	mov	sp, r7
 8008a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a70:	4770      	bx	lr
 8008a72:	bf00      	nop
 8008a74:	e000e010 	.word	0xe000e010
 8008a78:	e000e018 	.word	0xe000e018
 8008a7c:	20000000 	.word	0x20000000
 8008a80:	10624dd3 	.word	0x10624dd3
 8008a84:	e000e014 	.word	0xe000e014

08008a88 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8008a88:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8008a98 <vPortEnableVFP+0x10>
 8008a8c:	6801      	ldr	r1, [r0, #0]
 8008a8e:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8008a92:	6001      	str	r1, [r0, #0]
 8008a94:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8008a96:	bf00      	nop
 8008a98:	e000ed88 	.word	0xe000ed88

08008a9c <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8008a9c:	b480      	push	{r7}
 8008a9e:	b085      	sub	sp, #20
 8008aa0:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8008aa2:	f3ef 8305 	mrs	r3, IPSR
 8008aa6:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8008aa8:	68fb      	ldr	r3, [r7, #12]
 8008aaa:	2b0f      	cmp	r3, #15
 8008aac:	d916      	bls.n	8008adc <vPortValidateInterruptPriority+0x40>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8008aae:	4a19      	ldr	r2, [pc, #100]	; (8008b14 <vPortValidateInterruptPriority+0x78>)
 8008ab0:	68fb      	ldr	r3, [r7, #12]
 8008ab2:	4413      	add	r3, r2
 8008ab4:	781b      	ldrb	r3, [r3, #0]
 8008ab6:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8008ab8:	4b17      	ldr	r3, [pc, #92]	; (8008b18 <vPortValidateInterruptPriority+0x7c>)
 8008aba:	781b      	ldrb	r3, [r3, #0]
 8008abc:	7afa      	ldrb	r2, [r7, #11]
 8008abe:	429a      	cmp	r2, r3
 8008ac0:	d20c      	bcs.n	8008adc <vPortValidateInterruptPriority+0x40>
	__asm volatile
 8008ac2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008ac6:	b672      	cpsid	i
 8008ac8:	f383 8811 	msr	BASEPRI, r3
 8008acc:	f3bf 8f6f 	isb	sy
 8008ad0:	f3bf 8f4f 	dsb	sy
 8008ad4:	b662      	cpsie	i
 8008ad6:	607b      	str	r3, [r7, #4]
}
 8008ad8:	bf00      	nop
 8008ada:	e7fe      	b.n	8008ada <vPortValidateInterruptPriority+0x3e>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8008adc:	4b0f      	ldr	r3, [pc, #60]	; (8008b1c <vPortValidateInterruptPriority+0x80>)
 8008ade:	681b      	ldr	r3, [r3, #0]
 8008ae0:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8008ae4:	4b0e      	ldr	r3, [pc, #56]	; (8008b20 <vPortValidateInterruptPriority+0x84>)
 8008ae6:	681b      	ldr	r3, [r3, #0]
 8008ae8:	429a      	cmp	r2, r3
 8008aea:	d90c      	bls.n	8008b06 <vPortValidateInterruptPriority+0x6a>
	__asm volatile
 8008aec:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008af0:	b672      	cpsid	i
 8008af2:	f383 8811 	msr	BASEPRI, r3
 8008af6:	f3bf 8f6f 	isb	sy
 8008afa:	f3bf 8f4f 	dsb	sy
 8008afe:	b662      	cpsie	i
 8008b00:	603b      	str	r3, [r7, #0]
}
 8008b02:	bf00      	nop
 8008b04:	e7fe      	b.n	8008b04 <vPortValidateInterruptPriority+0x68>
	}
 8008b06:	bf00      	nop
 8008b08:	3714      	adds	r7, #20
 8008b0a:	46bd      	mov	sp, r7
 8008b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b10:	4770      	bx	lr
 8008b12:	bf00      	nop
 8008b14:	e000e3f0 	.word	0xe000e3f0
 8008b18:	20000608 	.word	0x20000608
 8008b1c:	e000ed0c 	.word	0xe000ed0c
 8008b20:	2000060c 	.word	0x2000060c

08008b24 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8008b24:	b580      	push	{r7, lr}
 8008b26:	b08a      	sub	sp, #40	; 0x28
 8008b28:	af00      	add	r7, sp, #0
 8008b2a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8008b2c:	2300      	movs	r3, #0
 8008b2e:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8008b30:	f7fe ffae 	bl	8007a90 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8008b34:	4b5b      	ldr	r3, [pc, #364]	; (8008ca4 <pvPortMalloc+0x180>)
 8008b36:	681b      	ldr	r3, [r3, #0]
 8008b38:	2b00      	cmp	r3, #0
 8008b3a:	d101      	bne.n	8008b40 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8008b3c:	f000 f91a 	bl	8008d74 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8008b40:	4b59      	ldr	r3, [pc, #356]	; (8008ca8 <pvPortMalloc+0x184>)
 8008b42:	681a      	ldr	r2, [r3, #0]
 8008b44:	687b      	ldr	r3, [r7, #4]
 8008b46:	4013      	ands	r3, r2
 8008b48:	2b00      	cmp	r3, #0
 8008b4a:	f040 8092 	bne.w	8008c72 <pvPortMalloc+0x14e>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8008b4e:	687b      	ldr	r3, [r7, #4]
 8008b50:	2b00      	cmp	r3, #0
 8008b52:	d01f      	beq.n	8008b94 <pvPortMalloc+0x70>
			{
				xWantedSize += xHeapStructSize;
 8008b54:	2208      	movs	r2, #8
 8008b56:	687b      	ldr	r3, [r7, #4]
 8008b58:	4413      	add	r3, r2
 8008b5a:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	f003 0307 	and.w	r3, r3, #7
 8008b62:	2b00      	cmp	r3, #0
 8008b64:	d016      	beq.n	8008b94 <pvPortMalloc+0x70>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8008b66:	687b      	ldr	r3, [r7, #4]
 8008b68:	f023 0307 	bic.w	r3, r3, #7
 8008b6c:	3308      	adds	r3, #8
 8008b6e:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008b70:	687b      	ldr	r3, [r7, #4]
 8008b72:	f003 0307 	and.w	r3, r3, #7
 8008b76:	2b00      	cmp	r3, #0
 8008b78:	d00c      	beq.n	8008b94 <pvPortMalloc+0x70>
	__asm volatile
 8008b7a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008b7e:	b672      	cpsid	i
 8008b80:	f383 8811 	msr	BASEPRI, r3
 8008b84:	f3bf 8f6f 	isb	sy
 8008b88:	f3bf 8f4f 	dsb	sy
 8008b8c:	b662      	cpsie	i
 8008b8e:	617b      	str	r3, [r7, #20]
}
 8008b90:	bf00      	nop
 8008b92:	e7fe      	b.n	8008b92 <pvPortMalloc+0x6e>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8008b94:	687b      	ldr	r3, [r7, #4]
 8008b96:	2b00      	cmp	r3, #0
 8008b98:	d06b      	beq.n	8008c72 <pvPortMalloc+0x14e>
 8008b9a:	4b44      	ldr	r3, [pc, #272]	; (8008cac <pvPortMalloc+0x188>)
 8008b9c:	681b      	ldr	r3, [r3, #0]
 8008b9e:	687a      	ldr	r2, [r7, #4]
 8008ba0:	429a      	cmp	r2, r3
 8008ba2:	d866      	bhi.n	8008c72 <pvPortMalloc+0x14e>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8008ba4:	4b42      	ldr	r3, [pc, #264]	; (8008cb0 <pvPortMalloc+0x18c>)
 8008ba6:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8008ba8:	4b41      	ldr	r3, [pc, #260]	; (8008cb0 <pvPortMalloc+0x18c>)
 8008baa:	681b      	ldr	r3, [r3, #0]
 8008bac:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008bae:	e004      	b.n	8008bba <pvPortMalloc+0x96>
				{
					pxPreviousBlock = pxBlock;
 8008bb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008bb2:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8008bb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008bb6:	681b      	ldr	r3, [r3, #0]
 8008bb8:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008bba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008bbc:	685b      	ldr	r3, [r3, #4]
 8008bbe:	687a      	ldr	r2, [r7, #4]
 8008bc0:	429a      	cmp	r2, r3
 8008bc2:	d903      	bls.n	8008bcc <pvPortMalloc+0xa8>
 8008bc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008bc6:	681b      	ldr	r3, [r3, #0]
 8008bc8:	2b00      	cmp	r3, #0
 8008bca:	d1f1      	bne.n	8008bb0 <pvPortMalloc+0x8c>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8008bcc:	4b35      	ldr	r3, [pc, #212]	; (8008ca4 <pvPortMalloc+0x180>)
 8008bce:	681b      	ldr	r3, [r3, #0]
 8008bd0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008bd2:	429a      	cmp	r2, r3
 8008bd4:	d04d      	beq.n	8008c72 <pvPortMalloc+0x14e>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8008bd6:	6a3b      	ldr	r3, [r7, #32]
 8008bd8:	681b      	ldr	r3, [r3, #0]
 8008bda:	2208      	movs	r2, #8
 8008bdc:	4413      	add	r3, r2
 8008bde:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8008be0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008be2:	681a      	ldr	r2, [r3, #0]
 8008be4:	6a3b      	ldr	r3, [r7, #32]
 8008be6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8008be8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008bea:	685a      	ldr	r2, [r3, #4]
 8008bec:	687b      	ldr	r3, [r7, #4]
 8008bee:	1ad2      	subs	r2, r2, r3
 8008bf0:	2308      	movs	r3, #8
 8008bf2:	005b      	lsls	r3, r3, #1
 8008bf4:	429a      	cmp	r2, r3
 8008bf6:	d921      	bls.n	8008c3c <pvPortMalloc+0x118>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8008bf8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008bfa:	687b      	ldr	r3, [r7, #4]
 8008bfc:	4413      	add	r3, r2
 8008bfe:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008c00:	69bb      	ldr	r3, [r7, #24]
 8008c02:	f003 0307 	and.w	r3, r3, #7
 8008c06:	2b00      	cmp	r3, #0
 8008c08:	d00c      	beq.n	8008c24 <pvPortMalloc+0x100>
	__asm volatile
 8008c0a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008c0e:	b672      	cpsid	i
 8008c10:	f383 8811 	msr	BASEPRI, r3
 8008c14:	f3bf 8f6f 	isb	sy
 8008c18:	f3bf 8f4f 	dsb	sy
 8008c1c:	b662      	cpsie	i
 8008c1e:	613b      	str	r3, [r7, #16]
}
 8008c20:	bf00      	nop
 8008c22:	e7fe      	b.n	8008c22 <pvPortMalloc+0xfe>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8008c24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c26:	685a      	ldr	r2, [r3, #4]
 8008c28:	687b      	ldr	r3, [r7, #4]
 8008c2a:	1ad2      	subs	r2, r2, r3
 8008c2c:	69bb      	ldr	r3, [r7, #24]
 8008c2e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8008c30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c32:	687a      	ldr	r2, [r7, #4]
 8008c34:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8008c36:	69b8      	ldr	r0, [r7, #24]
 8008c38:	f000 f8fe 	bl	8008e38 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8008c3c:	4b1b      	ldr	r3, [pc, #108]	; (8008cac <pvPortMalloc+0x188>)
 8008c3e:	681a      	ldr	r2, [r3, #0]
 8008c40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c42:	685b      	ldr	r3, [r3, #4]
 8008c44:	1ad3      	subs	r3, r2, r3
 8008c46:	4a19      	ldr	r2, [pc, #100]	; (8008cac <pvPortMalloc+0x188>)
 8008c48:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8008c4a:	4b18      	ldr	r3, [pc, #96]	; (8008cac <pvPortMalloc+0x188>)
 8008c4c:	681a      	ldr	r2, [r3, #0]
 8008c4e:	4b19      	ldr	r3, [pc, #100]	; (8008cb4 <pvPortMalloc+0x190>)
 8008c50:	681b      	ldr	r3, [r3, #0]
 8008c52:	429a      	cmp	r2, r3
 8008c54:	d203      	bcs.n	8008c5e <pvPortMalloc+0x13a>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8008c56:	4b15      	ldr	r3, [pc, #84]	; (8008cac <pvPortMalloc+0x188>)
 8008c58:	681b      	ldr	r3, [r3, #0]
 8008c5a:	4a16      	ldr	r2, [pc, #88]	; (8008cb4 <pvPortMalloc+0x190>)
 8008c5c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8008c5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c60:	685a      	ldr	r2, [r3, #4]
 8008c62:	4b11      	ldr	r3, [pc, #68]	; (8008ca8 <pvPortMalloc+0x184>)
 8008c64:	681b      	ldr	r3, [r3, #0]
 8008c66:	431a      	orrs	r2, r3
 8008c68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c6a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8008c6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c6e:	2200      	movs	r2, #0
 8008c70:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8008c72:	f7fe ff1b 	bl	8007aac <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8008c76:	69fb      	ldr	r3, [r7, #28]
 8008c78:	f003 0307 	and.w	r3, r3, #7
 8008c7c:	2b00      	cmp	r3, #0
 8008c7e:	d00c      	beq.n	8008c9a <pvPortMalloc+0x176>
	__asm volatile
 8008c80:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008c84:	b672      	cpsid	i
 8008c86:	f383 8811 	msr	BASEPRI, r3
 8008c8a:	f3bf 8f6f 	isb	sy
 8008c8e:	f3bf 8f4f 	dsb	sy
 8008c92:	b662      	cpsie	i
 8008c94:	60fb      	str	r3, [r7, #12]
}
 8008c96:	bf00      	nop
 8008c98:	e7fe      	b.n	8008c98 <pvPortMalloc+0x174>
	return pvReturn;
 8008c9a:	69fb      	ldr	r3, [r7, #28]
}
 8008c9c:	4618      	mov	r0, r3
 8008c9e:	3728      	adds	r7, #40	; 0x28
 8008ca0:	46bd      	mov	sp, r7
 8008ca2:	bd80      	pop	{r7, pc}
 8008ca4:	20010618 	.word	0x20010618
 8008ca8:	20010624 	.word	0x20010624
 8008cac:	2001061c 	.word	0x2001061c
 8008cb0:	20010610 	.word	0x20010610
 8008cb4:	20010620 	.word	0x20010620

08008cb8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8008cb8:	b580      	push	{r7, lr}
 8008cba:	b086      	sub	sp, #24
 8008cbc:	af00      	add	r7, sp, #0
 8008cbe:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8008cc4:	687b      	ldr	r3, [r7, #4]
 8008cc6:	2b00      	cmp	r3, #0
 8008cc8:	d04c      	beq.n	8008d64 <vPortFree+0xac>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8008cca:	2308      	movs	r3, #8
 8008ccc:	425b      	negs	r3, r3
 8008cce:	697a      	ldr	r2, [r7, #20]
 8008cd0:	4413      	add	r3, r2
 8008cd2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8008cd4:	697b      	ldr	r3, [r7, #20]
 8008cd6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8008cd8:	693b      	ldr	r3, [r7, #16]
 8008cda:	685a      	ldr	r2, [r3, #4]
 8008cdc:	4b23      	ldr	r3, [pc, #140]	; (8008d6c <vPortFree+0xb4>)
 8008cde:	681b      	ldr	r3, [r3, #0]
 8008ce0:	4013      	ands	r3, r2
 8008ce2:	2b00      	cmp	r3, #0
 8008ce4:	d10c      	bne.n	8008d00 <vPortFree+0x48>
	__asm volatile
 8008ce6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008cea:	b672      	cpsid	i
 8008cec:	f383 8811 	msr	BASEPRI, r3
 8008cf0:	f3bf 8f6f 	isb	sy
 8008cf4:	f3bf 8f4f 	dsb	sy
 8008cf8:	b662      	cpsie	i
 8008cfa:	60fb      	str	r3, [r7, #12]
}
 8008cfc:	bf00      	nop
 8008cfe:	e7fe      	b.n	8008cfe <vPortFree+0x46>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8008d00:	693b      	ldr	r3, [r7, #16]
 8008d02:	681b      	ldr	r3, [r3, #0]
 8008d04:	2b00      	cmp	r3, #0
 8008d06:	d00c      	beq.n	8008d22 <vPortFree+0x6a>
	__asm volatile
 8008d08:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008d0c:	b672      	cpsid	i
 8008d0e:	f383 8811 	msr	BASEPRI, r3
 8008d12:	f3bf 8f6f 	isb	sy
 8008d16:	f3bf 8f4f 	dsb	sy
 8008d1a:	b662      	cpsie	i
 8008d1c:	60bb      	str	r3, [r7, #8]
}
 8008d1e:	bf00      	nop
 8008d20:	e7fe      	b.n	8008d20 <vPortFree+0x68>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8008d22:	693b      	ldr	r3, [r7, #16]
 8008d24:	685a      	ldr	r2, [r3, #4]
 8008d26:	4b11      	ldr	r3, [pc, #68]	; (8008d6c <vPortFree+0xb4>)
 8008d28:	681b      	ldr	r3, [r3, #0]
 8008d2a:	4013      	ands	r3, r2
 8008d2c:	2b00      	cmp	r3, #0
 8008d2e:	d019      	beq.n	8008d64 <vPortFree+0xac>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8008d30:	693b      	ldr	r3, [r7, #16]
 8008d32:	681b      	ldr	r3, [r3, #0]
 8008d34:	2b00      	cmp	r3, #0
 8008d36:	d115      	bne.n	8008d64 <vPortFree+0xac>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8008d38:	693b      	ldr	r3, [r7, #16]
 8008d3a:	685a      	ldr	r2, [r3, #4]
 8008d3c:	4b0b      	ldr	r3, [pc, #44]	; (8008d6c <vPortFree+0xb4>)
 8008d3e:	681b      	ldr	r3, [r3, #0]
 8008d40:	43db      	mvns	r3, r3
 8008d42:	401a      	ands	r2, r3
 8008d44:	693b      	ldr	r3, [r7, #16]
 8008d46:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8008d48:	f7fe fea2 	bl	8007a90 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8008d4c:	693b      	ldr	r3, [r7, #16]
 8008d4e:	685a      	ldr	r2, [r3, #4]
 8008d50:	4b07      	ldr	r3, [pc, #28]	; (8008d70 <vPortFree+0xb8>)
 8008d52:	681b      	ldr	r3, [r3, #0]
 8008d54:	4413      	add	r3, r2
 8008d56:	4a06      	ldr	r2, [pc, #24]	; (8008d70 <vPortFree+0xb8>)
 8008d58:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8008d5a:	6938      	ldr	r0, [r7, #16]
 8008d5c:	f000 f86c 	bl	8008e38 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8008d60:	f7fe fea4 	bl	8007aac <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8008d64:	bf00      	nop
 8008d66:	3718      	adds	r7, #24
 8008d68:	46bd      	mov	sp, r7
 8008d6a:	bd80      	pop	{r7, pc}
 8008d6c:	20010624 	.word	0x20010624
 8008d70:	2001061c 	.word	0x2001061c

08008d74 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8008d74:	b480      	push	{r7}
 8008d76:	b085      	sub	sp, #20
 8008d78:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8008d7a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8008d7e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8008d80:	4b27      	ldr	r3, [pc, #156]	; (8008e20 <prvHeapInit+0xac>)
 8008d82:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8008d84:	68fb      	ldr	r3, [r7, #12]
 8008d86:	f003 0307 	and.w	r3, r3, #7
 8008d8a:	2b00      	cmp	r3, #0
 8008d8c:	d00c      	beq.n	8008da8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8008d8e:	68fb      	ldr	r3, [r7, #12]
 8008d90:	3307      	adds	r3, #7
 8008d92:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008d94:	68fb      	ldr	r3, [r7, #12]
 8008d96:	f023 0307 	bic.w	r3, r3, #7
 8008d9a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8008d9c:	68ba      	ldr	r2, [r7, #8]
 8008d9e:	68fb      	ldr	r3, [r7, #12]
 8008da0:	1ad3      	subs	r3, r2, r3
 8008da2:	4a1f      	ldr	r2, [pc, #124]	; (8008e20 <prvHeapInit+0xac>)
 8008da4:	4413      	add	r3, r2
 8008da6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8008da8:	68fb      	ldr	r3, [r7, #12]
 8008daa:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8008dac:	4a1d      	ldr	r2, [pc, #116]	; (8008e24 <prvHeapInit+0xb0>)
 8008dae:	687b      	ldr	r3, [r7, #4]
 8008db0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8008db2:	4b1c      	ldr	r3, [pc, #112]	; (8008e24 <prvHeapInit+0xb0>)
 8008db4:	2200      	movs	r2, #0
 8008db6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8008db8:	687b      	ldr	r3, [r7, #4]
 8008dba:	68ba      	ldr	r2, [r7, #8]
 8008dbc:	4413      	add	r3, r2
 8008dbe:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8008dc0:	2208      	movs	r2, #8
 8008dc2:	68fb      	ldr	r3, [r7, #12]
 8008dc4:	1a9b      	subs	r3, r3, r2
 8008dc6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008dc8:	68fb      	ldr	r3, [r7, #12]
 8008dca:	f023 0307 	bic.w	r3, r3, #7
 8008dce:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8008dd0:	68fb      	ldr	r3, [r7, #12]
 8008dd2:	4a15      	ldr	r2, [pc, #84]	; (8008e28 <prvHeapInit+0xb4>)
 8008dd4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8008dd6:	4b14      	ldr	r3, [pc, #80]	; (8008e28 <prvHeapInit+0xb4>)
 8008dd8:	681b      	ldr	r3, [r3, #0]
 8008dda:	2200      	movs	r2, #0
 8008ddc:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8008dde:	4b12      	ldr	r3, [pc, #72]	; (8008e28 <prvHeapInit+0xb4>)
 8008de0:	681b      	ldr	r3, [r3, #0]
 8008de2:	2200      	movs	r2, #0
 8008de4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8008de6:	687b      	ldr	r3, [r7, #4]
 8008de8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8008dea:	683b      	ldr	r3, [r7, #0]
 8008dec:	68fa      	ldr	r2, [r7, #12]
 8008dee:	1ad2      	subs	r2, r2, r3
 8008df0:	683b      	ldr	r3, [r7, #0]
 8008df2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8008df4:	4b0c      	ldr	r3, [pc, #48]	; (8008e28 <prvHeapInit+0xb4>)
 8008df6:	681a      	ldr	r2, [r3, #0]
 8008df8:	683b      	ldr	r3, [r7, #0]
 8008dfa:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008dfc:	683b      	ldr	r3, [r7, #0]
 8008dfe:	685b      	ldr	r3, [r3, #4]
 8008e00:	4a0a      	ldr	r2, [pc, #40]	; (8008e2c <prvHeapInit+0xb8>)
 8008e02:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008e04:	683b      	ldr	r3, [r7, #0]
 8008e06:	685b      	ldr	r3, [r3, #4]
 8008e08:	4a09      	ldr	r2, [pc, #36]	; (8008e30 <prvHeapInit+0xbc>)
 8008e0a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8008e0c:	4b09      	ldr	r3, [pc, #36]	; (8008e34 <prvHeapInit+0xc0>)
 8008e0e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8008e12:	601a      	str	r2, [r3, #0]
}
 8008e14:	bf00      	nop
 8008e16:	3714      	adds	r7, #20
 8008e18:	46bd      	mov	sp, r7
 8008e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e1e:	4770      	bx	lr
 8008e20:	20000610 	.word	0x20000610
 8008e24:	20010610 	.word	0x20010610
 8008e28:	20010618 	.word	0x20010618
 8008e2c:	20010620 	.word	0x20010620
 8008e30:	2001061c 	.word	0x2001061c
 8008e34:	20010624 	.word	0x20010624

08008e38 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8008e38:	b480      	push	{r7}
 8008e3a:	b085      	sub	sp, #20
 8008e3c:	af00      	add	r7, sp, #0
 8008e3e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8008e40:	4b28      	ldr	r3, [pc, #160]	; (8008ee4 <prvInsertBlockIntoFreeList+0xac>)
 8008e42:	60fb      	str	r3, [r7, #12]
 8008e44:	e002      	b.n	8008e4c <prvInsertBlockIntoFreeList+0x14>
 8008e46:	68fb      	ldr	r3, [r7, #12]
 8008e48:	681b      	ldr	r3, [r3, #0]
 8008e4a:	60fb      	str	r3, [r7, #12]
 8008e4c:	68fb      	ldr	r3, [r7, #12]
 8008e4e:	681b      	ldr	r3, [r3, #0]
 8008e50:	687a      	ldr	r2, [r7, #4]
 8008e52:	429a      	cmp	r2, r3
 8008e54:	d8f7      	bhi.n	8008e46 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8008e56:	68fb      	ldr	r3, [r7, #12]
 8008e58:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8008e5a:	68fb      	ldr	r3, [r7, #12]
 8008e5c:	685b      	ldr	r3, [r3, #4]
 8008e5e:	68ba      	ldr	r2, [r7, #8]
 8008e60:	4413      	add	r3, r2
 8008e62:	687a      	ldr	r2, [r7, #4]
 8008e64:	429a      	cmp	r2, r3
 8008e66:	d108      	bne.n	8008e7a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8008e68:	68fb      	ldr	r3, [r7, #12]
 8008e6a:	685a      	ldr	r2, [r3, #4]
 8008e6c:	687b      	ldr	r3, [r7, #4]
 8008e6e:	685b      	ldr	r3, [r3, #4]
 8008e70:	441a      	add	r2, r3
 8008e72:	68fb      	ldr	r3, [r7, #12]
 8008e74:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8008e76:	68fb      	ldr	r3, [r7, #12]
 8008e78:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8008e7a:	687b      	ldr	r3, [r7, #4]
 8008e7c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8008e7e:	687b      	ldr	r3, [r7, #4]
 8008e80:	685b      	ldr	r3, [r3, #4]
 8008e82:	68ba      	ldr	r2, [r7, #8]
 8008e84:	441a      	add	r2, r3
 8008e86:	68fb      	ldr	r3, [r7, #12]
 8008e88:	681b      	ldr	r3, [r3, #0]
 8008e8a:	429a      	cmp	r2, r3
 8008e8c:	d118      	bne.n	8008ec0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8008e8e:	68fb      	ldr	r3, [r7, #12]
 8008e90:	681a      	ldr	r2, [r3, #0]
 8008e92:	4b15      	ldr	r3, [pc, #84]	; (8008ee8 <prvInsertBlockIntoFreeList+0xb0>)
 8008e94:	681b      	ldr	r3, [r3, #0]
 8008e96:	429a      	cmp	r2, r3
 8008e98:	d00d      	beq.n	8008eb6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8008e9a:	687b      	ldr	r3, [r7, #4]
 8008e9c:	685a      	ldr	r2, [r3, #4]
 8008e9e:	68fb      	ldr	r3, [r7, #12]
 8008ea0:	681b      	ldr	r3, [r3, #0]
 8008ea2:	685b      	ldr	r3, [r3, #4]
 8008ea4:	441a      	add	r2, r3
 8008ea6:	687b      	ldr	r3, [r7, #4]
 8008ea8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8008eaa:	68fb      	ldr	r3, [r7, #12]
 8008eac:	681b      	ldr	r3, [r3, #0]
 8008eae:	681a      	ldr	r2, [r3, #0]
 8008eb0:	687b      	ldr	r3, [r7, #4]
 8008eb2:	601a      	str	r2, [r3, #0]
 8008eb4:	e008      	b.n	8008ec8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8008eb6:	4b0c      	ldr	r3, [pc, #48]	; (8008ee8 <prvInsertBlockIntoFreeList+0xb0>)
 8008eb8:	681a      	ldr	r2, [r3, #0]
 8008eba:	687b      	ldr	r3, [r7, #4]
 8008ebc:	601a      	str	r2, [r3, #0]
 8008ebe:	e003      	b.n	8008ec8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8008ec0:	68fb      	ldr	r3, [r7, #12]
 8008ec2:	681a      	ldr	r2, [r3, #0]
 8008ec4:	687b      	ldr	r3, [r7, #4]
 8008ec6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8008ec8:	68fa      	ldr	r2, [r7, #12]
 8008eca:	687b      	ldr	r3, [r7, #4]
 8008ecc:	429a      	cmp	r2, r3
 8008ece:	d002      	beq.n	8008ed6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8008ed0:	68fb      	ldr	r3, [r7, #12]
 8008ed2:	687a      	ldr	r2, [r7, #4]
 8008ed4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008ed6:	bf00      	nop
 8008ed8:	3714      	adds	r7, #20
 8008eda:	46bd      	mov	sp, r7
 8008edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ee0:	4770      	bx	lr
 8008ee2:	bf00      	nop
 8008ee4:	20010610 	.word	0x20010610
 8008ee8:	20010618 	.word	0x20010618

08008eec <__errno>:
 8008eec:	4b01      	ldr	r3, [pc, #4]	; (8008ef4 <__errno+0x8>)
 8008eee:	6818      	ldr	r0, [r3, #0]
 8008ef0:	4770      	bx	lr
 8008ef2:	bf00      	nop
 8008ef4:	20000010 	.word	0x20000010

08008ef8 <std>:
 8008ef8:	2300      	movs	r3, #0
 8008efa:	b510      	push	{r4, lr}
 8008efc:	4604      	mov	r4, r0
 8008efe:	e9c0 3300 	strd	r3, r3, [r0]
 8008f02:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008f06:	6083      	str	r3, [r0, #8]
 8008f08:	8181      	strh	r1, [r0, #12]
 8008f0a:	6643      	str	r3, [r0, #100]	; 0x64
 8008f0c:	81c2      	strh	r2, [r0, #14]
 8008f0e:	6183      	str	r3, [r0, #24]
 8008f10:	4619      	mov	r1, r3
 8008f12:	2208      	movs	r2, #8
 8008f14:	305c      	adds	r0, #92	; 0x5c
 8008f16:	f000 f939 	bl	800918c <memset>
 8008f1a:	4b05      	ldr	r3, [pc, #20]	; (8008f30 <std+0x38>)
 8008f1c:	6263      	str	r3, [r4, #36]	; 0x24
 8008f1e:	4b05      	ldr	r3, [pc, #20]	; (8008f34 <std+0x3c>)
 8008f20:	62a3      	str	r3, [r4, #40]	; 0x28
 8008f22:	4b05      	ldr	r3, [pc, #20]	; (8008f38 <std+0x40>)
 8008f24:	62e3      	str	r3, [r4, #44]	; 0x2c
 8008f26:	4b05      	ldr	r3, [pc, #20]	; (8008f3c <std+0x44>)
 8008f28:	6224      	str	r4, [r4, #32]
 8008f2a:	6323      	str	r3, [r4, #48]	; 0x30
 8008f2c:	bd10      	pop	{r4, pc}
 8008f2e:	bf00      	nop
 8008f30:	08009d85 	.word	0x08009d85
 8008f34:	08009da7 	.word	0x08009da7
 8008f38:	08009ddf 	.word	0x08009ddf
 8008f3c:	08009e03 	.word	0x08009e03

08008f40 <_cleanup_r>:
 8008f40:	4901      	ldr	r1, [pc, #4]	; (8008f48 <_cleanup_r+0x8>)
 8008f42:	f000 b8af 	b.w	80090a4 <_fwalk_reent>
 8008f46:	bf00      	nop
 8008f48:	0800acf9 	.word	0x0800acf9

08008f4c <__sfmoreglue>:
 8008f4c:	b570      	push	{r4, r5, r6, lr}
 8008f4e:	1e4a      	subs	r2, r1, #1
 8008f50:	2568      	movs	r5, #104	; 0x68
 8008f52:	4355      	muls	r5, r2
 8008f54:	460e      	mov	r6, r1
 8008f56:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8008f5a:	f000 f96f 	bl	800923c <_malloc_r>
 8008f5e:	4604      	mov	r4, r0
 8008f60:	b140      	cbz	r0, 8008f74 <__sfmoreglue+0x28>
 8008f62:	2100      	movs	r1, #0
 8008f64:	e9c0 1600 	strd	r1, r6, [r0]
 8008f68:	300c      	adds	r0, #12
 8008f6a:	60a0      	str	r0, [r4, #8]
 8008f6c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8008f70:	f000 f90c 	bl	800918c <memset>
 8008f74:	4620      	mov	r0, r4
 8008f76:	bd70      	pop	{r4, r5, r6, pc}

08008f78 <__sfp_lock_acquire>:
 8008f78:	4801      	ldr	r0, [pc, #4]	; (8008f80 <__sfp_lock_acquire+0x8>)
 8008f7a:	f000 b8d8 	b.w	800912e <__retarget_lock_acquire_recursive>
 8008f7e:	bf00      	nop
 8008f80:	20010880 	.word	0x20010880

08008f84 <__sfp_lock_release>:
 8008f84:	4801      	ldr	r0, [pc, #4]	; (8008f8c <__sfp_lock_release+0x8>)
 8008f86:	f000 b8d3 	b.w	8009130 <__retarget_lock_release_recursive>
 8008f8a:	bf00      	nop
 8008f8c:	20010880 	.word	0x20010880

08008f90 <__sinit_lock_acquire>:
 8008f90:	4801      	ldr	r0, [pc, #4]	; (8008f98 <__sinit_lock_acquire+0x8>)
 8008f92:	f000 b8cc 	b.w	800912e <__retarget_lock_acquire_recursive>
 8008f96:	bf00      	nop
 8008f98:	2001087b 	.word	0x2001087b

08008f9c <__sinit_lock_release>:
 8008f9c:	4801      	ldr	r0, [pc, #4]	; (8008fa4 <__sinit_lock_release+0x8>)
 8008f9e:	f000 b8c7 	b.w	8009130 <__retarget_lock_release_recursive>
 8008fa2:	bf00      	nop
 8008fa4:	2001087b 	.word	0x2001087b

08008fa8 <__sinit>:
 8008fa8:	b510      	push	{r4, lr}
 8008faa:	4604      	mov	r4, r0
 8008fac:	f7ff fff0 	bl	8008f90 <__sinit_lock_acquire>
 8008fb0:	69a3      	ldr	r3, [r4, #24]
 8008fb2:	b11b      	cbz	r3, 8008fbc <__sinit+0x14>
 8008fb4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008fb8:	f7ff bff0 	b.w	8008f9c <__sinit_lock_release>
 8008fbc:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8008fc0:	6523      	str	r3, [r4, #80]	; 0x50
 8008fc2:	4b13      	ldr	r3, [pc, #76]	; (8009010 <__sinit+0x68>)
 8008fc4:	4a13      	ldr	r2, [pc, #76]	; (8009014 <__sinit+0x6c>)
 8008fc6:	681b      	ldr	r3, [r3, #0]
 8008fc8:	62a2      	str	r2, [r4, #40]	; 0x28
 8008fca:	42a3      	cmp	r3, r4
 8008fcc:	bf04      	itt	eq
 8008fce:	2301      	moveq	r3, #1
 8008fd0:	61a3      	streq	r3, [r4, #24]
 8008fd2:	4620      	mov	r0, r4
 8008fd4:	f000 f820 	bl	8009018 <__sfp>
 8008fd8:	6060      	str	r0, [r4, #4]
 8008fda:	4620      	mov	r0, r4
 8008fdc:	f000 f81c 	bl	8009018 <__sfp>
 8008fe0:	60a0      	str	r0, [r4, #8]
 8008fe2:	4620      	mov	r0, r4
 8008fe4:	f000 f818 	bl	8009018 <__sfp>
 8008fe8:	2200      	movs	r2, #0
 8008fea:	60e0      	str	r0, [r4, #12]
 8008fec:	2104      	movs	r1, #4
 8008fee:	6860      	ldr	r0, [r4, #4]
 8008ff0:	f7ff ff82 	bl	8008ef8 <std>
 8008ff4:	68a0      	ldr	r0, [r4, #8]
 8008ff6:	2201      	movs	r2, #1
 8008ff8:	2109      	movs	r1, #9
 8008ffa:	f7ff ff7d 	bl	8008ef8 <std>
 8008ffe:	68e0      	ldr	r0, [r4, #12]
 8009000:	2202      	movs	r2, #2
 8009002:	2112      	movs	r1, #18
 8009004:	f7ff ff78 	bl	8008ef8 <std>
 8009008:	2301      	movs	r3, #1
 800900a:	61a3      	str	r3, [r4, #24]
 800900c:	e7d2      	b.n	8008fb4 <__sinit+0xc>
 800900e:	bf00      	nop
 8009010:	0800be44 	.word	0x0800be44
 8009014:	08008f41 	.word	0x08008f41

08009018 <__sfp>:
 8009018:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800901a:	4607      	mov	r7, r0
 800901c:	f7ff ffac 	bl	8008f78 <__sfp_lock_acquire>
 8009020:	4b1e      	ldr	r3, [pc, #120]	; (800909c <__sfp+0x84>)
 8009022:	681e      	ldr	r6, [r3, #0]
 8009024:	69b3      	ldr	r3, [r6, #24]
 8009026:	b913      	cbnz	r3, 800902e <__sfp+0x16>
 8009028:	4630      	mov	r0, r6
 800902a:	f7ff ffbd 	bl	8008fa8 <__sinit>
 800902e:	3648      	adds	r6, #72	; 0x48
 8009030:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8009034:	3b01      	subs	r3, #1
 8009036:	d503      	bpl.n	8009040 <__sfp+0x28>
 8009038:	6833      	ldr	r3, [r6, #0]
 800903a:	b30b      	cbz	r3, 8009080 <__sfp+0x68>
 800903c:	6836      	ldr	r6, [r6, #0]
 800903e:	e7f7      	b.n	8009030 <__sfp+0x18>
 8009040:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8009044:	b9d5      	cbnz	r5, 800907c <__sfp+0x64>
 8009046:	4b16      	ldr	r3, [pc, #88]	; (80090a0 <__sfp+0x88>)
 8009048:	60e3      	str	r3, [r4, #12]
 800904a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800904e:	6665      	str	r5, [r4, #100]	; 0x64
 8009050:	f000 f86c 	bl	800912c <__retarget_lock_init_recursive>
 8009054:	f7ff ff96 	bl	8008f84 <__sfp_lock_release>
 8009058:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800905c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8009060:	6025      	str	r5, [r4, #0]
 8009062:	61a5      	str	r5, [r4, #24]
 8009064:	2208      	movs	r2, #8
 8009066:	4629      	mov	r1, r5
 8009068:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800906c:	f000 f88e 	bl	800918c <memset>
 8009070:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8009074:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8009078:	4620      	mov	r0, r4
 800907a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800907c:	3468      	adds	r4, #104	; 0x68
 800907e:	e7d9      	b.n	8009034 <__sfp+0x1c>
 8009080:	2104      	movs	r1, #4
 8009082:	4638      	mov	r0, r7
 8009084:	f7ff ff62 	bl	8008f4c <__sfmoreglue>
 8009088:	4604      	mov	r4, r0
 800908a:	6030      	str	r0, [r6, #0]
 800908c:	2800      	cmp	r0, #0
 800908e:	d1d5      	bne.n	800903c <__sfp+0x24>
 8009090:	f7ff ff78 	bl	8008f84 <__sfp_lock_release>
 8009094:	230c      	movs	r3, #12
 8009096:	603b      	str	r3, [r7, #0]
 8009098:	e7ee      	b.n	8009078 <__sfp+0x60>
 800909a:	bf00      	nop
 800909c:	0800be44 	.word	0x0800be44
 80090a0:	ffff0001 	.word	0xffff0001

080090a4 <_fwalk_reent>:
 80090a4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80090a8:	4606      	mov	r6, r0
 80090aa:	4688      	mov	r8, r1
 80090ac:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80090b0:	2700      	movs	r7, #0
 80090b2:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80090b6:	f1b9 0901 	subs.w	r9, r9, #1
 80090ba:	d505      	bpl.n	80090c8 <_fwalk_reent+0x24>
 80090bc:	6824      	ldr	r4, [r4, #0]
 80090be:	2c00      	cmp	r4, #0
 80090c0:	d1f7      	bne.n	80090b2 <_fwalk_reent+0xe>
 80090c2:	4638      	mov	r0, r7
 80090c4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80090c8:	89ab      	ldrh	r3, [r5, #12]
 80090ca:	2b01      	cmp	r3, #1
 80090cc:	d907      	bls.n	80090de <_fwalk_reent+0x3a>
 80090ce:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80090d2:	3301      	adds	r3, #1
 80090d4:	d003      	beq.n	80090de <_fwalk_reent+0x3a>
 80090d6:	4629      	mov	r1, r5
 80090d8:	4630      	mov	r0, r6
 80090da:	47c0      	blx	r8
 80090dc:	4307      	orrs	r7, r0
 80090de:	3568      	adds	r5, #104	; 0x68
 80090e0:	e7e9      	b.n	80090b6 <_fwalk_reent+0x12>
	...

080090e4 <__libc_init_array>:
 80090e4:	b570      	push	{r4, r5, r6, lr}
 80090e6:	4d0d      	ldr	r5, [pc, #52]	; (800911c <__libc_init_array+0x38>)
 80090e8:	4c0d      	ldr	r4, [pc, #52]	; (8009120 <__libc_init_array+0x3c>)
 80090ea:	1b64      	subs	r4, r4, r5
 80090ec:	10a4      	asrs	r4, r4, #2
 80090ee:	2600      	movs	r6, #0
 80090f0:	42a6      	cmp	r6, r4
 80090f2:	d109      	bne.n	8009108 <__libc_init_array+0x24>
 80090f4:	4d0b      	ldr	r5, [pc, #44]	; (8009124 <__libc_init_array+0x40>)
 80090f6:	4c0c      	ldr	r4, [pc, #48]	; (8009128 <__libc_init_array+0x44>)
 80090f8:	f002 fc74 	bl	800b9e4 <_init>
 80090fc:	1b64      	subs	r4, r4, r5
 80090fe:	10a4      	asrs	r4, r4, #2
 8009100:	2600      	movs	r6, #0
 8009102:	42a6      	cmp	r6, r4
 8009104:	d105      	bne.n	8009112 <__libc_init_array+0x2e>
 8009106:	bd70      	pop	{r4, r5, r6, pc}
 8009108:	f855 3b04 	ldr.w	r3, [r5], #4
 800910c:	4798      	blx	r3
 800910e:	3601      	adds	r6, #1
 8009110:	e7ee      	b.n	80090f0 <__libc_init_array+0xc>
 8009112:	f855 3b04 	ldr.w	r3, [r5], #4
 8009116:	4798      	blx	r3
 8009118:	3601      	adds	r6, #1
 800911a:	e7f2      	b.n	8009102 <__libc_init_array+0x1e>
 800911c:	0800c1cc 	.word	0x0800c1cc
 8009120:	0800c1cc 	.word	0x0800c1cc
 8009124:	0800c1cc 	.word	0x0800c1cc
 8009128:	0800c1d0 	.word	0x0800c1d0

0800912c <__retarget_lock_init_recursive>:
 800912c:	4770      	bx	lr

0800912e <__retarget_lock_acquire_recursive>:
 800912e:	4770      	bx	lr

08009130 <__retarget_lock_release_recursive>:
 8009130:	4770      	bx	lr
	...

08009134 <malloc>:
 8009134:	4b02      	ldr	r3, [pc, #8]	; (8009140 <malloc+0xc>)
 8009136:	4601      	mov	r1, r0
 8009138:	6818      	ldr	r0, [r3, #0]
 800913a:	f000 b87f 	b.w	800923c <_malloc_r>
 800913e:	bf00      	nop
 8009140:	20000010 	.word	0x20000010

08009144 <free>:
 8009144:	4b02      	ldr	r3, [pc, #8]	; (8009150 <free+0xc>)
 8009146:	4601      	mov	r1, r0
 8009148:	6818      	ldr	r0, [r3, #0]
 800914a:	f000 b827 	b.w	800919c <_free_r>
 800914e:	bf00      	nop
 8009150:	20000010 	.word	0x20000010

08009154 <memcmp>:
 8009154:	b530      	push	{r4, r5, lr}
 8009156:	3901      	subs	r1, #1
 8009158:	2400      	movs	r4, #0
 800915a:	42a2      	cmp	r2, r4
 800915c:	d101      	bne.n	8009162 <memcmp+0xe>
 800915e:	2000      	movs	r0, #0
 8009160:	e005      	b.n	800916e <memcmp+0x1a>
 8009162:	5d03      	ldrb	r3, [r0, r4]
 8009164:	3401      	adds	r4, #1
 8009166:	5d0d      	ldrb	r5, [r1, r4]
 8009168:	42ab      	cmp	r3, r5
 800916a:	d0f6      	beq.n	800915a <memcmp+0x6>
 800916c:	1b58      	subs	r0, r3, r5
 800916e:	bd30      	pop	{r4, r5, pc}

08009170 <memcpy>:
 8009170:	440a      	add	r2, r1
 8009172:	4291      	cmp	r1, r2
 8009174:	f100 33ff 	add.w	r3, r0, #4294967295
 8009178:	d100      	bne.n	800917c <memcpy+0xc>
 800917a:	4770      	bx	lr
 800917c:	b510      	push	{r4, lr}
 800917e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009182:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009186:	4291      	cmp	r1, r2
 8009188:	d1f9      	bne.n	800917e <memcpy+0xe>
 800918a:	bd10      	pop	{r4, pc}

0800918c <memset>:
 800918c:	4402      	add	r2, r0
 800918e:	4603      	mov	r3, r0
 8009190:	4293      	cmp	r3, r2
 8009192:	d100      	bne.n	8009196 <memset+0xa>
 8009194:	4770      	bx	lr
 8009196:	f803 1b01 	strb.w	r1, [r3], #1
 800919a:	e7f9      	b.n	8009190 <memset+0x4>

0800919c <_free_r>:
 800919c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800919e:	2900      	cmp	r1, #0
 80091a0:	d048      	beq.n	8009234 <_free_r+0x98>
 80091a2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80091a6:	9001      	str	r0, [sp, #4]
 80091a8:	2b00      	cmp	r3, #0
 80091aa:	f1a1 0404 	sub.w	r4, r1, #4
 80091ae:	bfb8      	it	lt
 80091b0:	18e4      	addlt	r4, r4, r3
 80091b2:	f001 fe57 	bl	800ae64 <__malloc_lock>
 80091b6:	4a20      	ldr	r2, [pc, #128]	; (8009238 <_free_r+0x9c>)
 80091b8:	9801      	ldr	r0, [sp, #4]
 80091ba:	6813      	ldr	r3, [r2, #0]
 80091bc:	4615      	mov	r5, r2
 80091be:	b933      	cbnz	r3, 80091ce <_free_r+0x32>
 80091c0:	6063      	str	r3, [r4, #4]
 80091c2:	6014      	str	r4, [r2, #0]
 80091c4:	b003      	add	sp, #12
 80091c6:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80091ca:	f001 be51 	b.w	800ae70 <__malloc_unlock>
 80091ce:	42a3      	cmp	r3, r4
 80091d0:	d90b      	bls.n	80091ea <_free_r+0x4e>
 80091d2:	6821      	ldr	r1, [r4, #0]
 80091d4:	1862      	adds	r2, r4, r1
 80091d6:	4293      	cmp	r3, r2
 80091d8:	bf04      	itt	eq
 80091da:	681a      	ldreq	r2, [r3, #0]
 80091dc:	685b      	ldreq	r3, [r3, #4]
 80091de:	6063      	str	r3, [r4, #4]
 80091e0:	bf04      	itt	eq
 80091e2:	1852      	addeq	r2, r2, r1
 80091e4:	6022      	streq	r2, [r4, #0]
 80091e6:	602c      	str	r4, [r5, #0]
 80091e8:	e7ec      	b.n	80091c4 <_free_r+0x28>
 80091ea:	461a      	mov	r2, r3
 80091ec:	685b      	ldr	r3, [r3, #4]
 80091ee:	b10b      	cbz	r3, 80091f4 <_free_r+0x58>
 80091f0:	42a3      	cmp	r3, r4
 80091f2:	d9fa      	bls.n	80091ea <_free_r+0x4e>
 80091f4:	6811      	ldr	r1, [r2, #0]
 80091f6:	1855      	adds	r5, r2, r1
 80091f8:	42a5      	cmp	r5, r4
 80091fa:	d10b      	bne.n	8009214 <_free_r+0x78>
 80091fc:	6824      	ldr	r4, [r4, #0]
 80091fe:	4421      	add	r1, r4
 8009200:	1854      	adds	r4, r2, r1
 8009202:	42a3      	cmp	r3, r4
 8009204:	6011      	str	r1, [r2, #0]
 8009206:	d1dd      	bne.n	80091c4 <_free_r+0x28>
 8009208:	681c      	ldr	r4, [r3, #0]
 800920a:	685b      	ldr	r3, [r3, #4]
 800920c:	6053      	str	r3, [r2, #4]
 800920e:	4421      	add	r1, r4
 8009210:	6011      	str	r1, [r2, #0]
 8009212:	e7d7      	b.n	80091c4 <_free_r+0x28>
 8009214:	d902      	bls.n	800921c <_free_r+0x80>
 8009216:	230c      	movs	r3, #12
 8009218:	6003      	str	r3, [r0, #0]
 800921a:	e7d3      	b.n	80091c4 <_free_r+0x28>
 800921c:	6825      	ldr	r5, [r4, #0]
 800921e:	1961      	adds	r1, r4, r5
 8009220:	428b      	cmp	r3, r1
 8009222:	bf04      	itt	eq
 8009224:	6819      	ldreq	r1, [r3, #0]
 8009226:	685b      	ldreq	r3, [r3, #4]
 8009228:	6063      	str	r3, [r4, #4]
 800922a:	bf04      	itt	eq
 800922c:	1949      	addeq	r1, r1, r5
 800922e:	6021      	streq	r1, [r4, #0]
 8009230:	6054      	str	r4, [r2, #4]
 8009232:	e7c7      	b.n	80091c4 <_free_r+0x28>
 8009234:	b003      	add	sp, #12
 8009236:	bd30      	pop	{r4, r5, pc}
 8009238:	20010628 	.word	0x20010628

0800923c <_malloc_r>:
 800923c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800923e:	1ccd      	adds	r5, r1, #3
 8009240:	f025 0503 	bic.w	r5, r5, #3
 8009244:	3508      	adds	r5, #8
 8009246:	2d0c      	cmp	r5, #12
 8009248:	bf38      	it	cc
 800924a:	250c      	movcc	r5, #12
 800924c:	2d00      	cmp	r5, #0
 800924e:	4606      	mov	r6, r0
 8009250:	db01      	blt.n	8009256 <_malloc_r+0x1a>
 8009252:	42a9      	cmp	r1, r5
 8009254:	d903      	bls.n	800925e <_malloc_r+0x22>
 8009256:	230c      	movs	r3, #12
 8009258:	6033      	str	r3, [r6, #0]
 800925a:	2000      	movs	r0, #0
 800925c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800925e:	f001 fe01 	bl	800ae64 <__malloc_lock>
 8009262:	4921      	ldr	r1, [pc, #132]	; (80092e8 <_malloc_r+0xac>)
 8009264:	680a      	ldr	r2, [r1, #0]
 8009266:	4614      	mov	r4, r2
 8009268:	b99c      	cbnz	r4, 8009292 <_malloc_r+0x56>
 800926a:	4f20      	ldr	r7, [pc, #128]	; (80092ec <_malloc_r+0xb0>)
 800926c:	683b      	ldr	r3, [r7, #0]
 800926e:	b923      	cbnz	r3, 800927a <_malloc_r+0x3e>
 8009270:	4621      	mov	r1, r4
 8009272:	4630      	mov	r0, r6
 8009274:	f000 fd76 	bl	8009d64 <_sbrk_r>
 8009278:	6038      	str	r0, [r7, #0]
 800927a:	4629      	mov	r1, r5
 800927c:	4630      	mov	r0, r6
 800927e:	f000 fd71 	bl	8009d64 <_sbrk_r>
 8009282:	1c43      	adds	r3, r0, #1
 8009284:	d123      	bne.n	80092ce <_malloc_r+0x92>
 8009286:	230c      	movs	r3, #12
 8009288:	6033      	str	r3, [r6, #0]
 800928a:	4630      	mov	r0, r6
 800928c:	f001 fdf0 	bl	800ae70 <__malloc_unlock>
 8009290:	e7e3      	b.n	800925a <_malloc_r+0x1e>
 8009292:	6823      	ldr	r3, [r4, #0]
 8009294:	1b5b      	subs	r3, r3, r5
 8009296:	d417      	bmi.n	80092c8 <_malloc_r+0x8c>
 8009298:	2b0b      	cmp	r3, #11
 800929a:	d903      	bls.n	80092a4 <_malloc_r+0x68>
 800929c:	6023      	str	r3, [r4, #0]
 800929e:	441c      	add	r4, r3
 80092a0:	6025      	str	r5, [r4, #0]
 80092a2:	e004      	b.n	80092ae <_malloc_r+0x72>
 80092a4:	6863      	ldr	r3, [r4, #4]
 80092a6:	42a2      	cmp	r2, r4
 80092a8:	bf0c      	ite	eq
 80092aa:	600b      	streq	r3, [r1, #0]
 80092ac:	6053      	strne	r3, [r2, #4]
 80092ae:	4630      	mov	r0, r6
 80092b0:	f001 fdde 	bl	800ae70 <__malloc_unlock>
 80092b4:	f104 000b 	add.w	r0, r4, #11
 80092b8:	1d23      	adds	r3, r4, #4
 80092ba:	f020 0007 	bic.w	r0, r0, #7
 80092be:	1ac2      	subs	r2, r0, r3
 80092c0:	d0cc      	beq.n	800925c <_malloc_r+0x20>
 80092c2:	1a1b      	subs	r3, r3, r0
 80092c4:	50a3      	str	r3, [r4, r2]
 80092c6:	e7c9      	b.n	800925c <_malloc_r+0x20>
 80092c8:	4622      	mov	r2, r4
 80092ca:	6864      	ldr	r4, [r4, #4]
 80092cc:	e7cc      	b.n	8009268 <_malloc_r+0x2c>
 80092ce:	1cc4      	adds	r4, r0, #3
 80092d0:	f024 0403 	bic.w	r4, r4, #3
 80092d4:	42a0      	cmp	r0, r4
 80092d6:	d0e3      	beq.n	80092a0 <_malloc_r+0x64>
 80092d8:	1a21      	subs	r1, r4, r0
 80092da:	4630      	mov	r0, r6
 80092dc:	f000 fd42 	bl	8009d64 <_sbrk_r>
 80092e0:	3001      	adds	r0, #1
 80092e2:	d1dd      	bne.n	80092a0 <_malloc_r+0x64>
 80092e4:	e7cf      	b.n	8009286 <_malloc_r+0x4a>
 80092e6:	bf00      	nop
 80092e8:	20010628 	.word	0x20010628
 80092ec:	2001062c 	.word	0x2001062c

080092f0 <__cvt>:
 80092f0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80092f2:	ed2d 8b02 	vpush	{d8}
 80092f6:	eeb0 8b40 	vmov.f64	d8, d0
 80092fa:	b085      	sub	sp, #20
 80092fc:	4617      	mov	r7, r2
 80092fe:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 8009300:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8009302:	ee18 2a90 	vmov	r2, s17
 8009306:	f025 0520 	bic.w	r5, r5, #32
 800930a:	2a00      	cmp	r2, #0
 800930c:	bfb6      	itet	lt
 800930e:	222d      	movlt	r2, #45	; 0x2d
 8009310:	2200      	movge	r2, #0
 8009312:	eeb1 8b40 	vneglt.f64	d8, d0
 8009316:	2d46      	cmp	r5, #70	; 0x46
 8009318:	460c      	mov	r4, r1
 800931a:	701a      	strb	r2, [r3, #0]
 800931c:	d004      	beq.n	8009328 <__cvt+0x38>
 800931e:	2d45      	cmp	r5, #69	; 0x45
 8009320:	d100      	bne.n	8009324 <__cvt+0x34>
 8009322:	3401      	adds	r4, #1
 8009324:	2102      	movs	r1, #2
 8009326:	e000      	b.n	800932a <__cvt+0x3a>
 8009328:	2103      	movs	r1, #3
 800932a:	ab03      	add	r3, sp, #12
 800932c:	9301      	str	r3, [sp, #4]
 800932e:	ab02      	add	r3, sp, #8
 8009330:	9300      	str	r3, [sp, #0]
 8009332:	4622      	mov	r2, r4
 8009334:	4633      	mov	r3, r6
 8009336:	eeb0 0b48 	vmov.f64	d0, d8
 800933a:	f000 fed5 	bl	800a0e8 <_dtoa_r>
 800933e:	2d47      	cmp	r5, #71	; 0x47
 8009340:	d109      	bne.n	8009356 <__cvt+0x66>
 8009342:	07fb      	lsls	r3, r7, #31
 8009344:	d407      	bmi.n	8009356 <__cvt+0x66>
 8009346:	9b03      	ldr	r3, [sp, #12]
 8009348:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800934a:	1a1b      	subs	r3, r3, r0
 800934c:	6013      	str	r3, [r2, #0]
 800934e:	b005      	add	sp, #20
 8009350:	ecbd 8b02 	vpop	{d8}
 8009354:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009356:	2d46      	cmp	r5, #70	; 0x46
 8009358:	eb00 0204 	add.w	r2, r0, r4
 800935c:	d10c      	bne.n	8009378 <__cvt+0x88>
 800935e:	7803      	ldrb	r3, [r0, #0]
 8009360:	2b30      	cmp	r3, #48	; 0x30
 8009362:	d107      	bne.n	8009374 <__cvt+0x84>
 8009364:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8009368:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800936c:	bf1c      	itt	ne
 800936e:	f1c4 0401 	rsbne	r4, r4, #1
 8009372:	6034      	strne	r4, [r6, #0]
 8009374:	6833      	ldr	r3, [r6, #0]
 8009376:	441a      	add	r2, r3
 8009378:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800937c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009380:	bf08      	it	eq
 8009382:	9203      	streq	r2, [sp, #12]
 8009384:	2130      	movs	r1, #48	; 0x30
 8009386:	9b03      	ldr	r3, [sp, #12]
 8009388:	4293      	cmp	r3, r2
 800938a:	d2dc      	bcs.n	8009346 <__cvt+0x56>
 800938c:	1c5c      	adds	r4, r3, #1
 800938e:	9403      	str	r4, [sp, #12]
 8009390:	7019      	strb	r1, [r3, #0]
 8009392:	e7f8      	b.n	8009386 <__cvt+0x96>

08009394 <__exponent>:
 8009394:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009396:	4603      	mov	r3, r0
 8009398:	2900      	cmp	r1, #0
 800939a:	bfb8      	it	lt
 800939c:	4249      	neglt	r1, r1
 800939e:	f803 2b02 	strb.w	r2, [r3], #2
 80093a2:	bfb4      	ite	lt
 80093a4:	222d      	movlt	r2, #45	; 0x2d
 80093a6:	222b      	movge	r2, #43	; 0x2b
 80093a8:	2909      	cmp	r1, #9
 80093aa:	7042      	strb	r2, [r0, #1]
 80093ac:	dd2a      	ble.n	8009404 <__exponent+0x70>
 80093ae:	f10d 0407 	add.w	r4, sp, #7
 80093b2:	46a4      	mov	ip, r4
 80093b4:	270a      	movs	r7, #10
 80093b6:	46a6      	mov	lr, r4
 80093b8:	460a      	mov	r2, r1
 80093ba:	fb91 f6f7 	sdiv	r6, r1, r7
 80093be:	fb07 1516 	mls	r5, r7, r6, r1
 80093c2:	3530      	adds	r5, #48	; 0x30
 80093c4:	2a63      	cmp	r2, #99	; 0x63
 80093c6:	f104 34ff 	add.w	r4, r4, #4294967295
 80093ca:	f80e 5c01 	strb.w	r5, [lr, #-1]
 80093ce:	4631      	mov	r1, r6
 80093d0:	dcf1      	bgt.n	80093b6 <__exponent+0x22>
 80093d2:	3130      	adds	r1, #48	; 0x30
 80093d4:	f1ae 0502 	sub.w	r5, lr, #2
 80093d8:	f804 1c01 	strb.w	r1, [r4, #-1]
 80093dc:	1c44      	adds	r4, r0, #1
 80093de:	4629      	mov	r1, r5
 80093e0:	4561      	cmp	r1, ip
 80093e2:	d30a      	bcc.n	80093fa <__exponent+0x66>
 80093e4:	f10d 0209 	add.w	r2, sp, #9
 80093e8:	eba2 020e 	sub.w	r2, r2, lr
 80093ec:	4565      	cmp	r5, ip
 80093ee:	bf88      	it	hi
 80093f0:	2200      	movhi	r2, #0
 80093f2:	4413      	add	r3, r2
 80093f4:	1a18      	subs	r0, r3, r0
 80093f6:	b003      	add	sp, #12
 80093f8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80093fa:	f811 2b01 	ldrb.w	r2, [r1], #1
 80093fe:	f804 2f01 	strb.w	r2, [r4, #1]!
 8009402:	e7ed      	b.n	80093e0 <__exponent+0x4c>
 8009404:	2330      	movs	r3, #48	; 0x30
 8009406:	3130      	adds	r1, #48	; 0x30
 8009408:	7083      	strb	r3, [r0, #2]
 800940a:	70c1      	strb	r1, [r0, #3]
 800940c:	1d03      	adds	r3, r0, #4
 800940e:	e7f1      	b.n	80093f4 <__exponent+0x60>

08009410 <_printf_float>:
 8009410:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009414:	b08b      	sub	sp, #44	; 0x2c
 8009416:	460c      	mov	r4, r1
 8009418:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 800941c:	4616      	mov	r6, r2
 800941e:	461f      	mov	r7, r3
 8009420:	4605      	mov	r5, r0
 8009422:	f001 fca5 	bl	800ad70 <_localeconv_r>
 8009426:	f8d0 b000 	ldr.w	fp, [r0]
 800942a:	4658      	mov	r0, fp
 800942c:	f7f6 ff08 	bl	8000240 <strlen>
 8009430:	2300      	movs	r3, #0
 8009432:	9308      	str	r3, [sp, #32]
 8009434:	f8d8 3000 	ldr.w	r3, [r8]
 8009438:	f894 9018 	ldrb.w	r9, [r4, #24]
 800943c:	6822      	ldr	r2, [r4, #0]
 800943e:	3307      	adds	r3, #7
 8009440:	f023 0307 	bic.w	r3, r3, #7
 8009444:	f103 0108 	add.w	r1, r3, #8
 8009448:	f8c8 1000 	str.w	r1, [r8]
 800944c:	4682      	mov	sl, r0
 800944e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8009452:	e9c4 0112 	strd	r0, r1, [r4, #72]	; 0x48
 8009456:	ed9f 7b98 	vldr	d7, [pc, #608]	; 80096b8 <_printf_float+0x2a8>
 800945a:	ed94 0b12 	vldr	d0, [r4, #72]	; 0x48
 800945e:	eeb0 6bc0 	vabs.f64	d6, d0
 8009462:	eeb4 6b47 	vcmp.f64	d6, d7
 8009466:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800946a:	dd24      	ble.n	80094b6 <_printf_float+0xa6>
 800946c:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8009470:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009474:	d502      	bpl.n	800947c <_printf_float+0x6c>
 8009476:	232d      	movs	r3, #45	; 0x2d
 8009478:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800947c:	4b90      	ldr	r3, [pc, #576]	; (80096c0 <_printf_float+0x2b0>)
 800947e:	4891      	ldr	r0, [pc, #580]	; (80096c4 <_printf_float+0x2b4>)
 8009480:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8009484:	bf94      	ite	ls
 8009486:	4698      	movls	r8, r3
 8009488:	4680      	movhi	r8, r0
 800948a:	2303      	movs	r3, #3
 800948c:	6123      	str	r3, [r4, #16]
 800948e:	f022 0204 	bic.w	r2, r2, #4
 8009492:	2300      	movs	r3, #0
 8009494:	6022      	str	r2, [r4, #0]
 8009496:	9304      	str	r3, [sp, #16]
 8009498:	9700      	str	r7, [sp, #0]
 800949a:	4633      	mov	r3, r6
 800949c:	aa09      	add	r2, sp, #36	; 0x24
 800949e:	4621      	mov	r1, r4
 80094a0:	4628      	mov	r0, r5
 80094a2:	f000 f9d3 	bl	800984c <_printf_common>
 80094a6:	3001      	adds	r0, #1
 80094a8:	f040 808a 	bne.w	80095c0 <_printf_float+0x1b0>
 80094ac:	f04f 30ff 	mov.w	r0, #4294967295
 80094b0:	b00b      	add	sp, #44	; 0x2c
 80094b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80094b6:	eeb4 0b40 	vcmp.f64	d0, d0
 80094ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80094be:	d709      	bvc.n	80094d4 <_printf_float+0xc4>
 80094c0:	ee10 3a90 	vmov	r3, s1
 80094c4:	2b00      	cmp	r3, #0
 80094c6:	bfbc      	itt	lt
 80094c8:	232d      	movlt	r3, #45	; 0x2d
 80094ca:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80094ce:	487e      	ldr	r0, [pc, #504]	; (80096c8 <_printf_float+0x2b8>)
 80094d0:	4b7e      	ldr	r3, [pc, #504]	; (80096cc <_printf_float+0x2bc>)
 80094d2:	e7d5      	b.n	8009480 <_printf_float+0x70>
 80094d4:	6863      	ldr	r3, [r4, #4]
 80094d6:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 80094da:	9104      	str	r1, [sp, #16]
 80094dc:	1c59      	adds	r1, r3, #1
 80094de:	d13c      	bne.n	800955a <_printf_float+0x14a>
 80094e0:	2306      	movs	r3, #6
 80094e2:	6063      	str	r3, [r4, #4]
 80094e4:	2300      	movs	r3, #0
 80094e6:	9303      	str	r3, [sp, #12]
 80094e8:	ab08      	add	r3, sp, #32
 80094ea:	e9cd 9301 	strd	r9, r3, [sp, #4]
 80094ee:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80094f2:	ab07      	add	r3, sp, #28
 80094f4:	6861      	ldr	r1, [r4, #4]
 80094f6:	9300      	str	r3, [sp, #0]
 80094f8:	6022      	str	r2, [r4, #0]
 80094fa:	f10d 031b 	add.w	r3, sp, #27
 80094fe:	4628      	mov	r0, r5
 8009500:	f7ff fef6 	bl	80092f0 <__cvt>
 8009504:	9b04      	ldr	r3, [sp, #16]
 8009506:	9907      	ldr	r1, [sp, #28]
 8009508:	2b47      	cmp	r3, #71	; 0x47
 800950a:	4680      	mov	r8, r0
 800950c:	d108      	bne.n	8009520 <_printf_float+0x110>
 800950e:	1cc8      	adds	r0, r1, #3
 8009510:	db02      	blt.n	8009518 <_printf_float+0x108>
 8009512:	6863      	ldr	r3, [r4, #4]
 8009514:	4299      	cmp	r1, r3
 8009516:	dd41      	ble.n	800959c <_printf_float+0x18c>
 8009518:	f1a9 0902 	sub.w	r9, r9, #2
 800951c:	fa5f f989 	uxtb.w	r9, r9
 8009520:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8009524:	d820      	bhi.n	8009568 <_printf_float+0x158>
 8009526:	3901      	subs	r1, #1
 8009528:	464a      	mov	r2, r9
 800952a:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800952e:	9107      	str	r1, [sp, #28]
 8009530:	f7ff ff30 	bl	8009394 <__exponent>
 8009534:	9a08      	ldr	r2, [sp, #32]
 8009536:	9004      	str	r0, [sp, #16]
 8009538:	1813      	adds	r3, r2, r0
 800953a:	2a01      	cmp	r2, #1
 800953c:	6123      	str	r3, [r4, #16]
 800953e:	dc02      	bgt.n	8009546 <_printf_float+0x136>
 8009540:	6822      	ldr	r2, [r4, #0]
 8009542:	07d2      	lsls	r2, r2, #31
 8009544:	d501      	bpl.n	800954a <_printf_float+0x13a>
 8009546:	3301      	adds	r3, #1
 8009548:	6123      	str	r3, [r4, #16]
 800954a:	f89d 301b 	ldrb.w	r3, [sp, #27]
 800954e:	2b00      	cmp	r3, #0
 8009550:	d0a2      	beq.n	8009498 <_printf_float+0x88>
 8009552:	232d      	movs	r3, #45	; 0x2d
 8009554:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009558:	e79e      	b.n	8009498 <_printf_float+0x88>
 800955a:	9904      	ldr	r1, [sp, #16]
 800955c:	2947      	cmp	r1, #71	; 0x47
 800955e:	d1c1      	bne.n	80094e4 <_printf_float+0xd4>
 8009560:	2b00      	cmp	r3, #0
 8009562:	d1bf      	bne.n	80094e4 <_printf_float+0xd4>
 8009564:	2301      	movs	r3, #1
 8009566:	e7bc      	b.n	80094e2 <_printf_float+0xd2>
 8009568:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 800956c:	d118      	bne.n	80095a0 <_printf_float+0x190>
 800956e:	2900      	cmp	r1, #0
 8009570:	6863      	ldr	r3, [r4, #4]
 8009572:	dd0b      	ble.n	800958c <_printf_float+0x17c>
 8009574:	6121      	str	r1, [r4, #16]
 8009576:	b913      	cbnz	r3, 800957e <_printf_float+0x16e>
 8009578:	6822      	ldr	r2, [r4, #0]
 800957a:	07d0      	lsls	r0, r2, #31
 800957c:	d502      	bpl.n	8009584 <_printf_float+0x174>
 800957e:	3301      	adds	r3, #1
 8009580:	440b      	add	r3, r1
 8009582:	6123      	str	r3, [r4, #16]
 8009584:	2300      	movs	r3, #0
 8009586:	65a1      	str	r1, [r4, #88]	; 0x58
 8009588:	9304      	str	r3, [sp, #16]
 800958a:	e7de      	b.n	800954a <_printf_float+0x13a>
 800958c:	b913      	cbnz	r3, 8009594 <_printf_float+0x184>
 800958e:	6822      	ldr	r2, [r4, #0]
 8009590:	07d2      	lsls	r2, r2, #31
 8009592:	d501      	bpl.n	8009598 <_printf_float+0x188>
 8009594:	3302      	adds	r3, #2
 8009596:	e7f4      	b.n	8009582 <_printf_float+0x172>
 8009598:	2301      	movs	r3, #1
 800959a:	e7f2      	b.n	8009582 <_printf_float+0x172>
 800959c:	f04f 0967 	mov.w	r9, #103	; 0x67
 80095a0:	9b08      	ldr	r3, [sp, #32]
 80095a2:	4299      	cmp	r1, r3
 80095a4:	db05      	blt.n	80095b2 <_printf_float+0x1a2>
 80095a6:	6823      	ldr	r3, [r4, #0]
 80095a8:	6121      	str	r1, [r4, #16]
 80095aa:	07d8      	lsls	r0, r3, #31
 80095ac:	d5ea      	bpl.n	8009584 <_printf_float+0x174>
 80095ae:	1c4b      	adds	r3, r1, #1
 80095b0:	e7e7      	b.n	8009582 <_printf_float+0x172>
 80095b2:	2900      	cmp	r1, #0
 80095b4:	bfd4      	ite	le
 80095b6:	f1c1 0202 	rsble	r2, r1, #2
 80095ba:	2201      	movgt	r2, #1
 80095bc:	4413      	add	r3, r2
 80095be:	e7e0      	b.n	8009582 <_printf_float+0x172>
 80095c0:	6823      	ldr	r3, [r4, #0]
 80095c2:	055a      	lsls	r2, r3, #21
 80095c4:	d407      	bmi.n	80095d6 <_printf_float+0x1c6>
 80095c6:	6923      	ldr	r3, [r4, #16]
 80095c8:	4642      	mov	r2, r8
 80095ca:	4631      	mov	r1, r6
 80095cc:	4628      	mov	r0, r5
 80095ce:	47b8      	blx	r7
 80095d0:	3001      	adds	r0, #1
 80095d2:	d12a      	bne.n	800962a <_printf_float+0x21a>
 80095d4:	e76a      	b.n	80094ac <_printf_float+0x9c>
 80095d6:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 80095da:	f240 80e2 	bls.w	80097a2 <_printf_float+0x392>
 80095de:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 80095e2:	eeb5 7b40 	vcmp.f64	d7, #0.0
 80095e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80095ea:	d133      	bne.n	8009654 <_printf_float+0x244>
 80095ec:	4a38      	ldr	r2, [pc, #224]	; (80096d0 <_printf_float+0x2c0>)
 80095ee:	2301      	movs	r3, #1
 80095f0:	4631      	mov	r1, r6
 80095f2:	4628      	mov	r0, r5
 80095f4:	47b8      	blx	r7
 80095f6:	3001      	adds	r0, #1
 80095f8:	f43f af58 	beq.w	80094ac <_printf_float+0x9c>
 80095fc:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8009600:	429a      	cmp	r2, r3
 8009602:	db02      	blt.n	800960a <_printf_float+0x1fa>
 8009604:	6823      	ldr	r3, [r4, #0]
 8009606:	07d8      	lsls	r0, r3, #31
 8009608:	d50f      	bpl.n	800962a <_printf_float+0x21a>
 800960a:	4653      	mov	r3, sl
 800960c:	465a      	mov	r2, fp
 800960e:	4631      	mov	r1, r6
 8009610:	4628      	mov	r0, r5
 8009612:	47b8      	blx	r7
 8009614:	3001      	adds	r0, #1
 8009616:	f43f af49 	beq.w	80094ac <_printf_float+0x9c>
 800961a:	f04f 0800 	mov.w	r8, #0
 800961e:	f104 091a 	add.w	r9, r4, #26
 8009622:	9b08      	ldr	r3, [sp, #32]
 8009624:	3b01      	subs	r3, #1
 8009626:	4543      	cmp	r3, r8
 8009628:	dc09      	bgt.n	800963e <_printf_float+0x22e>
 800962a:	6823      	ldr	r3, [r4, #0]
 800962c:	079b      	lsls	r3, r3, #30
 800962e:	f100 8108 	bmi.w	8009842 <_printf_float+0x432>
 8009632:	68e0      	ldr	r0, [r4, #12]
 8009634:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009636:	4298      	cmp	r0, r3
 8009638:	bfb8      	it	lt
 800963a:	4618      	movlt	r0, r3
 800963c:	e738      	b.n	80094b0 <_printf_float+0xa0>
 800963e:	2301      	movs	r3, #1
 8009640:	464a      	mov	r2, r9
 8009642:	4631      	mov	r1, r6
 8009644:	4628      	mov	r0, r5
 8009646:	47b8      	blx	r7
 8009648:	3001      	adds	r0, #1
 800964a:	f43f af2f 	beq.w	80094ac <_printf_float+0x9c>
 800964e:	f108 0801 	add.w	r8, r8, #1
 8009652:	e7e6      	b.n	8009622 <_printf_float+0x212>
 8009654:	9b07      	ldr	r3, [sp, #28]
 8009656:	2b00      	cmp	r3, #0
 8009658:	dc3c      	bgt.n	80096d4 <_printf_float+0x2c4>
 800965a:	4a1d      	ldr	r2, [pc, #116]	; (80096d0 <_printf_float+0x2c0>)
 800965c:	2301      	movs	r3, #1
 800965e:	4631      	mov	r1, r6
 8009660:	4628      	mov	r0, r5
 8009662:	47b8      	blx	r7
 8009664:	3001      	adds	r0, #1
 8009666:	f43f af21 	beq.w	80094ac <_printf_float+0x9c>
 800966a:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 800966e:	4313      	orrs	r3, r2
 8009670:	d102      	bne.n	8009678 <_printf_float+0x268>
 8009672:	6823      	ldr	r3, [r4, #0]
 8009674:	07d9      	lsls	r1, r3, #31
 8009676:	d5d8      	bpl.n	800962a <_printf_float+0x21a>
 8009678:	4653      	mov	r3, sl
 800967a:	465a      	mov	r2, fp
 800967c:	4631      	mov	r1, r6
 800967e:	4628      	mov	r0, r5
 8009680:	47b8      	blx	r7
 8009682:	3001      	adds	r0, #1
 8009684:	f43f af12 	beq.w	80094ac <_printf_float+0x9c>
 8009688:	f04f 0900 	mov.w	r9, #0
 800968c:	f104 0a1a 	add.w	sl, r4, #26
 8009690:	9b07      	ldr	r3, [sp, #28]
 8009692:	425b      	negs	r3, r3
 8009694:	454b      	cmp	r3, r9
 8009696:	dc01      	bgt.n	800969c <_printf_float+0x28c>
 8009698:	9b08      	ldr	r3, [sp, #32]
 800969a:	e795      	b.n	80095c8 <_printf_float+0x1b8>
 800969c:	2301      	movs	r3, #1
 800969e:	4652      	mov	r2, sl
 80096a0:	4631      	mov	r1, r6
 80096a2:	4628      	mov	r0, r5
 80096a4:	47b8      	blx	r7
 80096a6:	3001      	adds	r0, #1
 80096a8:	f43f af00 	beq.w	80094ac <_printf_float+0x9c>
 80096ac:	f109 0901 	add.w	r9, r9, #1
 80096b0:	e7ee      	b.n	8009690 <_printf_float+0x280>
 80096b2:	bf00      	nop
 80096b4:	f3af 8000 	nop.w
 80096b8:	ffffffff 	.word	0xffffffff
 80096bc:	7fefffff 	.word	0x7fefffff
 80096c0:	0800be48 	.word	0x0800be48
 80096c4:	0800be4c 	.word	0x0800be4c
 80096c8:	0800be54 	.word	0x0800be54
 80096cc:	0800be50 	.word	0x0800be50
 80096d0:	0800be58 	.word	0x0800be58
 80096d4:	9a08      	ldr	r2, [sp, #32]
 80096d6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80096d8:	429a      	cmp	r2, r3
 80096da:	bfa8      	it	ge
 80096dc:	461a      	movge	r2, r3
 80096de:	2a00      	cmp	r2, #0
 80096e0:	4691      	mov	r9, r2
 80096e2:	dc38      	bgt.n	8009756 <_printf_float+0x346>
 80096e4:	2300      	movs	r3, #0
 80096e6:	9305      	str	r3, [sp, #20]
 80096e8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80096ec:	f104 021a 	add.w	r2, r4, #26
 80096f0:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80096f2:	9905      	ldr	r1, [sp, #20]
 80096f4:	9304      	str	r3, [sp, #16]
 80096f6:	eba3 0309 	sub.w	r3, r3, r9
 80096fa:	428b      	cmp	r3, r1
 80096fc:	dc33      	bgt.n	8009766 <_printf_float+0x356>
 80096fe:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8009702:	429a      	cmp	r2, r3
 8009704:	db3c      	blt.n	8009780 <_printf_float+0x370>
 8009706:	6823      	ldr	r3, [r4, #0]
 8009708:	07da      	lsls	r2, r3, #31
 800970a:	d439      	bmi.n	8009780 <_printf_float+0x370>
 800970c:	9a08      	ldr	r2, [sp, #32]
 800970e:	9b04      	ldr	r3, [sp, #16]
 8009710:	9907      	ldr	r1, [sp, #28]
 8009712:	1ad3      	subs	r3, r2, r3
 8009714:	eba2 0901 	sub.w	r9, r2, r1
 8009718:	4599      	cmp	r9, r3
 800971a:	bfa8      	it	ge
 800971c:	4699      	movge	r9, r3
 800971e:	f1b9 0f00 	cmp.w	r9, #0
 8009722:	dc35      	bgt.n	8009790 <_printf_float+0x380>
 8009724:	f04f 0800 	mov.w	r8, #0
 8009728:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800972c:	f104 0a1a 	add.w	sl, r4, #26
 8009730:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8009734:	1a9b      	subs	r3, r3, r2
 8009736:	eba3 0309 	sub.w	r3, r3, r9
 800973a:	4543      	cmp	r3, r8
 800973c:	f77f af75 	ble.w	800962a <_printf_float+0x21a>
 8009740:	2301      	movs	r3, #1
 8009742:	4652      	mov	r2, sl
 8009744:	4631      	mov	r1, r6
 8009746:	4628      	mov	r0, r5
 8009748:	47b8      	blx	r7
 800974a:	3001      	adds	r0, #1
 800974c:	f43f aeae 	beq.w	80094ac <_printf_float+0x9c>
 8009750:	f108 0801 	add.w	r8, r8, #1
 8009754:	e7ec      	b.n	8009730 <_printf_float+0x320>
 8009756:	4613      	mov	r3, r2
 8009758:	4631      	mov	r1, r6
 800975a:	4642      	mov	r2, r8
 800975c:	4628      	mov	r0, r5
 800975e:	47b8      	blx	r7
 8009760:	3001      	adds	r0, #1
 8009762:	d1bf      	bne.n	80096e4 <_printf_float+0x2d4>
 8009764:	e6a2      	b.n	80094ac <_printf_float+0x9c>
 8009766:	2301      	movs	r3, #1
 8009768:	4631      	mov	r1, r6
 800976a:	4628      	mov	r0, r5
 800976c:	9204      	str	r2, [sp, #16]
 800976e:	47b8      	blx	r7
 8009770:	3001      	adds	r0, #1
 8009772:	f43f ae9b 	beq.w	80094ac <_printf_float+0x9c>
 8009776:	9b05      	ldr	r3, [sp, #20]
 8009778:	9a04      	ldr	r2, [sp, #16]
 800977a:	3301      	adds	r3, #1
 800977c:	9305      	str	r3, [sp, #20]
 800977e:	e7b7      	b.n	80096f0 <_printf_float+0x2e0>
 8009780:	4653      	mov	r3, sl
 8009782:	465a      	mov	r2, fp
 8009784:	4631      	mov	r1, r6
 8009786:	4628      	mov	r0, r5
 8009788:	47b8      	blx	r7
 800978a:	3001      	adds	r0, #1
 800978c:	d1be      	bne.n	800970c <_printf_float+0x2fc>
 800978e:	e68d      	b.n	80094ac <_printf_float+0x9c>
 8009790:	9a04      	ldr	r2, [sp, #16]
 8009792:	464b      	mov	r3, r9
 8009794:	4442      	add	r2, r8
 8009796:	4631      	mov	r1, r6
 8009798:	4628      	mov	r0, r5
 800979a:	47b8      	blx	r7
 800979c:	3001      	adds	r0, #1
 800979e:	d1c1      	bne.n	8009724 <_printf_float+0x314>
 80097a0:	e684      	b.n	80094ac <_printf_float+0x9c>
 80097a2:	9a08      	ldr	r2, [sp, #32]
 80097a4:	2a01      	cmp	r2, #1
 80097a6:	dc01      	bgt.n	80097ac <_printf_float+0x39c>
 80097a8:	07db      	lsls	r3, r3, #31
 80097aa:	d537      	bpl.n	800981c <_printf_float+0x40c>
 80097ac:	2301      	movs	r3, #1
 80097ae:	4642      	mov	r2, r8
 80097b0:	4631      	mov	r1, r6
 80097b2:	4628      	mov	r0, r5
 80097b4:	47b8      	blx	r7
 80097b6:	3001      	adds	r0, #1
 80097b8:	f43f ae78 	beq.w	80094ac <_printf_float+0x9c>
 80097bc:	4653      	mov	r3, sl
 80097be:	465a      	mov	r2, fp
 80097c0:	4631      	mov	r1, r6
 80097c2:	4628      	mov	r0, r5
 80097c4:	47b8      	blx	r7
 80097c6:	3001      	adds	r0, #1
 80097c8:	f43f ae70 	beq.w	80094ac <_printf_float+0x9c>
 80097cc:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 80097d0:	eeb5 7b40 	vcmp.f64	d7, #0.0
 80097d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80097d8:	d01b      	beq.n	8009812 <_printf_float+0x402>
 80097da:	9b08      	ldr	r3, [sp, #32]
 80097dc:	f108 0201 	add.w	r2, r8, #1
 80097e0:	3b01      	subs	r3, #1
 80097e2:	4631      	mov	r1, r6
 80097e4:	4628      	mov	r0, r5
 80097e6:	47b8      	blx	r7
 80097e8:	3001      	adds	r0, #1
 80097ea:	d10e      	bne.n	800980a <_printf_float+0x3fa>
 80097ec:	e65e      	b.n	80094ac <_printf_float+0x9c>
 80097ee:	2301      	movs	r3, #1
 80097f0:	464a      	mov	r2, r9
 80097f2:	4631      	mov	r1, r6
 80097f4:	4628      	mov	r0, r5
 80097f6:	47b8      	blx	r7
 80097f8:	3001      	adds	r0, #1
 80097fa:	f43f ae57 	beq.w	80094ac <_printf_float+0x9c>
 80097fe:	f108 0801 	add.w	r8, r8, #1
 8009802:	9b08      	ldr	r3, [sp, #32]
 8009804:	3b01      	subs	r3, #1
 8009806:	4543      	cmp	r3, r8
 8009808:	dcf1      	bgt.n	80097ee <_printf_float+0x3de>
 800980a:	9b04      	ldr	r3, [sp, #16]
 800980c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8009810:	e6db      	b.n	80095ca <_printf_float+0x1ba>
 8009812:	f04f 0800 	mov.w	r8, #0
 8009816:	f104 091a 	add.w	r9, r4, #26
 800981a:	e7f2      	b.n	8009802 <_printf_float+0x3f2>
 800981c:	2301      	movs	r3, #1
 800981e:	4642      	mov	r2, r8
 8009820:	e7df      	b.n	80097e2 <_printf_float+0x3d2>
 8009822:	2301      	movs	r3, #1
 8009824:	464a      	mov	r2, r9
 8009826:	4631      	mov	r1, r6
 8009828:	4628      	mov	r0, r5
 800982a:	47b8      	blx	r7
 800982c:	3001      	adds	r0, #1
 800982e:	f43f ae3d 	beq.w	80094ac <_printf_float+0x9c>
 8009832:	f108 0801 	add.w	r8, r8, #1
 8009836:	68e3      	ldr	r3, [r4, #12]
 8009838:	9909      	ldr	r1, [sp, #36]	; 0x24
 800983a:	1a5b      	subs	r3, r3, r1
 800983c:	4543      	cmp	r3, r8
 800983e:	dcf0      	bgt.n	8009822 <_printf_float+0x412>
 8009840:	e6f7      	b.n	8009632 <_printf_float+0x222>
 8009842:	f04f 0800 	mov.w	r8, #0
 8009846:	f104 0919 	add.w	r9, r4, #25
 800984a:	e7f4      	b.n	8009836 <_printf_float+0x426>

0800984c <_printf_common>:
 800984c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009850:	4616      	mov	r6, r2
 8009852:	4699      	mov	r9, r3
 8009854:	688a      	ldr	r2, [r1, #8]
 8009856:	690b      	ldr	r3, [r1, #16]
 8009858:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800985c:	4293      	cmp	r3, r2
 800985e:	bfb8      	it	lt
 8009860:	4613      	movlt	r3, r2
 8009862:	6033      	str	r3, [r6, #0]
 8009864:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8009868:	4607      	mov	r7, r0
 800986a:	460c      	mov	r4, r1
 800986c:	b10a      	cbz	r2, 8009872 <_printf_common+0x26>
 800986e:	3301      	adds	r3, #1
 8009870:	6033      	str	r3, [r6, #0]
 8009872:	6823      	ldr	r3, [r4, #0]
 8009874:	0699      	lsls	r1, r3, #26
 8009876:	bf42      	ittt	mi
 8009878:	6833      	ldrmi	r3, [r6, #0]
 800987a:	3302      	addmi	r3, #2
 800987c:	6033      	strmi	r3, [r6, #0]
 800987e:	6825      	ldr	r5, [r4, #0]
 8009880:	f015 0506 	ands.w	r5, r5, #6
 8009884:	d106      	bne.n	8009894 <_printf_common+0x48>
 8009886:	f104 0a19 	add.w	sl, r4, #25
 800988a:	68e3      	ldr	r3, [r4, #12]
 800988c:	6832      	ldr	r2, [r6, #0]
 800988e:	1a9b      	subs	r3, r3, r2
 8009890:	42ab      	cmp	r3, r5
 8009892:	dc26      	bgt.n	80098e2 <_printf_common+0x96>
 8009894:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8009898:	1e13      	subs	r3, r2, #0
 800989a:	6822      	ldr	r2, [r4, #0]
 800989c:	bf18      	it	ne
 800989e:	2301      	movne	r3, #1
 80098a0:	0692      	lsls	r2, r2, #26
 80098a2:	d42b      	bmi.n	80098fc <_printf_common+0xb0>
 80098a4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80098a8:	4649      	mov	r1, r9
 80098aa:	4638      	mov	r0, r7
 80098ac:	47c0      	blx	r8
 80098ae:	3001      	adds	r0, #1
 80098b0:	d01e      	beq.n	80098f0 <_printf_common+0xa4>
 80098b2:	6823      	ldr	r3, [r4, #0]
 80098b4:	68e5      	ldr	r5, [r4, #12]
 80098b6:	6832      	ldr	r2, [r6, #0]
 80098b8:	f003 0306 	and.w	r3, r3, #6
 80098bc:	2b04      	cmp	r3, #4
 80098be:	bf08      	it	eq
 80098c0:	1aad      	subeq	r5, r5, r2
 80098c2:	68a3      	ldr	r3, [r4, #8]
 80098c4:	6922      	ldr	r2, [r4, #16]
 80098c6:	bf0c      	ite	eq
 80098c8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80098cc:	2500      	movne	r5, #0
 80098ce:	4293      	cmp	r3, r2
 80098d0:	bfc4      	itt	gt
 80098d2:	1a9b      	subgt	r3, r3, r2
 80098d4:	18ed      	addgt	r5, r5, r3
 80098d6:	2600      	movs	r6, #0
 80098d8:	341a      	adds	r4, #26
 80098da:	42b5      	cmp	r5, r6
 80098dc:	d11a      	bne.n	8009914 <_printf_common+0xc8>
 80098de:	2000      	movs	r0, #0
 80098e0:	e008      	b.n	80098f4 <_printf_common+0xa8>
 80098e2:	2301      	movs	r3, #1
 80098e4:	4652      	mov	r2, sl
 80098e6:	4649      	mov	r1, r9
 80098e8:	4638      	mov	r0, r7
 80098ea:	47c0      	blx	r8
 80098ec:	3001      	adds	r0, #1
 80098ee:	d103      	bne.n	80098f8 <_printf_common+0xac>
 80098f0:	f04f 30ff 	mov.w	r0, #4294967295
 80098f4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80098f8:	3501      	adds	r5, #1
 80098fa:	e7c6      	b.n	800988a <_printf_common+0x3e>
 80098fc:	18e1      	adds	r1, r4, r3
 80098fe:	1c5a      	adds	r2, r3, #1
 8009900:	2030      	movs	r0, #48	; 0x30
 8009902:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8009906:	4422      	add	r2, r4
 8009908:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800990c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8009910:	3302      	adds	r3, #2
 8009912:	e7c7      	b.n	80098a4 <_printf_common+0x58>
 8009914:	2301      	movs	r3, #1
 8009916:	4622      	mov	r2, r4
 8009918:	4649      	mov	r1, r9
 800991a:	4638      	mov	r0, r7
 800991c:	47c0      	blx	r8
 800991e:	3001      	adds	r0, #1
 8009920:	d0e6      	beq.n	80098f0 <_printf_common+0xa4>
 8009922:	3601      	adds	r6, #1
 8009924:	e7d9      	b.n	80098da <_printf_common+0x8e>
	...

08009928 <_printf_i>:
 8009928:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800992c:	460c      	mov	r4, r1
 800992e:	4691      	mov	r9, r2
 8009930:	7e27      	ldrb	r7, [r4, #24]
 8009932:	990c      	ldr	r1, [sp, #48]	; 0x30
 8009934:	2f78      	cmp	r7, #120	; 0x78
 8009936:	4680      	mov	r8, r0
 8009938:	469a      	mov	sl, r3
 800993a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800993e:	d807      	bhi.n	8009950 <_printf_i+0x28>
 8009940:	2f62      	cmp	r7, #98	; 0x62
 8009942:	d80a      	bhi.n	800995a <_printf_i+0x32>
 8009944:	2f00      	cmp	r7, #0
 8009946:	f000 80d8 	beq.w	8009afa <_printf_i+0x1d2>
 800994a:	2f58      	cmp	r7, #88	; 0x58
 800994c:	f000 80a3 	beq.w	8009a96 <_printf_i+0x16e>
 8009950:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8009954:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8009958:	e03a      	b.n	80099d0 <_printf_i+0xa8>
 800995a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800995e:	2b15      	cmp	r3, #21
 8009960:	d8f6      	bhi.n	8009950 <_printf_i+0x28>
 8009962:	a001      	add	r0, pc, #4	; (adr r0, 8009968 <_printf_i+0x40>)
 8009964:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8009968:	080099c1 	.word	0x080099c1
 800996c:	080099d5 	.word	0x080099d5
 8009970:	08009951 	.word	0x08009951
 8009974:	08009951 	.word	0x08009951
 8009978:	08009951 	.word	0x08009951
 800997c:	08009951 	.word	0x08009951
 8009980:	080099d5 	.word	0x080099d5
 8009984:	08009951 	.word	0x08009951
 8009988:	08009951 	.word	0x08009951
 800998c:	08009951 	.word	0x08009951
 8009990:	08009951 	.word	0x08009951
 8009994:	08009ae1 	.word	0x08009ae1
 8009998:	08009a05 	.word	0x08009a05
 800999c:	08009ac3 	.word	0x08009ac3
 80099a0:	08009951 	.word	0x08009951
 80099a4:	08009951 	.word	0x08009951
 80099a8:	08009b03 	.word	0x08009b03
 80099ac:	08009951 	.word	0x08009951
 80099b0:	08009a05 	.word	0x08009a05
 80099b4:	08009951 	.word	0x08009951
 80099b8:	08009951 	.word	0x08009951
 80099bc:	08009acb 	.word	0x08009acb
 80099c0:	680b      	ldr	r3, [r1, #0]
 80099c2:	1d1a      	adds	r2, r3, #4
 80099c4:	681b      	ldr	r3, [r3, #0]
 80099c6:	600a      	str	r2, [r1, #0]
 80099c8:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80099cc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80099d0:	2301      	movs	r3, #1
 80099d2:	e0a3      	b.n	8009b1c <_printf_i+0x1f4>
 80099d4:	6825      	ldr	r5, [r4, #0]
 80099d6:	6808      	ldr	r0, [r1, #0]
 80099d8:	062e      	lsls	r6, r5, #24
 80099da:	f100 0304 	add.w	r3, r0, #4
 80099de:	d50a      	bpl.n	80099f6 <_printf_i+0xce>
 80099e0:	6805      	ldr	r5, [r0, #0]
 80099e2:	600b      	str	r3, [r1, #0]
 80099e4:	2d00      	cmp	r5, #0
 80099e6:	da03      	bge.n	80099f0 <_printf_i+0xc8>
 80099e8:	232d      	movs	r3, #45	; 0x2d
 80099ea:	426d      	negs	r5, r5
 80099ec:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80099f0:	485e      	ldr	r0, [pc, #376]	; (8009b6c <_printf_i+0x244>)
 80099f2:	230a      	movs	r3, #10
 80099f4:	e019      	b.n	8009a2a <_printf_i+0x102>
 80099f6:	f015 0f40 	tst.w	r5, #64	; 0x40
 80099fa:	6805      	ldr	r5, [r0, #0]
 80099fc:	600b      	str	r3, [r1, #0]
 80099fe:	bf18      	it	ne
 8009a00:	b22d      	sxthne	r5, r5
 8009a02:	e7ef      	b.n	80099e4 <_printf_i+0xbc>
 8009a04:	680b      	ldr	r3, [r1, #0]
 8009a06:	6825      	ldr	r5, [r4, #0]
 8009a08:	1d18      	adds	r0, r3, #4
 8009a0a:	6008      	str	r0, [r1, #0]
 8009a0c:	0628      	lsls	r0, r5, #24
 8009a0e:	d501      	bpl.n	8009a14 <_printf_i+0xec>
 8009a10:	681d      	ldr	r5, [r3, #0]
 8009a12:	e002      	b.n	8009a1a <_printf_i+0xf2>
 8009a14:	0669      	lsls	r1, r5, #25
 8009a16:	d5fb      	bpl.n	8009a10 <_printf_i+0xe8>
 8009a18:	881d      	ldrh	r5, [r3, #0]
 8009a1a:	4854      	ldr	r0, [pc, #336]	; (8009b6c <_printf_i+0x244>)
 8009a1c:	2f6f      	cmp	r7, #111	; 0x6f
 8009a1e:	bf0c      	ite	eq
 8009a20:	2308      	moveq	r3, #8
 8009a22:	230a      	movne	r3, #10
 8009a24:	2100      	movs	r1, #0
 8009a26:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8009a2a:	6866      	ldr	r6, [r4, #4]
 8009a2c:	60a6      	str	r6, [r4, #8]
 8009a2e:	2e00      	cmp	r6, #0
 8009a30:	bfa2      	ittt	ge
 8009a32:	6821      	ldrge	r1, [r4, #0]
 8009a34:	f021 0104 	bicge.w	r1, r1, #4
 8009a38:	6021      	strge	r1, [r4, #0]
 8009a3a:	b90d      	cbnz	r5, 8009a40 <_printf_i+0x118>
 8009a3c:	2e00      	cmp	r6, #0
 8009a3e:	d04d      	beq.n	8009adc <_printf_i+0x1b4>
 8009a40:	4616      	mov	r6, r2
 8009a42:	fbb5 f1f3 	udiv	r1, r5, r3
 8009a46:	fb03 5711 	mls	r7, r3, r1, r5
 8009a4a:	5dc7      	ldrb	r7, [r0, r7]
 8009a4c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8009a50:	462f      	mov	r7, r5
 8009a52:	42bb      	cmp	r3, r7
 8009a54:	460d      	mov	r5, r1
 8009a56:	d9f4      	bls.n	8009a42 <_printf_i+0x11a>
 8009a58:	2b08      	cmp	r3, #8
 8009a5a:	d10b      	bne.n	8009a74 <_printf_i+0x14c>
 8009a5c:	6823      	ldr	r3, [r4, #0]
 8009a5e:	07df      	lsls	r7, r3, #31
 8009a60:	d508      	bpl.n	8009a74 <_printf_i+0x14c>
 8009a62:	6923      	ldr	r3, [r4, #16]
 8009a64:	6861      	ldr	r1, [r4, #4]
 8009a66:	4299      	cmp	r1, r3
 8009a68:	bfde      	ittt	le
 8009a6a:	2330      	movle	r3, #48	; 0x30
 8009a6c:	f806 3c01 	strble.w	r3, [r6, #-1]
 8009a70:	f106 36ff 	addle.w	r6, r6, #4294967295
 8009a74:	1b92      	subs	r2, r2, r6
 8009a76:	6122      	str	r2, [r4, #16]
 8009a78:	f8cd a000 	str.w	sl, [sp]
 8009a7c:	464b      	mov	r3, r9
 8009a7e:	aa03      	add	r2, sp, #12
 8009a80:	4621      	mov	r1, r4
 8009a82:	4640      	mov	r0, r8
 8009a84:	f7ff fee2 	bl	800984c <_printf_common>
 8009a88:	3001      	adds	r0, #1
 8009a8a:	d14c      	bne.n	8009b26 <_printf_i+0x1fe>
 8009a8c:	f04f 30ff 	mov.w	r0, #4294967295
 8009a90:	b004      	add	sp, #16
 8009a92:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009a96:	4835      	ldr	r0, [pc, #212]	; (8009b6c <_printf_i+0x244>)
 8009a98:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8009a9c:	6823      	ldr	r3, [r4, #0]
 8009a9e:	680e      	ldr	r6, [r1, #0]
 8009aa0:	061f      	lsls	r7, r3, #24
 8009aa2:	f856 5b04 	ldr.w	r5, [r6], #4
 8009aa6:	600e      	str	r6, [r1, #0]
 8009aa8:	d514      	bpl.n	8009ad4 <_printf_i+0x1ac>
 8009aaa:	07d9      	lsls	r1, r3, #31
 8009aac:	bf44      	itt	mi
 8009aae:	f043 0320 	orrmi.w	r3, r3, #32
 8009ab2:	6023      	strmi	r3, [r4, #0]
 8009ab4:	b91d      	cbnz	r5, 8009abe <_printf_i+0x196>
 8009ab6:	6823      	ldr	r3, [r4, #0]
 8009ab8:	f023 0320 	bic.w	r3, r3, #32
 8009abc:	6023      	str	r3, [r4, #0]
 8009abe:	2310      	movs	r3, #16
 8009ac0:	e7b0      	b.n	8009a24 <_printf_i+0xfc>
 8009ac2:	6823      	ldr	r3, [r4, #0]
 8009ac4:	f043 0320 	orr.w	r3, r3, #32
 8009ac8:	6023      	str	r3, [r4, #0]
 8009aca:	2378      	movs	r3, #120	; 0x78
 8009acc:	4828      	ldr	r0, [pc, #160]	; (8009b70 <_printf_i+0x248>)
 8009ace:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8009ad2:	e7e3      	b.n	8009a9c <_printf_i+0x174>
 8009ad4:	065e      	lsls	r6, r3, #25
 8009ad6:	bf48      	it	mi
 8009ad8:	b2ad      	uxthmi	r5, r5
 8009ada:	e7e6      	b.n	8009aaa <_printf_i+0x182>
 8009adc:	4616      	mov	r6, r2
 8009ade:	e7bb      	b.n	8009a58 <_printf_i+0x130>
 8009ae0:	680b      	ldr	r3, [r1, #0]
 8009ae2:	6826      	ldr	r6, [r4, #0]
 8009ae4:	6960      	ldr	r0, [r4, #20]
 8009ae6:	1d1d      	adds	r5, r3, #4
 8009ae8:	600d      	str	r5, [r1, #0]
 8009aea:	0635      	lsls	r5, r6, #24
 8009aec:	681b      	ldr	r3, [r3, #0]
 8009aee:	d501      	bpl.n	8009af4 <_printf_i+0x1cc>
 8009af0:	6018      	str	r0, [r3, #0]
 8009af2:	e002      	b.n	8009afa <_printf_i+0x1d2>
 8009af4:	0671      	lsls	r1, r6, #25
 8009af6:	d5fb      	bpl.n	8009af0 <_printf_i+0x1c8>
 8009af8:	8018      	strh	r0, [r3, #0]
 8009afa:	2300      	movs	r3, #0
 8009afc:	6123      	str	r3, [r4, #16]
 8009afe:	4616      	mov	r6, r2
 8009b00:	e7ba      	b.n	8009a78 <_printf_i+0x150>
 8009b02:	680b      	ldr	r3, [r1, #0]
 8009b04:	1d1a      	adds	r2, r3, #4
 8009b06:	600a      	str	r2, [r1, #0]
 8009b08:	681e      	ldr	r6, [r3, #0]
 8009b0a:	6862      	ldr	r2, [r4, #4]
 8009b0c:	2100      	movs	r1, #0
 8009b0e:	4630      	mov	r0, r6
 8009b10:	f7f6 fb9e 	bl	8000250 <memchr>
 8009b14:	b108      	cbz	r0, 8009b1a <_printf_i+0x1f2>
 8009b16:	1b80      	subs	r0, r0, r6
 8009b18:	6060      	str	r0, [r4, #4]
 8009b1a:	6863      	ldr	r3, [r4, #4]
 8009b1c:	6123      	str	r3, [r4, #16]
 8009b1e:	2300      	movs	r3, #0
 8009b20:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009b24:	e7a8      	b.n	8009a78 <_printf_i+0x150>
 8009b26:	6923      	ldr	r3, [r4, #16]
 8009b28:	4632      	mov	r2, r6
 8009b2a:	4649      	mov	r1, r9
 8009b2c:	4640      	mov	r0, r8
 8009b2e:	47d0      	blx	sl
 8009b30:	3001      	adds	r0, #1
 8009b32:	d0ab      	beq.n	8009a8c <_printf_i+0x164>
 8009b34:	6823      	ldr	r3, [r4, #0]
 8009b36:	079b      	lsls	r3, r3, #30
 8009b38:	d413      	bmi.n	8009b62 <_printf_i+0x23a>
 8009b3a:	68e0      	ldr	r0, [r4, #12]
 8009b3c:	9b03      	ldr	r3, [sp, #12]
 8009b3e:	4298      	cmp	r0, r3
 8009b40:	bfb8      	it	lt
 8009b42:	4618      	movlt	r0, r3
 8009b44:	e7a4      	b.n	8009a90 <_printf_i+0x168>
 8009b46:	2301      	movs	r3, #1
 8009b48:	4632      	mov	r2, r6
 8009b4a:	4649      	mov	r1, r9
 8009b4c:	4640      	mov	r0, r8
 8009b4e:	47d0      	blx	sl
 8009b50:	3001      	adds	r0, #1
 8009b52:	d09b      	beq.n	8009a8c <_printf_i+0x164>
 8009b54:	3501      	adds	r5, #1
 8009b56:	68e3      	ldr	r3, [r4, #12]
 8009b58:	9903      	ldr	r1, [sp, #12]
 8009b5a:	1a5b      	subs	r3, r3, r1
 8009b5c:	42ab      	cmp	r3, r5
 8009b5e:	dcf2      	bgt.n	8009b46 <_printf_i+0x21e>
 8009b60:	e7eb      	b.n	8009b3a <_printf_i+0x212>
 8009b62:	2500      	movs	r5, #0
 8009b64:	f104 0619 	add.w	r6, r4, #25
 8009b68:	e7f5      	b.n	8009b56 <_printf_i+0x22e>
 8009b6a:	bf00      	nop
 8009b6c:	0800be5a 	.word	0x0800be5a
 8009b70:	0800be6b 	.word	0x0800be6b

08009b74 <iprintf>:
 8009b74:	b40f      	push	{r0, r1, r2, r3}
 8009b76:	4b0a      	ldr	r3, [pc, #40]	; (8009ba0 <iprintf+0x2c>)
 8009b78:	b513      	push	{r0, r1, r4, lr}
 8009b7a:	681c      	ldr	r4, [r3, #0]
 8009b7c:	b124      	cbz	r4, 8009b88 <iprintf+0x14>
 8009b7e:	69a3      	ldr	r3, [r4, #24]
 8009b80:	b913      	cbnz	r3, 8009b88 <iprintf+0x14>
 8009b82:	4620      	mov	r0, r4
 8009b84:	f7ff fa10 	bl	8008fa8 <__sinit>
 8009b88:	ab05      	add	r3, sp, #20
 8009b8a:	9a04      	ldr	r2, [sp, #16]
 8009b8c:	68a1      	ldr	r1, [r4, #8]
 8009b8e:	9301      	str	r3, [sp, #4]
 8009b90:	4620      	mov	r0, r4
 8009b92:	f001 fd29 	bl	800b5e8 <_vfiprintf_r>
 8009b96:	b002      	add	sp, #8
 8009b98:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009b9c:	b004      	add	sp, #16
 8009b9e:	4770      	bx	lr
 8009ba0:	20000010 	.word	0x20000010

08009ba4 <_puts_r>:
 8009ba4:	b570      	push	{r4, r5, r6, lr}
 8009ba6:	460e      	mov	r6, r1
 8009ba8:	4605      	mov	r5, r0
 8009baa:	b118      	cbz	r0, 8009bb4 <_puts_r+0x10>
 8009bac:	6983      	ldr	r3, [r0, #24]
 8009bae:	b90b      	cbnz	r3, 8009bb4 <_puts_r+0x10>
 8009bb0:	f7ff f9fa 	bl	8008fa8 <__sinit>
 8009bb4:	69ab      	ldr	r3, [r5, #24]
 8009bb6:	68ac      	ldr	r4, [r5, #8]
 8009bb8:	b913      	cbnz	r3, 8009bc0 <_puts_r+0x1c>
 8009bba:	4628      	mov	r0, r5
 8009bbc:	f7ff f9f4 	bl	8008fa8 <__sinit>
 8009bc0:	4b2c      	ldr	r3, [pc, #176]	; (8009c74 <_puts_r+0xd0>)
 8009bc2:	429c      	cmp	r4, r3
 8009bc4:	d120      	bne.n	8009c08 <_puts_r+0x64>
 8009bc6:	686c      	ldr	r4, [r5, #4]
 8009bc8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009bca:	07db      	lsls	r3, r3, #31
 8009bcc:	d405      	bmi.n	8009bda <_puts_r+0x36>
 8009bce:	89a3      	ldrh	r3, [r4, #12]
 8009bd0:	0598      	lsls	r0, r3, #22
 8009bd2:	d402      	bmi.n	8009bda <_puts_r+0x36>
 8009bd4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009bd6:	f7ff faaa 	bl	800912e <__retarget_lock_acquire_recursive>
 8009bda:	89a3      	ldrh	r3, [r4, #12]
 8009bdc:	0719      	lsls	r1, r3, #28
 8009bde:	d51d      	bpl.n	8009c1c <_puts_r+0x78>
 8009be0:	6923      	ldr	r3, [r4, #16]
 8009be2:	b1db      	cbz	r3, 8009c1c <_puts_r+0x78>
 8009be4:	3e01      	subs	r6, #1
 8009be6:	68a3      	ldr	r3, [r4, #8]
 8009be8:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8009bec:	3b01      	subs	r3, #1
 8009bee:	60a3      	str	r3, [r4, #8]
 8009bf0:	bb39      	cbnz	r1, 8009c42 <_puts_r+0x9e>
 8009bf2:	2b00      	cmp	r3, #0
 8009bf4:	da38      	bge.n	8009c68 <_puts_r+0xc4>
 8009bf6:	4622      	mov	r2, r4
 8009bf8:	210a      	movs	r1, #10
 8009bfa:	4628      	mov	r0, r5
 8009bfc:	f000 f906 	bl	8009e0c <__swbuf_r>
 8009c00:	3001      	adds	r0, #1
 8009c02:	d011      	beq.n	8009c28 <_puts_r+0x84>
 8009c04:	250a      	movs	r5, #10
 8009c06:	e011      	b.n	8009c2c <_puts_r+0x88>
 8009c08:	4b1b      	ldr	r3, [pc, #108]	; (8009c78 <_puts_r+0xd4>)
 8009c0a:	429c      	cmp	r4, r3
 8009c0c:	d101      	bne.n	8009c12 <_puts_r+0x6e>
 8009c0e:	68ac      	ldr	r4, [r5, #8]
 8009c10:	e7da      	b.n	8009bc8 <_puts_r+0x24>
 8009c12:	4b1a      	ldr	r3, [pc, #104]	; (8009c7c <_puts_r+0xd8>)
 8009c14:	429c      	cmp	r4, r3
 8009c16:	bf08      	it	eq
 8009c18:	68ec      	ldreq	r4, [r5, #12]
 8009c1a:	e7d5      	b.n	8009bc8 <_puts_r+0x24>
 8009c1c:	4621      	mov	r1, r4
 8009c1e:	4628      	mov	r0, r5
 8009c20:	f000 f958 	bl	8009ed4 <__swsetup_r>
 8009c24:	2800      	cmp	r0, #0
 8009c26:	d0dd      	beq.n	8009be4 <_puts_r+0x40>
 8009c28:	f04f 35ff 	mov.w	r5, #4294967295
 8009c2c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009c2e:	07da      	lsls	r2, r3, #31
 8009c30:	d405      	bmi.n	8009c3e <_puts_r+0x9a>
 8009c32:	89a3      	ldrh	r3, [r4, #12]
 8009c34:	059b      	lsls	r3, r3, #22
 8009c36:	d402      	bmi.n	8009c3e <_puts_r+0x9a>
 8009c38:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009c3a:	f7ff fa79 	bl	8009130 <__retarget_lock_release_recursive>
 8009c3e:	4628      	mov	r0, r5
 8009c40:	bd70      	pop	{r4, r5, r6, pc}
 8009c42:	2b00      	cmp	r3, #0
 8009c44:	da04      	bge.n	8009c50 <_puts_r+0xac>
 8009c46:	69a2      	ldr	r2, [r4, #24]
 8009c48:	429a      	cmp	r2, r3
 8009c4a:	dc06      	bgt.n	8009c5a <_puts_r+0xb6>
 8009c4c:	290a      	cmp	r1, #10
 8009c4e:	d004      	beq.n	8009c5a <_puts_r+0xb6>
 8009c50:	6823      	ldr	r3, [r4, #0]
 8009c52:	1c5a      	adds	r2, r3, #1
 8009c54:	6022      	str	r2, [r4, #0]
 8009c56:	7019      	strb	r1, [r3, #0]
 8009c58:	e7c5      	b.n	8009be6 <_puts_r+0x42>
 8009c5a:	4622      	mov	r2, r4
 8009c5c:	4628      	mov	r0, r5
 8009c5e:	f000 f8d5 	bl	8009e0c <__swbuf_r>
 8009c62:	3001      	adds	r0, #1
 8009c64:	d1bf      	bne.n	8009be6 <_puts_r+0x42>
 8009c66:	e7df      	b.n	8009c28 <_puts_r+0x84>
 8009c68:	6823      	ldr	r3, [r4, #0]
 8009c6a:	250a      	movs	r5, #10
 8009c6c:	1c5a      	adds	r2, r3, #1
 8009c6e:	6022      	str	r2, [r4, #0]
 8009c70:	701d      	strb	r5, [r3, #0]
 8009c72:	e7db      	b.n	8009c2c <_puts_r+0x88>
 8009c74:	0800be04 	.word	0x0800be04
 8009c78:	0800be24 	.word	0x0800be24
 8009c7c:	0800bde4 	.word	0x0800bde4

08009c80 <puts>:
 8009c80:	4b02      	ldr	r3, [pc, #8]	; (8009c8c <puts+0xc>)
 8009c82:	4601      	mov	r1, r0
 8009c84:	6818      	ldr	r0, [r3, #0]
 8009c86:	f7ff bf8d 	b.w	8009ba4 <_puts_r>
 8009c8a:	bf00      	nop
 8009c8c:	20000010 	.word	0x20000010

08009c90 <cleanup_glue>:
 8009c90:	b538      	push	{r3, r4, r5, lr}
 8009c92:	460c      	mov	r4, r1
 8009c94:	6809      	ldr	r1, [r1, #0]
 8009c96:	4605      	mov	r5, r0
 8009c98:	b109      	cbz	r1, 8009c9e <cleanup_glue+0xe>
 8009c9a:	f7ff fff9 	bl	8009c90 <cleanup_glue>
 8009c9e:	4621      	mov	r1, r4
 8009ca0:	4628      	mov	r0, r5
 8009ca2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009ca6:	f7ff ba79 	b.w	800919c <_free_r>
	...

08009cac <_reclaim_reent>:
 8009cac:	4b2c      	ldr	r3, [pc, #176]	; (8009d60 <_reclaim_reent+0xb4>)
 8009cae:	681b      	ldr	r3, [r3, #0]
 8009cb0:	4283      	cmp	r3, r0
 8009cb2:	b570      	push	{r4, r5, r6, lr}
 8009cb4:	4604      	mov	r4, r0
 8009cb6:	d051      	beq.n	8009d5c <_reclaim_reent+0xb0>
 8009cb8:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8009cba:	b143      	cbz	r3, 8009cce <_reclaim_reent+0x22>
 8009cbc:	68db      	ldr	r3, [r3, #12]
 8009cbe:	2b00      	cmp	r3, #0
 8009cc0:	d14a      	bne.n	8009d58 <_reclaim_reent+0xac>
 8009cc2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009cc4:	6819      	ldr	r1, [r3, #0]
 8009cc6:	b111      	cbz	r1, 8009cce <_reclaim_reent+0x22>
 8009cc8:	4620      	mov	r0, r4
 8009cca:	f7ff fa67 	bl	800919c <_free_r>
 8009cce:	6961      	ldr	r1, [r4, #20]
 8009cd0:	b111      	cbz	r1, 8009cd8 <_reclaim_reent+0x2c>
 8009cd2:	4620      	mov	r0, r4
 8009cd4:	f7ff fa62 	bl	800919c <_free_r>
 8009cd8:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8009cda:	b111      	cbz	r1, 8009ce2 <_reclaim_reent+0x36>
 8009cdc:	4620      	mov	r0, r4
 8009cde:	f7ff fa5d 	bl	800919c <_free_r>
 8009ce2:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8009ce4:	b111      	cbz	r1, 8009cec <_reclaim_reent+0x40>
 8009ce6:	4620      	mov	r0, r4
 8009ce8:	f7ff fa58 	bl	800919c <_free_r>
 8009cec:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8009cee:	b111      	cbz	r1, 8009cf6 <_reclaim_reent+0x4a>
 8009cf0:	4620      	mov	r0, r4
 8009cf2:	f7ff fa53 	bl	800919c <_free_r>
 8009cf6:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8009cf8:	b111      	cbz	r1, 8009d00 <_reclaim_reent+0x54>
 8009cfa:	4620      	mov	r0, r4
 8009cfc:	f7ff fa4e 	bl	800919c <_free_r>
 8009d00:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 8009d02:	b111      	cbz	r1, 8009d0a <_reclaim_reent+0x5e>
 8009d04:	4620      	mov	r0, r4
 8009d06:	f7ff fa49 	bl	800919c <_free_r>
 8009d0a:	6da1      	ldr	r1, [r4, #88]	; 0x58
 8009d0c:	b111      	cbz	r1, 8009d14 <_reclaim_reent+0x68>
 8009d0e:	4620      	mov	r0, r4
 8009d10:	f7ff fa44 	bl	800919c <_free_r>
 8009d14:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009d16:	b111      	cbz	r1, 8009d1e <_reclaim_reent+0x72>
 8009d18:	4620      	mov	r0, r4
 8009d1a:	f7ff fa3f 	bl	800919c <_free_r>
 8009d1e:	69a3      	ldr	r3, [r4, #24]
 8009d20:	b1e3      	cbz	r3, 8009d5c <_reclaim_reent+0xb0>
 8009d22:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8009d24:	4620      	mov	r0, r4
 8009d26:	4798      	blx	r3
 8009d28:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8009d2a:	b1b9      	cbz	r1, 8009d5c <_reclaim_reent+0xb0>
 8009d2c:	4620      	mov	r0, r4
 8009d2e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8009d32:	f7ff bfad 	b.w	8009c90 <cleanup_glue>
 8009d36:	5949      	ldr	r1, [r1, r5]
 8009d38:	b941      	cbnz	r1, 8009d4c <_reclaim_reent+0xa0>
 8009d3a:	3504      	adds	r5, #4
 8009d3c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009d3e:	2d80      	cmp	r5, #128	; 0x80
 8009d40:	68d9      	ldr	r1, [r3, #12]
 8009d42:	d1f8      	bne.n	8009d36 <_reclaim_reent+0x8a>
 8009d44:	4620      	mov	r0, r4
 8009d46:	f7ff fa29 	bl	800919c <_free_r>
 8009d4a:	e7ba      	b.n	8009cc2 <_reclaim_reent+0x16>
 8009d4c:	680e      	ldr	r6, [r1, #0]
 8009d4e:	4620      	mov	r0, r4
 8009d50:	f7ff fa24 	bl	800919c <_free_r>
 8009d54:	4631      	mov	r1, r6
 8009d56:	e7ef      	b.n	8009d38 <_reclaim_reent+0x8c>
 8009d58:	2500      	movs	r5, #0
 8009d5a:	e7ef      	b.n	8009d3c <_reclaim_reent+0x90>
 8009d5c:	bd70      	pop	{r4, r5, r6, pc}
 8009d5e:	bf00      	nop
 8009d60:	20000010 	.word	0x20000010

08009d64 <_sbrk_r>:
 8009d64:	b538      	push	{r3, r4, r5, lr}
 8009d66:	4d06      	ldr	r5, [pc, #24]	; (8009d80 <_sbrk_r+0x1c>)
 8009d68:	2300      	movs	r3, #0
 8009d6a:	4604      	mov	r4, r0
 8009d6c:	4608      	mov	r0, r1
 8009d6e:	602b      	str	r3, [r5, #0]
 8009d70:	f7f8 f9b8 	bl	80020e4 <_sbrk>
 8009d74:	1c43      	adds	r3, r0, #1
 8009d76:	d102      	bne.n	8009d7e <_sbrk_r+0x1a>
 8009d78:	682b      	ldr	r3, [r5, #0]
 8009d7a:	b103      	cbz	r3, 8009d7e <_sbrk_r+0x1a>
 8009d7c:	6023      	str	r3, [r4, #0]
 8009d7e:	bd38      	pop	{r3, r4, r5, pc}
 8009d80:	20010884 	.word	0x20010884

08009d84 <__sread>:
 8009d84:	b510      	push	{r4, lr}
 8009d86:	460c      	mov	r4, r1
 8009d88:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009d8c:	f001 fd5c 	bl	800b848 <_read_r>
 8009d90:	2800      	cmp	r0, #0
 8009d92:	bfab      	itete	ge
 8009d94:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8009d96:	89a3      	ldrhlt	r3, [r4, #12]
 8009d98:	181b      	addge	r3, r3, r0
 8009d9a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8009d9e:	bfac      	ite	ge
 8009da0:	6563      	strge	r3, [r4, #84]	; 0x54
 8009da2:	81a3      	strhlt	r3, [r4, #12]
 8009da4:	bd10      	pop	{r4, pc}

08009da6 <__swrite>:
 8009da6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009daa:	461f      	mov	r7, r3
 8009dac:	898b      	ldrh	r3, [r1, #12]
 8009dae:	05db      	lsls	r3, r3, #23
 8009db0:	4605      	mov	r5, r0
 8009db2:	460c      	mov	r4, r1
 8009db4:	4616      	mov	r6, r2
 8009db6:	d505      	bpl.n	8009dc4 <__swrite+0x1e>
 8009db8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009dbc:	2302      	movs	r3, #2
 8009dbe:	2200      	movs	r2, #0
 8009dc0:	f000 ffda 	bl	800ad78 <_lseek_r>
 8009dc4:	89a3      	ldrh	r3, [r4, #12]
 8009dc6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009dca:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009dce:	81a3      	strh	r3, [r4, #12]
 8009dd0:	4632      	mov	r2, r6
 8009dd2:	463b      	mov	r3, r7
 8009dd4:	4628      	mov	r0, r5
 8009dd6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009dda:	f000 b869 	b.w	8009eb0 <_write_r>

08009dde <__sseek>:
 8009dde:	b510      	push	{r4, lr}
 8009de0:	460c      	mov	r4, r1
 8009de2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009de6:	f000 ffc7 	bl	800ad78 <_lseek_r>
 8009dea:	1c43      	adds	r3, r0, #1
 8009dec:	89a3      	ldrh	r3, [r4, #12]
 8009dee:	bf15      	itete	ne
 8009df0:	6560      	strne	r0, [r4, #84]	; 0x54
 8009df2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8009df6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8009dfa:	81a3      	strheq	r3, [r4, #12]
 8009dfc:	bf18      	it	ne
 8009dfe:	81a3      	strhne	r3, [r4, #12]
 8009e00:	bd10      	pop	{r4, pc}

08009e02 <__sclose>:
 8009e02:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009e06:	f000 b8d3 	b.w	8009fb0 <_close_r>
	...

08009e0c <__swbuf_r>:
 8009e0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009e0e:	460e      	mov	r6, r1
 8009e10:	4614      	mov	r4, r2
 8009e12:	4605      	mov	r5, r0
 8009e14:	b118      	cbz	r0, 8009e1e <__swbuf_r+0x12>
 8009e16:	6983      	ldr	r3, [r0, #24]
 8009e18:	b90b      	cbnz	r3, 8009e1e <__swbuf_r+0x12>
 8009e1a:	f7ff f8c5 	bl	8008fa8 <__sinit>
 8009e1e:	4b21      	ldr	r3, [pc, #132]	; (8009ea4 <__swbuf_r+0x98>)
 8009e20:	429c      	cmp	r4, r3
 8009e22:	d12b      	bne.n	8009e7c <__swbuf_r+0x70>
 8009e24:	686c      	ldr	r4, [r5, #4]
 8009e26:	69a3      	ldr	r3, [r4, #24]
 8009e28:	60a3      	str	r3, [r4, #8]
 8009e2a:	89a3      	ldrh	r3, [r4, #12]
 8009e2c:	071a      	lsls	r2, r3, #28
 8009e2e:	d52f      	bpl.n	8009e90 <__swbuf_r+0x84>
 8009e30:	6923      	ldr	r3, [r4, #16]
 8009e32:	b36b      	cbz	r3, 8009e90 <__swbuf_r+0x84>
 8009e34:	6923      	ldr	r3, [r4, #16]
 8009e36:	6820      	ldr	r0, [r4, #0]
 8009e38:	1ac0      	subs	r0, r0, r3
 8009e3a:	6963      	ldr	r3, [r4, #20]
 8009e3c:	b2f6      	uxtb	r6, r6
 8009e3e:	4283      	cmp	r3, r0
 8009e40:	4637      	mov	r7, r6
 8009e42:	dc04      	bgt.n	8009e4e <__swbuf_r+0x42>
 8009e44:	4621      	mov	r1, r4
 8009e46:	4628      	mov	r0, r5
 8009e48:	f000 ff56 	bl	800acf8 <_fflush_r>
 8009e4c:	bb30      	cbnz	r0, 8009e9c <__swbuf_r+0x90>
 8009e4e:	68a3      	ldr	r3, [r4, #8]
 8009e50:	3b01      	subs	r3, #1
 8009e52:	60a3      	str	r3, [r4, #8]
 8009e54:	6823      	ldr	r3, [r4, #0]
 8009e56:	1c5a      	adds	r2, r3, #1
 8009e58:	6022      	str	r2, [r4, #0]
 8009e5a:	701e      	strb	r6, [r3, #0]
 8009e5c:	6963      	ldr	r3, [r4, #20]
 8009e5e:	3001      	adds	r0, #1
 8009e60:	4283      	cmp	r3, r0
 8009e62:	d004      	beq.n	8009e6e <__swbuf_r+0x62>
 8009e64:	89a3      	ldrh	r3, [r4, #12]
 8009e66:	07db      	lsls	r3, r3, #31
 8009e68:	d506      	bpl.n	8009e78 <__swbuf_r+0x6c>
 8009e6a:	2e0a      	cmp	r6, #10
 8009e6c:	d104      	bne.n	8009e78 <__swbuf_r+0x6c>
 8009e6e:	4621      	mov	r1, r4
 8009e70:	4628      	mov	r0, r5
 8009e72:	f000 ff41 	bl	800acf8 <_fflush_r>
 8009e76:	b988      	cbnz	r0, 8009e9c <__swbuf_r+0x90>
 8009e78:	4638      	mov	r0, r7
 8009e7a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009e7c:	4b0a      	ldr	r3, [pc, #40]	; (8009ea8 <__swbuf_r+0x9c>)
 8009e7e:	429c      	cmp	r4, r3
 8009e80:	d101      	bne.n	8009e86 <__swbuf_r+0x7a>
 8009e82:	68ac      	ldr	r4, [r5, #8]
 8009e84:	e7cf      	b.n	8009e26 <__swbuf_r+0x1a>
 8009e86:	4b09      	ldr	r3, [pc, #36]	; (8009eac <__swbuf_r+0xa0>)
 8009e88:	429c      	cmp	r4, r3
 8009e8a:	bf08      	it	eq
 8009e8c:	68ec      	ldreq	r4, [r5, #12]
 8009e8e:	e7ca      	b.n	8009e26 <__swbuf_r+0x1a>
 8009e90:	4621      	mov	r1, r4
 8009e92:	4628      	mov	r0, r5
 8009e94:	f000 f81e 	bl	8009ed4 <__swsetup_r>
 8009e98:	2800      	cmp	r0, #0
 8009e9a:	d0cb      	beq.n	8009e34 <__swbuf_r+0x28>
 8009e9c:	f04f 37ff 	mov.w	r7, #4294967295
 8009ea0:	e7ea      	b.n	8009e78 <__swbuf_r+0x6c>
 8009ea2:	bf00      	nop
 8009ea4:	0800be04 	.word	0x0800be04
 8009ea8:	0800be24 	.word	0x0800be24
 8009eac:	0800bde4 	.word	0x0800bde4

08009eb0 <_write_r>:
 8009eb0:	b538      	push	{r3, r4, r5, lr}
 8009eb2:	4d07      	ldr	r5, [pc, #28]	; (8009ed0 <_write_r+0x20>)
 8009eb4:	4604      	mov	r4, r0
 8009eb6:	4608      	mov	r0, r1
 8009eb8:	4611      	mov	r1, r2
 8009eba:	2200      	movs	r2, #0
 8009ebc:	602a      	str	r2, [r5, #0]
 8009ebe:	461a      	mov	r2, r3
 8009ec0:	f7f8 f8bf 	bl	8002042 <_write>
 8009ec4:	1c43      	adds	r3, r0, #1
 8009ec6:	d102      	bne.n	8009ece <_write_r+0x1e>
 8009ec8:	682b      	ldr	r3, [r5, #0]
 8009eca:	b103      	cbz	r3, 8009ece <_write_r+0x1e>
 8009ecc:	6023      	str	r3, [r4, #0]
 8009ece:	bd38      	pop	{r3, r4, r5, pc}
 8009ed0:	20010884 	.word	0x20010884

08009ed4 <__swsetup_r>:
 8009ed4:	4b32      	ldr	r3, [pc, #200]	; (8009fa0 <__swsetup_r+0xcc>)
 8009ed6:	b570      	push	{r4, r5, r6, lr}
 8009ed8:	681d      	ldr	r5, [r3, #0]
 8009eda:	4606      	mov	r6, r0
 8009edc:	460c      	mov	r4, r1
 8009ede:	b125      	cbz	r5, 8009eea <__swsetup_r+0x16>
 8009ee0:	69ab      	ldr	r3, [r5, #24]
 8009ee2:	b913      	cbnz	r3, 8009eea <__swsetup_r+0x16>
 8009ee4:	4628      	mov	r0, r5
 8009ee6:	f7ff f85f 	bl	8008fa8 <__sinit>
 8009eea:	4b2e      	ldr	r3, [pc, #184]	; (8009fa4 <__swsetup_r+0xd0>)
 8009eec:	429c      	cmp	r4, r3
 8009eee:	d10f      	bne.n	8009f10 <__swsetup_r+0x3c>
 8009ef0:	686c      	ldr	r4, [r5, #4]
 8009ef2:	89a3      	ldrh	r3, [r4, #12]
 8009ef4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009ef8:	0719      	lsls	r1, r3, #28
 8009efa:	d42c      	bmi.n	8009f56 <__swsetup_r+0x82>
 8009efc:	06dd      	lsls	r5, r3, #27
 8009efe:	d411      	bmi.n	8009f24 <__swsetup_r+0x50>
 8009f00:	2309      	movs	r3, #9
 8009f02:	6033      	str	r3, [r6, #0]
 8009f04:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8009f08:	81a3      	strh	r3, [r4, #12]
 8009f0a:	f04f 30ff 	mov.w	r0, #4294967295
 8009f0e:	e03e      	b.n	8009f8e <__swsetup_r+0xba>
 8009f10:	4b25      	ldr	r3, [pc, #148]	; (8009fa8 <__swsetup_r+0xd4>)
 8009f12:	429c      	cmp	r4, r3
 8009f14:	d101      	bne.n	8009f1a <__swsetup_r+0x46>
 8009f16:	68ac      	ldr	r4, [r5, #8]
 8009f18:	e7eb      	b.n	8009ef2 <__swsetup_r+0x1e>
 8009f1a:	4b24      	ldr	r3, [pc, #144]	; (8009fac <__swsetup_r+0xd8>)
 8009f1c:	429c      	cmp	r4, r3
 8009f1e:	bf08      	it	eq
 8009f20:	68ec      	ldreq	r4, [r5, #12]
 8009f22:	e7e6      	b.n	8009ef2 <__swsetup_r+0x1e>
 8009f24:	0758      	lsls	r0, r3, #29
 8009f26:	d512      	bpl.n	8009f4e <__swsetup_r+0x7a>
 8009f28:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009f2a:	b141      	cbz	r1, 8009f3e <__swsetup_r+0x6a>
 8009f2c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009f30:	4299      	cmp	r1, r3
 8009f32:	d002      	beq.n	8009f3a <__swsetup_r+0x66>
 8009f34:	4630      	mov	r0, r6
 8009f36:	f7ff f931 	bl	800919c <_free_r>
 8009f3a:	2300      	movs	r3, #0
 8009f3c:	6363      	str	r3, [r4, #52]	; 0x34
 8009f3e:	89a3      	ldrh	r3, [r4, #12]
 8009f40:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8009f44:	81a3      	strh	r3, [r4, #12]
 8009f46:	2300      	movs	r3, #0
 8009f48:	6063      	str	r3, [r4, #4]
 8009f4a:	6923      	ldr	r3, [r4, #16]
 8009f4c:	6023      	str	r3, [r4, #0]
 8009f4e:	89a3      	ldrh	r3, [r4, #12]
 8009f50:	f043 0308 	orr.w	r3, r3, #8
 8009f54:	81a3      	strh	r3, [r4, #12]
 8009f56:	6923      	ldr	r3, [r4, #16]
 8009f58:	b94b      	cbnz	r3, 8009f6e <__swsetup_r+0x9a>
 8009f5a:	89a3      	ldrh	r3, [r4, #12]
 8009f5c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8009f60:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009f64:	d003      	beq.n	8009f6e <__swsetup_r+0x9a>
 8009f66:	4621      	mov	r1, r4
 8009f68:	4630      	mov	r0, r6
 8009f6a:	f000 ff3b 	bl	800ade4 <__smakebuf_r>
 8009f6e:	89a0      	ldrh	r0, [r4, #12]
 8009f70:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009f74:	f010 0301 	ands.w	r3, r0, #1
 8009f78:	d00a      	beq.n	8009f90 <__swsetup_r+0xbc>
 8009f7a:	2300      	movs	r3, #0
 8009f7c:	60a3      	str	r3, [r4, #8]
 8009f7e:	6963      	ldr	r3, [r4, #20]
 8009f80:	425b      	negs	r3, r3
 8009f82:	61a3      	str	r3, [r4, #24]
 8009f84:	6923      	ldr	r3, [r4, #16]
 8009f86:	b943      	cbnz	r3, 8009f9a <__swsetup_r+0xc6>
 8009f88:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8009f8c:	d1ba      	bne.n	8009f04 <__swsetup_r+0x30>
 8009f8e:	bd70      	pop	{r4, r5, r6, pc}
 8009f90:	0781      	lsls	r1, r0, #30
 8009f92:	bf58      	it	pl
 8009f94:	6963      	ldrpl	r3, [r4, #20]
 8009f96:	60a3      	str	r3, [r4, #8]
 8009f98:	e7f4      	b.n	8009f84 <__swsetup_r+0xb0>
 8009f9a:	2000      	movs	r0, #0
 8009f9c:	e7f7      	b.n	8009f8e <__swsetup_r+0xba>
 8009f9e:	bf00      	nop
 8009fa0:	20000010 	.word	0x20000010
 8009fa4:	0800be04 	.word	0x0800be04
 8009fa8:	0800be24 	.word	0x0800be24
 8009fac:	0800bde4 	.word	0x0800bde4

08009fb0 <_close_r>:
 8009fb0:	b538      	push	{r3, r4, r5, lr}
 8009fb2:	4d06      	ldr	r5, [pc, #24]	; (8009fcc <_close_r+0x1c>)
 8009fb4:	2300      	movs	r3, #0
 8009fb6:	4604      	mov	r4, r0
 8009fb8:	4608      	mov	r0, r1
 8009fba:	602b      	str	r3, [r5, #0]
 8009fbc:	f7f8 f85d 	bl	800207a <_close>
 8009fc0:	1c43      	adds	r3, r0, #1
 8009fc2:	d102      	bne.n	8009fca <_close_r+0x1a>
 8009fc4:	682b      	ldr	r3, [r5, #0]
 8009fc6:	b103      	cbz	r3, 8009fca <_close_r+0x1a>
 8009fc8:	6023      	str	r3, [r4, #0]
 8009fca:	bd38      	pop	{r3, r4, r5, pc}
 8009fcc:	20010884 	.word	0x20010884

08009fd0 <quorem>:
 8009fd0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009fd4:	6903      	ldr	r3, [r0, #16]
 8009fd6:	690c      	ldr	r4, [r1, #16]
 8009fd8:	42a3      	cmp	r3, r4
 8009fda:	4607      	mov	r7, r0
 8009fdc:	f2c0 8081 	blt.w	800a0e2 <quorem+0x112>
 8009fe0:	3c01      	subs	r4, #1
 8009fe2:	f101 0814 	add.w	r8, r1, #20
 8009fe6:	f100 0514 	add.w	r5, r0, #20
 8009fea:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009fee:	9301      	str	r3, [sp, #4]
 8009ff0:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8009ff4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009ff8:	3301      	adds	r3, #1
 8009ffa:	429a      	cmp	r2, r3
 8009ffc:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800a000:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800a004:	fbb2 f6f3 	udiv	r6, r2, r3
 800a008:	d331      	bcc.n	800a06e <quorem+0x9e>
 800a00a:	f04f 0e00 	mov.w	lr, #0
 800a00e:	4640      	mov	r0, r8
 800a010:	46ac      	mov	ip, r5
 800a012:	46f2      	mov	sl, lr
 800a014:	f850 2b04 	ldr.w	r2, [r0], #4
 800a018:	b293      	uxth	r3, r2
 800a01a:	fb06 e303 	mla	r3, r6, r3, lr
 800a01e:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800a022:	b29b      	uxth	r3, r3
 800a024:	ebaa 0303 	sub.w	r3, sl, r3
 800a028:	0c12      	lsrs	r2, r2, #16
 800a02a:	f8dc a000 	ldr.w	sl, [ip]
 800a02e:	fb06 e202 	mla	r2, r6, r2, lr
 800a032:	fa13 f38a 	uxtah	r3, r3, sl
 800a036:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800a03a:	fa1f fa82 	uxth.w	sl, r2
 800a03e:	f8dc 2000 	ldr.w	r2, [ip]
 800a042:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 800a046:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a04a:	b29b      	uxth	r3, r3
 800a04c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a050:	4581      	cmp	r9, r0
 800a052:	f84c 3b04 	str.w	r3, [ip], #4
 800a056:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800a05a:	d2db      	bcs.n	800a014 <quorem+0x44>
 800a05c:	f855 300b 	ldr.w	r3, [r5, fp]
 800a060:	b92b      	cbnz	r3, 800a06e <quorem+0x9e>
 800a062:	9b01      	ldr	r3, [sp, #4]
 800a064:	3b04      	subs	r3, #4
 800a066:	429d      	cmp	r5, r3
 800a068:	461a      	mov	r2, r3
 800a06a:	d32e      	bcc.n	800a0ca <quorem+0xfa>
 800a06c:	613c      	str	r4, [r7, #16]
 800a06e:	4638      	mov	r0, r7
 800a070:	f001 f982 	bl	800b378 <__mcmp>
 800a074:	2800      	cmp	r0, #0
 800a076:	db24      	blt.n	800a0c2 <quorem+0xf2>
 800a078:	3601      	adds	r6, #1
 800a07a:	4628      	mov	r0, r5
 800a07c:	f04f 0c00 	mov.w	ip, #0
 800a080:	f858 2b04 	ldr.w	r2, [r8], #4
 800a084:	f8d0 e000 	ldr.w	lr, [r0]
 800a088:	b293      	uxth	r3, r2
 800a08a:	ebac 0303 	sub.w	r3, ip, r3
 800a08e:	0c12      	lsrs	r2, r2, #16
 800a090:	fa13 f38e 	uxtah	r3, r3, lr
 800a094:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800a098:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a09c:	b29b      	uxth	r3, r3
 800a09e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a0a2:	45c1      	cmp	r9, r8
 800a0a4:	f840 3b04 	str.w	r3, [r0], #4
 800a0a8:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800a0ac:	d2e8      	bcs.n	800a080 <quorem+0xb0>
 800a0ae:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a0b2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a0b6:	b922      	cbnz	r2, 800a0c2 <quorem+0xf2>
 800a0b8:	3b04      	subs	r3, #4
 800a0ba:	429d      	cmp	r5, r3
 800a0bc:	461a      	mov	r2, r3
 800a0be:	d30a      	bcc.n	800a0d6 <quorem+0x106>
 800a0c0:	613c      	str	r4, [r7, #16]
 800a0c2:	4630      	mov	r0, r6
 800a0c4:	b003      	add	sp, #12
 800a0c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a0ca:	6812      	ldr	r2, [r2, #0]
 800a0cc:	3b04      	subs	r3, #4
 800a0ce:	2a00      	cmp	r2, #0
 800a0d0:	d1cc      	bne.n	800a06c <quorem+0x9c>
 800a0d2:	3c01      	subs	r4, #1
 800a0d4:	e7c7      	b.n	800a066 <quorem+0x96>
 800a0d6:	6812      	ldr	r2, [r2, #0]
 800a0d8:	3b04      	subs	r3, #4
 800a0da:	2a00      	cmp	r2, #0
 800a0dc:	d1f0      	bne.n	800a0c0 <quorem+0xf0>
 800a0de:	3c01      	subs	r4, #1
 800a0e0:	e7eb      	b.n	800a0ba <quorem+0xea>
 800a0e2:	2000      	movs	r0, #0
 800a0e4:	e7ee      	b.n	800a0c4 <quorem+0xf4>
	...

0800a0e8 <_dtoa_r>:
 800a0e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a0ec:	ec59 8b10 	vmov	r8, r9, d0
 800a0f0:	b095      	sub	sp, #84	; 0x54
 800a0f2:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800a0f4:	9c1e      	ldr	r4, [sp, #120]	; 0x78
 800a0f6:	9107      	str	r1, [sp, #28]
 800a0f8:	e9cd 8902 	strd	r8, r9, [sp, #8]
 800a0fc:	4606      	mov	r6, r0
 800a0fe:	9209      	str	r2, [sp, #36]	; 0x24
 800a100:	9310      	str	r3, [sp, #64]	; 0x40
 800a102:	b975      	cbnz	r5, 800a122 <_dtoa_r+0x3a>
 800a104:	2010      	movs	r0, #16
 800a106:	f7ff f815 	bl	8009134 <malloc>
 800a10a:	4602      	mov	r2, r0
 800a10c:	6270      	str	r0, [r6, #36]	; 0x24
 800a10e:	b920      	cbnz	r0, 800a11a <_dtoa_r+0x32>
 800a110:	4bab      	ldr	r3, [pc, #684]	; (800a3c0 <_dtoa_r+0x2d8>)
 800a112:	21ea      	movs	r1, #234	; 0xea
 800a114:	48ab      	ldr	r0, [pc, #684]	; (800a3c4 <_dtoa_r+0x2dc>)
 800a116:	f001 fba9 	bl	800b86c <__assert_func>
 800a11a:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800a11e:	6005      	str	r5, [r0, #0]
 800a120:	60c5      	str	r5, [r0, #12]
 800a122:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800a124:	6819      	ldr	r1, [r3, #0]
 800a126:	b151      	cbz	r1, 800a13e <_dtoa_r+0x56>
 800a128:	685a      	ldr	r2, [r3, #4]
 800a12a:	604a      	str	r2, [r1, #4]
 800a12c:	2301      	movs	r3, #1
 800a12e:	4093      	lsls	r3, r2
 800a130:	608b      	str	r3, [r1, #8]
 800a132:	4630      	mov	r0, r6
 800a134:	f000 fee2 	bl	800aefc <_Bfree>
 800a138:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800a13a:	2200      	movs	r2, #0
 800a13c:	601a      	str	r2, [r3, #0]
 800a13e:	f1b9 0300 	subs.w	r3, r9, #0
 800a142:	bfbb      	ittet	lt
 800a144:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800a148:	9303      	strlt	r3, [sp, #12]
 800a14a:	2300      	movge	r3, #0
 800a14c:	2201      	movlt	r2, #1
 800a14e:	bfac      	ite	ge
 800a150:	6023      	strge	r3, [r4, #0]
 800a152:	6022      	strlt	r2, [r4, #0]
 800a154:	4b9c      	ldr	r3, [pc, #624]	; (800a3c8 <_dtoa_r+0x2e0>)
 800a156:	9c03      	ldr	r4, [sp, #12]
 800a158:	43a3      	bics	r3, r4
 800a15a:	d11a      	bne.n	800a192 <_dtoa_r+0xaa>
 800a15c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800a15e:	f242 730f 	movw	r3, #9999	; 0x270f
 800a162:	6013      	str	r3, [r2, #0]
 800a164:	f3c4 0313 	ubfx	r3, r4, #0, #20
 800a168:	ea53 0308 	orrs.w	r3, r3, r8
 800a16c:	f000 8512 	beq.w	800ab94 <_dtoa_r+0xaac>
 800a170:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800a172:	b953      	cbnz	r3, 800a18a <_dtoa_r+0xa2>
 800a174:	4b95      	ldr	r3, [pc, #596]	; (800a3cc <_dtoa_r+0x2e4>)
 800a176:	e01f      	b.n	800a1b8 <_dtoa_r+0xd0>
 800a178:	4b95      	ldr	r3, [pc, #596]	; (800a3d0 <_dtoa_r+0x2e8>)
 800a17a:	9300      	str	r3, [sp, #0]
 800a17c:	3308      	adds	r3, #8
 800a17e:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 800a180:	6013      	str	r3, [r2, #0]
 800a182:	9800      	ldr	r0, [sp, #0]
 800a184:	b015      	add	sp, #84	; 0x54
 800a186:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a18a:	4b90      	ldr	r3, [pc, #576]	; (800a3cc <_dtoa_r+0x2e4>)
 800a18c:	9300      	str	r3, [sp, #0]
 800a18e:	3303      	adds	r3, #3
 800a190:	e7f5      	b.n	800a17e <_dtoa_r+0x96>
 800a192:	ed9d 7b02 	vldr	d7, [sp, #8]
 800a196:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800a19a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a19e:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 800a1a2:	d10b      	bne.n	800a1bc <_dtoa_r+0xd4>
 800a1a4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800a1a6:	2301      	movs	r3, #1
 800a1a8:	6013      	str	r3, [r2, #0]
 800a1aa:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800a1ac:	2b00      	cmp	r3, #0
 800a1ae:	f000 84ee 	beq.w	800ab8e <_dtoa_r+0xaa6>
 800a1b2:	4888      	ldr	r0, [pc, #544]	; (800a3d4 <_dtoa_r+0x2ec>)
 800a1b4:	6018      	str	r0, [r3, #0]
 800a1b6:	1e43      	subs	r3, r0, #1
 800a1b8:	9300      	str	r3, [sp, #0]
 800a1ba:	e7e2      	b.n	800a182 <_dtoa_r+0x9a>
 800a1bc:	a913      	add	r1, sp, #76	; 0x4c
 800a1be:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 800a1c2:	aa12      	add	r2, sp, #72	; 0x48
 800a1c4:	4630      	mov	r0, r6
 800a1c6:	f001 f97b 	bl	800b4c0 <__d2b>
 800a1ca:	f3c4 510a 	ubfx	r1, r4, #20, #11
 800a1ce:	4605      	mov	r5, r0
 800a1d0:	9812      	ldr	r0, [sp, #72]	; 0x48
 800a1d2:	2900      	cmp	r1, #0
 800a1d4:	d047      	beq.n	800a266 <_dtoa_r+0x17e>
 800a1d6:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 800a1d8:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800a1dc:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800a1e0:	f044 537f 	orr.w	r3, r4, #1069547520	; 0x3fc00000
 800a1e4:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800a1e8:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 800a1ec:	2400      	movs	r4, #0
 800a1ee:	ec43 2b16 	vmov	d6, r2, r3
 800a1f2:	eeb7 7b08 	vmov.f64	d7, #120	; 0x3fc00000  1.5
 800a1f6:	ed9f 5b6c 	vldr	d5, [pc, #432]	; 800a3a8 <_dtoa_r+0x2c0>
 800a1fa:	ee36 7b47 	vsub.f64	d7, d6, d7
 800a1fe:	ed9f 6b6c 	vldr	d6, [pc, #432]	; 800a3b0 <_dtoa_r+0x2c8>
 800a202:	eea7 6b05 	vfma.f64	d6, d7, d5
 800a206:	eeb0 7b46 	vmov.f64	d7, d6
 800a20a:	ee06 1a90 	vmov	s13, r1
 800a20e:	eeb8 5be6 	vcvt.f64.s32	d5, s13
 800a212:	ed9f 6b69 	vldr	d6, [pc, #420]	; 800a3b8 <_dtoa_r+0x2d0>
 800a216:	eea5 7b06 	vfma.f64	d7, d5, d6
 800a21a:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 800a21e:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 800a222:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a226:	ee16 ba90 	vmov	fp, s13
 800a22a:	9411      	str	r4, [sp, #68]	; 0x44
 800a22c:	d508      	bpl.n	800a240 <_dtoa_r+0x158>
 800a22e:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 800a232:	eeb4 6b47 	vcmp.f64	d6, d7
 800a236:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a23a:	bf18      	it	ne
 800a23c:	f10b 3bff 	addne.w	fp, fp, #4294967295
 800a240:	f1bb 0f16 	cmp.w	fp, #22
 800a244:	d832      	bhi.n	800a2ac <_dtoa_r+0x1c4>
 800a246:	4b64      	ldr	r3, [pc, #400]	; (800a3d8 <_dtoa_r+0x2f0>)
 800a248:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800a24c:	ed93 7b00 	vldr	d7, [r3]
 800a250:	ed9d 6b0a 	vldr	d6, [sp, #40]	; 0x28
 800a254:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800a258:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a25c:	d501      	bpl.n	800a262 <_dtoa_r+0x17a>
 800a25e:	f10b 3bff 	add.w	fp, fp, #4294967295
 800a262:	2300      	movs	r3, #0
 800a264:	e023      	b.n	800a2ae <_dtoa_r+0x1c6>
 800a266:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800a268:	4401      	add	r1, r0
 800a26a:	f201 4332 	addw	r3, r1, #1074	; 0x432
 800a26e:	2b20      	cmp	r3, #32
 800a270:	bfc3      	ittte	gt
 800a272:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800a276:	fa04 f303 	lslgt.w	r3, r4, r3
 800a27a:	f201 4412 	addwgt	r4, r1, #1042	; 0x412
 800a27e:	f1c3 0320 	rsble	r3, r3, #32
 800a282:	bfc6      	itte	gt
 800a284:	fa28 f804 	lsrgt.w	r8, r8, r4
 800a288:	ea43 0308 	orrgt.w	r3, r3, r8
 800a28c:	fa08 f303 	lslle.w	r3, r8, r3
 800a290:	ee07 3a90 	vmov	s15, r3
 800a294:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800a298:	3901      	subs	r1, #1
 800a29a:	ed8d 7b00 	vstr	d7, [sp]
 800a29e:	9c01      	ldr	r4, [sp, #4]
 800a2a0:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a2a4:	f1a4 73f8 	sub.w	r3, r4, #32505856	; 0x1f00000
 800a2a8:	2401      	movs	r4, #1
 800a2aa:	e7a0      	b.n	800a1ee <_dtoa_r+0x106>
 800a2ac:	2301      	movs	r3, #1
 800a2ae:	930f      	str	r3, [sp, #60]	; 0x3c
 800a2b0:	1a43      	subs	r3, r0, r1
 800a2b2:	1e5a      	subs	r2, r3, #1
 800a2b4:	bf45      	ittet	mi
 800a2b6:	f1c3 0301 	rsbmi	r3, r3, #1
 800a2ba:	9305      	strmi	r3, [sp, #20]
 800a2bc:	2300      	movpl	r3, #0
 800a2be:	2300      	movmi	r3, #0
 800a2c0:	9206      	str	r2, [sp, #24]
 800a2c2:	bf54      	ite	pl
 800a2c4:	9305      	strpl	r3, [sp, #20]
 800a2c6:	9306      	strmi	r3, [sp, #24]
 800a2c8:	f1bb 0f00 	cmp.w	fp, #0
 800a2cc:	db18      	blt.n	800a300 <_dtoa_r+0x218>
 800a2ce:	9b06      	ldr	r3, [sp, #24]
 800a2d0:	f8cd b038 	str.w	fp, [sp, #56]	; 0x38
 800a2d4:	445b      	add	r3, fp
 800a2d6:	9306      	str	r3, [sp, #24]
 800a2d8:	2300      	movs	r3, #0
 800a2da:	9a07      	ldr	r2, [sp, #28]
 800a2dc:	2a09      	cmp	r2, #9
 800a2de:	d849      	bhi.n	800a374 <_dtoa_r+0x28c>
 800a2e0:	2a05      	cmp	r2, #5
 800a2e2:	bfc4      	itt	gt
 800a2e4:	3a04      	subgt	r2, #4
 800a2e6:	9207      	strgt	r2, [sp, #28]
 800a2e8:	9a07      	ldr	r2, [sp, #28]
 800a2ea:	f1a2 0202 	sub.w	r2, r2, #2
 800a2ee:	bfcc      	ite	gt
 800a2f0:	2400      	movgt	r4, #0
 800a2f2:	2401      	movle	r4, #1
 800a2f4:	2a03      	cmp	r2, #3
 800a2f6:	d848      	bhi.n	800a38a <_dtoa_r+0x2a2>
 800a2f8:	e8df f002 	tbb	[pc, r2]
 800a2fc:	3a2c2e0b 	.word	0x3a2c2e0b
 800a300:	9b05      	ldr	r3, [sp, #20]
 800a302:	2200      	movs	r2, #0
 800a304:	eba3 030b 	sub.w	r3, r3, fp
 800a308:	9305      	str	r3, [sp, #20]
 800a30a:	920e      	str	r2, [sp, #56]	; 0x38
 800a30c:	f1cb 0300 	rsb	r3, fp, #0
 800a310:	e7e3      	b.n	800a2da <_dtoa_r+0x1f2>
 800a312:	2200      	movs	r2, #0
 800a314:	9208      	str	r2, [sp, #32]
 800a316:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a318:	2a00      	cmp	r2, #0
 800a31a:	dc39      	bgt.n	800a390 <_dtoa_r+0x2a8>
 800a31c:	f04f 0a01 	mov.w	sl, #1
 800a320:	46d1      	mov	r9, sl
 800a322:	4652      	mov	r2, sl
 800a324:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 800a328:	6a77      	ldr	r7, [r6, #36]	; 0x24
 800a32a:	2100      	movs	r1, #0
 800a32c:	6079      	str	r1, [r7, #4]
 800a32e:	2004      	movs	r0, #4
 800a330:	f100 0c14 	add.w	ip, r0, #20
 800a334:	4594      	cmp	ip, r2
 800a336:	6879      	ldr	r1, [r7, #4]
 800a338:	d92f      	bls.n	800a39a <_dtoa_r+0x2b2>
 800a33a:	4630      	mov	r0, r6
 800a33c:	930c      	str	r3, [sp, #48]	; 0x30
 800a33e:	f000 fd9d 	bl	800ae7c <_Balloc>
 800a342:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a344:	9000      	str	r0, [sp, #0]
 800a346:	4602      	mov	r2, r0
 800a348:	2800      	cmp	r0, #0
 800a34a:	d149      	bne.n	800a3e0 <_dtoa_r+0x2f8>
 800a34c:	4b23      	ldr	r3, [pc, #140]	; (800a3dc <_dtoa_r+0x2f4>)
 800a34e:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800a352:	e6df      	b.n	800a114 <_dtoa_r+0x2c>
 800a354:	2201      	movs	r2, #1
 800a356:	e7dd      	b.n	800a314 <_dtoa_r+0x22c>
 800a358:	2200      	movs	r2, #0
 800a35a:	9208      	str	r2, [sp, #32]
 800a35c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a35e:	eb0b 0a02 	add.w	sl, fp, r2
 800a362:	f10a 0901 	add.w	r9, sl, #1
 800a366:	464a      	mov	r2, r9
 800a368:	2a01      	cmp	r2, #1
 800a36a:	bfb8      	it	lt
 800a36c:	2201      	movlt	r2, #1
 800a36e:	e7db      	b.n	800a328 <_dtoa_r+0x240>
 800a370:	2201      	movs	r2, #1
 800a372:	e7f2      	b.n	800a35a <_dtoa_r+0x272>
 800a374:	2401      	movs	r4, #1
 800a376:	2200      	movs	r2, #0
 800a378:	e9cd 2407 	strd	r2, r4, [sp, #28]
 800a37c:	f04f 3aff 	mov.w	sl, #4294967295
 800a380:	2100      	movs	r1, #0
 800a382:	46d1      	mov	r9, sl
 800a384:	2212      	movs	r2, #18
 800a386:	9109      	str	r1, [sp, #36]	; 0x24
 800a388:	e7ce      	b.n	800a328 <_dtoa_r+0x240>
 800a38a:	2201      	movs	r2, #1
 800a38c:	9208      	str	r2, [sp, #32]
 800a38e:	e7f5      	b.n	800a37c <_dtoa_r+0x294>
 800a390:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
 800a394:	46d1      	mov	r9, sl
 800a396:	4652      	mov	r2, sl
 800a398:	e7c6      	b.n	800a328 <_dtoa_r+0x240>
 800a39a:	3101      	adds	r1, #1
 800a39c:	6079      	str	r1, [r7, #4]
 800a39e:	0040      	lsls	r0, r0, #1
 800a3a0:	e7c6      	b.n	800a330 <_dtoa_r+0x248>
 800a3a2:	bf00      	nop
 800a3a4:	f3af 8000 	nop.w
 800a3a8:	636f4361 	.word	0x636f4361
 800a3ac:	3fd287a7 	.word	0x3fd287a7
 800a3b0:	8b60c8b3 	.word	0x8b60c8b3
 800a3b4:	3fc68a28 	.word	0x3fc68a28
 800a3b8:	509f79fb 	.word	0x509f79fb
 800a3bc:	3fd34413 	.word	0x3fd34413
 800a3c0:	0800be89 	.word	0x0800be89
 800a3c4:	0800bea0 	.word	0x0800bea0
 800a3c8:	7ff00000 	.word	0x7ff00000
 800a3cc:	0800be85 	.word	0x0800be85
 800a3d0:	0800be7c 	.word	0x0800be7c
 800a3d4:	0800be59 	.word	0x0800be59
 800a3d8:	0800bf98 	.word	0x0800bf98
 800a3dc:	0800beff 	.word	0x0800beff
 800a3e0:	6a72      	ldr	r2, [r6, #36]	; 0x24
 800a3e2:	9900      	ldr	r1, [sp, #0]
 800a3e4:	6011      	str	r1, [r2, #0]
 800a3e6:	f1b9 0f0e 	cmp.w	r9, #14
 800a3ea:	d872      	bhi.n	800a4d2 <_dtoa_r+0x3ea>
 800a3ec:	2c00      	cmp	r4, #0
 800a3ee:	d070      	beq.n	800a4d2 <_dtoa_r+0x3ea>
 800a3f0:	f1bb 0f00 	cmp.w	fp, #0
 800a3f4:	f340 80a6 	ble.w	800a544 <_dtoa_r+0x45c>
 800a3f8:	49ca      	ldr	r1, [pc, #808]	; (800a724 <_dtoa_r+0x63c>)
 800a3fa:	f00b 020f 	and.w	r2, fp, #15
 800a3fe:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
 800a402:	f41b 7f80 	tst.w	fp, #256	; 0x100
 800a406:	ed92 7b00 	vldr	d7, [r2]
 800a40a:	ea4f 112b 	mov.w	r1, fp, asr #4
 800a40e:	f000 808d 	beq.w	800a52c <_dtoa_r+0x444>
 800a412:	4ac5      	ldr	r2, [pc, #788]	; (800a728 <_dtoa_r+0x640>)
 800a414:	ed9d 5b0a 	vldr	d5, [sp, #40]	; 0x28
 800a418:	ed92 6b08 	vldr	d6, [r2, #32]
 800a41c:	ee85 6b06 	vdiv.f64	d6, d5, d6
 800a420:	ed8d 6b02 	vstr	d6, [sp, #8]
 800a424:	f001 010f 	and.w	r1, r1, #15
 800a428:	2203      	movs	r2, #3
 800a42a:	48bf      	ldr	r0, [pc, #764]	; (800a728 <_dtoa_r+0x640>)
 800a42c:	2900      	cmp	r1, #0
 800a42e:	d17f      	bne.n	800a530 <_dtoa_r+0x448>
 800a430:	ed9d 6b02 	vldr	d6, [sp, #8]
 800a434:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800a438:	ed8d 7b02 	vstr	d7, [sp, #8]
 800a43c:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800a43e:	2900      	cmp	r1, #0
 800a440:	f000 80b2 	beq.w	800a5a8 <_dtoa_r+0x4c0>
 800a444:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 800a448:	ed9d 7b02 	vldr	d7, [sp, #8]
 800a44c:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800a450:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a454:	f140 80a8 	bpl.w	800a5a8 <_dtoa_r+0x4c0>
 800a458:	f1b9 0f00 	cmp.w	r9, #0
 800a45c:	f000 80a4 	beq.w	800a5a8 <_dtoa_r+0x4c0>
 800a460:	f1ba 0f00 	cmp.w	sl, #0
 800a464:	dd31      	ble.n	800a4ca <_dtoa_r+0x3e2>
 800a466:	eeb2 6b04 	vmov.f64	d6, #36	; 0x41200000  10.0
 800a46a:	ee27 7b06 	vmul.f64	d7, d7, d6
 800a46e:	ed8d 7b02 	vstr	d7, [sp, #8]
 800a472:	f10b 37ff 	add.w	r7, fp, #4294967295
 800a476:	3201      	adds	r2, #1
 800a478:	4650      	mov	r0, sl
 800a47a:	ed9d 6b02 	vldr	d6, [sp, #8]
 800a47e:	eeb1 5b0c 	vmov.f64	d5, #28	; 0x40e00000  7.0
 800a482:	ee07 2a90 	vmov	s15, r2
 800a486:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800a48a:	eea7 5b06 	vfma.f64	d5, d7, d6
 800a48e:	ed8d 5b02 	vstr	d5, [sp, #8]
 800a492:	9c03      	ldr	r4, [sp, #12]
 800a494:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 800a498:	f1a4 7250 	sub.w	r2, r4, #54525952	; 0x3400000
 800a49c:	2800      	cmp	r0, #0
 800a49e:	f040 8086 	bne.w	800a5ae <_dtoa_r+0x4c6>
 800a4a2:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 800a4a6:	ee36 6b47 	vsub.f64	d6, d6, d7
 800a4aa:	ec42 1b17 	vmov	d7, r1, r2
 800a4ae:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800a4b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a4b6:	f300 8272 	bgt.w	800a99e <_dtoa_r+0x8b6>
 800a4ba:	eeb1 7b47 	vneg.f64	d7, d7
 800a4be:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800a4c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a4c6:	f100 8267 	bmi.w	800a998 <_dtoa_r+0x8b0>
 800a4ca:	e9dd 120a 	ldrd	r1, r2, [sp, #40]	; 0x28
 800a4ce:	e9cd 1202 	strd	r1, r2, [sp, #8]
 800a4d2:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800a4d4:	2a00      	cmp	r2, #0
 800a4d6:	f2c0 8129 	blt.w	800a72c <_dtoa_r+0x644>
 800a4da:	f1bb 0f0e 	cmp.w	fp, #14
 800a4de:	f300 8125 	bgt.w	800a72c <_dtoa_r+0x644>
 800a4e2:	4b90      	ldr	r3, [pc, #576]	; (800a724 <_dtoa_r+0x63c>)
 800a4e4:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800a4e8:	ed93 6b00 	vldr	d6, [r3]
 800a4ec:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a4ee:	2b00      	cmp	r3, #0
 800a4f0:	f280 80c3 	bge.w	800a67a <_dtoa_r+0x592>
 800a4f4:	f1b9 0f00 	cmp.w	r9, #0
 800a4f8:	f300 80bf 	bgt.w	800a67a <_dtoa_r+0x592>
 800a4fc:	f040 824c 	bne.w	800a998 <_dtoa_r+0x8b0>
 800a500:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 800a504:	ee26 6b07 	vmul.f64	d6, d6, d7
 800a508:	ed9d 7b02 	vldr	d7, [sp, #8]
 800a50c:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800a510:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a514:	464c      	mov	r4, r9
 800a516:	464f      	mov	r7, r9
 800a518:	f280 8222 	bge.w	800a960 <_dtoa_r+0x878>
 800a51c:	f8dd 8000 	ldr.w	r8, [sp]
 800a520:	2331      	movs	r3, #49	; 0x31
 800a522:	f808 3b01 	strb.w	r3, [r8], #1
 800a526:	f10b 0b01 	add.w	fp, fp, #1
 800a52a:	e21e      	b.n	800a96a <_dtoa_r+0x882>
 800a52c:	2202      	movs	r2, #2
 800a52e:	e77c      	b.n	800a42a <_dtoa_r+0x342>
 800a530:	07cc      	lsls	r4, r1, #31
 800a532:	d504      	bpl.n	800a53e <_dtoa_r+0x456>
 800a534:	ed90 6b00 	vldr	d6, [r0]
 800a538:	3201      	adds	r2, #1
 800a53a:	ee27 7b06 	vmul.f64	d7, d7, d6
 800a53e:	1049      	asrs	r1, r1, #1
 800a540:	3008      	adds	r0, #8
 800a542:	e773      	b.n	800a42c <_dtoa_r+0x344>
 800a544:	d02e      	beq.n	800a5a4 <_dtoa_r+0x4bc>
 800a546:	f1cb 0100 	rsb	r1, fp, #0
 800a54a:	4a76      	ldr	r2, [pc, #472]	; (800a724 <_dtoa_r+0x63c>)
 800a54c:	f001 000f 	and.w	r0, r1, #15
 800a550:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 800a554:	ed92 7b00 	vldr	d7, [r2]
 800a558:	ed9d 6b0a 	vldr	d6, [sp, #40]	; 0x28
 800a55c:	ee26 7b07 	vmul.f64	d7, d6, d7
 800a560:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 800a564:	e9dd 780c 	ldrd	r7, r8, [sp, #48]	; 0x30
 800a568:	e9cd 7802 	strd	r7, r8, [sp, #8]
 800a56c:	486e      	ldr	r0, [pc, #440]	; (800a728 <_dtoa_r+0x640>)
 800a56e:	1109      	asrs	r1, r1, #4
 800a570:	2400      	movs	r4, #0
 800a572:	2202      	movs	r2, #2
 800a574:	b939      	cbnz	r1, 800a586 <_dtoa_r+0x49e>
 800a576:	2c00      	cmp	r4, #0
 800a578:	f43f af60 	beq.w	800a43c <_dtoa_r+0x354>
 800a57c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800a580:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a584:	e75a      	b.n	800a43c <_dtoa_r+0x354>
 800a586:	07cf      	lsls	r7, r1, #31
 800a588:	d509      	bpl.n	800a59e <_dtoa_r+0x4b6>
 800a58a:	ed9d 6b0c 	vldr	d6, [sp, #48]	; 0x30
 800a58e:	ed90 7b00 	vldr	d7, [r0]
 800a592:	ee26 7b07 	vmul.f64	d7, d6, d7
 800a596:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 800a59a:	3201      	adds	r2, #1
 800a59c:	2401      	movs	r4, #1
 800a59e:	1049      	asrs	r1, r1, #1
 800a5a0:	3008      	adds	r0, #8
 800a5a2:	e7e7      	b.n	800a574 <_dtoa_r+0x48c>
 800a5a4:	2202      	movs	r2, #2
 800a5a6:	e749      	b.n	800a43c <_dtoa_r+0x354>
 800a5a8:	465f      	mov	r7, fp
 800a5aa:	4648      	mov	r0, r9
 800a5ac:	e765      	b.n	800a47a <_dtoa_r+0x392>
 800a5ae:	ec42 1b17 	vmov	d7, r1, r2
 800a5b2:	4a5c      	ldr	r2, [pc, #368]	; (800a724 <_dtoa_r+0x63c>)
 800a5b4:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 800a5b8:	ed12 4b02 	vldr	d4, [r2, #-8]
 800a5bc:	9a00      	ldr	r2, [sp, #0]
 800a5be:	1814      	adds	r4, r2, r0
 800a5c0:	9a08      	ldr	r2, [sp, #32]
 800a5c2:	b352      	cbz	r2, 800a61a <_dtoa_r+0x532>
 800a5c4:	eeb6 3b00 	vmov.f64	d3, #96	; 0x3f000000  0.5
 800a5c8:	eeb7 2b00 	vmov.f64	d2, #112	; 0x3f800000  1.0
 800a5cc:	f8dd 8000 	ldr.w	r8, [sp]
 800a5d0:	ee83 5b04 	vdiv.f64	d5, d3, d4
 800a5d4:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 800a5d8:	ee35 7b47 	vsub.f64	d7, d5, d7
 800a5dc:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800a5e0:	ee14 2a90 	vmov	r2, s9
 800a5e4:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800a5e8:	3230      	adds	r2, #48	; 0x30
 800a5ea:	ee36 6b45 	vsub.f64	d6, d6, d5
 800a5ee:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800a5f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a5f6:	f808 2b01 	strb.w	r2, [r8], #1
 800a5fa:	d439      	bmi.n	800a670 <_dtoa_r+0x588>
 800a5fc:	ee32 5b46 	vsub.f64	d5, d2, d6
 800a600:	eeb4 5bc7 	vcmpe.f64	d5, d7
 800a604:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a608:	d472      	bmi.n	800a6f0 <_dtoa_r+0x608>
 800a60a:	45a0      	cmp	r8, r4
 800a60c:	f43f af5d 	beq.w	800a4ca <_dtoa_r+0x3e2>
 800a610:	ee27 7b03 	vmul.f64	d7, d7, d3
 800a614:	ee26 6b03 	vmul.f64	d6, d6, d3
 800a618:	e7e0      	b.n	800a5dc <_dtoa_r+0x4f4>
 800a61a:	f8dd 8000 	ldr.w	r8, [sp]
 800a61e:	ee27 7b04 	vmul.f64	d7, d7, d4
 800a622:	4621      	mov	r1, r4
 800a624:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 800a628:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800a62c:	ee14 2a90 	vmov	r2, s9
 800a630:	3230      	adds	r2, #48	; 0x30
 800a632:	f808 2b01 	strb.w	r2, [r8], #1
 800a636:	45a0      	cmp	r8, r4
 800a638:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800a63c:	ee36 6b45 	vsub.f64	d6, d6, d5
 800a640:	d118      	bne.n	800a674 <_dtoa_r+0x58c>
 800a642:	eeb6 5b00 	vmov.f64	d5, #96	; 0x3f000000  0.5
 800a646:	ee37 4b05 	vadd.f64	d4, d7, d5
 800a64a:	eeb4 6bc4 	vcmpe.f64	d6, d4
 800a64e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a652:	dc4d      	bgt.n	800a6f0 <_dtoa_r+0x608>
 800a654:	ee35 7b47 	vsub.f64	d7, d5, d7
 800a658:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800a65c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a660:	f57f af33 	bpl.w	800a4ca <_dtoa_r+0x3e2>
 800a664:	4688      	mov	r8, r1
 800a666:	3901      	subs	r1, #1
 800a668:	f818 3c01 	ldrb.w	r3, [r8, #-1]
 800a66c:	2b30      	cmp	r3, #48	; 0x30
 800a66e:	d0f9      	beq.n	800a664 <_dtoa_r+0x57c>
 800a670:	46bb      	mov	fp, r7
 800a672:	e02a      	b.n	800a6ca <_dtoa_r+0x5e2>
 800a674:	ee26 6b03 	vmul.f64	d6, d6, d3
 800a678:	e7d6      	b.n	800a628 <_dtoa_r+0x540>
 800a67a:	ed9d 7b02 	vldr	d7, [sp, #8]
 800a67e:	eeb2 4b04 	vmov.f64	d4, #36	; 0x41200000  10.0
 800a682:	f8dd 8000 	ldr.w	r8, [sp]
 800a686:	ee87 5b06 	vdiv.f64	d5, d7, d6
 800a68a:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 800a68e:	ee15 3a10 	vmov	r3, s10
 800a692:	3330      	adds	r3, #48	; 0x30
 800a694:	f808 3b01 	strb.w	r3, [r8], #1
 800a698:	9b00      	ldr	r3, [sp, #0]
 800a69a:	eba8 0303 	sub.w	r3, r8, r3
 800a69e:	4599      	cmp	r9, r3
 800a6a0:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 800a6a4:	eea3 7b46 	vfms.f64	d7, d3, d6
 800a6a8:	d133      	bne.n	800a712 <_dtoa_r+0x62a>
 800a6aa:	ee37 7b07 	vadd.f64	d7, d7, d7
 800a6ae:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800a6b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a6b6:	dc1a      	bgt.n	800a6ee <_dtoa_r+0x606>
 800a6b8:	eeb4 7b46 	vcmp.f64	d7, d6
 800a6bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a6c0:	d103      	bne.n	800a6ca <_dtoa_r+0x5e2>
 800a6c2:	ee15 3a10 	vmov	r3, s10
 800a6c6:	07d9      	lsls	r1, r3, #31
 800a6c8:	d411      	bmi.n	800a6ee <_dtoa_r+0x606>
 800a6ca:	4629      	mov	r1, r5
 800a6cc:	4630      	mov	r0, r6
 800a6ce:	f000 fc15 	bl	800aefc <_Bfree>
 800a6d2:	2300      	movs	r3, #0
 800a6d4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800a6d6:	f888 3000 	strb.w	r3, [r8]
 800a6da:	f10b 0301 	add.w	r3, fp, #1
 800a6de:	6013      	str	r3, [r2, #0]
 800a6e0:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800a6e2:	2b00      	cmp	r3, #0
 800a6e4:	f43f ad4d 	beq.w	800a182 <_dtoa_r+0x9a>
 800a6e8:	f8c3 8000 	str.w	r8, [r3]
 800a6ec:	e549      	b.n	800a182 <_dtoa_r+0x9a>
 800a6ee:	465f      	mov	r7, fp
 800a6f0:	4643      	mov	r3, r8
 800a6f2:	4698      	mov	r8, r3
 800a6f4:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a6f8:	2a39      	cmp	r2, #57	; 0x39
 800a6fa:	d106      	bne.n	800a70a <_dtoa_r+0x622>
 800a6fc:	9a00      	ldr	r2, [sp, #0]
 800a6fe:	429a      	cmp	r2, r3
 800a700:	d1f7      	bne.n	800a6f2 <_dtoa_r+0x60a>
 800a702:	9900      	ldr	r1, [sp, #0]
 800a704:	2230      	movs	r2, #48	; 0x30
 800a706:	3701      	adds	r7, #1
 800a708:	700a      	strb	r2, [r1, #0]
 800a70a:	781a      	ldrb	r2, [r3, #0]
 800a70c:	3201      	adds	r2, #1
 800a70e:	701a      	strb	r2, [r3, #0]
 800a710:	e7ae      	b.n	800a670 <_dtoa_r+0x588>
 800a712:	ee27 7b04 	vmul.f64	d7, d7, d4
 800a716:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800a71a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a71e:	d1b2      	bne.n	800a686 <_dtoa_r+0x59e>
 800a720:	e7d3      	b.n	800a6ca <_dtoa_r+0x5e2>
 800a722:	bf00      	nop
 800a724:	0800bf98 	.word	0x0800bf98
 800a728:	0800bf70 	.word	0x0800bf70
 800a72c:	9908      	ldr	r1, [sp, #32]
 800a72e:	2900      	cmp	r1, #0
 800a730:	f000 80d1 	beq.w	800a8d6 <_dtoa_r+0x7ee>
 800a734:	9907      	ldr	r1, [sp, #28]
 800a736:	2901      	cmp	r1, #1
 800a738:	f300 80b4 	bgt.w	800a8a4 <_dtoa_r+0x7bc>
 800a73c:	9911      	ldr	r1, [sp, #68]	; 0x44
 800a73e:	2900      	cmp	r1, #0
 800a740:	f000 80ac 	beq.w	800a89c <_dtoa_r+0x7b4>
 800a744:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800a748:	f8dd 8014 	ldr.w	r8, [sp, #20]
 800a74c:	461c      	mov	r4, r3
 800a74e:	930a      	str	r3, [sp, #40]	; 0x28
 800a750:	9b05      	ldr	r3, [sp, #20]
 800a752:	4413      	add	r3, r2
 800a754:	9305      	str	r3, [sp, #20]
 800a756:	9b06      	ldr	r3, [sp, #24]
 800a758:	2101      	movs	r1, #1
 800a75a:	4413      	add	r3, r2
 800a75c:	4630      	mov	r0, r6
 800a75e:	9306      	str	r3, [sp, #24]
 800a760:	f000 fc88 	bl	800b074 <__i2b>
 800a764:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a766:	4607      	mov	r7, r0
 800a768:	f1b8 0f00 	cmp.w	r8, #0
 800a76c:	dd0d      	ble.n	800a78a <_dtoa_r+0x6a2>
 800a76e:	9a06      	ldr	r2, [sp, #24]
 800a770:	2a00      	cmp	r2, #0
 800a772:	dd0a      	ble.n	800a78a <_dtoa_r+0x6a2>
 800a774:	4542      	cmp	r2, r8
 800a776:	9905      	ldr	r1, [sp, #20]
 800a778:	bfa8      	it	ge
 800a77a:	4642      	movge	r2, r8
 800a77c:	1a89      	subs	r1, r1, r2
 800a77e:	9105      	str	r1, [sp, #20]
 800a780:	9906      	ldr	r1, [sp, #24]
 800a782:	eba8 0802 	sub.w	r8, r8, r2
 800a786:	1a8a      	subs	r2, r1, r2
 800a788:	9206      	str	r2, [sp, #24]
 800a78a:	b303      	cbz	r3, 800a7ce <_dtoa_r+0x6e6>
 800a78c:	9a08      	ldr	r2, [sp, #32]
 800a78e:	2a00      	cmp	r2, #0
 800a790:	f000 80a6 	beq.w	800a8e0 <_dtoa_r+0x7f8>
 800a794:	2c00      	cmp	r4, #0
 800a796:	dd13      	ble.n	800a7c0 <_dtoa_r+0x6d8>
 800a798:	4639      	mov	r1, r7
 800a79a:	4622      	mov	r2, r4
 800a79c:	4630      	mov	r0, r6
 800a79e:	930c      	str	r3, [sp, #48]	; 0x30
 800a7a0:	f000 fd24 	bl	800b1ec <__pow5mult>
 800a7a4:	462a      	mov	r2, r5
 800a7a6:	4601      	mov	r1, r0
 800a7a8:	4607      	mov	r7, r0
 800a7aa:	4630      	mov	r0, r6
 800a7ac:	f000 fc78 	bl	800b0a0 <__multiply>
 800a7b0:	4629      	mov	r1, r5
 800a7b2:	900a      	str	r0, [sp, #40]	; 0x28
 800a7b4:	4630      	mov	r0, r6
 800a7b6:	f000 fba1 	bl	800aefc <_Bfree>
 800a7ba:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a7bc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a7be:	4615      	mov	r5, r2
 800a7c0:	1b1a      	subs	r2, r3, r4
 800a7c2:	d004      	beq.n	800a7ce <_dtoa_r+0x6e6>
 800a7c4:	4629      	mov	r1, r5
 800a7c6:	4630      	mov	r0, r6
 800a7c8:	f000 fd10 	bl	800b1ec <__pow5mult>
 800a7cc:	4605      	mov	r5, r0
 800a7ce:	2101      	movs	r1, #1
 800a7d0:	4630      	mov	r0, r6
 800a7d2:	f000 fc4f 	bl	800b074 <__i2b>
 800a7d6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a7d8:	2b00      	cmp	r3, #0
 800a7da:	4604      	mov	r4, r0
 800a7dc:	f340 8082 	ble.w	800a8e4 <_dtoa_r+0x7fc>
 800a7e0:	461a      	mov	r2, r3
 800a7e2:	4601      	mov	r1, r0
 800a7e4:	4630      	mov	r0, r6
 800a7e6:	f000 fd01 	bl	800b1ec <__pow5mult>
 800a7ea:	9b07      	ldr	r3, [sp, #28]
 800a7ec:	2b01      	cmp	r3, #1
 800a7ee:	4604      	mov	r4, r0
 800a7f0:	dd7b      	ble.n	800a8ea <_dtoa_r+0x802>
 800a7f2:	2300      	movs	r3, #0
 800a7f4:	930a      	str	r3, [sp, #40]	; 0x28
 800a7f6:	6922      	ldr	r2, [r4, #16]
 800a7f8:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800a7fc:	6910      	ldr	r0, [r2, #16]
 800a7fe:	f000 fbe9 	bl	800afd4 <__hi0bits>
 800a802:	f1c0 0020 	rsb	r0, r0, #32
 800a806:	9b06      	ldr	r3, [sp, #24]
 800a808:	4418      	add	r0, r3
 800a80a:	f010 001f 	ands.w	r0, r0, #31
 800a80e:	f000 808d 	beq.w	800a92c <_dtoa_r+0x844>
 800a812:	f1c0 0220 	rsb	r2, r0, #32
 800a816:	2a04      	cmp	r2, #4
 800a818:	f340 8086 	ble.w	800a928 <_dtoa_r+0x840>
 800a81c:	f1c0 001c 	rsb	r0, r0, #28
 800a820:	9b05      	ldr	r3, [sp, #20]
 800a822:	4403      	add	r3, r0
 800a824:	9305      	str	r3, [sp, #20]
 800a826:	9b06      	ldr	r3, [sp, #24]
 800a828:	4403      	add	r3, r0
 800a82a:	4480      	add	r8, r0
 800a82c:	9306      	str	r3, [sp, #24]
 800a82e:	9b05      	ldr	r3, [sp, #20]
 800a830:	2b00      	cmp	r3, #0
 800a832:	dd05      	ble.n	800a840 <_dtoa_r+0x758>
 800a834:	4629      	mov	r1, r5
 800a836:	461a      	mov	r2, r3
 800a838:	4630      	mov	r0, r6
 800a83a:	f000 fd31 	bl	800b2a0 <__lshift>
 800a83e:	4605      	mov	r5, r0
 800a840:	9b06      	ldr	r3, [sp, #24]
 800a842:	2b00      	cmp	r3, #0
 800a844:	dd05      	ble.n	800a852 <_dtoa_r+0x76a>
 800a846:	4621      	mov	r1, r4
 800a848:	461a      	mov	r2, r3
 800a84a:	4630      	mov	r0, r6
 800a84c:	f000 fd28 	bl	800b2a0 <__lshift>
 800a850:	4604      	mov	r4, r0
 800a852:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a854:	2b00      	cmp	r3, #0
 800a856:	d06b      	beq.n	800a930 <_dtoa_r+0x848>
 800a858:	4621      	mov	r1, r4
 800a85a:	4628      	mov	r0, r5
 800a85c:	f000 fd8c 	bl	800b378 <__mcmp>
 800a860:	2800      	cmp	r0, #0
 800a862:	da65      	bge.n	800a930 <_dtoa_r+0x848>
 800a864:	2300      	movs	r3, #0
 800a866:	4629      	mov	r1, r5
 800a868:	220a      	movs	r2, #10
 800a86a:	4630      	mov	r0, r6
 800a86c:	f000 fb68 	bl	800af40 <__multadd>
 800a870:	9b08      	ldr	r3, [sp, #32]
 800a872:	f10b 3bff 	add.w	fp, fp, #4294967295
 800a876:	4605      	mov	r5, r0
 800a878:	2b00      	cmp	r3, #0
 800a87a:	f000 8192 	beq.w	800aba2 <_dtoa_r+0xaba>
 800a87e:	4639      	mov	r1, r7
 800a880:	2300      	movs	r3, #0
 800a882:	220a      	movs	r2, #10
 800a884:	4630      	mov	r0, r6
 800a886:	f000 fb5b 	bl	800af40 <__multadd>
 800a88a:	f1ba 0f00 	cmp.w	sl, #0
 800a88e:	4607      	mov	r7, r0
 800a890:	f300 808e 	bgt.w	800a9b0 <_dtoa_r+0x8c8>
 800a894:	9b07      	ldr	r3, [sp, #28]
 800a896:	2b02      	cmp	r3, #2
 800a898:	dc51      	bgt.n	800a93e <_dtoa_r+0x856>
 800a89a:	e089      	b.n	800a9b0 <_dtoa_r+0x8c8>
 800a89c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800a89e:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800a8a2:	e751      	b.n	800a748 <_dtoa_r+0x660>
 800a8a4:	f109 34ff 	add.w	r4, r9, #4294967295
 800a8a8:	42a3      	cmp	r3, r4
 800a8aa:	bfbf      	itttt	lt
 800a8ac:	9a0e      	ldrlt	r2, [sp, #56]	; 0x38
 800a8ae:	1ae3      	sublt	r3, r4, r3
 800a8b0:	18d2      	addlt	r2, r2, r3
 800a8b2:	4613      	movlt	r3, r2
 800a8b4:	bfb7      	itett	lt
 800a8b6:	930e      	strlt	r3, [sp, #56]	; 0x38
 800a8b8:	1b1c      	subge	r4, r3, r4
 800a8ba:	4623      	movlt	r3, r4
 800a8bc:	2400      	movlt	r4, #0
 800a8be:	f1b9 0f00 	cmp.w	r9, #0
 800a8c2:	bfb5      	itete	lt
 800a8c4:	9a05      	ldrlt	r2, [sp, #20]
 800a8c6:	f8dd 8014 	ldrge.w	r8, [sp, #20]
 800a8ca:	eba2 0809 	sublt.w	r8, r2, r9
 800a8ce:	464a      	movge	r2, r9
 800a8d0:	bfb8      	it	lt
 800a8d2:	2200      	movlt	r2, #0
 800a8d4:	e73b      	b.n	800a74e <_dtoa_r+0x666>
 800a8d6:	f8dd 8014 	ldr.w	r8, [sp, #20]
 800a8da:	9f08      	ldr	r7, [sp, #32]
 800a8dc:	461c      	mov	r4, r3
 800a8de:	e743      	b.n	800a768 <_dtoa_r+0x680>
 800a8e0:	461a      	mov	r2, r3
 800a8e2:	e76f      	b.n	800a7c4 <_dtoa_r+0x6dc>
 800a8e4:	9b07      	ldr	r3, [sp, #28]
 800a8e6:	2b01      	cmp	r3, #1
 800a8e8:	dc18      	bgt.n	800a91c <_dtoa_r+0x834>
 800a8ea:	9b02      	ldr	r3, [sp, #8]
 800a8ec:	b9b3      	cbnz	r3, 800a91c <_dtoa_r+0x834>
 800a8ee:	9b03      	ldr	r3, [sp, #12]
 800a8f0:	f3c3 0213 	ubfx	r2, r3, #0, #20
 800a8f4:	b9a2      	cbnz	r2, 800a920 <_dtoa_r+0x838>
 800a8f6:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800a8fa:	0d12      	lsrs	r2, r2, #20
 800a8fc:	0512      	lsls	r2, r2, #20
 800a8fe:	b18a      	cbz	r2, 800a924 <_dtoa_r+0x83c>
 800a900:	9b05      	ldr	r3, [sp, #20]
 800a902:	3301      	adds	r3, #1
 800a904:	9305      	str	r3, [sp, #20]
 800a906:	9b06      	ldr	r3, [sp, #24]
 800a908:	3301      	adds	r3, #1
 800a90a:	9306      	str	r3, [sp, #24]
 800a90c:	2301      	movs	r3, #1
 800a90e:	930a      	str	r3, [sp, #40]	; 0x28
 800a910:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a912:	2b00      	cmp	r3, #0
 800a914:	f47f af6f 	bne.w	800a7f6 <_dtoa_r+0x70e>
 800a918:	2001      	movs	r0, #1
 800a91a:	e774      	b.n	800a806 <_dtoa_r+0x71e>
 800a91c:	2300      	movs	r3, #0
 800a91e:	e7f6      	b.n	800a90e <_dtoa_r+0x826>
 800a920:	9b02      	ldr	r3, [sp, #8]
 800a922:	e7f4      	b.n	800a90e <_dtoa_r+0x826>
 800a924:	920a      	str	r2, [sp, #40]	; 0x28
 800a926:	e7f3      	b.n	800a910 <_dtoa_r+0x828>
 800a928:	d081      	beq.n	800a82e <_dtoa_r+0x746>
 800a92a:	4610      	mov	r0, r2
 800a92c:	301c      	adds	r0, #28
 800a92e:	e777      	b.n	800a820 <_dtoa_r+0x738>
 800a930:	f1b9 0f00 	cmp.w	r9, #0
 800a934:	dc37      	bgt.n	800a9a6 <_dtoa_r+0x8be>
 800a936:	9b07      	ldr	r3, [sp, #28]
 800a938:	2b02      	cmp	r3, #2
 800a93a:	dd34      	ble.n	800a9a6 <_dtoa_r+0x8be>
 800a93c:	46ca      	mov	sl, r9
 800a93e:	f1ba 0f00 	cmp.w	sl, #0
 800a942:	d10d      	bne.n	800a960 <_dtoa_r+0x878>
 800a944:	4621      	mov	r1, r4
 800a946:	4653      	mov	r3, sl
 800a948:	2205      	movs	r2, #5
 800a94a:	4630      	mov	r0, r6
 800a94c:	f000 faf8 	bl	800af40 <__multadd>
 800a950:	4601      	mov	r1, r0
 800a952:	4604      	mov	r4, r0
 800a954:	4628      	mov	r0, r5
 800a956:	f000 fd0f 	bl	800b378 <__mcmp>
 800a95a:	2800      	cmp	r0, #0
 800a95c:	f73f adde 	bgt.w	800a51c <_dtoa_r+0x434>
 800a960:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a962:	f8dd 8000 	ldr.w	r8, [sp]
 800a966:	ea6f 0b03 	mvn.w	fp, r3
 800a96a:	f04f 0900 	mov.w	r9, #0
 800a96e:	4621      	mov	r1, r4
 800a970:	4630      	mov	r0, r6
 800a972:	f000 fac3 	bl	800aefc <_Bfree>
 800a976:	2f00      	cmp	r7, #0
 800a978:	f43f aea7 	beq.w	800a6ca <_dtoa_r+0x5e2>
 800a97c:	f1b9 0f00 	cmp.w	r9, #0
 800a980:	d005      	beq.n	800a98e <_dtoa_r+0x8a6>
 800a982:	45b9      	cmp	r9, r7
 800a984:	d003      	beq.n	800a98e <_dtoa_r+0x8a6>
 800a986:	4649      	mov	r1, r9
 800a988:	4630      	mov	r0, r6
 800a98a:	f000 fab7 	bl	800aefc <_Bfree>
 800a98e:	4639      	mov	r1, r7
 800a990:	4630      	mov	r0, r6
 800a992:	f000 fab3 	bl	800aefc <_Bfree>
 800a996:	e698      	b.n	800a6ca <_dtoa_r+0x5e2>
 800a998:	2400      	movs	r4, #0
 800a99a:	4627      	mov	r7, r4
 800a99c:	e7e0      	b.n	800a960 <_dtoa_r+0x878>
 800a99e:	46bb      	mov	fp, r7
 800a9a0:	4604      	mov	r4, r0
 800a9a2:	4607      	mov	r7, r0
 800a9a4:	e5ba      	b.n	800a51c <_dtoa_r+0x434>
 800a9a6:	9b08      	ldr	r3, [sp, #32]
 800a9a8:	46ca      	mov	sl, r9
 800a9aa:	2b00      	cmp	r3, #0
 800a9ac:	f000 8100 	beq.w	800abb0 <_dtoa_r+0xac8>
 800a9b0:	f1b8 0f00 	cmp.w	r8, #0
 800a9b4:	dd05      	ble.n	800a9c2 <_dtoa_r+0x8da>
 800a9b6:	4639      	mov	r1, r7
 800a9b8:	4642      	mov	r2, r8
 800a9ba:	4630      	mov	r0, r6
 800a9bc:	f000 fc70 	bl	800b2a0 <__lshift>
 800a9c0:	4607      	mov	r7, r0
 800a9c2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a9c4:	2b00      	cmp	r3, #0
 800a9c6:	d05d      	beq.n	800aa84 <_dtoa_r+0x99c>
 800a9c8:	6879      	ldr	r1, [r7, #4]
 800a9ca:	4630      	mov	r0, r6
 800a9cc:	f000 fa56 	bl	800ae7c <_Balloc>
 800a9d0:	4680      	mov	r8, r0
 800a9d2:	b928      	cbnz	r0, 800a9e0 <_dtoa_r+0x8f8>
 800a9d4:	4b82      	ldr	r3, [pc, #520]	; (800abe0 <_dtoa_r+0xaf8>)
 800a9d6:	4602      	mov	r2, r0
 800a9d8:	f240 21ea 	movw	r1, #746	; 0x2ea
 800a9dc:	f7ff bb9a 	b.w	800a114 <_dtoa_r+0x2c>
 800a9e0:	693a      	ldr	r2, [r7, #16]
 800a9e2:	3202      	adds	r2, #2
 800a9e4:	0092      	lsls	r2, r2, #2
 800a9e6:	f107 010c 	add.w	r1, r7, #12
 800a9ea:	300c      	adds	r0, #12
 800a9ec:	f7fe fbc0 	bl	8009170 <memcpy>
 800a9f0:	2201      	movs	r2, #1
 800a9f2:	4641      	mov	r1, r8
 800a9f4:	4630      	mov	r0, r6
 800a9f6:	f000 fc53 	bl	800b2a0 <__lshift>
 800a9fa:	9b00      	ldr	r3, [sp, #0]
 800a9fc:	3301      	adds	r3, #1
 800a9fe:	9305      	str	r3, [sp, #20]
 800aa00:	9b00      	ldr	r3, [sp, #0]
 800aa02:	4453      	add	r3, sl
 800aa04:	9309      	str	r3, [sp, #36]	; 0x24
 800aa06:	9b02      	ldr	r3, [sp, #8]
 800aa08:	f003 0301 	and.w	r3, r3, #1
 800aa0c:	46b9      	mov	r9, r7
 800aa0e:	9308      	str	r3, [sp, #32]
 800aa10:	4607      	mov	r7, r0
 800aa12:	9b05      	ldr	r3, [sp, #20]
 800aa14:	4621      	mov	r1, r4
 800aa16:	3b01      	subs	r3, #1
 800aa18:	4628      	mov	r0, r5
 800aa1a:	9302      	str	r3, [sp, #8]
 800aa1c:	f7ff fad8 	bl	8009fd0 <quorem>
 800aa20:	4603      	mov	r3, r0
 800aa22:	3330      	adds	r3, #48	; 0x30
 800aa24:	9006      	str	r0, [sp, #24]
 800aa26:	4649      	mov	r1, r9
 800aa28:	4628      	mov	r0, r5
 800aa2a:	930a      	str	r3, [sp, #40]	; 0x28
 800aa2c:	f000 fca4 	bl	800b378 <__mcmp>
 800aa30:	463a      	mov	r2, r7
 800aa32:	4682      	mov	sl, r0
 800aa34:	4621      	mov	r1, r4
 800aa36:	4630      	mov	r0, r6
 800aa38:	f000 fcba 	bl	800b3b0 <__mdiff>
 800aa3c:	68c2      	ldr	r2, [r0, #12]
 800aa3e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800aa40:	4680      	mov	r8, r0
 800aa42:	bb0a      	cbnz	r2, 800aa88 <_dtoa_r+0x9a0>
 800aa44:	4601      	mov	r1, r0
 800aa46:	4628      	mov	r0, r5
 800aa48:	f000 fc96 	bl	800b378 <__mcmp>
 800aa4c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800aa4e:	4602      	mov	r2, r0
 800aa50:	4641      	mov	r1, r8
 800aa52:	4630      	mov	r0, r6
 800aa54:	920e      	str	r2, [sp, #56]	; 0x38
 800aa56:	930a      	str	r3, [sp, #40]	; 0x28
 800aa58:	f000 fa50 	bl	800aefc <_Bfree>
 800aa5c:	9b07      	ldr	r3, [sp, #28]
 800aa5e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800aa60:	f8dd 8014 	ldr.w	r8, [sp, #20]
 800aa64:	ea43 0102 	orr.w	r1, r3, r2
 800aa68:	9b08      	ldr	r3, [sp, #32]
 800aa6a:	430b      	orrs	r3, r1
 800aa6c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800aa6e:	d10d      	bne.n	800aa8c <_dtoa_r+0x9a4>
 800aa70:	2b39      	cmp	r3, #57	; 0x39
 800aa72:	d029      	beq.n	800aac8 <_dtoa_r+0x9e0>
 800aa74:	f1ba 0f00 	cmp.w	sl, #0
 800aa78:	dd01      	ble.n	800aa7e <_dtoa_r+0x996>
 800aa7a:	9b06      	ldr	r3, [sp, #24]
 800aa7c:	3331      	adds	r3, #49	; 0x31
 800aa7e:	9a02      	ldr	r2, [sp, #8]
 800aa80:	7013      	strb	r3, [r2, #0]
 800aa82:	e774      	b.n	800a96e <_dtoa_r+0x886>
 800aa84:	4638      	mov	r0, r7
 800aa86:	e7b8      	b.n	800a9fa <_dtoa_r+0x912>
 800aa88:	2201      	movs	r2, #1
 800aa8a:	e7e1      	b.n	800aa50 <_dtoa_r+0x968>
 800aa8c:	f1ba 0f00 	cmp.w	sl, #0
 800aa90:	db06      	blt.n	800aaa0 <_dtoa_r+0x9b8>
 800aa92:	9907      	ldr	r1, [sp, #28]
 800aa94:	ea41 0a0a 	orr.w	sl, r1, sl
 800aa98:	9908      	ldr	r1, [sp, #32]
 800aa9a:	ea5a 0101 	orrs.w	r1, sl, r1
 800aa9e:	d120      	bne.n	800aae2 <_dtoa_r+0x9fa>
 800aaa0:	2a00      	cmp	r2, #0
 800aaa2:	ddec      	ble.n	800aa7e <_dtoa_r+0x996>
 800aaa4:	4629      	mov	r1, r5
 800aaa6:	2201      	movs	r2, #1
 800aaa8:	4630      	mov	r0, r6
 800aaaa:	9305      	str	r3, [sp, #20]
 800aaac:	f000 fbf8 	bl	800b2a0 <__lshift>
 800aab0:	4621      	mov	r1, r4
 800aab2:	4605      	mov	r5, r0
 800aab4:	f000 fc60 	bl	800b378 <__mcmp>
 800aab8:	2800      	cmp	r0, #0
 800aaba:	9b05      	ldr	r3, [sp, #20]
 800aabc:	dc02      	bgt.n	800aac4 <_dtoa_r+0x9dc>
 800aabe:	d1de      	bne.n	800aa7e <_dtoa_r+0x996>
 800aac0:	07da      	lsls	r2, r3, #31
 800aac2:	d5dc      	bpl.n	800aa7e <_dtoa_r+0x996>
 800aac4:	2b39      	cmp	r3, #57	; 0x39
 800aac6:	d1d8      	bne.n	800aa7a <_dtoa_r+0x992>
 800aac8:	9a02      	ldr	r2, [sp, #8]
 800aaca:	2339      	movs	r3, #57	; 0x39
 800aacc:	7013      	strb	r3, [r2, #0]
 800aace:	4643      	mov	r3, r8
 800aad0:	4698      	mov	r8, r3
 800aad2:	3b01      	subs	r3, #1
 800aad4:	f818 2c01 	ldrb.w	r2, [r8, #-1]
 800aad8:	2a39      	cmp	r2, #57	; 0x39
 800aada:	d051      	beq.n	800ab80 <_dtoa_r+0xa98>
 800aadc:	3201      	adds	r2, #1
 800aade:	701a      	strb	r2, [r3, #0]
 800aae0:	e745      	b.n	800a96e <_dtoa_r+0x886>
 800aae2:	2a00      	cmp	r2, #0
 800aae4:	dd03      	ble.n	800aaee <_dtoa_r+0xa06>
 800aae6:	2b39      	cmp	r3, #57	; 0x39
 800aae8:	d0ee      	beq.n	800aac8 <_dtoa_r+0x9e0>
 800aaea:	3301      	adds	r3, #1
 800aaec:	e7c7      	b.n	800aa7e <_dtoa_r+0x996>
 800aaee:	9a05      	ldr	r2, [sp, #20]
 800aaf0:	9909      	ldr	r1, [sp, #36]	; 0x24
 800aaf2:	f802 3c01 	strb.w	r3, [r2, #-1]
 800aaf6:	428a      	cmp	r2, r1
 800aaf8:	d02b      	beq.n	800ab52 <_dtoa_r+0xa6a>
 800aafa:	4629      	mov	r1, r5
 800aafc:	2300      	movs	r3, #0
 800aafe:	220a      	movs	r2, #10
 800ab00:	4630      	mov	r0, r6
 800ab02:	f000 fa1d 	bl	800af40 <__multadd>
 800ab06:	45b9      	cmp	r9, r7
 800ab08:	4605      	mov	r5, r0
 800ab0a:	f04f 0300 	mov.w	r3, #0
 800ab0e:	f04f 020a 	mov.w	r2, #10
 800ab12:	4649      	mov	r1, r9
 800ab14:	4630      	mov	r0, r6
 800ab16:	d107      	bne.n	800ab28 <_dtoa_r+0xa40>
 800ab18:	f000 fa12 	bl	800af40 <__multadd>
 800ab1c:	4681      	mov	r9, r0
 800ab1e:	4607      	mov	r7, r0
 800ab20:	9b05      	ldr	r3, [sp, #20]
 800ab22:	3301      	adds	r3, #1
 800ab24:	9305      	str	r3, [sp, #20]
 800ab26:	e774      	b.n	800aa12 <_dtoa_r+0x92a>
 800ab28:	f000 fa0a 	bl	800af40 <__multadd>
 800ab2c:	4639      	mov	r1, r7
 800ab2e:	4681      	mov	r9, r0
 800ab30:	2300      	movs	r3, #0
 800ab32:	220a      	movs	r2, #10
 800ab34:	4630      	mov	r0, r6
 800ab36:	f000 fa03 	bl	800af40 <__multadd>
 800ab3a:	4607      	mov	r7, r0
 800ab3c:	e7f0      	b.n	800ab20 <_dtoa_r+0xa38>
 800ab3e:	f1ba 0f00 	cmp.w	sl, #0
 800ab42:	9a00      	ldr	r2, [sp, #0]
 800ab44:	bfcc      	ite	gt
 800ab46:	46d0      	movgt	r8, sl
 800ab48:	f04f 0801 	movle.w	r8, #1
 800ab4c:	4490      	add	r8, r2
 800ab4e:	f04f 0900 	mov.w	r9, #0
 800ab52:	4629      	mov	r1, r5
 800ab54:	2201      	movs	r2, #1
 800ab56:	4630      	mov	r0, r6
 800ab58:	9302      	str	r3, [sp, #8]
 800ab5a:	f000 fba1 	bl	800b2a0 <__lshift>
 800ab5e:	4621      	mov	r1, r4
 800ab60:	4605      	mov	r5, r0
 800ab62:	f000 fc09 	bl	800b378 <__mcmp>
 800ab66:	2800      	cmp	r0, #0
 800ab68:	dcb1      	bgt.n	800aace <_dtoa_r+0x9e6>
 800ab6a:	d102      	bne.n	800ab72 <_dtoa_r+0xa8a>
 800ab6c:	9b02      	ldr	r3, [sp, #8]
 800ab6e:	07db      	lsls	r3, r3, #31
 800ab70:	d4ad      	bmi.n	800aace <_dtoa_r+0x9e6>
 800ab72:	4643      	mov	r3, r8
 800ab74:	4698      	mov	r8, r3
 800ab76:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800ab7a:	2a30      	cmp	r2, #48	; 0x30
 800ab7c:	d0fa      	beq.n	800ab74 <_dtoa_r+0xa8c>
 800ab7e:	e6f6      	b.n	800a96e <_dtoa_r+0x886>
 800ab80:	9a00      	ldr	r2, [sp, #0]
 800ab82:	429a      	cmp	r2, r3
 800ab84:	d1a4      	bne.n	800aad0 <_dtoa_r+0x9e8>
 800ab86:	f10b 0b01 	add.w	fp, fp, #1
 800ab8a:	2331      	movs	r3, #49	; 0x31
 800ab8c:	e778      	b.n	800aa80 <_dtoa_r+0x998>
 800ab8e:	4b15      	ldr	r3, [pc, #84]	; (800abe4 <_dtoa_r+0xafc>)
 800ab90:	f7ff bb12 	b.w	800a1b8 <_dtoa_r+0xd0>
 800ab94:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800ab96:	2b00      	cmp	r3, #0
 800ab98:	f47f aaee 	bne.w	800a178 <_dtoa_r+0x90>
 800ab9c:	4b12      	ldr	r3, [pc, #72]	; (800abe8 <_dtoa_r+0xb00>)
 800ab9e:	f7ff bb0b 	b.w	800a1b8 <_dtoa_r+0xd0>
 800aba2:	f1ba 0f00 	cmp.w	sl, #0
 800aba6:	dc03      	bgt.n	800abb0 <_dtoa_r+0xac8>
 800aba8:	9b07      	ldr	r3, [sp, #28]
 800abaa:	2b02      	cmp	r3, #2
 800abac:	f73f aec7 	bgt.w	800a93e <_dtoa_r+0x856>
 800abb0:	f8dd 8000 	ldr.w	r8, [sp]
 800abb4:	4621      	mov	r1, r4
 800abb6:	4628      	mov	r0, r5
 800abb8:	f7ff fa0a 	bl	8009fd0 <quorem>
 800abbc:	f100 0330 	add.w	r3, r0, #48	; 0x30
 800abc0:	f808 3b01 	strb.w	r3, [r8], #1
 800abc4:	9a00      	ldr	r2, [sp, #0]
 800abc6:	eba8 0202 	sub.w	r2, r8, r2
 800abca:	4592      	cmp	sl, r2
 800abcc:	ddb7      	ble.n	800ab3e <_dtoa_r+0xa56>
 800abce:	4629      	mov	r1, r5
 800abd0:	2300      	movs	r3, #0
 800abd2:	220a      	movs	r2, #10
 800abd4:	4630      	mov	r0, r6
 800abd6:	f000 f9b3 	bl	800af40 <__multadd>
 800abda:	4605      	mov	r5, r0
 800abdc:	e7ea      	b.n	800abb4 <_dtoa_r+0xacc>
 800abde:	bf00      	nop
 800abe0:	0800beff 	.word	0x0800beff
 800abe4:	0800be58 	.word	0x0800be58
 800abe8:	0800be7c 	.word	0x0800be7c

0800abec <__sflush_r>:
 800abec:	898a      	ldrh	r2, [r1, #12]
 800abee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800abf2:	4605      	mov	r5, r0
 800abf4:	0710      	lsls	r0, r2, #28
 800abf6:	460c      	mov	r4, r1
 800abf8:	d458      	bmi.n	800acac <__sflush_r+0xc0>
 800abfa:	684b      	ldr	r3, [r1, #4]
 800abfc:	2b00      	cmp	r3, #0
 800abfe:	dc05      	bgt.n	800ac0c <__sflush_r+0x20>
 800ac00:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800ac02:	2b00      	cmp	r3, #0
 800ac04:	dc02      	bgt.n	800ac0c <__sflush_r+0x20>
 800ac06:	2000      	movs	r0, #0
 800ac08:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ac0c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800ac0e:	2e00      	cmp	r6, #0
 800ac10:	d0f9      	beq.n	800ac06 <__sflush_r+0x1a>
 800ac12:	2300      	movs	r3, #0
 800ac14:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800ac18:	682f      	ldr	r7, [r5, #0]
 800ac1a:	602b      	str	r3, [r5, #0]
 800ac1c:	d032      	beq.n	800ac84 <__sflush_r+0x98>
 800ac1e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800ac20:	89a3      	ldrh	r3, [r4, #12]
 800ac22:	075a      	lsls	r2, r3, #29
 800ac24:	d505      	bpl.n	800ac32 <__sflush_r+0x46>
 800ac26:	6863      	ldr	r3, [r4, #4]
 800ac28:	1ac0      	subs	r0, r0, r3
 800ac2a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800ac2c:	b10b      	cbz	r3, 800ac32 <__sflush_r+0x46>
 800ac2e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800ac30:	1ac0      	subs	r0, r0, r3
 800ac32:	2300      	movs	r3, #0
 800ac34:	4602      	mov	r2, r0
 800ac36:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800ac38:	6a21      	ldr	r1, [r4, #32]
 800ac3a:	4628      	mov	r0, r5
 800ac3c:	47b0      	blx	r6
 800ac3e:	1c43      	adds	r3, r0, #1
 800ac40:	89a3      	ldrh	r3, [r4, #12]
 800ac42:	d106      	bne.n	800ac52 <__sflush_r+0x66>
 800ac44:	6829      	ldr	r1, [r5, #0]
 800ac46:	291d      	cmp	r1, #29
 800ac48:	d82c      	bhi.n	800aca4 <__sflush_r+0xb8>
 800ac4a:	4a2a      	ldr	r2, [pc, #168]	; (800acf4 <__sflush_r+0x108>)
 800ac4c:	40ca      	lsrs	r2, r1
 800ac4e:	07d6      	lsls	r6, r2, #31
 800ac50:	d528      	bpl.n	800aca4 <__sflush_r+0xb8>
 800ac52:	2200      	movs	r2, #0
 800ac54:	6062      	str	r2, [r4, #4]
 800ac56:	04d9      	lsls	r1, r3, #19
 800ac58:	6922      	ldr	r2, [r4, #16]
 800ac5a:	6022      	str	r2, [r4, #0]
 800ac5c:	d504      	bpl.n	800ac68 <__sflush_r+0x7c>
 800ac5e:	1c42      	adds	r2, r0, #1
 800ac60:	d101      	bne.n	800ac66 <__sflush_r+0x7a>
 800ac62:	682b      	ldr	r3, [r5, #0]
 800ac64:	b903      	cbnz	r3, 800ac68 <__sflush_r+0x7c>
 800ac66:	6560      	str	r0, [r4, #84]	; 0x54
 800ac68:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800ac6a:	602f      	str	r7, [r5, #0]
 800ac6c:	2900      	cmp	r1, #0
 800ac6e:	d0ca      	beq.n	800ac06 <__sflush_r+0x1a>
 800ac70:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800ac74:	4299      	cmp	r1, r3
 800ac76:	d002      	beq.n	800ac7e <__sflush_r+0x92>
 800ac78:	4628      	mov	r0, r5
 800ac7a:	f7fe fa8f 	bl	800919c <_free_r>
 800ac7e:	2000      	movs	r0, #0
 800ac80:	6360      	str	r0, [r4, #52]	; 0x34
 800ac82:	e7c1      	b.n	800ac08 <__sflush_r+0x1c>
 800ac84:	6a21      	ldr	r1, [r4, #32]
 800ac86:	2301      	movs	r3, #1
 800ac88:	4628      	mov	r0, r5
 800ac8a:	47b0      	blx	r6
 800ac8c:	1c41      	adds	r1, r0, #1
 800ac8e:	d1c7      	bne.n	800ac20 <__sflush_r+0x34>
 800ac90:	682b      	ldr	r3, [r5, #0]
 800ac92:	2b00      	cmp	r3, #0
 800ac94:	d0c4      	beq.n	800ac20 <__sflush_r+0x34>
 800ac96:	2b1d      	cmp	r3, #29
 800ac98:	d001      	beq.n	800ac9e <__sflush_r+0xb2>
 800ac9a:	2b16      	cmp	r3, #22
 800ac9c:	d101      	bne.n	800aca2 <__sflush_r+0xb6>
 800ac9e:	602f      	str	r7, [r5, #0]
 800aca0:	e7b1      	b.n	800ac06 <__sflush_r+0x1a>
 800aca2:	89a3      	ldrh	r3, [r4, #12]
 800aca4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800aca8:	81a3      	strh	r3, [r4, #12]
 800acaa:	e7ad      	b.n	800ac08 <__sflush_r+0x1c>
 800acac:	690f      	ldr	r7, [r1, #16]
 800acae:	2f00      	cmp	r7, #0
 800acb0:	d0a9      	beq.n	800ac06 <__sflush_r+0x1a>
 800acb2:	0793      	lsls	r3, r2, #30
 800acb4:	680e      	ldr	r6, [r1, #0]
 800acb6:	bf08      	it	eq
 800acb8:	694b      	ldreq	r3, [r1, #20]
 800acba:	600f      	str	r7, [r1, #0]
 800acbc:	bf18      	it	ne
 800acbe:	2300      	movne	r3, #0
 800acc0:	eba6 0807 	sub.w	r8, r6, r7
 800acc4:	608b      	str	r3, [r1, #8]
 800acc6:	f1b8 0f00 	cmp.w	r8, #0
 800acca:	dd9c      	ble.n	800ac06 <__sflush_r+0x1a>
 800accc:	6a21      	ldr	r1, [r4, #32]
 800acce:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800acd0:	4643      	mov	r3, r8
 800acd2:	463a      	mov	r2, r7
 800acd4:	4628      	mov	r0, r5
 800acd6:	47b0      	blx	r6
 800acd8:	2800      	cmp	r0, #0
 800acda:	dc06      	bgt.n	800acea <__sflush_r+0xfe>
 800acdc:	89a3      	ldrh	r3, [r4, #12]
 800acde:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ace2:	81a3      	strh	r3, [r4, #12]
 800ace4:	f04f 30ff 	mov.w	r0, #4294967295
 800ace8:	e78e      	b.n	800ac08 <__sflush_r+0x1c>
 800acea:	4407      	add	r7, r0
 800acec:	eba8 0800 	sub.w	r8, r8, r0
 800acf0:	e7e9      	b.n	800acc6 <__sflush_r+0xda>
 800acf2:	bf00      	nop
 800acf4:	20400001 	.word	0x20400001

0800acf8 <_fflush_r>:
 800acf8:	b538      	push	{r3, r4, r5, lr}
 800acfa:	690b      	ldr	r3, [r1, #16]
 800acfc:	4605      	mov	r5, r0
 800acfe:	460c      	mov	r4, r1
 800ad00:	b913      	cbnz	r3, 800ad08 <_fflush_r+0x10>
 800ad02:	2500      	movs	r5, #0
 800ad04:	4628      	mov	r0, r5
 800ad06:	bd38      	pop	{r3, r4, r5, pc}
 800ad08:	b118      	cbz	r0, 800ad12 <_fflush_r+0x1a>
 800ad0a:	6983      	ldr	r3, [r0, #24]
 800ad0c:	b90b      	cbnz	r3, 800ad12 <_fflush_r+0x1a>
 800ad0e:	f7fe f94b 	bl	8008fa8 <__sinit>
 800ad12:	4b14      	ldr	r3, [pc, #80]	; (800ad64 <_fflush_r+0x6c>)
 800ad14:	429c      	cmp	r4, r3
 800ad16:	d11b      	bne.n	800ad50 <_fflush_r+0x58>
 800ad18:	686c      	ldr	r4, [r5, #4]
 800ad1a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ad1e:	2b00      	cmp	r3, #0
 800ad20:	d0ef      	beq.n	800ad02 <_fflush_r+0xa>
 800ad22:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800ad24:	07d0      	lsls	r0, r2, #31
 800ad26:	d404      	bmi.n	800ad32 <_fflush_r+0x3a>
 800ad28:	0599      	lsls	r1, r3, #22
 800ad2a:	d402      	bmi.n	800ad32 <_fflush_r+0x3a>
 800ad2c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ad2e:	f7fe f9fe 	bl	800912e <__retarget_lock_acquire_recursive>
 800ad32:	4628      	mov	r0, r5
 800ad34:	4621      	mov	r1, r4
 800ad36:	f7ff ff59 	bl	800abec <__sflush_r>
 800ad3a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800ad3c:	07da      	lsls	r2, r3, #31
 800ad3e:	4605      	mov	r5, r0
 800ad40:	d4e0      	bmi.n	800ad04 <_fflush_r+0xc>
 800ad42:	89a3      	ldrh	r3, [r4, #12]
 800ad44:	059b      	lsls	r3, r3, #22
 800ad46:	d4dd      	bmi.n	800ad04 <_fflush_r+0xc>
 800ad48:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ad4a:	f7fe f9f1 	bl	8009130 <__retarget_lock_release_recursive>
 800ad4e:	e7d9      	b.n	800ad04 <_fflush_r+0xc>
 800ad50:	4b05      	ldr	r3, [pc, #20]	; (800ad68 <_fflush_r+0x70>)
 800ad52:	429c      	cmp	r4, r3
 800ad54:	d101      	bne.n	800ad5a <_fflush_r+0x62>
 800ad56:	68ac      	ldr	r4, [r5, #8]
 800ad58:	e7df      	b.n	800ad1a <_fflush_r+0x22>
 800ad5a:	4b04      	ldr	r3, [pc, #16]	; (800ad6c <_fflush_r+0x74>)
 800ad5c:	429c      	cmp	r4, r3
 800ad5e:	bf08      	it	eq
 800ad60:	68ec      	ldreq	r4, [r5, #12]
 800ad62:	e7da      	b.n	800ad1a <_fflush_r+0x22>
 800ad64:	0800be04 	.word	0x0800be04
 800ad68:	0800be24 	.word	0x0800be24
 800ad6c:	0800bde4 	.word	0x0800bde4

0800ad70 <_localeconv_r>:
 800ad70:	4800      	ldr	r0, [pc, #0]	; (800ad74 <_localeconv_r+0x4>)
 800ad72:	4770      	bx	lr
 800ad74:	20000164 	.word	0x20000164

0800ad78 <_lseek_r>:
 800ad78:	b538      	push	{r3, r4, r5, lr}
 800ad7a:	4d07      	ldr	r5, [pc, #28]	; (800ad98 <_lseek_r+0x20>)
 800ad7c:	4604      	mov	r4, r0
 800ad7e:	4608      	mov	r0, r1
 800ad80:	4611      	mov	r1, r2
 800ad82:	2200      	movs	r2, #0
 800ad84:	602a      	str	r2, [r5, #0]
 800ad86:	461a      	mov	r2, r3
 800ad88:	f7f7 f99e 	bl	80020c8 <_lseek>
 800ad8c:	1c43      	adds	r3, r0, #1
 800ad8e:	d102      	bne.n	800ad96 <_lseek_r+0x1e>
 800ad90:	682b      	ldr	r3, [r5, #0]
 800ad92:	b103      	cbz	r3, 800ad96 <_lseek_r+0x1e>
 800ad94:	6023      	str	r3, [r4, #0]
 800ad96:	bd38      	pop	{r3, r4, r5, pc}
 800ad98:	20010884 	.word	0x20010884

0800ad9c <__swhatbuf_r>:
 800ad9c:	b570      	push	{r4, r5, r6, lr}
 800ad9e:	460e      	mov	r6, r1
 800ada0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ada4:	2900      	cmp	r1, #0
 800ada6:	b096      	sub	sp, #88	; 0x58
 800ada8:	4614      	mov	r4, r2
 800adaa:	461d      	mov	r5, r3
 800adac:	da07      	bge.n	800adbe <__swhatbuf_r+0x22>
 800adae:	2300      	movs	r3, #0
 800adb0:	602b      	str	r3, [r5, #0]
 800adb2:	89b3      	ldrh	r3, [r6, #12]
 800adb4:	061a      	lsls	r2, r3, #24
 800adb6:	d410      	bmi.n	800adda <__swhatbuf_r+0x3e>
 800adb8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800adbc:	e00e      	b.n	800addc <__swhatbuf_r+0x40>
 800adbe:	466a      	mov	r2, sp
 800adc0:	f000 fd84 	bl	800b8cc <_fstat_r>
 800adc4:	2800      	cmp	r0, #0
 800adc6:	dbf2      	blt.n	800adae <__swhatbuf_r+0x12>
 800adc8:	9a01      	ldr	r2, [sp, #4]
 800adca:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800adce:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800add2:	425a      	negs	r2, r3
 800add4:	415a      	adcs	r2, r3
 800add6:	602a      	str	r2, [r5, #0]
 800add8:	e7ee      	b.n	800adb8 <__swhatbuf_r+0x1c>
 800adda:	2340      	movs	r3, #64	; 0x40
 800addc:	2000      	movs	r0, #0
 800adde:	6023      	str	r3, [r4, #0]
 800ade0:	b016      	add	sp, #88	; 0x58
 800ade2:	bd70      	pop	{r4, r5, r6, pc}

0800ade4 <__smakebuf_r>:
 800ade4:	898b      	ldrh	r3, [r1, #12]
 800ade6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800ade8:	079d      	lsls	r5, r3, #30
 800adea:	4606      	mov	r6, r0
 800adec:	460c      	mov	r4, r1
 800adee:	d507      	bpl.n	800ae00 <__smakebuf_r+0x1c>
 800adf0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800adf4:	6023      	str	r3, [r4, #0]
 800adf6:	6123      	str	r3, [r4, #16]
 800adf8:	2301      	movs	r3, #1
 800adfa:	6163      	str	r3, [r4, #20]
 800adfc:	b002      	add	sp, #8
 800adfe:	bd70      	pop	{r4, r5, r6, pc}
 800ae00:	ab01      	add	r3, sp, #4
 800ae02:	466a      	mov	r2, sp
 800ae04:	f7ff ffca 	bl	800ad9c <__swhatbuf_r>
 800ae08:	9900      	ldr	r1, [sp, #0]
 800ae0a:	4605      	mov	r5, r0
 800ae0c:	4630      	mov	r0, r6
 800ae0e:	f7fe fa15 	bl	800923c <_malloc_r>
 800ae12:	b948      	cbnz	r0, 800ae28 <__smakebuf_r+0x44>
 800ae14:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ae18:	059a      	lsls	r2, r3, #22
 800ae1a:	d4ef      	bmi.n	800adfc <__smakebuf_r+0x18>
 800ae1c:	f023 0303 	bic.w	r3, r3, #3
 800ae20:	f043 0302 	orr.w	r3, r3, #2
 800ae24:	81a3      	strh	r3, [r4, #12]
 800ae26:	e7e3      	b.n	800adf0 <__smakebuf_r+0xc>
 800ae28:	4b0d      	ldr	r3, [pc, #52]	; (800ae60 <__smakebuf_r+0x7c>)
 800ae2a:	62b3      	str	r3, [r6, #40]	; 0x28
 800ae2c:	89a3      	ldrh	r3, [r4, #12]
 800ae2e:	6020      	str	r0, [r4, #0]
 800ae30:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ae34:	81a3      	strh	r3, [r4, #12]
 800ae36:	9b00      	ldr	r3, [sp, #0]
 800ae38:	6163      	str	r3, [r4, #20]
 800ae3a:	9b01      	ldr	r3, [sp, #4]
 800ae3c:	6120      	str	r0, [r4, #16]
 800ae3e:	b15b      	cbz	r3, 800ae58 <__smakebuf_r+0x74>
 800ae40:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ae44:	4630      	mov	r0, r6
 800ae46:	f000 fd53 	bl	800b8f0 <_isatty_r>
 800ae4a:	b128      	cbz	r0, 800ae58 <__smakebuf_r+0x74>
 800ae4c:	89a3      	ldrh	r3, [r4, #12]
 800ae4e:	f023 0303 	bic.w	r3, r3, #3
 800ae52:	f043 0301 	orr.w	r3, r3, #1
 800ae56:	81a3      	strh	r3, [r4, #12]
 800ae58:	89a0      	ldrh	r0, [r4, #12]
 800ae5a:	4305      	orrs	r5, r0
 800ae5c:	81a5      	strh	r5, [r4, #12]
 800ae5e:	e7cd      	b.n	800adfc <__smakebuf_r+0x18>
 800ae60:	08008f41 	.word	0x08008f41

0800ae64 <__malloc_lock>:
 800ae64:	4801      	ldr	r0, [pc, #4]	; (800ae6c <__malloc_lock+0x8>)
 800ae66:	f7fe b962 	b.w	800912e <__retarget_lock_acquire_recursive>
 800ae6a:	bf00      	nop
 800ae6c:	2001087c 	.word	0x2001087c

0800ae70 <__malloc_unlock>:
 800ae70:	4801      	ldr	r0, [pc, #4]	; (800ae78 <__malloc_unlock+0x8>)
 800ae72:	f7fe b95d 	b.w	8009130 <__retarget_lock_release_recursive>
 800ae76:	bf00      	nop
 800ae78:	2001087c 	.word	0x2001087c

0800ae7c <_Balloc>:
 800ae7c:	b570      	push	{r4, r5, r6, lr}
 800ae7e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800ae80:	4604      	mov	r4, r0
 800ae82:	460d      	mov	r5, r1
 800ae84:	b976      	cbnz	r6, 800aea4 <_Balloc+0x28>
 800ae86:	2010      	movs	r0, #16
 800ae88:	f7fe f954 	bl	8009134 <malloc>
 800ae8c:	4602      	mov	r2, r0
 800ae8e:	6260      	str	r0, [r4, #36]	; 0x24
 800ae90:	b920      	cbnz	r0, 800ae9c <_Balloc+0x20>
 800ae92:	4b18      	ldr	r3, [pc, #96]	; (800aef4 <_Balloc+0x78>)
 800ae94:	4818      	ldr	r0, [pc, #96]	; (800aef8 <_Balloc+0x7c>)
 800ae96:	2166      	movs	r1, #102	; 0x66
 800ae98:	f000 fce8 	bl	800b86c <__assert_func>
 800ae9c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800aea0:	6006      	str	r6, [r0, #0]
 800aea2:	60c6      	str	r6, [r0, #12]
 800aea4:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800aea6:	68f3      	ldr	r3, [r6, #12]
 800aea8:	b183      	cbz	r3, 800aecc <_Balloc+0x50>
 800aeaa:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800aeac:	68db      	ldr	r3, [r3, #12]
 800aeae:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800aeb2:	b9b8      	cbnz	r0, 800aee4 <_Balloc+0x68>
 800aeb4:	2101      	movs	r1, #1
 800aeb6:	fa01 f605 	lsl.w	r6, r1, r5
 800aeba:	1d72      	adds	r2, r6, #5
 800aebc:	0092      	lsls	r2, r2, #2
 800aebe:	4620      	mov	r0, r4
 800aec0:	f000 fb5a 	bl	800b578 <_calloc_r>
 800aec4:	b160      	cbz	r0, 800aee0 <_Balloc+0x64>
 800aec6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800aeca:	e00e      	b.n	800aeea <_Balloc+0x6e>
 800aecc:	2221      	movs	r2, #33	; 0x21
 800aece:	2104      	movs	r1, #4
 800aed0:	4620      	mov	r0, r4
 800aed2:	f000 fb51 	bl	800b578 <_calloc_r>
 800aed6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800aed8:	60f0      	str	r0, [r6, #12]
 800aeda:	68db      	ldr	r3, [r3, #12]
 800aedc:	2b00      	cmp	r3, #0
 800aede:	d1e4      	bne.n	800aeaa <_Balloc+0x2e>
 800aee0:	2000      	movs	r0, #0
 800aee2:	bd70      	pop	{r4, r5, r6, pc}
 800aee4:	6802      	ldr	r2, [r0, #0]
 800aee6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800aeea:	2300      	movs	r3, #0
 800aeec:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800aef0:	e7f7      	b.n	800aee2 <_Balloc+0x66>
 800aef2:	bf00      	nop
 800aef4:	0800be89 	.word	0x0800be89
 800aef8:	0800bf10 	.word	0x0800bf10

0800aefc <_Bfree>:
 800aefc:	b570      	push	{r4, r5, r6, lr}
 800aefe:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800af00:	4605      	mov	r5, r0
 800af02:	460c      	mov	r4, r1
 800af04:	b976      	cbnz	r6, 800af24 <_Bfree+0x28>
 800af06:	2010      	movs	r0, #16
 800af08:	f7fe f914 	bl	8009134 <malloc>
 800af0c:	4602      	mov	r2, r0
 800af0e:	6268      	str	r0, [r5, #36]	; 0x24
 800af10:	b920      	cbnz	r0, 800af1c <_Bfree+0x20>
 800af12:	4b09      	ldr	r3, [pc, #36]	; (800af38 <_Bfree+0x3c>)
 800af14:	4809      	ldr	r0, [pc, #36]	; (800af3c <_Bfree+0x40>)
 800af16:	218a      	movs	r1, #138	; 0x8a
 800af18:	f000 fca8 	bl	800b86c <__assert_func>
 800af1c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800af20:	6006      	str	r6, [r0, #0]
 800af22:	60c6      	str	r6, [r0, #12]
 800af24:	b13c      	cbz	r4, 800af36 <_Bfree+0x3a>
 800af26:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800af28:	6862      	ldr	r2, [r4, #4]
 800af2a:	68db      	ldr	r3, [r3, #12]
 800af2c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800af30:	6021      	str	r1, [r4, #0]
 800af32:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800af36:	bd70      	pop	{r4, r5, r6, pc}
 800af38:	0800be89 	.word	0x0800be89
 800af3c:	0800bf10 	.word	0x0800bf10

0800af40 <__multadd>:
 800af40:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800af44:	690e      	ldr	r6, [r1, #16]
 800af46:	4607      	mov	r7, r0
 800af48:	4698      	mov	r8, r3
 800af4a:	460c      	mov	r4, r1
 800af4c:	f101 0014 	add.w	r0, r1, #20
 800af50:	2300      	movs	r3, #0
 800af52:	6805      	ldr	r5, [r0, #0]
 800af54:	b2a9      	uxth	r1, r5
 800af56:	fb02 8101 	mla	r1, r2, r1, r8
 800af5a:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 800af5e:	0c2d      	lsrs	r5, r5, #16
 800af60:	fb02 c505 	mla	r5, r2, r5, ip
 800af64:	b289      	uxth	r1, r1
 800af66:	3301      	adds	r3, #1
 800af68:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 800af6c:	429e      	cmp	r6, r3
 800af6e:	f840 1b04 	str.w	r1, [r0], #4
 800af72:	ea4f 4815 	mov.w	r8, r5, lsr #16
 800af76:	dcec      	bgt.n	800af52 <__multadd+0x12>
 800af78:	f1b8 0f00 	cmp.w	r8, #0
 800af7c:	d022      	beq.n	800afc4 <__multadd+0x84>
 800af7e:	68a3      	ldr	r3, [r4, #8]
 800af80:	42b3      	cmp	r3, r6
 800af82:	dc19      	bgt.n	800afb8 <__multadd+0x78>
 800af84:	6861      	ldr	r1, [r4, #4]
 800af86:	4638      	mov	r0, r7
 800af88:	3101      	adds	r1, #1
 800af8a:	f7ff ff77 	bl	800ae7c <_Balloc>
 800af8e:	4605      	mov	r5, r0
 800af90:	b928      	cbnz	r0, 800af9e <__multadd+0x5e>
 800af92:	4602      	mov	r2, r0
 800af94:	4b0d      	ldr	r3, [pc, #52]	; (800afcc <__multadd+0x8c>)
 800af96:	480e      	ldr	r0, [pc, #56]	; (800afd0 <__multadd+0x90>)
 800af98:	21b5      	movs	r1, #181	; 0xb5
 800af9a:	f000 fc67 	bl	800b86c <__assert_func>
 800af9e:	6922      	ldr	r2, [r4, #16]
 800afa0:	3202      	adds	r2, #2
 800afa2:	f104 010c 	add.w	r1, r4, #12
 800afa6:	0092      	lsls	r2, r2, #2
 800afa8:	300c      	adds	r0, #12
 800afaa:	f7fe f8e1 	bl	8009170 <memcpy>
 800afae:	4621      	mov	r1, r4
 800afb0:	4638      	mov	r0, r7
 800afb2:	f7ff ffa3 	bl	800aefc <_Bfree>
 800afb6:	462c      	mov	r4, r5
 800afb8:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 800afbc:	3601      	adds	r6, #1
 800afbe:	f8c3 8014 	str.w	r8, [r3, #20]
 800afc2:	6126      	str	r6, [r4, #16]
 800afc4:	4620      	mov	r0, r4
 800afc6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800afca:	bf00      	nop
 800afcc:	0800beff 	.word	0x0800beff
 800afd0:	0800bf10 	.word	0x0800bf10

0800afd4 <__hi0bits>:
 800afd4:	0c03      	lsrs	r3, r0, #16
 800afd6:	041b      	lsls	r3, r3, #16
 800afd8:	b9d3      	cbnz	r3, 800b010 <__hi0bits+0x3c>
 800afda:	0400      	lsls	r0, r0, #16
 800afdc:	2310      	movs	r3, #16
 800afde:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800afe2:	bf04      	itt	eq
 800afe4:	0200      	lsleq	r0, r0, #8
 800afe6:	3308      	addeq	r3, #8
 800afe8:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800afec:	bf04      	itt	eq
 800afee:	0100      	lsleq	r0, r0, #4
 800aff0:	3304      	addeq	r3, #4
 800aff2:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800aff6:	bf04      	itt	eq
 800aff8:	0080      	lsleq	r0, r0, #2
 800affa:	3302      	addeq	r3, #2
 800affc:	2800      	cmp	r0, #0
 800affe:	db05      	blt.n	800b00c <__hi0bits+0x38>
 800b000:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800b004:	f103 0301 	add.w	r3, r3, #1
 800b008:	bf08      	it	eq
 800b00a:	2320      	moveq	r3, #32
 800b00c:	4618      	mov	r0, r3
 800b00e:	4770      	bx	lr
 800b010:	2300      	movs	r3, #0
 800b012:	e7e4      	b.n	800afde <__hi0bits+0xa>

0800b014 <__lo0bits>:
 800b014:	6803      	ldr	r3, [r0, #0]
 800b016:	f013 0207 	ands.w	r2, r3, #7
 800b01a:	4601      	mov	r1, r0
 800b01c:	d00b      	beq.n	800b036 <__lo0bits+0x22>
 800b01e:	07da      	lsls	r2, r3, #31
 800b020:	d424      	bmi.n	800b06c <__lo0bits+0x58>
 800b022:	0798      	lsls	r0, r3, #30
 800b024:	bf49      	itett	mi
 800b026:	085b      	lsrmi	r3, r3, #1
 800b028:	089b      	lsrpl	r3, r3, #2
 800b02a:	2001      	movmi	r0, #1
 800b02c:	600b      	strmi	r3, [r1, #0]
 800b02e:	bf5c      	itt	pl
 800b030:	600b      	strpl	r3, [r1, #0]
 800b032:	2002      	movpl	r0, #2
 800b034:	4770      	bx	lr
 800b036:	b298      	uxth	r0, r3
 800b038:	b9b0      	cbnz	r0, 800b068 <__lo0bits+0x54>
 800b03a:	0c1b      	lsrs	r3, r3, #16
 800b03c:	2010      	movs	r0, #16
 800b03e:	f013 0fff 	tst.w	r3, #255	; 0xff
 800b042:	bf04      	itt	eq
 800b044:	0a1b      	lsreq	r3, r3, #8
 800b046:	3008      	addeq	r0, #8
 800b048:	071a      	lsls	r2, r3, #28
 800b04a:	bf04      	itt	eq
 800b04c:	091b      	lsreq	r3, r3, #4
 800b04e:	3004      	addeq	r0, #4
 800b050:	079a      	lsls	r2, r3, #30
 800b052:	bf04      	itt	eq
 800b054:	089b      	lsreq	r3, r3, #2
 800b056:	3002      	addeq	r0, #2
 800b058:	07da      	lsls	r2, r3, #31
 800b05a:	d403      	bmi.n	800b064 <__lo0bits+0x50>
 800b05c:	085b      	lsrs	r3, r3, #1
 800b05e:	f100 0001 	add.w	r0, r0, #1
 800b062:	d005      	beq.n	800b070 <__lo0bits+0x5c>
 800b064:	600b      	str	r3, [r1, #0]
 800b066:	4770      	bx	lr
 800b068:	4610      	mov	r0, r2
 800b06a:	e7e8      	b.n	800b03e <__lo0bits+0x2a>
 800b06c:	2000      	movs	r0, #0
 800b06e:	4770      	bx	lr
 800b070:	2020      	movs	r0, #32
 800b072:	4770      	bx	lr

0800b074 <__i2b>:
 800b074:	b510      	push	{r4, lr}
 800b076:	460c      	mov	r4, r1
 800b078:	2101      	movs	r1, #1
 800b07a:	f7ff feff 	bl	800ae7c <_Balloc>
 800b07e:	4602      	mov	r2, r0
 800b080:	b928      	cbnz	r0, 800b08e <__i2b+0x1a>
 800b082:	4b05      	ldr	r3, [pc, #20]	; (800b098 <__i2b+0x24>)
 800b084:	4805      	ldr	r0, [pc, #20]	; (800b09c <__i2b+0x28>)
 800b086:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800b08a:	f000 fbef 	bl	800b86c <__assert_func>
 800b08e:	2301      	movs	r3, #1
 800b090:	6144      	str	r4, [r0, #20]
 800b092:	6103      	str	r3, [r0, #16]
 800b094:	bd10      	pop	{r4, pc}
 800b096:	bf00      	nop
 800b098:	0800beff 	.word	0x0800beff
 800b09c:	0800bf10 	.word	0x0800bf10

0800b0a0 <__multiply>:
 800b0a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b0a4:	4614      	mov	r4, r2
 800b0a6:	690a      	ldr	r2, [r1, #16]
 800b0a8:	6923      	ldr	r3, [r4, #16]
 800b0aa:	429a      	cmp	r2, r3
 800b0ac:	bfb8      	it	lt
 800b0ae:	460b      	movlt	r3, r1
 800b0b0:	460d      	mov	r5, r1
 800b0b2:	bfbc      	itt	lt
 800b0b4:	4625      	movlt	r5, r4
 800b0b6:	461c      	movlt	r4, r3
 800b0b8:	f8d5 a010 	ldr.w	sl, [r5, #16]
 800b0bc:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800b0c0:	68ab      	ldr	r3, [r5, #8]
 800b0c2:	6869      	ldr	r1, [r5, #4]
 800b0c4:	eb0a 0709 	add.w	r7, sl, r9
 800b0c8:	42bb      	cmp	r3, r7
 800b0ca:	b085      	sub	sp, #20
 800b0cc:	bfb8      	it	lt
 800b0ce:	3101      	addlt	r1, #1
 800b0d0:	f7ff fed4 	bl	800ae7c <_Balloc>
 800b0d4:	b930      	cbnz	r0, 800b0e4 <__multiply+0x44>
 800b0d6:	4602      	mov	r2, r0
 800b0d8:	4b42      	ldr	r3, [pc, #264]	; (800b1e4 <__multiply+0x144>)
 800b0da:	4843      	ldr	r0, [pc, #268]	; (800b1e8 <__multiply+0x148>)
 800b0dc:	f240 115d 	movw	r1, #349	; 0x15d
 800b0e0:	f000 fbc4 	bl	800b86c <__assert_func>
 800b0e4:	f100 0614 	add.w	r6, r0, #20
 800b0e8:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 800b0ec:	4633      	mov	r3, r6
 800b0ee:	2200      	movs	r2, #0
 800b0f0:	4543      	cmp	r3, r8
 800b0f2:	d31e      	bcc.n	800b132 <__multiply+0x92>
 800b0f4:	f105 0c14 	add.w	ip, r5, #20
 800b0f8:	f104 0314 	add.w	r3, r4, #20
 800b0fc:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 800b100:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 800b104:	9202      	str	r2, [sp, #8]
 800b106:	ebac 0205 	sub.w	r2, ip, r5
 800b10a:	3a15      	subs	r2, #21
 800b10c:	f022 0203 	bic.w	r2, r2, #3
 800b110:	3204      	adds	r2, #4
 800b112:	f105 0115 	add.w	r1, r5, #21
 800b116:	458c      	cmp	ip, r1
 800b118:	bf38      	it	cc
 800b11a:	2204      	movcc	r2, #4
 800b11c:	9201      	str	r2, [sp, #4]
 800b11e:	9a02      	ldr	r2, [sp, #8]
 800b120:	9303      	str	r3, [sp, #12]
 800b122:	429a      	cmp	r2, r3
 800b124:	d808      	bhi.n	800b138 <__multiply+0x98>
 800b126:	2f00      	cmp	r7, #0
 800b128:	dc55      	bgt.n	800b1d6 <__multiply+0x136>
 800b12a:	6107      	str	r7, [r0, #16]
 800b12c:	b005      	add	sp, #20
 800b12e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b132:	f843 2b04 	str.w	r2, [r3], #4
 800b136:	e7db      	b.n	800b0f0 <__multiply+0x50>
 800b138:	f8b3 a000 	ldrh.w	sl, [r3]
 800b13c:	f1ba 0f00 	cmp.w	sl, #0
 800b140:	d020      	beq.n	800b184 <__multiply+0xe4>
 800b142:	f105 0e14 	add.w	lr, r5, #20
 800b146:	46b1      	mov	r9, r6
 800b148:	2200      	movs	r2, #0
 800b14a:	f85e 4b04 	ldr.w	r4, [lr], #4
 800b14e:	f8d9 b000 	ldr.w	fp, [r9]
 800b152:	b2a1      	uxth	r1, r4
 800b154:	fa1f fb8b 	uxth.w	fp, fp
 800b158:	fb0a b101 	mla	r1, sl, r1, fp
 800b15c:	4411      	add	r1, r2
 800b15e:	f8d9 2000 	ldr.w	r2, [r9]
 800b162:	0c24      	lsrs	r4, r4, #16
 800b164:	0c12      	lsrs	r2, r2, #16
 800b166:	fb0a 2404 	mla	r4, sl, r4, r2
 800b16a:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 800b16e:	b289      	uxth	r1, r1
 800b170:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800b174:	45f4      	cmp	ip, lr
 800b176:	f849 1b04 	str.w	r1, [r9], #4
 800b17a:	ea4f 4214 	mov.w	r2, r4, lsr #16
 800b17e:	d8e4      	bhi.n	800b14a <__multiply+0xaa>
 800b180:	9901      	ldr	r1, [sp, #4]
 800b182:	5072      	str	r2, [r6, r1]
 800b184:	9a03      	ldr	r2, [sp, #12]
 800b186:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800b18a:	3304      	adds	r3, #4
 800b18c:	f1b9 0f00 	cmp.w	r9, #0
 800b190:	d01f      	beq.n	800b1d2 <__multiply+0x132>
 800b192:	6834      	ldr	r4, [r6, #0]
 800b194:	f105 0114 	add.w	r1, r5, #20
 800b198:	46b6      	mov	lr, r6
 800b19a:	f04f 0a00 	mov.w	sl, #0
 800b19e:	880a      	ldrh	r2, [r1, #0]
 800b1a0:	f8be b002 	ldrh.w	fp, [lr, #2]
 800b1a4:	fb09 b202 	mla	r2, r9, r2, fp
 800b1a8:	4492      	add	sl, r2
 800b1aa:	b2a4      	uxth	r4, r4
 800b1ac:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800b1b0:	f84e 4b04 	str.w	r4, [lr], #4
 800b1b4:	f851 4b04 	ldr.w	r4, [r1], #4
 800b1b8:	f8be 2000 	ldrh.w	r2, [lr]
 800b1bc:	0c24      	lsrs	r4, r4, #16
 800b1be:	fb09 2404 	mla	r4, r9, r4, r2
 800b1c2:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 800b1c6:	458c      	cmp	ip, r1
 800b1c8:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800b1cc:	d8e7      	bhi.n	800b19e <__multiply+0xfe>
 800b1ce:	9a01      	ldr	r2, [sp, #4]
 800b1d0:	50b4      	str	r4, [r6, r2]
 800b1d2:	3604      	adds	r6, #4
 800b1d4:	e7a3      	b.n	800b11e <__multiply+0x7e>
 800b1d6:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800b1da:	2b00      	cmp	r3, #0
 800b1dc:	d1a5      	bne.n	800b12a <__multiply+0x8a>
 800b1de:	3f01      	subs	r7, #1
 800b1e0:	e7a1      	b.n	800b126 <__multiply+0x86>
 800b1e2:	bf00      	nop
 800b1e4:	0800beff 	.word	0x0800beff
 800b1e8:	0800bf10 	.word	0x0800bf10

0800b1ec <__pow5mult>:
 800b1ec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b1f0:	4615      	mov	r5, r2
 800b1f2:	f012 0203 	ands.w	r2, r2, #3
 800b1f6:	4606      	mov	r6, r0
 800b1f8:	460f      	mov	r7, r1
 800b1fa:	d007      	beq.n	800b20c <__pow5mult+0x20>
 800b1fc:	4c25      	ldr	r4, [pc, #148]	; (800b294 <__pow5mult+0xa8>)
 800b1fe:	3a01      	subs	r2, #1
 800b200:	2300      	movs	r3, #0
 800b202:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800b206:	f7ff fe9b 	bl	800af40 <__multadd>
 800b20a:	4607      	mov	r7, r0
 800b20c:	10ad      	asrs	r5, r5, #2
 800b20e:	d03d      	beq.n	800b28c <__pow5mult+0xa0>
 800b210:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800b212:	b97c      	cbnz	r4, 800b234 <__pow5mult+0x48>
 800b214:	2010      	movs	r0, #16
 800b216:	f7fd ff8d 	bl	8009134 <malloc>
 800b21a:	4602      	mov	r2, r0
 800b21c:	6270      	str	r0, [r6, #36]	; 0x24
 800b21e:	b928      	cbnz	r0, 800b22c <__pow5mult+0x40>
 800b220:	4b1d      	ldr	r3, [pc, #116]	; (800b298 <__pow5mult+0xac>)
 800b222:	481e      	ldr	r0, [pc, #120]	; (800b29c <__pow5mult+0xb0>)
 800b224:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800b228:	f000 fb20 	bl	800b86c <__assert_func>
 800b22c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800b230:	6004      	str	r4, [r0, #0]
 800b232:	60c4      	str	r4, [r0, #12]
 800b234:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800b238:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800b23c:	b94c      	cbnz	r4, 800b252 <__pow5mult+0x66>
 800b23e:	f240 2171 	movw	r1, #625	; 0x271
 800b242:	4630      	mov	r0, r6
 800b244:	f7ff ff16 	bl	800b074 <__i2b>
 800b248:	2300      	movs	r3, #0
 800b24a:	f8c8 0008 	str.w	r0, [r8, #8]
 800b24e:	4604      	mov	r4, r0
 800b250:	6003      	str	r3, [r0, #0]
 800b252:	f04f 0900 	mov.w	r9, #0
 800b256:	07eb      	lsls	r3, r5, #31
 800b258:	d50a      	bpl.n	800b270 <__pow5mult+0x84>
 800b25a:	4639      	mov	r1, r7
 800b25c:	4622      	mov	r2, r4
 800b25e:	4630      	mov	r0, r6
 800b260:	f7ff ff1e 	bl	800b0a0 <__multiply>
 800b264:	4639      	mov	r1, r7
 800b266:	4680      	mov	r8, r0
 800b268:	4630      	mov	r0, r6
 800b26a:	f7ff fe47 	bl	800aefc <_Bfree>
 800b26e:	4647      	mov	r7, r8
 800b270:	106d      	asrs	r5, r5, #1
 800b272:	d00b      	beq.n	800b28c <__pow5mult+0xa0>
 800b274:	6820      	ldr	r0, [r4, #0]
 800b276:	b938      	cbnz	r0, 800b288 <__pow5mult+0x9c>
 800b278:	4622      	mov	r2, r4
 800b27a:	4621      	mov	r1, r4
 800b27c:	4630      	mov	r0, r6
 800b27e:	f7ff ff0f 	bl	800b0a0 <__multiply>
 800b282:	6020      	str	r0, [r4, #0]
 800b284:	f8c0 9000 	str.w	r9, [r0]
 800b288:	4604      	mov	r4, r0
 800b28a:	e7e4      	b.n	800b256 <__pow5mult+0x6a>
 800b28c:	4638      	mov	r0, r7
 800b28e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b292:	bf00      	nop
 800b294:	0800c060 	.word	0x0800c060
 800b298:	0800be89 	.word	0x0800be89
 800b29c:	0800bf10 	.word	0x0800bf10

0800b2a0 <__lshift>:
 800b2a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b2a4:	460c      	mov	r4, r1
 800b2a6:	6849      	ldr	r1, [r1, #4]
 800b2a8:	6923      	ldr	r3, [r4, #16]
 800b2aa:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800b2ae:	68a3      	ldr	r3, [r4, #8]
 800b2b0:	4607      	mov	r7, r0
 800b2b2:	4691      	mov	r9, r2
 800b2b4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800b2b8:	f108 0601 	add.w	r6, r8, #1
 800b2bc:	42b3      	cmp	r3, r6
 800b2be:	db0b      	blt.n	800b2d8 <__lshift+0x38>
 800b2c0:	4638      	mov	r0, r7
 800b2c2:	f7ff fddb 	bl	800ae7c <_Balloc>
 800b2c6:	4605      	mov	r5, r0
 800b2c8:	b948      	cbnz	r0, 800b2de <__lshift+0x3e>
 800b2ca:	4602      	mov	r2, r0
 800b2cc:	4b28      	ldr	r3, [pc, #160]	; (800b370 <__lshift+0xd0>)
 800b2ce:	4829      	ldr	r0, [pc, #164]	; (800b374 <__lshift+0xd4>)
 800b2d0:	f240 11d9 	movw	r1, #473	; 0x1d9
 800b2d4:	f000 faca 	bl	800b86c <__assert_func>
 800b2d8:	3101      	adds	r1, #1
 800b2da:	005b      	lsls	r3, r3, #1
 800b2dc:	e7ee      	b.n	800b2bc <__lshift+0x1c>
 800b2de:	2300      	movs	r3, #0
 800b2e0:	f100 0114 	add.w	r1, r0, #20
 800b2e4:	f100 0210 	add.w	r2, r0, #16
 800b2e8:	4618      	mov	r0, r3
 800b2ea:	4553      	cmp	r3, sl
 800b2ec:	db33      	blt.n	800b356 <__lshift+0xb6>
 800b2ee:	6920      	ldr	r0, [r4, #16]
 800b2f0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800b2f4:	f104 0314 	add.w	r3, r4, #20
 800b2f8:	f019 091f 	ands.w	r9, r9, #31
 800b2fc:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800b300:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800b304:	d02b      	beq.n	800b35e <__lshift+0xbe>
 800b306:	f1c9 0e20 	rsb	lr, r9, #32
 800b30a:	468a      	mov	sl, r1
 800b30c:	2200      	movs	r2, #0
 800b30e:	6818      	ldr	r0, [r3, #0]
 800b310:	fa00 f009 	lsl.w	r0, r0, r9
 800b314:	4302      	orrs	r2, r0
 800b316:	f84a 2b04 	str.w	r2, [sl], #4
 800b31a:	f853 2b04 	ldr.w	r2, [r3], #4
 800b31e:	459c      	cmp	ip, r3
 800b320:	fa22 f20e 	lsr.w	r2, r2, lr
 800b324:	d8f3      	bhi.n	800b30e <__lshift+0x6e>
 800b326:	ebac 0304 	sub.w	r3, ip, r4
 800b32a:	3b15      	subs	r3, #21
 800b32c:	f023 0303 	bic.w	r3, r3, #3
 800b330:	3304      	adds	r3, #4
 800b332:	f104 0015 	add.w	r0, r4, #21
 800b336:	4584      	cmp	ip, r0
 800b338:	bf38      	it	cc
 800b33a:	2304      	movcc	r3, #4
 800b33c:	50ca      	str	r2, [r1, r3]
 800b33e:	b10a      	cbz	r2, 800b344 <__lshift+0xa4>
 800b340:	f108 0602 	add.w	r6, r8, #2
 800b344:	3e01      	subs	r6, #1
 800b346:	4638      	mov	r0, r7
 800b348:	612e      	str	r6, [r5, #16]
 800b34a:	4621      	mov	r1, r4
 800b34c:	f7ff fdd6 	bl	800aefc <_Bfree>
 800b350:	4628      	mov	r0, r5
 800b352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b356:	f842 0f04 	str.w	r0, [r2, #4]!
 800b35a:	3301      	adds	r3, #1
 800b35c:	e7c5      	b.n	800b2ea <__lshift+0x4a>
 800b35e:	3904      	subs	r1, #4
 800b360:	f853 2b04 	ldr.w	r2, [r3], #4
 800b364:	f841 2f04 	str.w	r2, [r1, #4]!
 800b368:	459c      	cmp	ip, r3
 800b36a:	d8f9      	bhi.n	800b360 <__lshift+0xc0>
 800b36c:	e7ea      	b.n	800b344 <__lshift+0xa4>
 800b36e:	bf00      	nop
 800b370:	0800beff 	.word	0x0800beff
 800b374:	0800bf10 	.word	0x0800bf10

0800b378 <__mcmp>:
 800b378:	b530      	push	{r4, r5, lr}
 800b37a:	6902      	ldr	r2, [r0, #16]
 800b37c:	690c      	ldr	r4, [r1, #16]
 800b37e:	1b12      	subs	r2, r2, r4
 800b380:	d10e      	bne.n	800b3a0 <__mcmp+0x28>
 800b382:	f100 0314 	add.w	r3, r0, #20
 800b386:	3114      	adds	r1, #20
 800b388:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800b38c:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800b390:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800b394:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800b398:	42a5      	cmp	r5, r4
 800b39a:	d003      	beq.n	800b3a4 <__mcmp+0x2c>
 800b39c:	d305      	bcc.n	800b3aa <__mcmp+0x32>
 800b39e:	2201      	movs	r2, #1
 800b3a0:	4610      	mov	r0, r2
 800b3a2:	bd30      	pop	{r4, r5, pc}
 800b3a4:	4283      	cmp	r3, r0
 800b3a6:	d3f3      	bcc.n	800b390 <__mcmp+0x18>
 800b3a8:	e7fa      	b.n	800b3a0 <__mcmp+0x28>
 800b3aa:	f04f 32ff 	mov.w	r2, #4294967295
 800b3ae:	e7f7      	b.n	800b3a0 <__mcmp+0x28>

0800b3b0 <__mdiff>:
 800b3b0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b3b4:	460c      	mov	r4, r1
 800b3b6:	4606      	mov	r6, r0
 800b3b8:	4611      	mov	r1, r2
 800b3ba:	4620      	mov	r0, r4
 800b3bc:	4617      	mov	r7, r2
 800b3be:	f7ff ffdb 	bl	800b378 <__mcmp>
 800b3c2:	1e05      	subs	r5, r0, #0
 800b3c4:	d110      	bne.n	800b3e8 <__mdiff+0x38>
 800b3c6:	4629      	mov	r1, r5
 800b3c8:	4630      	mov	r0, r6
 800b3ca:	f7ff fd57 	bl	800ae7c <_Balloc>
 800b3ce:	b930      	cbnz	r0, 800b3de <__mdiff+0x2e>
 800b3d0:	4b39      	ldr	r3, [pc, #228]	; (800b4b8 <__mdiff+0x108>)
 800b3d2:	4602      	mov	r2, r0
 800b3d4:	f240 2132 	movw	r1, #562	; 0x232
 800b3d8:	4838      	ldr	r0, [pc, #224]	; (800b4bc <__mdiff+0x10c>)
 800b3da:	f000 fa47 	bl	800b86c <__assert_func>
 800b3de:	2301      	movs	r3, #1
 800b3e0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800b3e4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b3e8:	bfa4      	itt	ge
 800b3ea:	463b      	movge	r3, r7
 800b3ec:	4627      	movge	r7, r4
 800b3ee:	4630      	mov	r0, r6
 800b3f0:	6879      	ldr	r1, [r7, #4]
 800b3f2:	bfa6      	itte	ge
 800b3f4:	461c      	movge	r4, r3
 800b3f6:	2500      	movge	r5, #0
 800b3f8:	2501      	movlt	r5, #1
 800b3fa:	f7ff fd3f 	bl	800ae7c <_Balloc>
 800b3fe:	b920      	cbnz	r0, 800b40a <__mdiff+0x5a>
 800b400:	4b2d      	ldr	r3, [pc, #180]	; (800b4b8 <__mdiff+0x108>)
 800b402:	4602      	mov	r2, r0
 800b404:	f44f 7110 	mov.w	r1, #576	; 0x240
 800b408:	e7e6      	b.n	800b3d8 <__mdiff+0x28>
 800b40a:	693e      	ldr	r6, [r7, #16]
 800b40c:	60c5      	str	r5, [r0, #12]
 800b40e:	6925      	ldr	r5, [r4, #16]
 800b410:	f107 0114 	add.w	r1, r7, #20
 800b414:	f104 0914 	add.w	r9, r4, #20
 800b418:	f100 0e14 	add.w	lr, r0, #20
 800b41c:	f107 0210 	add.w	r2, r7, #16
 800b420:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 800b424:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 800b428:	46f2      	mov	sl, lr
 800b42a:	2700      	movs	r7, #0
 800b42c:	f859 3b04 	ldr.w	r3, [r9], #4
 800b430:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800b434:	fa1f f883 	uxth.w	r8, r3
 800b438:	fa17 f78b 	uxtah	r7, r7, fp
 800b43c:	0c1b      	lsrs	r3, r3, #16
 800b43e:	eba7 0808 	sub.w	r8, r7, r8
 800b442:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800b446:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800b44a:	fa1f f888 	uxth.w	r8, r8
 800b44e:	141f      	asrs	r7, r3, #16
 800b450:	454d      	cmp	r5, r9
 800b452:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800b456:	f84a 3b04 	str.w	r3, [sl], #4
 800b45a:	d8e7      	bhi.n	800b42c <__mdiff+0x7c>
 800b45c:	1b2b      	subs	r3, r5, r4
 800b45e:	3b15      	subs	r3, #21
 800b460:	f023 0303 	bic.w	r3, r3, #3
 800b464:	3304      	adds	r3, #4
 800b466:	3415      	adds	r4, #21
 800b468:	42a5      	cmp	r5, r4
 800b46a:	bf38      	it	cc
 800b46c:	2304      	movcc	r3, #4
 800b46e:	4419      	add	r1, r3
 800b470:	4473      	add	r3, lr
 800b472:	469e      	mov	lr, r3
 800b474:	460d      	mov	r5, r1
 800b476:	4565      	cmp	r5, ip
 800b478:	d30e      	bcc.n	800b498 <__mdiff+0xe8>
 800b47a:	f10c 0203 	add.w	r2, ip, #3
 800b47e:	1a52      	subs	r2, r2, r1
 800b480:	f022 0203 	bic.w	r2, r2, #3
 800b484:	3903      	subs	r1, #3
 800b486:	458c      	cmp	ip, r1
 800b488:	bf38      	it	cc
 800b48a:	2200      	movcc	r2, #0
 800b48c:	441a      	add	r2, r3
 800b48e:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800b492:	b17b      	cbz	r3, 800b4b4 <__mdiff+0x104>
 800b494:	6106      	str	r6, [r0, #16]
 800b496:	e7a5      	b.n	800b3e4 <__mdiff+0x34>
 800b498:	f855 8b04 	ldr.w	r8, [r5], #4
 800b49c:	fa17 f488 	uxtah	r4, r7, r8
 800b4a0:	1422      	asrs	r2, r4, #16
 800b4a2:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 800b4a6:	b2a4      	uxth	r4, r4
 800b4a8:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800b4ac:	f84e 4b04 	str.w	r4, [lr], #4
 800b4b0:	1417      	asrs	r7, r2, #16
 800b4b2:	e7e0      	b.n	800b476 <__mdiff+0xc6>
 800b4b4:	3e01      	subs	r6, #1
 800b4b6:	e7ea      	b.n	800b48e <__mdiff+0xde>
 800b4b8:	0800beff 	.word	0x0800beff
 800b4bc:	0800bf10 	.word	0x0800bf10

0800b4c0 <__d2b>:
 800b4c0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800b4c4:	4689      	mov	r9, r1
 800b4c6:	2101      	movs	r1, #1
 800b4c8:	ec57 6b10 	vmov	r6, r7, d0
 800b4cc:	4690      	mov	r8, r2
 800b4ce:	f7ff fcd5 	bl	800ae7c <_Balloc>
 800b4d2:	4604      	mov	r4, r0
 800b4d4:	b930      	cbnz	r0, 800b4e4 <__d2b+0x24>
 800b4d6:	4602      	mov	r2, r0
 800b4d8:	4b25      	ldr	r3, [pc, #148]	; (800b570 <__d2b+0xb0>)
 800b4da:	4826      	ldr	r0, [pc, #152]	; (800b574 <__d2b+0xb4>)
 800b4dc:	f240 310a 	movw	r1, #778	; 0x30a
 800b4e0:	f000 f9c4 	bl	800b86c <__assert_func>
 800b4e4:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800b4e8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800b4ec:	bb35      	cbnz	r5, 800b53c <__d2b+0x7c>
 800b4ee:	2e00      	cmp	r6, #0
 800b4f0:	9301      	str	r3, [sp, #4]
 800b4f2:	d028      	beq.n	800b546 <__d2b+0x86>
 800b4f4:	4668      	mov	r0, sp
 800b4f6:	9600      	str	r6, [sp, #0]
 800b4f8:	f7ff fd8c 	bl	800b014 <__lo0bits>
 800b4fc:	9900      	ldr	r1, [sp, #0]
 800b4fe:	b300      	cbz	r0, 800b542 <__d2b+0x82>
 800b500:	9a01      	ldr	r2, [sp, #4]
 800b502:	f1c0 0320 	rsb	r3, r0, #32
 800b506:	fa02 f303 	lsl.w	r3, r2, r3
 800b50a:	430b      	orrs	r3, r1
 800b50c:	40c2      	lsrs	r2, r0
 800b50e:	6163      	str	r3, [r4, #20]
 800b510:	9201      	str	r2, [sp, #4]
 800b512:	9b01      	ldr	r3, [sp, #4]
 800b514:	61a3      	str	r3, [r4, #24]
 800b516:	2b00      	cmp	r3, #0
 800b518:	bf14      	ite	ne
 800b51a:	2202      	movne	r2, #2
 800b51c:	2201      	moveq	r2, #1
 800b51e:	6122      	str	r2, [r4, #16]
 800b520:	b1d5      	cbz	r5, 800b558 <__d2b+0x98>
 800b522:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800b526:	4405      	add	r5, r0
 800b528:	f8c9 5000 	str.w	r5, [r9]
 800b52c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800b530:	f8c8 0000 	str.w	r0, [r8]
 800b534:	4620      	mov	r0, r4
 800b536:	b003      	add	sp, #12
 800b538:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b53c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800b540:	e7d5      	b.n	800b4ee <__d2b+0x2e>
 800b542:	6161      	str	r1, [r4, #20]
 800b544:	e7e5      	b.n	800b512 <__d2b+0x52>
 800b546:	a801      	add	r0, sp, #4
 800b548:	f7ff fd64 	bl	800b014 <__lo0bits>
 800b54c:	9b01      	ldr	r3, [sp, #4]
 800b54e:	6163      	str	r3, [r4, #20]
 800b550:	2201      	movs	r2, #1
 800b552:	6122      	str	r2, [r4, #16]
 800b554:	3020      	adds	r0, #32
 800b556:	e7e3      	b.n	800b520 <__d2b+0x60>
 800b558:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800b55c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800b560:	f8c9 0000 	str.w	r0, [r9]
 800b564:	6918      	ldr	r0, [r3, #16]
 800b566:	f7ff fd35 	bl	800afd4 <__hi0bits>
 800b56a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800b56e:	e7df      	b.n	800b530 <__d2b+0x70>
 800b570:	0800beff 	.word	0x0800beff
 800b574:	0800bf10 	.word	0x0800bf10

0800b578 <_calloc_r>:
 800b578:	b513      	push	{r0, r1, r4, lr}
 800b57a:	434a      	muls	r2, r1
 800b57c:	4611      	mov	r1, r2
 800b57e:	9201      	str	r2, [sp, #4]
 800b580:	f7fd fe5c 	bl	800923c <_malloc_r>
 800b584:	4604      	mov	r4, r0
 800b586:	b118      	cbz	r0, 800b590 <_calloc_r+0x18>
 800b588:	9a01      	ldr	r2, [sp, #4]
 800b58a:	2100      	movs	r1, #0
 800b58c:	f7fd fdfe 	bl	800918c <memset>
 800b590:	4620      	mov	r0, r4
 800b592:	b002      	add	sp, #8
 800b594:	bd10      	pop	{r4, pc}

0800b596 <__sfputc_r>:
 800b596:	6893      	ldr	r3, [r2, #8]
 800b598:	3b01      	subs	r3, #1
 800b59a:	2b00      	cmp	r3, #0
 800b59c:	b410      	push	{r4}
 800b59e:	6093      	str	r3, [r2, #8]
 800b5a0:	da08      	bge.n	800b5b4 <__sfputc_r+0x1e>
 800b5a2:	6994      	ldr	r4, [r2, #24]
 800b5a4:	42a3      	cmp	r3, r4
 800b5a6:	db01      	blt.n	800b5ac <__sfputc_r+0x16>
 800b5a8:	290a      	cmp	r1, #10
 800b5aa:	d103      	bne.n	800b5b4 <__sfputc_r+0x1e>
 800b5ac:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b5b0:	f7fe bc2c 	b.w	8009e0c <__swbuf_r>
 800b5b4:	6813      	ldr	r3, [r2, #0]
 800b5b6:	1c58      	adds	r0, r3, #1
 800b5b8:	6010      	str	r0, [r2, #0]
 800b5ba:	7019      	strb	r1, [r3, #0]
 800b5bc:	4608      	mov	r0, r1
 800b5be:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b5c2:	4770      	bx	lr

0800b5c4 <__sfputs_r>:
 800b5c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b5c6:	4606      	mov	r6, r0
 800b5c8:	460f      	mov	r7, r1
 800b5ca:	4614      	mov	r4, r2
 800b5cc:	18d5      	adds	r5, r2, r3
 800b5ce:	42ac      	cmp	r4, r5
 800b5d0:	d101      	bne.n	800b5d6 <__sfputs_r+0x12>
 800b5d2:	2000      	movs	r0, #0
 800b5d4:	e007      	b.n	800b5e6 <__sfputs_r+0x22>
 800b5d6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b5da:	463a      	mov	r2, r7
 800b5dc:	4630      	mov	r0, r6
 800b5de:	f7ff ffda 	bl	800b596 <__sfputc_r>
 800b5e2:	1c43      	adds	r3, r0, #1
 800b5e4:	d1f3      	bne.n	800b5ce <__sfputs_r+0xa>
 800b5e6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800b5e8 <_vfiprintf_r>:
 800b5e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b5ec:	460d      	mov	r5, r1
 800b5ee:	b09d      	sub	sp, #116	; 0x74
 800b5f0:	4614      	mov	r4, r2
 800b5f2:	4698      	mov	r8, r3
 800b5f4:	4606      	mov	r6, r0
 800b5f6:	b118      	cbz	r0, 800b600 <_vfiprintf_r+0x18>
 800b5f8:	6983      	ldr	r3, [r0, #24]
 800b5fa:	b90b      	cbnz	r3, 800b600 <_vfiprintf_r+0x18>
 800b5fc:	f7fd fcd4 	bl	8008fa8 <__sinit>
 800b600:	4b89      	ldr	r3, [pc, #548]	; (800b828 <_vfiprintf_r+0x240>)
 800b602:	429d      	cmp	r5, r3
 800b604:	d11b      	bne.n	800b63e <_vfiprintf_r+0x56>
 800b606:	6875      	ldr	r5, [r6, #4]
 800b608:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b60a:	07d9      	lsls	r1, r3, #31
 800b60c:	d405      	bmi.n	800b61a <_vfiprintf_r+0x32>
 800b60e:	89ab      	ldrh	r3, [r5, #12]
 800b610:	059a      	lsls	r2, r3, #22
 800b612:	d402      	bmi.n	800b61a <_vfiprintf_r+0x32>
 800b614:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b616:	f7fd fd8a 	bl	800912e <__retarget_lock_acquire_recursive>
 800b61a:	89ab      	ldrh	r3, [r5, #12]
 800b61c:	071b      	lsls	r3, r3, #28
 800b61e:	d501      	bpl.n	800b624 <_vfiprintf_r+0x3c>
 800b620:	692b      	ldr	r3, [r5, #16]
 800b622:	b9eb      	cbnz	r3, 800b660 <_vfiprintf_r+0x78>
 800b624:	4629      	mov	r1, r5
 800b626:	4630      	mov	r0, r6
 800b628:	f7fe fc54 	bl	8009ed4 <__swsetup_r>
 800b62c:	b1c0      	cbz	r0, 800b660 <_vfiprintf_r+0x78>
 800b62e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b630:	07dc      	lsls	r4, r3, #31
 800b632:	d50e      	bpl.n	800b652 <_vfiprintf_r+0x6a>
 800b634:	f04f 30ff 	mov.w	r0, #4294967295
 800b638:	b01d      	add	sp, #116	; 0x74
 800b63a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b63e:	4b7b      	ldr	r3, [pc, #492]	; (800b82c <_vfiprintf_r+0x244>)
 800b640:	429d      	cmp	r5, r3
 800b642:	d101      	bne.n	800b648 <_vfiprintf_r+0x60>
 800b644:	68b5      	ldr	r5, [r6, #8]
 800b646:	e7df      	b.n	800b608 <_vfiprintf_r+0x20>
 800b648:	4b79      	ldr	r3, [pc, #484]	; (800b830 <_vfiprintf_r+0x248>)
 800b64a:	429d      	cmp	r5, r3
 800b64c:	bf08      	it	eq
 800b64e:	68f5      	ldreq	r5, [r6, #12]
 800b650:	e7da      	b.n	800b608 <_vfiprintf_r+0x20>
 800b652:	89ab      	ldrh	r3, [r5, #12]
 800b654:	0598      	lsls	r0, r3, #22
 800b656:	d4ed      	bmi.n	800b634 <_vfiprintf_r+0x4c>
 800b658:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b65a:	f7fd fd69 	bl	8009130 <__retarget_lock_release_recursive>
 800b65e:	e7e9      	b.n	800b634 <_vfiprintf_r+0x4c>
 800b660:	2300      	movs	r3, #0
 800b662:	9309      	str	r3, [sp, #36]	; 0x24
 800b664:	2320      	movs	r3, #32
 800b666:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b66a:	f8cd 800c 	str.w	r8, [sp, #12]
 800b66e:	2330      	movs	r3, #48	; 0x30
 800b670:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800b834 <_vfiprintf_r+0x24c>
 800b674:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b678:	f04f 0901 	mov.w	r9, #1
 800b67c:	4623      	mov	r3, r4
 800b67e:	469a      	mov	sl, r3
 800b680:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b684:	b10a      	cbz	r2, 800b68a <_vfiprintf_r+0xa2>
 800b686:	2a25      	cmp	r2, #37	; 0x25
 800b688:	d1f9      	bne.n	800b67e <_vfiprintf_r+0x96>
 800b68a:	ebba 0b04 	subs.w	fp, sl, r4
 800b68e:	d00b      	beq.n	800b6a8 <_vfiprintf_r+0xc0>
 800b690:	465b      	mov	r3, fp
 800b692:	4622      	mov	r2, r4
 800b694:	4629      	mov	r1, r5
 800b696:	4630      	mov	r0, r6
 800b698:	f7ff ff94 	bl	800b5c4 <__sfputs_r>
 800b69c:	3001      	adds	r0, #1
 800b69e:	f000 80aa 	beq.w	800b7f6 <_vfiprintf_r+0x20e>
 800b6a2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b6a4:	445a      	add	r2, fp
 800b6a6:	9209      	str	r2, [sp, #36]	; 0x24
 800b6a8:	f89a 3000 	ldrb.w	r3, [sl]
 800b6ac:	2b00      	cmp	r3, #0
 800b6ae:	f000 80a2 	beq.w	800b7f6 <_vfiprintf_r+0x20e>
 800b6b2:	2300      	movs	r3, #0
 800b6b4:	f04f 32ff 	mov.w	r2, #4294967295
 800b6b8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b6bc:	f10a 0a01 	add.w	sl, sl, #1
 800b6c0:	9304      	str	r3, [sp, #16]
 800b6c2:	9307      	str	r3, [sp, #28]
 800b6c4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b6c8:	931a      	str	r3, [sp, #104]	; 0x68
 800b6ca:	4654      	mov	r4, sl
 800b6cc:	2205      	movs	r2, #5
 800b6ce:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b6d2:	4858      	ldr	r0, [pc, #352]	; (800b834 <_vfiprintf_r+0x24c>)
 800b6d4:	f7f4 fdbc 	bl	8000250 <memchr>
 800b6d8:	9a04      	ldr	r2, [sp, #16]
 800b6da:	b9d8      	cbnz	r0, 800b714 <_vfiprintf_r+0x12c>
 800b6dc:	06d1      	lsls	r1, r2, #27
 800b6de:	bf44      	itt	mi
 800b6e0:	2320      	movmi	r3, #32
 800b6e2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b6e6:	0713      	lsls	r3, r2, #28
 800b6e8:	bf44      	itt	mi
 800b6ea:	232b      	movmi	r3, #43	; 0x2b
 800b6ec:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b6f0:	f89a 3000 	ldrb.w	r3, [sl]
 800b6f4:	2b2a      	cmp	r3, #42	; 0x2a
 800b6f6:	d015      	beq.n	800b724 <_vfiprintf_r+0x13c>
 800b6f8:	9a07      	ldr	r2, [sp, #28]
 800b6fa:	4654      	mov	r4, sl
 800b6fc:	2000      	movs	r0, #0
 800b6fe:	f04f 0c0a 	mov.w	ip, #10
 800b702:	4621      	mov	r1, r4
 800b704:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b708:	3b30      	subs	r3, #48	; 0x30
 800b70a:	2b09      	cmp	r3, #9
 800b70c:	d94e      	bls.n	800b7ac <_vfiprintf_r+0x1c4>
 800b70e:	b1b0      	cbz	r0, 800b73e <_vfiprintf_r+0x156>
 800b710:	9207      	str	r2, [sp, #28]
 800b712:	e014      	b.n	800b73e <_vfiprintf_r+0x156>
 800b714:	eba0 0308 	sub.w	r3, r0, r8
 800b718:	fa09 f303 	lsl.w	r3, r9, r3
 800b71c:	4313      	orrs	r3, r2
 800b71e:	9304      	str	r3, [sp, #16]
 800b720:	46a2      	mov	sl, r4
 800b722:	e7d2      	b.n	800b6ca <_vfiprintf_r+0xe2>
 800b724:	9b03      	ldr	r3, [sp, #12]
 800b726:	1d19      	adds	r1, r3, #4
 800b728:	681b      	ldr	r3, [r3, #0]
 800b72a:	9103      	str	r1, [sp, #12]
 800b72c:	2b00      	cmp	r3, #0
 800b72e:	bfbb      	ittet	lt
 800b730:	425b      	neglt	r3, r3
 800b732:	f042 0202 	orrlt.w	r2, r2, #2
 800b736:	9307      	strge	r3, [sp, #28]
 800b738:	9307      	strlt	r3, [sp, #28]
 800b73a:	bfb8      	it	lt
 800b73c:	9204      	strlt	r2, [sp, #16]
 800b73e:	7823      	ldrb	r3, [r4, #0]
 800b740:	2b2e      	cmp	r3, #46	; 0x2e
 800b742:	d10c      	bne.n	800b75e <_vfiprintf_r+0x176>
 800b744:	7863      	ldrb	r3, [r4, #1]
 800b746:	2b2a      	cmp	r3, #42	; 0x2a
 800b748:	d135      	bne.n	800b7b6 <_vfiprintf_r+0x1ce>
 800b74a:	9b03      	ldr	r3, [sp, #12]
 800b74c:	1d1a      	adds	r2, r3, #4
 800b74e:	681b      	ldr	r3, [r3, #0]
 800b750:	9203      	str	r2, [sp, #12]
 800b752:	2b00      	cmp	r3, #0
 800b754:	bfb8      	it	lt
 800b756:	f04f 33ff 	movlt.w	r3, #4294967295
 800b75a:	3402      	adds	r4, #2
 800b75c:	9305      	str	r3, [sp, #20]
 800b75e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800b844 <_vfiprintf_r+0x25c>
 800b762:	7821      	ldrb	r1, [r4, #0]
 800b764:	2203      	movs	r2, #3
 800b766:	4650      	mov	r0, sl
 800b768:	f7f4 fd72 	bl	8000250 <memchr>
 800b76c:	b140      	cbz	r0, 800b780 <_vfiprintf_r+0x198>
 800b76e:	2340      	movs	r3, #64	; 0x40
 800b770:	eba0 000a 	sub.w	r0, r0, sl
 800b774:	fa03 f000 	lsl.w	r0, r3, r0
 800b778:	9b04      	ldr	r3, [sp, #16]
 800b77a:	4303      	orrs	r3, r0
 800b77c:	3401      	adds	r4, #1
 800b77e:	9304      	str	r3, [sp, #16]
 800b780:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b784:	482c      	ldr	r0, [pc, #176]	; (800b838 <_vfiprintf_r+0x250>)
 800b786:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b78a:	2206      	movs	r2, #6
 800b78c:	f7f4 fd60 	bl	8000250 <memchr>
 800b790:	2800      	cmp	r0, #0
 800b792:	d03f      	beq.n	800b814 <_vfiprintf_r+0x22c>
 800b794:	4b29      	ldr	r3, [pc, #164]	; (800b83c <_vfiprintf_r+0x254>)
 800b796:	bb1b      	cbnz	r3, 800b7e0 <_vfiprintf_r+0x1f8>
 800b798:	9b03      	ldr	r3, [sp, #12]
 800b79a:	3307      	adds	r3, #7
 800b79c:	f023 0307 	bic.w	r3, r3, #7
 800b7a0:	3308      	adds	r3, #8
 800b7a2:	9303      	str	r3, [sp, #12]
 800b7a4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b7a6:	443b      	add	r3, r7
 800b7a8:	9309      	str	r3, [sp, #36]	; 0x24
 800b7aa:	e767      	b.n	800b67c <_vfiprintf_r+0x94>
 800b7ac:	fb0c 3202 	mla	r2, ip, r2, r3
 800b7b0:	460c      	mov	r4, r1
 800b7b2:	2001      	movs	r0, #1
 800b7b4:	e7a5      	b.n	800b702 <_vfiprintf_r+0x11a>
 800b7b6:	2300      	movs	r3, #0
 800b7b8:	3401      	adds	r4, #1
 800b7ba:	9305      	str	r3, [sp, #20]
 800b7bc:	4619      	mov	r1, r3
 800b7be:	f04f 0c0a 	mov.w	ip, #10
 800b7c2:	4620      	mov	r0, r4
 800b7c4:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b7c8:	3a30      	subs	r2, #48	; 0x30
 800b7ca:	2a09      	cmp	r2, #9
 800b7cc:	d903      	bls.n	800b7d6 <_vfiprintf_r+0x1ee>
 800b7ce:	2b00      	cmp	r3, #0
 800b7d0:	d0c5      	beq.n	800b75e <_vfiprintf_r+0x176>
 800b7d2:	9105      	str	r1, [sp, #20]
 800b7d4:	e7c3      	b.n	800b75e <_vfiprintf_r+0x176>
 800b7d6:	fb0c 2101 	mla	r1, ip, r1, r2
 800b7da:	4604      	mov	r4, r0
 800b7dc:	2301      	movs	r3, #1
 800b7de:	e7f0      	b.n	800b7c2 <_vfiprintf_r+0x1da>
 800b7e0:	ab03      	add	r3, sp, #12
 800b7e2:	9300      	str	r3, [sp, #0]
 800b7e4:	462a      	mov	r2, r5
 800b7e6:	4b16      	ldr	r3, [pc, #88]	; (800b840 <_vfiprintf_r+0x258>)
 800b7e8:	a904      	add	r1, sp, #16
 800b7ea:	4630      	mov	r0, r6
 800b7ec:	f7fd fe10 	bl	8009410 <_printf_float>
 800b7f0:	4607      	mov	r7, r0
 800b7f2:	1c78      	adds	r0, r7, #1
 800b7f4:	d1d6      	bne.n	800b7a4 <_vfiprintf_r+0x1bc>
 800b7f6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b7f8:	07d9      	lsls	r1, r3, #31
 800b7fa:	d405      	bmi.n	800b808 <_vfiprintf_r+0x220>
 800b7fc:	89ab      	ldrh	r3, [r5, #12]
 800b7fe:	059a      	lsls	r2, r3, #22
 800b800:	d402      	bmi.n	800b808 <_vfiprintf_r+0x220>
 800b802:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b804:	f7fd fc94 	bl	8009130 <__retarget_lock_release_recursive>
 800b808:	89ab      	ldrh	r3, [r5, #12]
 800b80a:	065b      	lsls	r3, r3, #25
 800b80c:	f53f af12 	bmi.w	800b634 <_vfiprintf_r+0x4c>
 800b810:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b812:	e711      	b.n	800b638 <_vfiprintf_r+0x50>
 800b814:	ab03      	add	r3, sp, #12
 800b816:	9300      	str	r3, [sp, #0]
 800b818:	462a      	mov	r2, r5
 800b81a:	4b09      	ldr	r3, [pc, #36]	; (800b840 <_vfiprintf_r+0x258>)
 800b81c:	a904      	add	r1, sp, #16
 800b81e:	4630      	mov	r0, r6
 800b820:	f7fe f882 	bl	8009928 <_printf_i>
 800b824:	e7e4      	b.n	800b7f0 <_vfiprintf_r+0x208>
 800b826:	bf00      	nop
 800b828:	0800be04 	.word	0x0800be04
 800b82c:	0800be24 	.word	0x0800be24
 800b830:	0800bde4 	.word	0x0800bde4
 800b834:	0800c06c 	.word	0x0800c06c
 800b838:	0800c076 	.word	0x0800c076
 800b83c:	08009411 	.word	0x08009411
 800b840:	0800b5c5 	.word	0x0800b5c5
 800b844:	0800c072 	.word	0x0800c072

0800b848 <_read_r>:
 800b848:	b538      	push	{r3, r4, r5, lr}
 800b84a:	4d07      	ldr	r5, [pc, #28]	; (800b868 <_read_r+0x20>)
 800b84c:	4604      	mov	r4, r0
 800b84e:	4608      	mov	r0, r1
 800b850:	4611      	mov	r1, r2
 800b852:	2200      	movs	r2, #0
 800b854:	602a      	str	r2, [r5, #0]
 800b856:	461a      	mov	r2, r3
 800b858:	f7f6 fbd6 	bl	8002008 <_read>
 800b85c:	1c43      	adds	r3, r0, #1
 800b85e:	d102      	bne.n	800b866 <_read_r+0x1e>
 800b860:	682b      	ldr	r3, [r5, #0]
 800b862:	b103      	cbz	r3, 800b866 <_read_r+0x1e>
 800b864:	6023      	str	r3, [r4, #0]
 800b866:	bd38      	pop	{r3, r4, r5, pc}
 800b868:	20010884 	.word	0x20010884

0800b86c <__assert_func>:
 800b86c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b86e:	4614      	mov	r4, r2
 800b870:	461a      	mov	r2, r3
 800b872:	4b09      	ldr	r3, [pc, #36]	; (800b898 <__assert_func+0x2c>)
 800b874:	681b      	ldr	r3, [r3, #0]
 800b876:	4605      	mov	r5, r0
 800b878:	68d8      	ldr	r0, [r3, #12]
 800b87a:	b14c      	cbz	r4, 800b890 <__assert_func+0x24>
 800b87c:	4b07      	ldr	r3, [pc, #28]	; (800b89c <__assert_func+0x30>)
 800b87e:	9100      	str	r1, [sp, #0]
 800b880:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800b884:	4906      	ldr	r1, [pc, #24]	; (800b8a0 <__assert_func+0x34>)
 800b886:	462b      	mov	r3, r5
 800b888:	f000 f80e 	bl	800b8a8 <fiprintf>
 800b88c:	f000 f85f 	bl	800b94e <abort>
 800b890:	4b04      	ldr	r3, [pc, #16]	; (800b8a4 <__assert_func+0x38>)
 800b892:	461c      	mov	r4, r3
 800b894:	e7f3      	b.n	800b87e <__assert_func+0x12>
 800b896:	bf00      	nop
 800b898:	20000010 	.word	0x20000010
 800b89c:	0800c07d 	.word	0x0800c07d
 800b8a0:	0800c08a 	.word	0x0800c08a
 800b8a4:	0800c0b8 	.word	0x0800c0b8

0800b8a8 <fiprintf>:
 800b8a8:	b40e      	push	{r1, r2, r3}
 800b8aa:	b503      	push	{r0, r1, lr}
 800b8ac:	4601      	mov	r1, r0
 800b8ae:	ab03      	add	r3, sp, #12
 800b8b0:	4805      	ldr	r0, [pc, #20]	; (800b8c8 <fiprintf+0x20>)
 800b8b2:	f853 2b04 	ldr.w	r2, [r3], #4
 800b8b6:	6800      	ldr	r0, [r0, #0]
 800b8b8:	9301      	str	r3, [sp, #4]
 800b8ba:	f7ff fe95 	bl	800b5e8 <_vfiprintf_r>
 800b8be:	b002      	add	sp, #8
 800b8c0:	f85d eb04 	ldr.w	lr, [sp], #4
 800b8c4:	b003      	add	sp, #12
 800b8c6:	4770      	bx	lr
 800b8c8:	20000010 	.word	0x20000010

0800b8cc <_fstat_r>:
 800b8cc:	b538      	push	{r3, r4, r5, lr}
 800b8ce:	4d07      	ldr	r5, [pc, #28]	; (800b8ec <_fstat_r+0x20>)
 800b8d0:	2300      	movs	r3, #0
 800b8d2:	4604      	mov	r4, r0
 800b8d4:	4608      	mov	r0, r1
 800b8d6:	4611      	mov	r1, r2
 800b8d8:	602b      	str	r3, [r5, #0]
 800b8da:	f7f6 fbda 	bl	8002092 <_fstat>
 800b8de:	1c43      	adds	r3, r0, #1
 800b8e0:	d102      	bne.n	800b8e8 <_fstat_r+0x1c>
 800b8e2:	682b      	ldr	r3, [r5, #0]
 800b8e4:	b103      	cbz	r3, 800b8e8 <_fstat_r+0x1c>
 800b8e6:	6023      	str	r3, [r4, #0]
 800b8e8:	bd38      	pop	{r3, r4, r5, pc}
 800b8ea:	bf00      	nop
 800b8ec:	20010884 	.word	0x20010884

0800b8f0 <_isatty_r>:
 800b8f0:	b538      	push	{r3, r4, r5, lr}
 800b8f2:	4d06      	ldr	r5, [pc, #24]	; (800b90c <_isatty_r+0x1c>)
 800b8f4:	2300      	movs	r3, #0
 800b8f6:	4604      	mov	r4, r0
 800b8f8:	4608      	mov	r0, r1
 800b8fa:	602b      	str	r3, [r5, #0]
 800b8fc:	f7f6 fbd9 	bl	80020b2 <_isatty>
 800b900:	1c43      	adds	r3, r0, #1
 800b902:	d102      	bne.n	800b90a <_isatty_r+0x1a>
 800b904:	682b      	ldr	r3, [r5, #0]
 800b906:	b103      	cbz	r3, 800b90a <_isatty_r+0x1a>
 800b908:	6023      	str	r3, [r4, #0]
 800b90a:	bd38      	pop	{r3, r4, r5, pc}
 800b90c:	20010884 	.word	0x20010884

0800b910 <__ascii_mbtowc>:
 800b910:	b082      	sub	sp, #8
 800b912:	b901      	cbnz	r1, 800b916 <__ascii_mbtowc+0x6>
 800b914:	a901      	add	r1, sp, #4
 800b916:	b142      	cbz	r2, 800b92a <__ascii_mbtowc+0x1a>
 800b918:	b14b      	cbz	r3, 800b92e <__ascii_mbtowc+0x1e>
 800b91a:	7813      	ldrb	r3, [r2, #0]
 800b91c:	600b      	str	r3, [r1, #0]
 800b91e:	7812      	ldrb	r2, [r2, #0]
 800b920:	1e10      	subs	r0, r2, #0
 800b922:	bf18      	it	ne
 800b924:	2001      	movne	r0, #1
 800b926:	b002      	add	sp, #8
 800b928:	4770      	bx	lr
 800b92a:	4610      	mov	r0, r2
 800b92c:	e7fb      	b.n	800b926 <__ascii_mbtowc+0x16>
 800b92e:	f06f 0001 	mvn.w	r0, #1
 800b932:	e7f8      	b.n	800b926 <__ascii_mbtowc+0x16>

0800b934 <__ascii_wctomb>:
 800b934:	b149      	cbz	r1, 800b94a <__ascii_wctomb+0x16>
 800b936:	2aff      	cmp	r2, #255	; 0xff
 800b938:	bf85      	ittet	hi
 800b93a:	238a      	movhi	r3, #138	; 0x8a
 800b93c:	6003      	strhi	r3, [r0, #0]
 800b93e:	700a      	strbls	r2, [r1, #0]
 800b940:	f04f 30ff 	movhi.w	r0, #4294967295
 800b944:	bf98      	it	ls
 800b946:	2001      	movls	r0, #1
 800b948:	4770      	bx	lr
 800b94a:	4608      	mov	r0, r1
 800b94c:	4770      	bx	lr

0800b94e <abort>:
 800b94e:	b508      	push	{r3, lr}
 800b950:	2006      	movs	r0, #6
 800b952:	f000 f82b 	bl	800b9ac <raise>
 800b956:	2001      	movs	r0, #1
 800b958:	f7f6 fb4c 	bl	8001ff4 <_exit>

0800b95c <_raise_r>:
 800b95c:	291f      	cmp	r1, #31
 800b95e:	b538      	push	{r3, r4, r5, lr}
 800b960:	4604      	mov	r4, r0
 800b962:	460d      	mov	r5, r1
 800b964:	d904      	bls.n	800b970 <_raise_r+0x14>
 800b966:	2316      	movs	r3, #22
 800b968:	6003      	str	r3, [r0, #0]
 800b96a:	f04f 30ff 	mov.w	r0, #4294967295
 800b96e:	bd38      	pop	{r3, r4, r5, pc}
 800b970:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800b972:	b112      	cbz	r2, 800b97a <_raise_r+0x1e>
 800b974:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800b978:	b94b      	cbnz	r3, 800b98e <_raise_r+0x32>
 800b97a:	4620      	mov	r0, r4
 800b97c:	f000 f830 	bl	800b9e0 <_getpid_r>
 800b980:	462a      	mov	r2, r5
 800b982:	4601      	mov	r1, r0
 800b984:	4620      	mov	r0, r4
 800b986:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b98a:	f000 b817 	b.w	800b9bc <_kill_r>
 800b98e:	2b01      	cmp	r3, #1
 800b990:	d00a      	beq.n	800b9a8 <_raise_r+0x4c>
 800b992:	1c59      	adds	r1, r3, #1
 800b994:	d103      	bne.n	800b99e <_raise_r+0x42>
 800b996:	2316      	movs	r3, #22
 800b998:	6003      	str	r3, [r0, #0]
 800b99a:	2001      	movs	r0, #1
 800b99c:	e7e7      	b.n	800b96e <_raise_r+0x12>
 800b99e:	2400      	movs	r4, #0
 800b9a0:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800b9a4:	4628      	mov	r0, r5
 800b9a6:	4798      	blx	r3
 800b9a8:	2000      	movs	r0, #0
 800b9aa:	e7e0      	b.n	800b96e <_raise_r+0x12>

0800b9ac <raise>:
 800b9ac:	4b02      	ldr	r3, [pc, #8]	; (800b9b8 <raise+0xc>)
 800b9ae:	4601      	mov	r1, r0
 800b9b0:	6818      	ldr	r0, [r3, #0]
 800b9b2:	f7ff bfd3 	b.w	800b95c <_raise_r>
 800b9b6:	bf00      	nop
 800b9b8:	20000010 	.word	0x20000010

0800b9bc <_kill_r>:
 800b9bc:	b538      	push	{r3, r4, r5, lr}
 800b9be:	4d07      	ldr	r5, [pc, #28]	; (800b9dc <_kill_r+0x20>)
 800b9c0:	2300      	movs	r3, #0
 800b9c2:	4604      	mov	r4, r0
 800b9c4:	4608      	mov	r0, r1
 800b9c6:	4611      	mov	r1, r2
 800b9c8:	602b      	str	r3, [r5, #0]
 800b9ca:	f7f6 fb03 	bl	8001fd4 <_kill>
 800b9ce:	1c43      	adds	r3, r0, #1
 800b9d0:	d102      	bne.n	800b9d8 <_kill_r+0x1c>
 800b9d2:	682b      	ldr	r3, [r5, #0]
 800b9d4:	b103      	cbz	r3, 800b9d8 <_kill_r+0x1c>
 800b9d6:	6023      	str	r3, [r4, #0]
 800b9d8:	bd38      	pop	{r3, r4, r5, pc}
 800b9da:	bf00      	nop
 800b9dc:	20010884 	.word	0x20010884

0800b9e0 <_getpid_r>:
 800b9e0:	f7f6 baf0 	b.w	8001fc4 <_getpid>

0800b9e4 <_init>:
 800b9e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b9e6:	bf00      	nop
 800b9e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b9ea:	bc08      	pop	{r3}
 800b9ec:	469e      	mov	lr, r3
 800b9ee:	4770      	bx	lr

0800b9f0 <_fini>:
 800b9f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b9f2:	bf00      	nop
 800b9f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b9f6:	bc08      	pop	{r3}
 800b9f8:	469e      	mov	lr, r3
 800b9fa:	4770      	bx	lr
