// Seed: 2306503160
module module_0 ();
endmodule
module module_1 (
    input  tri1 id_0,
    output tri  id_1
);
  wire id_3;
  ;
  assign id_1 = id_0;
  parameter id_4 = -1 & 1;
  wire id_5 = id_3;
  timeunit 1ps;
  parameter id_6 = id_4[-1 :-1'b0&1] - 1;
  module_0 modCall_1 ();
  assign id_5 = ~id_0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  module_0 modCall_1 ();
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  inout tri0 id_1;
  logic [7:0] id_7;
  assign id_1 = id_5 ? (id_7) : "" + -1;
  always @(-1 or posedge id_5) begin : LABEL_0
    if (1 / 1 == (-1)) begin : LABEL_1
      wait (!id_7[-1]);
    end
  end
endmodule
