{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1718325221874 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1718325221874 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 14 08:33:41 2024 " "Processing started: Fri Jun 14 08:33:41 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1718325221874 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1718325221874 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off finalexam -c finalexam " "Command: quartus_map --read_settings_files=on --write_settings_files=off finalexam -c finalexam" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1718325221874 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "12 12 16 " "Parallel Compilation has detected 16 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 12 of the 12 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1718325222071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnt100.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cnt100.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 cnt100 " "Found entity 1: cnt100" {  } { { "cnt100.bdf" "" { Schematic "E:/Quartus13.0_project/final exam/cnt100.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718325222123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718325222123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnt25.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cnt25.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 cnt25 " "Found entity 1: cnt25" {  } { { "cnt25.bdf" "" { Schematic "E:/Quartus13.0_project/final exam/cnt25.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718325222123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718325222123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnt2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cnt2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 cnt2 " "Found entity 1: cnt2" {  } { { "cnt2.bdf" "" { Schematic "E:/Quartus13.0_project/final exam/cnt2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718325222123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718325222123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mxh.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mxh.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mxh " "Found entity 1: mxh" {  } { { "mxh.bdf" "" { Schematic "E:/Quartus13.0_project/final exam/mxh.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718325222123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718325222123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trafficcontroller.bdf 1 1 " "Found 1 design units, including 1 entities, in source file trafficcontroller.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 trafficcontroller " "Found entity 1: trafficcontroller" {  } { { "trafficcontroller.bdf" "" { Schematic "E:/Quartus13.0_project/final exam/trafficcontroller.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718325222133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718325222133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jianfa.bdf 1 1 " "Found 1 design units, including 1 entities, in source file jianfa.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 jianfa " "Found entity 1: jianfa" {  } { { "jianfa.bdf" "" { Schematic "E:/Quartus13.0_project/final exam/jianfa.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718325222133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718325222133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jianfa20.bdf 1 1 " "Found 1 design units, including 1 entities, in source file jianfa20.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 jianfa20 " "Found entity 1: jianfa20" {  } { { "jianfa20.bdf" "" { Schematic "E:/Quartus13.0_project/final exam/jianfa20.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718325222133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718325222133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shunxumaichong.bdf 1 1 " "Found 1 design units, including 1 entities, in source file shunxumaichong.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 shunxumaichong " "Found entity 1: shunxumaichong" {  } { { "shunxumaichong.bdf" "" { Schematic "E:/Quartus13.0_project/final exam/shunxumaichong.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718325222133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718325222133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mxh2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mxh2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mxh2 " "Found entity 1: mxh2" {  } { { "mxh2.bdf" "" { Schematic "E:/Quartus13.0_project/final exam/mxh2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718325222133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718325222133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "text.bdf 1 1 " "Found 1 design units, including 1 entities, in source file text.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 text " "Found entity 1: text" {  } { { "text.bdf" "" { Schematic "E:/Quartus13.0_project/final exam/text.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718325222133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718325222133 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "text " "Elaborating entity \"text\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1718325222163 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst2 " "Block or symbol \"NOT\" of instance \"inst2\" overlaps another block or symbol" {  } { { "text.bdf" "" { Schematic "E:/Quartus13.0_project/final exam/text.bdf" { { -1632 768 800 -1584 "inst2" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1718325222163 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst16 " "Block or symbol \"NOT\" of instance \"inst16\" overlaps another block or symbol" {  } { { "text.bdf" "" { Schematic "E:/Quartus13.0_project/final exam/text.bdf" { { -1632 800 832 -1584 "inst16" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1718325222163 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst33 " "Block or symbol \"NOT\" of instance \"inst33\" overlaps another block or symbol" {  } { { "text.bdf" "" { Schematic "E:/Quartus13.0_project/final exam/text.bdf" { { -1632 832 864 -1584 "inst33" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1718325222163 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst39 " "Block or symbol \"NOT\" of instance \"inst39\" overlaps another block or symbol" {  } { { "text.bdf" "" { Schematic "E:/Quartus13.0_project/final exam/text.bdf" { { -1632 864 896 -1584 "inst39" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1718325222163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74160 74160:inst300 " "Elaborating entity \"74160\" for hierarchy \"74160:inst300\"" {  } { { "text.bdf" "inst300" { Schematic "E:/Quartus13.0_project/final exam/text.bdf" { { 664 736 856 848 "inst300" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718325222173 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74160:inst300 " "Elaborated megafunction instantiation \"74160:inst300\"" {  } { { "text.bdf" "" { Schematic "E:/Quartus13.0_project/final exam/text.bdf" { { 664 736 856 848 "inst300" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718325222173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jianfa jianfa:inst35 " "Elaborating entity \"jianfa\" for hierarchy \"jianfa:inst35\"" {  } { { "text.bdf" "inst35" { Schematic "E:/Quartus13.0_project/final exam/text.bdf" { { 976 264 376 1104 "inst35" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718325222173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74190 jianfa:inst35\|74190:inst " "Elaborating entity \"74190\" for hierarchy \"jianfa:inst35\|74190:inst\"" {  } { { "jianfa.bdf" "inst" { Schematic "E:/Quartus13.0_project/final exam/jianfa.bdf" { { 184 368 488 344 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718325222188 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "jianfa:inst35\|74190:inst " "Elaborated megafunction instantiation \"jianfa:inst35\|74190:inst\"" {  } { { "jianfa.bdf" "" { Schematic "E:/Quartus13.0_project/final exam/jianfa.bdf" { { 184 368 488 344 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718325222188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74153 74153:inst6 " "Elaborating entity \"74153\" for hierarchy \"74153:inst6\"" {  } { { "text.bdf" "inst6" { Schematic "E:/Quartus13.0_project/final exam/text.bdf" { { 248 536 656 472 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718325222193 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74153:inst6 " "Elaborated megafunction instantiation \"74153:inst6\"" {  } { { "text.bdf" "" { Schematic "E:/Quartus13.0_project/final exam/text.bdf" { { 248 536 656 472 "inst6" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718325222193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mxh mxh:inst18 " "Elaborating entity \"mxh\" for hierarchy \"mxh:inst18\"" {  } { { "text.bdf" "inst18" { Schematic "E:/Quartus13.0_project/final exam/text.bdf" { { 1064 88 184 1208 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718325222193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt2 mxh:inst18\|cnt2:inst5 " "Elaborating entity \"cnt2\" for hierarchy \"mxh:inst18\|cnt2:inst5\"" {  } { { "mxh.bdf" "inst5" { Schematic "E:/Quartus13.0_project/final exam/mxh.bdf" { { 224 1104 1256 320 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718325222203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt25 mxh:inst18\|cnt25:inst3 " "Elaborating entity \"cnt25\" for hierarchy \"mxh:inst18\|cnt25:inst3\"" {  } { { "mxh.bdf" "inst3" { Schematic "E:/Quartus13.0_project/final exam/mxh.bdf" { { 224 856 1024 320 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718325222203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt100 mxh:inst18\|cnt100:inst4 " "Elaborating entity \"cnt100\" for hierarchy \"mxh:inst18\|cnt100:inst4\"" {  } { { "mxh.bdf" "inst4" { Schematic "E:/Quartus13.0_project/final exam/mxh.bdf" { { 224 640 808 320 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718325222203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jianfa20 jianfa20:inst146 " "Elaborating entity \"jianfa20\" for hierarchy \"jianfa20:inst146\"" {  } { { "text.bdf" "inst146" { Schematic "E:/Quartus13.0_project/final exam/text.bdf" { { 744 248 376 936 "inst146" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718325222213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7448 7448:inst15 " "Elaborating entity \"7448\" for hierarchy \"7448:inst15\"" {  } { { "text.bdf" "inst15" { Schematic "E:/Quartus13.0_project/final exam/text.bdf" { { -1496 760 920 -1376 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718325222225 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "7448:inst15 " "Elaborated megafunction instantiation \"7448:inst15\"" {  } { { "text.bdf" "" { Schematic "E:/Quartus13.0_project/final exam/text.bdf" { { -1496 760 920 -1376 "inst15" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718325222225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shunxumaichong shunxumaichong:inst52 " "Elaborating entity \"shunxumaichong\" for hierarchy \"shunxumaichong:inst52\"" {  } { { "text.bdf" "inst52" { Schematic "E:/Quartus13.0_project/final exam/text.bdf" { { 456 -672 -512 592 "inst52" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718325222225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74138 shunxumaichong:inst52\|74138:inst5 " "Elaborating entity \"74138\" for hierarchy \"shunxumaichong:inst52\|74138:inst5\"" {  } { { "shunxumaichong.bdf" "inst5" { Schematic "E:/Quartus13.0_project/final exam/shunxumaichong.bdf" { { 184 176 296 344 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718325222234 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "shunxumaichong:inst52\|74138:inst5 " "Elaborated megafunction instantiation \"shunxumaichong:inst52\|74138:inst5\"" {  } { { "shunxumaichong.bdf" "" { Schematic "E:/Quartus13.0_project/final exam/shunxumaichong.bdf" { { 184 176 296 344 "inst5" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718325222234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74161 shunxumaichong:inst52\|74161:inst " "Elaborating entity \"74161\" for hierarchy \"shunxumaichong:inst52\|74161:inst\"" {  } { { "shunxumaichong.bdf" "inst" { Schematic "E:/Quartus13.0_project/final exam/shunxumaichong.bdf" { { 176 -32 88 360 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718325222244 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "shunxumaichong:inst52\|74161:inst " "Elaborated megafunction instantiation \"shunxumaichong:inst52\|74161:inst\"" {  } { { "shunxumaichong.bdf" "" { Schematic "E:/Quartus13.0_project/final exam/shunxumaichong.bdf" { { 176 -32 88 360 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718325222244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f74161 shunxumaichong:inst52\|74161:inst\|f74161:sub " "Elaborating entity \"f74161\" for hierarchy \"shunxumaichong:inst52\|74161:inst\|f74161:sub\"" {  } { { "74161.tdf" "sub" { Text "d:/quartus13.0/quartus/libraries/others/maxplus2/74161.tdf" 33 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718325222254 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "shunxumaichong:inst52\|74161:inst\|f74161:sub shunxumaichong:inst52\|74161:inst " "Elaborated megafunction instantiation \"shunxumaichong:inst52\|74161:inst\|f74161:sub\", which is child of megafunction instantiation \"shunxumaichong:inst52\|74161:inst\"" {  } { { "74161.tdf" "" { Text "d:/quartus13.0/quartus/libraries/others/maxplus2/74161.tdf" 33 3 0 } } { "shunxumaichong.bdf" "" { Schematic "E:/Quartus13.0_project/final exam/shunxumaichong.bdf" { { 176 -32 88 360 "inst" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718325222254 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "2 " "Ignored 2 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY" "2 " "Ignored 2 CARRY buffer(s)" {  } {  } 0 13015 "Ignored %1!d! CARRY buffer(s)" 0 0 "Quartus II" 0 -1 1718325222407 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1718325222407 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "74190.bdf" "" { Schematic "d:/quartus13.0/quartus/libraries/others/maxplus2/74190.bdf" { { 808 1008 1072 888 "50" "" } } } } { "74190.bdf" "" { Schematic "d:/quartus13.0/quartus/libraries/others/maxplus2/74190.bdf" { { 328 1008 1072 408 "48" "" } } } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1718325222702 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1718325222702 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "jianfa20:inst146\|74190:inst4\|51 jianfa20:inst146\|74190:inst4\|51~_emulated jianfa20:inst146\|74190:inst4\|51~1 " "Register \"jianfa20:inst146\|74190:inst4\|51\" is converted into an equivalent circuit using register \"jianfa20:inst146\|74190:inst4\|51~_emulated\" and latch \"jianfa20:inst146\|74190:inst4\|51~1\"" {  } { { "74190.bdf" "" { Schematic "d:/quartus13.0/quartus/libraries/others/maxplus2/74190.bdf" { { 1048 1008 1072 1128 "51" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1718325222702 "|text|jianfa20:inst146|74190:inst4|51"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "jianfa20:inst146\|74190:inst4\|49 jianfa20:inst146\|74190:inst4\|49~_emulated jianfa20:inst146\|74190:inst4\|49~1 " "Register \"jianfa20:inst146\|74190:inst4\|49\" is converted into an equivalent circuit using register \"jianfa20:inst146\|74190:inst4\|49~_emulated\" and latch \"jianfa20:inst146\|74190:inst4\|49~1\"" {  } { { "74190.bdf" "" { Schematic "d:/quartus13.0/quartus/libraries/others/maxplus2/74190.bdf" { { 568 1008 1072 648 "49" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1718325222702 "|text|jianfa20:inst146|74190:inst4|49"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "jianfa20:inst146\|74190:inst4\|50 jianfa20:inst146\|74190:inst4\|50~_emulated jianfa20:inst146\|74190:inst4\|50~1 " "Register \"jianfa20:inst146\|74190:inst4\|50\" is converted into an equivalent circuit using register \"jianfa20:inst146\|74190:inst4\|50~_emulated\" and latch \"jianfa20:inst146\|74190:inst4\|50~1\"" {  } { { "74190.bdf" "" { Schematic "d:/quartus13.0/quartus/libraries/others/maxplus2/74190.bdf" { { 808 1008 1072 888 "50" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1718325222702 "|text|jianfa20:inst146|74190:inst4|50"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "jianfa20:inst146\|74190:inst4\|48 jianfa20:inst146\|74190:inst4\|48~_emulated jianfa20:inst146\|74190:inst4\|48~1 " "Register \"jianfa20:inst146\|74190:inst4\|48\" is converted into an equivalent circuit using register \"jianfa20:inst146\|74190:inst4\|48~_emulated\" and latch \"jianfa20:inst146\|74190:inst4\|48~1\"" {  } { { "74190.bdf" "" { Schematic "d:/quartus13.0/quartus/libraries/others/maxplus2/74190.bdf" { { 328 1008 1072 408 "48" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1718325222702 "|text|jianfa20:inst146|74190:inst4|48"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1718325222702 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1718325222885 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1718325223181 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718325223181 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "190 " "Implemented 190 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1718325223412 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1718325223412 ""} { "Info" "ICUT_CUT_TM_LCELLS" "164 " "Implemented 164 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1718325223412 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1718325223412 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4640 " "Peak virtual memory: 4640 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1718325223413 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 14 08:33:43 2024 " "Processing ended: Fri Jun 14 08:33:43 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1718325223413 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1718325223413 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1718325223413 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1718325223413 ""}
