# General

| Property    | Value                                                               |
|-------------|---------------------------------------------------------------------|
| NAME        | 74(LSHC)?193                                                        |
| DATASHEET   | http://www.ti.com/lit/ds/symlink/sn74hc193.pdf                      |
| DESCRIPTION | Synchronous 4-bit up/down counters (dual clock with clear)          |

# Pin definitions

These pin-defintions are valid for the DIP encapsulation.

| Pin |  Name    | Direction |
|-----|----------|-----------|
|  1  |    B     |     I     |
|  2  |   Q_B    |     O     |
|  3  |   Q_A    |     O     |
|  4  |   DOWN   |     I     |
|  5  |    UP    |     I     |
|  6  |   Q_C    |     O     |
|  7  |   Q_D    |     O     |
|  8  |   GND    |     0     |
|  9  |    D     |     I     |
| 10  |    C     |     I     |
| 11  |  ~LOAD   |     I     |
| 12  |   ~CO    |     O     |
| 13  |   ~BO    |     O     |
| 14  |    CLR   |     I     |
| 15  |    A     |     I     |
| 16  |   VCC    |     1     |

# Template

| A | B | C | D   | UP | DOWN |  ~LOAD | CLR   | Q_A | Q_B | Q_C | Q_D | ~CO | ~BO | Description                            |
|---|---|---|-----|----|------|--------|-------|-----|-----|-----|-----|-----|-----|----------------------------------------|
| 0 | 0 | 0 | 0   | 1  |  1   |    1   |  0    |  x  |  x  |  x  |  x  |  x  |  x  | Initial state; don't care about output |
| 0 | 0 | 0 | 0   | 1  |  1   |    1   |  1    |  0  |  0  |  0  |  0  |  1  |  1  | After CLR we should be at 0            |
| 0 | 0 | 0 | 0   | 1  |  1   |    1   |  0    |  0  |  0  |  0  |  0  |  1  |  1  | CLR lowered, should still be at 0      |
| 0 | 0 | 0 | 0   | 0  |  1   |    1   |  0    |  0  |  0  |  0  |  0  |  1  |  1  | Cycle counting UP                      |
| 0 | 0 | 0 | 0   | 1  |  1   |    1   |  0    |  1  |  0  |  0  |  0  |  1  |  1  | Q[A-D] should equal ONE after UP       |
| 0 | 0 | 0 | 0   | 0  |  1   |    1   |  0    |  1  |  0  |  0  |  0  |  1  |  1  | Cycle counting UP                      |
| 0 | 0 | 0 | 0   | 1  |  1   |    1   |  0    |  0  |  1  |  0  |  0  |  1  |  1  | Q[A-D] should equal TWO after UP       |
| 0 | 1 | 1 | 1   | 1  |  1   |    0   |  0    |  0  |  1  |  1  |  1  |  1  |  1  | Loading 0xE should output 0xE          |
| 0 | 1 | 1 | 1   | 1  |  1   |    1   |  0    |  0  |  1  |  1  |  1  |  1  |  1  | Finish loading cycle                   |
| 0 | 0 | 0 | 0   | 1  |  1   |    1   |  0    |  0  |  1  |  1  |  1  |  1  |  1  | Post-load, value should be retained    |
| 0 | 0 | 0 | 0   | 1  |  0   |    1   |  0    |  0  |  1  |  1  |  1  |  1  |  1  | Cycle counting DOWN                    |
| 0 | 0 | 0 | 0   | 1  |  1   |    1   |  0    |  1  |  0  |  1  |  1  |  1  |  1  | Q[A-D] should now be 0xD               |
| 0 | 0 | 0 | 0   | 0  |  1   |    1   |  0    |  1  |  0  |  1  |  1  |  1  |  1  | Cycle counting UP                      |
| 0 | 0 | 0 | 0   | 1  |  1   |    1   |  0    |  0  |  1  |  1  |  1  |  1  |  1  | Q[A-D] should now be 0xE               |
| 0 | 0 | 0 | 0   | 0  |  1   |    1   |  0    |  0  |  1  |  1  |  1  |  1  |  1  | Cycle counting UP                      |
| 0 | 0 | 0 | 0   | 1  |  1   |    1   |  0    |  1  |  1  |  1  |  1  |  1  |  1  | Q[A-D] should now be 0xF               |
| 0 | 0 | 0 | 0   | 0  |  1   |    1   |  0    |  1  |  1  |  1  |  1  |  0  |  1  | Cycle counting UP with overflow.       |
| 0 | 0 | 0 | 0   | 1  |  1   |    1   |  0    |  0  |  0  |  0  |  0  |  1  |  1  | Q[A-D] should now be 0x0               |
| 0 | 0 | 0 | 0   | 1  |  0   |    1   |  0    |  0  |  0  |  0  |  0  |  1  |  0  | Cycle counting DOWN with borrow.       |
| 0 | 0 | 0 | 0   | 1  |  1   |    1   |  0    |  1  |  1  |  1  |  1  |  1  |  1  | Q[A-D] should now be 0xF               |
