#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x6170633fed00 .scope module, "RISC_V_Single_Cycle" "RISC_V_Single_Cycle" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
v0x617063467df0_0 .net "ALUOp", 2 0, v0x6170633ff3b0_0;  1 drivers
v0x617063467f60_0 .net "ALUSrc", 0 0, v0x6170633ff4b0_0;  1 drivers
v0x617063468020_0 .net "ALU_result", 31 0, v0x617063463a70_0;  1 drivers
v0x617063468150_0 .net "Branch", 0 0, v0x617063460e90_0;  1 drivers
v0x6170634681f0_0 .net "MemRead", 0 0, v0x617063461060_0;  1 drivers
v0x617063468290_0 .net "MemWrite", 0 0, v0x617063461120_0;  1 drivers
v0x617063468330_0 .net "MemtoReg", 0 0, v0x6170634611e0_0;  1 drivers
v0x6170634683d0_0 .net "PC", 31 0, L_0x6170634793b0;  1 drivers
v0x617063468470_0 .net "RegWrite", 0 0, v0x6170634612a0_0;  1 drivers
v0x6170634685a0_0 .net "branch_taken", 0 0, L_0x61706347a970;  1 drivers
v0x617063468690_0 .net "branch_target", 31 0, L_0x61706347a220;  1 drivers
o0x7e6e792b8618 .functor BUFZ 1, C4<z>; HiZ drive
v0x6170634687a0_0 .net "clk", 0 0, o0x7e6e792b8618;  0 drivers
v0x617063468840_0 .net "imm", 31 0, v0x617063461770_0;  1 drivers
v0x617063468900_0 .net "instr", 31 0, L_0x617063469290;  1 drivers
v0x6170634689c0_0 .net "mem_read_data", 31 0, L_0x61706347af70;  1 drivers
v0x617063468ad0_0 .net "read_data1", 31 0, L_0x617063479970;  1 drivers
v0x617063468b90_0 .net "read_data2", 31 0, L_0x617063479d80;  1 drivers
v0x617063468d60_0 .net "reg_write_data", 31 0, L_0x61706347b0a0;  1 drivers
o0x7e6e792b8708 .functor BUFZ 1, C4<z>; HiZ drive
v0x617063468e70_0 .net "reset", 0 0, o0x7e6e792b8708;  0 drivers
L_0x61706347ab00 .part L_0x617063469290, 12, 3;
S_0x617063445f90 .scope module, "decode" "Decode" 2 33, 3 1 0, S_0x6170633fed00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "instr";
    .port_info 3 /INPUT 32 "reg_write_data";
    .port_info 4 /INPUT 1 "RegWrite";
    .port_info 5 /OUTPUT 32 "read_data1";
    .port_info 6 /OUTPUT 32 "read_data2";
    .port_info 7 /OUTPUT 32 "imm";
    .port_info 8 /OUTPUT 3 "ALUOp";
    .port_info 9 /OUTPUT 1 "MemRead";
    .port_info 10 /OUTPUT 1 "MemWrite";
    .port_info 11 /OUTPUT 1 "ALUSrc";
    .port_info 12 /OUTPUT 1 "Branch";
    .port_info 13 /OUTPUT 1 "MemtoReg";
L_0x617063479970 .functor BUFZ 32, L_0x6170634796a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x617063479d80 .functor BUFZ 32, L_0x617063479a70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x6170634619b0_0 .net "ALUOp", 2 0, v0x6170633ff3b0_0;  alias, 1 drivers
v0x617063461a70_0 .net "ALUSrc", 0 0, v0x6170633ff4b0_0;  alias, 1 drivers
v0x617063461b10_0 .net "AUIPC", 0 0, v0x617063460df0_0;  1 drivers
v0x617063461bb0_0 .net "Branch", 0 0, v0x617063460e90_0;  alias, 1 drivers
v0x617063461c50_0 .net "Jump", 0 0, v0x617063460f50_0;  1 drivers
v0x617063461d40_0 .net "MemRead", 0 0, v0x617063461060_0;  alias, 1 drivers
v0x617063461e10_0 .net "MemWrite", 0 0, v0x617063461120_0;  alias, 1 drivers
v0x617063461ee0_0 .net "MemtoReg", 0 0, v0x6170634611e0_0;  alias, 1 drivers
v0x617063461fb0_0 .net "RegWrite", 0 0, v0x6170634612a0_0;  alias, 1 drivers
v0x617063462080_0 .net *"_ivl_12", 31 0, L_0x617063479a70;  1 drivers
v0x617063462120_0 .net *"_ivl_15", 4 0, L_0x617063479b10;  1 drivers
v0x6170634621c0_0 .net *"_ivl_16", 6 0, L_0x617063479bf0;  1 drivers
L_0x7e6e7926f0f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x617063462260_0 .net *"_ivl_19", 1 0, L_0x7e6e7926f0f0;  1 drivers
v0x617063462300_0 .net *"_ivl_2", 31 0, L_0x6170634796a0;  1 drivers
v0x6170634623a0_0 .net *"_ivl_5", 4 0, L_0x617063479740;  1 drivers
v0x617063462480_0 .net *"_ivl_6", 6 0, L_0x6170634797e0;  1 drivers
L_0x7e6e7926f0a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x617063462560_0 .net *"_ivl_9", 1 0, L_0x7e6e7926f0a8;  1 drivers
v0x617063462750_0 .net "clk", 0 0, o0x7e6e792b8618;  alias, 0 drivers
v0x617063462810_0 .var/i "i", 31 0;
v0x6170634628f0_0 .net "imm", 31 0, v0x617063461770_0;  alias, 1 drivers
v0x6170634629e0_0 .net "instr", 31 0, L_0x617063469290;  alias, 1 drivers
v0x617063462ab0_0 .net "opcode", 6 0, L_0x6170634795b0;  1 drivers
v0x617063462b80_0 .net "read_data1", 31 0, L_0x617063479970;  alias, 1 drivers
v0x617063462c40_0 .net "read_data2", 31 0, L_0x617063479d80;  alias, 1 drivers
v0x617063462d20 .array "reg_file", 0 31, 31 0;
v0x617063462de0_0 .net "reg_write_data", 31 0, L_0x61706347b0a0;  alias, 1 drivers
v0x617063462ec0_0 .net "rst", 0 0, o0x7e6e792b8708;  alias, 0 drivers
E_0x6170634103b0 .event posedge, v0x617063462ec0_0, v0x617063462750_0;
L_0x6170634795b0 .part L_0x617063469290, 0, 7;
L_0x6170634796a0 .array/port v0x617063462d20, L_0x6170634797e0;
L_0x617063479740 .part L_0x617063469290, 15, 5;
L_0x6170634797e0 .concat [ 5 2 0 0], L_0x617063479740, L_0x7e6e7926f0a8;
L_0x617063479a70 .array/port v0x617063462d20, L_0x617063479bf0;
L_0x617063479b10 .part L_0x617063469290, 20, 5;
L_0x617063479bf0 .concat [ 5 2 0 0], L_0x617063479b10, L_0x7e6e7926f0f0;
S_0x6170633fe730 .scope module, "ctrl" "ControlUnit" 3 24, 4 1 0, S_0x617063445f90;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /OUTPUT 3 "ALUOp";
    .port_info 2 /OUTPUT 1 "RegWrite";
    .port_info 3 /OUTPUT 1 "MemRead";
    .port_info 4 /OUTPUT 1 "MemWrite";
    .port_info 5 /OUTPUT 1 "ALUSrc";
    .port_info 6 /OUTPUT 1 "Branch";
    .port_info 7 /OUTPUT 1 "MemtoReg";
    .port_info 8 /OUTPUT 1 "Jump";
    .port_info 9 /OUTPUT 1 "AUIPC";
v0x6170633ff3b0_0 .var "ALUOp", 2 0;
v0x6170633ff4b0_0 .var "ALUSrc", 0 0;
v0x617063460df0_0 .var "AUIPC", 0 0;
v0x617063460e90_0 .var "Branch", 0 0;
v0x617063460f50_0 .var "Jump", 0 0;
v0x617063461060_0 .var "MemRead", 0 0;
v0x617063461120_0 .var "MemWrite", 0 0;
v0x6170634611e0_0 .var "MemtoReg", 0 0;
v0x6170634612a0_0 .var "RegWrite", 0 0;
v0x617063461360_0 .net "opcode", 6 0, L_0x6170634795b0;  alias, 1 drivers
E_0x6170633eeaf0 .event edge, v0x617063461360_0;
S_0x617063461580 .scope module, "imm_gen" "ImmGen" 3 39, 5 1 0, S_0x617063445f90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /OUTPUT 32 "imm";
v0x617063461770_0 .var "imm", 31 0;
v0x617063461870_0 .net "instr", 31 0, L_0x617063469290;  alias, 1 drivers
E_0x617063446690 .event edge, v0x617063461870_0;
S_0x6170634631c0 .scope module, "execute" "Execute" 2 50, 6 1 0, S_0x6170633fed00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PC";
    .port_info 1 /INPUT 32 "read_data1";
    .port_info 2 /INPUT 32 "read_data2";
    .port_info 3 /INPUT 32 "imm";
    .port_info 4 /INPUT 3 "ALUOp";
    .port_info 5 /INPUT 1 "ALUSrc";
    .port_info 6 /INPUT 1 "Branch";
    .port_info 7 /INPUT 3 "funct3";
    .port_info 8 /OUTPUT 32 "ALU_result";
    .port_info 9 /OUTPUT 1 "branch_taken";
    .port_info 10 /OUTPUT 32 "branch_target";
L_0x61706347a2c0 .functor AND 1, L_0x61706347a450, L_0x61706347a130, C4<1>, C4<1>;
L_0x61706347a7a0 .functor AND 1, L_0x61706347a540, L_0x61706347a630, C4<1>, C4<1>;
L_0x61706347a860 .functor OR 1, L_0x61706347a2c0, L_0x61706347a7a0, C4<0>, C4<0>;
L_0x61706347a970 .functor AND 1, v0x617063460e90_0, L_0x61706347a860, C4<1>, C4<1>;
v0x6170634643b0_0 .net "ALUOp", 2 0, v0x6170633ff3b0_0;  alias, 1 drivers
v0x617063464490_0 .net "ALUSrc", 0 0, v0x6170633ff4b0_0;  alias, 1 drivers
v0x6170634645a0_0 .net "ALU_result", 31 0, v0x617063463a70_0;  alias, 1 drivers
v0x617063464640_0 .net "Branch", 0 0, v0x617063460e90_0;  alias, 1 drivers
v0x617063464730_0 .net "PC", 31 0, L_0x6170634793b0;  alias, 1 drivers
v0x617063464820_0 .net *"_ivl_10", 0 0, L_0x61706347a2c0;  1 drivers
L_0x7e6e7926f1c8 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x617063464900_0 .net/2u *"_ivl_12", 2 0, L_0x7e6e7926f1c8;  1 drivers
v0x6170634649e0_0 .net *"_ivl_14", 0 0, L_0x61706347a540;  1 drivers
v0x617063464aa0_0 .net *"_ivl_17", 0 0, L_0x61706347a630;  1 drivers
v0x617063464b60_0 .net *"_ivl_18", 0 0, L_0x61706347a7a0;  1 drivers
v0x617063464c40_0 .net *"_ivl_20", 0 0, L_0x61706347a860;  1 drivers
L_0x7e6e7926f180 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x617063464d20_0 .net/2u *"_ivl_6", 2 0, L_0x7e6e7926f180;  1 drivers
v0x617063464e00_0 .net *"_ivl_8", 0 0, L_0x61706347a450;  1 drivers
v0x617063464ec0_0 .net "alu_control", 3 0, v0x617063464090_0;  1 drivers
v0x617063464f80_0 .net "branch_taken", 0 0, L_0x61706347a970;  alias, 1 drivers
v0x617063465040_0 .net "branch_target", 31 0, L_0x61706347a220;  alias, 1 drivers
v0x617063465120_0 .net "funct3", 2 0, L_0x61706347ab00;  1 drivers
v0x6170634652f0_0 .net "imm", 31 0, v0x617063461770_0;  alias, 1 drivers
v0x6170634653e0_0 .net "operand2", 31 0, L_0x617063479e80;  1 drivers
v0x6170634654a0_0 .net "read_data1", 31 0, L_0x617063479970;  alias, 1 drivers
v0x617063465590_0 .net "read_data2", 31 0, L_0x617063479d80;  alias, 1 drivers
v0x617063465650_0 .net "zero", 0 0, L_0x61706347a130;  1 drivers
L_0x617063479e80 .functor MUXZ 32, L_0x617063479d80, v0x617063461770_0, v0x6170633ff4b0_0, C4<>;
L_0x61706347a090 .part v0x617063461770_0, 25, 7;
L_0x61706347a220 .arith/sum 32, L_0x6170634793b0, v0x617063461770_0;
L_0x61706347a450 .cmp/eq 3, L_0x61706347ab00, L_0x7e6e7926f180;
L_0x61706347a540 .cmp/eq 3, L_0x61706347ab00, L_0x7e6e7926f1c8;
L_0x61706347a630 .reduce/nor L_0x61706347a130;
S_0x617063463480 .scope module, "alu" "ALU" 6 27, 7 1 0, S_0x6170634631c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 4 "alu_control";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
L_0x7e6e7926f138 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6170634636d0_0 .net/2u *"_ivl_0", 31 0, L_0x7e6e7926f138;  1 drivers
v0x6170634637d0_0 .net "a", 31 0, L_0x617063479970;  alias, 1 drivers
v0x6170634638c0_0 .net "alu_control", 3 0, v0x617063464090_0;  alias, 1 drivers
v0x617063463990_0 .net "b", 31 0, L_0x617063479e80;  alias, 1 drivers
v0x617063463a70_0 .var "result", 31 0;
v0x617063463ba0_0 .net "zero", 0 0, L_0x61706347a130;  alias, 1 drivers
E_0x617063446940 .event edge, v0x6170634638c0_0, v0x617063462b80_0, v0x617063463990_0;
L_0x61706347a130 .cmp/eq 32, v0x617063463a70_0, L_0x7e6e7926f138;
S_0x617063463d00 .scope module, "alu_ctrl" "ALUControl" 6 19, 8 1 0, S_0x6170634631c0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "ALUOp";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 7 "funct7";
    .port_info 3 /OUTPUT 4 "ALU_control";
v0x617063463f60_0 .net "ALUOp", 2 0, v0x6170633ff3b0_0;  alias, 1 drivers
v0x617063464090_0 .var "ALU_control", 3 0;
v0x617063464150_0 .net "funct3", 2 0, L_0x61706347ab00;  alias, 1 drivers
v0x617063464220_0 .net "funct7", 6 0, L_0x61706347a090;  1 drivers
E_0x617063463f00 .event edge, v0x6170633ff3b0_0, v0x617063464150_0, v0x617063464220_0;
S_0x617063465870 .scope module, "fetch" "Fetch" 2 24, 9 1 0, S_0x6170633fed00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "PCSrc";
    .port_info 3 /INPUT 32 "branch_target";
    .port_info 4 /OUTPUT 32 "PC";
    .port_info 5 /OUTPUT 32 "instr";
L_0x617063469290 .functor BUFZ 32, L_0x617063468fc0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x6170634793b0 .functor BUFZ 32, v0x617063465cf0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x617063465b30_0 .net "PC", 31 0, L_0x6170634793b0;  alias, 1 drivers
v0x617063465c20_0 .net "PCSrc", 0 0, L_0x61706347a970;  alias, 1 drivers
v0x617063465cf0_0 .var "PC_reg", 31 0;
v0x617063465dc0_0 .net *"_ivl_0", 31 0, L_0x617063468fc0;  1 drivers
L_0x7e6e7926f060 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x617063465e80_0 .net/2u *"_ivl_10", 31 0, L_0x7e6e7926f060;  1 drivers
v0x617063465fb0_0 .net *"_ivl_12", 31 0, L_0x617063479310;  1 drivers
v0x617063466090_0 .net *"_ivl_2", 31 0, L_0x617063469100;  1 drivers
v0x617063466170_0 .net *"_ivl_4", 29 0, L_0x617063469060;  1 drivers
L_0x7e6e7926f018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x617063466250_0 .net *"_ivl_6", 1 0, L_0x7e6e7926f018;  1 drivers
v0x617063466330_0 .net "branch_target", 31 0, L_0x61706347a220;  alias, 1 drivers
v0x6170634663f0_0 .net "clk", 0 0, o0x7e6e792b8618;  alias, 0 drivers
v0x6170634664c0_0 .net "instr", 31 0, L_0x617063469290;  alias, 1 drivers
v0x617063466560 .array "instr_mem", 1023 0, 31 0;
v0x617063466600_0 .net "next_PC", 31 0, L_0x6170634794c0;  1 drivers
v0x6170634666e0_0 .net "reset", 0 0, o0x7e6e792b8708;  alias, 0 drivers
L_0x617063468fc0 .array/port v0x617063466560, L_0x617063469100;
L_0x617063469060 .part v0x617063465cf0_0, 2, 30;
L_0x617063469100 .concat [ 30 2 0 0], L_0x617063469060, L_0x7e6e7926f018;
L_0x617063479310 .arith/sum 32, v0x617063465cf0_0, L_0x7e6e7926f060;
L_0x6170634794c0 .functor MUXZ 32, L_0x617063479310, L_0x61706347a220, L_0x61706347a970, C4<>;
S_0x617063466860 .scope module, "memory" "Memory" 2 64, 10 1 0, S_0x6170633fed00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "address";
    .port_info 2 /INPUT 32 "write_data";
    .port_info 3 /INPUT 1 "MemRead";
    .port_info 4 /INPUT 1 "MemWrite";
    .port_info 5 /OUTPUT 32 "read_data";
v0x617063466b60_0 .net "MemRead", 0 0, v0x617063461060_0;  alias, 1 drivers
v0x617063466c70_0 .net "MemWrite", 0 0, v0x617063461120_0;  alias, 1 drivers
v0x617063466d80_0 .net *"_ivl_0", 31 0, L_0x61706347ad40;  1 drivers
v0x617063466e20_0 .net *"_ivl_2", 31 0, L_0x61706347ae80;  1 drivers
v0x617063466f00_0 .net *"_ivl_4", 29 0, L_0x61706347ade0;  1 drivers
L_0x7e6e7926f210 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x617063467030_0 .net *"_ivl_6", 1 0, L_0x7e6e7926f210;  1 drivers
L_0x7e6e7926f258 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x617063467110_0 .net/2u *"_ivl_8", 31 0, L_0x7e6e7926f258;  1 drivers
v0x6170634671f0_0 .net "address", 31 0, v0x617063463a70_0;  alias, 1 drivers
v0x617063467300_0 .net "clk", 0 0, o0x7e6e792b8618;  alias, 0 drivers
v0x617063467430 .array "data_mem", 1023 0, 31 0;
v0x6170634674f0_0 .net "read_data", 31 0, L_0x61706347af70;  alias, 1 drivers
v0x6170634675d0_0 .net "write_data", 31 0, L_0x617063479d80;  alias, 1 drivers
E_0x617063466ae0 .event posedge, v0x617063462750_0;
L_0x61706347ad40 .array/port v0x617063467430, L_0x61706347ae80;
L_0x61706347ade0 .part v0x617063463a70_0, 2, 30;
L_0x61706347ae80 .concat [ 30 2 0 0], L_0x61706347ade0, L_0x7e6e7926f210;
L_0x61706347af70 .functor MUXZ 32, L_0x7e6e7926f258, L_0x61706347ad40, v0x617063461060_0, C4<>;
S_0x6170634677e0 .scope module, "writeback" "WriteBack" 2 73, 11 1 0, S_0x6170633fed00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ALU_result";
    .port_info 1 /INPUT 32 "mem_read_data";
    .port_info 2 /INPUT 1 "MemtoReg";
    .port_info 3 /OUTPUT 32 "reg_write_data";
v0x617063467a80_0 .net "ALU_result", 31 0, v0x617063463a70_0;  alias, 1 drivers
v0x617063467b60_0 .net "MemtoReg", 0 0, v0x6170634611e0_0;  alias, 1 drivers
v0x617063467c70_0 .net "mem_read_data", 31 0, L_0x61706347af70;  alias, 1 drivers
v0x617063467d10_0 .net "reg_write_data", 31 0, L_0x61706347b0a0;  alias, 1 drivers
L_0x61706347b0a0 .functor MUXZ 32, v0x617063463a70_0, L_0x61706347af70, v0x6170634611e0_0, C4<>;
    .scope S_0x617063465870;
T_0 ;
    %wait E_0x6170634103b0;
    %load/vec4 v0x6170634666e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x617063465cf0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x617063466600_0;
    %assign/vec4 v0x617063465cf0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x6170633fe730;
T_1 ;
    %wait E_0x6170633eeaf0;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x6170633ff3b0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6170634612a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x617063461060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x617063461120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6170633ff4b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x617063460e90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6170634611e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x617063460f50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x617063460df0_0, 0, 1;
    %load/vec4 v0x617063461360_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %jmp T_1.9;
T_1.0 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x6170633ff3b0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6170634612a0_0, 0, 1;
    %jmp T_1.9;
T_1.1 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x6170633ff3b0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6170634612a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6170633ff4b0_0, 0, 1;
    %jmp T_1.9;
T_1.2 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x6170633ff3b0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6170634612a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6170633ff4b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x617063461060_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6170634611e0_0, 0, 1;
    %jmp T_1.9;
T_1.3 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x6170633ff3b0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6170633ff4b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x617063461120_0, 0, 1;
    %jmp T_1.9;
T_1.4 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x6170633ff3b0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x617063460e90_0, 0, 1;
    %jmp T_1.9;
T_1.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x617063460f50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6170634612a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6170633ff4b0_0, 0, 1;
    %jmp T_1.9;
T_1.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x617063460f50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6170634612a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6170633ff4b0_0, 0, 1;
    %jmp T_1.9;
T_1.7 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x6170633ff3b0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6170634612a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6170633ff4b0_0, 0, 1;
    %jmp T_1.9;
T_1.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x617063460df0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6170634612a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6170633ff4b0_0, 0, 1;
    %jmp T_1.9;
T_1.9 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x617063461580;
T_2 ;
    %wait E_0x617063446690;
    %load/vec4 v0x617063461870_0;
    %parti/s 7, 0, 2;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x617063461770_0, 0, 32;
    %jmp T_2.8;
T_2.0 ;
    %load/vec4 v0x617063461870_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x617063461870_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x617063461770_0, 0, 32;
    %jmp T_2.8;
T_2.1 ;
    %load/vec4 v0x617063461870_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x617063461870_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x617063461770_0, 0, 32;
    %jmp T_2.8;
T_2.2 ;
    %load/vec4 v0x617063461870_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x617063461870_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x617063461870_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x617063461770_0, 0, 32;
    %jmp T_2.8;
T_2.3 ;
    %load/vec4 v0x617063461870_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x617063461870_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x617063461870_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x617063461870_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x617063461770_0, 0, 32;
    %jmp T_2.8;
T_2.4 ;
    %load/vec4 v0x617063461870_0;
    %parti/s 1, 31, 6;
    %replicate 12;
    %load/vec4 v0x617063461870_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x617063461870_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x617063461870_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x617063461770_0, 0, 32;
    %jmp T_2.8;
T_2.5 ;
    %load/vec4 v0x617063461870_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0x617063461770_0, 0, 32;
    %jmp T_2.8;
T_2.6 ;
    %load/vec4 v0x617063461870_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0x617063461770_0, 0, 32;
    %jmp T_2.8;
T_2.8 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x617063445f90;
T_3 ;
    %wait E_0x6170634103b0;
    %load/vec4 v0x617063462ec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x617063462810_0, 0, 32;
T_3.2 ;
    %load/vec4 v0x617063462810_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x617063462810_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x617063462d20, 0, 4;
    %load/vec4 v0x617063462810_0;
    %addi 1, 0, 32;
    %store/vec4 v0x617063462810_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x617063461fb0_0;
    %load/vec4 v0x6170634629e0_0;
    %parti/s 5, 7, 4;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0x617063462de0_0;
    %load/vec4 v0x6170634629e0_0;
    %parti/s 5, 7, 4;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x617063462d20, 0, 4;
T_3.4 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x617063463d00;
T_4 ;
    %wait E_0x617063463f00;
    %load/vec4 v0x617063463f60_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x617063464090_0, 0, 4;
    %jmp T_4.5;
T_4.0 ;
    %load/vec4 v0x617063464150_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x617063464090_0, 0, 4;
    %jmp T_4.15;
T_4.6 ;
    %load/vec4 v0x617063464220_0;
    %parti/s 1, 5, 4;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_4.16, 8;
    %pushi/vec4 2, 0, 4;
    %jmp/1 T_4.17, 8;
T_4.16 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_4.17, 8;
 ; End of false expr.
    %blend;
T_4.17;
    %store/vec4 v0x617063464090_0, 0, 4;
    %jmp T_4.15;
T_4.7 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x617063464090_0, 0, 4;
    %jmp T_4.15;
T_4.8 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x617063464090_0, 0, 4;
    %jmp T_4.15;
T_4.9 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x617063464090_0, 0, 4;
    %jmp T_4.15;
T_4.10 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x617063464090_0, 0, 4;
    %jmp T_4.15;
T_4.11 ;
    %load/vec4 v0x617063464220_0;
    %parti/s 1, 5, 4;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_4.18, 8;
    %pushi/vec4 13, 0, 4;
    %jmp/1 T_4.19, 8;
T_4.18 ; End of true expr.
    %pushi/vec4 5, 0, 4;
    %jmp/0 T_4.19, 8;
 ; End of false expr.
    %blend;
T_4.19;
    %store/vec4 v0x617063464090_0, 0, 4;
    %jmp T_4.15;
T_4.12 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x617063464090_0, 0, 4;
    %jmp T_4.15;
T_4.13 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x617063464090_0, 0, 4;
    %jmp T_4.15;
T_4.15 ;
    %pop/vec4 1;
    %jmp T_4.5;
T_4.1 ;
    %load/vec4 v0x617063464150_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.20, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.21, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.22, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.23, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.24, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.25, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.26, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.27, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x617063464090_0, 0, 4;
    %jmp T_4.29;
T_4.20 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x617063464090_0, 0, 4;
    %jmp T_4.29;
T_4.21 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x617063464090_0, 0, 4;
    %jmp T_4.29;
T_4.22 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x617063464090_0, 0, 4;
    %jmp T_4.29;
T_4.23 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x617063464090_0, 0, 4;
    %jmp T_4.29;
T_4.24 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x617063464090_0, 0, 4;
    %jmp T_4.29;
T_4.25 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x617063464090_0, 0, 4;
    %jmp T_4.29;
T_4.26 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x617063464090_0, 0, 4;
    %jmp T_4.29;
T_4.27 ;
    %load/vec4 v0x617063464220_0;
    %parti/s 1, 5, 4;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_4.30, 8;
    %pushi/vec4 13, 0, 4;
    %jmp/1 T_4.31, 8;
T_4.30 ; End of true expr.
    %pushi/vec4 5, 0, 4;
    %jmp/0 T_4.31, 8;
 ; End of false expr.
    %blend;
T_4.31;
    %store/vec4 v0x617063464090_0, 0, 4;
    %jmp T_4.29;
T_4.29 ;
    %pop/vec4 1;
    %jmp T_4.5;
T_4.2 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x617063464090_0, 0, 4;
    %jmp T_4.5;
T_4.3 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x617063464090_0, 0, 4;
    %jmp T_4.5;
T_4.5 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x617063463480;
T_5 ;
    %wait E_0x617063446940;
    %load/vec4 v0x6170634638c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x617063463a70_0, 0, 32;
    %jmp T_5.11;
T_5.0 ;
    %load/vec4 v0x6170634637d0_0;
    %load/vec4 v0x617063463990_0;
    %add;
    %store/vec4 v0x617063463a70_0, 0, 32;
    %jmp T_5.11;
T_5.1 ;
    %load/vec4 v0x6170634637d0_0;
    %load/vec4 v0x617063463990_0;
    %sub;
    %store/vec4 v0x617063463a70_0, 0, 32;
    %jmp T_5.11;
T_5.2 ;
    %load/vec4 v0x6170634637d0_0;
    %load/vec4 v0x617063463990_0;
    %or;
    %store/vec4 v0x617063463a70_0, 0, 32;
    %jmp T_5.11;
T_5.3 ;
    %load/vec4 v0x6170634637d0_0;
    %load/vec4 v0x617063463990_0;
    %and;
    %store/vec4 v0x617063463a70_0, 0, 32;
    %jmp T_5.11;
T_5.4 ;
    %load/vec4 v0x6170634637d0_0;
    %load/vec4 v0x617063463990_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x617063463a70_0, 0, 32;
    %jmp T_5.11;
T_5.5 ;
    %load/vec4 v0x6170634637d0_0;
    %load/vec4 v0x617063463990_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x617063463a70_0, 0, 32;
    %jmp T_5.11;
T_5.6 ;
    %load/vec4 v0x6170634637d0_0;
    %load/vec4 v0x617063463990_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x617063463a70_0, 0, 32;
    %jmp T_5.11;
T_5.7 ;
    %load/vec4 v0x6170634637d0_0;
    %load/vec4 v0x617063463990_0;
    %xor;
    %store/vec4 v0x617063463a70_0, 0, 32;
    %jmp T_5.11;
T_5.8 ;
    %load/vec4 v0x6170634637d0_0;
    %load/vec4 v0x617063463990_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_5.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_5.13, 8;
T_5.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_5.13, 8;
 ; End of false expr.
    %blend;
T_5.13;
    %store/vec4 v0x617063463a70_0, 0, 32;
    %jmp T_5.11;
T_5.9 ;
    %load/vec4 v0x6170634637d0_0;
    %load/vec4 v0x617063463990_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_5.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_5.15, 8;
T_5.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_5.15, 8;
 ; End of false expr.
    %blend;
T_5.15;
    %store/vec4 v0x617063463a70_0, 0, 32;
    %jmp T_5.11;
T_5.11 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x617063466860;
T_6 ;
    %wait E_0x617063466ae0;
    %load/vec4 v0x617063466c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x6170634675d0_0;
    %load/vec4 v0x6170634671f0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x617063467430, 0, 4;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "riscv.v";
    "./decode_module.v";
    "./control_module.v";
    "./immgen_module.v";
    "./execution_module.v";
    "./alu_module.v";
    "./alu_control_module.v";
    "./fetch_module.v";
    "./memory_stage_module.v";
    "./write_back_module.v";
