//===- Wire2Node.cpp - topo sort and convert wires to nodes -----*- C++ -*-===//
//
// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.
// See https://llvm.org/LICENSE.txt for license information.
// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
//
//===----------------------------------------------------------------------===//
//
//
//
//===----------------------------------------------------------------------===//

#include "PassDetails.h"
#include "circt/Dialect/FIRRTL/AnnotationDetails.h"
#include "circt/Dialect/FIRRTL/FIRRTLAttributes.h"
#include "circt/Dialect/FIRRTL/FIRRTLFieldSource.h"
#include "circt/Dialect/FIRRTL/FIRRTLOps.h"
#include "circt/Dialect/FIRRTL/FIRRTLTypes.h"
#include "circt/Dialect/FIRRTL/FIRRTLUtils.h"
#include "circt/Dialect/FIRRTL/FIRRTLVisitors.h"
#include "circt/Dialect/FIRRTL/Passes.h"
#include "mlir/Pass/Pass.h"
#include "llvm/ADT/STLExtras.h"
#include "llvm/ADT/SmallSet.h"

using namespace circt;
using namespace firrtl;

#define DEBUG_TYPE "Wire2Node"

// Read Op -> List of writers
void computeRWDeps(Block *block, FieldSource &sources,
                   DenseMap<Operation *, Operation *> &deps,
                   DenseSet<WireOp> &candidates,
                   DenseSet<Operation *> &unscheduledOps) {
  DenseMap<WireOp, llvm::SmallSet<Operation *, 8>> readers;
  DenseMap<WireOp, Operation *> writer;
    auto ops = block->back().hasTrait<OpTrait::IsTerminator>()
                 ? block->without_terminator()
                 : *block;

  for (Operation &op : ops) {
    unscheduledOps.insert(&op);
    if (isa<StrictConnectOp, ConnectOp>(&op)) {
      const auto *dstnode = sources.nodeForValue(op.getOperand(0));
      // We only care about wires
      if (dstnode)
        if (WireOp wire = dstnode->src.getDefiningOp<WireOp>()) {
          auto w = writer.find(wire);
          if (w == writer.end())
            writer[wire] = &op;
          else // keep track of multi-writers with a sentinel
            writer[wire] = nullptr;
        }
      const auto *srcnode = sources.nodeForValue(op.getOperand(1));
      // We only care about wires
      if (srcnode)
        if (WireOp wire = srcnode->src.getDefiningOp<WireOp>())
          readers[wire].insert(&op);
    } else {
      assert(!op.getBlock());
      for (auto operand : op.getOperands()) {
        const auto *node = sources.nodeForValue(operand);
        if (node)
          if (WireOp wire = node->src.getDefiningOp<WireOp>())
            readers[wire].insert(&op);
      }
    }
  }
  for (auto vrp : readers) {
    // We can only handle a single writer to the destination
    auto vwp = writer.find(vrp.first);
    // No writer or multiple writers are a pass
    if (vwp == writer.end() || !vwp->second)
      continue;

    candidates.insert(vrp.first);
    for (auto reader : vrp.second)
      deps[reader] = vwp->second;
  }
  return;
}

/// Return `true` if the given operation is ready to be scheduled.
static bool isOpReadyBase(Operation *op,
                          DenseSet<Operation *> &unscheduledOps) {
  // An operation is ready to be scheduled if all its operands are ready. An
  // operation is ready if:
  const auto isReady = [&](Value value) {
    Operation *parent = value.getDefiningOp();
    // - it is a block argument,
    if (!parent)
      return true;
    // - or it is not defined by an unscheduled op (and also not nested within
    //   an unscheduled op).
    do {
      // Stop traversal when op under examination is reached.
      if (parent == op)
        return true;
      // Stop if we pass the op.
      if (isa<FModuleOp>(parent))
        return true;
      if (unscheduledOps.contains(parent))
        return false;
    } while ((parent = parent->getParentOp()));
    // No unscheduled op found.
    return true;
  };

  // An operation is recursively ready to be scheduled of it and its nested
  // operations are ready.
  WalkResult readyToSchedule = op->walk([&](Operation *nestedOp) {
    return llvm::all_of(nestedOp->getOperands(),
                        [&](Value operand) { return isReady(operand); })
               ? WalkResult::advance()
               : WalkResult::interrupt();
  });
  return !readyToSchedule.wasInterrupted();
}

/// Return `true` if the given operation is ready to be scheduled.
static bool isOpReadyEx(Operation *op, DenseSet<Operation *> &unscheduledOps,
                        FieldSource &sources, DenseSet<Value> &readsSeen) {
  if (!isOpReadyBase(op, unscheduledOps))
    return false;

  LLVM_DEBUG({
    llvm::errs() << "isOpReadyEx R/W : ";
    op->dump();
  });

  // Check Read/Write availabilty
  const auto isReady = [&](Value value) {
    // If operand is a reads of already read values or are simple data-flow,
    // they are ready.
    const auto *node = sources.nodeForValue(value);
    if (!node)
      return true;
    // We only care about wires.  Any other pointer source is always ready.
    auto *destop = node->src.getDefiningOp();
    if (!destop || !isa<WireOp>(destop))
      return true;
    return readsSeen.contains(node->src);
  };

  // Writes don't care about the lhs, only the rhs.
  if (isa<ConnectOp, StrictConnectOp>(op)) {
    LLVM_DEBUG(
        { llvm::errs() << "Ans: " << isReady(op->getOperand(1)) << "\n\n"; });
    return isReady(op->getOperand(1));
  }

  // An operation is recursively ready to be scheduled of it and its nested
  // operations are ready.
  WalkResult readyToSchedule = op->walk([&](Operation *nestedOp) {
    return llvm::all_of(nestedOp->getOperands(),
                        [&](Value operand) { return isReady(operand); })
               ? WalkResult::advance()
               : WalkResult::interrupt();
  });
  LLVM_DEBUG({
    llvm::errs() << "Ans: " << !readyToSchedule.wasInterrupted() << "\n\n";
  });
  return !readyToSchedule.wasInterrupted();
}

static SmallVector<Operation *> sortTopologicallyEx(Block *block,
                                                    FieldSource &sources) {
  if (block->empty())
    return {};
  // The set of operations that have not yet been scheduled.
  DenseSet<Operation *> unscheduledOps;

  // Auxilary dependencies through wires
  DenseMap<Operation *, Operation *> deps;

  // Wires which might be convertable
  DenseSet<WireOp> candidates;

  // Prep the various data structures
  computeRWDeps(block, sources, deps, candidates, unscheduledOps);


  // Track reads
  DenseSet<Value> readsSeen;

    auto ops = block->back().hasTrait<OpTrait::IsTerminator>()
                 ? block->without_terminator()
                 : *block;

  // range to schedule
  Block::iterator nextScheduledOp = ops.begin();
  Block::iterator end = ops.end();

  // Mark all operations as unscheduled which are not wires.  Move wires to the
  // front so they are always available.
  for (Operation &op :
       llvm::make_early_inc_range(llvm::make_range(nextScheduledOp, end))) {
    // Move all wires and instances and memories to the front
    bool isConst = isa<ConstantOp, AggregateConstantOp, SpecialConstantOp>(&op);
    if (isConst || isa<WireOp, InstanceOp, MemOp>(&op)) {
      if (isConst) {
        // Move the iterator forward if we schedule the operation at the front.
        if (&op == &*nextScheduledOp)
          ++nextScheduledOp;
        op.moveBefore(block, block->begin());
      } else {
        op.moveBefore(block, nextScheduledOp);
        // Move the iterator forward if we schedule the operation at the front.
        if (&op == &*nextScheduledOp)
          ++nextScheduledOp;
      }
    } else {
      unscheduledOps.insert(&op);
    }
  }

  // All block arguments are already read.  This way we reduce the checks in
  // isReady.
  for (auto &barg : block->getArguments())
    readsSeen.insert(barg);

  SmallVector<Operation *> nodePoints;
  while (!unscheduledOps.empty()) {
    bool scheduledAtLeastOnce = false;

    // Loop over the ops that are not sorted yet, try to find the ones "ready",
    // i.e. the ones for which there aren't any operand produced by an op in the
    // set, and "schedule" it (move it before the `nextScheduledOp`).
    for (Operation &op :
         llvm::make_early_inc_range(llvm::make_range(nextScheduledOp, end))) {
      if (!isOpReadyEx(&op, unscheduledOps, sources, readsSeen))
        continue;

      // Schedule the operation by moving it to the start.
      unscheduledOps.erase(&op);
      op.moveBefore(block, nextScheduledOp);
      scheduledAtLeastOnce = true;
      if (isa<ConnectOp, StrictConnectOp>(&op)) {
        // writes to fresh wires are convertable
        if (dyn_cast_or_null<WireOp>(op.getOperand(0).getDefiningOp()) &&
            !readsSeen.count(op.getOperand(0)))
          nodePoints.push_back(&op);
        readsSeen.insert(op.getOperand(0)); // writes free up the source
      }
      // Move the iterator forward if we schedule the operation at the front.
      if (&op == &*nextScheduledOp)
        ++nextScheduledOp;
    }
    // If no operations were scheduled, give up and advance the iterator.
    if (!scheduledAtLeastOnce) {
      LLVM_DEBUG({
        llvm::errs() << "Gave up on: ";
        nextScheduledOp->dump();
        llvm::errs() << "\n";
      });
      for (auto operand : nextScheduledOp->getOperands())
        if (const auto *node = sources.nodeForValue(operand))
          if (node->isSrcTransparent())
            readsSeen.insert(node->src);
      unscheduledOps.erase(&*nextScheduledOp);
      ++nextScheduledOp;
    }
  }

  return nodePoints;
}

//===----------------------------------------------------------------------===//
// Pass Infrastructure
//===----------------------------------------------------------------------===//

namespace {
struct WireToNodePass : public WireToNodeBase<WireToNodePass> {
  void runOnOperation() override;
};
} // end anonymous namespace

// This is the main entrypoint for the wire2node pass.
void WireToNodePass::runOnOperation() {
  LLVM_DEBUG(
      { llvm::errs() << "Running on: " << getOperation().getName() << "\n"; });
  auto &fields = getAnalysis<FieldSource>();
  auto mod = getOperation();

  // First sort based on ssa and r/w to locations
  auto replacePoints = sortTopologicallyEx(mod.getBodyBlock(), fields);

  // Replace wires with nodes if dominance works out.
  OpBuilder builder(mod.getContext());
  for (auto *op : replacePoints) {
    auto wire = cast<WireOp>(op->getOperand(0).getDefiningOp());
    builder.setInsertionPointAfter(op);
    auto node = builder.create<NodeOp>(
        wire.getLoc(), wire.getType(), op->getOperand(1), wire.getName(),
        wire.getNameKind(), wire.getAnnotations(),
        wire.getInnerSym() ? *wire.getInnerSym() : nullptr);
    wire.replaceAllUsesWith(node.getResult());
    wire.erase();
    op->erase();
  }
}

/// This is the pass constructor.
std::unique_ptr<mlir::Pass> circt::firrtl::createWireToNodePass() {
  return std::make_unique<WireToNodePass>();
}
