#Build: Fabric Compiler 2022.1, Build 99559, Jul 12 00:20 2022
#Install: Y:\SoftWare\pango\PDS_2022.1\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.22631
#Hostname: Administrator
Generated by Fabric Compiler (version 2022.1 build 99559) at Thu Oct 31 18:33:13 2024
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {mem_dq[0]} LOC=G4 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.45 DDR_TERM_MODE=ON DDR_RES=60 UNUSED=TRUE
Executing : def_port {mem_dq[0]} LOC=G4 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.45 DDR_TERM_MODE=ON DDR_RES=60 UNUSED=TRUE successfully
Executing : def_port {mem_dq[1]} LOC=H4 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.45 DDR_TERM_MODE=ON DDR_RES=60 UNUSED=TRUE
Executing : def_port {mem_dq[1]} LOC=H4 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.45 DDR_TERM_MODE=ON DDR_RES=60 UNUSED=TRUE successfully
Executing : def_port {mem_dq[2]} LOC=M7 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.45 DDR_TERM_MODE=ON DDR_RES=60 UNUSED=TRUE
Executing : def_port {mem_dq[2]} LOC=M7 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.45 DDR_TERM_MODE=ON DDR_RES=60 UNUSED=TRUE successfully
Executing : def_port {mem_dq[3]} LOC=M8 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.45 DDR_TERM_MODE=ON DDR_RES=60 UNUSED=TRUE
Executing : def_port {mem_dq[3]} LOC=M8 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.45 DDR_TERM_MODE=ON DDR_RES=60 UNUSED=TRUE successfully
Executing : def_port {mem_dq[4]} LOC=T1 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.45 DDR_TERM_MODE=ON DDR_RES=60 UNUSED=TRUE
Executing : def_port {mem_dq[4]} LOC=T1 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.45 DDR_TERM_MODE=ON DDR_RES=60 UNUSED=TRUE successfully
Executing : def_port {mem_dq[5]} LOC=T2 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.45 DDR_TERM_MODE=ON DDR_RES=60 UNUSED=TRUE
Executing : def_port {mem_dq[5]} LOC=T2 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.45 DDR_TERM_MODE=ON DDR_RES=60 UNUSED=TRUE successfully
Executing : def_port {mem_dq[6]} LOC=U1 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.45 DDR_TERM_MODE=ON DDR_RES=60 UNUSED=TRUE
Executing : def_port {mem_dq[6]} LOC=U1 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.45 DDR_TERM_MODE=ON DDR_RES=60 UNUSED=TRUE successfully
Executing : def_port {mem_dq[7]} LOC=U3 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.45 DDR_TERM_MODE=ON DDR_RES=60 UNUSED=TRUE
Executing : def_port {mem_dq[7]} LOC=U3 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.45 DDR_TERM_MODE=ON DDR_RES=60 UNUSED=TRUE successfully
Executing : def_port {mem_dq[8]} LOC=L1 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.45 DDR_TERM_MODE=ON DDR_RES=60 UNUSED=TRUE
Executing : def_port {mem_dq[8]} LOC=L1 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.45 DDR_TERM_MODE=ON DDR_RES=60 UNUSED=TRUE successfully
Executing : def_port {mem_dq[9]} LOC=L3 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.45 DDR_TERM_MODE=ON DDR_RES=60 UNUSED=TRUE
Executing : def_port {mem_dq[9]} LOC=L3 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.45 DDR_TERM_MODE=ON DDR_RES=60 UNUSED=TRUE successfully
Executing : def_port {mem_dq[10]} LOC=M1 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.45 DDR_TERM_MODE=ON DDR_RES=60 UNUSED=TRUE
C: ConstraintEditor-2002: [E:/DELL/Desktop/FPGA/FPGA_DevelopKnit/MES50HP_v3/2_Demo/11_ethernet_test/ipcore/ddr_test/pnr/device_map/test_ddr.pcf(line number: 13)] | Port mem_dq[10] has been placed at location M1, whose type is share pin.
Executing : def_port {mem_dq[10]} LOC=M1 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.45 DDR_TERM_MODE=ON DDR_RES=60 UNUSED=TRUE successfully
Executing : def_port {mem_dq[11]} LOC=M2 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.45 DDR_TERM_MODE=ON DDR_RES=60 UNUSED=TRUE
C: ConstraintEditor-2002: [E:/DELL/Desktop/FPGA/FPGA_DevelopKnit/MES50HP_v3/2_Demo/11_ethernet_test/ipcore/ddr_test/pnr/device_map/test_ddr.pcf(line number: 14)] | Port mem_dq[11] has been placed at location M2, whose type is share pin.
Executing : def_port {mem_dq[11]} LOC=M2 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.45 DDR_TERM_MODE=ON DDR_RES=60 UNUSED=TRUE successfully
Executing : def_port {mem_dq[12]} LOC=N4 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.45 DDR_TERM_MODE=ON DDR_RES=60 UNUSED=TRUE
Executing : def_port {mem_dq[12]} LOC=N4 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.45 DDR_TERM_MODE=ON DDR_RES=60 UNUSED=TRUE successfully
Executing : def_port {mem_dq[13]} LOC=P1 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.45 DDR_TERM_MODE=ON DDR_RES=60 UNUSED=TRUE
Executing : def_port {mem_dq[13]} LOC=P1 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.45 DDR_TERM_MODE=ON DDR_RES=60 UNUSED=TRUE successfully
Executing : def_port {mem_dq[14]} LOC=P2 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.45 DDR_TERM_MODE=ON DDR_RES=60 UNUSED=TRUE
Executing : def_port {mem_dq[14]} LOC=P2 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.45 DDR_TERM_MODE=ON DDR_RES=60 UNUSED=TRUE successfully
Executing : def_port {mem_dq[15]} LOC=P3 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.45 DDR_TERM_MODE=ON DDR_RES=60 UNUSED=TRUE
C: ConstraintEditor-2002: [E:/DELL/Desktop/FPGA/FPGA_DevelopKnit/MES50HP_v3/2_Demo/11_ethernet_test/ipcore/ddr_test/pnr/device_map/test_ddr.pcf(line number: 18)] | Port mem_dq[15] has been placed at location P3, whose type is share pin.
Executing : def_port {mem_dq[15]} LOC=P3 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.45 DDR_TERM_MODE=ON DDR_RES=60 UNUSED=TRUE successfully
Executing : def_port {mem_dq[16]} LOC=J1 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.45 DDR_TERM_MODE=ON DDR_RES=60 UNUSED=TRUE
Executing : def_port {mem_dq[16]} LOC=J1 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.45 DDR_TERM_MODE=ON DDR_RES=60 UNUSED=TRUE successfully
Executing : def_port {mem_dq[17]} LOC=J3 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.45 DDR_TERM_MODE=ON DDR_RES=60 UNUSED=TRUE
Executing : def_port {mem_dq[17]} LOC=J3 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.45 DDR_TERM_MODE=ON DDR_RES=60 UNUSED=TRUE successfully
Executing : def_port {mem_dq[18]} LOC=K1 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.45 DDR_TERM_MODE=ON DDR_RES=60 UNUSED=TRUE
Executing : def_port {mem_dq[18]} LOC=K1 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.45 DDR_TERM_MODE=ON DDR_RES=60 UNUSED=TRUE successfully
Executing : def_port {mem_dq[19]} LOC=K2 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.45 DDR_TERM_MODE=ON DDR_RES=60 UNUSED=TRUE
Executing : def_port {mem_dq[19]} LOC=K2 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.45 DDR_TERM_MODE=ON DDR_RES=60 UNUSED=TRUE successfully
Executing : def_port {mem_dq[20]} LOC=K3 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.45 DDR_TERM_MODE=ON DDR_RES=60 UNUSED=TRUE
Executing : def_port {mem_dq[20]} LOC=K3 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.45 DDR_TERM_MODE=ON DDR_RES=60 UNUSED=TRUE successfully
Executing : def_port {mem_dq[21]} LOC=K4 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.45 DDR_TERM_MODE=ON DDR_RES=60 UNUSED=TRUE
Executing : def_port {mem_dq[21]} LOC=K4 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.45 DDR_TERM_MODE=ON DDR_RES=60 UNUSED=TRUE successfully
Executing : def_port {mem_dq[22]} LOC=K5 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.45 DDR_TERM_MODE=ON DDR_RES=60 UNUSED=TRUE
Executing : def_port {mem_dq[22]} LOC=K5 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.45 DDR_TERM_MODE=ON DDR_RES=60 UNUSED=TRUE successfully
Executing : def_port {mem_dq[23]} LOC=K6 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.45 DDR_TERM_MODE=ON DDR_RES=60 UNUSED=TRUE
Executing : def_port {mem_dq[23]} LOC=K6 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.45 DDR_TERM_MODE=ON DDR_RES=60 UNUSED=TRUE successfully
Executing : def_port {mem_dq[24]} LOC=F1 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.45 DDR_TERM_MODE=ON DDR_RES=60 UNUSED=TRUE
Executing : def_port {mem_dq[24]} LOC=F1 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.45 DDR_TERM_MODE=ON DDR_RES=60 UNUSED=TRUE successfully
Executing : def_port {mem_dq[25]} LOC=F2 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.45 DDR_TERM_MODE=ON DDR_RES=60 UNUSED=TRUE
Executing : def_port {mem_dq[25]} LOC=F2 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.45 DDR_TERM_MODE=ON DDR_RES=60 UNUSED=TRUE successfully
Executing : def_port {mem_dq[26]} LOC=G1 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.45 DDR_TERM_MODE=ON DDR_RES=60 UNUSED=TRUE
Executing : def_port {mem_dq[26]} LOC=G1 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.45 DDR_TERM_MODE=ON DDR_RES=60 UNUSED=TRUE successfully
Executing : def_port {mem_dq[27]} LOC=G3 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.45 DDR_TERM_MODE=ON DDR_RES=60 UNUSED=TRUE
Executing : def_port {mem_dq[27]} LOC=G3 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.45 DDR_TERM_MODE=ON DDR_RES=60 UNUSED=TRUE successfully
Executing : def_port {mem_dq[28]} LOC=H1 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.45 DDR_TERM_MODE=ON DDR_RES=60 UNUSED=TRUE
Executing : def_port {mem_dq[28]} LOC=H1 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.45 DDR_TERM_MODE=ON DDR_RES=60 UNUSED=TRUE successfully
Executing : def_port {mem_dq[29]} LOC=H2 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.45 DDR_TERM_MODE=ON DDR_RES=60 UNUSED=TRUE
Executing : def_port {mem_dq[29]} LOC=H2 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.45 DDR_TERM_MODE=ON DDR_RES=60 UNUSED=TRUE successfully
Executing : def_port {mem_dq[30]} LOC=H3 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.45 DDR_TERM_MODE=ON DDR_RES=60 UNUSED=TRUE
Executing : def_port {mem_dq[30]} LOC=H3 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.45 DDR_TERM_MODE=ON DDR_RES=60 UNUSED=TRUE successfully
Executing : def_port {mem_dq[31]} LOC=H5 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.45 DDR_TERM_MODE=ON DDR_RES=60 UNUSED=TRUE
Executing : def_port {mem_dq[31]} LOC=H5 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.45 DDR_TERM_MODE=ON DDR_RES=60 UNUSED=TRUE successfully
Executing : def_port {mem_dqs[0]} LOC=V2 VCCIO=1.5 IOSTANDARD=SSTL15D_I DRIVE=7.5 SLEW=FAST DDR_TERM_MODE=ON DDR_RES=60 UNUSED=TRUE
Executing : def_port {mem_dqs[0]} LOC=V2 VCCIO=1.5 IOSTANDARD=SSTL15D_I DRIVE=7.5 SLEW=FAST DDR_TERM_MODE=ON DDR_RES=60 UNUSED=TRUE successfully
Executing : def_port {mem_dqs[1]} LOC=N3 VCCIO=1.5 IOSTANDARD=SSTL15D_I DRIVE=7.5 SLEW=FAST DDR_TERM_MODE=ON DDR_RES=60 UNUSED=TRUE
Executing : def_port {mem_dqs[1]} LOC=N3 VCCIO=1.5 IOSTANDARD=SSTL15D_I DRIVE=7.5 SLEW=FAST DDR_TERM_MODE=ON DDR_RES=60 UNUSED=TRUE successfully
Executing : def_port {mem_dqs[2]} LOC=M6 VCCIO=1.5 IOSTANDARD=SSTL15D_I DRIVE=7.5 SLEW=FAST DDR_TERM_MODE=ON DDR_RES=60 UNUSED=TRUE
Executing : def_port {mem_dqs[2]} LOC=M6 VCCIO=1.5 IOSTANDARD=SSTL15D_I DRIVE=7.5 SLEW=FAST DDR_TERM_MODE=ON DDR_RES=60 UNUSED=TRUE successfully
Executing : def_port {mem_dqs[3]} LOC=E1 VCCIO=1.5 IOSTANDARD=SSTL15D_I DRIVE=7.5 SLEW=FAST DDR_TERM_MODE=ON DDR_RES=60 UNUSED=TRUE
E: PhysicalConstraintEditor-0046: [E:/DELL/Desktop/FPGA/FPGA_DevelopKnit/MES50HP_v3/2_Demo/11_ethernet_test/ipcore/ddr_test/pnr/device_map/test_ddr.pcf(line number: 38)] Device IOBS_LR_0_273 is not match with the group.Please exchange group inner position.
E: PhysicalConstraintEditor-0008: [E:/DELL/Desktop/FPGA/FPGA_DevelopKnit/MES50HP_v3/2_Demo/11_ethernet_test/ipcore/ddr_test/pnr/device_map/test_ddr.pcf(line number: 38)] Constraint of 'I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_iobufco_dqs/opit_0' is invalid, please check your constraint file.
Executing : def_port {mem_dqs[3]} LOC=E1 VCCIO=1.5 IOSTANDARD=SSTL15D_I DRIVE=7.5 SLEW=FAST DDR_TERM_MODE=ON DDR_RES=60 UNUSED=TRUE failed
Executing : def_port {mem_dqs_n[0]} LOC=V1 VCCIO=1.5 IOSTANDARD=SSTL15D_I DRIVE=7.5 SLEW=FAST DDR_TERM_MODE=ON DDR_RES=60 UNUSED=TRUE
Executing : def_port {mem_dqs_n[0]} LOC=V1 VCCIO=1.5 IOSTANDARD=SSTL15D_I DRIVE=7.5 SLEW=FAST DDR_TERM_MODE=ON DDR_RES=60 UNUSED=TRUE successfully
Executing : def_port {mem_dqs_n[1]} LOC=N1 VCCIO=1.5 IOSTANDARD=SSTL15D_I DRIVE=7.5 SLEW=FAST DDR_TERM_MODE=ON DDR_RES=60 UNUSED=TRUE
Executing : def_port {mem_dqs_n[1]} LOC=N1 VCCIO=1.5 IOSTANDARD=SSTL15D_I DRIVE=7.5 SLEW=FAST DDR_TERM_MODE=ON DDR_RES=60 UNUSED=TRUE successfully
Executing : def_port {mem_dqs_n[2]} LOC=L6 VCCIO=1.5 IOSTANDARD=SSTL15D_I DRIVE=7.5 SLEW=FAST DDR_TERM_MODE=ON DDR_RES=60 UNUSED=TRUE
Executing : def_port {mem_dqs_n[2]} LOC=L6 VCCIO=1.5 IOSTANDARD=SSTL15D_I DRIVE=7.5 SLEW=FAST DDR_TERM_MODE=ON DDR_RES=60 UNUSED=TRUE successfully
Executing : def_port {mem_dqs_n[3]} LOC=E3 VCCIO=1.5 IOSTANDARD=SSTL15D_I DRIVE=7.5 SLEW=FAST DDR_TERM_MODE=ON DDR_RES=60 UNUSED=TRUE
E: PhysicalConstraintEditor-0046: [E:/DELL/Desktop/FPGA/FPGA_DevelopKnit/MES50HP_v3/2_Demo/11_ethernet_test/ipcore/ddr_test/pnr/device_map/test_ddr.pcf(line number: 42)] Device IOBS_LR_0_272 is not match with the group.Please exchange group inner position.
E: PhysicalConstraintEditor-0008: [E:/DELL/Desktop/FPGA/FPGA_DevelopKnit/MES50HP_v3/2_Demo/11_ethernet_test/ipcore/ddr_test/pnr/device_map/test_ddr.pcf(line number: 42)] Constraint of 'I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_iobufco_dqs/opit_1' is invalid, please check your constraint file.
Executing : def_port {mem_dqs_n[3]} LOC=E3 VCCIO=1.5 IOSTANDARD=SSTL15D_I DRIVE=7.5 SLEW=FAST DDR_TERM_MODE=ON DDR_RES=60 UNUSED=TRUE failed
Executing : def_port {ddr_init_done} LOC=T18 VCCIO=1.5 IOSTANDARD=LVCMOS15 DRIVE=4 SLEW=FAST PULLUP=TRUE
Executing : def_port {ddr_init_done} LOC=T18 VCCIO=1.5 IOSTANDARD=LVCMOS15 DRIVE=4 SLEW=FAST PULLUP=TRUE successfully
Executing : def_port {err_flag_led} LOC=T19 VCCIO=1.5 IOSTANDARD=LVCMOS15 DRIVE=4 SLEW=FAST PULLUP=TRUE
Executing : def_port {err_flag_led} LOC=T19 VCCIO=1.5 IOSTANDARD=LVCMOS15 DRIVE=4 SLEW=FAST PULLUP=TRUE successfully
Executing : def_port {heart_beat_led} LOC=T20 VCCIO=1.5 IOSTANDARD=LVCMOS15 DRIVE=4 SLEW=FAST PULLUP=TRUE
Executing : def_port {heart_beat_led} LOC=T20 VCCIO=1.5 IOSTANDARD=LVCMOS15 DRIVE=4 SLEW=FAST PULLUP=TRUE successfully
Executing : def_port {mem_a[0]} LOC=N6 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[0]} LOC=N6 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[1]} LOC=R4 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[1]} LOC=R4 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[2]} LOC=P6 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[2]} LOC=P6 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[3]} LOC=F3 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[3]} LOC=F3 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[4]} LOC=V5 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[4]} LOC=V5 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[5]} LOC=E4 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[5]} LOC=E4 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[6]} LOC=V3 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[6]} LOC=V3 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[7]} LOC=D2 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[7]} LOC=D2 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[8]} LOC=U4 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[8]} LOC=U4 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[9]} LOC=P5 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[9]} LOC=P5 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[10]} LOC=P8 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[10]} LOC=P8 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[11]} LOC=T4 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[11]} LOC=T4 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[12]} LOC=P7 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[12]} LOC=P7 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[13]} LOC=P4 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[13]} LOC=P4 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[14]} LOC=T3 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[14]} LOC=T3 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_ba[0]} LOC=F5 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_ba[0]} LOC=F5 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_ba[1]} LOC=W4 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_ba[1]} LOC=W4 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_ba[2]} LOC=N7 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_ba[2]} LOC=N7 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_cas_n} LOC=H8 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_cas_n} LOC=H8 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_ck} LOC=T6 VCCIO=1.5 IOSTANDARD=SSTL15D_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_ck} LOC=T6 VCCIO=1.5 IOSTANDARD=SSTL15D_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_ck_n} LOC=T5 VCCIO=1.5 IOSTANDARD=SSTL15D_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_ck_n} LOC=T5 VCCIO=1.5 IOSTANDARD=SSTL15D_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_cke} LOC=Y3 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_cke} LOC=Y3 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_cs_n} LOC=G6 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_cs_n} LOC=G6 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_dm[0]} LOC=W1 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_dm[0]} LOC=W1 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_dm[1]} LOC=R1 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_dm[1]} LOC=R1 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_dm[2]} LOC=M3 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_dm[2]} LOC=M3 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_dm[3]} LOC=J4 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_dm[3]} LOC=J4 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_odt} LOC=G7 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_odt} LOC=G7 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_ras_n} LOC=J7 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_ras_n} LOC=J7 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_rst_n} LOC=C1 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_rst_n} LOC=C1 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_we_n} LOC=H6 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_we_n} LOC=H6 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {pll_lock} LOC=U19 VCCIO=1.5 IOSTANDARD=LVCMOS15 DRIVE=4 SLEW=FAST PULLUP=TRUE
Executing : def_port {pll_lock} LOC=U19 VCCIO=1.5 IOSTANDARD=LVCMOS15 DRIVE=4 SLEW=FAST PULLUP=TRUE successfully
Executing : def_port {uart_txd} LOC=U16 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {uart_txd} LOC=U16 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {free_clk} LOC=Y11 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {free_clk} LOC=Y11 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ref_clk} LOC=F14 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ref_clk} LOC=F14 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {rst_board} LOC=W17 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE
Executing : def_port {rst_board} LOC=W17 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE successfully
Executing : def_port {uart_rxd} LOC=V15 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {uart_rxd} LOC=V15 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_inst_site {I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q} CLMA_150_192 FF3
Executing : def_inst_site {I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q} CLMA_150_192 FF3 successfully
Executing : def_inst_site {I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll} PLL_158_199
Executing : def_inst_site {I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll} PLL_158_199 successfully
Executing : def_inst_site {I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_1/u_pll_e3/goppll} PLL_158_179
Executing : def_inst_site {I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_1/u_pll_e3/goppll} PLL_158_179 successfully
Constraint check end.
Action pnr: Real time elapsed is 0h:0m:6s
Action pnr: CPU time elapsed is 0h:0m:2s
Action pnr: Process CPU time elapsed is 0h:0m:2s
Current time: Thu Oct 31 18:33:17 2024
Action pnr: Peak memory pool usage is 321 MB
