<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="ProcesadorMIPS.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="SigExtImm_Test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SigExtImm_Test_stx_beh.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="SignExtImm.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="SignExtImm.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="SignExtImm.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="SignExtImm.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="SignExtImm.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SignExtImm.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="SignExtImm.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="SignExtImm.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="SignExtImm.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="SignExtImm_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="SignExtImm_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="SignExtImm_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ZeroExtImm_Test_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ZeroExtImm_Test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="ZeroExtImm_Test_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="netgen"/>
    <file xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/synthesis/SignExtImm_synthesis.nlf"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="netgen/synthesis/SignExtImm_synthesis.v"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1440910471" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1440910471">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1440910471" xil_pn:in_ck="8240035042717588978" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1440910471">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="SigExtImm_Test.v"/>
      <outfile xil_pn:name="SignExtImm.v"/>
      <outfile xil_pn:name="ZeroExtImm.v"/>
      <outfile xil_pn:name="ZeroExtImm_Test.v"/>
    </transform>
    <transform xil_pn:end_ts="1440910471" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-8107913527720158614" xil_pn:start_ts="1440910471">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1440910471" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-2907154126879226328" xil_pn:start_ts="1440910471">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1440910471" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="8039670962043725289" xil_pn:start_ts="1440910471">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1440910471" xil_pn:in_ck="8240035042717588978" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1440910471">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="SigExtImm_Test.v"/>
      <outfile xil_pn:name="SignExtImm.v"/>
      <outfile xil_pn:name="ZeroExtImm.v"/>
      <outfile xil_pn:name="ZeroExtImm_Test.v"/>
    </transform>
    <transform xil_pn:end_ts="1440910474" xil_pn:in_ck="8240035042717588978" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-1057885512192966317" xil_pn:start_ts="1440910471">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ZeroExtImm_Test_beh.prj"/>
      <outfile xil_pn:name="ZeroExtImm_Test_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1440910474" xil_pn:in_ck="3443563934999466535" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="2628834290544221270" xil_pn:start_ts="1440910474">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ZeroExtImm_Test_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1440909952" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1440909952">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1440909952" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="1005180689856815674" xil_pn:start_ts="1440909952">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1440909952" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="8039670962043725289" xil_pn:start_ts="1440909952">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1440909952" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1440909952">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1440909952" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="540477612316216508" xil_pn:start_ts="1440909952">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1440909952" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1106364426758808884" xil_pn:start_ts="1440909952">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1440909952" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="2828629804106984819" xil_pn:start_ts="1440909952">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1440910093" xil_pn:in_ck="4360748822212537609" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-5460636614854901864" xil_pn:start_ts="1440910086">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="SignExtImm.lso"/>
      <outfile xil_pn:name="SignExtImm.ngc"/>
      <outfile xil_pn:name="SignExtImm.ngr"/>
      <outfile xil_pn:name="SignExtImm.prj"/>
      <outfile xil_pn:name="SignExtImm.stx"/>
      <outfile xil_pn:name="SignExtImm.syr"/>
      <outfile xil_pn:name="SignExtImm.xst"/>
      <outfile xil_pn:name="SignExtImm_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1440909958" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="8766449873479514983" xil_pn:start_ts="1440909958">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1440909962" xil_pn:in_ck="8042240446098685675" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-6460722039282351862" xil_pn:start_ts="1440909958">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1440910095" xil_pn:in_ck="8042240446098685675" xil_pn:name="TRAN_postSynthesisSimModel" xil_pn:prop_ck="-6016647728381535399" xil_pn:start_ts="1440910093">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="netgen"/>
      <outfile xil_pn:name="netgen/synthesis/SignExtImm_synthesis.nlf"/>
      <outfile xil_pn:name="netgen/synthesis/SignExtImm_synthesis.v"/>
    </transform>
  </transforms>

</generated_project>
