\doxysection{SMARTCARD\+\_\+\+Init\+Type\+Def Struct Reference}
\label{struct_s_m_a_r_t_c_a_r_d___init_type_def}\index{SMARTCARD\_InitTypeDef@{SMARTCARD\_InitTypeDef}}


SMARTCARD Init Structure definition.  




{\ttfamily \#include $<$stm32f4xx\+\_\+hal\+\_\+smartcard.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \textbf{ Baud\+Rate}
\item 
uint32\+\_\+t \textbf{ Word\+Length}
\item 
uint32\+\_\+t \textbf{ Stop\+Bits}
\item 
uint32\+\_\+t \textbf{ Parity}
\item 
uint32\+\_\+t \textbf{ Mode}
\item 
uint32\+\_\+t \textbf{ CLKPolarity}
\item 
uint32\+\_\+t \textbf{ CLKPhase}
\item 
uint32\+\_\+t \textbf{ CLKLast\+Bit}
\item 
uint32\+\_\+t \textbf{ Prescaler}
\item 
uint32\+\_\+t \textbf{ Guard\+Time}
\item 
uint32\+\_\+t \textbf{ NACKState}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
SMARTCARD Init Structure definition. 

Definition at line 65 of file stm32f4xx\+\_\+hal\+\_\+smartcard.\+h.



\doxysubsection{Field Documentation}
\mbox{\label{struct_s_m_a_r_t_c_a_r_d___init_type_def_aaad609733f3fd8146c8745e953a91b2a}} 
\index{SMARTCARD\_InitTypeDef@{SMARTCARD\_InitTypeDef}!BaudRate@{BaudRate}}
\index{BaudRate@{BaudRate}!SMARTCARD\_InitTypeDef@{SMARTCARD\_InitTypeDef}}
\doxysubsubsection{BaudRate}
{\footnotesize\ttfamily uint32\+\_\+t Baud\+Rate}

This member configures the Smart\+Card communication baud rate. The baud rate is computed using the following formula\+:
\begin{DoxyItemize}
\item Integer\+Divider = ((PCLKx) / (8 $\ast$ (hirda-\/$>$Init.\+Baud\+Rate)))
\item Fractional\+Divider = ((Integer\+Divider -\/ ((uint32\+\_\+t) Integer\+Divider)) $\ast$ 8) + 0.\+5 
\end{DoxyItemize}

Definition at line 67 of file stm32f4xx\+\_\+hal\+\_\+smartcard.\+h.

\mbox{\label{struct_s_m_a_r_t_c_a_r_d___init_type_def_abf58d9d3c7c5f08ad9624410d22d04c8}} 
\index{SMARTCARD\_InitTypeDef@{SMARTCARD\_InitTypeDef}!CLKLastBit@{CLKLastBit}}
\index{CLKLastBit@{CLKLastBit}!SMARTCARD\_InitTypeDef@{SMARTCARD\_InitTypeDef}}
\doxysubsubsection{CLKLastBit}
{\footnotesize\ttfamily uint32\+\_\+t CLKLast\+Bit}

Specifies whether the clock pulse corresponding to the last transmitted data bit (MSB) has to be output on the SCLK pin in synchronous mode. This parameter can be a value of \doxyref{SMARTCARD Last Bit}{p.}{group___s_m_a_r_t_c_a_r_d___last___bit} 

Definition at line 94 of file stm32f4xx\+\_\+hal\+\_\+smartcard.\+h.

\mbox{\label{struct_s_m_a_r_t_c_a_r_d___init_type_def_aba7183911cbc41063270dab182de768f}} 
\index{SMARTCARD\_InitTypeDef@{SMARTCARD\_InitTypeDef}!CLKPhase@{CLKPhase}}
\index{CLKPhase@{CLKPhase}!SMARTCARD\_InitTypeDef@{SMARTCARD\_InitTypeDef}}
\doxysubsubsection{CLKPhase}
{\footnotesize\ttfamily uint32\+\_\+t CLKPhase}

Specifies the clock transition on which the bit capture is made. This parameter can be a value of \doxyref{SMARTCARD Clock Phase}{p.}{group___s_m_a_r_t_c_a_r_d___clock___phase} 

Definition at line 91 of file stm32f4xx\+\_\+hal\+\_\+smartcard.\+h.

\mbox{\label{struct_s_m_a_r_t_c_a_r_d___init_type_def_a83f278c9d173d3cd021644692bf3c435}} 
\index{SMARTCARD\_InitTypeDef@{SMARTCARD\_InitTypeDef}!CLKPolarity@{CLKPolarity}}
\index{CLKPolarity@{CLKPolarity}!SMARTCARD\_InitTypeDef@{SMARTCARD\_InitTypeDef}}
\doxysubsubsection{CLKPolarity}
{\footnotesize\ttfamily uint32\+\_\+t CLKPolarity}

Specifies the steady state of the serial clock. This parameter can be a value of \doxyref{SMARTCARD Clock Polarity}{p.}{group___s_m_a_r_t_c_a_r_d___clock___polarity} 

Definition at line 88 of file stm32f4xx\+\_\+hal\+\_\+smartcard.\+h.

\mbox{\label{struct_s_m_a_r_t_c_a_r_d___init_type_def_ac931b822471eeaeb5adf699bc1aaeb68}} 
\index{SMARTCARD\_InitTypeDef@{SMARTCARD\_InitTypeDef}!GuardTime@{GuardTime}}
\index{GuardTime@{GuardTime}!SMARTCARD\_InitTypeDef@{SMARTCARD\_InitTypeDef}}
\doxysubsubsection{GuardTime}
{\footnotesize\ttfamily uint32\+\_\+t Guard\+Time}

Specifies the Smart\+Card Guard Time value in terms of number of baud clocks 

Definition at line 103 of file stm32f4xx\+\_\+hal\+\_\+smartcard.\+h.

\mbox{\label{struct_s_m_a_r_t_c_a_r_d___init_type_def_a0ffc93ec511ed9cf1663f6939bd3e839}} 
\index{SMARTCARD\_InitTypeDef@{SMARTCARD\_InitTypeDef}!Mode@{Mode}}
\index{Mode@{Mode}!SMARTCARD\_InitTypeDef@{SMARTCARD\_InitTypeDef}}
\doxysubsubsection{Mode}
{\footnotesize\ttfamily uint32\+\_\+t Mode}

Specifies whether the Receive or Transmit mode is enabled or disabled. This parameter can be a value of \doxyref{SMARTCARD Mode}{p.}{group___s_m_a_r_t_c_a_r_d___mode} 

Definition at line 85 of file stm32f4xx\+\_\+hal\+\_\+smartcard.\+h.

\mbox{\label{struct_s_m_a_r_t_c_a_r_d___init_type_def_a6d7513624f51308e761f4e59bc9d62d9}} 
\index{SMARTCARD\_InitTypeDef@{SMARTCARD\_InitTypeDef}!NACKState@{NACKState}}
\index{NACKState@{NACKState}!SMARTCARD\_InitTypeDef@{SMARTCARD\_InitTypeDef}}
\doxysubsubsection{NACKState}
{\footnotesize\ttfamily uint32\+\_\+t NACKState}

Specifies the Smart\+Card NACK Transmission state. This parameter can be a value of \doxyref{SMARTCARD NACK State}{p.}{group___s_m_a_r_t_c_a_r_d___n_a_c_k___state} 

Definition at line 105 of file stm32f4xx\+\_\+hal\+\_\+smartcard.\+h.

\mbox{\label{struct_s_m_a_r_t_c_a_r_d___init_type_def_a1d60a99b8f3965f01ab23444b154ba79}} 
\index{SMARTCARD\_InitTypeDef@{SMARTCARD\_InitTypeDef}!Parity@{Parity}}
\index{Parity@{Parity}!SMARTCARD\_InitTypeDef@{SMARTCARD\_InitTypeDef}}
\doxysubsubsection{Parity}
{\footnotesize\ttfamily uint32\+\_\+t Parity}

Specifies the parity mode. This parameter can be a value of \doxyref{SMARTCARD Parity}{p.}{group___s_m_a_r_t_c_a_r_d___parity} \begin{DoxyNote}{Note}
When parity is enabled, the computed parity is inserted at the MSB position of the transmitted data (9th bit when the word length is set to 9 data bits; 8th bit when the word length is set to 8 data bits). 
\end{DoxyNote}


Definition at line 78 of file stm32f4xx\+\_\+hal\+\_\+smartcard.\+h.

\mbox{\label{struct_s_m_a_r_t_c_a_r_d___init_type_def_affb82025da5b8d4a06e61f1690460f4d}} 
\index{SMARTCARD\_InitTypeDef@{SMARTCARD\_InitTypeDef}!Prescaler@{Prescaler}}
\index{Prescaler@{Prescaler}!SMARTCARD\_InitTypeDef@{SMARTCARD\_InitTypeDef}}
\doxysubsubsection{Prescaler}
{\footnotesize\ttfamily uint32\+\_\+t Prescaler}

Specifies the Smart\+Card Prescaler value used for dividing the system clock to provide the smartcard clock. The value given in the register (5 significant bits) is multiplied by 2 to give the division factor of the source clock frequency. This parameter can be a value of \doxyref{SMARTCARD Prescaler}{p.}{group___s_m_a_r_t_c_a_r_d___prescaler} 

Definition at line 98 of file stm32f4xx\+\_\+hal\+\_\+smartcard.\+h.

\mbox{\label{struct_s_m_a_r_t_c_a_r_d___init_type_def_a8394ba239444e3e5fe1ada1c37cb1019}} 
\index{SMARTCARD\_InitTypeDef@{SMARTCARD\_InitTypeDef}!StopBits@{StopBits}}
\index{StopBits@{StopBits}!SMARTCARD\_InitTypeDef@{SMARTCARD\_InitTypeDef}}
\doxysubsubsection{StopBits}
{\footnotesize\ttfamily uint32\+\_\+t Stop\+Bits}

Specifies the number of stop bits transmitted. This parameter can be a value of \doxyref{SMARTCARD Number of Stop Bits}{p.}{group___s_m_a_r_t_c_a_r_d___stop___bits} 

Definition at line 75 of file stm32f4xx\+\_\+hal\+\_\+smartcard.\+h.

\mbox{\label{struct_s_m_a_r_t_c_a_r_d___init_type_def_ae5e60b9a021fe0009588fc86c7584a5a}} 
\index{SMARTCARD\_InitTypeDef@{SMARTCARD\_InitTypeDef}!WordLength@{WordLength}}
\index{WordLength@{WordLength}!SMARTCARD\_InitTypeDef@{SMARTCARD\_InitTypeDef}}
\doxysubsubsection{WordLength}
{\footnotesize\ttfamily uint32\+\_\+t Word\+Length}

Specifies the number of data bits transmitted or received in a frame. This parameter can be a value of \doxyref{SMARTCARD Word Length}{p.}{group___s_m_a_r_t_c_a_r_d___word___length} 

Definition at line 72 of file stm32f4xx\+\_\+hal\+\_\+smartcard.\+h.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
system/include/stm32f4-\/hal/\textbf{ stm32f4xx\+\_\+hal\+\_\+smartcard.\+h}\end{DoxyCompactItemize}
