{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1543294899016 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543294899027 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 27 01:01:38 2018 " "Processing started: Tue Nov 27 01:01:38 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543294899027 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543294899027 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Processador_v1_uniciclo -c Processador_v1_uniciclo " "Command: quartus_map --read_settings_files=on --write_settings_files=off Processador_v1_uniciclo -c Processador_v1_uniciclo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543294899027 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1543294900765 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1543294900765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoregistradores.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bancoregistradores.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BancoRegistradores-behavior " "Found design unit 1: BancoRegistradores-behavior" {  } { { "BancoRegistradores.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543294925055 ""} { "Info" "ISGN_ENTITY_NAME" "1 BancoRegistradores " "Found entity 1: BancoRegistradores" {  } { { "BancoRegistradores.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543294925055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543294925055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-behavior " "Found design unit 1: PC-behavior" {  } { { "PC.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/PC.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543294925061 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/PC.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543294925061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543294925061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somadorpc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somadorpc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SomadorPC-behavior " "Found design unit 1: SomadorPC-behavior" {  } { { "SomadorPC.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/SomadorPC.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543294925067 ""} { "Info" "ISGN_ENTITY_NAME" "1 SomadorPC " "Found entity 1: SomadorPC" {  } { { "SomadorPC.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/SomadorPC.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543294925067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543294925067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria_rom2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoria_rom2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoria_ROM2-behavior " "Found design unit 1: memoria_ROM2-behavior" {  } { { "memoria_rom2.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memoria_rom2.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543294925074 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoria_ROM2 " "Found entity 1: memoria_ROM2" {  } { { "memoria_rom2.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memoria_rom2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543294925074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543294925074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidadedecontrole.vhd 2 1 " "Found 2 design units, including 1 entities, in source file unidadedecontrole.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UnidadedeControle-behavior " "Found design unit 1: UnidadedeControle-behavior" {  } { { "UnidadedeControle.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/UnidadedeControle.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543294925079 ""} { "Info" "ISGN_ENTITY_NAME" "1 UnidadedeControle " "Found entity 1: UnidadedeControle" {  } { { "UnidadedeControle.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/UnidadedeControle.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543294925079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543294925079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexador2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplexador2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Multiplexador2x1-Multiplexador2x1 " "Found design unit 1: Multiplexador2x1-Multiplexador2x1" {  } { { "Multiplexador2x1.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543294925086 ""} { "Info" "ISGN_ENTITY_NAME" "1 Multiplexador2x1 " "Found entity 1: Multiplexador2x1" {  } { { "Multiplexador2x1.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543294925086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543294925086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DataPath-behavior " "Found design unit 1: DataPath-behavior" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543294925092 ""} { "Info" "ISGN_ENTITY_NAME" "1 DataPath " "Found entity 1: DataPath" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543294925092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543294925092 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DataPath " "Elaborating entity \"DataPath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1543294925197 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SaidaRegA DataPath.vhd(126) " "Verilog HDL or VHDL warning at DataPath.vhd(126): object \"SaidaRegA\" assigned a value but never read" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 126 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543294925199 "|DataPath"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SaidaRegB DataPath.vhd(127) " "Verilog HDL or VHDL warning at DataPath.vhd(127): object \"SaidaRegB\" assigned a value but never read" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 127 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543294925199 "|DataPath"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:G1 " "Elaborating entity \"PC\" for hierarchy \"PC:G1\"" {  } { { "DataPath.vhd" "G1" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543294925201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SomadorPC SomadorPC:G2 " "Elaborating entity \"SomadorPC\" for hierarchy \"SomadorPC:G2\"" {  } { { "DataPath.vhd" "G2" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543294925204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoria_ROM2 memoria_ROM2:G3 " "Elaborating entity \"memoria_ROM2\" for hierarchy \"memoria_ROM2:G3\"" {  } { { "DataPath.vhd" "G3" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543294925207 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "ROM memoria_rom2.vhd(24) " "VHDL Signal Declaration warning at memoria_rom2.vhd(24): used explicit default value for signal \"ROM\" because signal was never assigned a value" {  } { { "memoria_rom2.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memoria_rom2.vhd" 24 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1543294925454 "|DataPath|memoria_ROM2:G3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ROM memoria_rom2.vhd(83) " "VHDL Process Statement warning at memoria_rom2.vhd(83): signal \"ROM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memoria_rom2.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memoria_rom2.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543294925454 "|DataPath|memoria_ROM2:G3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "entrada memoria_rom2.vhd(83) " "VHDL Process Statement warning at memoria_rom2.vhd(83): signal \"entrada\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memoria_rom2.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memoria_rom2.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543294925455 "|DataPath|memoria_ROM2:G3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UnidadedeControle UnidadedeControle:G4 " "Elaborating entity \"UnidadedeControle\" for hierarchy \"UnidadedeControle:G4\"" {  } { { "DataPath.vhd" "G4" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543294925456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexador2x1 Multiplexador2x1:G5 " "Elaborating entity \"Multiplexador2x1\" for hierarchy \"Multiplexador2x1:G5\"" {  } { { "DataPath.vhd" "G5" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543294925468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BancoRegistradores BancoRegistradores:G6 " "Elaborating entity \"BancoRegistradores\" for hierarchy \"BancoRegistradores:G6\"" {  } { { "DataPath.vhd" "G6" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543294925473 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Reg BancoRegistradores.vhd(40) " "VHDL Process Statement warning at BancoRegistradores.vhd(40): signal \"Reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BancoRegistradores.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543294925474 "|DataPath|BancoRegistradores:G6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LeReg1 BancoRegistradores.vhd(40) " "VHDL Process Statement warning at BancoRegistradores.vhd(40): signal \"LeReg1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BancoRegistradores.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543294925475 "|DataPath|BancoRegistradores:G6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Reg BancoRegistradores.vhd(41) " "VHDL Process Statement warning at BancoRegistradores.vhd(41): signal \"Reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BancoRegistradores.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543294925475 "|DataPath|BancoRegistradores:G6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LeReg2 BancoRegistradores.vhd(41) " "VHDL Process Statement warning at BancoRegistradores.vhd(41): signal \"LeReg2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BancoRegistradores.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543294925475 "|DataPath|BancoRegistradores:G6"}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "multiplexador_to_writeRegister\[0\] " "Inserted always-enabled tri-state buffer between \"multiplexador_to_writeRegister\[0\]\" and its non-tri-state driver." {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 28 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1543294931485 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "multiplexador_to_writeRegister\[1\] " "Inserted always-enabled tri-state buffer between \"multiplexador_to_writeRegister\[1\]\" and its non-tri-state driver." {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 28 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1543294931485 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "multiplexador_to_writeRegister\[2\] " "Inserted always-enabled tri-state buffer between \"multiplexador_to_writeRegister\[2\]\" and its non-tri-state driver." {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 28 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1543294931485 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1543294931485 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "multiplexador_to_writeRegister\[0\]~synth " "Node \"multiplexador_to_writeRegister\[0\]~synth\"" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 28 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543294931565 ""} { "Warning" "WMLS_MLS_NODE_NAME" "multiplexador_to_writeRegister\[1\]~synth " "Node \"multiplexador_to_writeRegister\[1\]~synth\"" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 28 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543294931565 ""} { "Warning" "WMLS_MLS_NODE_NAME" "multiplexador_to_writeRegister\[2\]~synth " "Node \"multiplexador_to_writeRegister\[2\]~synth\"" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 28 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543294931565 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1543294931565 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1543294931806 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1543294932703 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543294932703 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "16 " "Design contains 16 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Data_to_writeRegister\[0\] " "No output dependent on input pin \"Data_to_writeRegister\[0\]\"" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543294932808 "|DataPath|Data_to_writeRegister[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Data_to_writeRegister\[1\] " "No output dependent on input pin \"Data_to_writeRegister\[1\]\"" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543294932808 "|DataPath|Data_to_writeRegister[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Data_to_writeRegister\[2\] " "No output dependent on input pin \"Data_to_writeRegister\[2\]\"" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543294932808 "|DataPath|Data_to_writeRegister[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Data_to_writeRegister\[3\] " "No output dependent on input pin \"Data_to_writeRegister\[3\]\"" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543294932808 "|DataPath|Data_to_writeRegister[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Data_to_writeRegister\[4\] " "No output dependent on input pin \"Data_to_writeRegister\[4\]\"" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543294932808 "|DataPath|Data_to_writeRegister[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Data_to_writeRegister\[5\] " "No output dependent on input pin \"Data_to_writeRegister\[5\]\"" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543294932808 "|DataPath|Data_to_writeRegister[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Data_to_writeRegister\[6\] " "No output dependent on input pin \"Data_to_writeRegister\[6\]\"" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543294932808 "|DataPath|Data_to_writeRegister[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Data_to_writeRegister\[7\] " "No output dependent on input pin \"Data_to_writeRegister\[7\]\"" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543294932808 "|DataPath|Data_to_writeRegister[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Data_to_writeRegister\[8\] " "No output dependent on input pin \"Data_to_writeRegister\[8\]\"" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543294932808 "|DataPath|Data_to_writeRegister[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Data_to_writeRegister\[9\] " "No output dependent on input pin \"Data_to_writeRegister\[9\]\"" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543294932808 "|DataPath|Data_to_writeRegister[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Data_to_writeRegister\[10\] " "No output dependent on input pin \"Data_to_writeRegister\[10\]\"" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543294932808 "|DataPath|Data_to_writeRegister[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Data_to_writeRegister\[11\] " "No output dependent on input pin \"Data_to_writeRegister\[11\]\"" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543294932808 "|DataPath|Data_to_writeRegister[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Data_to_writeRegister\[12\] " "No output dependent on input pin \"Data_to_writeRegister\[12\]\"" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543294932808 "|DataPath|Data_to_writeRegister[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Data_to_writeRegister\[13\] " "No output dependent on input pin \"Data_to_writeRegister\[13\]\"" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543294932808 "|DataPath|Data_to_writeRegister[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Data_to_writeRegister\[14\] " "No output dependent on input pin \"Data_to_writeRegister\[14\]\"" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543294932808 "|DataPath|Data_to_writeRegister[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Data_to_writeRegister\[15\] " "No output dependent on input pin \"Data_to_writeRegister\[15\]\"" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543294932808 "|DataPath|Data_to_writeRegister[15]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1543294932808 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "189 " "Implemented 189 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1543294932812 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1543294932812 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "46 " "Implemented 46 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1543294932812 ""} { "Info" "ICUT_CUT_TM_LCELLS" "110 " "Implemented 110 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1543294932812 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1543294932812 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 35 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4915 " "Peak virtual memory: 4915 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543294932850 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 27 01:02:12 2018 " "Processing ended: Tue Nov 27 01:02:12 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543294932850 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:34 " "Elapsed time: 00:00:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543294932850 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:00 " "Total CPU time (on all processors): 00:01:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543294932850 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1543294932850 ""}
