
---------- Begin Simulation Statistics ----------
final_tick                                24811503125                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    553                       # Simulator instruction rate (inst/s)
host_mem_usage                               10072716                       # Number of bytes of host memory used
host_op_rate                                      566                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 28454.95                       # Real time elapsed on the host
host_tick_rate                                 604184                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    15731928                       # Number of instructions simulated
sim_ops                                      16104258                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.017192                       # Number of seconds simulated
sim_ticks                                 17192023750                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.467838                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  666488                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               683803                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                957                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              8123                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            693960                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               8620                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           10384                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1764                       # Number of indirect misses.
system.cpu.branchPred.lookups                  757847                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   23940                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1283                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4618336                       # Number of instructions committed
system.cpu.committedOps                       4693181                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.141039                       # CPI: cycles per instruction
system.cpu.discardedOps                         20985                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            2546171                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            173658                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          1263599                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         4422242                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.318366                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      842                       # number of quiesce instructions executed
system.cpu.numCycles                         14506375                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       842                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 3208555     68.37%     68.37% # Class of committed instruction
system.cpu.op_class_0::IntMult                   2231      0.05%     68.41% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::MemRead                 184966      3.94%     72.36% # Class of committed instruction
system.cpu.op_class_0::MemWrite               1297429     27.64%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4693181                       # Class of committed instruction
system.cpu.quiesceCycles                     13000863                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                        10084133                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests         1281                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         6241                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1189235                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  24811503125                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  24811503125                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  24811503125                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  24811503125                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              390248                       # Transaction distribution
system.membus.trans_dist::ReadResp             396403                       # Transaction distribution
system.membus.trans_dist::WriteReq             206597                       # Transaction distribution
system.membus.trans_dist::WriteResp            206597                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          615                       # Transaction distribution
system.membus.trans_dist::WriteClean                8                       # Transaction distribution
system.membus.trans_dist::CleanEvict             5605                       # Transaction distribution
system.membus.trans_dist::ReadExReq               252                       # Transaction distribution
system.membus.trans_dist::ReadExResp              252                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           5414                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           742                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       588301                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        588301                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        16053                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        16053                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           69                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         3436                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1179523                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        13652                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1196680                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      1176602                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      1176602                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2389335                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       346432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       346432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         6872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       101696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        18892                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       129252                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     37651120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     37651120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                38126804                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1780155                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000727                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.026951                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1778861     99.93%     99.93% # Request fanout histogram
system.membus.snoop_fanout::1                    1294      0.07%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1780155                       # Request fanout histogram
system.membus.reqLayer6.occupancy          2968685823                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              17.3                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            17504874                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            15704937                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             3268750                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  24811503125                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           15085710                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         2350571629                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             13.7                       # Layer utilization (%)
system.membus.respLayer3.occupancy           28019000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  24811503125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  24811503125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  24811503125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  24811503125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       405504                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       405504                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       793283                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       793283                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio           60                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          112                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           16                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5380                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         7966                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        13652                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::total        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        20496                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        24592                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      2330624                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      2330624                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total         6144                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      2397574                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio           84                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          176                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           23                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5918                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        12518                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        18892                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::total       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       327852                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total       393388                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     37289984                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     37289984                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total        98304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     38161532                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         4088156000                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             23.8                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   3298615884                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         19.2                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   2010563000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         11.7                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  24811503125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  24811503125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  24811503125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       114688                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        51200                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      3812000                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      2859000                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total      6671001                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      3812000                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      2859000                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      6671001                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      3812000                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      6671001                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      2859000                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     13342001                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  24811503125                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  24811503125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  24811503125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  24811503125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  24811503125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  24811503125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  24811503125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2859000                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      6671001                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        9530001                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      2859000                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma       983014                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       3842014                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2859000                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      9530001                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma       983014                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      13372015                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  24811503125                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       389389                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       389389                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       198912                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       198912                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]         8200                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      1165312                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      1176602                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       262316                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     37289984                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     37651120                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       709191                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       709191    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       709191                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   1647406380                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          9.6                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   2145851000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         12.5                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  24811503125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0      5550432                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total      5747040                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       196608                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       131244                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total       327852                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      1387608                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      1393752                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0        49152                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma         4104                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total        53256                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0    322849252                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     11436001                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total    334285252                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     11436001                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma      7634005                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     19070006                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0    334285252                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     19070006                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total    353355259                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  24811503125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  24811503125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  24811503125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  24811503125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.canny_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     30867456                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     12517376                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     43450368                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     17629184                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     24772608                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     42401792                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.canny_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      7716864                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       391168                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      8110080                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4407296                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       774144                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      5181440                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.canny_non_max0_dma      3812000                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1795452150                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    728092061                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2527356211                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1025428086                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1440936120                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2466364206                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.canny_non_max0_dma      3812000                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2820880235                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2169028181                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   4993720416                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  24811503125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  24811503125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  24811503125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  24811503125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0.system.acctest.edge_tracking0       194576                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0_dma        16384                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::total       210960                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0.system.acctest.edge_tracking0        81920                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0_dma        65536                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::total       147456                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0.system.acctest.edge_tracking0        48644                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0_dma          512                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::total        49156                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0.system.acctest.edge_tracking0        32768                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::total        34816                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0.system.acctest.edge_tracking0     11317807                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0_dma       953000                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::total     12270807                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0.system.acctest.edge_tracking0      4765000                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0_dma      3812000                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::total      8577001                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0.system.acctest.edge_tracking0     16082807                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0_dma      4765000                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::total     20847807                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  24811503125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.bytes_read::.acctest.canny_non_max0.system.acctest.canny_non_max0       254016                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::.acctest.edge_tracking0_dma        65536                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::total       319552                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0.system.acctest.canny_non_max0        65536                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0_dma       131072                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::total       196608                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.canny_non_max0.system.acctest.canny_non_max0        63504                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.edge_tracking0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::total        65552                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0.system.acctest.canny_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0_dma         4096                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::total        20480                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.bw_read::.acctest.canny_non_max0.system.acctest.canny_non_max0     14775224                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::.acctest.edge_tracking0_dma      3812000                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::total     18587224                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0.system.acctest.canny_non_max0      3812000                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0_dma      7624001                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::total     11436001                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0.system.acctest.canny_non_max0     18587224                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0_dma      7624001                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.edge_tracking0_dma      3812000                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::total     30023225                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  24811503125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  24811503125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  24811503125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  24811503125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  24811503125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  24811503125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  24811503125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  24811503125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  24811503125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  24811503125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  24811503125                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  24811503125                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  24811503125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  24811503125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       346496                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1792                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       348288                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       346496                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       346496                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         5414                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           28                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         5442                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     20154463                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       104234                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       20258697                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     20154463                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     20154463                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     20154463                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       104234                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      20258697                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  24811503125                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  24811503125                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  24811503125                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  24811503125                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  24811503125                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  24811503125                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  24811503125                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  24811503125                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  24811503125                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  24811503125                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  24811503125                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  24811503125                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  24811503125                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  24811503125                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.canny_non_max0_dma        65536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.convolution0_dma        65708                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     24772608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          61824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           24982576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        39872                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.edge_tracking0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     12517376                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        12770240                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.canny_non_max0_dma         1024                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         1028                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       387072                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             966                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              390355                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          623                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.edge_tracking0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       195584                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             199535                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.canny_non_max0_dma      3812000                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.convolution0_dma      3822005                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1440936120                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma       983014                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           3596086                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1453149226                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        2319215                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     11436001                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.edge_tracking0_dma       953000                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    728092061                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            742800277                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        2319215                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.canny_non_max0_dma      3812000                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     15258006                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.edge_tracking0_dma       953000                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2169028181                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma       983014                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          3596086                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2195949502                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       623.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.canny_non_max0_dma::samples      1007.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      4100.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.edge_tracking0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    582537.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       966.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000552877250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          239                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          239                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              702588                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             211799                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      390355                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     199535                       # Number of write requests accepted
system.mem_ctrls.readBursts                    390355                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   199535                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    136                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             24376                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             24391                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             24408                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             24419                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             24387                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             24388                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             24417                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             24405                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             24387                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             24408                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            24384                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            24360                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            24382                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            24374                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            24361                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            24372                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             12455                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             12455                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             12466                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             12473                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             12485                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             12485                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             12494                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             12497                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             12484                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             12482                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            12486                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            12477                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            12460                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            12456                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            12443                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            12445                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.51                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.50                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  12615811375                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1951095000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             22859060125                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32330.08                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58580.08                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       295                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   363973                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  185660                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.27                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.05                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                390354                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               199535                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1322                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     574                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1131                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1663                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  344018                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   13803                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   13589                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   13606                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      26                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     21                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    367                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     31                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  15320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  35309                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  33617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  15747                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   5186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   4662                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   4288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   4507                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   4823                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   4012                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2791                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2571                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2652                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   2590                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   3051                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2917                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2671                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2346                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1925                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1739                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1623                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1593                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1586                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1577                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1565                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1647                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1732                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1997                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1933                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1786                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1631                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1623                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1618                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    342                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    625                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        40130                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    940.581510                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   862.753933                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   234.432437                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1074      2.68%      2.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          869      2.17%      4.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          619      1.54%      6.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          644      1.60%      7.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          701      1.75%      9.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          571      1.42%     11.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          528      1.32%     12.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          699      1.74%     14.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        34425     85.78%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        40130                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          239                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1632.790795                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1197.204464                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127            46     19.25%     19.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            1      0.42%     19.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            1      0.42%     20.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           49     20.50%     40.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            1      0.42%     41.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.42%     41.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          115     48.12%     89.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            1      0.42%     89.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            2      0.84%     90.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           12      5.02%     95.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            4      1.67%     97.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            3      1.26%     98.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271            3      1.26%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           239                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          239                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     834.907950                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    548.880597                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    380.331920                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31             23      9.62%      9.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63             5      2.09%     11.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             6      2.51%     14.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            4      1.67%     15.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            2      0.84%     16.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            1      0.42%     17.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            1      0.42%     17.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            3      1.26%     18.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            2      0.84%     19.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            1      0.42%     20.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::640-671            1      0.42%     20.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::736-767            1      0.42%     20.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           10      4.18%     25.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          179     74.90%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           239                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               24974016                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    8704                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                12770752                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                24982576                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             12770240                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1452.65                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       742.83                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1453.15                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    742.80                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        17.15                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.35                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.80                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   17192022500                       # Total gap between requests
system.mem_ctrls.avgGap                      29144.45                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.canny_non_max0_dma        64448                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma        65708                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     24764992                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        61824                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        41344                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.edge_tracking0_dma        16384                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     12516416                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.canny_non_max0_dma 3748715.156352666207                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 3822004.957386124879                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1440493124.027937650681                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 983013.997988456744                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 3596086.237375050317                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2404836.138037559576                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 11436000.953639911488                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.edge_tracking0_dma 953000.079469992546                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 728036220.866667866707                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.canny_non_max0_dma         1024                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         1028                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       387072                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          966                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          623                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.edge_tracking0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       195584                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.canny_non_max0_dma     59013660                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma     59880725                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  22668011560                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     32780175                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     39374005                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  23730062005                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   2718091625                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.edge_tracking0_dma   1785473785                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 294395581875                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.canny_non_max0_dma     57630.53                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     58249.73                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58562.78                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    123698.77                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     40759.84                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  38089987.17                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    884795.45                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.edge_tracking0_dma   6974506.97                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1505213.01                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.20                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   9133642655                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    930090000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   7131058470                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  24811503125                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1684                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           842                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9650693.438242                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2526408.343006                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          842    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       175625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11976000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             842                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     16685619250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   8125883875                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  24811503125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      2300750                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2300750                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2300750                       # number of overall hits
system.cpu.icache.overall_hits::total         2300750                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         5414                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           5414                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         5414                       # number of overall misses
system.cpu.icache.overall_misses::total          5414                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    236930625                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    236930625                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    236930625                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    236930625                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2306164                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2306164                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2306164                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2306164                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.002348                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002348                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.002348                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002348                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43762.583118                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43762.583118                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43762.583118                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43762.583118                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         5414                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         5414                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         5414                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         5414                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    228507500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    228507500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    228507500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    228507500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002348                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002348                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002348                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002348                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42206.778722                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42206.778722                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42206.778722                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42206.778722                       # average overall mshr miss latency
system.cpu.icache.replacements                   5226                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2300750                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2300750                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         5414                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          5414                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    236930625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    236930625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2306164                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2306164                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.002348                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002348                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43762.583118                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43762.583118                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         5414                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         5414                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    228507500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    228507500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002348                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002348                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42206.778722                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42206.778722                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  24811503125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           454.647722                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1862553                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              5226                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            356.401263                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   454.647722                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.887984                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.887984                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          457                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          441                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.892578                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           4617741                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          4617741                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  24811503125                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  24811503125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  24811503125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       297248                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           297248                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       297248                       # number of overall hits
system.cpu.dcache.overall_hits::total          297248                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1226                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1226                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1226                       # number of overall misses
system.cpu.dcache.overall_misses::total          1226                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     90105250                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     90105250                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     90105250                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     90105250                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       298474                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       298474                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       298474                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       298474                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004108                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004108                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004108                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004108                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 73495.309951                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 73495.309951                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 73495.309951                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 73495.309951                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          615                       # number of writebacks
system.cpu.dcache.writebacks::total               615                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          232                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          232                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          232                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          232                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          994                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          994                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          994                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          994                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         8544                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         8544                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     71911000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     71911000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     71911000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     71911000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     18556375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     18556375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003330                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003330                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003330                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003330                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 72345.070423                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 72345.070423                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 72345.070423                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 72345.070423                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2171.860370                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2171.860370                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    994                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       185163                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          185163                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          744                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           744                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     55658625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     55658625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       185907                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       185907                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004002                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004002                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 74809.979839                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 74809.979839                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            2                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          742                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          742                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          859                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          859                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     54378875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     54378875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     18556375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     18556375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003991                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003991                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 73286.893531                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 73286.893531                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21602.299185                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21602.299185                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       112085                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         112085                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          482                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          482                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     34446625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     34446625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       112567                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       112567                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004282                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004282                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 71466.026971                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 71466.026971                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          230                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          230                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          252                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          252                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         7685                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         7685                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     17532125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     17532125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002239                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002239                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 69571.924603                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 69571.924603                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       588301                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       588301                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   6147043375                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   6147043375                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10448.806606                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10448.806606                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        95727                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        95727                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       492574                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       492574                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   5922338693                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   5922338693                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 12023.246645                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 12023.246645                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  24811503125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           510.952769                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               27253                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1002                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             27.198603                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   510.952769                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.997955                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997955                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          504                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          353                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          134                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           5901298                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          5901298                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  24811503125                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  24811503125                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                24811778125                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    553                       # Simulator instruction rate (inst/s)
host_mem_usage                               10072716                       # Number of bytes of host memory used
host_op_rate                                      566                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 28455.04                       # Real time elapsed on the host
host_tick_rate                                 604192                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    15731937                       # Number of instructions simulated
sim_ops                                      16104273                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.017192                       # Number of seconds simulated
sim_ticks                                 17192298750                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.467414                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  666489                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               683807                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                958                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              8125                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            693961                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               8620                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           10385                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1765                       # Number of indirect misses.
system.cpu.branchPred.lookups                  757854                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   23943                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1283                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4618345                       # Number of instructions committed
system.cpu.committedOps                       4693196                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.141128                       # CPI: cycles per instruction
system.cpu.discardedOps                         20990                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            2546187                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            173659                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          1263601                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         4422620                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.318357                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      842                       # number of quiesce instructions executed
system.cpu.numCycles                         14506815                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       842                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 3208563     68.37%     68.37% # Class of committed instruction
system.cpu.op_class_0::IntMult                   2231      0.05%     68.41% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::MemRead                 184972      3.94%     72.36% # Class of committed instruction
system.cpu.op_class_0::MemWrite               1297429     27.64%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4693196                       # Class of committed instruction
system.cpu.quiesceCycles                     13000863                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                        10084195                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests         1281                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         6246                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1189244                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  24811778125                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  24811778125                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  24811778125                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  24811778125                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              390248                       # Transaction distribution
system.membus.trans_dist::ReadResp             396408                       # Transaction distribution
system.membus.trans_dist::WriteReq             206597                       # Transaction distribution
system.membus.trans_dist::WriteResp            206597                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          617                       # Transaction distribution
system.membus.trans_dist::WriteClean                8                       # Transaction distribution
system.membus.trans_dist::CleanEvict             5608                       # Transaction distribution
system.membus.trans_dist::ReadExReq               252                       # Transaction distribution
system.membus.trans_dist::ReadExResp              252                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           5416                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           744                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       588301                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        588301                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        16061                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        16061                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           69                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         3436                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1179529                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        13652                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1196686                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      1176602                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      1176602                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2389349                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       346624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       346624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         6872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       101952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        18892                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       129508                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     37651120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     37651120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                38127252                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1780159                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000727                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.026951                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1778865     99.93%     99.93% # Request fanout histogram
system.membus.snoop_fanout::1                    1294      0.07%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1780159                       # Request fanout histogram
system.membus.reqLayer6.occupancy          2968699323                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              17.3                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            17504874                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            15712687                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             3268750                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  24811778125                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           15097210                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         2350571629                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             13.7                       # Layer utilization (%)
system.membus.respLayer3.occupancy           28034000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  24811778125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  24811778125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  24811778125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  24811778125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       405504                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       405504                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       793283                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       793283                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio           60                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          112                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           16                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5380                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         7966                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        13652                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::total        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        20496                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        24592                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      2330624                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      2330624                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total         6144                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      2397574                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio           84                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          176                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           23                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5918                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        12518                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        18892                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::total       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       327852                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total       393388                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     37289984                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     37289984                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total        98304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     38161532                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         4088156000                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             23.8                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   3298615884                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         19.2                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   2010563000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         11.7                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  24811778125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  24811778125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  24811778125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       114688                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        51200                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      3811939                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      2858955                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total      6670894                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      3811939                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      2858955                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      6670894                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      3811939                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      6670894                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      2858955                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     13341788                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  24811778125                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  24811778125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  24811778125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  24811778125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  24811778125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  24811778125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  24811778125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2858955                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      6670894                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        9529848                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      2858955                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma       982998                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       3841953                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2858955                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      9529848                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma       982998                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      13371801                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  24811778125                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       389389                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       389389                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       198912                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       198912                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]         8200                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      1165312                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      1176602                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       262316                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     37289984                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     37651120                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       709191                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       709191    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       709191                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   1647406380                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          9.6                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   2145851000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         12.5                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  24811778125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0      5550432                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total      5747040                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       196608                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       131244                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total       327852                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      1387608                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      1393752                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0        49152                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma         4104                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total        53256                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0    322844087                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     11435818                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total    334279905                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     11435818                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma      7633883                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     19069701                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0    334279905                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     19069701                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total    353349607                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  24811778125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  24811778125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  24811778125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  24811778125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.canny_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     30867456                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     12517376                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     43450368                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     17629184                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     24772608                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     42401792                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.canny_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      7716864                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       391168                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      8110080                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4407296                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       774144                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      5181440                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.canny_non_max0_dma      3811939                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1795423431                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    728080414                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2527315784                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1025411683                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1440913072                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2466324755                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.canny_non_max0_dma      3811939                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2820835114                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2168993486                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   4993640539                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  24811778125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  24811778125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  24811778125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  24811778125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0.system.acctest.edge_tracking0       194576                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0_dma        16384                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::total       210960                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0.system.acctest.edge_tracking0        81920                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0_dma        65536                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::total       147456                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0.system.acctest.edge_tracking0        48644                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0_dma          512                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::total        49156                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0.system.acctest.edge_tracking0        32768                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::total        34816                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0.system.acctest.edge_tracking0     11317626                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0_dma       952985                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::total     12270610                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0.system.acctest.edge_tracking0      4764924                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0_dma      3811939                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::total      8576864                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0.system.acctest.edge_tracking0     16082550                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0_dma      4764924                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::total     20847474                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  24811778125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.bytes_read::.acctest.canny_non_max0.system.acctest.canny_non_max0       254016                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::.acctest.edge_tracking0_dma        65536                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::total       319552                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0.system.acctest.canny_non_max0        65536                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0_dma       131072                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::total       196608                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.canny_non_max0.system.acctest.canny_non_max0        63504                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.edge_tracking0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::total        65552                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0.system.acctest.canny_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0_dma         4096                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::total        20480                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.bw_read::.acctest.canny_non_max0.system.acctest.canny_non_max0     14774988                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::.acctest.edge_tracking0_dma      3811939                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::total     18586927                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0.system.acctest.canny_non_max0      3811939                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0_dma      7623879                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::total     11435818                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0.system.acctest.canny_non_max0     18586927                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0_dma      7623879                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.edge_tracking0_dma      3811939                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::total     30022745                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  24811778125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  24811778125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  24811778125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  24811778125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  24811778125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  24811778125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  24811778125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  24811778125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  24811778125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  24811778125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  24811778125                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  24811778125                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  24811778125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  24811778125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       346624                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1792                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       348416                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       346624                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       346624                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         5416                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           28                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         5444                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     20161585                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       104233                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       20265818                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     20161585                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     20161585                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     20161585                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       104233                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      20265818                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  24811778125                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  24811778125                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  24811778125                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  24811778125                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  24811778125                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  24811778125                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  24811778125                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  24811778125                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  24811778125                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  24811778125                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  24811778125                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  24811778125                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  24811778125                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  24811778125                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.canny_non_max0_dma        65536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.convolution0_dma        65708                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     24772608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          61952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           24982704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        40000                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.edge_tracking0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     12517376                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        12770368                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.canny_non_max0_dma         1024                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         1028                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       387072                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             968                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              390357                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          625                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.edge_tracking0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       195584                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             199537                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.canny_non_max0_dma      3811939                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.convolution0_dma      3821944                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1440913072                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma       982998                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           3603474                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1453133427                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        2326623                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     11435818                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.edge_tracking0_dma       952985                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    728080414                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            742795840                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        2326623                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.canny_non_max0_dma      3811939                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     15257762                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.edge_tracking0_dma       952985                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2168993486                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma       982998                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          3603474                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2195929267                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       625.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.canny_non_max0_dma::samples      1007.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      4100.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.edge_tracking0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    582537.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       968.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000552877250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          239                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          239                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              702594                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             211799                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      390357                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     199537                       # Number of write requests accepted
system.mem_ctrls.readBursts                    390357                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   199537                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    136                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             24376                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             24391                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             24408                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             24419                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             24387                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             24388                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             24417                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             24405                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             24387                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             24408                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            24386                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            24360                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            24382                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            24374                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            24361                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            24372                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             12455                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             12455                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             12466                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             12473                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             12485                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             12485                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             12494                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             12497                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             12484                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             12482                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            12486                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            12477                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            12460                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            12456                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            12443                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            12445                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.51                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.50                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  12615811375                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1951105000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             22859112625                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32329.91                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58579.91                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       295                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   363975                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  185660                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.27                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.05                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                390356                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               199537                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1324                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     574                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1131                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1663                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  344018                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   13803                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   13589                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   13606                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      26                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     21                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    367                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     31                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  15321                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  35309                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  33617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  15747                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   5186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   4662                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   4288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   4507                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   4823                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   4012                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2791                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2571                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2652                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   2590                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   3051                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2917                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2671                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2346                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1925                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1739                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1623                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1593                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1586                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1577                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1565                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1647                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1732                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1997                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1933                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1786                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1631                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1623                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1618                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    342                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    625                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        40130                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    940.581510                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   862.753933                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   234.432437                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1074      2.68%      2.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          869      2.17%      4.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          619      1.54%      6.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          644      1.60%      7.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          701      1.75%      9.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          571      1.42%     11.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          528      1.32%     12.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          699      1.74%     14.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        34425     85.78%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        40130                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          239                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1632.790795                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1197.204464                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127            46     19.25%     19.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            1      0.42%     19.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            1      0.42%     20.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           49     20.50%     40.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            1      0.42%     41.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.42%     41.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          115     48.12%     89.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            1      0.42%     89.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            2      0.84%     90.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           12      5.02%     95.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            4      1.67%     97.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            3      1.26%     98.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271            3      1.26%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           239                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          239                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     834.907950                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    548.880597                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    380.331920                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31             23      9.62%      9.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63             5      2.09%     11.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             6      2.51%     14.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            4      1.67%     15.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            2      0.84%     16.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            1      0.42%     17.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            1      0.42%     17.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            3      1.26%     18.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            2      0.84%     19.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            1      0.42%     20.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::640-671            1      0.42%     20.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::736-767            1      0.42%     20.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           10      4.18%     25.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          179     74.90%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           239                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               24974144                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    8704                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                12770752                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                24982704                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             12770368                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1452.64                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       742.82                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1453.13                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    742.80                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        17.15                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.35                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.80                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   17192385625                       # Total gap between requests
system.mem_ctrls.avgGap                      29144.87                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.canny_non_max0_dma        64448                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma        65708                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     24764992                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        61952                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        41344                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.edge_tracking0_dma        16384                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     12516416                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.canny_non_max0_dma 3748655.193651750218                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 3821943.822375701275                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1440470082.571127891541                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 982998.274154583225                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 3603473.910084304400                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2404797.671399236191                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 11435818.028697295114                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.edge_tracking0_dma 952984.835724774632                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 728024575.538509607315                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.canny_non_max0_dma         1024                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         1028                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       387072                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          968                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          625                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.edge_tracking0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       195584                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.canny_non_max0_dma     59013660                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma     59880725                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  22668011560                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     32780175                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     39426505                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  23730062005                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   2718091625                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.edge_tracking0_dma   1785473785                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 294395581875                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.canny_non_max0_dma     57630.53                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     58249.73                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58562.78                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    123698.77                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     40729.86                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  37968099.21                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    884795.45                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.edge_tracking0_dma   6974506.97                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1505213.01                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.20                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   9133642655                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    930090000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   7131333470                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  24811778125                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1684                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           842                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9650693.438242                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2526408.343006                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          842    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       175625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11976000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             842                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     16685894250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   8125883875                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  24811778125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      2300761                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2300761                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2300761                       # number of overall hits
system.cpu.icache.overall_hits::total         2300761                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         5416                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           5416                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         5416                       # number of overall misses
system.cpu.icache.overall_misses::total          5416                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    237061250                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    237061250                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    237061250                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    237061250                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2306177                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2306177                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2306177                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2306177                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.002348                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002348                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.002348                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002348                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43770.540990                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43770.540990                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43770.540990                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43770.540990                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         5416                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         5416                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         5416                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         5416                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    228633125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    228633125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    228633125                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    228633125                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002348                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002348                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002348                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002348                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42214.387925                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42214.387925                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42214.387925                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42214.387925                       # average overall mshr miss latency
system.cpu.icache.replacements                   5229                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2300761                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2300761                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         5416                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          5416                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    237061250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    237061250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2306177                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2306177                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.002348                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002348                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43770.540990                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43770.540990                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         5416                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         5416                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    228633125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    228633125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002348                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002348                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42214.387925                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42214.387925                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  24811778125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           454.647760                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             5725030                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              5686                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1006.864228                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   454.647760                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.887984                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.887984                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          457                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          438                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.892578                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           4617770                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          4617770                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  24811778125                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  24811778125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  24811778125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       297253                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           297253                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       297253                       # number of overall hits
system.cpu.dcache.overall_hits::total          297253                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1228                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1228                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1228                       # number of overall misses
system.cpu.dcache.overall_misses::total          1228                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     90225250                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     90225250                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     90225250                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     90225250                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       298481                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       298481                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       298481                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       298481                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004114                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004114                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004114                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004114                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 73473.330619                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 73473.330619                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 73473.330619                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 73473.330619                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          617                       # number of writebacks
system.cpu.dcache.writebacks::total               617                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          232                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          232                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          232                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          232                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          996                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          996                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          996                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          996                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         8544                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         8544                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     72028000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     72028000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     72028000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     72028000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     18556375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     18556375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003337                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003337                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003337                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003337                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 72317.269076                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 72317.269076                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 72317.269076                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 72317.269076                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2171.860370                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2171.860370                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    996                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       185168                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          185168                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          746                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           746                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     55778625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     55778625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       185914                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       185914                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004013                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004013                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 74770.274799                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 74770.274799                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            2                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          744                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          744                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          859                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          859                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     54495875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     54495875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     18556375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     18556375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004002                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004002                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 73247.143817                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 73247.143817                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21602.299185                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21602.299185                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       112085                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         112085                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          482                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          482                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     34446625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     34446625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       112567                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       112567                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004282                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004282                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 71466.026971                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 71466.026971                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          230                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          230                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          252                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          252                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         7685                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         7685                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     17532125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     17532125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002239                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002239                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 69571.924603                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 69571.924603                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       588301                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       588301                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   6147043375                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   6147043375                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10448.806606                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10448.806606                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        95727                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        95727                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       492574                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       492574                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   5922338693                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   5922338693                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 12023.246645                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 12023.246645                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  24811778125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           510.952658                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              301707                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1508                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            200.070955                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   510.952658                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.997954                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997954                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          504                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          351                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          134                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           5901328                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          5901328                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  24811778125                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  24811778125                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
