// Seed: 3977256611
module module_0 ();
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  output reg id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  inout logic [7:0] id_2;
  output wire id_1;
  module_0 modCall_1 ();
  wire  id_9;
  logic id_10 = -1;
  initial id_7 = id_3;
  wire id_11;
  ;
  assign id_1 = id_3;
  assign id_2[1] = (id_11) == 1;
endmodule
