
*** Running vivado
    with args -log top_layer.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top_layer.tcl -notrace



*** Running vivado
    with args -log top_layer.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top_layer.tcl -notrace



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source top_layer.tcl -notrace
Command: open_checkpoint C:/Users/aluno/Documents/cortex-m0-v3/cortex-m0/cortex_m0.runs/impl_1/top_layer.dcp
INFO: [Device 21-403] Loading part xc7z010clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 816.852 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 20 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.092 . Memory (MB): peak = 1425.484 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.092 . Memory (MB): peak = 1425.484 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1425.484 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2022.2 (64-bit) build 3671981
OpenCheckpoint Checksum | Checksum: 8b479c93
----- Checksum: PlaceDB: 252e35bd ShapeSum: 661966d6 RouteDB: 00000000 
open_checkpoint: Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1425.484 ; gain = 1110.684
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.988 . Memory (MB): peak = 1442.371 ; gain = 16.887

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 16d4b3962

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.081 . Memory (MB): peak = 1530.320 ; gain = 87.949

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 16d4b3962

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.118 . Memory (MB): peak = 1855.090 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 16d4b3962

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.128 . Memory (MB): peak = 1855.090 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: ec935fab

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.142 . Memory (MB): peak = 1855.090 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: ec935fab

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.179 . Memory (MB): peak = 1855.090 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: ec935fab

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.183 . Memory (MB): peak = 1855.090 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: ec935fab

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.188 . Memory (MB): peak = 1855.090 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1855.090 ; gain = 0.000
Ending Logic Optimization Task | Checksum: d8031d38

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.210 . Memory (MB): peak = 1855.090 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: d8031d38

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1855.090 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: d8031d38

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1855.090 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1855.090 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: d8031d38

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1855.090 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
28 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.039 . Memory (MB): peak = 1855.090 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/aluno/Documents/cortex-m0-v3/cortex-m0/cortex_m0.runs/impl_1/top_layer_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_layer_drc_opted.rpt -pb top_layer_drc_opted.pb -rpx top_layer_drc_opted.rpx
Command: report_drc -file top_layer_drc_opted.rpt -pb top_layer_drc_opted.pb -rpx top_layer_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/aluno/Documents/cortex-m0-v3/cortex-m0/cortex_m0.runs/impl_1/top_layer_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1855.090 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 51531b2f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1855.090 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1855.090 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 135888024

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.233 . Memory (MB): peak = 1855.090 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1b45271e6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.542 . Memory (MB): peak = 1855.090 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1b45271e6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.545 . Memory (MB): peak = 1855.090 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1b45271e6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.551 . Memory (MB): peak = 1855.090 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 23019b98e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.701 . Memory (MB): peak = 1855.090 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1a05a98ee

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.781 . Memory (MB): peak = 1855.090 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1a05a98ee

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.784 . Memory (MB): peak = 1855.090 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 1c0f60032

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1855.090 ; gain = 0.000

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 24 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 12 nets or LUTs. Breaked 0 LUT, combined 12 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1855.090 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             12  |                    12  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             12  |                    12  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 1b3e99bfe

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1855.090 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 1a699d69a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1855.090 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1a699d69a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1855.090 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 20628d625

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1855.090 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1144435a3

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1855.090 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 84854e8a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1855.090 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 12883ed88

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1855.090 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 180bebfde

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1855.090 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 15c6cd875

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1855.090 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: d069b973

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1855.090 ; gain = 0.000
Phase 3 Detail Placement | Checksum: d069b973

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1855.090 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: f6aa4613

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-217.847 | TNS=-100955.302 |
Phase 1 Physical Synthesis Initialization | Checksum: e7d766a0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.069 . Memory (MB): peak = 1855.090 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 12d260d9f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.078 . Memory (MB): peak = 1855.090 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: f6aa4613

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1855.090 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-207.446. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 19ef3ce6c

Time (s): cpu = 00:00:28 ; elapsed = 00:00:27 . Memory (MB): peak = 1855.090 ; gain = 0.000

Time (s): cpu = 00:00:28 ; elapsed = 00:00:27 . Memory (MB): peak = 1855.090 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 19ef3ce6c

Time (s): cpu = 00:00:28 ; elapsed = 00:00:27 . Memory (MB): peak = 1855.090 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 19ef3ce6c

Time (s): cpu = 00:00:28 ; elapsed = 00:00:27 . Memory (MB): peak = 1855.090 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 19ef3ce6c

Time (s): cpu = 00:00:28 ; elapsed = 00:00:27 . Memory (MB): peak = 1855.090 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 19ef3ce6c

Time (s): cpu = 00:00:28 ; elapsed = 00:00:27 . Memory (MB): peak = 1855.090 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1855.090 ; gain = 0.000

Time (s): cpu = 00:00:28 ; elapsed = 00:00:27 . Memory (MB): peak = 1855.090 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 255e4f3f8

Time (s): cpu = 00:00:28 ; elapsed = 00:00:27 . Memory (MB): peak = 1855.090 ; gain = 0.000
Ending Placer Task | Checksum: 1b80b6bfb

Time (s): cpu = 00:00:28 ; elapsed = 00:00:27 . Memory (MB): peak = 1855.090 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
65 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:27 . Memory (MB): peak = 1855.090 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.243 . Memory (MB): peak = 1855.090 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/aluno/Documents/cortex-m0-v3/cortex-m0/cortex_m0.runs/impl_1/top_layer_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file top_layer_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 1855.090 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file top_layer_utilization_placed.rpt -pb top_layer_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_layer_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 1855.090 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.243 . Memory (MB): peak = 1860.793 ; gain = 5.703
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 1.00s |  WALL: 0.26s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1860.793 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-207.446 | TNS=-97099.008 |
Phase 1 Physical Synthesis Initialization | Checksum: c9f3d9fc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.123 . Memory (MB): peak = 1860.793 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-207.446 | TNS=-97099.008 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: c9f3d9fc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.131 . Memory (MB): peak = 1860.793 ; gain = 0.000

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-207.446 | TNS=-97099.008 |
INFO: [Physopt 32-663] Processed net datapath_inst/core_register/r_reg_reg[3][30]_P_0.  Re-placed instance datapath_inst/core_register/r_reg_reg[3][30]_P
INFO: [Physopt 32-735] Processed net datapath_inst/core_register/r_reg_reg[3][30]_P_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-207.426 | TNS=-97098.993 |
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_reg_reg[3][30]_P_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net control_unit_inst/i_alu_opcode_datapath[0]. Replicated 3 times.
INFO: [Physopt 32-735] Processed net control_unit_inst/i_alu_opcode_datapath[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-207.273 | TNS=-96961.288 |
INFO: [Physopt 32-81] Processed net control_unit_inst/i_alu_opcode_datapath[0]_repN. Replicated 2 times.
INFO: [Physopt 32-735] Processed net control_unit_inst/i_alu_opcode_datapath[0]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-207.259 | TNS=-96948.686 |
INFO: [Physopt 32-81] Processed net control_unit_inst/i_alu_opcode_datapath[0]_repN. Replicated 1 times.
INFO: [Physopt 32-735] Processed net control_unit_inst/i_alu_opcode_datapath[0]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-207.232 | TNS=-96924.385 |
INFO: [Physopt 32-702] Processed net control_unit_inst/i_alu_opcode_datapath[0]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[3][30]_C_i_1_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net datapath_inst/r_reg[3][30]_C_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-207.225 | TNS=-96924.392 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 3 pins.
INFO: [Physopt 32-735] Processed net datapath_inst/r_reg[3][30]_C_i_1_n_0_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-207.219 | TNS=-96924.181 |
INFO: [Physopt 32-663] Processed net datapath_inst/core_register/r_reg_reg[0][30]_P_0.  Re-placed instance datapath_inst/core_register/r_reg_reg[0][30]_P
INFO: [Physopt 32-735] Processed net datapath_inst/core_register/r_reg_reg[0][30]_P_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-207.219 | TNS=-96924.130 |
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_reg_reg[0][30]_C_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[0][30]_C_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__5_5.  Re-placed instance datapath_inst/instruction_register/r_reg_reg[0][30]_LDC_i_2
INFO: [Physopt 32-735] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__5_5. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-207.215 | TNS=-96924.254 |
INFO: [Physopt 32-663] Processed net datapath_inst/core_register/r_reg_reg[1][30]_P_0.  Re-placed instance datapath_inst/core_register/r_reg_reg[1][30]_P
INFO: [Physopt 32-735] Processed net datapath_inst/core_register/r_reg_reg[1][30]_P_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-207.195 | TNS=-96924.232 |
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_reg_reg[1][30]_P_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[1][30]_C_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__5_21. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[30]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[30]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_alu_opcode_reg[1]_6[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[30]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__6_i_23_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__6_i_16_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__6_i_16_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-207.146 | TNS=-96923.897 |
INFO: [Physopt 32-710] Processed net datapath_inst/core_register/i__carry__6_i_23_n_0. Critical path length was reduced through logic transformation on cell datapath_inst/core_register/i__carry__6_i_23_comp.
INFO: [Physopt 32-735] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__6_i_16_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-207.112 | TNS=-96922.813 |
INFO: [Physopt 32-663] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__6_i_15_n_0.  Re-placed instance datapath_inst/core_register/r_reg_inferred__0/i__carry__6_i_15
INFO: [Physopt 32-735] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__6_i_15_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-207.076 | TNS=-96921.663 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 6 pins.
INFO: [Physopt 32-735] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__6_i_15_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-207.073 | TNS=-96921.562 |
INFO: [Physopt 32-663] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__6_i_16_n_0.  Re-placed instance datapath_inst/core_register/r_reg_inferred__0/i__carry__6_i_16_comp_1
INFO: [Physopt 32-735] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__6_i_16_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-207.021 | TNS=-96919.903 |
INFO: [Physopt 32-663] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__6_i_16_n_0.  Re-placed instance datapath_inst/core_register/r_reg_inferred__0/i__carry__6_i_16_comp_1
INFO: [Physopt 32-735] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__6_i_16_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-207.007 | TNS=-96919.452 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-735] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__6_i_16_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-206.991 | TNS=-96918.942 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 6 pins.
INFO: [Physopt 32-735] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__6_i_15_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-206.925 | TNS=-96916.825 |
INFO: [Physopt 32-81] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__6_i_15_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__6_i_15_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-206.907 | TNS=-96916.367 |
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__6_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net datapath_inst/r_reg[7][29]_C_i_1_n_0.  Re-placed instance datapath_inst/r_reg[7][29]_C_i_1
INFO: [Physopt 32-735] Processed net datapath_inst/r_reg[7][29]_C_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-206.896 | TNS=-96914.679 |
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__6_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net datapath_inst/r_reg[2][29]_C_i_1_n_0.  Re-placed instance datapath_inst/r_reg[2][29]_C_i_1
INFO: [Physopt 32-735] Processed net datapath_inst/r_reg[2][29]_C_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-206.891 | TNS=-96915.530 |
INFO: [Physopt 32-702] Processed net control_unit_inst/p_1_in[28]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_25. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net datapath_inst/core_register/r_data_reg[2]_25. Critical path length was reduced through logic transformation on cell datapath_inst/core_register/i__carry__6_i_9_comp.
INFO: [Physopt 32-735] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__6_i_16_n_0_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-206.887 | TNS=-96915.406 |
INFO: [Physopt 32-663] Processed net datapath_inst/r_reg[5][29]_C_i_1_n_0.  Re-placed instance datapath_inst/r_reg[5][29]_C_i_1
INFO: [Physopt 32-735] Processed net datapath_inst/r_reg[5][29]_C_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-206.876 | TNS=-96914.999 |
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[2][29]_C_i_1_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net datapath_inst/r_reg[2][29]_C_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-206.869 | TNS=-96914.962 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 9 pins.
INFO: [Physopt 32-735] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__6_i_15_n_0_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-206.863 | TNS=-96914.773 |
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[2][29]_C_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__5_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__5_56. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__5_56. Critical path length was reduced through logic transformation on cell datapath_inst/instruction_register/r_reg_reg[2][29]_LDC_i_2_comp.
INFO: [Physopt 32-735] Processed net control_unit_inst/r_rgf[29]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-206.830 | TNS=-96912.889 |
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[3][29]_C_i_1_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net datapath_inst/r_reg[3][29]_C_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-206.817 | TNS=-96912.481 |
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[3][29]_C_i_1_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__5_48. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__5_48. Critical path length was reduced through logic transformation on cell datapath_inst/instruction_register/r_reg_reg[3][29]_LDC_i_2_comp.
INFO: [Physopt 32-735] Processed net control_unit_inst/r_rgf[29]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-206.769 | TNS=-96910.007 |
INFO: [Physopt 32-663] Processed net datapath_inst/r_reg[0][29]_C_i_1_n_0.  Re-placed instance datapath_inst/r_reg[0][29]_C_i_1
INFO: [Physopt 32-735] Processed net datapath_inst/r_reg[0][29]_C_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-206.764 | TNS=-96909.069 |
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[4][29]_C_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__5_1.  Re-placed instance datapath_inst/instruction_register/r_reg_reg[4][29]_LDC_i_2
INFO: [Physopt 32-735] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__5_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-206.762 | TNS=-96908.479 |
INFO: [Physopt 32-663] Processed net datapath_inst/r_reg[6][29]_C_i_1_n_0.  Re-placed instance datapath_inst/r_reg[6][29]_C_i_1
INFO: [Physopt 32-735] Processed net datapath_inst/r_reg[6][29]_C_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-206.691 | TNS=-96905.678 |
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[1][29]_C_i_1_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net datapath_inst/r_reg[1][29]_C_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-206.678 | TNS=-96905.642 |
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[1][29]_C_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__5_20.  Re-placed instance datapath_inst/instruction_register/r_reg_reg[1][29]_LDC_i_2
INFO: [Physopt 32-735] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__5_20. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-206.620 | TNS=-96903.786 |
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[5][29]_C_i_1_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net datapath_inst/r_reg[5][29]_C_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-206.620 | TNS=-96902.790 |
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__5_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_alu_opcode_reg[1]_6[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__6_i_24_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__6_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[2][28]_C_i_1_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net datapath_inst/r_reg[2][28]_C_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-206.613 | TNS=-96901.160 |
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[2][28]_C_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__5_17. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__5_55. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__5_55. Critical path length was reduced through logic transformation on cell datapath_inst/instruction_register/r_reg_reg[2][28]_LDC_i_2_comp.
INFO: [Physopt 32-735] Processed net control_unit_inst/r_rgf[28]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-206.518 | TNS=-96894.299 |
INFO: [Physopt 32-81] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__6_i_18_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__6_i_18_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-206.505 | TNS=-96893.789 |
INFO: [Physopt 32-663] Processed net datapath_inst/r_reg[1][28]_C_i_1_n_0.  Re-placed instance datapath_inst/r_reg[1][28]_C_i_1
INFO: [Physopt 32-735] Processed net datapath_inst/r_reg[1][28]_C_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-206.501 | TNS=-96893.280 |
INFO: [Physopt 32-710] Processed net datapath_inst/core_register/i__carry__6_i_24_n_0. Critical path length was reduced through logic transformation on cell datapath_inst/core_register/i__carry__6_i_24_comp.
INFO: [Physopt 32-735] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__6_i_18_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-206.483 | TNS=-96892.123 |
INFO: [Physopt 32-663] Processed net datapath_inst/r_reg[0][28]_C_i_1_n_0.  Re-placed instance datapath_inst/r_reg[0][28]_C_i_1
INFO: [Physopt 32-735] Processed net datapath_inst/r_reg[0][28]_C_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-206.451 | TNS=-96889.649 |
INFO: [Physopt 32-663] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__6_i_18_n_0.  Re-placed instance datapath_inst/core_register/r_reg_inferred__0/i__carry__6_i_18_comp_1
INFO: [Physopt 32-735] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__6_i_18_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-206.342 | TNS=-96882.672 |
INFO: [Physopt 32-663] Processed net datapath_inst/r_reg[3][28]_C_i_1_n_0.  Re-placed instance datapath_inst/r_reg[3][28]_C_i_1
INFO: [Physopt 32-735] Processed net datapath_inst/r_reg[3][28]_C_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-206.320 | TNS=-96881.835 |
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[3][28]_C_i_1_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net datapath_inst/r_reg[3][28]_C_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-206.313 | TNS=-96880.314 |
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[3][28]_C_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__5_47.  Re-placed instance datapath_inst/instruction_register/r_reg_reg[3][28]_LDC_i_2
INFO: [Physopt 32-735] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__5_47. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-206.297 | TNS=-96878.874 |
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[1][28]_C_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__5_19.  Re-placed instance datapath_inst/instruction_register/r_reg_reg[1][28]_LDC_i_2
INFO: [Physopt 32-735] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__5_19. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-206.268 | TNS=-96876.989 |
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__5_47. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__5_47. Critical path length was reduced through logic transformation on cell datapath_inst/instruction_register/r_reg_reg[3][28]_LDC_i_2_comp.
INFO: [Physopt 32-735] Processed net control_unit_inst/r_rgf[28]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-206.244 | TNS=-96874.406 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__6_i_18_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-206.236 | TNS=-96873.890 |
INFO: [Physopt 32-663] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__5_19.  Re-placed instance datapath_inst/instruction_register/r_reg_reg[1][28]_LDC_i_2
INFO: [Physopt 32-735] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__5_19. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-206.219 | TNS=-96872.755 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__6_i_18_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-206.219 | TNS=-96872.755 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-735] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__5_19. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-206.203 | TNS=-96871.576 |
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[28]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_alu_opcode_reg[1]_6[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[28]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__5_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__5_i_23_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__5_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[7][26]_C_i_1_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net datapath_inst/r_reg[7][26]_C_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-206.196 | TNS=-96870.353 |
INFO: [Physopt 32-663] Processed net datapath_inst/r_reg[6][26]_C_i_1_n_0.  Re-placed instance datapath_inst/r_reg[6][26]_C_i_1
INFO: [Physopt 32-735] Processed net datapath_inst/r_reg[6][26]_C_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-206.196 | TNS=-96870.994 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 9 pins.
INFO: [Physopt 32-735] Processed net datapath_inst/r_reg[7][26]_C_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-206.182 | TNS=-96869.648 |
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[6][26]_C_i_1_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net datapath_inst/r_reg[6][26]_C_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-206.178 | TNS=-96868.636 |
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[6][26]_C_i_1_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__5_26. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__4_33. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__4_33. Critical path length was reduced through logic transformation on cell datapath_inst/instruction_register/r_reg_reg[6][26]_LDC_i_2_comp.
INFO: [Physopt 32-735] Processed net control_unit_inst/r_rgf[26]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-206.126 | TNS=-96862.743 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 9 pins.
INFO: [Physopt 32-735] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__5_i_16_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-206.064 | TNS=-96856.784 |
INFO: [Physopt 32-663] Processed net datapath_inst/r_reg[5][26]_C_i_1_n_0.  Re-placed instance datapath_inst/r_reg[5][26]_C_i_1
INFO: [Physopt 32-735] Processed net datapath_inst/r_reg[5][26]_C_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-206.042 | TNS=-96854.834 |
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__5_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net datapath_inst/r_reg[0][26]_C_i_1_n_0.  Re-placed instance datapath_inst/r_reg[0][26]_C_i_1
INFO: [Physopt 32-735] Processed net datapath_inst/r_reg[0][26]_C_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-206.042 | TNS=-96854.739 |
INFO: [Physopt 32-663] Processed net datapath_inst/r_reg[1][26]_C_i_1_n_0.  Re-placed instance datapath_inst/r_reg[1][26]_C_i_1
INFO: [Physopt 32-735] Processed net datapath_inst/r_reg[1][26]_C_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-205.964 | TNS=-96847.994 |
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[7][26]_C_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__4_24. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__4_24. Critical path length was reduced through logic transformation on cell datapath_inst/instruction_register/r_reg_reg[7][26]_LDC_i_2_comp.
INFO: [Physopt 32-735] Processed net control_unit_inst/r_rgf[26]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-205.964 | TNS=-96846.896 |
INFO: [Physopt 32-663] Processed net datapath_inst/r_reg[4][26]_C_i_1_n_0.  Re-placed instance datapath_inst/r_reg[4][26]_C_i_1
INFO: [Physopt 32-735] Processed net datapath_inst/r_reg[4][26]_C_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-205.956 | TNS=-96845.717 |
INFO: [Physopt 32-663] Processed net datapath_inst/r_reg[3][26]_C_i_1_n_0.  Re-placed instance datapath_inst/r_reg[3][26]_C_i_1
INFO: [Physopt 32-735] Processed net datapath_inst/r_reg[3][26]_C_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-205.943 | TNS=-96843.913 |
INFO: [Physopt 32-663] Processed net datapath_inst/r_reg[2][26]_C_i_1_n_0.  Re-placed instance datapath_inst/r_reg[2][26]_C_i_1
INFO: [Physopt 32-735] Processed net datapath_inst/r_reg[2][26]_C_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-205.919 | TNS=-96841.432 |
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[5][26]_C_i_1_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net datapath_inst/r_reg[5][26]_C_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-205.912 | TNS=-96839.707 |
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[5][26]_C_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__4_41.  Re-placed instance datapath_inst/instruction_register/r_reg_reg[5][26]_LDC_i_2
INFO: [Physopt 32-735] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__4_41. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-205.900 | TNS=-96838.514 |
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__4_41. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__4_41. Critical path length was reduced through logic transformation on cell datapath_inst/instruction_register/r_reg_reg[5][26]_LDC_i_2_comp.
INFO: [Physopt 32-735] Processed net control_unit_inst/r_rgf[26]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-205.839 | TNS=-96831.529 |
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[4][26]_C_i_1_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net datapath_inst/r_reg[4][26]_C_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-205.832 | TNS=-96830.838 |
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[4][26]_C_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__4_0.  Re-placed instance datapath_inst/instruction_register/r_reg_reg[4][26]_LDC_i_2
INFO: [Physopt 32-735] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__4_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-205.813 | TNS=-96829.055 |
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__4_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__4_0. Critical path length was reduced through logic transformation on cell datapath_inst/instruction_register/r_reg_reg[4][26]_LDC_i_2_comp.
INFO: [Physopt 32-735] Processed net control_unit_inst/r_rgf[26]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-205.785 | TNS=-96825.555 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 3 pins.
INFO: [Physopt 32-735] Processed net datapath_inst/r_reg[1][26]_C_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-205.750 | TNS=-96821.983 |
INFO: [Physopt 32-663] Processed net datapath_inst/r_reg[0][26]_C_i_1_n_0.  Re-placed instance datapath_inst/r_reg[0][26]_C_i_1
INFO: [Physopt 32-735] Processed net datapath_inst/r_reg[0][26]_C_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-205.743 | TNS=-96820.935 |
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[26]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_alu_opcode_reg[1]_5[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[26]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__5_i_24_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-601] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__5_i_19_n_0. Net driver datapath_inst/core_register/r_reg_inferred__0/i__carry__5_i_19 was replaced.
INFO: [Physopt 32-735] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__5_i_19_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-205.627 | TNS=-96804.644 |
INFO: [Physopt 32-663] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__5_i_19_n_0.  Re-placed instance datapath_inst/core_register/r_reg_inferred__0/i__carry__5_i_19
INFO: [Physopt 32-735] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__5_i_19_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-205.555 | TNS=-96795.426 |
INFO: [Physopt 32-601] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__5_i_18_n_0. Net driver datapath_inst/core_register/r_reg_inferred__0/i__carry__5_i_18 was replaced.
INFO: [Physopt 32-735] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__5_i_18_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-205.526 | TNS=-96791.715 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 9 pins.
INFO: [Physopt 32-735] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__5_i_18_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-205.482 | TNS=-96786.083 |
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__5_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net datapath_inst/r_reg[7][25]_C_i_1_n_0.  Re-placed instance datapath_inst/r_reg[7][25]_C_i_1
INFO: [Physopt 32-735] Processed net datapath_inst/r_reg[7][25]_C_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-205.477 | TNS=-96785.960 |
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[7][25]_C_i_1_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net datapath_inst/r_reg[7][25]_C_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-205.470 | TNS=-96784.723 |
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[7][25]_C_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__4_8. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__4_25. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[25]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[25]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_alu_opcode_reg[1]_5[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[25]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__5_i_25_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__5_i_20_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[2][24]_C_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__4_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__4_55. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__4_55. Critical path length was reduced through logic transformation on cell datapath_inst/instruction_register/r_reg_reg[2][24]_LDC_i_2_comp.
INFO: [Physopt 32-735] Processed net control_unit_inst/r_rgf[24]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-205.458 | TNS=-96782.336 |
INFO: [Physopt 32-663] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__5_i_21_n_0.  Re-placed instance datapath_inst/core_register/r_reg_inferred__0/i__carry__5_i_21
INFO: [Physopt 32-735] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__5_i_21_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-205.452 | TNS=-96781.376 |
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[1][24]_C_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__4_19. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__4_19. Critical path length was reduced through logic transformation on cell datapath_inst/instruction_register/r_reg_reg[1][24]_LDC_i_2_comp.
INFO: [Physopt 32-735] Processed net control_unit_inst/r_rgf[24]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-205.444 | TNS=-96779.258 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-735] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__5_i_21_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-205.418 | TNS=-96775.097 |
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[3][24]_C_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__4_47.  Re-placed instance datapath_inst/instruction_register/r_reg_reg[3][24]_LDC_i_2
INFO: [Physopt 32-735] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__4_47. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-205.343 | TNS=-96762.764 |
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__5_i_21_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net datapath_inst/r_reg[4][24]_C_i_1_n_0.  Re-placed instance datapath_inst/r_reg[4][24]_C_i_1
INFO: [Physopt 32-735] Processed net datapath_inst/r_reg[4][24]_C_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-205.342 | TNS=-96762.757 |
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[0][24]_C_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__4_3.  Re-placed instance datapath_inst/instruction_register/r_reg_reg[0][24]_LDC_i_2
INFO: [Physopt 32-735] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__4_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-205.308 | TNS=-96757.110 |
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__4_47. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__4_47. Critical path length was reduced through logic transformation on cell datapath_inst/instruction_register/r_reg_reg[3][24]_LDC_i_2_comp.
INFO: [Physopt 32-735] Processed net control_unit_inst/r_rgf[24]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-205.233 | TNS=-96744.370 |
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[7][24]_C_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__4_26. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__4_26. Critical path length was reduced through logic transformation on cell datapath_inst/instruction_register/r_reg_reg[7][24]_LDC_i_2_comp.
INFO: [Physopt 32-735] Processed net control_unit_inst/r_rgf[24]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-205.212 | TNS=-96739.888 |
INFO: [Physopt 32-663] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__4_3.  Re-placed instance datapath_inst/instruction_register/r_reg_reg[0][24]_LDC_i_2
INFO: [Physopt 32-735] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__4_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-205.202 | TNS=-96738.120 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__4_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-205.183 | TNS=-96734.715 |
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_alu_opcode_reg[1]_5[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__4_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__4_i_23_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__4_i_17_n_0.  Re-placed instance datapath_inst/core_register/r_reg_inferred__0/i__carry__4_i_17
INFO: [Physopt 32-735] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__4_i_17_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-205.143 | TNS=-96727.039 |
INFO: [Physopt 32-663] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__4_i_16_n_0.  Re-placed instance datapath_inst/core_register/r_reg_inferred__0/i__carry__4_i_16
INFO: [Physopt 32-735] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__4_i_16_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-205.106 | TNS=-96719.938 |
INFO: [Physopt 32-81] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__4_i_17_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__4_i_17_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-205.102 | TNS=-96719.210 |
INFO: [Physopt 32-710] Processed net datapath_inst/core_register/i__carry__4_i_23_n_0. Critical path length was reduced through logic transformation on cell datapath_inst/core_register/i__carry__4_i_23_comp.
INFO: [Physopt 32-735] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__4_i_17_n_0_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-205.048 | TNS=-96708.842 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-735] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__4_i_16_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-205.023 | TNS=-96704.040 |
INFO: [Physopt 32-663] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__4_i_17_n_0_repN.  Re-placed instance datapath_inst/core_register/r_reg_inferred__0/i__carry__4_i_17_replica_comp_1
INFO: [Physopt 32-735] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__4_i_17_n_0_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-204.843 | TNS=-96669.479 |
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__4_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net datapath_inst/r_reg[3][22]_C_i_1_n_0.  Re-placed instance datapath_inst/r_reg[3][22]_C_i_1
INFO: [Physopt 32-735] Processed net datapath_inst/r_reg[3][22]_C_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-204.834 | TNS=-96667.674 |
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__4_i_17_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net datapath_inst/r_reg[5][22]_C_i_1_n_0.  Re-placed instance datapath_inst/r_reg[5][22]_C_i_1
INFO: [Physopt 32-735] Processed net datapath_inst/r_reg[5][22]_C_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-204.823 | TNS=-96664.720 |
INFO: [Physopt 32-663] Processed net datapath_inst/r_reg[2][22]_C_i_1_n_0.  Re-placed instance datapath_inst/r_reg[2][22]_C_i_1
INFO: [Physopt 32-735] Processed net datapath_inst/r_reg[2][22]_C_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-204.758 | TNS=-96652.082 |
INFO: [Physopt 32-663] Processed net datapath_inst/r_reg[4][22]_C_i_1_n_0.  Re-placed instance datapath_inst/r_reg[4][22]_C_i_1
INFO: [Physopt 32-735] Processed net datapath_inst/r_reg[4][22]_C_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-204.703 | TNS=-96642.310 |
INFO: [Common 17-14] Message 'Physopt 32-619' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-663] Processed net datapath_inst/r_reg[6][22]_C_i_1_n_0.  Re-placed instance datapath_inst/r_reg[6][22]_C_i_1
INFO: [Physopt 32-735] Processed net datapath_inst/r_reg[6][22]_C_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-663] Processed net datapath_inst/r_reg[7][22]_C_i_1_n_0.  Re-placed instance datapath_inst/r_reg[7][22]_C_i_1
INFO: [Physopt 32-735] Processed net datapath_inst/r_reg[7][22]_C_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-663] Processed net datapath_inst/r_reg[3][22]_C_i_1_n_0.  Re-placed instance datapath_inst/r_reg[3][22]_C_i_1
INFO: [Physopt 32-735] Processed net datapath_inst/r_reg[3][22]_C_i_1_n_0. Optimization improves timing on the net.
INFO: [Common 17-14] Message 'Physopt 32-735' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[3][22]_C_i_1_n_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[0][22]_C_i_1_n_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[2][22]_C_i_1_n_0. Replicated 1 times.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 3 pins.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[2][22]_C_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__4_26. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__3_57. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__3_57. Critical path length was reduced through logic transformation on cell datapath_inst/instruction_register/r_reg_reg[2][22]_LDC_i_2_comp.
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[4][22]_C_i_1_n_0. Replicated 1 times.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[4][22]_C_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__3_0.  Re-placed instance datapath_inst/instruction_register/r_reg_reg[4][22]_LDC_i_2
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[3][22]_C_i_1_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__3_49.  Re-placed instance datapath_inst/instruction_register/r_reg_reg[3][22]_LDC_i_2
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[0][22]_C_i_1_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__3_5.  Re-placed instance datapath_inst/instruction_register/r_reg_reg[0][22]_LDC_i_2
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[5][22]_C_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__3_41.  Re-placed instance datapath_inst/instruction_register/r_reg_reg[5][22]_LDC_i_2
INFO: [Physopt 32-663] Processed net datapath_inst/r_reg[1][22]_C_i_1_n_0.  Re-placed instance datapath_inst/r_reg[1][22]_C_i_1
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__3_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__3_0. Critical path length was reduced through logic transformation on cell datapath_inst/instruction_register/r_reg_reg[4][22]_LDC_i_2_comp.
INFO: [Physopt 32-663] Processed net datapath_inst/r_reg[7][22]_C_i_1_n_0.  Re-placed instance datapath_inst/r_reg[7][22]_C_i_1
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__3_49. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__3_49. Critical path length was reduced through logic transformation on cell datapath_inst/instruction_register/r_reg_reg[3][22]_LDC_i_2_comp.
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[6][22]_C_i_1_n_0. Replicated 1 times.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[6][22]_C_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__3_33. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__3_33. Critical path length was reduced through logic transformation on cell datapath_inst/instruction_register/r_reg_reg[6][22]_LDC_i_2_comp.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[22]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_alu_opcode_reg[1]_4[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[22]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__4_i_24_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__4_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[2][21]_C_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__3_24. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__3_56. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__3_56. Critical path length was reduced through logic transformation on cell datapath_inst/instruction_register/r_reg_reg[2][21]_LDC_i_2_comp.
INFO: [Physopt 32-663] Processed net datapath_inst/r_reg[3][21]_C_i_1_n_0.  Re-placed instance datapath_inst/r_reg[3][21]_C_i_1
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[1][21]_C_i_1_n_0. Replicated 1 times.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[1][21]_C_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__3_20.  Re-placed instance datapath_inst/instruction_register/r_reg_reg[1][21]_LDC_i_2
INFO: [Physopt 32-601] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__4_i_19_n_0. Net driver datapath_inst/core_register/r_reg_inferred__0/i__carry__4_i_19 was replaced.
INFO: [Physopt 32-601] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__4_i_19_n_0. Net driver datapath_inst/core_register/r_reg_inferred__0/i__carry__4_i_19 was replaced.
INFO: [Physopt 32-663] Processed net datapath_inst/r_reg[0][21]_C_i_1_n_0.  Re-placed instance datapath_inst/r_reg[0][21]_C_i_1
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[3][21]_C_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__3_48.  Re-placed instance datapath_inst/instruction_register/r_reg_reg[3][21]_LDC_i_2
INFO: [Physopt 32-601] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__4_i_19_n_0. Net driver datapath_inst/core_register/r_reg_inferred__0/i__carry__4_i_19 was replaced.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 17 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 11 pins.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_alu_opcode_reg[1]_4[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__4_i_25_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__4_i_20_n_0.  Re-placed instance datapath_inst/core_register/r_reg_inferred__0/i__carry__4_i_20
INFO: [Physopt 32-663] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__4_i_21_n_0.  Re-placed instance datapath_inst/core_register/r_reg_inferred__0/i__carry__4_i_21
INFO: [Physopt 32-601] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__4_i_20_n_0. Net driver datapath_inst/core_register/r_reg_inferred__0/i__carry__4_i_20 was replaced.
INFO: [Physopt 32-710] Processed net datapath_inst/core_register/i__carry__4_i_25_n_0. Critical path length was reduced through logic transformation on cell datapath_inst/core_register/i__carry__4_i_25_comp.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__4_i_21_n_0_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net datapath_inst/r_reg[5][20]_C_i_1_n_0.  Re-placed instance datapath_inst/r_reg[5][20]_C_i_1
INFO: [Physopt 32-702] Processed net control_unit_inst/p_1_in[19]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_16. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__4_i_21_n_0.  Re-placed instance datapath_inst/core_register/r_reg_inferred__0/i__carry__4_i_21
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__4_i_20_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net datapath_inst/r_reg[2][20]_C_i_1_n_0.  Re-placed instance datapath_inst/r_reg[2][20]_C_i_1
INFO: [Physopt 32-663] Processed net datapath_inst/r_reg[6][20]_C_i_1_n_0.  Re-placed instance datapath_inst/r_reg[6][20]_C_i_1
INFO: [Physopt 32-663] Processed net datapath_inst/r_reg[4][20]_C_i_1_n_0.  Re-placed instance datapath_inst/r_reg[4][20]_C_i_1
INFO: [Physopt 32-663] Processed net datapath_inst/r_reg[1][20]_C_i_1_n_0.  Re-placed instance datapath_inst/r_reg[1][20]_C_i_1
INFO: [Physopt 32-710] Processed net datapath_inst/core_register/r_data_reg[2]_16. Critical path length was reduced through logic transformation on cell datapath_inst/core_register/i__carry__4_i_12_comp.
INFO: [Physopt 32-663] Processed net datapath_inst/r_reg[3][20]_C_i_1_n_0.  Re-placed instance datapath_inst/r_reg[3][20]_C_i_1
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[4][20]_C_i_1_n_0. Replicated 1 times.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[4][20]_C_i_1_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__3_25. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__3_2.  Re-placed instance datapath_inst/instruction_register/r_reg_reg[4][20]_LDC_i_2
INFO: [Physopt 32-663] Processed net datapath_inst/r_reg[0][20]_C_i_1_n_0.  Re-placed instance datapath_inst/r_reg[0][20]_C_i_1
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[2][20]_C_i_1_n_0. Replicated 1 times.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[2][20]_C_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__3_55. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__3_55. Critical path length was reduced through logic transformation on cell datapath_inst/instruction_register/r_reg_reg[2][20]_LDC_i_2_comp.
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[5][20]_C_i_1_n_0. Replicated 1 times.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 15 pins.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__3_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[20]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[20]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_alu_opcode_reg[1]_4[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[20]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__3_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__3_i_23_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__3_i_17_n_0.  Re-placed instance datapath_inst/core_register/r_reg_inferred__0/i__carry__3_i_17
INFO: [Physopt 32-663] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__3_i_16_n_0.  Re-placed instance datapath_inst/core_register/r_reg_inferred__0/i__carry__3_i_16
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-710] Processed net datapath_inst/core_register/i__carry__3_i_23_n_0. Critical path length was reduced through logic transformation on cell datapath_inst/core_register/i__carry__3_i_23_comp.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__3_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net datapath_inst/r_reg[2][18]_C_i_1_n_0.  Re-placed instance datapath_inst/r_reg[2][18]_C_i_1
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[2][18]_C_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__3_18. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__2_57.  Re-placed instance datapath_inst/instruction_register/r_reg_reg[2][18]_LDC_i_2
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__3_i_17_n_0_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net datapath_inst/r_reg[5][18]_C_i_1_n_0.  Re-placed instance datapath_inst/r_reg[5][18]_C_i_1
INFO: [Physopt 32-663] Processed net datapath_inst/r_reg[1][18]_C_i_1_n_0.  Re-placed instance datapath_inst/r_reg[1][18]_C_i_1
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 9 pins.
INFO: [Physopt 32-663] Processed net datapath_inst/r_reg[4][18]_C_i_1_n_0.  Re-placed instance datapath_inst/r_reg[4][18]_C_i_1
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[4][18]_C_i_1_n_0. Replicated 1 times.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 3 pins.
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[1][18]_C_i_1_n_0. Replicated 1 times.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[1][18]_C_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__2_21.  Re-placed instance datapath_inst/instruction_register/r_reg_reg[1][18]_LDC_i_2
INFO: [Physopt 32-663] Processed net datapath_inst/r_reg[6][18]_C_i_1_n_0.  Re-placed instance datapath_inst/r_reg[6][18]_C_i_1
INFO: [Physopt 32-663] Processed net datapath_inst/r_reg[3][18]_C_i_1_n_0.  Re-placed instance datapath_inst/r_reg[3][18]_C_i_1
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[4][18]_C_i_1_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__2_0.  Re-placed instance datapath_inst/instruction_register/r_reg_reg[4][18]_LDC_i_2
INFO: [Physopt 32-663] Processed net datapath_inst/r_reg[7][18]_C_i_1_n_0.  Re-placed instance datapath_inst/r_reg[7][18]_C_i_1
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[5][18]_C_i_1_n_0. Replicated 1 times.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[5][18]_C_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__2_41.  Re-placed instance datapath_inst/instruction_register/r_reg_reg[5][18]_LDC_i_2
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[0][18]_C_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__2_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__2_5. Critical path length was reduced through logic transformation on cell datapath_inst/instruction_register/r_reg_reg[0][18]_LDC_i_2_comp.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__2_57. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_alu_opcode_reg[1]_3[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__3_i_24_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__3_i_18_n_0.  Re-placed instance datapath_inst/core_register/r_reg_inferred__0/i__carry__3_i_18
INFO: [Physopt 32-702] Processed net control_unit_inst/p_1_in[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_13. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__3_i_19_n_0.  Re-placed instance datapath_inst/core_register/r_reg_inferred__0/i__carry__3_i_19
INFO: [Physopt 32-81] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__3_i_18_n_0. Replicated 1 times.
INFO: [Physopt 32-710] Processed net datapath_inst/core_register/i__carry__3_i_24_n_0. Critical path length was reduced through logic transformation on cell datapath_inst/core_register/i__carry__3_i_24_comp.
INFO: [Physopt 32-663] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__3_i_19_n_0.  Re-placed instance datapath_inst/core_register/r_reg_inferred__0/i__carry__3_i_19
INFO: [Physopt 32-663] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__3_i_18_n_0_repN.  Re-placed instance datapath_inst/core_register/r_reg_inferred__0/i__carry__3_i_18_replica
INFO: [Physopt 32-710] Processed net datapath_inst/core_register/r_data_reg[2]_13. Critical path length was reduced through logic transformation on cell datapath_inst/core_register/i__carry__3_i_11_comp.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__3_i_19_n_0_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net datapath_inst/r_reg[7][17]_C_i_1_n_0.  Re-placed instance datapath_inst/r_reg[7][17]_C_i_1
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__3_i_18_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net datapath_inst/r_reg[3][17]_C_i_1_n_0.  Re-placed instance datapath_inst/r_reg[3][17]_C_i_1
INFO: [Physopt 32-663] Processed net datapath_inst/r_reg[5][17]_C_i_1_n_0.  Re-placed instance datapath_inst/r_reg[5][17]_C_i_1
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 6 pins.
INFO: [Physopt 32-663] Processed net datapath_inst/r_reg[1][17]_C_i_1_n_0.  Re-placed instance datapath_inst/r_reg[1][17]_C_i_1
INFO: [Physopt 32-663] Processed net datapath_inst/r_reg[4][17]_C_i_1_n_0.  Re-placed instance datapath_inst/r_reg[4][17]_C_i_1
INFO: [Physopt 32-663] Processed net datapath_inst/r_reg[3][17]_C_i_1_n_0.  Re-placed instance datapath_inst/r_reg[3][17]_C_i_1
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[3][17]_C_i_1_n_0. Replicated 1 times.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[3][17]_C_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__2_24. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__2_48.  Re-placed instance datapath_inst/instruction_register/r_reg_reg[3][17]_LDC_i_2
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[2][17]_C_i_1_n_0. Replicated 1 times.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[2][17]_C_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__2_56.  Re-placed instance datapath_inst/instruction_register/r_reg_reg[2][17]_LDC_i_2
INFO: [Physopt 32-663] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__3_i_19_n_0.  Re-placed instance datapath_inst/core_register/r_reg_inferred__0/i__carry__3_i_19_comp_3
INFO: [Physopt 32-663] Processed net datapath_inst/r_reg[6][17]_C_i_1_n_0.  Re-placed instance datapath_inst/r_reg[6][17]_C_i_1
INFO: [Physopt 32-663] Processed net datapath_inst/r_reg[7][17]_C_i_1_n_0.  Re-placed instance datapath_inst/r_reg[7][17]_C_i_1
INFO: [Physopt 32-663] Processed net datapath_inst/r_reg[0][17]_C_i_1_n_0.  Re-placed instance datapath_inst/r_reg[0][17]_C_i_1
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[5][17]_C_i_1_n_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[5][17]_C_i_1_n_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[7][17]_C_i_1_n_0. Replicated 2 times.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[5][17]_C_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__2_40.  Re-placed instance datapath_inst/instruction_register/r_reg_reg[5][17]_LDC_i_2
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[7][17]_C_i_1_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__2_25. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__2_25. Critical path length was reduced through logic transformation on cell datapath_inst/instruction_register/r_reg_reg[7][17]_LDC_i_2_comp.
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[4][17]_C_i_1_n_0. Replicated 1 times.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 9 pins.
INFO: [Physopt 32-663] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__2_56.  Re-placed instance datapath_inst/instruction_register/r_reg_reg[2][17]_LDC_i_2
INFO: [Common 17-14] Message 'Physopt 32-663' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[1][17]_C_i_1_n_0. Replicated 1 times.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[4][17]_C_i_1_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[1][17]_C_i_1_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 9 pins.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__2_56. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__2_56. Critical path length was reduced through logic transformation on cell datapath_inst/instruction_register/r_reg_reg[2][17]_LDC_i_2_comp.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__2_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__2_1. Critical path length was reduced through logic transformation on cell datapath_inst/instruction_register/r_reg_reg[4][17]_LDC_i_2_comp.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[0][17]_C_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 15 pins.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__2_40. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_alu_opcode_reg[1]_3[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__3_i_25_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__3_i_20_n_0. Replicated 1 times.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-702] Processed net control_unit_inst/p_1_in[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__3_i_20_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[3][16]_C_i_1_n_0. Replicated 1 times.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[3][16]_C_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__2_13. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__3_i_21_n_0. Replicated 1 times.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_12. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[0][16]_C_i_1_n_0. Replicated 1 times.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 15 pins.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[0][16]_C_i_1_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net datapath_inst/core_register/i__carry__3_i_25_n_0. Critical path length was reduced through logic transformation on cell datapath_inst/core_register/i__carry__3_i_25_comp.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__2_47. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_alu_opcode_reg[1]_3[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__2_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__2_i_23_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 17 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__2_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__2_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[4][14]_C_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__2_22. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[7][14]_C_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__1_24. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__1_24. Critical path length was reduced through logic transformation on cell datapath_inst/instruction_register/r_reg_reg[7][14]_LDC_i_2_comp.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[0][14]_C_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__1_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__1_5. Critical path length was reduced through logic transformation on cell datapath_inst/instruction_register/r_reg_reg[0][14]_LDC_i_2_comp.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[2][14]_C_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__1_57. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_alu_opcode_reg[1]_2[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__2_i_24_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net datapath_inst/core_register/i__carry__2_i_24_n_0. Critical path length was reduced through logic transformation on cell datapath_inst/core_register/i__carry__2_i_24_comp.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__2_i_19_n_0_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[4][13]_C_i_1_n_0. Replicated 1 times.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[4][13]_C_i_1_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__1_24. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/p_1_in[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_9. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__1_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__1_1. Critical path length was reduced through logic transformation on cell datapath_inst/instruction_register/r_reg_reg[4][13]_LDC_i_2_comp.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__2_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[6][13]_C_i_1_n_0. Replicated 1 times.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-710] Processed net datapath_inst/core_register/r_data_reg[2]_9. Critical path length was reduced through logic transformation on cell datapath_inst/core_register/i__carry__2_i_11_comp.
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[7][13]_C_i_1_n_0. Replicated 1 times.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[7][13]_C_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__1_25. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_alu_opcode_reg[1]_2[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__2_i_25_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-601] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__2_i_20_n_0. Net driver datapath_inst/core_register/r_reg_inferred__0/i__carry__2_i_20 was replaced.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__2_i_20_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-601] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__2_i_21_n_0. Net driver datapath_inst/core_register/r_reg_inferred__0/i__carry__2_i_21 was replaced.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[0][12]_C_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__1_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__2_i_21_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[3][12]_C_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[6][12]_C_i_1_n_0. Replicated 1 times.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[2][12]_C_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__1_55. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__1_55. Critical path length was reduced through logic transformation on cell datapath_inst/instruction_register/r_reg_reg[2][12]_LDC_i_2_comp.
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[1][12]_C_i_1_n_0. Replicated 1 times.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[1][12]_C_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__1_19. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__1_19. Critical path length was reduced through logic transformation on cell datapath_inst/instruction_register/r_reg_reg[1][12]_LDC_i_2_comp.
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[4][12]_C_i_1_n_0. Replicated 1 times.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[4][12]_C_i_1_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[6][12]_C_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__1_31. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_alu_opcode_reg[1]_2[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__1_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__1_i_23_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 15 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 15 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__1_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[0][10]_C_i_1_n_0. Replicated 1 times.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__1_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[0][10]_C_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__1_10. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[3][10]_C_i_1_n_0. Replicated 1 times.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[3][10]_C_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[6][10]_C_i_1_n_0. Replicated 1 times.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[6][10]_C_i_1_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[7][10]_C_i_1_n_0. Replicated 1 times.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[7][10]_C_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__0_24. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_alu_opcode_reg[1]_1[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__1_i_24_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net datapath_inst/core_register/i__carry__1_i_24_n_0. Critical path length was reduced through logic transformation on cell datapath_inst/core_register/i__carry__1_i_24_comp.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__1_i_19_n_0_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/p_1_in[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[5][9]_C_i_1_n_0. Replicated 1 times.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 9 pins.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[6][9]_C_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__0_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__0_32. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__0_32. Critical path length was reduced through logic transformation on cell datapath_inst/instruction_register/r_reg_reg[6][9]_LDC_i_2_comp.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[5][9]_C_i_1_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-601] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__1_i_18_n_0. Net driver datapath_inst/core_register/r_reg_inferred__0/i__carry__1_i_18 was replaced.
INFO: [Physopt 32-601] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__1_i_18_n_0. Net driver datapath_inst/core_register/r_reg_inferred__0/i__carry__1_i_18 was replaced.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[7][9]_C_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__0_25. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__0_25. Critical path length was reduced through logic transformation on cell datapath_inst/instruction_register/r_reg_reg[7][9]_LDC_i_2_comp.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__1_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[3][9]_C_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[2][9]_C_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__0_56. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__0_56. Critical path length was reduced through logic transformation on cell datapath_inst/instruction_register/r_reg_reg[2][9]_LDC_i_2_comp.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__0_48. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__0_48. Critical path length was reduced through logic transformation on cell datapath_inst/instruction_register/r_reg_reg[3][9]_LDC_i_2_comp.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__0_40. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__0_40. Critical path length was reduced through logic transformation on cell datapath_inst/instruction_register/r_reg_reg[5][9]_LDC_i_2_comp.
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[0][9]_C_i_1_n_0. Replicated 1 times.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[0][9]_C_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_alu_opcode_reg[1]_1[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__1_i_25_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-601] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__1_i_20_n_0. Net driver datapath_inst/core_register/r_reg_inferred__0/i__carry__1_i_20 was replaced.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 28 pins.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__1_i_21_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 28 pins.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__1_i_20_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[6][8]_C_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__0_9. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[7][8]_C_i_1_n_0. Replicated 1 times.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 6 pins.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[7][8]_C_i_1_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__0_26. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_alu_opcode_reg[1]_1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__0_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__0_i_23_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__0_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__0_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[6][6]_C_i_1_n_0. Replicated 1 times.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 9 pins.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[4][6]_C_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__0_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[6][6]_C_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep_33. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_alu_opcode_reg[1]_0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__0_i_24_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 9 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 9 pins.
INFO: [Physopt 32-601] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__0_i_19_n_0. Net driver datapath_inst/core_register/r_reg_inferred__0/i__carry__0_i_19 was replaced.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 9 pins.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__0_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__0_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[6][5]_C_i_1_n_0. Replicated 1 times.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 6 pins.
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[7][5]_C_i_1_n_0. Replicated 1 times.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[7][5]_C_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep_8. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep_25. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_alu_opcode_reg[1]_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__0_i_25_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 9 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 9 pins.
INFO: [Physopt 32-601] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__0_i_21_n_0. Net driver datapath_inst/core_register/r_reg_inferred__0/i__carry__0_i_21 was replaced.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 9 pins.
INFO: [Physopt 32-601] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__0_i_21_n_0. Net driver datapath_inst/core_register/r_reg_inferred__0/i__carry__0_i_21 was replaced.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__0_i_20_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[0][4]_C_i_1_n_0. Replicated 1 times.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 9 pins.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__0_i_21_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[0][4]_C_i_1_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[6][4]_C_i_1_n_0. Replicated 1 times.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[6][4]_C_i_1_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep_31. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep_31. Critical path length was reduced through logic transformation on cell datapath_inst/instruction_register/r_reg_reg[6][4]_LDC_i_2_comp.
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[2][4]_C_i_1_n_0. Replicated 1 times.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[2][4]_C_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep_55. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep_55. Critical path length was reduced through logic transformation on cell datapath_inst/instruction_register/r_reg_reg[2][4]_LDC_i_2_comp.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[4][4]_C_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[3][4]_C_i_1_n_0. Replicated 1 times.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[3][4]_C_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[5][4]_C_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep_47. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep_47. Critical path length was reduced through logic transformation on cell datapath_inst/instruction_register/r_reg_reg[3][4]_LDC_i_2_comp.
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[7][4]_C_i_1_n_0. Replicated 1 times.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_alu_opcode_reg[1]_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_data_reg[8]_1[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net datapath_inst/instruction_register/r_data_reg[8]_1[2]. Critical path length was reduced through logic transformation on cell datapath_inst/instruction_register/i__carry_i_16_comp.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/DI[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry_i_22_n_0. Replicated 1 times.
INFO: [Physopt 32-710] Processed net datapath_inst/core_register/DI[2]. Critical path length was reduced through logic transformation on cell datapath_inst/core_register/i__carry_i_12_comp_1.
INFO: [Physopt 32-81] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry_i_21_n_0. Replicated 1 times.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry_i_21_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/o_bits_OBUF[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep_30. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_21. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_alu_opcode_reg[1][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_data_reg[8]_1[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net datapath_inst/instruction_register/r_data_reg[8]_1[1]. Critical path length was reduced through logic transformation on cell datapath_inst/instruction_register/i__carry_i_17_comp.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 6 pins.
INFO: [Physopt 32-81] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry_i_24_n_0. Replicated 1 times.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/DI[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry_i_23_n_0. Replicated 1 times.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry_i_24_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[7][1]_C_i_1_n_0. Replicated 1 times.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[7][1]_C_i_1_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_24. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_alu_input_reg[0]_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_data_reg[8]_1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net datapath_inst/instruction_register/r_data_reg[8]_1[0]. Critical path length was reduced through logic transformation on cell datapath_inst/instruction_register/i__carry_i_18_comp.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/DI[0]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-601] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry_i_25_n_0. Net driver datapath_inst/core_register/r_reg_inferred__0/i__carry_i_25 was replaced.
INFO: [Physopt 32-601] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry_i_25_n_0. Net driver datapath_inst/core_register/r_reg_inferred__0/i__carry_i_25 was replaced.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry_i_25_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[2][0]_C_i_1_n_0. Replicated 1 times.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[2][0]_C_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-81] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry_i_26_n_0. Replicated 1 times.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_55. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/flags/S[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_26. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_we_cr_reg_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[32]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__6_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__6_i_21_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__6_i_19_n_0. Replicated 1 times.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 15 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__6_i_20_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__6_i_19_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[2][31]_C_i_1_n_0. Replicated 1 times.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[2][31]_C_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/flags/r_data_reg[1]_LDC_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 6 pins.
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[3][31]_C_i_1_n_0. Replicated 1 times.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[3][31]_C_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__5_50. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/_inferred__1/i__carry__5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_alu_opcode_reg[1]_5[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_23. Optimizations did not improve timing on the net.
INFO: [Physopt 32-601] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__5_i_14_n_0. Net driver datapath_inst/core_register/r_reg_inferred__0/i__carry__5_i_14 was replaced.
INFO: [Physopt 32-710] Processed net datapath_inst/core_register/r_data_reg[2]_23. Critical path length was reduced through logic transformation on cell datapath_inst/core_register/i__carry__5_i_9_comp.
INFO: [Physopt 32-601] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__5_i_14_n_0. Net driver datapath_inst/core_register/r_reg_inferred__0/i__carry__5_i_14 was replaced.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 9 pins.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__5_i_15_n_0_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__5_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[7][27]_C_i_1_n_0. Replicated 1 times.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[7][27]_C_i_1_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__5_19. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__4_23. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[27]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[27]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/_inferred__1/i__carry__4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_alu_opcode_reg[1]_4[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 14 pins.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_19. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net datapath_inst/core_register/r_data_reg[2]_19. Critical path length was reduced through logic transformation on cell datapath_inst/core_register/i__carry__4_i_9_comp.
INFO: [Physopt 32-81] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__4_i_14_n_0. Replicated 1 times.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__4_i_14_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__4_i_15_n_0_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[4][23]_C_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__4_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[2][23]_C_i_1_n_0. Replicated 1 times.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[2][23]_C_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__3_58. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/_inferred__1/i__carry__3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_alu_opcode_reg[1]_3[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_15. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__3_i_14_n_0. Replicated 1 times.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__3_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__3_i_15_n_0. Replicated 1 times.
INFO: [Physopt 32-710] Processed net datapath_inst/core_register/r_data_reg[2]_15. Critical path length was reduced through logic transformation on cell datapath_inst/core_register/i__carry__3_i_9_comp.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[3][19]_C_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__3_23. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__3_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[1][19]_C_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[0][19]_C_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__2_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[19]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[19]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/_inferred__1/i__carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_alu_opcode_reg[1]_2[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-601] Processed net datapath_inst/core_register/r_data_reg[2]_11. Net driver datapath_inst/core_register/i__carry__2_i_9 was replaced.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 5 pins.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_11. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net datapath_inst/core_register/r_data_reg[2]_11. Critical path length was reduced through logic transformation on cell datapath_inst/core_register/i__carry__2_i_9_comp.
INFO: [Physopt 32-81] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__2_i_14_n_0. Replicated 1 times.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 6 pins.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__2_i_15_n_0_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__2_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[4][15]_C_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__2_27. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__1. Replicated 1 times.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[2][15]_C_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__1_58. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/_inferred__1/i__carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_alu_opcode_reg[1]_1[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-601] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__1_i_14_n_0. Net driver datapath_inst/core_register/r_reg_inferred__0/i__carry__1_i_14 was replaced.
INFO: [Physopt 32-710] Processed net datapath_inst/core_register/r_data_reg[2]_7. Critical path length was reduced through logic transformation on cell datapath_inst/core_register/i__carry__1_i_9_comp.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 15 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__1_i_15_n_0_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[4][11]_C_i_1_n_0. Replicated 1 times.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[4][11]_C_i_1_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__1_23. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[5][11]_C_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[7][11]_C_i_1_n_0. Replicated 2 times.
INFO: [Physopt 32-81] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__0. Replicated 1 times.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[7][11]_C_i_1_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__0_23. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/_inferred__1/i__carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_alu_opcode_reg[1]_0[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-601] Processed net datapath_inst/core_register/r_data_reg[2]_3. Net driver datapath_inst/core_register/i__carry__0_i_9 was replaced.
INFO: [Physopt 32-601] Processed net datapath_inst/core_register/r_data_reg[2]_3. Net driver datapath_inst/core_register/i__carry__0_i_9 was replaced.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net datapath_inst/core_register/r_data_reg[2]_3. Critical path length was reduced through logic transformation on cell datapath_inst/core_register/i__carry__0_i_9_comp.
INFO: [Physopt 32-81] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__0_i_14_n_0. Replicated 1 times.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__0_i_15_n_0_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[7][7]_C_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__0_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep_23. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/_inferred__1/i__carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_alu_opcode_reg[1][2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-601] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry_i_19_n_0. Net driver datapath_inst/core_register/r_reg_inferred__0/i__carry_i_19 was replaced.
INFO: [Physopt 32-601] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry_i_19_n_0. Net driver datapath_inst/core_register/r_reg_inferred__0/i__carry_i_19 was replaced.
INFO: [Physopt 32-601] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry_i_19_n_0. Net driver datapath_inst/core_register/r_reg_inferred__0/i__carry_i_19 was replaced.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[2][3]_C_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-81] Processed net datapath_inst/o_bits_OBUF[3]. Replicated 1 times.
INFO: [Physopt 32-702] Processed net datapath_inst/o_bits_OBUF[3]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[3][3]_C_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_22. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/flags/DI[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_reg_reg[5][30]_P_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_reg_reg[1][30]_P_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/i_alu_opcode_datapath[0]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[1][30]_C_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__5_21. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[30]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[30]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_alu_opcode_reg[1]_6[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[30]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__6_i_23_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__6_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[4][29]_C_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__5_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__5_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_alu_opcode_reg[1]_6[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__6_i_24_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__6_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[2][28]_C_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__5_17. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__5_55. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[28]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_alu_opcode_reg[1]_6[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[28]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__5_i_23_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 6 pins.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__5_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[1][26]_C_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__5_26. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 15 pins.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[3][26]_C_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[2][26]_C_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__4_57. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[26]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[26]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_alu_opcode_reg[1]_5[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[26]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__5_i_24_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__5_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[7][25]_C_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__4_24. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__4_25. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[25]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[25]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_alu_opcode_reg[1]_5[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[25]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__5_i_25_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__5_i_20_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[2][24]_C_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__4_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__4_55. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_alu_opcode_reg[1]_5[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__4_i_23_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__4_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[2][22]_C_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__4_26. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__3_57. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[22]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_alu_opcode_reg[1]_4[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[22]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__4_i_24_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__4_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[2][21]_C_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__3_24. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__3_56. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_alu_opcode_reg[1]_4[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__4_i_25_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__4_i_21_n_0_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[4][20]_C_i_1_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__3_25. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 6 pins.
INFO: [Common 17-14] Message 'Physopt 32-608' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[5][20]_C_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__4_i_20_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[6][20]_C_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__3_31. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[20]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[20]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_alu_opcode_reg[1]_4[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[20]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__3_i_23_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__3_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[2][18]_C_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__3_10. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__2_57. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_alu_opcode_reg[1]_3[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__3_i_24_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__3_i_19_n_0_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[5][17]_C_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__2_24. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__2_40. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_alu_opcode_reg[1]_3[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__3_i_25_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__3_i_20_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[3][16]_C_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__2_13. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__2_47. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_alu_opcode_reg[1]_3[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__2_i_23_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__2_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[2][14]_C_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__2_22. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__1_57. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_alu_opcode_reg[1]_2[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/p_1_in[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_9. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__2_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__2_i_24_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[1][13]_C_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__1_24. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__1_20. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_alu_opcode_reg[1]_2[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__2_i_25_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__2_i_20_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[0][12]_C_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__1_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__2_i_21_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[5][12]_C_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[4][12]_C_i_1_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__1_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_alu_opcode_reg[1]_2[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__1_i_23_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__1_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[7][10]_C_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__1_18. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__0_24. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_alu_opcode_reg[1]_1[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__1_i_24_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__1_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[1][9]_C_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__0_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[0][9]_C_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__1_i_19_n_0_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[6][9]_C_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__0_32. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_alu_opcode_reg[1]_1[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__1_i_25_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__1_i_21_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[7][8]_C_i_1_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__0_9. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__0_26. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_alu_opcode_reg[1]_1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__0_i_23_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__0_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__0_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[0][6]_C_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__0_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_alu_opcode_reg[1]_0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__0_i_24_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__0_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__0_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[3][5]_C_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep_28. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[7][5]_C_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep_25. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_alu_opcode_reg[1]_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__0_i_25_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__0_i_20_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[0][4]_C_i_1_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_alu_opcode_reg[1]_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/DI[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry_i_21_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/o_bits_OBUF[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep_30. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_21. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_alu_opcode_reg[1][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_data_reg[8]_1[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/DI[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry_i_24_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[7][1]_C_i_1_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_24. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_alu_input_reg[0]_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_data_reg[8]_1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/DI[0]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry_i_25_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[3][0]_C_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[0][0]_C_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/flags/S[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_30. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_we_cr_reg_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[32]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__6_i_21_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__6_i_19_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[3][31]_C_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/flags/r_data_reg[1]_LDC_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__5_50. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_alu_opcode_reg[1]_5[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_23. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__5_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[2][27]_C_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__5_19. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__4_58. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[27]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[27]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_alu_opcode_reg[1]_4[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_19. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__4_i_14_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[2][23]_C_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__4_23. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__3_58. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_alu_opcode_reg[1]_3[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_15. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__3_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[0][19]_C_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__3_23. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__2_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[19]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[19]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_alu_opcode_reg[1]_2[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_11. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__2_i_15_n_0_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[5][15]_C_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__2_27. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[4][15]_C_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__1_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_alu_opcode_reg[1]_1[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__1_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[3][11]_C_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__1_15. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__1_i_15_n_0_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[6][11]_C_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[4][11]_C_i_1_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_alu_opcode_reg[1]_0[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__0_i_15_n_0_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[7][7]_C_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__0_15. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[6][7]_C_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep_34. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_alu_opcode_reg[1][2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/o_bits_OBUF[3]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_22. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/flags/DI[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_reg_reg[5][30]_P_0. Optimizations did not improve timing on the net.
Phase 3 Critical Path Optimization | Checksum: 1b75dc3c2

Time (s): cpu = 00:04:59 ; elapsed = 00:03:09 . Memory (MB): peak = 1869.871 ; gain = 9.078

Phase 4 Critical Path Optimization
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_reg_reg[1][30]_P_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net control_unit_inst/i_alu_opcode_datapath[0]_repN. Replicated 1 times.
INFO: [Physopt 32-702] Processed net control_unit_inst/i_alu_opcode_datapath[0]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[1][30]_C_i_1_n_0. Replicated 1 times.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[1][30]_C_i_1_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__5_21. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[30]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[30]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_alu_opcode_reg[1]_6[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[30]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__6_i_23_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__6_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[4][29]_C_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__5_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__5_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_alu_opcode_reg[1]_6[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__6_i_24_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__6_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[2][28]_C_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__5_17. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__5_55. Replicated 1 times.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__5_55. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[28]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_alu_opcode_reg[1]_6[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[28]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__5_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__5_i_23_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__5_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[2][26]_C_i_1_n_0. Replicated 1 times.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[2][26]_C_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__5_26. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__4_57. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__4_57. Critical path length was reduced through logic transformation on cell datapath_inst/instruction_register/r_reg_reg[2][26]_LDC_i_2_comp.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[0][26]_C_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__4_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__4_5. Critical path length was reduced through logic transformation on cell datapath_inst/instruction_register/r_reg_reg[0][26]_LDC_i_2_comp.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__5_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[6][26]_C_i_1_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__4_33. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[26]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_alu_opcode_reg[1]_5[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[26]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__5_i_24_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__5_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[7][25]_C_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__4_8. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__4_25. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[25]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[25]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_alu_opcode_reg[1]_5[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[25]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__5_i_25_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-601] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__5_i_20_n_0. Net driver datapath_inst/core_register/r_reg_inferred__0/i__carry__5_i_20 was replaced.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__5_i_21_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[6][24]_C_i_1_n_0. Replicated 1 times.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[6][24]_C_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__4_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__4_31. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__4_31. Critical path length was reduced through logic transformation on cell datapath_inst/instruction_register/r_reg_reg[6][24]_LDC_i_2_comp.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__5_i_20_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[0][24]_C_i_1_n_0. Replicated 1 times.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[0][24]_C_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__4_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__4_3. Critical path length was reduced through logic transformation on cell datapath_inst/instruction_register/r_reg_reg[0][24]_LDC_i_2_comp.
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[4][24]_C_i_1_n_0. Replicated 1 times.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[5][24]_C_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[4][24]_C_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[3][24]_C_i_1_n_0. Replicated 1 times.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[3][24]_C_i_1_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__4_47. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_alu_opcode_reg[1]_5[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__4_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__4_i_23_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__4_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[2][22]_C_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__4_22. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__3_57. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[22]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_alu_opcode_reg[1]_4[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[22]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__4_i_24_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__4_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[2][21]_C_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__3_24. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__4_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[1][21]_C_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__3_20. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__3_20. Critical path length was reduced through logic transformation on cell datapath_inst/instruction_register/r_reg_reg[1][21]_LDC_i_2_comp.
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[0][21]_C_i_1_n_0. Replicated 1 times.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[0][21]_C_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__3_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__3_4. Critical path length was reduced through logic transformation on cell datapath_inst/instruction_register/r_reg_reg[0][21]_LDC_i_2_comp.
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[6][21]_C_i_1_n_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[7][21]_C_i_1_n_0. Replicated 1 times.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[7][21]_C_i_1_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__3_25. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__3_25. Critical path length was reduced through logic transformation on cell datapath_inst/instruction_register/r_reg_reg[7][21]_LDC_i_2_comp.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[6][21]_C_i_1_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__3_32. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__3_32. Critical path length was reduced through logic transformation on cell datapath_inst/instruction_register/r_reg_reg[6][21]_LDC_i_2_comp.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[3][21]_C_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__3_48. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__3_48. Critical path length was reduced through logic transformation on cell datapath_inst/instruction_register/r_reg_reg[3][21]_LDC_i_2_comp.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__3_56. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_alu_opcode_reg[1]_4[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__4_i_25_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__4_i_21_n_0_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[6][20]_C_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__3_25. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__3_31. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__3_31. Critical path length was reduced through logic transformation on cell datapath_inst/instruction_register/r_reg_reg[6][20]_LDC_i_2_comp.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[4][20]_C_i_1_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__3_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__3_2. Critical path length was reduced through logic transformation on cell datapath_inst/instruction_register/r_reg_reg[4][20]_LDC_i_2_comp.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__4_i_20_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[2][20]_C_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[3][20]_C_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[1][20]_C_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/p_1_in[19]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_16. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[0][20]_C_i_1_n_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[7][20]_C_i_1_n_0. Replicated 1 times.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[0][20]_C_i_1_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__3_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__3_3. Critical path length was reduced through logic transformation on cell datapath_inst/instruction_register/r_reg_reg[0][20]_LDC_i_2_comp.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[5][20]_C_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__3_39. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__3_39. Critical path length was reduced through logic transformation on cell datapath_inst/instruction_register/r_reg_reg[5][20]_LDC_i_2_comp.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__3_19. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__3_19. Critical path length was reduced through logic transformation on cell datapath_inst/instruction_register/r_reg_reg[1][20]_LDC_i_2_comp.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__3_55. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[20]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_alu_opcode_reg[1]_4[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[20]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__3_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__3_i_23_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__3_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[2][18]_C_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__3_26. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__2_57. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_alu_opcode_reg[1]_3[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__3_i_24_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__3_i_19_n_0_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[5][17]_C_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__2_24. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__2_40. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_alu_opcode_reg[1]_3[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__3_i_25_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__3_i_20_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[3][16]_C_i_1_n_0. Replicated 1 times.
INFO: [Common 17-14] Message 'Physopt 32-81' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[2][16]_C_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__2_13. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__2_55. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__2_55. Critical path length was reduced through logic transformation on cell datapath_inst/instruction_register/r_reg_reg[2][16]_LDC_i_2_comp.
INFO: [Physopt 32-702] Processed net control_unit_inst/p_1_in[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_12. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net datapath_inst/core_register/r_data_reg[2]_12. Critical path length was reduced through logic transformation on cell datapath_inst/core_register/i__carry__3_i_12_comp.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__3_i_21_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[3][16]_C_i_1_n_0_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__2_47. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__2_47. Critical path length was reduced through logic transformation on cell datapath_inst/instruction_register/r_reg_reg[3][16]_LDC_i_2_comp.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__3_i_21_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[1][16]_C_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__2_19. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__2_19. Critical path length was reduced through logic transformation on cell datapath_inst/instruction_register/r_reg_reg[1][16]_LDC_i_2_comp.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[0][16]_C_i_1_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[6][16]_C_i_1_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__2_31. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__2_31. Critical path length was reduced through logic transformation on cell datapath_inst/instruction_register/r_reg_reg[6][16]_LDC_i_2_comp.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[5][16]_C_i_1_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__2_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__2_3. Critical path length was reduced through logic transformation on cell datapath_inst/instruction_register/r_reg_reg[0][16]_LDC_i_2_comp.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[7][16]_C_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__2_26. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__2_26. Critical path length was reduced through logic transformation on cell datapath_inst/instruction_register/r_reg_reg[7][16]_LDC_i_2_comp.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[4][16]_C_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__2_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__2_2. Critical path length was reduced through logic transformation on cell datapath_inst/instruction_register/r_reg_reg[4][16]_LDC_i_2_comp.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__2_39. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__2_39. Critical path length was reduced through logic transformation on cell datapath_inst/instruction_register/r_reg_reg[5][16]_LDC_i_2_comp.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_alu_opcode_reg[1]_3[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__2_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__2_i_23_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__2_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[2][14]_C_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__2_26. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__1_57. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/p_1_in[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_alu_opcode_reg[1]_2[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__2_i_24_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__2_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[1][13]_C_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__1_24. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__1_20. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__1_20. Critical path length was reduced through logic transformation on cell datapath_inst/instruction_register/r_reg_reg[1][13]_LDC_i_2_comp.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__2_i_19_n_0_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[2][13]_C_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__1_56. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__1_56. Critical path length was reduced through logic transformation on cell datapath_inst/instruction_register/r_reg_reg[2][13]_LDC_i_2_comp.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[6][13]_C_i_1_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__1_32. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__1_32. Critical path length was reduced through logic transformation on cell datapath_inst/instruction_register/r_reg_reg[6][13]_LDC_i_2_comp.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[0][13]_C_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__1_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__1_4. Critical path length was reduced through logic transformation on cell datapath_inst/instruction_register/r_reg_reg[0][13]_LDC_i_2_comp.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[3][13]_C_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__1_48. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_alu_opcode_reg[1]_2[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__2_i_25_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__2_i_21_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[7][12]_C_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__1_21. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__1_26. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__1_26. Critical path length was reduced through logic transformation on cell datapath_inst/instruction_register/r_reg_reg[7][12]_LDC_i_2_comp.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__2_i_20_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[3][12]_C_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__1_47. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__1_47. Critical path length was reduced through logic transformation on cell datapath_inst/instruction_register/r_reg_reg[3][12]_LDC_i_2_comp.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[5][12]_C_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__1_39. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__1_39. Critical path length was reduced through logic transformation on cell datapath_inst/instruction_register/r_reg_reg[5][12]_LDC_i_2_comp.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[6][12]_C_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__1_31. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_alu_opcode_reg[1]_2[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__1_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__1_i_23_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__1_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[7][10]_C_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__1_10. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__0_24. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__0_24. Critical path length was reduced through logic transformation on cell datapath_inst/instruction_register/r_reg_reg[7][10]_LDC_i_2_comp.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[4][10]_C_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[5][10]_C_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__1_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[6][10]_C_i_1_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[0][10]_C_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__0_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_alu_opcode_reg[1]_1[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__1_i_24_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__1_i_19_n_0_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/p_1_in[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net datapath_inst/core_register/r_data_reg[2]_5. Critical path length was reduced through logic transformation on cell datapath_inst/core_register/i__carry__1_i_11_comp.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__1_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__1_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__1_i_19_n_0. Critical path length was reduced through logic transformation on cell datapath_inst/core_register/r_reg_inferred__0/i__carry__1_i_19_comp_4.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[0][9]_C_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__0_28. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__0_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__0_4. Critical path length was reduced through logic transformation on cell datapath_inst/instruction_register/r_reg_reg[0][9]_LDC_i_2_comp.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[6][9]_C_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__0_32. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_alu_opcode_reg[1]_1[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__1_i_25_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__1_i_21_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[7][8]_C_i_1_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__0_9. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__0_26. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_alu_opcode_reg[1]_1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__0_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__0_i_23_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__0_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[0][6]_C_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__0_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_alu_opcode_reg[1]_0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__0_i_24_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__0_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[7][5]_C_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep_28. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep_25. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep_25. Critical path length was reduced through logic transformation on cell datapath_inst/instruction_register/r_reg_reg[7][5]_LDC_i_2_comp.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__0_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[1][5]_C_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep_20. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep_20. Critical path length was reduced through logic transformation on cell datapath_inst/instruction_register/r_reg_reg[1][5]_LDC_i_2_comp.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[6][5]_C_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep_32. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_alu_opcode_reg[1]_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__0_i_25_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__0_i_20_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[0][4]_C_i_1_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep_9. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_alu_opcode_reg[1]_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/DI[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry_i_21_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/o_bits_OBUF[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep_30. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_21. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_alu_opcode_reg[1][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_data_reg[8]_1[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry_i_24_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[7][1]_C_i_1_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_24. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_alu_input_reg[0]_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_data_reg[8]_1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/DI[0]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry_i_25_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[0][0]_C_i_1_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/flags/S[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_30. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_we_cr_reg_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[32]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__6_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__6_i_21_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__6_i_19_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[3][31]_C_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/flags/r_data_reg[1]_LDC_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__5_50. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/_inferred__1/i__carry__5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_alu_opcode_reg[1]_5[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_23. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__5_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[2][27]_C_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__5_19. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__4_58. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[27]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[27]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/_inferred__1/i__carry__4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_alu_opcode_reg[1]_4[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_19. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__4_i_14_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[2][23]_C_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__4_23. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__3_58. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/_inferred__1/i__carry__3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_alu_opcode_reg[1]_3[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_15. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__3_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[0][19]_C_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__3_23. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__2_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[19]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[19]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/_inferred__1/i__carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_alu_opcode_reg[1]_2[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_11. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__2_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[2][15]_C_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__2_27. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__1_58. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/_inferred__1/i__carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_alu_opcode_reg[1]_1[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__1_i_15_n_0_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[4][11]_C_i_1_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__1_23. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/_inferred__1/i__carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_alu_opcode_reg[1]_0[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__0_i_15_n_0_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[6][7]_C_i_1_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__0_15. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep_34. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/_inferred__1/i__carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_alu_opcode_reg[1][2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/o_bits_OBUF[3]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_22_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/flags/DI[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_reg_reg[5][30]_P_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_reg_reg[1][30]_P_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/i_alu_opcode_datapath[0]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[1][30]_C_i_1_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__5_21. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[30]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[30]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_alu_opcode_reg[1]_6[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[30]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__6_i_23_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__6_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[4][29]_C_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__5_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__5_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_alu_opcode_reg[1]_6[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__6_i_24_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__6_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[2][28]_C_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__5_17. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__5_55. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[28]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_alu_opcode_reg[1]_6[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[28]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__5_i_23_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__5_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[6][26]_C_i_1_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__5_26. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__4_33. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[26]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_alu_opcode_reg[1]_5[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[26]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__5_i_24_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__5_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[7][25]_C_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__4_8. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__4_25. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[25]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[25]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_alu_opcode_reg[1]_5[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[25]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__5_i_25_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__5_i_20_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[3][24]_C_i_1_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__4_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__4_47. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_alu_opcode_reg[1]_5[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__4_i_23_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__4_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[2][22]_C_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__4_22. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__3_57. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[22]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_alu_opcode_reg[1]_4[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[22]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__4_i_24_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__4_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[2][21]_C_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__3_24. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__3_56. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_alu_opcode_reg[1]_4[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__4_i_25_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__4_i_20_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[2][20]_C_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__3_25. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__3_55. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[20]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_alu_opcode_reg[1]_4[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[20]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__3_i_23_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__3_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[2][18]_C_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__3_26. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__2_57. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_alu_opcode_reg[1]_3[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__3_i_24_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__3_i_19_n_0_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[5][17]_C_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__2_24. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__2_40. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_alu_opcode_reg[1]_3[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__3_i_25_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__3_i_20_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[2][16]_C_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__2_13. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__2_55. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_alu_opcode_reg[1]_3[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__2_i_23_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__2_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[2][14]_C_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__2_26. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__1_57. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_alu_opcode_reg[1]_2[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__2_i_24_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__2_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[3][13]_C_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__1_24. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[5][13]_C_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__2_i_19_n_0_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[7][13]_C_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__1_25. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_alu_opcode_reg[1]_2[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__2_i_25_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__2_i_21_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[6][12]_C_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__1_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__1_31. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_alu_opcode_reg[1]_2[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__1_i_23_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__1_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[0][10]_C_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__1_10. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__0_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_alu_opcode_reg[1]_1[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__1_i_24_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__1_i_19_n_0_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[6][9]_C_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__0_28. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__0_32. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_alu_opcode_reg[1]_1[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__1_i_25_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__1_i_21_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[7][8]_C_i_1_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__0_9. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__0_26. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_alu_opcode_reg[1]_1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__0_i_23_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__0_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[0][6]_C_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__0_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_alu_opcode_reg[1]_0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__0_i_24_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__0_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[6][5]_C_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep_28. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep_32. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_alu_opcode_reg[1]_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__0_i_25_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__0_i_20_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[0][4]_C_i_1_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep_9. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_alu_opcode_reg[1]_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/DI[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry_i_21_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/o_bits_OBUF[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep_30. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_21. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_alu_opcode_reg[1][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_data_reg[8]_1[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry_i_24_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[7][1]_C_i_1_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_24. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_alu_input_reg[0]_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_data_reg[8]_1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/DI[0]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry_i_25_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[0][0]_C_i_1_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/flags/S[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_30. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_we_cr_reg_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[32]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__6_i_21_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__6_i_19_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[3][31]_C_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/flags/r_data_reg[1]_LDC_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__5_50. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_alu_opcode_reg[1]_5[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_23. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__5_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[2][27]_C_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__5_19. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__4_58. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[27]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[27]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_alu_opcode_reg[1]_4[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_19. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__4_i_14_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[2][23]_C_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__4_23. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__3_58. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_alu_opcode_reg[1]_3[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_15. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__3_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[0][19]_C_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__3_23. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__2_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[19]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[19]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_alu_opcode_reg[1]_2[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_11. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__2_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[2][15]_C_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__2_27. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__1_58. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_alu_opcode_reg[1]_1[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__1_i_15_n_0_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[4][11]_C_i_1_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__1_23. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_alu_opcode_reg[1]_0[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry__0_i_15_n_0_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[6][7]_C_i_1_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__0_15. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep_34. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_alu_opcode_reg[1][2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_reg_inferred__0/i__carry_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/o_bits_OBUF[3]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_22_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/flags/DI[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_reg_reg[5][30]_P_0. Optimizations did not improve timing on the net.
Phase 4 Critical Path Optimization | Checksum: c578d9e4

Time (s): cpu = 00:07:40 ; elapsed = 00:04:52 . Memory (MB): peak = 1869.871 ; gain = 9.078
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 1869.871 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-179.252 | TNS=-82001.956 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |         28.194  |      15097.052  |          117  |              0  |                   740  |           0  |           2  |  00:04:52  |
|  Total          |         28.194  |      15097.052  |          117  |              0  |                   740  |           0  |           3  |  00:04:52  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1869.871 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 16f66d84c

Time (s): cpu = 00:07:40 ; elapsed = 00:04:53 . Memory (MB): peak = 1869.871 ; gain = 9.078
INFO: [Common 17-83] Releasing license: Implementation
2099 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:07:41 ; elapsed = 00:04:53 . Memory (MB): peak = 1869.871 ; gain = 14.781
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.269 . Memory (MB): peak = 1878.402 ; gain = 8.531
INFO: [Common 17-1381] The checkpoint 'C:/Users/aluno/Documents/cortex-m0-v3/cortex-m0/cortex_m0.runs/impl_1/top_layer_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 988e1eac ConstDB: 0 ShapeSum: 2b7cfcc8 RouteDB: 0
Post Restoration Checksum: NetGraph: 5a60a11d NumContArr: ef95926a Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 149f63387

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 1932.121 ; gain = 41.621

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 149f63387

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 1938.137 ; gain = 47.637

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 149f63387

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 1938.137 ; gain = 47.637
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1f7d28c64

Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 1944.738 ; gain = 54.238
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-175.692| TNS=-79783.269| WHS=-0.094 | THS=-3.900 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.590653 %
  Global Horizontal Routing Utilization  = 0.434972 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1983
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1659
  Number of Partially Routed Nets     = 324
  Number of Node Overlaps             = 1346

Phase 2 Router Initialization | Checksum: 227c26430

Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 1948.270 ; gain = 57.770

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 227c26430

Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 1948.270 ; gain = 57.770
Phase 3 Initial Routing | Checksum: 12f7a6c75

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1949.309 ; gain = 58.809
INFO: [Route 35-580] Design has 43 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+==================================================+
| Launch Setup Clock | Launch Hold Clock | Pin                                              |
+====================+===================+==================================================+
| sys_clk_pin        | sys_clk_pin       | datapath_inst/core_register/r_reg_reg[3][30]_P/D |
| sys_clk_pin        | sys_clk_pin       | datapath_inst/core_register/r_reg_reg[7][30]_P/D |
| sys_clk_pin        | sys_clk_pin       | datapath_inst/core_register/r_reg_reg[6][30]_P/D |
| sys_clk_pin        | sys_clk_pin       | datapath_inst/core_register/r_reg_reg[5][30]_C/D |
| sys_clk_pin        | sys_clk_pin       | datapath_inst/core_register/r_reg_reg[1][30]_C/D |
+--------------------+-------------------+--------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 769
 Number of Nodes with overlaps = 297
 Number of Nodes with overlaps = 126
 Number of Nodes with overlaps = 81
 Number of Nodes with overlaps = 46
 Number of Nodes with overlaps = 25
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-187.473| TNS=-85966.116| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 24d458ee4

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 1949.309 ; gain = 58.809

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 74
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-194.605| TNS=-91038.048| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 178a2fa07

Time (s): cpu = 00:00:34 ; elapsed = 00:00:29 . Memory (MB): peak = 1953.309 ; gain = 62.809
Phase 4 Rip-up And Reroute | Checksum: 178a2fa07

Time (s): cpu = 00:00:34 ; elapsed = 00:00:29 . Memory (MB): peak = 1953.309 ; gain = 62.809

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: fe5d55d2

Time (s): cpu = 00:00:34 ; elapsed = 00:00:29 . Memory (MB): peak = 1953.309 ; gain = 62.809
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-187.473| TNS=-85919.048| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 17afa90a5

Time (s): cpu = 00:00:36 ; elapsed = 00:00:30 . Memory (MB): peak = 1953.309 ; gain = 62.809

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 17afa90a5

Time (s): cpu = 00:00:36 ; elapsed = 00:00:30 . Memory (MB): peak = 1953.309 ; gain = 62.809
Phase 5 Delay and Skew Optimization | Checksum: 17afa90a5

Time (s): cpu = 00:00:36 ; elapsed = 00:00:30 . Memory (MB): peak = 1953.309 ; gain = 62.809

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 18453c061

Time (s): cpu = 00:00:36 ; elapsed = 00:00:31 . Memory (MB): peak = 1953.309 ; gain = 62.809
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-187.398| TNS=-85854.597| WHS=0.152  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 18453c061

Time (s): cpu = 00:00:36 ; elapsed = 00:00:31 . Memory (MB): peak = 1953.309 ; gain = 62.809
Phase 6 Post Hold Fix | Checksum: 18453c061

Time (s): cpu = 00:00:36 ; elapsed = 00:00:31 . Memory (MB): peak = 1953.309 ; gain = 62.809

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.71354 %
  Global Horizontal Routing Utilization  = 1.57215 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 46.8468%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 57.6577%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 48.5294%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 54.4118%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 18d4879bb

Time (s): cpu = 00:00:36 ; elapsed = 00:00:31 . Memory (MB): peak = 1953.309 ; gain = 62.809

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 18d4879bb

Time (s): cpu = 00:00:36 ; elapsed = 00:00:31 . Memory (MB): peak = 1953.309 ; gain = 62.809

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1030642be

Time (s): cpu = 00:00:36 ; elapsed = 00:00:31 . Memory (MB): peak = 1953.309 ; gain = 62.809

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-187.398| TNS=-85854.597| WHS=0.152  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1030642be

Time (s): cpu = 00:00:36 ; elapsed = 00:00:31 . Memory (MB): peak = 1953.309 ; gain = 62.809
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:36 ; elapsed = 00:00:31 . Memory (MB): peak = 1953.309 ; gain = 62.809

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
2118 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:32 . Memory (MB): peak = 1953.309 ; gain = 74.906
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.265 . Memory (MB): peak = 1965.129 ; gain = 11.820
INFO: [Common 17-1381] The checkpoint 'C:/Users/aluno/Documents/cortex-m0-v3/cortex-m0/cortex_m0.runs/impl_1/top_layer_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_layer_drc_routed.rpt -pb top_layer_drc_routed.pb -rpx top_layer_drc_routed.rpx
Command: report_drc -file top_layer_drc_routed.rpt -pb top_layer_drc_routed.pb -rpx top_layer_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/aluno/Documents/cortex-m0-v3/cortex-m0/cortex_m0.runs/impl_1/top_layer_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file top_layer_methodology_drc_routed.rpt -pb top_layer_methodology_drc_routed.pb -rpx top_layer_methodology_drc_routed.rpx
Command: report_methodology -file top_layer_methodology_drc_routed.rpt -pb top_layer_methodology_drc_routed.pb -rpx top_layer_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/aluno/Documents/cortex-m0-v3/cortex-m0/cortex_m0.runs/impl_1/top_layer_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1984.207 ; gain = 0.012
INFO: [runtcl-4] Executing : report_power -file top_layer_power_routed.rpt -pb top_layer_power_summary_routed.pb -rpx top_layer_power_routed.rpx
Command: report_power -file top_layer_power_routed.rpt -pb top_layer_power_summary_routed.pb -rpx top_layer_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
2130 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file top_layer_route_status.rpt -pb top_layer_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file top_layer_timing_summary_routed.rpt -pb top_layer_timing_summary_routed.pb -rpx top_layer_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_layer_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_layer_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_layer_bus_skew_routed.rpt -pb top_layer_bus_skew_routed.pb -rpx top_layer_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Mon Jan 15 06:54:32 2024...

*** Running vivado
    with args -log top_layer.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top_layer.tcl -notrace



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source top_layer.tcl -notrace
Command: open_checkpoint top_layer_routed.dcp
INFO: [Device 21-403] Loading part xc7z010clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 817.129 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 20 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.276 . Memory (MB): peak = 1520.375 ; gain = 9.129
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.277 . Memory (MB): peak = 1520.375 ; gain = 9.129
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1520.375 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2022.2 (64-bit) build 3671981
OpenCheckpoint Checksum | Checksum: 182cd9783
----- Checksum: PlaceDB: 814c632c ShapeSum: 2b7cfcc8 RouteDB: d604378f 
open_checkpoint: Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1520.375 ; gain = 1206.965
Command: write_bitstream -force top_layer.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC PDRC-153] Gated clock check: Net control_unit_inst/r_we_cr_reg_0 is a gated clock net sourced by a combinational pin control_unit_inst/r_data_reg[1]_LDC_i_1/O, cell control_unit_inst/r_data_reg[1]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/r_we_cr_reg_10 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[7][2]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[7][2]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/r_we_cr_reg_11 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[3][0]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[3][0]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/r_we_cr_reg_12 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[3][1]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[3][1]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/r_we_cr_reg_13 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[3][3]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[3][3]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/r_we_cr_reg_14 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[3][2]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[3][2]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/r_we_cr_reg_15 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[1][0]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[1][0]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/r_we_cr_reg_16 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[1][1]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[1][1]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/r_we_cr_reg_17 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[1][2]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[1][2]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/r_we_cr_reg_18 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[1][3]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[1][3]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/r_we_cr_reg_27 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[6][0]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[6][0]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/r_we_cr_reg_28 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[6][1]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[6][1]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/r_we_cr_reg_29 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[6][3]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[6][3]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/r_we_cr_reg_30 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[6][2]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[6][2]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/r_we_cr_reg_35 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[5][0]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[5][0]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/r_we_cr_reg_36 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[5][1]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[5][1]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/r_we_cr_reg_37 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[5][3]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[5][3]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/r_we_cr_reg_38 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[5][2]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[5][2]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/r_we_cr_reg_43 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[4][0]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[4][0]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/r_we_cr_reg_44 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[4][1]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[4][1]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/r_we_cr_reg_45 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[4][2]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[4][2]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/r_we_cr_reg_46 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[4][3]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[4][3]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/r_we_cr_reg_51 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[2][0]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[2][0]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/r_we_cr_reg_52 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[2][1]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[2][1]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/r_we_cr_reg_53 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[2][2]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[2][2]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/r_we_cr_reg_54 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[2][3]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[2][3]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/r_we_cr_reg_59 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[0][0]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[0][0]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/r_we_cr_reg_60 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[0][1]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[0][1]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/r_we_cr_reg_61 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[0][2]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[0][2]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/r_we_cr_reg_62 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[0][3]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[0][3]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/r_we_cr_reg_7 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[7][0]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[7][0]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/r_we_cr_reg_8 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[7][1]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[7][1]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/r_we_cr_reg_9 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[7][3]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[7][3]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/r_we_cr_reg_rep_10 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[7][7]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[7][7]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/r_we_cr_reg_rep_11 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[3][4]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[3][4]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/r_we_cr_reg_rep_12 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[3][5]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[3][5]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/r_we_cr_reg_rep_13 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[3][6]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[3][6]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/r_we_cr_reg_rep_14 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[3][7]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[3][7]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/r_we_cr_reg_rep_15 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[1][4]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[1][4]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/r_we_cr_reg_rep_16 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[1][5]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[1][5]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/r_we_cr_reg_rep_17 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[1][6]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[1][6]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/r_we_cr_reg_rep_18 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[1][7]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[1][7]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/r_we_cr_reg_rep_27 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[6][4]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[6][4]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/r_we_cr_reg_rep_28 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[6][5]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[6][5]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/r_we_cr_reg_rep_29 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[6][6]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[6][6]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/r_we_cr_reg_rep_30 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[6][7]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[6][7]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/r_we_cr_reg_rep_35 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[5][4]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[5][4]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/r_we_cr_reg_rep_36 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[5][5]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[5][5]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/r_we_cr_reg_rep_37 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[5][6]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[5][6]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/r_we_cr_reg_rep_38 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[5][7]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[5][7]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/r_we_cr_reg_rep_43 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[4][4]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[4][4]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/r_we_cr_reg_rep_44 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[4][5]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[4][5]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/r_we_cr_reg_rep_45 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[4][6]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[4][6]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/r_we_cr_reg_rep_46 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[4][7]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[4][7]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/r_we_cr_reg_rep_51 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[2][4]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[2][4]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/r_we_cr_reg_rep_52 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[2][5]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[2][5]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/r_we_cr_reg_rep_53 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[2][6]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[2][6]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/r_we_cr_reg_rep_54 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[2][7]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[2][7]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/r_we_cr_reg_rep_59 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[0][4]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[0][4]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/r_we_cr_reg_rep_60 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[0][5]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[0][5]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/r_we_cr_reg_rep_61 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[0][6]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[0][6]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/r_we_cr_reg_rep_62 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[0][7]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[0][7]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/r_we_cr_reg_rep_7 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[7][4]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[7][4]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/r_we_cr_reg_rep_8 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[7][5]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[7][5]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/r_we_cr_reg_rep_9 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[7][6]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[7][6]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/r_we_cr_reg_rep__0_10 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[7][11]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[7][11]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/r_we_cr_reg_rep__0_11 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[3][8]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[3][8]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/r_we_cr_reg_rep__0_12 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[3][9]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[3][9]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/r_we_cr_reg_rep__0_13 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[3][10]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[3][10]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/r_we_cr_reg_rep__0_14 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[3][11]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[3][11]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/r_we_cr_reg_rep__0_15 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[1][8]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[1][8]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/r_we_cr_reg_rep__0_16 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[1][9]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[1][9]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/r_we_cr_reg_rep__0_17 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[1][10]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[1][10]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/r_we_cr_reg_rep__0_18 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[1][11]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[1][11]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/r_we_cr_reg_rep__0_27 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[6][8]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[6][8]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/r_we_cr_reg_rep__0_28 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[6][9]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[6][9]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/r_we_cr_reg_rep__0_29 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[6][10]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[6][10]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/r_we_cr_reg_rep__0_30 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[6][11]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[6][11]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/r_we_cr_reg_rep__0_35 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[5][8]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[5][8]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/r_we_cr_reg_rep__0_36 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[5][9]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[5][9]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/r_we_cr_reg_rep__0_37 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[5][10]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[5][10]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/r_we_cr_reg_rep__0_38 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[5][11]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[5][11]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/r_we_cr_reg_rep__0_43 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[4][8]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[4][8]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/r_we_cr_reg_rep__0_44 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[4][9]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[4][9]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/r_we_cr_reg_rep__0_45 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[4][10]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[4][10]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/r_we_cr_reg_rep__0_46 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[4][11]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[4][11]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/r_we_cr_reg_rep__0_51 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[2][8]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[2][8]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/r_we_cr_reg_rep__0_52 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[2][9]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[2][9]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/r_we_cr_reg_rep__0_53 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[2][10]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[2][10]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/r_we_cr_reg_rep__0_54 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[2][11]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[2][11]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/r_we_cr_reg_rep__0_59 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[0][8]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[0][8]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/r_we_cr_reg_rep__0_60 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[0][9]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[0][9]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/r_we_cr_reg_rep__0_61 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[0][10]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[0][10]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/r_we_cr_reg_rep__0_62 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[0][11]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[0][11]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/r_we_cr_reg_rep__0_7 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[7][8]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[7][8]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/r_we_cr_reg_rep__0_8 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[7][9]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[7][9]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/r_we_cr_reg_rep__0_9 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[7][10]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[7][10]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/r_we_cr_reg_rep__1_10 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[7][15]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[7][15]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/r_we_cr_reg_rep__1_11 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[3][12]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[3][12]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/r_we_cr_reg_rep__1_12 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[3][13]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[3][13]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
INFO: [Common 17-14] Message 'DRC PDRC-153' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC ZPS7-1] PS7 block required: The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 258 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./top_layer.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 2003.055 ; gain = 482.680
INFO: [Common 17-206] Exiting Vivado at Mon Jan 15 06:59:28 2024...
