//Deviec:FT61F02X
//-----------------------Variable---------------------------------
//-----------------------Variable END---------------------------------
		ORG		0000H
		LJUMP 	0AH 			//0000 	380A
		ORG		0004H
		STR 	7EH 			//0004 	01FE
		SWAPR 	STATUS,0 		//0005 	0703
		STR 	70H 			//0006 	01F0
		LDR 	PCLATH,0 		//0007 	080A
		STR 	71H 			//0008 	01F1
		LJUMP 	50H 			//0009 	3850
		LJUMP 	0BH 			//000A 	380B
		CLRR 	STATUS 			//000B 	0103
		ORG		000CH
		LJUMP 	44H 			//000C 	3844

		//;TEST_61F02x_PWM345.C: 73: TRISC4 = 1;
		BSR 	STATUS,5 		//000D 	1A83
		BSR 	7H,4 			//000E 	1A07

		//;TEST_61F02x_PWM345.C: 74: TRISC3 = 1;
		BSR 	7H,3 			//000F 	1987

		//;TEST_61F02x_PWM345.C: 75: TRISC2 = 1;
		BSR 	7H,2 			//0010 	1907

		//;TEST_61F02x_PWM345.C: 77: PWM3CR0 = 0B00110010;
		LDWI 	32H 			//0011 	2A32
		BCR 	STATUS,5 		//0012 	1283
		BSR 	STATUS,6 		//0013 	1B03
		ORG		0014H
		STR 	FH 			//0014 	018F

		//;TEST_61F02x_PWM345.C: 82: PWM3CR1 = 0B10000000;
		LDWI 	80H 			//0015 	2A80
		STR 	10H 			//0016 	0190

		//;TEST_61F02x_PWM345.C: 89: TMR3H=0;
		CLRR 	DH 			//0017 	010D

		//;TEST_61F02x_PWM345.C: 90: T3CKDIV = 30;
		LDWI 	1EH 			//0018 	2A1E
		STR 	11H 			//0019 	0191

		//;TEST_61F02x_PWM345.C: 91: PR3L = 128;
		LDWI 	80H 			//001A 	2A80
		STR 	EH 			//001B 	018E
		ORG		001CH

		//;TEST_61F02x_PWM345.C: 93: PWM4CR0 = 0B00110010;
		LDWI 	32H 			//001C 	2A32
		STR 	15H 			//001D 	0195

		//;TEST_61F02x_PWM345.C: 98: PWM4CR1 = 0B10000000;
		LDWI 	80H 			//001E 	2A80
		STR 	16H 			//001F 	0196

		//;TEST_61F02x_PWM345.C: 105: TMR4H=0;
		CLRR 	13H 			//0020 	0113

		//;TEST_61F02x_PWM345.C: 106: T4CKDIV = 62;
		LDWI 	3EH 			//0021 	2A3E
		STR 	17H 			//0022 	0197

		//;TEST_61F02x_PWM345.C: 107: PR4L = 128;
		LDWI 	80H 			//0023 	2A80
		ORG		0024H
		STR 	14H 			//0024 	0194

		//;TEST_61F02x_PWM345.C: 109: PWM5CR0 = 0B00110010;
		LDWI 	32H 			//0025 	2A32
		STR 	1BH 			//0026 	019B

		//;TEST_61F02x_PWM345.C: 114: PWM5CR1 = 0B10000000;
		LDWI 	80H 			//0027 	2A80
		STR 	1CH 			//0028 	019C

		//;TEST_61F02x_PWM345.C: 121: TMR5H=0;
		CLRR 	19H 			//0029 	0119

		//;TEST_61F02x_PWM345.C: 122: T5CKDIV = 124;
		LDWI 	7CH 			//002A 	2A7C
		STR 	1DH 			//002B 	019D
		ORG		002CH

		//;TEST_61F02x_PWM345.C: 123: PR5L = 128;
		LDWI 	80H 			//002C 	2A80
		STR 	1AH 			//002D 	019A
		RET		 					//002E 	0004

		//;TEST_61F02x_PWM345.C: 45: OSCCON = 0B01110001;
		LDWI 	71H 			//002F 	2A71
		BSR 	STATUS,5 		//0030 	1A83
		STR 	FH 			//0031 	018F

		//;TEST_61F02x_PWM345.C: 46: INTCON = 0;
		CLRR 	INTCON 			//0032 	010B

		//;TEST_61F02x_PWM345.C: 47: PORTA = 0B00000000;
		BCR 	STATUS,5 		//0033 	1283
		ORG		0034H
		CLRR 	5H 			//0034 	0105

		//;TEST_61F02x_PWM345.C: 48: TRISA = 0B00000000;
		BSR 	STATUS,5 		//0035 	1A83
		CLRR 	5H 			//0036 	0105

		//;TEST_61F02x_PWM345.C: 49: PORTC = 0B00000000;
		BCR 	STATUS,5 		//0037 	1283
		CLRR 	7H 			//0038 	0107

		//;TEST_61F02x_PWM345.C: 50: TRISC = 0B00000000;
		BSR 	STATUS,5 		//0039 	1A83
		CLRR 	7H 			//003A 	0107

		//;TEST_61F02x_PWM345.C: 52: WPUA = 0B00000000;
		CLRR 	15H 			//003B 	0115
		ORG		003CH

		//;TEST_61F02x_PWM345.C: 53: WPUC = 0B00000000;
		CLRR 	8H 			//003C 	0108

		//;TEST_61F02x_PWM345.C: 54: OPTION = 0B00001000;
		LDWI 	8H 			//003D 	2A08
		STR 	1H 			//003E 	0181

		//;TEST_61F02x_PWM345.C: 55: MSCKCON = 0B00000000;
		BCR 	STATUS,5 		//003F 	1283
		CLRR 	1BH 			//0040 	011B

		//;TEST_61F02x_PWM345.C: 59: CMCON0 = 0B00000111;
		LDWI 	7H 			//0041 	2A07
		STR 	19H 			//0042 	0199
		RET		 					//0043 	0004
		ORG		0044H

		//;TEST_61F02x_PWM345.C: 133: POWER_INITIAL();
		LCALL 	2FH 			//0044 	302F

		//;TEST_61F02x_PWM345.C: 134: PWM_INITIAL();
		LCALL 	DH 			//0045 	300D

		//;TEST_61F02x_PWM345.C: 136: TMR3ON=1;
		BSR 	10H,2 			//0046 	1910

		//;TEST_61F02x_PWM345.C: 137: TMR4ON=1;
		BSR 	16H,2 			//0047 	1916

		//;TEST_61F02x_PWM345.C: 138: TMR5ON=1;
		BSR 	1CH,2 			//0048 	191C

		//;TEST_61F02x_PWM345.C: 139: TRISC4 = 0;
		BSR 	STATUS,5 		//0049 	1A83
		BCR 	STATUS,6 		//004A 	1303
		BCR 	7H,4 			//004B 	1207
		ORG		004CH

		//;TEST_61F02x_PWM345.C: 140: TRISC3 = 0;
		BCR 	7H,3 			//004C 	1187

		//;TEST_61F02x_PWM345.C: 141: TRISC2 = 0;
		BCR 	7H,2 			//004D 	1107

		//;TEST_61F02x_PWM345.C: 143: {
		//;TEST_61F02x_PWM345.C: 144: __nop();
		NOP		 					//004E 	0000
		LJUMP 	4EH 			//004F 	384E

		//;TEST_61F02x_PWM345.C: 35: __nop();
		NOP		 					//0050 	0000
		LDR 	71H,0 			//0051 	0871
		STR 	PCLATH 			//0052 	018A
		SWAPR 	70H,0 			//0053 	0770
		ORG		0054H
		STR 	STATUS 			//0054 	0183
		SWAPR 	7EH,1 			//0055 	07FE
		SWAPR 	7EH,0 			//0056 	077E
		RETI		 			//0057 	0009
			END
