# ðŸ—ï¸ Top-Level Testbench

This folder contains the **top-level SystemVerilog files** for running the UVM testbench.

**Contents:**
- `top.sv` â€“ Instantiates the DUT, golden models, and AXI interfaces.
- `test/` â€“ Contains UVM test classes, environment, agents, scoreboard, and coverage collector.

> This is the entry point for simulation.