<stg><name>dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config11></name>


<trans_list>

<trans id="219" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="236" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="237" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="238" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="239" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="240" from="6" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi6ELi1ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:0  br label %rewind_header

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="8" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0">
<![CDATA[
rewind_header:0  %do_init = phi i1 [ true, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi6ELi1ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0 ], [ false, %ReuseLoop ], [ true, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="do_init"/></StgValue>
</operation>

<operation id="9" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0">
<![CDATA[
rewind_header:1  %data_0_V_read14_rewind = phi i5 [ undef, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi6ELi1ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0 ], [ %data_0_V_read14_phi, %ReuseLoop ], [ undef, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="data_0_V_read14_rewind"/></StgValue>
</operation>

<operation id="10" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0">
<![CDATA[
rewind_header:2  %data_1_V_read15_rewind = phi i5 [ undef, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi6ELi1ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0 ], [ %data_1_V_read15_phi, %ReuseLoop ], [ undef, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="data_1_V_read15_rewind"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0">
<![CDATA[
rewind_header:3  %data_2_V_read16_rewind = phi i5 [ undef, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi6ELi1ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0 ], [ %data_2_V_read16_phi, %ReuseLoop ], [ undef, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="data_2_V_read16_rewind"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0">
<![CDATA[
rewind_header:4  %data_3_V_read17_rewind = phi i5 [ undef, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi6ELi1ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0 ], [ %data_3_V_read17_phi, %ReuseLoop ], [ undef, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="data_3_V_read17_rewind"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0">
<![CDATA[
rewind_header:5  %data_4_V_read18_rewind = phi i5 [ undef, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi6ELi1ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0 ], [ %data_4_V_read18_phi, %ReuseLoop ], [ undef, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="data_4_V_read18_rewind"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0">
<![CDATA[
rewind_header:6  %data_5_V_read19_rewind = phi i5 [ undef, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi6ELi1ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0 ], [ %data_5_V_read19_phi, %ReuseLoop ], [ undef, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="data_5_V_read19_rewind"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0">
<![CDATA[
rewind_header:7  %data_6_V_read20_rewind = phi i5 [ undef, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi6ELi1ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0 ], [ %data_6_V_read20_phi, %ReuseLoop ], [ undef, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="data_6_V_read20_rewind"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0">
<![CDATA[
rewind_header:8  %data_7_V_read21_rewind = phi i5 [ undef, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi6ELi1ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0 ], [ %data_7_V_read21_phi, %ReuseLoop ], [ undef, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="data_7_V_read21_rewind"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0">
<![CDATA[
rewind_header:9  %data_8_V_read22_rewind = phi i5 [ undef, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi6ELi1ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0 ], [ %data_8_V_read22_phi, %ReuseLoop ], [ undef, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="data_8_V_read22_rewind"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0">
<![CDATA[
rewind_header:10  %data_9_V_read23_rewind = phi i5 [ undef, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi6ELi1ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0 ], [ %data_9_V_read23_phi, %ReuseLoop ], [ undef, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="data_9_V_read23_rewind"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0">
<![CDATA[
rewind_header:11  %data_10_V_read24_rewind = phi i5 [ undef, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi6ELi1ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0 ], [ %data_10_V_read24_phi, %ReuseLoop ], [ undef, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="data_10_V_read24_rewind"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0">
<![CDATA[
rewind_header:12  %data_11_V_read25_rewind = phi i5 [ undef, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi6ELi1ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0 ], [ %data_11_V_read25_phi, %ReuseLoop ], [ undef, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="data_11_V_read25_rewind"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0">
<![CDATA[
rewind_header:13  %data_12_V_read26_rewind = phi i5 [ undef, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi6ELi1ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0 ], [ %data_12_V_read26_phi, %ReuseLoop ], [ undef, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="data_12_V_read26_rewind"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0">
<![CDATA[
rewind_header:14  %data_13_V_read27_rewind = phi i5 [ undef, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi6ELi1ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0 ], [ %data_13_V_read27_phi, %ReuseLoop ], [ undef, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="data_13_V_read27_rewind"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0">
<![CDATA[
rewind_header:15  %data_14_V_read28_rewind = phi i5 [ undef, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi6ELi1ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0 ], [ %data_14_V_read28_phi, %ReuseLoop ], [ undef, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="data_14_V_read28_rewind"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0">
<![CDATA[
rewind_header:16  %data_15_V_read29_rewind = phi i5 [ undef, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi6ELi1ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0 ], [ %data_15_V_read29_phi, %ReuseLoop ], [ undef, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="data_15_V_read29_rewind"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0">
<![CDATA[
rewind_header:17  %data_16_V_read30_rewind = phi i5 [ undef, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi6ELi1ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0 ], [ %data_16_V_read30_phi, %ReuseLoop ], [ undef, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="data_16_V_read30_rewind"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0">
<![CDATA[
rewind_header:18  %data_17_V_read31_rewind = phi i5 [ undef, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi6ELi1ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0 ], [ %data_17_V_read31_phi, %ReuseLoop ], [ undef, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="data_17_V_read31_rewind"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0">
<![CDATA[
rewind_header:19  %data_18_V_read32_rewind = phi i5 [ undef, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi6ELi1ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0 ], [ %data_18_V_read32_phi, %ReuseLoop ], [ undef, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="data_18_V_read32_rewind"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0">
<![CDATA[
rewind_header:20  %data_19_V_read33_rewind = phi i5 [ undef, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi6ELi1ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0 ], [ %data_19_V_read33_phi, %ReuseLoop ], [ undef, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="data_19_V_read33_rewind"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0">
<![CDATA[
rewind_header:21  %data_20_V_read34_rewind = phi i5 [ undef, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi6ELi1ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0 ], [ %data_20_V_read34_phi, %ReuseLoop ], [ undef, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="data_20_V_read34_rewind"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0">
<![CDATA[
rewind_header:22  %data_21_V_read35_rewind = phi i5 [ undef, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi6ELi1ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0 ], [ %data_21_V_read35_phi, %ReuseLoop ], [ undef, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="data_21_V_read35_rewind"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0">
<![CDATA[
rewind_header:23  %data_22_V_read36_rewind = phi i5 [ undef, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi6ELi1ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0 ], [ %data_22_V_read36_phi, %ReuseLoop ], [ undef, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="data_22_V_read36_rewind"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0">
<![CDATA[
rewind_header:24  %data_23_V_read37_rewind = phi i5 [ undef, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi6ELi1ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0 ], [ %data_23_V_read37_phi, %ReuseLoop ], [ undef, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="data_23_V_read37_rewind"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0">
<![CDATA[
rewind_header:25  %data_24_V_read38_rewind = phi i5 [ undef, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi6ELi1ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0 ], [ %data_24_V_read38_phi, %ReuseLoop ], [ undef, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="data_24_V_read38_rewind"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0">
<![CDATA[
rewind_header:26  %data_25_V_read39_rewind = phi i5 [ undef, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi6ELi1ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0 ], [ %data_25_V_read39_phi, %ReuseLoop ], [ undef, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="data_25_V_read39_rewind"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0">
<![CDATA[
rewind_header:27  %data_26_V_read40_rewind = phi i5 [ undef, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi6ELi1ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0 ], [ %data_26_V_read40_phi, %ReuseLoop ], [ undef, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="data_26_V_read40_rewind"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0">
<![CDATA[
rewind_header:28  %data_27_V_read41_rewind = phi i5 [ undef, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi6ELi1ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0 ], [ %data_27_V_read41_phi, %ReuseLoop ], [ undef, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="data_27_V_read41_rewind"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0">
<![CDATA[
rewind_header:29  %data_28_V_read42_rewind = phi i5 [ undef, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi6ELi1ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0 ], [ %data_28_V_read42_phi, %ReuseLoop ], [ undef, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="data_28_V_read42_rewind"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0">
<![CDATA[
rewind_header:30  %data_29_V_read43_rewind = phi i5 [ undef, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi6ELi1ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0 ], [ %data_29_V_read43_phi, %ReuseLoop ], [ undef, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="data_29_V_read43_rewind"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0">
<![CDATA[
rewind_header:31  %data_30_V_read44_rewind = phi i5 [ undef, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi6ELi1ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0 ], [ %data_30_V_read44_phi, %ReuseLoop ], [ undef, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="data_30_V_read44_rewind"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0">
<![CDATA[
rewind_header:32  %data_31_V_read45_rewind = phi i5 [ undef, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi6ELi1ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0 ], [ %data_31_V_read45_phi, %ReuseLoop ], [ undef, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="data_31_V_read45_rewind"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0">
<![CDATA[
rewind_header:33  %w_index13 = phi i4 [ 0, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi6ELi1ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0 ], [ %w_index, %ReuseLoop ], [ 0, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="w_index13"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
rewind_header:39  br i1 %do_init, label %rewind_init, label %ReuseLoop

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
rewind_init:0  %data_31_V_read_5 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %data_31_V_read)

]]></Node>
<StgValue><ssdm name="data_31_V_read_5"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
rewind_init:1  %data_30_V_read_4 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %data_30_V_read)

]]></Node>
<StgValue><ssdm name="data_30_V_read_4"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
rewind_init:2  %data_29_V_read43 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %data_29_V_read)

]]></Node>
<StgValue><ssdm name="data_29_V_read43"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
rewind_init:3  %data_28_V_read42 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %data_28_V_read)

]]></Node>
<StgValue><ssdm name="data_28_V_read42"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
rewind_init:4  %data_27_V_read41 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %data_27_V_read)

]]></Node>
<StgValue><ssdm name="data_27_V_read41"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
rewind_init:5  %data_26_V_read_5 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %data_26_V_read)

]]></Node>
<StgValue><ssdm name="data_26_V_read_5"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
rewind_init:6  %data_25_V_read_4 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %data_25_V_read)

]]></Node>
<StgValue><ssdm name="data_25_V_read_4"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
rewind_init:7  %data_24_V_read_4 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %data_24_V_read)

]]></Node>
<StgValue><ssdm name="data_24_V_read_4"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
rewind_init:8  %data_23_V_read_4 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %data_23_V_read)

]]></Node>
<StgValue><ssdm name="data_23_V_read_4"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
rewind_init:9  %data_22_V_read_6 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %data_22_V_read)

]]></Node>
<StgValue><ssdm name="data_22_V_read_6"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
rewind_init:10  %data_21_V_read_5 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %data_21_V_read)

]]></Node>
<StgValue><ssdm name="data_21_V_read_5"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
rewind_init:11  %data_20_V_read_4 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %data_20_V_read)

]]></Node>
<StgValue><ssdm name="data_20_V_read_4"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
rewind_init:12  %data_19_V_read33 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %data_19_V_read)

]]></Node>
<StgValue><ssdm name="data_19_V_read33"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
rewind_init:13  %data_18_V_read32 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %data_18_V_read)

]]></Node>
<StgValue><ssdm name="data_18_V_read32"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
rewind_init:14  %data_17_V_read31 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %data_17_V_read)

]]></Node>
<StgValue><ssdm name="data_17_V_read31"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
rewind_init:15  %data_16_V_read_5 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %data_16_V_read)

]]></Node>
<StgValue><ssdm name="data_16_V_read_5"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
rewind_init:16  %data_15_V_read_4 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %data_15_V_read)

]]></Node>
<StgValue><ssdm name="data_15_V_read_4"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
rewind_init:17  %data_14_V_read_4 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %data_14_V_read)

]]></Node>
<StgValue><ssdm name="data_14_V_read_4"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
rewind_init:18  %data_13_V_read_4 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %data_13_V_read)

]]></Node>
<StgValue><ssdm name="data_13_V_read_4"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
rewind_init:19  %data_12_V_read_6 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %data_12_V_read)

]]></Node>
<StgValue><ssdm name="data_12_V_read_6"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
rewind_init:20  %data_11_V_read_5 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %data_11_V_read)

]]></Node>
<StgValue><ssdm name="data_11_V_read_5"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
rewind_init:21  %data_10_V_read_4 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %data_10_V_read)

]]></Node>
<StgValue><ssdm name="data_10_V_read_4"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
rewind_init:22  %data_9_V_read23 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %data_9_V_read)

]]></Node>
<StgValue><ssdm name="data_9_V_read23"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
rewind_init:23  %data_8_V_read22 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %data_8_V_read)

]]></Node>
<StgValue><ssdm name="data_8_V_read22"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
rewind_init:24  %data_7_V_read21 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %data_7_V_read)

]]></Node>
<StgValue><ssdm name="data_7_V_read21"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
rewind_init:25  %data_6_V_read_5 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %data_6_V_read)

]]></Node>
<StgValue><ssdm name="data_6_V_read_5"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
rewind_init:26  %data_5_V_read_4 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %data_5_V_read)

]]></Node>
<StgValue><ssdm name="data_5_V_read_4"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
rewind_init:27  %data_4_V_read_5 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %data_4_V_read)

]]></Node>
<StgValue><ssdm name="data_4_V_read_5"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
rewind_init:28  %data_3_V_read_5 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %data_3_V_read)

]]></Node>
<StgValue><ssdm name="data_3_V_read_5"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
rewind_init:29  %data_2_V_read16 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %data_2_V_read)

]]></Node>
<StgValue><ssdm name="data_2_V_read16"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
rewind_init:30  %data_1_V_read15 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %data_1_V_read)

]]></Node>
<StgValue><ssdm name="data_1_V_read15"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
rewind_init:31  %data_0_V_read14 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %data_0_V_read)

]]></Node>
<StgValue><ssdm name="data_0_V_read14"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0">
<![CDATA[
rewind_init:32  br label %ReuseLoop

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
ReuseLoop:0  %data_0_V_read14_phi = phi i5 [ %data_0_V_read14, %rewind_init ], [ %data_0_V_read14_rewind, %rewind_header ]

]]></Node>
<StgValue><ssdm name="data_0_V_read14_phi"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
ReuseLoop:1  %data_1_V_read15_phi = phi i5 [ %data_1_V_read15, %rewind_init ], [ %data_1_V_read15_rewind, %rewind_header ]

]]></Node>
<StgValue><ssdm name="data_1_V_read15_phi"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
ReuseLoop:2  %data_2_V_read16_phi = phi i5 [ %data_2_V_read16, %rewind_init ], [ %data_2_V_read16_rewind, %rewind_header ]

]]></Node>
<StgValue><ssdm name="data_2_V_read16_phi"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
ReuseLoop:3  %data_3_V_read17_phi = phi i5 [ %data_3_V_read_5, %rewind_init ], [ %data_3_V_read17_rewind, %rewind_header ]

]]></Node>
<StgValue><ssdm name="data_3_V_read17_phi"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
ReuseLoop:4  %data_4_V_read18_phi = phi i5 [ %data_4_V_read_5, %rewind_init ], [ %data_4_V_read18_rewind, %rewind_header ]

]]></Node>
<StgValue><ssdm name="data_4_V_read18_phi"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
ReuseLoop:5  %data_5_V_read19_phi = phi i5 [ %data_5_V_read_4, %rewind_init ], [ %data_5_V_read19_rewind, %rewind_header ]

]]></Node>
<StgValue><ssdm name="data_5_V_read19_phi"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
ReuseLoop:6  %data_6_V_read20_phi = phi i5 [ %data_6_V_read_5, %rewind_init ], [ %data_6_V_read20_rewind, %rewind_header ]

]]></Node>
<StgValue><ssdm name="data_6_V_read20_phi"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
ReuseLoop:7  %data_7_V_read21_phi = phi i5 [ %data_7_V_read21, %rewind_init ], [ %data_7_V_read21_rewind, %rewind_header ]

]]></Node>
<StgValue><ssdm name="data_7_V_read21_phi"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
ReuseLoop:8  %data_8_V_read22_phi = phi i5 [ %data_8_V_read22, %rewind_init ], [ %data_8_V_read22_rewind, %rewind_header ]

]]></Node>
<StgValue><ssdm name="data_8_V_read22_phi"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
ReuseLoop:9  %data_9_V_read23_phi = phi i5 [ %data_9_V_read23, %rewind_init ], [ %data_9_V_read23_rewind, %rewind_header ]

]]></Node>
<StgValue><ssdm name="data_9_V_read23_phi"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
ReuseLoop:10  %data_10_V_read24_phi = phi i5 [ %data_10_V_read_4, %rewind_init ], [ %data_10_V_read24_rewind, %rewind_header ]

]]></Node>
<StgValue><ssdm name="data_10_V_read24_phi"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
ReuseLoop:11  %data_11_V_read25_phi = phi i5 [ %data_11_V_read_5, %rewind_init ], [ %data_11_V_read25_rewind, %rewind_header ]

]]></Node>
<StgValue><ssdm name="data_11_V_read25_phi"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
ReuseLoop:12  %data_12_V_read26_phi = phi i5 [ %data_12_V_read_6, %rewind_init ], [ %data_12_V_read26_rewind, %rewind_header ]

]]></Node>
<StgValue><ssdm name="data_12_V_read26_phi"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
ReuseLoop:13  %data_13_V_read27_phi = phi i5 [ %data_13_V_read_4, %rewind_init ], [ %data_13_V_read27_rewind, %rewind_header ]

]]></Node>
<StgValue><ssdm name="data_13_V_read27_phi"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
ReuseLoop:14  %data_14_V_read28_phi = phi i5 [ %data_14_V_read_4, %rewind_init ], [ %data_14_V_read28_rewind, %rewind_header ]

]]></Node>
<StgValue><ssdm name="data_14_V_read28_phi"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
ReuseLoop:15  %data_15_V_read29_phi = phi i5 [ %data_15_V_read_4, %rewind_init ], [ %data_15_V_read29_rewind, %rewind_header ]

]]></Node>
<StgValue><ssdm name="data_15_V_read29_phi"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
ReuseLoop:16  %data_16_V_read30_phi = phi i5 [ %data_16_V_read_5, %rewind_init ], [ %data_16_V_read30_rewind, %rewind_header ]

]]></Node>
<StgValue><ssdm name="data_16_V_read30_phi"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
ReuseLoop:17  %data_17_V_read31_phi = phi i5 [ %data_17_V_read31, %rewind_init ], [ %data_17_V_read31_rewind, %rewind_header ]

]]></Node>
<StgValue><ssdm name="data_17_V_read31_phi"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
ReuseLoop:18  %data_18_V_read32_phi = phi i5 [ %data_18_V_read32, %rewind_init ], [ %data_18_V_read32_rewind, %rewind_header ]

]]></Node>
<StgValue><ssdm name="data_18_V_read32_phi"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
ReuseLoop:19  %data_19_V_read33_phi = phi i5 [ %data_19_V_read33, %rewind_init ], [ %data_19_V_read33_rewind, %rewind_header ]

]]></Node>
<StgValue><ssdm name="data_19_V_read33_phi"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
ReuseLoop:20  %data_20_V_read34_phi = phi i5 [ %data_20_V_read_4, %rewind_init ], [ %data_20_V_read34_rewind, %rewind_header ]

]]></Node>
<StgValue><ssdm name="data_20_V_read34_phi"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
ReuseLoop:21  %data_21_V_read35_phi = phi i5 [ %data_21_V_read_5, %rewind_init ], [ %data_21_V_read35_rewind, %rewind_header ]

]]></Node>
<StgValue><ssdm name="data_21_V_read35_phi"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
ReuseLoop:22  %data_22_V_read36_phi = phi i5 [ %data_22_V_read_6, %rewind_init ], [ %data_22_V_read36_rewind, %rewind_header ]

]]></Node>
<StgValue><ssdm name="data_22_V_read36_phi"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
ReuseLoop:23  %data_23_V_read37_phi = phi i5 [ %data_23_V_read_4, %rewind_init ], [ %data_23_V_read37_rewind, %rewind_header ]

]]></Node>
<StgValue><ssdm name="data_23_V_read37_phi"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
ReuseLoop:24  %data_24_V_read38_phi = phi i5 [ %data_24_V_read_4, %rewind_init ], [ %data_24_V_read38_rewind, %rewind_header ]

]]></Node>
<StgValue><ssdm name="data_24_V_read38_phi"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
ReuseLoop:25  %data_25_V_read39_phi = phi i5 [ %data_25_V_read_4, %rewind_init ], [ %data_25_V_read39_rewind, %rewind_header ]

]]></Node>
<StgValue><ssdm name="data_25_V_read39_phi"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
ReuseLoop:26  %data_26_V_read40_phi = phi i5 [ %data_26_V_read_5, %rewind_init ], [ %data_26_V_read40_rewind, %rewind_header ]

]]></Node>
<StgValue><ssdm name="data_26_V_read40_phi"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
ReuseLoop:27  %data_27_V_read41_phi = phi i5 [ %data_27_V_read41, %rewind_init ], [ %data_27_V_read41_rewind, %rewind_header ]

]]></Node>
<StgValue><ssdm name="data_27_V_read41_phi"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
ReuseLoop:28  %data_28_V_read42_phi = phi i5 [ %data_28_V_read42, %rewind_init ], [ %data_28_V_read42_rewind, %rewind_header ]

]]></Node>
<StgValue><ssdm name="data_28_V_read42_phi"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
ReuseLoop:29  %data_29_V_read43_phi = phi i5 [ %data_29_V_read43, %rewind_init ], [ %data_29_V_read43_rewind, %rewind_header ]

]]></Node>
<StgValue><ssdm name="data_29_V_read43_phi"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
ReuseLoop:30  %data_30_V_read44_phi = phi i5 [ %data_30_V_read_4, %rewind_init ], [ %data_30_V_read44_rewind, %rewind_header ]

]]></Node>
<StgValue><ssdm name="data_30_V_read44_phi"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
ReuseLoop:31  %data_31_V_read45_phi = phi i5 [ %data_31_V_read_5, %rewind_init ], [ %data_31_V_read45_rewind, %rewind_header ]

]]></Node>
<StgValue><ssdm name="data_31_V_read45_phi"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="4">
<![CDATA[
ReuseLoop:37  %zext_ln76 = zext i4 %w_index13 to i64

]]></Node>
<StgValue><ssdm name="zext_ln76"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="4" op_0_bw="60" op_1_bw="64" op_2_bw="64">
<![CDATA[
ReuseLoop:38  %w11_V_addr = getelementptr [16 x i60]* @w11_V, i64 0, i64 %zext_ln76

]]></Node>
<StgValue><ssdm name="w11_V_addr"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="60" op_0_bw="4">
<![CDATA[
ReuseLoop:39  %w11_V_load = load i60* %w11_V_addr, align 8

]]></Node>
<StgValue><ssdm name="w11_V_load"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
ReuseLoop:116  %w_index = add i4 1, %w_index13

]]></Node>
<StgValue><ssdm name="w_index"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
ReuseLoop:117  %icmp_ln64 = icmp eq i4 %w_index13, -1

]]></Node>
<StgValue><ssdm name="icmp_ln64"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
ReuseLoop:119  br i1 %icmp_ln64, label %.preheader.i.0, label %rewind_header

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="0">
<![CDATA[
.preheader.i.0:6  br label %rewind_header

]]></Node>
<StgValue><ssdm name="br_ln280"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="115" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="5" op_0_bw="4">
<![CDATA[
ReuseLoop:32  %zext_ln64 = zext i4 %w_index13 to i5

]]></Node>
<StgValue><ssdm name="zext_ln64"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="5" op_0_bw="5" op_1_bw="5" op_2_bw="5" op_3_bw="5" op_4_bw="5" op_5_bw="5" op_6_bw="5" op_7_bw="5" op_8_bw="5" op_9_bw="5" op_10_bw="5" op_11_bw="5" op_12_bw="5" op_13_bw="5" op_14_bw="5" op_15_bw="5" op_16_bw="5" op_17_bw="5" op_18_bw="5" op_19_bw="5" op_20_bw="5" op_21_bw="5" op_22_bw="5" op_23_bw="5" op_24_bw="5" op_25_bw="5" op_26_bw="5" op_27_bw="5" op_28_bw="5" op_29_bw="5" op_30_bw="5" op_31_bw="5" op_32_bw="5" op_33_bw="5">
<![CDATA[
ReuseLoop:36  %phi_ln = call i5 @_ssdm_op_Mux.ap_auto.32i5.i5(i5 %data_0_V_read14_phi, i5 %data_1_V_read15_phi, i5 %data_2_V_read16_phi, i5 %data_3_V_read17_phi, i5 %data_4_V_read18_phi, i5 %data_5_V_read19_phi, i5 %data_6_V_read20_phi, i5 %data_7_V_read21_phi, i5 %data_8_V_read22_phi, i5 %data_9_V_read23_phi, i5 %data_10_V_read24_phi, i5 %data_11_V_read25_phi, i5 %data_12_V_read26_phi, i5 %data_13_V_read27_phi, i5 %data_14_V_read28_phi, i5 %data_15_V_read29_phi, i5 %data_15_V_read29_phi, i5 %data_15_V_read29_phi, i5 %data_15_V_read29_phi, i5 %data_15_V_read29_phi, i5 %data_15_V_read29_phi, i5 %data_15_V_read29_phi, i5 %data_15_V_read29_phi, i5 %data_15_V_read29_phi, i5 %data_15_V_read29_phi, i5 %data_15_V_read29_phi, i5 %data_15_V_read29_phi, i5 %data_15_V_read29_phi, i5 %data_15_V_read29_phi, i5 %data_15_V_read29_phi, i5 %data_15_V_read29_phi, i5 %data_15_V_read29_phi, i5 %zext_ln64)

]]></Node>
<StgValue><ssdm name="phi_ln"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="60" op_0_bw="4">
<![CDATA[
ReuseLoop:39  %w11_V_load = load i60* %w11_V_addr, align 8

]]></Node>
<StgValue><ssdm name="w11_V_load"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="6" op_0_bw="60">
<![CDATA[
ReuseLoop:40  %trunc_ln76 = trunc i60 %w11_V_load to i6

]]></Node>
<StgValue><ssdm name="trunc_ln76"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="11" op_0_bw="5">
<![CDATA[
ReuseLoop:41  %zext_ln1118 = zext i5 %phi_ln to i11

]]></Node>
<StgValue><ssdm name="zext_ln1118"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="11" op_0_bw="6">
<![CDATA[
ReuseLoop:42  %sext_ln1118 = sext i6 %trunc_ln76 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
ReuseLoop:43  %mul_ln1118 = mul i11 %sext_ln1118, %zext_ln1118

]]></Node>
<StgValue><ssdm name="mul_ln1118"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="5" op_0_bw="5" op_1_bw="1" op_2_bw="4">
<![CDATA[
ReuseLoop:45  %xor_ln = call i5 @_ssdm_op_BitConcatenate.i5.i1.i4(i1 true, i4 %w_index13)

]]></Node>
<StgValue><ssdm name="xor_ln"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="5" op_0_bw="5" op_1_bw="5" op_2_bw="5" op_3_bw="5" op_4_bw="5" op_5_bw="5" op_6_bw="5" op_7_bw="5" op_8_bw="5" op_9_bw="5" op_10_bw="5" op_11_bw="5" op_12_bw="5" op_13_bw="5" op_14_bw="5" op_15_bw="5" op_16_bw="5" op_17_bw="5" op_18_bw="5" op_19_bw="5" op_20_bw="5" op_21_bw="5" op_22_bw="5" op_23_bw="5" op_24_bw="5" op_25_bw="5" op_26_bw="5" op_27_bw="5" op_28_bw="5" op_29_bw="5" op_30_bw="5" op_31_bw="5" op_32_bw="5" op_33_bw="5">
<![CDATA[
ReuseLoop:46  %phi_ln76_s = call i5 @_ssdm_op_Mux.ap_auto.32i5.i5(i5 %data_31_V_read45_phi, i5 %data_31_V_read45_phi, i5 %data_31_V_read45_phi, i5 %data_31_V_read45_phi, i5 %data_31_V_read45_phi, i5 %data_31_V_read45_phi, i5 %data_31_V_read45_phi, i5 %data_31_V_read45_phi, i5 %data_31_V_read45_phi, i5 %data_31_V_read45_phi, i5 %data_31_V_read45_phi, i5 %data_31_V_read45_phi, i5 %data_31_V_read45_phi, i5 %data_31_V_read45_phi, i5 %data_31_V_read45_phi, i5 %data_31_V_read45_phi, i5 %data_16_V_read30_phi, i5 %data_17_V_read31_phi, i5 %data_18_V_read32_phi, i5 %data_19_V_read33_phi, i5 %data_20_V_read34_phi, i5 %data_21_V_read35_phi, i5 %data_22_V_read36_phi, i5 %data_23_V_read37_phi, i5 %data_24_V_read38_phi, i5 %data_25_V_read39_phi, i5 %data_26_V_read40_phi, i5 %data_27_V_read41_phi, i5 %data_28_V_read42_phi, i5 %data_29_V_read43_phi, i5 %data_30_V_read44_phi, i5 %data_31_V_read45_phi, i5 %xor_ln)

]]></Node>
<StgValue><ssdm name="phi_ln76_s"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="6" op_0_bw="6" op_1_bw="60" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:47  %tmp_s = call i6 @_ssdm_op_PartSelect.i6.i60.i32.i32(i60 %w11_V_load, i32 6, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="5" op_0_bw="5" op_1_bw="5" op_2_bw="5" op_3_bw="5" op_4_bw="5" op_5_bw="5" op_6_bw="5" op_7_bw="5" op_8_bw="5" op_9_bw="5" op_10_bw="5" op_11_bw="5" op_12_bw="5" op_13_bw="5" op_14_bw="5" op_15_bw="5" op_16_bw="5" op_17_bw="5" op_18_bw="5" op_19_bw="5" op_20_bw="5" op_21_bw="5" op_22_bw="5" op_23_bw="5" op_24_bw="5" op_25_bw="5" op_26_bw="5" op_27_bw="5" op_28_bw="5" op_29_bw="5" op_30_bw="5" op_31_bw="5" op_32_bw="5" op_33_bw="5">
<![CDATA[
ReuseLoop:55  %phi_ln76_125 = call i5 @_ssdm_op_Mux.ap_auto.32i5.i5(i5 %data_0_V_read14_phi, i5 %data_1_V_read15_phi, i5 %data_2_V_read16_phi, i5 %data_3_V_read17_phi, i5 %data_4_V_read18_phi, i5 %data_5_V_read19_phi, i5 %data_6_V_read20_phi, i5 %data_7_V_read21_phi, i5 %data_8_V_read22_phi, i5 %data_9_V_read23_phi, i5 %data_10_V_read24_phi, i5 %data_11_V_read25_phi, i5 %data_12_V_read26_phi, i5 %data_13_V_read27_phi, i5 %data_14_V_read28_phi, i5 %data_15_V_read29_phi, i5 %data_15_V_read29_phi, i5 %data_15_V_read29_phi, i5 %data_15_V_read29_phi, i5 %data_15_V_read29_phi, i5 %data_15_V_read29_phi, i5 %data_15_V_read29_phi, i5 %data_15_V_read29_phi, i5 %data_15_V_read29_phi, i5 %data_15_V_read29_phi, i5 %data_15_V_read29_phi, i5 %data_15_V_read29_phi, i5 %data_15_V_read29_phi, i5 %data_15_V_read29_phi, i5 %data_15_V_read29_phi, i5 %data_15_V_read29_phi, i5 %data_15_V_read29_phi, i5 %zext_ln64)

]]></Node>
<StgValue><ssdm name="phi_ln76_125"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="6" op_0_bw="6" op_1_bw="60" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:56  %tmp_125 = call i6 @_ssdm_op_PartSelect.i6.i60.i32.i32(i60 %w11_V_load, i32 12, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="11" op_0_bw="5">
<![CDATA[
ReuseLoop:57  %zext_ln1118_128 = zext i5 %phi_ln76_125 to i11

]]></Node>
<StgValue><ssdm name="zext_ln1118_128"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="11" op_0_bw="6">
<![CDATA[
ReuseLoop:58  %sext_ln1118_262 = sext i6 %tmp_125 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_262"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
ReuseLoop:59  %mul_ln1118_132 = mul i11 %sext_ln1118_262, %zext_ln1118_128

]]></Node>
<StgValue><ssdm name="mul_ln1118_132"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="5" op_0_bw="5" op_1_bw="5" op_2_bw="5" op_3_bw="5" op_4_bw="5" op_5_bw="5" op_6_bw="5" op_7_bw="5" op_8_bw="5" op_9_bw="5" op_10_bw="5" op_11_bw="5" op_12_bw="5" op_13_bw="5" op_14_bw="5" op_15_bw="5" op_16_bw="5" op_17_bw="5" op_18_bw="5" op_19_bw="5" op_20_bw="5" op_21_bw="5" op_22_bw="5" op_23_bw="5" op_24_bw="5" op_25_bw="5" op_26_bw="5" op_27_bw="5" op_28_bw="5" op_29_bw="5" op_30_bw="5" op_31_bw="5" op_32_bw="5" op_33_bw="5">
<![CDATA[
ReuseLoop:61  %phi_ln76_126 = call i5 @_ssdm_op_Mux.ap_auto.32i5.i5(i5 %data_31_V_read45_phi, i5 %data_31_V_read45_phi, i5 %data_31_V_read45_phi, i5 %data_31_V_read45_phi, i5 %data_31_V_read45_phi, i5 %data_31_V_read45_phi, i5 %data_31_V_read45_phi, i5 %data_31_V_read45_phi, i5 %data_31_V_read45_phi, i5 %data_31_V_read45_phi, i5 %data_31_V_read45_phi, i5 %data_31_V_read45_phi, i5 %data_31_V_read45_phi, i5 %data_31_V_read45_phi, i5 %data_31_V_read45_phi, i5 %data_31_V_read45_phi, i5 %data_16_V_read30_phi, i5 %data_17_V_read31_phi, i5 %data_18_V_read32_phi, i5 %data_19_V_read33_phi, i5 %data_20_V_read34_phi, i5 %data_21_V_read35_phi, i5 %data_22_V_read36_phi, i5 %data_23_V_read37_phi, i5 %data_24_V_read38_phi, i5 %data_25_V_read39_phi, i5 %data_26_V_read40_phi, i5 %data_27_V_read41_phi, i5 %data_28_V_read42_phi, i5 %data_29_V_read43_phi, i5 %data_30_V_read44_phi, i5 %data_31_V_read45_phi, i5 %xor_ln)

]]></Node>
<StgValue><ssdm name="phi_ln76_126"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="6" op_0_bw="6" op_1_bw="60" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:62  %tmp_126 = call i6 @_ssdm_op_PartSelect.i6.i60.i32.i32(i60 %w11_V_load, i32 18, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="5" op_0_bw="5" op_1_bw="5" op_2_bw="5" op_3_bw="5" op_4_bw="5" op_5_bw="5" op_6_bw="5" op_7_bw="5" op_8_bw="5" op_9_bw="5" op_10_bw="5" op_11_bw="5" op_12_bw="5" op_13_bw="5" op_14_bw="5" op_15_bw="5" op_16_bw="5" op_17_bw="5" op_18_bw="5" op_19_bw="5" op_20_bw="5" op_21_bw="5" op_22_bw="5" op_23_bw="5" op_24_bw="5" op_25_bw="5" op_26_bw="5" op_27_bw="5" op_28_bw="5" op_29_bw="5" op_30_bw="5" op_31_bw="5" op_32_bw="5" op_33_bw="5">
<![CDATA[
ReuseLoop:70  %phi_ln76_127 = call i5 @_ssdm_op_Mux.ap_auto.32i5.i5(i5 %data_0_V_read14_phi, i5 %data_1_V_read15_phi, i5 %data_2_V_read16_phi, i5 %data_3_V_read17_phi, i5 %data_4_V_read18_phi, i5 %data_5_V_read19_phi, i5 %data_6_V_read20_phi, i5 %data_7_V_read21_phi, i5 %data_8_V_read22_phi, i5 %data_9_V_read23_phi, i5 %data_10_V_read24_phi, i5 %data_11_V_read25_phi, i5 %data_12_V_read26_phi, i5 %data_13_V_read27_phi, i5 %data_14_V_read28_phi, i5 %data_15_V_read29_phi, i5 %data_15_V_read29_phi, i5 %data_15_V_read29_phi, i5 %data_15_V_read29_phi, i5 %data_15_V_read29_phi, i5 %data_15_V_read29_phi, i5 %data_15_V_read29_phi, i5 %data_15_V_read29_phi, i5 %data_15_V_read29_phi, i5 %data_15_V_read29_phi, i5 %data_15_V_read29_phi, i5 %data_15_V_read29_phi, i5 %data_15_V_read29_phi, i5 %data_15_V_read29_phi, i5 %data_15_V_read29_phi, i5 %data_15_V_read29_phi, i5 %data_15_V_read29_phi, i5 %zext_ln64)

]]></Node>
<StgValue><ssdm name="phi_ln76_127"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="6" op_0_bw="6" op_1_bw="60" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:71  %tmp_127 = call i6 @_ssdm_op_PartSelect.i6.i60.i32.i32(i60 %w11_V_load, i32 24, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="11" op_0_bw="5">
<![CDATA[
ReuseLoop:72  %zext_ln1118_130 = zext i5 %phi_ln76_127 to i11

]]></Node>
<StgValue><ssdm name="zext_ln1118_130"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="11" op_0_bw="6">
<![CDATA[
ReuseLoop:73  %sext_ln1118_266 = sext i6 %tmp_127 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_266"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
ReuseLoop:74  %mul_ln1118_134 = mul i11 %sext_ln1118_266, %zext_ln1118_130

]]></Node>
<StgValue><ssdm name="mul_ln1118_134"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="5" op_0_bw="5" op_1_bw="5" op_2_bw="5" op_3_bw="5" op_4_bw="5" op_5_bw="5" op_6_bw="5" op_7_bw="5" op_8_bw="5" op_9_bw="5" op_10_bw="5" op_11_bw="5" op_12_bw="5" op_13_bw="5" op_14_bw="5" op_15_bw="5" op_16_bw="5" op_17_bw="5" op_18_bw="5" op_19_bw="5" op_20_bw="5" op_21_bw="5" op_22_bw="5" op_23_bw="5" op_24_bw="5" op_25_bw="5" op_26_bw="5" op_27_bw="5" op_28_bw="5" op_29_bw="5" op_30_bw="5" op_31_bw="5" op_32_bw="5" op_33_bw="5">
<![CDATA[
ReuseLoop:76  %phi_ln76_128 = call i5 @_ssdm_op_Mux.ap_auto.32i5.i5(i5 %data_31_V_read45_phi, i5 %data_31_V_read45_phi, i5 %data_31_V_read45_phi, i5 %data_31_V_read45_phi, i5 %data_31_V_read45_phi, i5 %data_31_V_read45_phi, i5 %data_31_V_read45_phi, i5 %data_31_V_read45_phi, i5 %data_31_V_read45_phi, i5 %data_31_V_read45_phi, i5 %data_31_V_read45_phi, i5 %data_31_V_read45_phi, i5 %data_31_V_read45_phi, i5 %data_31_V_read45_phi, i5 %data_31_V_read45_phi, i5 %data_31_V_read45_phi, i5 %data_16_V_read30_phi, i5 %data_17_V_read31_phi, i5 %data_18_V_read32_phi, i5 %data_19_V_read33_phi, i5 %data_20_V_read34_phi, i5 %data_21_V_read35_phi, i5 %data_22_V_read36_phi, i5 %data_23_V_read37_phi, i5 %data_24_V_read38_phi, i5 %data_25_V_read39_phi, i5 %data_26_V_read40_phi, i5 %data_27_V_read41_phi, i5 %data_28_V_read42_phi, i5 %data_29_V_read43_phi, i5 %data_30_V_read44_phi, i5 %data_31_V_read45_phi, i5 %xor_ln)

]]></Node>
<StgValue><ssdm name="phi_ln76_128"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="6" op_0_bw="6" op_1_bw="60" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:77  %tmp_128 = call i6 @_ssdm_op_PartSelect.i6.i60.i32.i32(i60 %w11_V_load, i32 30, i32 35)

]]></Node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="5" op_0_bw="5" op_1_bw="5" op_2_bw="5" op_3_bw="5" op_4_bw="5" op_5_bw="5" op_6_bw="5" op_7_bw="5" op_8_bw="5" op_9_bw="5" op_10_bw="5" op_11_bw="5" op_12_bw="5" op_13_bw="5" op_14_bw="5" op_15_bw="5" op_16_bw="5" op_17_bw="5" op_18_bw="5" op_19_bw="5" op_20_bw="5" op_21_bw="5" op_22_bw="5" op_23_bw="5" op_24_bw="5" op_25_bw="5" op_26_bw="5" op_27_bw="5" op_28_bw="5" op_29_bw="5" op_30_bw="5" op_31_bw="5" op_32_bw="5" op_33_bw="5">
<![CDATA[
ReuseLoop:85  %phi_ln76_129 = call i5 @_ssdm_op_Mux.ap_auto.32i5.i5(i5 %data_0_V_read14_phi, i5 %data_1_V_read15_phi, i5 %data_2_V_read16_phi, i5 %data_3_V_read17_phi, i5 %data_4_V_read18_phi, i5 %data_5_V_read19_phi, i5 %data_6_V_read20_phi, i5 %data_7_V_read21_phi, i5 %data_8_V_read22_phi, i5 %data_9_V_read23_phi, i5 %data_10_V_read24_phi, i5 %data_11_V_read25_phi, i5 %data_12_V_read26_phi, i5 %data_13_V_read27_phi, i5 %data_14_V_read28_phi, i5 %data_15_V_read29_phi, i5 %data_15_V_read29_phi, i5 %data_15_V_read29_phi, i5 %data_15_V_read29_phi, i5 %data_15_V_read29_phi, i5 %data_15_V_read29_phi, i5 %data_15_V_read29_phi, i5 %data_15_V_read29_phi, i5 %data_15_V_read29_phi, i5 %data_15_V_read29_phi, i5 %data_15_V_read29_phi, i5 %data_15_V_read29_phi, i5 %data_15_V_read29_phi, i5 %data_15_V_read29_phi, i5 %data_15_V_read29_phi, i5 %data_15_V_read29_phi, i5 %data_15_V_read29_phi, i5 %zext_ln64)

]]></Node>
<StgValue><ssdm name="phi_ln76_129"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="6" op_0_bw="6" op_1_bw="60" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:86  %tmp_129 = call i6 @_ssdm_op_PartSelect.i6.i60.i32.i32(i60 %w11_V_load, i32 36, i32 41)

]]></Node>
<StgValue><ssdm name="tmp_129"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="11" op_0_bw="5">
<![CDATA[
ReuseLoop:87  %zext_ln1118_132 = zext i5 %phi_ln76_129 to i11

]]></Node>
<StgValue><ssdm name="zext_ln1118_132"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="11" op_0_bw="6">
<![CDATA[
ReuseLoop:88  %sext_ln1118_270 = sext i6 %tmp_129 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_270"/></StgValue>
</operation>

<operation id="143" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
ReuseLoop:89  %mul_ln1118_136 = mul i11 %sext_ln1118_270, %zext_ln1118_132

]]></Node>
<StgValue><ssdm name="mul_ln1118_136"/></StgValue>
</operation>

<operation id="144" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="5" op_0_bw="5" op_1_bw="5" op_2_bw="5" op_3_bw="5" op_4_bw="5" op_5_bw="5" op_6_bw="5" op_7_bw="5" op_8_bw="5" op_9_bw="5" op_10_bw="5" op_11_bw="5" op_12_bw="5" op_13_bw="5" op_14_bw="5" op_15_bw="5" op_16_bw="5" op_17_bw="5" op_18_bw="5" op_19_bw="5" op_20_bw="5" op_21_bw="5" op_22_bw="5" op_23_bw="5" op_24_bw="5" op_25_bw="5" op_26_bw="5" op_27_bw="5" op_28_bw="5" op_29_bw="5" op_30_bw="5" op_31_bw="5" op_32_bw="5" op_33_bw="5">
<![CDATA[
ReuseLoop:91  %phi_ln76_130 = call i5 @_ssdm_op_Mux.ap_auto.32i5.i5(i5 %data_31_V_read45_phi, i5 %data_31_V_read45_phi, i5 %data_31_V_read45_phi, i5 %data_31_V_read45_phi, i5 %data_31_V_read45_phi, i5 %data_31_V_read45_phi, i5 %data_31_V_read45_phi, i5 %data_31_V_read45_phi, i5 %data_31_V_read45_phi, i5 %data_31_V_read45_phi, i5 %data_31_V_read45_phi, i5 %data_31_V_read45_phi, i5 %data_31_V_read45_phi, i5 %data_31_V_read45_phi, i5 %data_31_V_read45_phi, i5 %data_31_V_read45_phi, i5 %data_16_V_read30_phi, i5 %data_17_V_read31_phi, i5 %data_18_V_read32_phi, i5 %data_19_V_read33_phi, i5 %data_20_V_read34_phi, i5 %data_21_V_read35_phi, i5 %data_22_V_read36_phi, i5 %data_23_V_read37_phi, i5 %data_24_V_read38_phi, i5 %data_25_V_read39_phi, i5 %data_26_V_read40_phi, i5 %data_27_V_read41_phi, i5 %data_28_V_read42_phi, i5 %data_29_V_read43_phi, i5 %data_30_V_read44_phi, i5 %data_31_V_read45_phi, i5 %xor_ln)

]]></Node>
<StgValue><ssdm name="phi_ln76_130"/></StgValue>
</operation>

<operation id="145" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="6" op_0_bw="6" op_1_bw="60" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:92  %tmp_130 = call i6 @_ssdm_op_PartSelect.i6.i60.i32.i32(i60 %w11_V_load, i32 42, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>

<operation id="146" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="5" op_0_bw="5" op_1_bw="5" op_2_bw="5" op_3_bw="5" op_4_bw="5" op_5_bw="5" op_6_bw="5" op_7_bw="5" op_8_bw="5" op_9_bw="5" op_10_bw="5" op_11_bw="5" op_12_bw="5" op_13_bw="5" op_14_bw="5" op_15_bw="5" op_16_bw="5" op_17_bw="5" op_18_bw="5" op_19_bw="5" op_20_bw="5" op_21_bw="5" op_22_bw="5" op_23_bw="5" op_24_bw="5" op_25_bw="5" op_26_bw="5" op_27_bw="5" op_28_bw="5" op_29_bw="5" op_30_bw="5" op_31_bw="5" op_32_bw="5" op_33_bw="5">
<![CDATA[
ReuseLoop:100  %phi_ln76_131 = call i5 @_ssdm_op_Mux.ap_auto.32i5.i5(i5 %data_0_V_read14_phi, i5 %data_1_V_read15_phi, i5 %data_2_V_read16_phi, i5 %data_3_V_read17_phi, i5 %data_4_V_read18_phi, i5 %data_5_V_read19_phi, i5 %data_6_V_read20_phi, i5 %data_7_V_read21_phi, i5 %data_8_V_read22_phi, i5 %data_9_V_read23_phi, i5 %data_10_V_read24_phi, i5 %data_11_V_read25_phi, i5 %data_12_V_read26_phi, i5 %data_13_V_read27_phi, i5 %data_14_V_read28_phi, i5 %data_15_V_read29_phi, i5 %data_15_V_read29_phi, i5 %data_15_V_read29_phi, i5 %data_15_V_read29_phi, i5 %data_15_V_read29_phi, i5 %data_15_V_read29_phi, i5 %data_15_V_read29_phi, i5 %data_15_V_read29_phi, i5 %data_15_V_read29_phi, i5 %data_15_V_read29_phi, i5 %data_15_V_read29_phi, i5 %data_15_V_read29_phi, i5 %data_15_V_read29_phi, i5 %data_15_V_read29_phi, i5 %data_15_V_read29_phi, i5 %data_15_V_read29_phi, i5 %data_15_V_read29_phi, i5 %zext_ln64)

]]></Node>
<StgValue><ssdm name="phi_ln76_131"/></StgValue>
</operation>

<operation id="147" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="6" op_0_bw="6" op_1_bw="60" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:101  %tmp_131 = call i6 @_ssdm_op_PartSelect.i6.i60.i32.i32(i60 %w11_V_load, i32 48, i32 53)

]]></Node>
<StgValue><ssdm name="tmp_131"/></StgValue>
</operation>

<operation id="148" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="11" op_0_bw="5">
<![CDATA[
ReuseLoop:102  %zext_ln1118_134 = zext i5 %phi_ln76_131 to i11

]]></Node>
<StgValue><ssdm name="zext_ln1118_134"/></StgValue>
</operation>

<operation id="149" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="11" op_0_bw="6">
<![CDATA[
ReuseLoop:103  %sext_ln1118_274 = sext i6 %tmp_131 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_274"/></StgValue>
</operation>

<operation id="150" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
ReuseLoop:104  %mul_ln1118_138 = mul i11 %sext_ln1118_274, %zext_ln1118_134

]]></Node>
<StgValue><ssdm name="mul_ln1118_138"/></StgValue>
</operation>

<operation id="151" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="5" op_0_bw="5" op_1_bw="5" op_2_bw="5" op_3_bw="5" op_4_bw="5" op_5_bw="5" op_6_bw="5" op_7_bw="5" op_8_bw="5" op_9_bw="5" op_10_bw="5" op_11_bw="5" op_12_bw="5" op_13_bw="5" op_14_bw="5" op_15_bw="5" op_16_bw="5" op_17_bw="5" op_18_bw="5" op_19_bw="5" op_20_bw="5" op_21_bw="5" op_22_bw="5" op_23_bw="5" op_24_bw="5" op_25_bw="5" op_26_bw="5" op_27_bw="5" op_28_bw="5" op_29_bw="5" op_30_bw="5" op_31_bw="5" op_32_bw="5" op_33_bw="5">
<![CDATA[
ReuseLoop:106  %phi_ln76_132 = call i5 @_ssdm_op_Mux.ap_auto.32i5.i5(i5 %data_31_V_read45_phi, i5 %data_31_V_read45_phi, i5 %data_31_V_read45_phi, i5 %data_31_V_read45_phi, i5 %data_31_V_read45_phi, i5 %data_31_V_read45_phi, i5 %data_31_V_read45_phi, i5 %data_31_V_read45_phi, i5 %data_31_V_read45_phi, i5 %data_31_V_read45_phi, i5 %data_31_V_read45_phi, i5 %data_31_V_read45_phi, i5 %data_31_V_read45_phi, i5 %data_31_V_read45_phi, i5 %data_31_V_read45_phi, i5 %data_31_V_read45_phi, i5 %data_16_V_read30_phi, i5 %data_17_V_read31_phi, i5 %data_18_V_read32_phi, i5 %data_19_V_read33_phi, i5 %data_20_V_read34_phi, i5 %data_21_V_read35_phi, i5 %data_22_V_read36_phi, i5 %data_23_V_read37_phi, i5 %data_24_V_read38_phi, i5 %data_25_V_read39_phi, i5 %data_26_V_read40_phi, i5 %data_27_V_read41_phi, i5 %data_28_V_read42_phi, i5 %data_29_V_read43_phi, i5 %data_30_V_read44_phi, i5 %data_31_V_read45_phi, i5 %xor_ln)

]]></Node>
<StgValue><ssdm name="phi_ln76_132"/></StgValue>
</operation>

<operation id="152" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="6" op_0_bw="6" op_1_bw="60" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:107  %tmp_132 = call i6 @_ssdm_op_PartSelect.i6.i60.i32.i32(i60 %w11_V_load, i32 54, i32 59)

]]></Node>
<StgValue><ssdm name="tmp_132"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="153" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
ReuseLoop:43  %mul_ln1118 = mul i11 %sext_ln1118, %zext_ln1118

]]></Node>
<StgValue><ssdm name="mul_ln1118"/></StgValue>
</operation>

<operation id="154" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="11" op_0_bw="5">
<![CDATA[
ReuseLoop:48  %zext_ln1118_127 = zext i5 %phi_ln76_s to i11

]]></Node>
<StgValue><ssdm name="zext_ln1118_127"/></StgValue>
</operation>

<operation id="155" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="11" op_0_bw="6">
<![CDATA[
ReuseLoop:49  %sext_ln1118_260 = sext i6 %tmp_s to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_260"/></StgValue>
</operation>

<operation id="156" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
ReuseLoop:50  %mul_ln1118_131 = mul i11 %sext_ln1118_260, %zext_ln1118_127

]]></Node>
<StgValue><ssdm name="mul_ln1118_131"/></StgValue>
</operation>

<operation id="157" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
ReuseLoop:59  %mul_ln1118_132 = mul i11 %sext_ln1118_262, %zext_ln1118_128

]]></Node>
<StgValue><ssdm name="mul_ln1118_132"/></StgValue>
</operation>

<operation id="158" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="11" op_0_bw="5">
<![CDATA[
ReuseLoop:63  %zext_ln1118_129 = zext i5 %phi_ln76_126 to i11

]]></Node>
<StgValue><ssdm name="zext_ln1118_129"/></StgValue>
</operation>

<operation id="159" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="11" op_0_bw="6">
<![CDATA[
ReuseLoop:64  %sext_ln1118_264 = sext i6 %tmp_126 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_264"/></StgValue>
</operation>

<operation id="160" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
ReuseLoop:65  %mul_ln1118_133 = mul i11 %sext_ln1118_264, %zext_ln1118_129

]]></Node>
<StgValue><ssdm name="mul_ln1118_133"/></StgValue>
</operation>

<operation id="161" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
ReuseLoop:74  %mul_ln1118_134 = mul i11 %sext_ln1118_266, %zext_ln1118_130

]]></Node>
<StgValue><ssdm name="mul_ln1118_134"/></StgValue>
</operation>

<operation id="162" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="11" op_0_bw="5">
<![CDATA[
ReuseLoop:78  %zext_ln1118_131 = zext i5 %phi_ln76_128 to i11

]]></Node>
<StgValue><ssdm name="zext_ln1118_131"/></StgValue>
</operation>

<operation id="163" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="11" op_0_bw="6">
<![CDATA[
ReuseLoop:79  %sext_ln1118_268 = sext i6 %tmp_128 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_268"/></StgValue>
</operation>

<operation id="164" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
ReuseLoop:80  %mul_ln1118_135 = mul i11 %sext_ln1118_268, %zext_ln1118_131

]]></Node>
<StgValue><ssdm name="mul_ln1118_135"/></StgValue>
</operation>

<operation id="165" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
ReuseLoop:89  %mul_ln1118_136 = mul i11 %sext_ln1118_270, %zext_ln1118_132

]]></Node>
<StgValue><ssdm name="mul_ln1118_136"/></StgValue>
</operation>

<operation id="166" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="11" op_0_bw="5">
<![CDATA[
ReuseLoop:93  %zext_ln1118_133 = zext i5 %phi_ln76_130 to i11

]]></Node>
<StgValue><ssdm name="zext_ln1118_133"/></StgValue>
</operation>

<operation id="167" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="11" op_0_bw="6">
<![CDATA[
ReuseLoop:94  %sext_ln1118_272 = sext i6 %tmp_130 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_272"/></StgValue>
</operation>

<operation id="168" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
ReuseLoop:95  %mul_ln1118_137 = mul i11 %sext_ln1118_272, %zext_ln1118_133

]]></Node>
<StgValue><ssdm name="mul_ln1118_137"/></StgValue>
</operation>

<operation id="169" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
ReuseLoop:104  %mul_ln1118_138 = mul i11 %sext_ln1118_274, %zext_ln1118_134

]]></Node>
<StgValue><ssdm name="mul_ln1118_138"/></StgValue>
</operation>

<operation id="170" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="11" op_0_bw="5">
<![CDATA[
ReuseLoop:108  %zext_ln1118_135 = zext i5 %phi_ln76_132 to i11

]]></Node>
<StgValue><ssdm name="zext_ln1118_135"/></StgValue>
</operation>

<operation id="171" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="11" op_0_bw="6">
<![CDATA[
ReuseLoop:109  %sext_ln1118_276 = sext i6 %tmp_132 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_276"/></StgValue>
</operation>

<operation id="172" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
ReuseLoop:110  %mul_ln1118_139 = mul i11 %sext_ln1118_276, %zext_ln1118_135

]]></Node>
<StgValue><ssdm name="mul_ln1118_139"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="173" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
ReuseLoop:43  %mul_ln1118 = mul i11 %sext_ln1118, %zext_ln1118

]]></Node>
<StgValue><ssdm name="mul_ln1118"/></StgValue>
</operation>

<operation id="174" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="12" op_0_bw="11">
<![CDATA[
ReuseLoop:44  %sext_ln1118_259 = sext i11 %mul_ln1118 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1118_259"/></StgValue>
</operation>

<operation id="175" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="12" op_0_bw="11">
<![CDATA[
ReuseLoop:51  %sext_ln1118_261 = sext i11 %mul_ln1118_131 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1118_261"/></StgValue>
</operation>

<operation id="176" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
ReuseLoop:52  %add_ln703 = add i12 %sext_ln1118_261, %sext_ln1118_259

]]></Node>
<StgValue><ssdm name="add_ln703"/></StgValue>
</operation>

<operation id="177" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
ReuseLoop:59  %mul_ln1118_132 = mul i11 %sext_ln1118_262, %zext_ln1118_128

]]></Node>
<StgValue><ssdm name="mul_ln1118_132"/></StgValue>
</operation>

<operation id="178" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="12" op_0_bw="11">
<![CDATA[
ReuseLoop:60  %sext_ln1118_263 = sext i11 %mul_ln1118_132 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1118_263"/></StgValue>
</operation>

<operation id="179" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="12" op_0_bw="11">
<![CDATA[
ReuseLoop:66  %sext_ln1118_265 = sext i11 %mul_ln1118_133 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1118_265"/></StgValue>
</operation>

<operation id="180" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
ReuseLoop:67  %add_ln703_131 = add i12 %sext_ln1118_265, %sext_ln1118_263

]]></Node>
<StgValue><ssdm name="add_ln703_131"/></StgValue>
</operation>

<operation id="181" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
ReuseLoop:74  %mul_ln1118_134 = mul i11 %sext_ln1118_266, %zext_ln1118_130

]]></Node>
<StgValue><ssdm name="mul_ln1118_134"/></StgValue>
</operation>

<operation id="182" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="12" op_0_bw="11">
<![CDATA[
ReuseLoop:75  %sext_ln1118_267 = sext i11 %mul_ln1118_134 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1118_267"/></StgValue>
</operation>

<operation id="183" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="12" op_0_bw="11">
<![CDATA[
ReuseLoop:81  %sext_ln1118_269 = sext i11 %mul_ln1118_135 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1118_269"/></StgValue>
</operation>

<operation id="184" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
ReuseLoop:82  %add_ln703_133 = add i12 %sext_ln1118_269, %sext_ln1118_267

]]></Node>
<StgValue><ssdm name="add_ln703_133"/></StgValue>
</operation>

<operation id="185" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
ReuseLoop:89  %mul_ln1118_136 = mul i11 %sext_ln1118_270, %zext_ln1118_132

]]></Node>
<StgValue><ssdm name="mul_ln1118_136"/></StgValue>
</operation>

<operation id="186" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="12" op_0_bw="11">
<![CDATA[
ReuseLoop:90  %sext_ln1118_271 = sext i11 %mul_ln1118_136 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1118_271"/></StgValue>
</operation>

<operation id="187" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="12" op_0_bw="11">
<![CDATA[
ReuseLoop:96  %sext_ln1118_273 = sext i11 %mul_ln1118_137 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1118_273"/></StgValue>
</operation>

<operation id="188" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
ReuseLoop:97  %add_ln703_135 = add i12 %sext_ln1118_273, %sext_ln1118_271

]]></Node>
<StgValue><ssdm name="add_ln703_135"/></StgValue>
</operation>

<operation id="189" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
ReuseLoop:104  %mul_ln1118_138 = mul i11 %sext_ln1118_274, %zext_ln1118_134

]]></Node>
<StgValue><ssdm name="mul_ln1118_138"/></StgValue>
</operation>

<operation id="190" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="12" op_0_bw="11">
<![CDATA[
ReuseLoop:105  %sext_ln1118_275 = sext i11 %mul_ln1118_138 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1118_275"/></StgValue>
</operation>

<operation id="191" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="12" op_0_bw="11">
<![CDATA[
ReuseLoop:111  %sext_ln1118_277 = sext i11 %mul_ln1118_139 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1118_277"/></StgValue>
</operation>

<operation id="192" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
ReuseLoop:112  %add_ln703_137 = add i12 %sext_ln1118_277, %sext_ln1118_275

]]></Node>
<StgValue><ssdm name="add_ln703_137"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="193" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:34  %res_0_V_write_assign11 = phi i16 [ -32, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi6ELi1ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0 ], [ %acc_0_V, %ReuseLoop ], [ -32, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="res_0_V_write_assign11"/></StgValue>
</operation>

<operation id="194" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:35  %res_1_V_write_assign9 = phi i16 [ -1024, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi6ELi1ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0 ], [ %acc_1_V, %ReuseLoop ], [ -1024, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="res_1_V_write_assign9"/></StgValue>
</operation>

<operation id="195" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:36  %res_2_V_write_assign7 = phi i16 [ 992, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi6ELi1ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0 ], [ %acc_2_V, %ReuseLoop ], [ 992, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="res_2_V_write_assign7"/></StgValue>
</operation>

<operation id="196" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:37  %res_3_V_write_assign5 = phi i16 [ -320, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi6ELi1ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0 ], [ %acc_3_V, %ReuseLoop ], [ -320, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="res_3_V_write_assign5"/></StgValue>
</operation>

<operation id="197" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:38  %res_4_V_write_assign3 = phi i16 [ -1024, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi6ELi1ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0 ], [ %acc_4_V, %ReuseLoop ], [ -1024, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="res_4_V_write_assign3"/></StgValue>
</operation>

<operation id="198" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
ReuseLoop:33  call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str16) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln64"/></StgValue>
</operation>

<operation id="199" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
ReuseLoop:34  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str16)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="200" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
ReuseLoop:35  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str9) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln65"/></StgValue>
</operation>

<operation id="201" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="16" op_0_bw="12">
<![CDATA[
ReuseLoop:53  %sext_ln703 = sext i12 %add_ln703 to i16

]]></Node>
<StgValue><ssdm name="sext_ln703"/></StgValue>
</operation>

<operation id="202" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
ReuseLoop:54  %acc_0_V = add i16 %res_0_V_write_assign11, %sext_ln703

]]></Node>
<StgValue><ssdm name="acc_0_V"/></StgValue>
</operation>

<operation id="203" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="16" op_0_bw="12">
<![CDATA[
ReuseLoop:68  %sext_ln703_68 = sext i12 %add_ln703_131 to i16

]]></Node>
<StgValue><ssdm name="sext_ln703_68"/></StgValue>
</operation>

<operation id="204" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
ReuseLoop:69  %acc_1_V = add i16 %res_1_V_write_assign9, %sext_ln703_68

]]></Node>
<StgValue><ssdm name="acc_1_V"/></StgValue>
</operation>

<operation id="205" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="16" op_0_bw="12">
<![CDATA[
ReuseLoop:83  %sext_ln703_69 = sext i12 %add_ln703_133 to i16

]]></Node>
<StgValue><ssdm name="sext_ln703_69"/></StgValue>
</operation>

<operation id="206" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
ReuseLoop:84  %acc_2_V = add i16 %res_2_V_write_assign7, %sext_ln703_69

]]></Node>
<StgValue><ssdm name="acc_2_V"/></StgValue>
</operation>

<operation id="207" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="16" op_0_bw="12">
<![CDATA[
ReuseLoop:98  %sext_ln703_70 = sext i12 %add_ln703_135 to i16

]]></Node>
<StgValue><ssdm name="sext_ln703_70"/></StgValue>
</operation>

<operation id="208" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
ReuseLoop:99  %acc_3_V = add i16 %res_3_V_write_assign5, %sext_ln703_70

]]></Node>
<StgValue><ssdm name="acc_3_V"/></StgValue>
</operation>

<operation id="209" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="16" op_0_bw="12">
<![CDATA[
ReuseLoop:113  %sext_ln703_71 = sext i12 %add_ln703_137 to i16

]]></Node>
<StgValue><ssdm name="sext_ln703_71"/></StgValue>
</operation>

<operation id="210" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
ReuseLoop:114  %acc_4_V = add i16 %res_4_V_write_assign3, %sext_ln703_71

]]></Node>
<StgValue><ssdm name="acc_4_V"/></StgValue>
</operation>

<operation id="211" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
ReuseLoop:115  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str16, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="212" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
ReuseLoop:118  %empty_28 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>

<operation id="213" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="80" op_0_bw="80" op_1_bw="16">
<![CDATA[
.preheader.i.0:0  %mrv = insertvalue { i16, i16, i16, i16, i16 } undef, i16 %acc_0_V, 0

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="214" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="80" op_0_bw="80" op_1_bw="16">
<![CDATA[
.preheader.i.0:1  %mrv_1 = insertvalue { i16, i16, i16, i16, i16 } %mrv, i16 %acc_1_V, 1

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="215" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="80" op_0_bw="80" op_1_bw="16">
<![CDATA[
.preheader.i.0:2  %mrv_2 = insertvalue { i16, i16, i16, i16, i16 } %mrv_1, i16 %acc_2_V, 2

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="216" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="80" op_0_bw="80" op_1_bw="16">
<![CDATA[
.preheader.i.0:3  %mrv_3 = insertvalue { i16, i16, i16, i16, i16 } %mrv_2, i16 %acc_3_V, 3

]]></Node>
<StgValue><ssdm name="mrv_3"/></StgValue>
</operation>

<operation id="217" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="80" op_0_bw="80" op_1_bw="16">
<![CDATA[
.preheader.i.0:4  %mrv_4 = insertvalue { i16, i16, i16, i16, i16 } %mrv_3, i16 %acc_4_V, 4

]]></Node>
<StgValue><ssdm name="mrv_4"/></StgValue>
</operation>

<operation id="218" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="0" op_1_bw="80">
<![CDATA[
.preheader.i.0:5  call void (...)* @_ssdm_op_Return({ i16, i16, i16, i16, i16 } %mrv_4)

]]></Node>
<StgValue><ssdm name="return_ln280"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
