<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>libopencm3: RCC Defines</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">libopencm3
   </div>
   <div id="projectbrief">A free/libre/open-source firmware library for various ARM Cortex-M3 microcontrollers.</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.1.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>libopencm3</span></a></li>
      <li><a href="../../html/index.html"><span>Back&#160;to&#160;Top</span></a></li>
      <li><a href="../../cm3/html/modules.html"><span>CM3&#160;Core</span></a></li>
      <li><a href="../../usb/html/modules.html"><span>Generic&#160;USB</span></a></li>
      <li><a href="../../stm32f1/html/modules.html"><span>STM32F1</span></a></li>
      <li><a href="../../stm32f2/html/modules.html"><span>STM32F2</span></a></li>
      <li><a href="../../stm32f4/html/modules.html"><span>STM32F4</span></a></li>
      <li><a href="modules.html"><span>STM32L1</span></a></li>
      <li><a href="../../lm3s/html/modules.html"><span>LM3S</span></a></li>
      <li><a href="../../lm4f/html/modules.html"><span>LM4F</span></a></li>
      <li><a href="../../lpc13xx/html/modules.html"><span>LPC13</span></a></li>
      <li><a href="../../lpc17xx/html/modules.html"><span>LPC17</span></a></li>
      <li><a href="../../lpc43xx/html/modules.html"><span>LPC43</span></a></li>
      <li><a href="../../emf32g/html/modules.html"><span>EMF32&#160;Gecko</span></a></li>
      <li><a href="../../emf32gg/html/modules.html"><span>EMF32&#160;Giant&#160;Gecko</span></a></li>
      <li><a href="../../emf32lg/html/modules.html"><span>EMF32&#160;Leopard&#160;Gecko</span></a></li>
      <li><a href="../../emf32tg/html/modules.html"><span>EMF32&#160;Tiny&#160;Gecko</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group__STM32L1xx__rcc__defines.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Groups</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#groups">Modules</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">RCC Defines</div>  </div>
<div class="ingroups"><a class="el" href="group__STM32L1xx__defines.html">STM32L1xx Defines</a></div></div><!--header-->
<div class="contents">

<p><b>libopencm3 STM32L1xx Reset and Clock Control</b>  
<a href="#details">More...</a></p>
<div class="dynheader">
Collaboration diagram for RCC Defines:</div>
<div class="dyncontent">
<center><table><tr><td><img src="group__STM32L1xx__rcc__defines.png" border="0" alt="" usemap="#group____STM32L1xx____rcc____defines"/>
<map name="group____STM32L1xx____rcc____defines" id="group____STM32L1xx____rcc____defines">
<area shape="rect" id="node1" href="group__rcc__apb2enr__en.html" title="RCC_APB2ENR enable\l values" alt="" coords="363,5,525,51"/><area shape="rect" id="node2" href="group__rcc__apb1enr__en.html" title="RCC_APB1ENR enable\l values" alt="" coords="363,74,525,121"/><area shape="rect" id="node3" href="group__rcc__ahbenr__en.html" title="RCC_AHBENR enable values" alt="" coords="344,144,544,173"/><area shape="rect" id="node4" href="group__STM32L1xx__defines.html" title="Defined Constants and Types for the STM32L1xx series." alt="" coords="5,83,147,112"/></map>
</td></tr></table></center>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structclock__scale__t.html">clock_scale_t</a></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2><a name="groups"></a>
Modules</h2></td></tr>
<tr class="memitem:group__rcc__ahbenr__en"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__ahbenr__en.html">RCC_AHBENR enable values</a></td></tr>
<tr class="memitem:group__rcc__apb2enr__en"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__apb2enr__en.html">RCC_APB2ENR enable values</a></td></tr>
<tr class="memitem:group__rcc__apb1enr__en"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__apb1enr__en.html">RCC_APB1ENR enable values</a></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga3465fac46f8d87fc7e243765777af052"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga3465fac46f8d87fc7e243765777af052">RCC_CR</a>&#160;&#160;&#160;<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x00)</td></tr>
<tr class="memitem:ga36ef3978721517e6a8493213d531133c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga36ef3978721517e6a8493213d531133c">RCC_ICSCR</a>&#160;&#160;&#160;<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x04)</td></tr>
<tr class="memitem:ga8f7780f390ef4cbb05efa06554ba0998"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga8f7780f390ef4cbb05efa06554ba0998">RCC_CFGR</a>&#160;&#160;&#160;<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x08)</td></tr>
<tr class="memitem:ga10536e1ad45c689f571d5de3d7b3de55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga10536e1ad45c689f571d5de3d7b3de55">RCC_CIR</a>&#160;&#160;&#160;<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x0c)</td></tr>
<tr class="memitem:gad97b07e757b67cb8711ca5d20ea8ad3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#gad97b07e757b67cb8711ca5d20ea8ad3e">RCC_AHBRSTR</a>&#160;&#160;&#160;<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x10)</td></tr>
<tr class="memitem:gaec8fff978fdbc3903c85e1bb5b4fa698"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#gaec8fff978fdbc3903c85e1bb5b4fa698">RCC_APB2RSTR</a>&#160;&#160;&#160;<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x14)</td></tr>
<tr class="memitem:ga758db6d69dc2816cd403e5361ab124f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga758db6d69dc2816cd403e5361ab124f2">RCC_APB1RSTR</a>&#160;&#160;&#160;<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x18)</td></tr>
<tr class="memitem:gac80336b2b7c3c43e36370c84ab122b1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#gac80336b2b7c3c43e36370c84ab122b1f">RCC_AHBENR</a>&#160;&#160;&#160;<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x1c)</td></tr>
<tr class="memitem:ga6d4cd87f49d551c356fed82cbbddc5a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga6d4cd87f49d551c356fed82cbbddc5a4">RCC_APB2ENR</a>&#160;&#160;&#160;<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x20)</td></tr>
<tr class="memitem:gad4baa1f26b04719fe3d4e2f02d7dde40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#gad4baa1f26b04719fe3d4e2f02d7dde40">RCC_APB1ENR</a>&#160;&#160;&#160;<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x24)</td></tr>
<tr class="memitem:ga18dba38c801832f4ec54a44baa3bc70f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga18dba38c801832f4ec54a44baa3bc70f">RCC_AHBLPENR</a>&#160;&#160;&#160;<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x28)</td></tr>
<tr class="memitem:gabb0c59ce7225797ae00ffbc428b7e402"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#gabb0c59ce7225797ae00ffbc428b7e402">RCC_APB2LPENR</a>&#160;&#160;&#160;<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x2c)</td></tr>
<tr class="memitem:ga3cdab24cef8523735eb7f941909a017f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga3cdab24cef8523735eb7f941909a017f">RCC_APB1LPENR</a>&#160;&#160;&#160;<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x30)</td></tr>
<tr class="memitem:ga6e483b8da7b5a5da25e9a745bb19f6ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga6e483b8da7b5a5da25e9a745bb19f6ec">RCC_CSR</a>&#160;&#160;&#160;<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x34)</td></tr>
<tr class="memitem:gacc05308869ad055e1e6f2c32d738aecd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#gacc05308869ad055e1e6f2c32d738aecd">RCC_CR_CSSON</a>&#160;&#160;&#160;(1 &lt;&lt; 28)</td></tr>
<tr class="memitem:gafa12d7ac6a7f0f91d066aeb2c6071888"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#gafa12d7ac6a7f0f91d066aeb2c6071888">RCC_CR_PLLRDY</a>&#160;&#160;&#160;(1 &lt;&lt; 25)</td></tr>
<tr class="memitem:gad0e73d5b0a4883e074d40029b49ee47e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#gad0e73d5b0a4883e074d40029b49ee47e">RCC_CR_PLLON</a>&#160;&#160;&#160;(1 &lt;&lt; 24)</td></tr>
<tr class="memitem:gaa3288090671af5a959aae4d7f7696d55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#gaa3288090671af5a959aae4d7f7696d55">RCC_CR_HSEBYP</a>&#160;&#160;&#160;(1 &lt;&lt; 18)</td></tr>
<tr class="memitem:ga86a34e00182c83409d89ff566cb02cc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga86a34e00182c83409d89ff566cb02cc4">RCC_CR_HSERDY</a>&#160;&#160;&#160;(1 &lt;&lt; 17)</td></tr>
<tr class="memitem:gadb8228c9020595b4cf9995137b8c9a7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#gadb8228c9020595b4cf9995137b8c9a7d">RCC_CR_HSEON</a>&#160;&#160;&#160;(1 &lt;&lt; 16)</td></tr>
<tr class="memitem:gac38ef564d136d79b5e22b564db8d2b07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#gac38ef564d136d79b5e22b564db8d2b07">RCC_CR_MSIRDY</a>&#160;&#160;&#160;(1 &lt;&lt; 9)</td></tr>
<tr class="memitem:gaee09fff7bffaaabc64d99627f2249795"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#gaee09fff7bffaaabc64d99627f2249795">RCC_CR_MSION</a>&#160;&#160;&#160;(1 &lt;&lt; 8)</td></tr>
<tr class="memitem:ga9dbac3f2bc04f04ebafe1e66ae3fcf0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga9dbac3f2bc04f04ebafe1e66ae3fcf0d">RCC_CR_HSIRDY</a>&#160;&#160;&#160;(1 &lt;&lt; 1)</td></tr>
<tr class="memitem:gaf4fcacf94a97f7d49a70e089b39cf474"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#gaf4fcacf94a97f7d49a70e089b39cf474">RCC_CR_HSION</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="memitem:ga8da6c12c9084f2bde8654d50f97887e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga8da6c12c9084f2bde8654d50f97887e1">RCC_CR_RTCPRE_DIV2</a>&#160;&#160;&#160;0</td></tr>
<tr class="memitem:gab3df2079bcc8455b53c8cb0db91c2fd9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#gab3df2079bcc8455b53c8cb0db91c2fd9">RCC_CR_RTCPRE_DIV4</a>&#160;&#160;&#160;1</td></tr>
<tr class="memitem:ga92e42a226d9228292aea08d36e7d7548"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga92e42a226d9228292aea08d36e7d7548">RCC_CR_RTCPRE_DIV8</a>&#160;&#160;&#160;2</td></tr>
<tr class="memitem:ga8250f225fe7a611ec8d08ab835c3d5dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga8250f225fe7a611ec8d08ab835c3d5dc">RCC_CR_RTCPRE_DIV16</a>&#160;&#160;&#160;3</td></tr>
<tr class="memitem:ga9c947f30deec0e4a9a082621480c39f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga9c947f30deec0e4a9a082621480c39f9">RCC_CR_RTCPRE_SHIFT</a>&#160;&#160;&#160;29</td></tr>
<tr class="memitem:ga050535744df1dbda497a01bf35564b9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga050535744df1dbda497a01bf35564b9c">RCC_CR_RTCPRE_MASK</a>&#160;&#160;&#160;0x3</td></tr>
<tr class="memitem:ga5d8282300cdf12c415ca4dc079fd7320"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga5d8282300cdf12c415ca4dc079fd7320">RCC_ICSCR_MSITRIM_SHIFT</a>&#160;&#160;&#160;24</td></tr>
<tr class="memitem:ga4938eb41feca4bb20697a641bf702c04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga4938eb41feca4bb20697a641bf702c04">RCC_ICSCR_MSITRIM_MASK</a>&#160;&#160;&#160;0xff</td></tr>
<tr class="memitem:ga14195456c9ec73630ec7a477f3174b2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga14195456c9ec73630ec7a477f3174b2d">RCC_ICSCR_MSICAL_SHIFT</a>&#160;&#160;&#160;16</td></tr>
<tr class="memitem:gae33975b995d980f0415e6ef2586f1cfc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#gae33975b995d980f0415e6ef2586f1cfc">RCC_ICSCR_MSICAL_MASK</a>&#160;&#160;&#160;0xff</td></tr>
<tr class="memitem:ga0b99b849f9aff5c74f5beaeab5bb206e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga0b99b849f9aff5c74f5beaeab5bb206e">RCC_ICSCR_MSIRANGE_SHIFT</a>&#160;&#160;&#160;13</td></tr>
<tr class="memitem:gaf38a823bb0372458b4419be8dc5cb9d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#gaf38a823bb0372458b4419be8dc5cb9d3">RCC_ICSCR_MSIRANGE_MASK</a>&#160;&#160;&#160;0x7</td></tr>
<tr class="memitem:ga7bae4ea207c08fe227de17d7f9581275"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga7bae4ea207c08fe227de17d7f9581275">RCC_ICSCR_MSIRANGE_65KHZ</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="memitem:gad008efa4fc0e55096df4314908ac9c83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#gad008efa4fc0e55096df4314908ac9c83">RCC_ICSCR_MSIRANGE_131KHZ</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="memitem:ga429f54feb0f589b6fb9fb007c87bdb5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga429f54feb0f589b6fb9fb007c87bdb5e">RCC_ICSCR_MSIRANGE_262KHZ</a>&#160;&#160;&#160;0x2</td></tr>
<tr class="memitem:ga9850162a18d268c626c6f45265495d5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga9850162a18d268c626c6f45265495d5a">RCC_ICSCR_MSIRANGE_524KHZ</a>&#160;&#160;&#160;0x3</td></tr>
<tr class="memitem:gab13682ce4e7daa20bab7353f5637335d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#gab13682ce4e7daa20bab7353f5637335d">RCC_ICSCR_MSIRANGE_1MHZ</a>&#160;&#160;&#160;0x4</td></tr>
<tr class="memitem:gafacb92670281a5a6ad4e5474a1c4651e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#gafacb92670281a5a6ad4e5474a1c4651e">RCC_ICSCR_MSIRANGE_2MHZ</a>&#160;&#160;&#160;0x5</td></tr>
<tr class="memitem:gadb730fb5edd2917b61925bf0f1ed15f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#gadb730fb5edd2917b61925bf0f1ed15f7">RCC_ICSCR_MSIRANGE_4MHZ</a>&#160;&#160;&#160;0x6</td></tr>
<tr class="memitem:ga5fa8e19223098658f5dba605986285d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga5fa8e19223098658f5dba605986285d3">RCC_ICSCR_HSITRIM_SHIFT</a>&#160;&#160;&#160;8</td></tr>
<tr class="memitem:ga5d4698edfd9f2d872960026ab6a069ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga5d4698edfd9f2d872960026ab6a069ae">RCC_ICSCR_HSITRIM_MASK</a>&#160;&#160;&#160;0x1f</td></tr>
<tr class="memitem:ga1824c6f3be6d2f36f85bf434fc0aad51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga1824c6f3be6d2f36f85bf434fc0aad51">RCC_ICSCR_HSICAL_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr class="memitem:gace9da445a31468e55ae5b3a32e33cc70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#gace9da445a31468e55ae5b3a32e33cc70">RCC_ICSCR_HSICAL_MASK</a>&#160;&#160;&#160;0xff</td></tr>
<tr class="memitem:gac0bd335b38b0a72a0f42661829727fbd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#gac0bd335b38b0a72a0f42661829727fbd">RCC_CFGR_MCOPRE_DIV1</a>&#160;&#160;&#160;0</td></tr>
<tr class="memitem:ga41db56060b3511b3091d081c7c1ef659"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga41db56060b3511b3091d081c7c1ef659">RCC_CFGR_MCOPRE_DIV2</a>&#160;&#160;&#160;1</td></tr>
<tr class="memitem:gaae98d1559e9bebb8a7221f23e87772dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#gaae98d1559e9bebb8a7221f23e87772dd">RCC_CFGR_MCOPRE_DIV4</a>&#160;&#160;&#160;2</td></tr>
<tr class="memitem:gaeb847ba58050383bb4f73e743fb05ee4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#gaeb847ba58050383bb4f73e743fb05ee4">RCC_CFGR_MCOPRE_DIV8</a>&#160;&#160;&#160;3</td></tr>
<tr class="memitem:ga8aaa21720ceabda4cee4c9dcb8684ccf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga8aaa21720ceabda4cee4c9dcb8684ccf">RCC_CFGR_MCOPRE_DIV16</a>&#160;&#160;&#160;4</td></tr>
<tr class="memitem:gae5cca64c29290cda14213761e3f69830"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#gae5cca64c29290cda14213761e3f69830">RCC_CFGR_MCO_NOCLK</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="memitem:gaecf3b078108fdaf7e66d15ae71ec4181"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#gaecf3b078108fdaf7e66d15ae71ec4181">RCC_CFGR_MCO_SYSCLK</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="memitem:ga8d3d47b43c4a3f97ba2365df114766c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga8d3d47b43c4a3f97ba2365df114766c1">RCC_CFGR_MCO_HSICLK</a>&#160;&#160;&#160;0x2</td></tr>
<tr class="memitem:ga28617fce31a81d8e35020752aa1819af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga28617fce31a81d8e35020752aa1819af">RCC_CFGR_MCO_MSICLK</a>&#160;&#160;&#160;0x3</td></tr>
<tr class="memitem:ga29638cf404bfccc933434221c6cd7362"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga29638cf404bfccc933434221c6cd7362">RCC_CFGR_MCO_HSECLK</a>&#160;&#160;&#160;0x4</td></tr>
<tr class="memitem:ga8305fbe5016b8256a8e3815e71b7e541"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga8305fbe5016b8256a8e3815e71b7e541">RCC_CFGR_MCO_PLLCLK</a>&#160;&#160;&#160;0x5</td></tr>
<tr class="memitem:gab312dec3652b73d15abfc02a95f93562"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#gab312dec3652b73d15abfc02a95f93562">RCC_CFGR_MCO_LSICLK</a>&#160;&#160;&#160;0x6</td></tr>
<tr class="memitem:gad7b6a00f91a4e7d8797d48925ef00d2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#gad7b6a00f91a4e7d8797d48925ef00d2f">RCC_CFGR_MCO_LSECLK</a>&#160;&#160;&#160;0x7</td></tr>
<tr class="memitem:gaa044c40b1df10901c6d540532c45ab5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#gaa044c40b1df10901c6d540532c45ab5e">RCC_CFGR_PLLDIV_DIV2</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="memitem:gac4b0256cf8d5796b4739faab65a3c73a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#gac4b0256cf8d5796b4739faab65a3c73a">RCC_CFGR_PLLDIV_DIV3</a>&#160;&#160;&#160;0x2</td></tr>
<tr class="memitem:gacb13e528452c26a18757d5e27d1a33a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#gacb13e528452c26a18757d5e27d1a33a3">RCC_CFGR_PLLDIV_DIV4</a>&#160;&#160;&#160;0x3</td></tr>
<tr class="memitem:ga8066343d8e26cdd92f744ec84934b83a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga8066343d8e26cdd92f744ec84934b83a">RCC_CFGR_PLLDIV_SHIFT</a>&#160;&#160;&#160;22</td></tr>
<tr class="memitem:ga4263cef4dfce5de0186399a59cf57ba9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga4263cef4dfce5de0186399a59cf57ba9">RCC_CFGR_PLLDIV_MASK</a>&#160;&#160;&#160;0x3</td></tr>
<tr class="memitem:ga0a96623b5a6e3b64aa41b18d711d0199"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga0a96623b5a6e3b64aa41b18d711d0199">RCC_CFGR_PLLMUL_MUL3</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="memitem:gaa5defd1d119a95669ae69647f2e11ddd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#gaa5defd1d119a95669ae69647f2e11ddd">RCC_CFGR_PLLMUL_MUL4</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="memitem:ga3c41c6618503a663edb6339575f4bfe8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga3c41c6618503a663edb6339575f4bfe8">RCC_CFGR_PLLMUL_MUL6</a>&#160;&#160;&#160;0x2</td></tr>
<tr class="memitem:ga642b2ba2db9e534a200056a62e373677"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga642b2ba2db9e534a200056a62e373677">RCC_CFGR_PLLMUL_MUL8</a>&#160;&#160;&#160;0x3</td></tr>
<tr class="memitem:ga9f9434c86c07dd6d6a066fcdccf4f556"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga9f9434c86c07dd6d6a066fcdccf4f556">RCC_CFGR_PLLMUL_MUL12</a>&#160;&#160;&#160;0x4</td></tr>
<tr class="memitem:ga545455fb6609d78cdddde399b0e3bc47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga545455fb6609d78cdddde399b0e3bc47">RCC_CFGR_PLLMUL_MUL16</a>&#160;&#160;&#160;0x5</td></tr>
<tr class="memitem:ga9ea40adb38ba96e01e37d4fd192915a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga9ea40adb38ba96e01e37d4fd192915a3">RCC_CFGR_PLLMUL_MUL24</a>&#160;&#160;&#160;0x6</td></tr>
<tr class="memitem:gae4ed878302ad6688b0b37c708814cd14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#gae4ed878302ad6688b0b37c708814cd14">RCC_CFGR_PLLMUL_MUL32</a>&#160;&#160;&#160;0x7</td></tr>
<tr class="memitem:gaab8d480aab64ffb6cfced0724b7b0653"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#gaab8d480aab64ffb6cfced0724b7b0653">RCC_CFGR_PLLMUL_MUL48</a>&#160;&#160;&#160;0x8</td></tr>
<tr class="memitem:gab58447b7a74aec862cf32a6e1501bb73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#gab58447b7a74aec862cf32a6e1501bb73">RCC_CFGR_PLLMUL_SHIFT</a>&#160;&#160;&#160;18</td></tr>
<tr class="memitem:gac3089f0fb5050e27361db9c921e05d5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#gac3089f0fb5050e27361db9c921e05d5f">RCC_CFGR_PLLMUL_MASK</a>&#160;&#160;&#160;0xf</td></tr>
<tr class="memitem:ga0151e9d11d62ceff859164f26203f6b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga0151e9d11d62ceff859164f26203f6b7">RCC_CFGR_PLLSRC_HSI_CLK</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="memitem:ga20a48b08666d4fe8bbb20692ac6ee96b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga20a48b08666d4fe8bbb20692ac6ee96b">RCC_CFGR_PLLSRC_HSE_CLK</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="memitem:ga1a780d4b6db101967459b5af2477d43d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga1a780d4b6db101967459b5af2477d43d">RCC_CFGR_PPRE2_HCLK_NODIV</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="memitem:ga29c729d03a8e109b3fcbab256cc91fbd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga29c729d03a8e109b3fcbab256cc91fbd">RCC_CFGR_PPRE2_HCLK_DIV2</a>&#160;&#160;&#160;0x4</td></tr>
<tr class="memitem:ga12a4ef2243261b35dff52d4d9ca2a168"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga12a4ef2243261b35dff52d4d9ca2a168">RCC_CFGR_PPRE2_HCLK_DIV4</a>&#160;&#160;&#160;0x5</td></tr>
<tr class="memitem:gaa86bd8b7295aa4b086fdbf77584aeb1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#gaa86bd8b7295aa4b086fdbf77584aeb1f">RCC_CFGR_PPRE2_HCLK_DIV8</a>&#160;&#160;&#160;0x6</td></tr>
<tr class="memitem:ga129b052c1e232ce982b3793335d5aecd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga129b052c1e232ce982b3793335d5aecd">RCC_CFGR_PPRE2_HCLK_DIV16</a>&#160;&#160;&#160;0x7</td></tr>
<tr class="memitem:ga2f566d03233f7da450d0e3575694cfb1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga2f566d03233f7da450d0e3575694cfb1">RCC_CFGR_PPRE1_HCLK_NODIV</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="memitem:ga0c4ecccb2a31f8816d04bbcc6d7b1bf9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga0c4ecccb2a31f8816d04bbcc6d7b1bf9">RCC_CFGR_PPRE1_HCLK_DIV2</a>&#160;&#160;&#160;0x4</td></tr>
<tr class="memitem:gae7f3ac3b95111b2255b13ae26098e8a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#gae7f3ac3b95111b2255b13ae26098e8a1">RCC_CFGR_PPRE1_HCLK_DIV4</a>&#160;&#160;&#160;0x5</td></tr>
<tr class="memitem:ga5e8eb17532dc779e98abcb5b4d877aa6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga5e8eb17532dc779e98abcb5b4d877aa6">RCC_CFGR_PPRE1_HCLK_DIV8</a>&#160;&#160;&#160;0x6</td></tr>
<tr class="memitem:ga1c08b15bfcdddd7cd1fcfe0088ff5632"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga1c08b15bfcdddd7cd1fcfe0088ff5632">RCC_CFGR_PPRE1_HCLK_DIV16</a>&#160;&#160;&#160;0x7</td></tr>
<tr class="memitem:ga40c164dc946f4cba1e3fc87b0c997016"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga40c164dc946f4cba1e3fc87b0c997016">RCC_CFGR_HPRE_SYSCLK_NODIV</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="memitem:gad7a5dc47685ce3efb764848512e0c862"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#gad7a5dc47685ce3efb764848512e0c862">RCC_CFGR_HPRE_SYSCLK_DIV2</a>&#160;&#160;&#160;0x8</td></tr>
<tr class="memitem:ga184a0c682421a2321442448a3918b434"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga184a0c682421a2321442448a3918b434">RCC_CFGR_HPRE_SYSCLK_DIV4</a>&#160;&#160;&#160;0x9</td></tr>
<tr class="memitem:gaefb930af5334ee30be8179dbd7a816ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#gaefb930af5334ee30be8179dbd7a816ea">RCC_CFGR_HPRE_SYSCLK_DIV8</a>&#160;&#160;&#160;0xa</td></tr>
<tr class="memitem:gab8246eb4443f6ad431f68e288c657c25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#gab8246eb4443f6ad431f68e288c657c25">RCC_CFGR_HPRE_SYSCLK_DIV16</a>&#160;&#160;&#160;0xb</td></tr>
<tr class="memitem:ga47d0a7e326c0acf2e2f834aa22e0faf3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga47d0a7e326c0acf2e2f834aa22e0faf3">RCC_CFGR_HPRE_SYSCLK_DIV64</a>&#160;&#160;&#160;0xc</td></tr>
<tr class="memitem:gaf008cd8819deee072bd97bf975e7d14a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#gaf008cd8819deee072bd97bf975e7d14a">RCC_CFGR_HPRE_SYSCLK_DIV128</a>&#160;&#160;&#160;0xd</td></tr>
<tr class="memitem:ga431e24972b5319db8aa2cac25bba73ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga431e24972b5319db8aa2cac25bba73ed">RCC_CFGR_HPRE_SYSCLK_DIV256</a>&#160;&#160;&#160;0xe</td></tr>
<tr class="memitem:ga91a35a9a7294fbc6375cc53e35d544c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga91a35a9a7294fbc6375cc53e35d544c2">RCC_CFGR_HPRE_SYSCLK_DIV512</a>&#160;&#160;&#160;0xf</td></tr>
<tr class="memitem:gabe5aa19975462aec49f2163e975311cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#gabe5aa19975462aec49f2163e975311cf">RCC_CFGR_SWS_SYSCLKSEL_MSICLK</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="memitem:ga1b39857ee3bea562521b9dedee8de7a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga1b39857ee3bea562521b9dedee8de7a0">RCC_CFGR_SWS_SYSCLKSEL_HSICLK</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="memitem:ga3c892bf770b3b7c2b55bf1b6b9d9c35b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga3c892bf770b3b7c2b55bf1b6b9d9c35b">RCC_CFGR_SWS_SYSCLKSEL_HSECLK</a>&#160;&#160;&#160;0x2</td></tr>
<tr class="memitem:gadcc8b3374113007079d1aafaaf896825"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#gadcc8b3374113007079d1aafaaf896825">RCC_CFGR_SWS_SYSCLKSEL_PLLCLK</a>&#160;&#160;&#160;0x3</td></tr>
<tr class="memitem:ga6d265ba683e52e5b471b71b1669e82f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga6d265ba683e52e5b471b71b1669e82f3">RCC_CFGR_SW_SYSCLKSEL_MSICLK</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="memitem:ga07284cd0c135bca6eb2c177f416e8d61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga07284cd0c135bca6eb2c177f416e8d61">RCC_CFGR_SW_SYSCLKSEL_HSICLK</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="memitem:gad3d957694199b9ed8475d2470fa3ecff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#gad3d957694199b9ed8475d2470fa3ecff">RCC_CFGR_SW_SYSCLKSEL_HSECLK</a>&#160;&#160;&#160;0x2</td></tr>
<tr class="memitem:ga81ce757b20164fa21501b15fd91c9691"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga81ce757b20164fa21501b15fd91c9691">RCC_CFGR_SW_SYSCLKSEL_PLLCLK</a>&#160;&#160;&#160;0x3</td></tr>
<tr class="memitem:ga46edb2b9568f002feba7b4312ed92c1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga46edb2b9568f002feba7b4312ed92c1f">RCC_CIR_CSSC</a>&#160;&#160;&#160;(1 &lt;&lt; 23)</td></tr>
<tr class="memitem:gafbd6bfe7da86191d3c531151727dcb58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#gafbd6bfe7da86191d3c531151727dcb58">RCC_CIR_MSIRDYC</a>&#160;&#160;&#160;(1 &lt;&lt; 21)</td></tr>
<tr class="memitem:ga245af864b194f0c2b2389ea1ee49a396"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga245af864b194f0c2b2389ea1ee49a396">RCC_CIR_PLLRDYC</a>&#160;&#160;&#160;(1 &lt;&lt; 20)</td></tr>
<tr class="memitem:ga9464e8188d717902990b467a9396d238"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga9464e8188d717902990b467a9396d238">RCC_CIR_HSERDYC</a>&#160;&#160;&#160;(1 &lt;&lt; 19)</td></tr>
<tr class="memitem:gad1b58377908e5c31a684747d0a80ecb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#gad1b58377908e5c31a684747d0a80ecb2">RCC_CIR_HSIRDYC</a>&#160;&#160;&#160;(1 &lt;&lt; 18)</td></tr>
<tr class="memitem:ga144b5147f3a8d0bfda04618e301986aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga144b5147f3a8d0bfda04618e301986aa">RCC_CIR_LSERDYC</a>&#160;&#160;&#160;(1 &lt;&lt; 17)</td></tr>
<tr class="memitem:ga982989563f1a95c89bf7f4a25d99f704"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga982989563f1a95c89bf7f4a25d99f704">RCC_CIR_LSIRDYC</a>&#160;&#160;&#160;(1 &lt;&lt; 16)</td></tr>
<tr class="memitem:gab8324959b84162dd8e6c3adb479986a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#gab8324959b84162dd8e6c3adb479986a3">RCC_CIR_MSIRDYIE</a>&#160;&#160;&#160;(1 &lt;&lt; 13)</td></tr>
<tr class="memitem:ga1b70927cab2ba9cf82d1620cf88b0f95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga1b70927cab2ba9cf82d1620cf88b0f95">RCC_CIR_PLLRDYIE</a>&#160;&#160;&#160;(1 &lt;&lt; 12)</td></tr>
<tr class="memitem:ga5492f9b58600cf66616eb931b48b3c11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga5492f9b58600cf66616eb931b48b3c11">RCC_CIR_HSERDYIE</a>&#160;&#160;&#160;(1 &lt;&lt; 11)</td></tr>
<tr class="memitem:gac714351a6f9dab4741354fb017638580"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#gac714351a6f9dab4741354fb017638580">RCC_CIR_HSIRDYIE</a>&#160;&#160;&#160;(1 &lt;&lt; 10)</td></tr>
<tr class="memitem:ga6a0ad2672c9ba1b26012cbc6d423dff8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga6a0ad2672c9ba1b26012cbc6d423dff8">RCC_CIR_LSERDYIE</a>&#160;&#160;&#160;(1 &lt;&lt; 9)</td></tr>
<tr class="memitem:ga872ba937149a7372138df06f8188ab56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga872ba937149a7372138df06f8188ab56">RCC_CIR_LSIRDYIE</a>&#160;&#160;&#160;(1 &lt;&lt; 8)</td></tr>
<tr class="memitem:gad66b719e4061294de35af58cc27aba7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#gad66b719e4061294de35af58cc27aba7f">RCC_CIR_CSSF</a>&#160;&#160;&#160;(1 &lt;&lt; 7)</td></tr>
<tr class="memitem:ga3730ae0a55c59ca7581ae1e8e8319663"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga3730ae0a55c59ca7581ae1e8e8319663">RCC_CIR_MSIRDYF</a>&#160;&#160;&#160;(1 &lt;&lt; 5) /* (**) */</td></tr>
<tr class="memitem:ga0f007895a17e668f22f7b8b24ca90aec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga0f007895a17e668f22f7b8b24ca90aec">RCC_CIR_PLLRDYF</a>&#160;&#160;&#160;(1 &lt;&lt; 4)</td></tr>
<tr class="memitem:ga11ea196450aac9ac35e283a66afc3da6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga11ea196450aac9ac35e283a66afc3da6">RCC_CIR_HSERDYF</a>&#160;&#160;&#160;(1 &lt;&lt; 3)</td></tr>
<tr class="memitem:gad38877547c4cbbb94659d5726f377163"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#gad38877547c4cbbb94659d5726f377163">RCC_CIR_HSIRDYF</a>&#160;&#160;&#160;(1 &lt;&lt; 2)</td></tr>
<tr class="memitem:gabfc100e7ae673dfcec7be79af0d91dfe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#gabfc100e7ae673dfcec7be79af0d91dfe">RCC_CIR_LSERDYF</a>&#160;&#160;&#160;(1 &lt;&lt; 1)</td></tr>
<tr class="memitem:gacb94ccfe6a212f020e732d1dd787a6fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#gacb94ccfe6a212f020e732d1dd787a6fb">RCC_CIR_LSIRDYF</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="memitem:ga97c9487ca04b0a1a992d0f2e00df739c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga97c9487ca04b0a1a992d0f2e00df739c">RCC_AHBRSTR_DMA1RST</a>&#160;&#160;&#160;(1 &lt;&lt; 24)</td></tr>
<tr class="memitem:ga14792d6944967d58822d13c720f83ee8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga14792d6944967d58822d13c720f83ee8">RCC_AHBRSTR_FLITFRST</a>&#160;&#160;&#160;(1 &lt;&lt; 15)</td></tr>
<tr class="memitem:ga6e955ed3881dfd4a3a97b1bb13da0dde"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga6e955ed3881dfd4a3a97b1bb13da0dde">RCC_AHBRSTR_CRCRST</a>&#160;&#160;&#160;(1 &lt;&lt; 12)</td></tr>
<tr class="memitem:ga4641a35381254234afb284547689e43c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga4641a35381254234afb284547689e43c">RCC_AHBRSTR_GPIOHRST</a>&#160;&#160;&#160;(1 &lt;&lt; 5)</td></tr>
<tr class="memitem:gaf573d4f175347ee5083f8b790695f611"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#gaf573d4f175347ee5083f8b790695f611">RCC_AHBRSTR_GPIOERST</a>&#160;&#160;&#160;(1 &lt;&lt; 4)</td></tr>
<tr class="memitem:ga9054c3b77b70344f0edb27e3397fee77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga9054c3b77b70344f0edb27e3397fee77">RCC_AHBRSTR_GPIODRST</a>&#160;&#160;&#160;(1 &lt;&lt; 3)</td></tr>
<tr class="memitem:ga5b837c7b81c1a4b8f986c23b7c5b5afa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga5b837c7b81c1a4b8f986c23b7c5b5afa">RCC_AHBRSTR_GPIOCRST</a>&#160;&#160;&#160;(1 &lt;&lt; 2)</td></tr>
<tr class="memitem:gab07dc17b79c908bdbf9cf196947d0035"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#gab07dc17b79c908bdbf9cf196947d0035">RCC_AHBRSTR_GPIOBRST</a>&#160;&#160;&#160;(1 &lt;&lt; 1)</td></tr>
<tr class="memitem:ga327f966b6e8dc82dc0ac950539ce0407"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga327f966b6e8dc82dc0ac950539ce0407">RCC_AHBRSTR_GPIOARST</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="memitem:gae7ae8e338b3b42ad037e9e5b6eeb2c41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#gae7ae8e338b3b42ad037e9e5b6eeb2c41">RCC_APB2RSTR_USART1RST</a>&#160;&#160;&#160;(1 &lt;&lt; 14)</td></tr>
<tr class="memitem:ga345f05d3508a9fd5128208761feb29fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga345f05d3508a9fd5128208761feb29fb">RCC_APB2RSTR_SPI1RST</a>&#160;&#160;&#160;(1 &lt;&lt; 12)</td></tr>
<tr class="memitem:ga7b818d0d9747621c936ad16c93a4956a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga7b818d0d9747621c936ad16c93a4956a">RCC_APB2RSTR_ADC1RST</a>&#160;&#160;&#160;(1 &lt;&lt; 9)</td></tr>
<tr class="memitem:ga9651c8201d42ba03bb1bf89d9d39e60c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga9651c8201d42ba03bb1bf89d9d39e60c">RCC_APB2RSTR_TIM11RST</a>&#160;&#160;&#160;(1 &lt;&lt; 4)</td></tr>
<tr class="memitem:gac76155acdc99c8c6502ba3beba818f42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#gac76155acdc99c8c6502ba3beba818f42">RCC_APB2RSTR_TIM10RST</a>&#160;&#160;&#160;(1 &lt;&lt; 3)</td></tr>
<tr class="memitem:gab3aa588d4814a289d939e111492724af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#gab3aa588d4814a289d939e111492724af">RCC_APB2RSTR_TIM9RST</a>&#160;&#160;&#160;(1 &lt;&lt; 2)</td></tr>
<tr class="memitem:ga813d42b8d48ae6379c053a44870af49d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga813d42b8d48ae6379c053a44870af49d">RCC_APB2RSTR_SYSCFGRST</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="memitem:ga8895a90782d329bed4152b0bcf8266f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga8895a90782d329bed4152b0bcf8266f7">RCC_APB1RSTR_COMPRST</a>&#160;&#160;&#160;(1 &lt;&lt; 31)</td></tr>
<tr class="memitem:ga7fb9c125237cfe5b6436ca795e7f3564"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga7fb9c125237cfe5b6436ca795e7f3564">RCC_APB1RSTR_DACRST</a>&#160;&#160;&#160;(1 &lt;&lt; 29)</td></tr>
<tr class="memitem:ga274d8cb48f0e89831efabea66d64af2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga274d8cb48f0e89831efabea66d64af2a">RCC_APB1RSTR_PWRRST</a>&#160;&#160;&#160;(1 &lt;&lt; 28)</td></tr>
<tr class="memitem:ga51baa4f973f66eb9781d690fa061f97f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga51baa4f973f66eb9781d690fa061f97f">RCC_APB1RSTR_USBRST</a>&#160;&#160;&#160;(1 &lt;&lt; 23)</td></tr>
<tr class="memitem:ga412d59407e5dad43cf8ae1ea6f8bc5c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga412d59407e5dad43cf8ae1ea6f8bc5c3">RCC_APB1RSTR_I2C2RST</a>&#160;&#160;&#160;(1 &lt;&lt; 22)</td></tr>
<tr class="memitem:gadcd25346a7d7b0009090adfbca899b93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#gadcd25346a7d7b0009090adfbca899b93">RCC_APB1RSTR_I2C1RST</a>&#160;&#160;&#160;(1 &lt;&lt; 21)</td></tr>
<tr class="memitem:ga766478ebdcbb647eb3f32962543bd194"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga766478ebdcbb647eb3f32962543bd194">RCC_APB1RSTR_USART3RST</a>&#160;&#160;&#160;(1 &lt;&lt; 18)</td></tr>
<tr class="memitem:ga195c39f08384ca1fa13b53a31d65d0a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga195c39f08384ca1fa13b53a31d65d0a5">RCC_APB1RSTR_USART2RST</a>&#160;&#160;&#160;(1 &lt;&lt; 17)</td></tr>
<tr class="memitem:ga0a6289a35547cf0d5300706f9baa18ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga0a6289a35547cf0d5300706f9baa18ea">RCC_APB1RSTR_SPI2RST</a>&#160;&#160;&#160;(1 &lt;&lt; 14)</td></tr>
<tr class="memitem:ga0d2591ac0655a8798f4c16cef97e6f94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga0d2591ac0655a8798f4c16cef97e6f94">RCC_APB1RSTR_WWDGRST</a>&#160;&#160;&#160;(1 &lt;&lt; 11)</td></tr>
<tr class="memitem:gac5fc9c8195476406d32332999cc89ede"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#gac5fc9c8195476406d32332999cc89ede">RCC_APB1RSTR_LCDRST</a>&#160;&#160;&#160;(1 &lt;&lt; 9)</td></tr>
<tr class="memitem:ga40b1d355ee76ad9a044ad37f1629e760"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga40b1d355ee76ad9a044ad37f1629e760">RCC_APB1RSTR_TIM7RST</a>&#160;&#160;&#160;(1 &lt;&lt; 5)</td></tr>
<tr class="memitem:ga8d64bd82cf47a209afebc7d663e28383"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga8d64bd82cf47a209afebc7d663e28383">RCC_APB1RSTR_TIM6RST</a>&#160;&#160;&#160;(1 &lt;&lt; 4)</td></tr>
<tr class="memitem:ga1d1233dd5266ba55d9951e3b1a334552"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga1d1233dd5266ba55d9951e3b1a334552">RCC_APB1RSTR_TIM5RST</a>&#160;&#160;&#160;(1 &lt;&lt; 3)</td></tr>
<tr class="memitem:ga6a720364de988965b6d2f91ed6519570"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga6a720364de988965b6d2f91ed6519570">RCC_APB1RSTR_TIM4RST</a>&#160;&#160;&#160;(1 &lt;&lt; 2)</td></tr>
<tr class="memitem:ga8680c562fd372b494a160594525d7ce9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga8680c562fd372b494a160594525d7ce9">RCC_APB1RSTR_TIM3RST</a>&#160;&#160;&#160;(1 &lt;&lt; 1)</td></tr>
<tr class="memitem:ga51ca4659706d0e00333d4abff049dc0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga51ca4659706d0e00333d4abff049dc0d">RCC_APB1RSTR_TIM2RST</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="memitem:ga8053aa13396d01a92ab6668dc18024b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga8053aa13396d01a92ab6668dc18024b1">RCC_AHBLPENR_DMA1LPEN</a>&#160;&#160;&#160;(1 &lt;&lt; 24)</td></tr>
<tr class="memitem:gaed1d1c5701ec18542e7a22c429a1cee8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#gaed1d1c5701ec18542e7a22c429a1cee8">RCC_AHBLPENR_SRAMLPEN</a>&#160;&#160;&#160;(1 &lt;&lt; 16)</td></tr>
<tr class="memitem:ga216c6dc7dadf00b88d1b0585b68e23f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga216c6dc7dadf00b88d1b0585b68e23f0">RCC_AHBLPENR_FLITFLPEN</a>&#160;&#160;&#160;(1 &lt;&lt; 15)</td></tr>
<tr class="memitem:ga24b72821d1df0037ffad16d4e7aefc48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga24b72821d1df0037ffad16d4e7aefc48">RCC_AHBLPENR_CRCLPEN</a>&#160;&#160;&#160;(1 &lt;&lt; 12)</td></tr>
<tr class="memitem:ga13b804e2e8ae7920a8db3a1828ff3b42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga13b804e2e8ae7920a8db3a1828ff3b42">RCC_AHBLPENR_GPIOHLPEN</a>&#160;&#160;&#160;(1 &lt;&lt; 5)</td></tr>
<tr class="memitem:ga8ac3d2e5547dc444ed2f7c9341a2f169"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga8ac3d2e5547dc444ed2f7c9341a2f169">RCC_AHBLPENR_GPIOELPEN</a>&#160;&#160;&#160;(1 &lt;&lt; 4)</td></tr>
<tr class="memitem:ga25cad84f367cbe2ecdbea5a5b3f0d605"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga25cad84f367cbe2ecdbea5a5b3f0d605">RCC_AHBLPENR_GPIODLPEN</a>&#160;&#160;&#160;(1 &lt;&lt; 3)</td></tr>
<tr class="memitem:ga31961dd470a5be30373cd496ae6da055"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga31961dd470a5be30373cd496ae6da055">RCC_AHBLPENR_GPIOCLPEN</a>&#160;&#160;&#160;(1 &lt;&lt; 2)</td></tr>
<tr class="memitem:ga1943c1a7faf87f869a4a381bb17fb0ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga1943c1a7faf87f869a4a381bb17fb0ea">RCC_AHBLPENR_GPIOBLPEN</a>&#160;&#160;&#160;(1 &lt;&lt; 1)</td></tr>
<tr class="memitem:ga8fdb2dae547fe9b89381c894ae21e08a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga8fdb2dae547fe9b89381c894ae21e08a">RCC_AHBLPENR_GPIOALPEN</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="memitem:gab8b429bc8d52abd1ba3818a82542bb98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#gab8b429bc8d52abd1ba3818a82542bb98">RCC_APB2LPENR_USART1LPEN</a>&#160;&#160;&#160;(1 &lt;&lt; 14)</td></tr>
<tr class="memitem:ga2c6729058e54f4b8f8ae01d5b3586aaa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga2c6729058e54f4b8f8ae01d5b3586aaa">RCC_APB2LPENR_SPI1LPEN</a>&#160;&#160;&#160;(1 &lt;&lt; 12)</td></tr>
<tr class="memitem:ga126a8791f77cecc599e32d2c882a4dab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga126a8791f77cecc599e32d2c882a4dab">RCC_APB2LPENR_ADC1LPEN</a>&#160;&#160;&#160;(1 &lt;&lt; 9)</td></tr>
<tr class="memitem:gad43fcaa4f4d6fb2b590a6ffee31f8c94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#gad43fcaa4f4d6fb2b590a6ffee31f8c94">RCC_APB2LPENR_TIM11LPEN</a>&#160;&#160;&#160;(1 &lt;&lt; 4)</td></tr>
<tr class="memitem:gae7999e2ebeb1300d0cf6a59ad92c41b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#gae7999e2ebeb1300d0cf6a59ad92c41b6">RCC_APB2LPENR_TIM10LPEN</a>&#160;&#160;&#160;(1 &lt;&lt; 3)</td></tr>
<tr class="memitem:ga91b882f3dc2b939a53ed3f4caa537de1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga91b882f3dc2b939a53ed3f4caa537de1">RCC_APB2LPENR_TIM9LPEN</a>&#160;&#160;&#160;(1 &lt;&lt; 2)</td></tr>
<tr class="memitem:gaaa82cfc33f0cf71220398bbe1c4b412e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#gaaa82cfc33f0cf71220398bbe1c4b412e">RCC_APB2LPENR_SYSCFGLPEN</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="memitem:gae6751f8c4511c642d6086b356f325a63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#gae6751f8c4511c642d6086b356f325a63">RCC_APB1LPENR_COMPLPEN</a>&#160;&#160;&#160;(1 &lt;&lt; 31)</td></tr>
<tr class="memitem:gaf36a11e89644548702385d548f3f9ec4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#gaf36a11e89644548702385d548f3f9ec4">RCC_APB1LPENR_DACLPEN</a>&#160;&#160;&#160;(1 &lt;&lt; 29)</td></tr>
<tr class="memitem:ga274fa282ad1ff40b747644bf9360feb4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga274fa282ad1ff40b747644bf9360feb4">RCC_APB1LPENR_PWRLPEN</a>&#160;&#160;&#160;(1 &lt;&lt; 28)</td></tr>
<tr class="memitem:ga9c068ba6f9554c5b98ddc7c87b658e1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga9c068ba6f9554c5b98ddc7c87b658e1e">RCC_APB1LPENR_USBLPEN</a>&#160;&#160;&#160;(1 &lt;&lt; 23)</td></tr>
<tr class="memitem:gaf6a53d37df11a56412ae06f73626f637"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#gaf6a53d37df11a56412ae06f73626f637">RCC_APB1LPENR_I2C2LPEN</a>&#160;&#160;&#160;(1 &lt;&lt; 22)</td></tr>
<tr class="memitem:ga33286469d0a9b9fedbc2b60aa6cd7da7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga33286469d0a9b9fedbc2b60aa6cd7da7">RCC_APB1LPENR_I2C1LPEN</a>&#160;&#160;&#160;(1 &lt;&lt; 21)</td></tr>
<tr class="memitem:gae11baa29f4e6d122dabdd54c6b4be052"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#gae11baa29f4e6d122dabdd54c6b4be052">RCC_APB1LPENR_USART3LPEN</a>&#160;&#160;&#160;(1 &lt;&lt; 18)</td></tr>
<tr class="memitem:ga6055c39af369463e14d6ff2017043671"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga6055c39af369463e14d6ff2017043671">RCC_APB1LPENR_USART2LPEN</a>&#160;&#160;&#160;(1 &lt;&lt; 17)</td></tr>
<tr class="memitem:ga41dcbf845448cbb1b75c0ad7e83b77cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga41dcbf845448cbb1b75c0ad7e83b77cb">RCC_APB1LPENR_SPI2LPEN</a>&#160;&#160;&#160;(1 &lt;&lt; 14)</td></tr>
<tr class="memitem:ga13f3db4ac67bf32c994364cc43f4fe8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga13f3db4ac67bf32c994364cc43f4fe8b">RCC_APB1LPENR_WWDGLPEN</a>&#160;&#160;&#160;(1 &lt;&lt; 11)</td></tr>
<tr class="memitem:gaf15ead8015b411490cdf8fb7a2355716"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#gaf15ead8015b411490cdf8fb7a2355716">RCC_APB1LPENR_LCDLPEN</a>&#160;&#160;&#160;(1 &lt;&lt; 9)</td></tr>
<tr class="memitem:gab7867dc2695855fa9084a13d06a4299f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#gab7867dc2695855fa9084a13d06a4299f">RCC_APB1LPENR_TIM7LPEN</a>&#160;&#160;&#160;(1 &lt;&lt; 5)</td></tr>
<tr class="memitem:ga439a5998fd60c3375411c7db2129ac89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga439a5998fd60c3375411c7db2129ac89">RCC_APB1LPENR_TIM6LPEN</a>&#160;&#160;&#160;(1 &lt;&lt; 4)</td></tr>
<tr class="memitem:ga6f04aff278b72fbf6acbe0ad947b06ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga6f04aff278b72fbf6acbe0ad947b06ae">RCC_APB1LPENR_TIM4LPEN</a>&#160;&#160;&#160;(1 &lt;&lt; 2)</td></tr>
<tr class="memitem:ga9391d99885a0a6fbaf3447117ac0f7aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga9391d99885a0a6fbaf3447117ac0f7aa">RCC_APB1LPENR_TIM3LPEN</a>&#160;&#160;&#160;(1 &lt;&lt; 1)</td></tr>
<tr class="memitem:ga1f561f8bfc556b52335ec2a32ba81c44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga1f561f8bfc556b52335ec2a32ba81c44">RCC_APB1LPENR_TIM2LPEN</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="memitem:ga675455250b91f125d52f5d347c2c0fbf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga675455250b91f125d52f5d347c2c0fbf">RCC_CSR_LPWRRSTF</a>&#160;&#160;&#160;(1 &lt;&lt; 31)</td></tr>
<tr class="memitem:gacabd7bbde7e78c9c8f5fd46e34771826"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#gacabd7bbde7e78c9c8f5fd46e34771826">RCC_CSR_WWDGRSTF</a>&#160;&#160;&#160;(1 &lt;&lt; 30)</td></tr>
<tr class="memitem:ga22a7079ba87dd7acd5ed7fe7b704e85f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga22a7079ba87dd7acd5ed7fe7b704e85f">RCC_CSR_IWDGRSTF</a>&#160;&#160;&#160;(1 &lt;&lt; 29)</td></tr>
<tr class="memitem:ga16e89534934436ee8958440882b71e6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga16e89534934436ee8958440882b71e6f">RCC_CSR_SFTRSTF</a>&#160;&#160;&#160;(1 &lt;&lt; 28)</td></tr>
<tr class="memitem:ga837e2d7e2395ac45ebe2aea95ecde9bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga837e2d7e2395ac45ebe2aea95ecde9bf">RCC_CSR_PORRSTF</a>&#160;&#160;&#160;(1 &lt;&lt; 27)</td></tr>
<tr class="memitem:ga4e26d2902d11e638cd0b702332f53ab1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga4e26d2902d11e638cd0b702332f53ab1">RCC_CSR_PINRSTF</a>&#160;&#160;&#160;(1 &lt;&lt; 26)</td></tr>
<tr class="memitem:ga14163f80ac0b005217eb318d0639afef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga14163f80ac0b005217eb318d0639afef">RCC_CSR_OBLRSTF</a>&#160;&#160;&#160;(1 &lt;&lt; 25)</td></tr>
<tr class="memitem:gafc26c5996b14005a70afbeaa29aae716"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#gafc26c5996b14005a70afbeaa29aae716">RCC_CSR_RMVF</a>&#160;&#160;&#160;(1 &lt;&lt; 24)</td></tr>
<tr class="memitem:ga98f3b508ec0e52edc9c9fd22e292a3a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga98f3b508ec0e52edc9c9fd22e292a3a5">RCC_CSR_RTCRST</a>&#160;&#160;&#160;(1 &lt;&lt; 23)</td></tr>
<tr class="memitem:gaf06cc284da6687ccce83abb3696613f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#gaf06cc284da6687ccce83abb3696613f9">RCC_CSR_RTCEN</a>&#160;&#160;&#160;(1 &lt;&lt; 22)</td></tr>
<tr class="memitem:ga3e488bec4db049f3fc2ced33993c6bba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga3e488bec4db049f3fc2ced33993c6bba">RCC_CSR_RTCSEL_SHIFT</a>&#160;&#160;&#160;(16)</td></tr>
<tr class="memitem:ga9746c12b22918bc574e0efdc9162d2fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga9746c12b22918bc574e0efdc9162d2fe">RCC_CSR_RTCSEL_MASK</a>&#160;&#160;&#160;(0x3)</td></tr>
<tr class="memitem:gaa66752de9f51592ed716fc64450a8ab6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#gaa66752de9f51592ed716fc64450a8ab6">RCC_CSR_RTCSEL_NONE</a>&#160;&#160;&#160;(0x0)</td></tr>
<tr class="memitem:gabaaeebc88a8a5ca1176e32f676a3cc2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#gabaaeebc88a8a5ca1176e32f676a3cc2c">RCC_CSR_RTCSEL_LSE</a>&#160;&#160;&#160;(0x1)</td></tr>
<tr class="memitem:ga5a5da77ab05027820e8c16ad4d7c3f41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga5a5da77ab05027820e8c16ad4d7c3f41">RCC_CSR_RTCSEL_LSI</a>&#160;&#160;&#160;(0x2)</td></tr>
<tr class="memitem:ga9f8f18a006b8378abf367d2363cd1bc8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga9f8f18a006b8378abf367d2363cd1bc8">RCC_CSR_RTCSEL_HSI</a>&#160;&#160;&#160;(0x3)</td></tr>
<tr class="memitem:gabb783f6cf3e637a310edf19c63eef951"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#gabb783f6cf3e637a310edf19c63eef951">RCC_CSR_LSECSSD</a>&#160;&#160;&#160;(1 &lt;&lt; 12)</td></tr>
<tr class="memitem:gaae04acc4f20a344f54ef5611a066f6f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#gaae04acc4f20a344f54ef5611a066f6f7">RCC_CSR_LSECSSON</a>&#160;&#160;&#160;(1 &lt;&lt; 11)</td></tr>
<tr class="memitem:ga2f5198ce9785eab7b8a483b092ff067b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga2f5198ce9785eab7b8a483b092ff067b">RCC_CSR_LSEBYP</a>&#160;&#160;&#160;(1 &lt;&lt; 10)</td></tr>
<tr class="memitem:gaef6f70de38e3cd825b7126ef317b955c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#gaef6f70de38e3cd825b7126ef317b955c">RCC_CSR_LSERDY</a>&#160;&#160;&#160;(1 &lt;&lt; 9)</td></tr>
<tr class="memitem:gac5e71f3e06f010bbf7592571e541869a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#gac5e71f3e06f010bbf7592571e541869a">RCC_CSR_LSEON</a>&#160;&#160;&#160;(1 &lt;&lt; 8)</td></tr>
<tr class="memitem:gab569110e757aee573ebf9ad80812e8bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#gab569110e757aee573ebf9ad80812e8bb">RCC_CSR_LSIRDY</a>&#160;&#160;&#160;(1 &lt;&lt; 1)</td></tr>
<tr class="memitem:ga803cbf97bda1ebaf9afee2a3c9f0851b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga803cbf97bda1ebaf9afee2a3c9f0851b">RCC_CSR_LSION</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:ga1dc330cb0220b652d6e56df924c825ff"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga1dc330cb0220b652d6e56df924c825ff">clock_config_entry_t</a> { <br/>
&#160;&#160;<a class="el" href="group__STM32L1xx__rcc__defines.html#gga1dc330cb0220b652d6e56df924c825ffa5473571a1c0ea0ba0904b2a66d52be97">CLOCK_VRANGE1_HSI_PLL_24MHZ</a>, 
<a class="el" href="group__STM32L1xx__rcc__defines.html#gga1dc330cb0220b652d6e56df924c825ffa40ea6c4375e56e77801499577d71e77b">CLOCK_VRANGE1_HSI_PLL_32MHZ</a>, 
<a class="el" href="group__STM32L1xx__rcc__defines.html#gga1dc330cb0220b652d6e56df924c825ffa28e1f7d247cef0b5fbee2c4bf5144603">CLOCK_VRANGE1_HSI_RAW_16MHZ</a>, 
<a class="el" href="group__STM32L1xx__rcc__defines.html#gga1dc330cb0220b652d6e56df924c825ffa54dd7228dcbe17ffe67c45c0344942eb">CLOCK_VRANGE1_HSI_RAW_4MHZ</a>, 
<br/>
&#160;&#160;<a class="el" href="group__STM32L1xx__rcc__defines.html#gga1dc330cb0220b652d6e56df924c825ffa71593b5a26211fada4e664193e1563f1">CLOCK_VRANGE1_MSI_RAW_4MHZ</a>, 
<a class="el" href="group__STM32L1xx__rcc__defines.html#gga1dc330cb0220b652d6e56df924c825ffa6aad103c8a3db272fb70341e1cf5fb37">CLOCK_VRANGE1_MSI_RAW_2MHZ</a>, 
<a class="el" href="group__STM32L1xx__rcc__defines.html#gga1dc330cb0220b652d6e56df924c825ffa07ea5eaa32d8254785bbdcfce2f825f3">CLOCK_CONFIG_END</a>
<br/>
 }</td></tr>
<tr class="memitem:gaf2418102b7993f2a6f0060e1efdca823"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#gaf2418102b7993f2a6f0060e1efdca823">osc_t</a> { <br/>
&#160;&#160;<a class="el" href="group__STM32L1xx__rcc__defines.html#ggaf2418102b7993f2a6f0060e1efdca823a5c7fe827c28117f11dd14f9197d7d5a2">PLL</a>, 
<a class="el" href="group__STM32L1xx__rcc__defines.html#ggaf2418102b7993f2a6f0060e1efdca823a744bf841212e605b891f8ced6e20eb43">HSE</a>, 
<a class="el" href="group__STM32L1xx__rcc__defines.html#ggaf2418102b7993f2a6f0060e1efdca823aae2bb333077d91b3c2aa75978f89e084">HSI</a>, 
<a class="el" href="group__STM32L1xx__rcc__defines.html#ggaf2418102b7993f2a6f0060e1efdca823a5f40776aa9bfa517edb2e38dd1a2baca">MSI</a>, 
<br/>
&#160;&#160;<a class="el" href="group__STM32L1xx__rcc__defines.html#ggaf2418102b7993f2a6f0060e1efdca823aa07a47bdd221bde7ab7f08d41c03de40">LSE</a>, 
<a class="el" href="group__STM32L1xx__rcc__defines.html#ggaf2418102b7993f2a6f0060e1efdca823ac59b221b111954833c988555d5972f88">LSI</a>
<br/>
 }</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:gafb2280aff17e5e44119435da2aec144d"><td class="memItemLeft" align="right" valign="top"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#acd011fce71bdd0f1884aa638d921487a">BEGIN_DECLS</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#gafb2280aff17e5e44119435da2aec144d">rcc_osc_ready_int_clear</a> (<a class="el" href="group__STM32L1xx__rcc__defines.html#gaf2418102b7993f2a6f0060e1efdca823">osc_t</a> osc)</td></tr>
<tr class="memitem:ga147836b03e1dd972e365ce0732818078"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga147836b03e1dd972e365ce0732818078">rcc_osc_ready_int_enable</a> (<a class="el" href="group__STM32L1xx__rcc__defines.html#gaf2418102b7993f2a6f0060e1efdca823">osc_t</a> osc)</td></tr>
<tr class="memitem:gab6ebab9be1d0f9fe163a4d8dd88f6522"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#gab6ebab9be1d0f9fe163a4d8dd88f6522">rcc_osc_ready_int_disable</a> (<a class="el" href="group__STM32L1xx__rcc__defines.html#gaf2418102b7993f2a6f0060e1efdca823">osc_t</a> osc)</td></tr>
<tr class="memitem:gab01089842913b18e3df6e0e3ec89fd71"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#gab01089842913b18e3df6e0e3ec89fd71">rcc_osc_ready_int_flag</a> (<a class="el" href="group__STM32L1xx__rcc__defines.html#gaf2418102b7993f2a6f0060e1efdca823">osc_t</a> osc)</td></tr>
<tr class="memitem:gab1b45443e00d0774628de632257ba9f4"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#gab1b45443e00d0774628de632257ba9f4">rcc_css_int_clear</a> (void)</td></tr>
<tr class="memitem:ga0d3d34d807e0934127960914833a1b4d"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga0d3d34d807e0934127960914833a1b4d">rcc_css_int_flag</a> (void)</td></tr>
<tr class="memitem:ga0f9fac6ac510e119aebe5f62c53f073a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga0f9fac6ac510e119aebe5f62c53f073a">rcc_wait_for_osc_ready</a> (<a class="el" href="group__STM32L1xx__rcc__defines.html#gaf2418102b7993f2a6f0060e1efdca823">osc_t</a> osc)</td></tr>
<tr class="memitem:ga6472eba195686b970de6216ab61ebd7c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga6472eba195686b970de6216ab61ebd7c">rcc_wait_for_sysclk_status</a> (<a class="el" href="group__STM32L1xx__rcc__defines.html#gaf2418102b7993f2a6f0060e1efdca823">osc_t</a> osc)</td></tr>
<tr class="memitem:ga8dbd64d58e019803bf109609203d1afd"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga8dbd64d58e019803bf109609203d1afd">rcc_osc_on</a> (<a class="el" href="group__STM32L1xx__rcc__defines.html#gaf2418102b7993f2a6f0060e1efdca823">osc_t</a> osc)</td></tr>
<tr class="memitem:ga5f5d6161e92d2708ee1e2d0517c10c28"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga5f5d6161e92d2708ee1e2d0517c10c28">rcc_osc_off</a> (<a class="el" href="group__STM32L1xx__rcc__defines.html#gaf2418102b7993f2a6f0060e1efdca823">osc_t</a> osc)</td></tr>
<tr class="memitem:gaddb943f9f25dc2df52890c90d468f373"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#gaddb943f9f25dc2df52890c90d468f373">rcc_css_enable</a> (void)</td></tr>
<tr class="memitem:ga2297cce07d5113023bf8eff03fc62c66"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga2297cce07d5113023bf8eff03fc62c66">rcc_css_disable</a> (void)</td></tr>
<tr class="memitem:ga3e144ef62bd737fe6cab45eddec41da3"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga3e144ef62bd737fe6cab45eddec41da3">rcc_osc_bypass_enable</a> (<a class="el" href="group__STM32L1xx__rcc__defines.html#gaf2418102b7993f2a6f0060e1efdca823">osc_t</a> osc)</td></tr>
<tr class="memitem:ga9152b74c16322ae76cec62ef93403916"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga9152b74c16322ae76cec62ef93403916">rcc_osc_bypass_disable</a> (<a class="el" href="group__STM32L1xx__rcc__defines.html#gaf2418102b7993f2a6f0060e1efdca823">osc_t</a> osc)</td></tr>
<tr class="memitem:ga3b3e26e0374ad984ec7c442b738a8cd2"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga3b3e26e0374ad984ec7c442b738a8cd2">rcc_peripheral_enable_clock</a> (volatile <a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> *reg, <a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> en)</td></tr>
<tr class="memitem:ga20b04813e5b27577fe2ef013a8337eee"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga20b04813e5b27577fe2ef013a8337eee">rcc_peripheral_disable_clock</a> (volatile <a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> *reg, <a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> en)</td></tr>
<tr class="memitem:ga076c5e84cf8bf9293559648e72b0a04f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga076c5e84cf8bf9293559648e72b0a04f">rcc_peripheral_reset</a> (volatile <a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> *reg, <a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> reset)</td></tr>
<tr class="memitem:ga6f657d65ef6704cf3fdc8a78b0a042a8"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga6f657d65ef6704cf3fdc8a78b0a042a8">rcc_peripheral_clear_reset</a> (volatile <a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> *reg, <a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> clear_reset)</td></tr>
<tr class="memitem:ga3edbf52144a86a1b8292b3e21e3959d7"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga3edbf52144a86a1b8292b3e21e3959d7">rcc_set_sysclk_source</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> clk)</td></tr>
<tr class="memitem:ga8dc8a07c16736621b46b02b4d70c6e17"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga8dc8a07c16736621b46b02b4d70c6e17">rcc_set_pll_configuration</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> source, <a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> multiplier, <a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> divisor)</td></tr>
<tr class="memitem:ga2c3543cb0fc5e01678bb6d5bae1a51a1"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga2c3543cb0fc5e01678bb6d5bae1a51a1">rcc_set_pll_source</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> pllsrc)</td></tr>
<tr class="memitem:gab59dc079275228143e1c8922c2b124d2"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#gab59dc079275228143e1c8922c2b124d2">rcc_set_adcpre</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> adcpre)</td></tr>
<tr class="memitem:ga411748dd9a8a99b746e802af6b448763"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga411748dd9a8a99b746e802af6b448763">rcc_set_ppre2</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> ppre2)</td></tr>
<tr class="memitem:ga8cb53f3681507b9819229b24bd3417cd"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga8cb53f3681507b9819229b24bd3417cd">rcc_set_ppre1</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> ppre1)</td></tr>
<tr class="memitem:ga587f5be40f38a0bf0418ae4125129dc0"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga587f5be40f38a0bf0418ae4125129dc0">rcc_set_hpre</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> hpre)</td></tr>
<tr class="memitem:gaa57d9566802a3e2df024cb679df1e990"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#gaa57d9566802a3e2df024cb679df1e990">rcc_set_usbpre</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> usbpre)</td></tr>
<tr class="memitem:gac56bc6cfdddb0b158cea58ed3e926201"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#gac56bc6cfdddb0b158cea58ed3e926201">rcc_set_rtcpre</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> rtcpre)</td></tr>
<tr class="memitem:ga02ae4c7c3c5566f2d92738177d8f6367"><td class="memItemLeft" align="right" valign="top"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga02ae4c7c3c5566f2d92738177d8f6367">rcc_system_clock_source</a> (void)</td></tr>
<tr class="memitem:ga4da417e0164b80ffbd09fbc22990a1d1"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga4da417e0164b80ffbd09fbc22990a1d1">rcc_rtc_select_clock</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> clock)</td></tr>
<tr class="memitem:ga71d9ff219cb4e09c3cddbf383e8c47b3"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga71d9ff219cb4e09c3cddbf383e8c47b3">rcc_clock_setup_msi</a> (const <a class="el" href="structclock__scale__t.html">clock_scale_t</a> *clock)</td></tr>
<tr class="memitem:ga3d30e886f8749e059865bd3fc7a14ccd"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga3d30e886f8749e059865bd3fc7a14ccd">rcc_clock_setup_hsi</a> (const <a class="el" href="structclock__scale__t.html">clock_scale_t</a> *clock)</td></tr>
<tr class="memitem:ga76b12063e828a7af960d375dee952d31"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga76b12063e828a7af960d375dee952d31">rcc_clock_setup_pll</a> (const <a class="el" href="structclock__scale__t.html">clock_scale_t</a> *clock)</td></tr>
<tr class="memitem:gaa02e63deae78644c393004fb900fe584"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#gaa02e63deae78644c393004fb900fe584">rcc_backupdomain_reset</a> (void)</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:gaeb8ec930fbb38a02df9f93b40d3bb559"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="structclock__scale__t.html">clock_scale_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#gaeb8ec930fbb38a02df9f93b40d3bb559">clock_config</a> [<a class="el" href="group__STM32L1xx__rcc__defines.html#gga1dc330cb0220b652d6e56df924c825ffa07ea5eaa32d8254785bbdcfce2f825f3">CLOCK_CONFIG_END</a>]</td></tr>
<tr class="memitem:ga2ef92a5b2a7fffd75a80adb496391c8c"><td class="memItemLeft" align="right" valign="top"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga2ef92a5b2a7fffd75a80adb496391c8c">rcc_ppre1_frequency</a></td></tr>
<tr class="memitem:ga734b4f30d6b0845a57f5e8d4dc434f85"><td class="memItemLeft" align="right" valign="top"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga734b4f30d6b0845a57f5e8d4dc434f85">rcc_ppre2_frequency</a></td></tr>
</table>
<a name="details" id="details"></a><h2>Detailed Description</h2>
<p><b>libopencm3 STM32L1xx Reset and Clock Control</b> </p>
<dl class="section version"><dt>Version</dt><dd>1.0.0</dd></dl>
<dl class="section author"><dt>Author</dt><dd> &copy;  2009 Federico Ruiz-Ugalde &lt;memeruiz at gmail dot com&gt; </dd>
<dd>
 &copy;  2009 Uwe Hermann <a href="#" onclick="location.href='mai'+'lto:'+'uwe'+'@h'+'erm'+'an'+'n-u'+'we'+'.de'; return false;">uwe@h<span style="display: none;">.nosp@m.</span>erma<span style="display: none;">.nosp@m.</span>nn-uw<span style="display: none;">.nosp@m.</span>e.de</a> </dd>
<dd>
 &copy;  2012 Karl Palsson <a href="#" onclick="location.href='mai'+'lto:'+'kar'+'lp'+'@tw'+'ea'+'k.n'+'et'+'.au'; return false;">karlp<span style="display: none;">.nosp@m.</span>@twe<span style="display: none;">.nosp@m.</span>ak.ne<span style="display: none;">.nosp@m.</span>t.au</a></dd></dl>
<dl class="section date"><dt>Date</dt><dd>11 November 2012</dd></dl>
<p>LGPL License Terms <a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/lgpl_license.html">libopencm3 License</a> </p>
<h2>Macro Definition Documentation</h2>
<a class="anchor" id="gac80336b2b7c3c43e36370c84ab122b1f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHBENR&#160;&#160;&#160;<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x1c)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00060">60</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga18dba38c801832f4ec54a44baa3bc70f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHBLPENR&#160;&#160;&#160;<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x28)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00063">63</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga24b72821d1df0037ffad16d4e7aefc48"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHBLPENR_CRCLPEN&#160;&#160;&#160;(1 &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00324">324</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8053aa13396d01a92ab6668dc18024b1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHBLPENR_DMA1LPEN&#160;&#160;&#160;(1 &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00321">321</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga216c6dc7dadf00b88d1b0585b68e23f0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHBLPENR_FLITFLPEN&#160;&#160;&#160;(1 &lt;&lt; 15)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00323">323</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8fdb2dae547fe9b89381c894ae21e08a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHBLPENR_GPIOALPEN&#160;&#160;&#160;(1 &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00330">330</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1943c1a7faf87f869a4a381bb17fb0ea"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHBLPENR_GPIOBLPEN&#160;&#160;&#160;(1 &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00329">329</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga31961dd470a5be30373cd496ae6da055"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHBLPENR_GPIOCLPEN&#160;&#160;&#160;(1 &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00328">328</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga25cad84f367cbe2ecdbea5a5b3f0d605"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHBLPENR_GPIODLPEN&#160;&#160;&#160;(1 &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00327">327</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8ac3d2e5547dc444ed2f7c9341a2f169"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHBLPENR_GPIOELPEN&#160;&#160;&#160;(1 &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00326">326</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga13b804e2e8ae7920a8db3a1828ff3b42"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHBLPENR_GPIOHLPEN&#160;&#160;&#160;(1 &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00325">325</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaed1d1c5701ec18542e7a22c429a1cee8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHBLPENR_SRAMLPEN&#160;&#160;&#160;(1 &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00322">322</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad97b07e757b67cb8711ca5d20ea8ad3e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHBRSTR&#160;&#160;&#160;<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00057">57</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6e955ed3881dfd4a3a97b1bb13da0dde"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHBRSTR_CRCRST&#160;&#160;&#160;(1 &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00226">226</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga97c9487ca04b0a1a992d0f2e00df739c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHBRSTR_DMA1RST&#160;&#160;&#160;(1 &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00224">224</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga14792d6944967d58822d13c720f83ee8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHBRSTR_FLITFRST&#160;&#160;&#160;(1 &lt;&lt; 15)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00225">225</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga327f966b6e8dc82dc0ac950539ce0407"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHBRSTR_GPIOARST&#160;&#160;&#160;(1 &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00232">232</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab07dc17b79c908bdbf9cf196947d0035"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHBRSTR_GPIOBRST&#160;&#160;&#160;(1 &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00231">231</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5b837c7b81c1a4b8f986c23b7c5b5afa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHBRSTR_GPIOCRST&#160;&#160;&#160;(1 &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00230">230</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9054c3b77b70344f0edb27e3397fee77"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHBRSTR_GPIODRST&#160;&#160;&#160;(1 &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00229">229</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf573d4f175347ee5083f8b790695f611"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHBRSTR_GPIOERST&#160;&#160;&#160;(1 &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00228">228</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4641a35381254234afb284547689e43c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHBRSTR_GPIOHRST&#160;&#160;&#160;(1 &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00227">227</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad4baa1f26b04719fe3d4e2f02d7dde40"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1ENR&#160;&#160;&#160;<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x24)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00062">62</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00483">rcc_clock_setup_hsi()</a>, <a class="el" href="rcc_8c_source.html#l00446">rcc_clock_setup_msi()</a>, and <a class="el" href="rcc_8c_source.html#l00514">rcc_clock_setup_pll()</a>.</p>

</div>
</div>
<a class="anchor" id="ga3cdab24cef8523735eb7f941909a017f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1LPENR&#160;&#160;&#160;<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x30)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00065">65</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae6751f8c4511c642d6086b356f325a63"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1LPENR_COMPLPEN&#160;&#160;&#160;(1 &lt;&lt; 31)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00340">340</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf36a11e89644548702385d548f3f9ec4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1LPENR_DACLPEN&#160;&#160;&#160;(1 &lt;&lt; 29)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00341">341</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga33286469d0a9b9fedbc2b60aa6cd7da7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1LPENR_I2C1LPEN&#160;&#160;&#160;(1 &lt;&lt; 21)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00345">345</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf6a53d37df11a56412ae06f73626f637"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1LPENR_I2C2LPEN&#160;&#160;&#160;(1 &lt;&lt; 22)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00344">344</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf15ead8015b411490cdf8fb7a2355716"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1LPENR_LCDLPEN&#160;&#160;&#160;(1 &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00350">350</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga274fa282ad1ff40b747644bf9360feb4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1LPENR_PWRLPEN&#160;&#160;&#160;(1 &lt;&lt; 28)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00342">342</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga41dcbf845448cbb1b75c0ad7e83b77cb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1LPENR_SPI2LPEN&#160;&#160;&#160;(1 &lt;&lt; 14)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00348">348</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1f561f8bfc556b52335ec2a32ba81c44"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1LPENR_TIM2LPEN&#160;&#160;&#160;(1 &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00355">355</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9391d99885a0a6fbaf3447117ac0f7aa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1LPENR_TIM3LPEN&#160;&#160;&#160;(1 &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00354">354</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6f04aff278b72fbf6acbe0ad947b06ae"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1LPENR_TIM4LPEN&#160;&#160;&#160;(1 &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00353">353</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga439a5998fd60c3375411c7db2129ac89"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1LPENR_TIM6LPEN&#160;&#160;&#160;(1 &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00352">352</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab7867dc2695855fa9084a13d06a4299f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1LPENR_TIM7LPEN&#160;&#160;&#160;(1 &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00351">351</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6055c39af369463e14d6ff2017043671"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1LPENR_USART2LPEN&#160;&#160;&#160;(1 &lt;&lt; 17)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00347">347</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae11baa29f4e6d122dabdd54c6b4be052"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1LPENR_USART3LPEN&#160;&#160;&#160;(1 &lt;&lt; 18)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00346">346</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9c068ba6f9554c5b98ddc7c87b658e1e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1LPENR_USBLPEN&#160;&#160;&#160;(1 &lt;&lt; 23)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00343">343</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga13f3db4ac67bf32c994364cc43f4fe8b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1LPENR_WWDGLPEN&#160;&#160;&#160;(1 &lt;&lt; 11)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00349">349</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga758db6d69dc2816cd403e5361ab124f2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1RSTR&#160;&#160;&#160;<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x18)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00059">59</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="i2c__common__all_8c_source.html#l00050">i2c_reset()</a>, <a class="el" href="spi__common__all_8c_source.html#l00079">spi_reset()</a>, and <a class="el" href="timer__common__all_8c_source.html#l00111">timer_reset()</a>.</p>

</div>
</div>
<a class="anchor" id="ga8895a90782d329bed4152b0bcf8266f7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1RSTR_COMPRST&#160;&#160;&#160;(1 &lt;&lt; 31)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00246">246</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7fb9c125237cfe5b6436ca795e7f3564"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1RSTR_DACRST&#160;&#160;&#160;(1 &lt;&lt; 29)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00247">247</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gadcd25346a7d7b0009090adfbca899b93"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1RSTR_I2C1RST&#160;&#160;&#160;(1 &lt;&lt; 21)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00251">251</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="i2c__common__all_8c_source.html#l00050">i2c_reset()</a>.</p>

</div>
</div>
<a class="anchor" id="ga412d59407e5dad43cf8ae1ea6f8bc5c3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1RSTR_I2C2RST&#160;&#160;&#160;(1 &lt;&lt; 22)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00250">250</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="i2c__common__all_8c_source.html#l00050">i2c_reset()</a>.</p>

</div>
</div>
<a class="anchor" id="gac5fc9c8195476406d32332999cc89ede"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1RSTR_LCDRST&#160;&#160;&#160;(1 &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00256">256</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga274d8cb48f0e89831efabea66d64af2a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1RSTR_PWRRST&#160;&#160;&#160;(1 &lt;&lt; 28)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00248">248</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0a6289a35547cf0d5300706f9baa18ea"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1RSTR_SPI2RST&#160;&#160;&#160;(1 &lt;&lt; 14)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00254">254</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="spi__common__all_8c_source.html#l00079">spi_reset()</a>.</p>

</div>
</div>
<a class="anchor" id="ga51ca4659706d0e00333d4abff049dc0d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1RSTR_TIM2RST&#160;&#160;&#160;(1 &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00262">262</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="timer__common__all_8c_source.html#l00111">timer_reset()</a>.</p>

</div>
</div>
<a class="anchor" id="ga8680c562fd372b494a160594525d7ce9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1RSTR_TIM3RST&#160;&#160;&#160;(1 &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00261">261</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="timer__common__all_8c_source.html#l00111">timer_reset()</a>.</p>

</div>
</div>
<a class="anchor" id="ga6a720364de988965b6d2f91ed6519570"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1RSTR_TIM4RST&#160;&#160;&#160;(1 &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00260">260</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="timer__common__all_8c_source.html#l00111">timer_reset()</a>.</p>

</div>
</div>
<a class="anchor" id="ga1d1233dd5266ba55d9951e3b1a334552"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1RSTR_TIM5RST&#160;&#160;&#160;(1 &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00259">259</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="timer__common__all_8c_source.html#l00111">timer_reset()</a>.</p>

</div>
</div>
<a class="anchor" id="ga8d64bd82cf47a209afebc7d663e28383"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1RSTR_TIM6RST&#160;&#160;&#160;(1 &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00258">258</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="timer__common__all_8c_source.html#l00111">timer_reset()</a>.</p>

</div>
</div>
<a class="anchor" id="ga40b1d355ee76ad9a044ad37f1629e760"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1RSTR_TIM7RST&#160;&#160;&#160;(1 &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00257">257</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="timer__common__all_8c_source.html#l00111">timer_reset()</a>.</p>

</div>
</div>
<a class="anchor" id="ga195c39f08384ca1fa13b53a31d65d0a5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1RSTR_USART2RST&#160;&#160;&#160;(1 &lt;&lt; 17)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00253">253</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga766478ebdcbb647eb3f32962543bd194"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1RSTR_USART3RST&#160;&#160;&#160;(1 &lt;&lt; 18)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00252">252</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga51baa4f973f66eb9781d690fa061f97f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1RSTR_USBRST&#160;&#160;&#160;(1 &lt;&lt; 23)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00249">249</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0d2591ac0655a8798f4c16cef97e6f94"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1RSTR_WWDGRST&#160;&#160;&#160;(1 &lt;&lt; 11)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00255">255</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6d4cd87f49d551c356fed82cbbddc5a4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB2ENR&#160;&#160;&#160;<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x20)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00061">61</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gabb0c59ce7225797ae00ffbc428b7e402"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB2LPENR&#160;&#160;&#160;<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x2c)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00064">64</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga126a8791f77cecc599e32d2c882a4dab"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB2LPENR_ADC1LPEN&#160;&#160;&#160;(1 &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00334">334</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2c6729058e54f4b8f8ae01d5b3586aaa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB2LPENR_SPI1LPEN&#160;&#160;&#160;(1 &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00333">333</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaaa82cfc33f0cf71220398bbe1c4b412e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB2LPENR_SYSCFGLPEN&#160;&#160;&#160;(1 &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00338">338</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae7999e2ebeb1300d0cf6a59ad92c41b6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB2LPENR_TIM10LPEN&#160;&#160;&#160;(1 &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00336">336</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad43fcaa4f4d6fb2b590a6ffee31f8c94"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB2LPENR_TIM11LPEN&#160;&#160;&#160;(1 &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00335">335</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga91b882f3dc2b939a53ed3f4caa537de1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB2LPENR_TIM9LPEN&#160;&#160;&#160;(1 &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00337">337</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab8b429bc8d52abd1ba3818a82542bb98"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB2LPENR_USART1LPEN&#160;&#160;&#160;(1 &lt;&lt; 14)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00332">332</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaec8fff978fdbc3903c85e1bb5b4fa698"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB2RSTR&#160;&#160;&#160;<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x14)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00058">58</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="spi__common__all_8c_source.html#l00079">spi_reset()</a>, and <a class="el" href="timer__common__all_8c_source.html#l00111">timer_reset()</a>.</p>

</div>
</div>
<a class="anchor" id="ga7b818d0d9747621c936ad16c93a4956a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB2RSTR_ADC1RST&#160;&#160;&#160;(1 &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00238">238</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga345f05d3508a9fd5128208761feb29fb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB2RSTR_SPI1RST&#160;&#160;&#160;(1 &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00237">237</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="spi__common__all_8c_source.html#l00079">spi_reset()</a>.</p>

</div>
</div>
<a class="anchor" id="ga813d42b8d48ae6379c053a44870af49d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB2RSTR_SYSCFGRST&#160;&#160;&#160;(1 &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00242">242</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac76155acdc99c8c6502ba3beba818f42"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB2RSTR_TIM10RST&#160;&#160;&#160;(1 &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00240">240</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9651c8201d42ba03bb1bf89d9d39e60c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB2RSTR_TIM11RST&#160;&#160;&#160;(1 &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00239">239</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab3aa588d4814a289d939e111492724af"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB2RSTR_TIM9RST&#160;&#160;&#160;(1 &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00241">241</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae7ae8e338b3b42ad037e9e5b6eeb2c41"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB2RSTR_USART1RST&#160;&#160;&#160;(1 &lt;&lt; 14)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00236">236</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8f7780f390ef4cbb05efa06554ba0998"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR&#160;&#160;&#160;<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x08)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00055">55</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00416">rcc_set_hpre()</a>, <a class="el" href="rcc_8c_source.html#l00375">rcc_set_pll_configuration()</a>, <a class="el" href="rcc_8c_source.html#l00389">rcc_set_pll_source()</a>, <a class="el" href="rcc_8c_source.html#l00407">rcc_set_ppre1()</a>, <a class="el" href="rcc_8c_source.html#l00398">rcc_set_ppre2()</a>, <a class="el" href="rcc_8c_source.html#l00366">rcc_set_sysclk_source()</a>, <a class="el" href="rcc_8c_source.html#l00434">rcc_system_clock_source()</a>, and <a class="el" href="rcc_8c_source.html#l00231">rcc_wait_for_sysclk_status()</a>.</p>

</div>
</div>
<a class="anchor" id="gaf008cd8819deee072bd97bf975e7d14a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_HPRE_SYSCLK_DIV128&#160;&#160;&#160;0xd</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00175">175</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab8246eb4443f6ad431f68e288c657c25"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_HPRE_SYSCLK_DIV16&#160;&#160;&#160;0xb</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00173">173</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad7a5dc47685ce3efb764848512e0c862"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_HPRE_SYSCLK_DIV2&#160;&#160;&#160;0x8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00170">170</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga431e24972b5319db8aa2cac25bba73ed"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_HPRE_SYSCLK_DIV256&#160;&#160;&#160;0xe</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00176">176</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga184a0c682421a2321442448a3918b434"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_HPRE_SYSCLK_DIV4&#160;&#160;&#160;0x9</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00171">171</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga91a35a9a7294fbc6375cc53e35d544c2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_HPRE_SYSCLK_DIV512&#160;&#160;&#160;0xf</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00177">177</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga47d0a7e326c0acf2e2f834aa22e0faf3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_HPRE_SYSCLK_DIV64&#160;&#160;&#160;0xc</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00174">174</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaefb930af5334ee30be8179dbd7a816ea"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_HPRE_SYSCLK_DIV8&#160;&#160;&#160;0xa</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00172">172</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga40c164dc946f4cba1e3fc87b0c997016"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_HPRE_SYSCLK_NODIV&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00169">169</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga29638cf404bfccc933434221c6cd7362"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_MCO_HSECLK&#160;&#160;&#160;0x4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00125">125</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8d3d47b43c4a3f97ba2365df114766c1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_MCO_HSICLK&#160;&#160;&#160;0x2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00123">123</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad7b6a00f91a4e7d8797d48925ef00d2f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_MCO_LSECLK&#160;&#160;&#160;0x7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00128">128</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab312dec3652b73d15abfc02a95f93562"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_MCO_LSICLK&#160;&#160;&#160;0x6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00127">127</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga28617fce31a81d8e35020752aa1819af"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_MCO_MSICLK&#160;&#160;&#160;0x3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00124">124</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae5cca64c29290cda14213761e3f69830"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_MCO_NOCLK&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00121">121</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8305fbe5016b8256a8e3815e71b7e541"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_MCO_PLLCLK&#160;&#160;&#160;0x5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00126">126</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaecf3b078108fdaf7e66d15ae71ec4181"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_MCO_SYSCLK&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00122">122</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac0bd335b38b0a72a0f42661829727fbd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_MCOPRE_DIV1&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00114">114</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8aaa21720ceabda4cee4c9dcb8684ccf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_MCOPRE_DIV16&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00118">118</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga41db56060b3511b3091d081c7c1ef659"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_MCOPRE_DIV2&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00115">115</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaae98d1559e9bebb8a7221f23e87772dd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_MCOPRE_DIV4&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00116">116</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaeb847ba58050383bb4f73e743fb05ee4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_MCOPRE_DIV8&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00117">117</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa044c40b1df10901c6d540532c45ab5e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PLLDIV_DIV2&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00131">131</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac4b0256cf8d5796b4739faab65a3c73a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PLLDIV_DIV3&#160;&#160;&#160;0x2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00132">132</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gacb13e528452c26a18757d5e27d1a33a3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PLLDIV_DIV4&#160;&#160;&#160;0x3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00133">133</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4263cef4dfce5de0186399a59cf57ba9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PLLDIV_MASK&#160;&#160;&#160;0x3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00135">135</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00375">rcc_set_pll_configuration()</a>.</p>

</div>
</div>
<a class="anchor" id="ga8066343d8e26cdd92f744ec84934b83a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PLLDIV_SHIFT&#160;&#160;&#160;22</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00134">134</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00375">rcc_set_pll_configuration()</a>.</p>

</div>
</div>
<a class="anchor" id="gac3089f0fb5050e27361db9c921e05d5f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PLLMUL_MASK&#160;&#160;&#160;0xf</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00148">148</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00375">rcc_set_pll_configuration()</a>.</p>

</div>
</div>
<a class="anchor" id="ga9f9434c86c07dd6d6a066fcdccf4f556"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PLLMUL_MUL12&#160;&#160;&#160;0x4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00142">142</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga545455fb6609d78cdddde399b0e3bc47"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PLLMUL_MUL16&#160;&#160;&#160;0x5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00143">143</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9ea40adb38ba96e01e37d4fd192915a3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PLLMUL_MUL24&#160;&#160;&#160;0x6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00144">144</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0a96623b5a6e3b64aa41b18d711d0199"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PLLMUL_MUL3&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00138">138</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae4ed878302ad6688b0b37c708814cd14"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PLLMUL_MUL32&#160;&#160;&#160;0x7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00145">145</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa5defd1d119a95669ae69647f2e11ddd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PLLMUL_MUL4&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00139">139</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaab8d480aab64ffb6cfced0724b7b0653"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PLLMUL_MUL48&#160;&#160;&#160;0x8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00146">146</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3c41c6618503a663edb6339575f4bfe8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PLLMUL_MUL6&#160;&#160;&#160;0x2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00140">140</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga642b2ba2db9e534a200056a62e373677"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PLLMUL_MUL8&#160;&#160;&#160;0x3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00141">141</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab58447b7a74aec862cf32a6e1501bb73"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PLLMUL_SHIFT&#160;&#160;&#160;18</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00147">147</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00375">rcc_set_pll_configuration()</a>.</p>

</div>
</div>
<a class="anchor" id="ga20a48b08666d4fe8bbb20692ac6ee96b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PLLSRC_HSE_CLK&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00152">152</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0151e9d11d62ceff859164f26203f6b7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PLLSRC_HSI_CLK&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00151">151</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1c08b15bfcdddd7cd1fcfe0088ff5632"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PPRE1_HCLK_DIV16&#160;&#160;&#160;0x7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00166">166</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0c4ecccb2a31f8816d04bbcc6d7b1bf9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PPRE1_HCLK_DIV2&#160;&#160;&#160;0x4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00163">163</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae7f3ac3b95111b2255b13ae26098e8a1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PPRE1_HCLK_DIV4&#160;&#160;&#160;0x5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00164">164</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5e8eb17532dc779e98abcb5b4d877aa6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PPRE1_HCLK_DIV8&#160;&#160;&#160;0x6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00165">165</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2f566d03233f7da450d0e3575694cfb1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PPRE1_HCLK_NODIV&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00162">162</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga129b052c1e232ce982b3793335d5aecd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PPRE2_HCLK_DIV16&#160;&#160;&#160;0x7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00159">159</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga29c729d03a8e109b3fcbab256cc91fbd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PPRE2_HCLK_DIV2&#160;&#160;&#160;0x4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00156">156</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga12a4ef2243261b35dff52d4d9ca2a168"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PPRE2_HCLK_DIV4&#160;&#160;&#160;0x5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00157">157</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa86bd8b7295aa4b086fdbf77584aeb1f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PPRE2_HCLK_DIV8&#160;&#160;&#160;0x6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00158">158</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1a780d4b6db101967459b5af2477d43d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PPRE2_HCLK_NODIV&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00155">155</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad3d957694199b9ed8475d2470fa3ecff"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_SW_SYSCLKSEL_HSECLK&#160;&#160;&#160;0x2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00188">188</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga07284cd0c135bca6eb2c177f416e8d61"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_SW_SYSCLKSEL_HSICLK&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00187">187</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00483">rcc_clock_setup_hsi()</a>.</p>

</div>
</div>
<a class="anchor" id="ga6d265ba683e52e5b471b71b1669e82f3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_SW_SYSCLKSEL_MSICLK&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00186">186</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00446">rcc_clock_setup_msi()</a>.</p>

</div>
</div>
<a class="anchor" id="ga81ce757b20164fa21501b15fd91c9691"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_SW_SYSCLKSEL_PLLCLK&#160;&#160;&#160;0x3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00189">189</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00514">rcc_clock_setup_pll()</a>.</p>

</div>
</div>
<a class="anchor" id="ga3c892bf770b3b7c2b55bf1b6b9d9c35b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_SWS_SYSCLKSEL_HSECLK&#160;&#160;&#160;0x2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00182">182</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00231">rcc_wait_for_sysclk_status()</a>.</p>

</div>
</div>
<a class="anchor" id="ga1b39857ee3bea562521b9dedee8de7a0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_SWS_SYSCLKSEL_HSICLK&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00181">181</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00231">rcc_wait_for_sysclk_status()</a>.</p>

</div>
</div>
<a class="anchor" id="gabe5aa19975462aec49f2163e975311cf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_SWS_SYSCLKSEL_MSICLK&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00180">180</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00231">rcc_wait_for_sysclk_status()</a>.</p>

</div>
</div>
<a class="anchor" id="gadcc8b3374113007079d1aafaaf896825"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_SWS_SYSCLKSEL_PLLCLK&#160;&#160;&#160;0x3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00183">183</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00231">rcc_wait_for_sysclk_status()</a>.</p>

</div>
</div>
<a class="anchor" id="ga10536e1ad45c689f571d5de3d7b3de55"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR&#160;&#160;&#160;<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x0c)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00056">56</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00197">rcc_css_int_clear()</a>, <a class="el" href="rcc_8c_source.html#l00202">rcc_css_int_flag()</a>, <a class="el" href="rcc_8c_source.html#l00098">rcc_osc_ready_int_clear()</a>, <a class="el" href="rcc_8c_source.html#l00146">rcc_osc_ready_int_disable()</a>, <a class="el" href="rcc_8c_source.html#l00122">rcc_osc_ready_int_enable()</a>, and <a class="el" href="rcc_8c_source.html#l00170">rcc_osc_ready_int_flag()</a>.</p>

</div>
</div>
<a class="anchor" id="ga46edb2b9568f002feba7b4312ed92c1f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_CSSC&#160;&#160;&#160;(1 &lt;&lt; 23)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00194">194</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00197">rcc_css_int_clear()</a>.</p>

</div>
</div>
<a class="anchor" id="gad66b719e4061294de35af58cc27aba7f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_CSSF&#160;&#160;&#160;(1 &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00213">213</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00202">rcc_css_int_flag()</a>.</p>

</div>
</div>
<a class="anchor" id="ga9464e8188d717902990b467a9396d238"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_HSERDYC&#160;&#160;&#160;(1 &lt;&lt; 19)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00199">199</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00098">rcc_osc_ready_int_clear()</a>.</p>

</div>
</div>
<a class="anchor" id="ga11ea196450aac9ac35e283a66afc3da6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_HSERDYF&#160;&#160;&#160;(1 &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00218">218</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00170">rcc_osc_ready_int_flag()</a>.</p>

</div>
</div>
<a class="anchor" id="ga5492f9b58600cf66616eb931b48b3c11"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_HSERDYIE&#160;&#160;&#160;(1 &lt;&lt; 11)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00207">207</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00146">rcc_osc_ready_int_disable()</a>, and <a class="el" href="rcc_8c_source.html#l00122">rcc_osc_ready_int_enable()</a>.</p>

</div>
</div>
<a class="anchor" id="gad1b58377908e5c31a684747d0a80ecb2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_HSIRDYC&#160;&#160;&#160;(1 &lt;&lt; 18)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00200">200</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00098">rcc_osc_ready_int_clear()</a>.</p>

</div>
</div>
<a class="anchor" id="gad38877547c4cbbb94659d5726f377163"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_HSIRDYF&#160;&#160;&#160;(1 &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00219">219</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00170">rcc_osc_ready_int_flag()</a>.</p>

</div>
</div>
<a class="anchor" id="gac714351a6f9dab4741354fb017638580"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_HSIRDYIE&#160;&#160;&#160;(1 &lt;&lt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00208">208</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00146">rcc_osc_ready_int_disable()</a>, and <a class="el" href="rcc_8c_source.html#l00122">rcc_osc_ready_int_enable()</a>.</p>

</div>
</div>
<a class="anchor" id="ga144b5147f3a8d0bfda04618e301986aa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_LSERDYC&#160;&#160;&#160;(1 &lt;&lt; 17)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00201">201</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00098">rcc_osc_ready_int_clear()</a>.</p>

</div>
</div>
<a class="anchor" id="gabfc100e7ae673dfcec7be79af0d91dfe"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_LSERDYF&#160;&#160;&#160;(1 &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00220">220</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00170">rcc_osc_ready_int_flag()</a>.</p>

</div>
</div>
<a class="anchor" id="ga6a0ad2672c9ba1b26012cbc6d423dff8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_LSERDYIE&#160;&#160;&#160;(1 &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00209">209</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00146">rcc_osc_ready_int_disable()</a>, and <a class="el" href="rcc_8c_source.html#l00122">rcc_osc_ready_int_enable()</a>.</p>

</div>
</div>
<a class="anchor" id="ga982989563f1a95c89bf7f4a25d99f704"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_LSIRDYC&#160;&#160;&#160;(1 &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00202">202</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00098">rcc_osc_ready_int_clear()</a>.</p>

</div>
</div>
<a class="anchor" id="gacb94ccfe6a212f020e732d1dd787a6fb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_LSIRDYF&#160;&#160;&#160;(1 &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00221">221</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00170">rcc_osc_ready_int_flag()</a>.</p>

</div>
</div>
<a class="anchor" id="ga872ba937149a7372138df06f8188ab56"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_LSIRDYIE&#160;&#160;&#160;(1 &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00210">210</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00146">rcc_osc_ready_int_disable()</a>, and <a class="el" href="rcc_8c_source.html#l00122">rcc_osc_ready_int_enable()</a>.</p>

</div>
</div>
<a class="anchor" id="gafbd6bfe7da86191d3c531151727dcb58"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_MSIRDYC&#160;&#160;&#160;(1 &lt;&lt; 21)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00197">197</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00098">rcc_osc_ready_int_clear()</a>.</p>

</div>
</div>
<a class="anchor" id="ga3730ae0a55c59ca7581ae1e8e8319663"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_MSIRDYF&#160;&#160;&#160;(1 &lt;&lt; 5) /* (**) */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00216">216</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00170">rcc_osc_ready_int_flag()</a>.</p>

</div>
</div>
<a class="anchor" id="gab8324959b84162dd8e6c3adb479986a3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_MSIRDYIE&#160;&#160;&#160;(1 &lt;&lt; 13)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00205">205</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00146">rcc_osc_ready_int_disable()</a>, and <a class="el" href="rcc_8c_source.html#l00122">rcc_osc_ready_int_enable()</a>.</p>

</div>
</div>
<a class="anchor" id="ga245af864b194f0c2b2389ea1ee49a396"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_PLLRDYC&#160;&#160;&#160;(1 &lt;&lt; 20)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00198">198</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00098">rcc_osc_ready_int_clear()</a>.</p>

</div>
</div>
<a class="anchor" id="ga0f007895a17e668f22f7b8b24ca90aec"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_PLLRDYF&#160;&#160;&#160;(1 &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00217">217</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00170">rcc_osc_ready_int_flag()</a>.</p>

</div>
</div>
<a class="anchor" id="ga1b70927cab2ba9cf82d1620cf88b0f95"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_PLLRDYIE&#160;&#160;&#160;(1 &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00206">206</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00146">rcc_osc_ready_int_disable()</a>, and <a class="el" href="rcc_8c_source.html#l00122">rcc_osc_ready_int_enable()</a>.</p>

</div>
</div>
<a class="anchor" id="ga3465fac46f8d87fc7e243765777af052"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR&#160;&#160;&#160;<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00053">53</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00305">rcc_css_disable()</a>, <a class="el" href="rcc_8c_source.html#l00300">rcc_css_enable()</a>, <a class="el" href="rcc_8c_source.html#l00328">rcc_osc_bypass_disable()</a>, <a class="el" href="rcc_8c_source.html#l00310">rcc_osc_bypass_enable()</a>, <a class="el" href="rcc_8c_source.html#l00276">rcc_osc_off()</a>, <a class="el" href="rcc_8c_source.html#l00252">rcc_osc_on()</a>, <a class="el" href="rcc_8c_source.html#l00425">rcc_set_rtcpre()</a>, and <a class="el" href="rcc_8c_source.html#l00207">rcc_wait_for_osc_ready()</a>.</p>

</div>
</div>
<a class="anchor" id="gacc05308869ad055e1e6f2c32d738aecd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR_CSSON&#160;&#160;&#160;(1 &lt;&lt; 28)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00071">71</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00305">rcc_css_disable()</a>, and <a class="el" href="rcc_8c_source.html#l00300">rcc_css_enable()</a>.</p>

</div>
</div>
<a class="anchor" id="gaa3288090671af5a959aae4d7f7696d55"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR_HSEBYP&#160;&#160;&#160;(1 &lt;&lt; 18)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00074">74</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00328">rcc_osc_bypass_disable()</a>, and <a class="el" href="rcc_8c_source.html#l00310">rcc_osc_bypass_enable()</a>.</p>

</div>
</div>
<a class="anchor" id="gadb8228c9020595b4cf9995137b8c9a7d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR_HSEON&#160;&#160;&#160;(1 &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00076">76</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00276">rcc_osc_off()</a>, and <a class="el" href="rcc_8c_source.html#l00252">rcc_osc_on()</a>.</p>

</div>
</div>
<a class="anchor" id="ga86a34e00182c83409d89ff566cb02cc4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR_HSERDY&#160;&#160;&#160;(1 &lt;&lt; 17)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00075">75</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00207">rcc_wait_for_osc_ready()</a>.</p>

</div>
</div>
<a class="anchor" id="gaf4fcacf94a97f7d49a70e089b39cf474"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR_HSION&#160;&#160;&#160;(1 &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00080">80</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00276">rcc_osc_off()</a>, and <a class="el" href="rcc_8c_source.html#l00252">rcc_osc_on()</a>.</p>

</div>
</div>
<a class="anchor" id="ga9dbac3f2bc04f04ebafe1e66ae3fcf0d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR_HSIRDY&#160;&#160;&#160;(1 &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00079">79</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00207">rcc_wait_for_osc_ready()</a>.</p>

</div>
</div>
<a class="anchor" id="gaee09fff7bffaaabc64d99627f2249795"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR_MSION&#160;&#160;&#160;(1 &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00078">78</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00276">rcc_osc_off()</a>, and <a class="el" href="rcc_8c_source.html#l00252">rcc_osc_on()</a>.</p>

</div>
</div>
<a class="anchor" id="gac38ef564d136d79b5e22b564db8d2b07"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR_MSIRDY&#160;&#160;&#160;(1 &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00077">77</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00207">rcc_wait_for_osc_ready()</a>.</p>

</div>
</div>
<a class="anchor" id="gad0e73d5b0a4883e074d40029b49ee47e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR_PLLON&#160;&#160;&#160;(1 &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00073">73</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00276">rcc_osc_off()</a>, and <a class="el" href="rcc_8c_source.html#l00252">rcc_osc_on()</a>.</p>

</div>
</div>
<a class="anchor" id="gafa12d7ac6a7f0f91d066aeb2c6071888"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR_PLLRDY&#160;&#160;&#160;(1 &lt;&lt; 25)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00072">72</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00207">rcc_wait_for_osc_ready()</a>.</p>

</div>
</div>
<a class="anchor" id="ga8250f225fe7a611ec8d08ab835c3d5dc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR_RTCPRE_DIV16&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00085">85</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8da6c12c9084f2bde8654d50f97887e1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR_RTCPRE_DIV2&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00082">82</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab3df2079bcc8455b53c8cb0db91c2fd9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR_RTCPRE_DIV4&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00083">83</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga92e42a226d9228292aea08d36e7d7548"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR_RTCPRE_DIV8&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00084">84</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga050535744df1dbda497a01bf35564b9c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR_RTCPRE_MASK&#160;&#160;&#160;0x3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00087">87</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9c947f30deec0e4a9a082621480c39f9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR_RTCPRE_SHIFT&#160;&#160;&#160;29</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00086">86</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6e483b8da7b5a5da25e9a745bb19f6ec"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CSR&#160;&#160;&#160;<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x34)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00066">66</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00328">rcc_osc_bypass_disable()</a>, <a class="el" href="rcc_8c_source.html#l00310">rcc_osc_bypass_enable()</a>, <a class="el" href="rcc_8c_source.html#l00276">rcc_osc_off()</a>, <a class="el" href="rcc_8c_source.html#l00252">rcc_osc_on()</a>, <a class="el" href="rcc_8c_source.html#l00440">rcc_rtc_select_clock()</a>, and <a class="el" href="rcc_8c_source.html#l00207">rcc_wait_for_osc_ready()</a>.</p>

</div>
</div>
<a class="anchor" id="ga22a7079ba87dd7acd5ed7fe7b704e85f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CSR_IWDGRSTF&#160;&#160;&#160;(1 &lt;&lt; 29)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00362">362</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga675455250b91f125d52f5d347c2c0fbf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CSR_LPWRRSTF&#160;&#160;&#160;(1 &lt;&lt; 31)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00360">360</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2f5198ce9785eab7b8a483b092ff067b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CSR_LSEBYP&#160;&#160;&#160;(1 &lt;&lt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00378">378</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00328">rcc_osc_bypass_disable()</a>, and <a class="el" href="rcc_8c_source.html#l00310">rcc_osc_bypass_enable()</a>.</p>

</div>
</div>
<a class="anchor" id="gabb783f6cf3e637a310edf19c63eef951"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CSR_LSECSSD&#160;&#160;&#160;(1 &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00376">376</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaae04acc4f20a344f54ef5611a066f6f7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CSR_LSECSSON&#160;&#160;&#160;(1 &lt;&lt; 11)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00377">377</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac5e71f3e06f010bbf7592571e541869a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CSR_LSEON&#160;&#160;&#160;(1 &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00380">380</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00276">rcc_osc_off()</a>, and <a class="el" href="rcc_8c_source.html#l00252">rcc_osc_on()</a>.</p>

</div>
</div>
<a class="anchor" id="gaef6f70de38e3cd825b7126ef317b955c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CSR_LSERDY&#160;&#160;&#160;(1 &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00379">379</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00207">rcc_wait_for_osc_ready()</a>.</p>

</div>
</div>
<a class="anchor" id="ga803cbf97bda1ebaf9afee2a3c9f0851b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CSR_LSION&#160;&#160;&#160;(1 &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00382">382</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00276">rcc_osc_off()</a>, and <a class="el" href="rcc_8c_source.html#l00252">rcc_osc_on()</a>.</p>

</div>
</div>
<a class="anchor" id="gab569110e757aee573ebf9ad80812e8bb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CSR_LSIRDY&#160;&#160;&#160;(1 &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00381">381</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00207">rcc_wait_for_osc_ready()</a>.</p>

</div>
</div>
<a class="anchor" id="ga14163f80ac0b005217eb318d0639afef"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CSR_OBLRSTF&#160;&#160;&#160;(1 &lt;&lt; 25)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00366">366</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4e26d2902d11e638cd0b702332f53ab1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CSR_PINRSTF&#160;&#160;&#160;(1 &lt;&lt; 26)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00365">365</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga837e2d7e2395ac45ebe2aea95ecde9bf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CSR_PORRSTF&#160;&#160;&#160;(1 &lt;&lt; 27)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00364">364</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gafc26c5996b14005a70afbeaa29aae716"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CSR_RMVF&#160;&#160;&#160;(1 &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00367">367</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf06cc284da6687ccce83abb3696613f9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CSR_RTCEN&#160;&#160;&#160;(1 &lt;&lt; 22)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00369">369</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga98f3b508ec0e52edc9c9fd22e292a3a5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CSR_RTCRST&#160;&#160;&#160;(1 &lt;&lt; 23)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00368">368</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9f8f18a006b8378abf367d2363cd1bc8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CSR_RTCSEL_HSI&#160;&#160;&#160;(0x3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00375">375</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gabaaeebc88a8a5ca1176e32f676a3cc2c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CSR_RTCSEL_LSE&#160;&#160;&#160;(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00373">373</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5a5da77ab05027820e8c16ad4d7c3f41"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CSR_RTCSEL_LSI&#160;&#160;&#160;(0x2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00374">374</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9746c12b22918bc574e0efdc9162d2fe"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CSR_RTCSEL_MASK&#160;&#160;&#160;(0x3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00371">371</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00440">rcc_rtc_select_clock()</a>.</p>

</div>
</div>
<a class="anchor" id="gaa66752de9f51592ed716fc64450a8ab6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CSR_RTCSEL_NONE&#160;&#160;&#160;(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00372">372</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3e488bec4db049f3fc2ced33993c6bba"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CSR_RTCSEL_SHIFT&#160;&#160;&#160;(16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00370">370</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00440">rcc_rtc_select_clock()</a>.</p>

</div>
</div>
<a class="anchor" id="ga16e89534934436ee8958440882b71e6f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CSR_SFTRSTF&#160;&#160;&#160;(1 &lt;&lt; 28)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00363">363</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gacabd7bbde7e78c9c8f5fd46e34771826"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CSR_WWDGRSTF&#160;&#160;&#160;(1 &lt;&lt; 30)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00361">361</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga36ef3978721517e6a8493213d531133c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_ICSCR&#160;&#160;&#160;<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x04)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00054">54</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00446">rcc_clock_setup_msi()</a>.</p>

</div>
</div>
<a class="anchor" id="gace9da445a31468e55ae5b3a32e33cc70"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_ICSCR_HSICAL_MASK&#160;&#160;&#160;0xff</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00109">109</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1824c6f3be6d2f36f85bf434fc0aad51"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_ICSCR_HSICAL_SHIFT&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00108">108</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5d4698edfd9f2d872960026ab6a069ae"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_ICSCR_HSITRIM_MASK&#160;&#160;&#160;0x1f</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00107">107</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5fa8e19223098658f5dba605986285d3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_ICSCR_HSITRIM_SHIFT&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00106">106</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae33975b995d980f0415e6ef2586f1cfc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_ICSCR_MSICAL_MASK&#160;&#160;&#160;0xff</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00094">94</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga14195456c9ec73630ec7a477f3174b2d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_ICSCR_MSICAL_SHIFT&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00093">93</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad008efa4fc0e55096df4314908ac9c83"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_ICSCR_MSIRANGE_131KHZ&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00099">99</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab13682ce4e7daa20bab7353f5637335d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_ICSCR_MSIRANGE_1MHZ&#160;&#160;&#160;0x4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00102">102</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga429f54feb0f589b6fb9fb007c87bdb5e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_ICSCR_MSIRANGE_262KHZ&#160;&#160;&#160;0x2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00100">100</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gafacb92670281a5a6ad4e5474a1c4651e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_ICSCR_MSIRANGE_2MHZ&#160;&#160;&#160;0x5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00103">103</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gadb730fb5edd2917b61925bf0f1ed15f7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_ICSCR_MSIRANGE_4MHZ&#160;&#160;&#160;0x6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00104">104</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9850162a18d268c626c6f45265495d5a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_ICSCR_MSIRANGE_524KHZ&#160;&#160;&#160;0x3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00101">101</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7bae4ea207c08fe227de17d7f9581275"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_ICSCR_MSIRANGE_65KHZ&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00098">98</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf38a823bb0372458b4419be8dc5cb9d3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_ICSCR_MSIRANGE_MASK&#160;&#160;&#160;0x7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00097">97</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00446">rcc_clock_setup_msi()</a>.</p>

</div>
</div>
<a class="anchor" id="ga0b99b849f9aff5c74f5beaeab5bb206e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_ICSCR_MSIRANGE_SHIFT&#160;&#160;&#160;13</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00096">96</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00446">rcc_clock_setup_msi()</a>.</p>

</div>
</div>
<a class="anchor" id="ga4938eb41feca4bb20697a641bf702c04"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_ICSCR_MSITRIM_MASK&#160;&#160;&#160;0xff</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00092">92</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5d8282300cdf12c415ca4dc079fd7320"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_ICSCR_MSITRIM_SHIFT&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00091">91</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<h2>Enumeration Type Documentation</h2>
<a class="anchor" id="ga1dc330cb0220b652d6e56df924c825ff"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__STM32L1xx__rcc__defines.html#ga1dc330cb0220b652d6e56df924c825ff">clock_config_entry_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="gga1dc330cb0220b652d6e56df924c825ffa5473571a1c0ea0ba0904b2a66d52be97"></a>CLOCK_VRANGE1_HSI_PLL_24MHZ</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga1dc330cb0220b652d6e56df924c825ffa40ea6c4375e56e77801499577d71e77b"></a>CLOCK_VRANGE1_HSI_PLL_32MHZ</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga1dc330cb0220b652d6e56df924c825ffa28e1f7d247cef0b5fbee2c4bf5144603"></a>CLOCK_VRANGE1_HSI_RAW_16MHZ</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga1dc330cb0220b652d6e56df924c825ffa54dd7228dcbe17ffe67c45c0344942eb"></a>CLOCK_VRANGE1_HSI_RAW_4MHZ</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga1dc330cb0220b652d6e56df924c825ffa71593b5a26211fada4e664193e1563f1"></a>CLOCK_VRANGE1_MSI_RAW_4MHZ</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga1dc330cb0220b652d6e56df924c825ffa6aad103c8a3db272fb70341e1cf5fb37"></a>CLOCK_VRANGE1_MSI_RAW_2MHZ</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga1dc330cb0220b652d6e56df924c825ffa07ea5eaa32d8254785bbdcfce2f825f3"></a>CLOCK_CONFIG_END</em>&nbsp;</td><td>
</td></tr>
</table>
</dd>
</dl>

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00398">398</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf2418102b7993f2a6f0060e1efdca823"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__STM32L1xx__rcc__defines.html#gaf2418102b7993f2a6f0060e1efdca823">osc_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="ggaf2418102b7993f2a6f0060e1efdca823a5c7fe827c28117f11dd14f9197d7d5a2"></a>PLL</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ggaf2418102b7993f2a6f0060e1efdca823a744bf841212e605b891f8ced6e20eb43"></a>HSE</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ggaf2418102b7993f2a6f0060e1efdca823aae2bb333077d91b3c2aa75978f89e084"></a>HSI</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ggaf2418102b7993f2a6f0060e1efdca823a5f40776aa9bfa517edb2e38dd1a2baca"></a>MSI</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ggaf2418102b7993f2a6f0060e1efdca823aa07a47bdd221bde7ab7f08d41c03de40"></a>LSE</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ggaf2418102b7993f2a6f0060e1efdca823ac59b221b111954833c988555d5972f88"></a>LSI</em>&nbsp;</td><td>
</td></tr>
</table>
</dd>
</dl>

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00417">417</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<h2>Function Documentation</h2>
<a class="anchor" id="gaa02e63deae78644c393004fb900fe584"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_backupdomain_reset </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ga3d30e886f8749e059865bd3fc7a14ccd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_clock_setup_hsi </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="structclock__scale__t.html">clock_scale_t</a> *&#160;</td>
          <td class="paramname"><em>clock</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8c_source.html#l00483">483</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p>References <a class="el" href="rcc_8h_source.html#l00393">clock_scale_t::apb1_frequency</a>, <a class="el" href="rcc_8h_source.html#l00394">clock_scale_t::apb2_frequency</a>, <a class="el" href="flash_8c_source.html#l00024">flash_64bit_enable()</a>, <a class="el" href="rcc_8h_source.html#l00388">clock_scale_t::flash_config</a>, <a class="el" href="flash_8c_source.html#l00034">flash_prefetch_enable()</a>, <a class="el" href="flash_8c_source.html#l00044">flash_set_ws()</a>, <a class="el" href="rcc_8h_source.html#l00389">clock_scale_t::hpre</a>, <a class="el" href="rcc_8h_source.html#l00418">HSI</a>, <a class="el" href="rcc_8h_source.html#l00390">clock_scale_t::ppre1</a>, <a class="el" href="rcc_8h_source.html#l00391">clock_scale_t::ppre2</a>, <a class="el" href="pwr_8c_source.html#l00040">pwr_set_vos_scale()</a>, <a class="el" href="rcc_8h_source.html#l00062">RCC_APB1ENR</a>, <a class="el" href="rcc_8h_source.html#l00304">RCC_APB1ENR_PWREN</a>, <a class="el" href="rcc_8h_source.html#l00187">RCC_CFGR_SW_SYSCLKSEL_HSICLK</a>, <a class="el" href="rcc_8c_source.html#l00252">rcc_osc_on()</a>, <a class="el" href="rcc_8c_source.html#l00346">rcc_peripheral_enable_clock()</a>, <a class="el" href="rcc_8c_source.html#l00029">rcc_ppre1_frequency</a>, <a class="el" href="rcc_8c_source.html#l00030">rcc_ppre2_frequency</a>, <a class="el" href="rcc_8c_source.html#l00416">rcc_set_hpre()</a>, <a class="el" href="rcc_8c_source.html#l00407">rcc_set_ppre1()</a>, <a class="el" href="rcc_8c_source.html#l00398">rcc_set_ppre2()</a>, <a class="el" href="rcc_8c_source.html#l00366">rcc_set_sysclk_source()</a>, <a class="el" href="rcc_8c_source.html#l00207">rcc_wait_for_osc_ready()</a>, and <a class="el" href="rcc_8h_source.html#l00392">clock_scale_t::voltage_scale</a>.</p>

<p><div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__STM32L1xx__rcc__defines_ga3d30e886f8749e059865bd3fc7a14ccd_cgraph.png" border="0" usemap="#group__STM32L1xx__rcc__defines_ga3d30e886f8749e059865bd3fc7a14ccd_cgraph" alt=""/></div>
<map name="group__STM32L1xx__rcc__defines_ga3d30e886f8749e059865bd3fc7a14ccd_cgraph" id="group__STM32L1xx__rcc__defines_ga3d30e886f8749e059865bd3fc7a14ccd_cgraph">
<area shape="rect" id="node3" href="flash_8h.html#ad571f19d231295129eb0baf856670ce4" title="flash_64bit_enable" alt="" coords="209,5,340,35"/><area shape="rect" id="node5" href="flash_8h.html#a0f76604d23e55a997cef486d8f93c8f7" title="flash_prefetch_enable" alt="" coords="200,59,349,88"/><area shape="rect" id="node7" href="flash_8h.html#a66164f6799767f17d6f6e845c4c5039e" title="flash_set_ws" alt="" coords="225,112,324,141"/><area shape="rect" id="node9" href="pwr_8h.html#af035a2a2146f78c4e5dc4835422f7139" title="pwr_set_vos_scale" alt="" coords="208,165,341,195"/><area shape="rect" id="node11" href="group__STM32L1xx__rcc__defines.html#ga8dbd64d58e019803bf109609203d1afd" title="rcc_osc_on" alt="" coords="231,219,319,248"/><area shape="rect" id="node13" href="group__STM32L1xx__rcc__defines.html#ga3b3e26e0374ad984ec7c442b738a8cd2" title="rcc_peripheral_enable\l_clock" alt="" coords="201,271,348,318"/><area shape="rect" id="node15" href="group__STM32L1xx__rcc__defines.html#ga587f5be40f38a0bf0418ae4125129dc0" title="rcc_set_hpre" alt="" coords="227,341,323,371"/><area shape="rect" id="node17" href="group__STM32L1xx__rcc__defines.html#ga8cb53f3681507b9819229b24bd3417cd" title="rcc_set_ppre1" alt="" coords="223,395,327,424"/><area shape="rect" id="node19" href="group__STM32L1xx__rcc__defines.html#ga411748dd9a8a99b746e802af6b448763" title="rcc_set_ppre2" alt="" coords="223,448,327,477"/><area shape="rect" id="node21" href="group__STM32L1xx__rcc__defines.html#ga3edbf52144a86a1b8292b3e21e3959d7" title="rcc_set_sysclk_source" alt="" coords="197,501,352,531"/><area shape="rect" id="node23" href="group__STM32L1xx__rcc__defines.html#ga0f9fac6ac510e119aebe5f62c53f073a" title="rcc_wait_for_osc_ready" alt="" coords="195,555,355,584"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="ga71d9ff219cb4e09c3cddbf383e8c47b3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_clock_setup_msi </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="structclock__scale__t.html">clock_scale_t</a> *&#160;</td>
          <td class="paramname"><em>clock</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8c_source.html#l00446">446</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p>References <a class="el" href="rcc_8h_source.html#l00393">clock_scale_t::apb1_frequency</a>, <a class="el" href="rcc_8h_source.html#l00394">clock_scale_t::apb2_frequency</a>, <a class="el" href="flash_8c_source.html#l00024">flash_64bit_enable()</a>, <a class="el" href="rcc_8h_source.html#l00388">clock_scale_t::flash_config</a>, <a class="el" href="flash_8c_source.html#l00034">flash_prefetch_enable()</a>, <a class="el" href="flash_8c_source.html#l00044">flash_set_ws()</a>, <a class="el" href="rcc_8h_source.html#l00389">clock_scale_t::hpre</a>, <a class="el" href="rcc_8h_source.html#l00418">MSI</a>, <a class="el" href="rcc_8h_source.html#l00395">clock_scale_t::msi_range</a>, <a class="el" href="rcc_8h_source.html#l00390">clock_scale_t::ppre1</a>, <a class="el" href="rcc_8h_source.html#l00391">clock_scale_t::ppre2</a>, <a class="el" href="pwr_8c_source.html#l00040">pwr_set_vos_scale()</a>, <a class="el" href="rcc_8h_source.html#l00062">RCC_APB1ENR</a>, <a class="el" href="rcc_8h_source.html#l00304">RCC_APB1ENR_PWREN</a>, <a class="el" href="rcc_8h_source.html#l00186">RCC_CFGR_SW_SYSCLKSEL_MSICLK</a>, <a class="el" href="rcc_8h_source.html#l00054">RCC_ICSCR</a>, <a class="el" href="rcc_8h_source.html#l00097">RCC_ICSCR_MSIRANGE_MASK</a>, <a class="el" href="rcc_8h_source.html#l00096">RCC_ICSCR_MSIRANGE_SHIFT</a>, <a class="el" href="rcc_8c_source.html#l00252">rcc_osc_on()</a>, <a class="el" href="rcc_8c_source.html#l00346">rcc_peripheral_enable_clock()</a>, <a class="el" href="rcc_8c_source.html#l00029">rcc_ppre1_frequency</a>, <a class="el" href="rcc_8c_source.html#l00030">rcc_ppre2_frequency</a>, <a class="el" href="rcc_8c_source.html#l00416">rcc_set_hpre()</a>, <a class="el" href="rcc_8c_source.html#l00407">rcc_set_ppre1()</a>, <a class="el" href="rcc_8c_source.html#l00398">rcc_set_ppre2()</a>, <a class="el" href="rcc_8c_source.html#l00366">rcc_set_sysclk_source()</a>, <a class="el" href="rcc_8c_source.html#l00207">rcc_wait_for_osc_ready()</a>, and <a class="el" href="rcc_8h_source.html#l00392">clock_scale_t::voltage_scale</a>.</p>

<p><div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__STM32L1xx__rcc__defines_ga71d9ff219cb4e09c3cddbf383e8c47b3_cgraph.png" border="0" usemap="#group__STM32L1xx__rcc__defines_ga71d9ff219cb4e09c3cddbf383e8c47b3_cgraph" alt=""/></div>
<map name="group__STM32L1xx__rcc__defines_ga71d9ff219cb4e09c3cddbf383e8c47b3_cgraph" id="group__STM32L1xx__rcc__defines_ga71d9ff219cb4e09c3cddbf383e8c47b3_cgraph">
<area shape="rect" id="node3" href="flash_8h.html#ad571f19d231295129eb0baf856670ce4" title="flash_64bit_enable" alt="" coords="215,5,345,35"/><area shape="rect" id="node5" href="flash_8h.html#a0f76604d23e55a997cef486d8f93c8f7" title="flash_prefetch_enable" alt="" coords="205,59,355,88"/><area shape="rect" id="node7" href="flash_8h.html#a66164f6799767f17d6f6e845c4c5039e" title="flash_set_ws" alt="" coords="231,112,329,141"/><area shape="rect" id="node9" href="pwr_8h.html#af035a2a2146f78c4e5dc4835422f7139" title="pwr_set_vos_scale" alt="" coords="213,165,347,195"/><area shape="rect" id="node11" href="group__STM32L1xx__rcc__defines.html#ga8dbd64d58e019803bf109609203d1afd" title="rcc_osc_on" alt="" coords="236,219,324,248"/><area shape="rect" id="node13" href="group__STM32L1xx__rcc__defines.html#ga3b3e26e0374ad984ec7c442b738a8cd2" title="rcc_peripheral_enable\l_clock" alt="" coords="207,271,353,318"/><area shape="rect" id="node15" href="group__STM32L1xx__rcc__defines.html#ga587f5be40f38a0bf0418ae4125129dc0" title="rcc_set_hpre" alt="" coords="232,341,328,371"/><area shape="rect" id="node17" href="group__STM32L1xx__rcc__defines.html#ga8cb53f3681507b9819229b24bd3417cd" title="rcc_set_ppre1" alt="" coords="228,395,332,424"/><area shape="rect" id="node19" href="group__STM32L1xx__rcc__defines.html#ga411748dd9a8a99b746e802af6b448763" title="rcc_set_ppre2" alt="" coords="228,448,332,477"/><area shape="rect" id="node21" href="group__STM32L1xx__rcc__defines.html#ga3edbf52144a86a1b8292b3e21e3959d7" title="rcc_set_sysclk_source" alt="" coords="203,501,357,531"/><area shape="rect" id="node23" href="group__STM32L1xx__rcc__defines.html#ga0f9fac6ac510e119aebe5f62c53f073a" title="rcc_wait_for_osc_ready" alt="" coords="200,555,360,584"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="ga76b12063e828a7af960d375dee952d31"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_clock_setup_pll </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="structclock__scale__t.html">clock_scale_t</a> *&#160;</td>
          <td class="paramname"><em>clock</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8c_source.html#l00514">514</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p>References <a class="el" href="rcc_8h_source.html#l00393">clock_scale_t::apb1_frequency</a>, <a class="el" href="rcc_8h_source.html#l00394">clock_scale_t::apb2_frequency</a>, <a class="el" href="flash_8c_source.html#l00024">flash_64bit_enable()</a>, <a class="el" href="rcc_8h_source.html#l00388">clock_scale_t::flash_config</a>, <a class="el" href="flash_8c_source.html#l00034">flash_prefetch_enable()</a>, <a class="el" href="flash_8c_source.html#l00044">flash_set_ws()</a>, <a class="el" href="rcc_8h_source.html#l00389">clock_scale_t::hpre</a>, <a class="el" href="rcc_8h_source.html#l00418">HSI</a>, <a class="el" href="rcc_8h_source.html#l00418">PLL</a>, <a class="el" href="rcc_8h_source.html#l00386">clock_scale_t::pll_div</a>, <a class="el" href="rcc_8h_source.html#l00385">clock_scale_t::pll_mul</a>, <a class="el" href="rcc_8h_source.html#l00387">clock_scale_t::pll_source</a>, <a class="el" href="rcc_8h_source.html#l00390">clock_scale_t::ppre1</a>, <a class="el" href="rcc_8h_source.html#l00391">clock_scale_t::ppre2</a>, <a class="el" href="pwr_8c_source.html#l00040">pwr_set_vos_scale()</a>, <a class="el" href="rcc_8h_source.html#l00062">RCC_APB1ENR</a>, <a class="el" href="rcc_8h_source.html#l00304">RCC_APB1ENR_PWREN</a>, <a class="el" href="rcc_8h_source.html#l00189">RCC_CFGR_SW_SYSCLKSEL_PLLCLK</a>, <a class="el" href="rcc_8c_source.html#l00252">rcc_osc_on()</a>, <a class="el" href="rcc_8c_source.html#l00346">rcc_peripheral_enable_clock()</a>, <a class="el" href="rcc_8c_source.html#l00029">rcc_ppre1_frequency</a>, <a class="el" href="rcc_8c_source.html#l00030">rcc_ppre2_frequency</a>, <a class="el" href="rcc_8c_source.html#l00416">rcc_set_hpre()</a>, <a class="el" href="rcc_8c_source.html#l00375">rcc_set_pll_configuration()</a>, <a class="el" href="rcc_8c_source.html#l00407">rcc_set_ppre1()</a>, <a class="el" href="rcc_8c_source.html#l00398">rcc_set_ppre2()</a>, <a class="el" href="rcc_8c_source.html#l00366">rcc_set_sysclk_source()</a>, <a class="el" href="rcc_8c_source.html#l00207">rcc_wait_for_osc_ready()</a>, and <a class="el" href="rcc_8h_source.html#l00392">clock_scale_t::voltage_scale</a>.</p>

<p><div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__STM32L1xx__rcc__defines_ga76b12063e828a7af960d375dee952d31_cgraph.png" border="0" usemap="#group__STM32L1xx__rcc__defines_ga76b12063e828a7af960d375dee952d31_cgraph" alt=""/></div>
<map name="group__STM32L1xx__rcc__defines_ga76b12063e828a7af960d375dee952d31_cgraph" id="group__STM32L1xx__rcc__defines_ga76b12063e828a7af960d375dee952d31_cgraph">
<area shape="rect" id="node3" href="flash_8h.html#ad571f19d231295129eb0baf856670ce4" title="flash_64bit_enable" alt="" coords="211,5,341,35"/><area shape="rect" id="node5" href="flash_8h.html#a0f76604d23e55a997cef486d8f93c8f7" title="flash_prefetch_enable" alt="" coords="201,59,351,88"/><area shape="rect" id="node7" href="flash_8h.html#a66164f6799767f17d6f6e845c4c5039e" title="flash_set_ws" alt="" coords="227,112,325,141"/><area shape="rect" id="node9" href="pwr_8h.html#af035a2a2146f78c4e5dc4835422f7139" title="pwr_set_vos_scale" alt="" coords="209,165,343,195"/><area shape="rect" id="node11" href="group__STM32L1xx__rcc__defines.html#ga8dbd64d58e019803bf109609203d1afd" title="rcc_osc_on" alt="" coords="232,219,320,248"/><area shape="rect" id="node13" href="group__STM32L1xx__rcc__defines.html#ga3b3e26e0374ad984ec7c442b738a8cd2" title="rcc_peripheral_enable\l_clock" alt="" coords="203,271,349,318"/><area shape="rect" id="node15" href="group__STM32L1xx__rcc__defines.html#ga587f5be40f38a0bf0418ae4125129dc0" title="rcc_set_hpre" alt="" coords="228,341,324,371"/><area shape="rect" id="node17" href="group__STM32L1xx__rcc__defines.html#ga8dc8a07c16736621b46b02b4d70c6e17" title="rcc_set_pll_configuration" alt="" coords="193,395,359,424"/><area shape="rect" id="node19" href="group__STM32L1xx__rcc__defines.html#ga8cb53f3681507b9819229b24bd3417cd" title="rcc_set_ppre1" alt="" coords="224,448,328,477"/><area shape="rect" id="node21" href="group__STM32L1xx__rcc__defines.html#ga411748dd9a8a99b746e802af6b448763" title="rcc_set_ppre2" alt="" coords="224,501,328,531"/><area shape="rect" id="node23" href="group__STM32L1xx__rcc__defines.html#ga3edbf52144a86a1b8292b3e21e3959d7" title="rcc_set_sysclk_source" alt="" coords="199,555,353,584"/><area shape="rect" id="node25" href="group__STM32L1xx__rcc__defines.html#ga0f9fac6ac510e119aebe5f62c53f073a" title="rcc_wait_for_osc_ready" alt="" coords="196,608,356,637"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="ga2297cce07d5113023bf8eff03fc62c66"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_css_disable </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8c_source.html#l00305">305</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p>References <a class="el" href="rcc_8h_source.html#l00053">RCC_CR</a>, and <a class="el" href="rcc_8h_source.html#l00071">RCC_CR_CSSON</a>.</p>

</div>
</div>
<a class="anchor" id="gaddb943f9f25dc2df52890c90d468f373"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_css_enable </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8c_source.html#l00300">300</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p>References <a class="el" href="rcc_8h_source.html#l00053">RCC_CR</a>, and <a class="el" href="rcc_8h_source.html#l00071">RCC_CR_CSSON</a>.</p>

</div>
</div>
<a class="anchor" id="gab1b45443e00d0774628de632257ba9f4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_css_int_clear </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8c_source.html#l00197">197</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p>References <a class="el" href="rcc_8h_source.html#l00056">RCC_CIR</a>, and <a class="el" href="rcc_8h_source.html#l00194">RCC_CIR_CSSC</a>.</p>

</div>
</div>
<a class="anchor" id="ga0d3d34d807e0934127960914833a1b4d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int rcc_css_int_flag </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8c_source.html#l00202">202</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p>References <a class="el" href="rcc_8h_source.html#l00056">RCC_CIR</a>, and <a class="el" href="rcc_8h_source.html#l00213">RCC_CIR_CSSF</a>.</p>

</div>
</div>
<a class="anchor" id="ga9152b74c16322ae76cec62ef93403916"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_osc_bypass_disable </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__STM32L1xx__rcc__defines.html#gaf2418102b7993f2a6f0060e1efdca823">osc_t</a>&#160;</td>
          <td class="paramname"><em>osc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8c_source.html#l00328">328</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p>References <a class="el" href="rcc_8h_source.html#l00418">HSE</a>, <a class="el" href="rcc_8h_source.html#l00418">HSI</a>, <a class="el" href="rcc_8h_source.html#l00418">LSE</a>, <a class="el" href="rcc_8h_source.html#l00418">LSI</a>, <a class="el" href="rcc_8h_source.html#l00418">MSI</a>, <a class="el" href="rcc_8h_source.html#l00418">PLL</a>, <a class="el" href="rcc_8h_source.html#l00053">RCC_CR</a>, <a class="el" href="rcc_8h_source.html#l00074">RCC_CR_HSEBYP</a>, <a class="el" href="rcc_8h_source.html#l00066">RCC_CSR</a>, and <a class="el" href="rcc_8h_source.html#l00378">RCC_CSR_LSEBYP</a>.</p>

</div>
</div>
<a class="anchor" id="ga3e144ef62bd737fe6cab45eddec41da3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_osc_bypass_enable </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__STM32L1xx__rcc__defines.html#gaf2418102b7993f2a6f0060e1efdca823">osc_t</a>&#160;</td>
          <td class="paramname"><em>osc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8c_source.html#l00310">310</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p>References <a class="el" href="rcc_8h_source.html#l00418">HSE</a>, <a class="el" href="rcc_8h_source.html#l00418">HSI</a>, <a class="el" href="rcc_8h_source.html#l00418">LSE</a>, <a class="el" href="rcc_8h_source.html#l00418">LSI</a>, <a class="el" href="rcc_8h_source.html#l00418">MSI</a>, <a class="el" href="rcc_8h_source.html#l00418">PLL</a>, <a class="el" href="rcc_8h_source.html#l00053">RCC_CR</a>, <a class="el" href="rcc_8h_source.html#l00074">RCC_CR_HSEBYP</a>, <a class="el" href="rcc_8h_source.html#l00066">RCC_CSR</a>, and <a class="el" href="rcc_8h_source.html#l00378">RCC_CSR_LSEBYP</a>.</p>

</div>
</div>
<a class="anchor" id="ga5f5d6161e92d2708ee1e2d0517c10c28"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_osc_off </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__STM32L1xx__rcc__defines.html#gaf2418102b7993f2a6f0060e1efdca823">osc_t</a>&#160;</td>
          <td class="paramname"><em>osc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8c_source.html#l00276">276</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p>References <a class="el" href="rcc_8h_source.html#l00418">HSE</a>, <a class="el" href="rcc_8h_source.html#l00418">HSI</a>, <a class="el" href="rcc_8h_source.html#l00418">LSE</a>, <a class="el" href="rcc_8h_source.html#l00418">LSI</a>, <a class="el" href="rcc_8h_source.html#l00418">MSI</a>, <a class="el" href="rcc_8h_source.html#l00418">PLL</a>, <a class="el" href="rcc_8h_source.html#l00053">RCC_CR</a>, <a class="el" href="rcc_8h_source.html#l00076">RCC_CR_HSEON</a>, <a class="el" href="rcc_8h_source.html#l00080">RCC_CR_HSION</a>, <a class="el" href="rcc_8h_source.html#l00078">RCC_CR_MSION</a>, <a class="el" href="rcc_8h_source.html#l00073">RCC_CR_PLLON</a>, <a class="el" href="rcc_8h_source.html#l00066">RCC_CSR</a>, <a class="el" href="rcc_8h_source.html#l00380">RCC_CSR_LSEON</a>, and <a class="el" href="rcc_8h_source.html#l00382">RCC_CSR_LSION</a>.</p>

</div>
</div>
<a class="anchor" id="ga8dbd64d58e019803bf109609203d1afd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_osc_on </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__STM32L1xx__rcc__defines.html#gaf2418102b7993f2a6f0060e1efdca823">osc_t</a>&#160;</td>
          <td class="paramname"><em>osc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8c_source.html#l00252">252</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p>References <a class="el" href="rcc_8h_source.html#l00418">HSE</a>, <a class="el" href="rcc_8h_source.html#l00418">HSI</a>, <a class="el" href="rcc_8h_source.html#l00418">LSE</a>, <a class="el" href="rcc_8h_source.html#l00418">LSI</a>, <a class="el" href="rcc_8h_source.html#l00418">MSI</a>, <a class="el" href="rcc_8h_source.html#l00418">PLL</a>, <a class="el" href="rcc_8h_source.html#l00053">RCC_CR</a>, <a class="el" href="rcc_8h_source.html#l00076">RCC_CR_HSEON</a>, <a class="el" href="rcc_8h_source.html#l00080">RCC_CR_HSION</a>, <a class="el" href="rcc_8h_source.html#l00078">RCC_CR_MSION</a>, <a class="el" href="rcc_8h_source.html#l00073">RCC_CR_PLLON</a>, <a class="el" href="rcc_8h_source.html#l00066">RCC_CSR</a>, <a class="el" href="rcc_8h_source.html#l00380">RCC_CSR_LSEON</a>, and <a class="el" href="rcc_8h_source.html#l00382">RCC_CSR_LSION</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00483">rcc_clock_setup_hsi()</a>, <a class="el" href="rcc_8c_source.html#l00446">rcc_clock_setup_msi()</a>, and <a class="el" href="rcc_8c_source.html#l00514">rcc_clock_setup_pll()</a>.</p>

<p><div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__STM32L1xx__rcc__defines_ga8dbd64d58e019803bf109609203d1afd_icgraph.png" border="0" usemap="#group__STM32L1xx__rcc__defines_ga8dbd64d58e019803bf109609203d1afd_icgraph" alt=""/></div>
<map name="group__STM32L1xx__rcc__defines_ga8dbd64d58e019803bf109609203d1afd_icgraph" id="group__STM32L1xx__rcc__defines_ga8dbd64d58e019803bf109609203d1afd_icgraph">
<area shape="rect" id="node3" href="group__STM32L1xx__rcc__defines.html#ga3d30e886f8749e059865bd3fc7a14ccd" title="rcc_clock_setup_hsi" alt="" coords="147,5,288,35"/><area shape="rect" id="node5" href="group__STM32L1xx__rcc__defines.html#ga71d9ff219cb4e09c3cddbf383e8c47b3" title="rcc_clock_setup_msi" alt="" coords="145,59,289,88"/><area shape="rect" id="node7" href="group__STM32L1xx__rcc__defines.html#ga76b12063e828a7af960d375dee952d31" title="rcc_clock_setup_pll" alt="" coords="149,112,285,141"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="gafb2280aff17e5e44119435da2aec144d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#acd011fce71bdd0f1884aa638d921487a">BEGIN_DECLS</a> void rcc_osc_ready_int_clear </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__STM32L1xx__rcc__defines.html#gaf2418102b7993f2a6f0060e1efdca823">osc_t</a>&#160;</td>
          <td class="paramname"><em>osc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8c_source.html#l00098">98</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p>References <a class="el" href="rcc_8h_source.html#l00418">HSE</a>, <a class="el" href="rcc_8h_source.html#l00418">HSI</a>, <a class="el" href="rcc_8h_source.html#l00418">LSE</a>, <a class="el" href="rcc_8h_source.html#l00418">LSI</a>, <a class="el" href="rcc_8h_source.html#l00418">MSI</a>, <a class="el" href="rcc_8h_source.html#l00418">PLL</a>, <a class="el" href="rcc_8h_source.html#l00056">RCC_CIR</a>, <a class="el" href="rcc_8h_source.html#l00199">RCC_CIR_HSERDYC</a>, <a class="el" href="rcc_8h_source.html#l00200">RCC_CIR_HSIRDYC</a>, <a class="el" href="rcc_8h_source.html#l00201">RCC_CIR_LSERDYC</a>, <a class="el" href="rcc_8h_source.html#l00202">RCC_CIR_LSIRDYC</a>, <a class="el" href="rcc_8h_source.html#l00197">RCC_CIR_MSIRDYC</a>, and <a class="el" href="rcc_8h_source.html#l00198">RCC_CIR_PLLRDYC</a>.</p>

</div>
</div>
<a class="anchor" id="gab6ebab9be1d0f9fe163a4d8dd88f6522"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_osc_ready_int_disable </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__STM32L1xx__rcc__defines.html#gaf2418102b7993f2a6f0060e1efdca823">osc_t</a>&#160;</td>
          <td class="paramname"><em>osc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8c_source.html#l00146">146</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p>References <a class="el" href="rcc_8h_source.html#l00418">HSE</a>, <a class="el" href="rcc_8h_source.html#l00418">HSI</a>, <a class="el" href="rcc_8h_source.html#l00418">LSE</a>, <a class="el" href="rcc_8h_source.html#l00418">LSI</a>, <a class="el" href="rcc_8h_source.html#l00418">MSI</a>, <a class="el" href="rcc_8h_source.html#l00418">PLL</a>, <a class="el" href="rcc_8h_source.html#l00056">RCC_CIR</a>, <a class="el" href="rcc_8h_source.html#l00207">RCC_CIR_HSERDYIE</a>, <a class="el" href="rcc_8h_source.html#l00208">RCC_CIR_HSIRDYIE</a>, <a class="el" href="rcc_8h_source.html#l00209">RCC_CIR_LSERDYIE</a>, <a class="el" href="rcc_8h_source.html#l00210">RCC_CIR_LSIRDYIE</a>, <a class="el" href="rcc_8h_source.html#l00205">RCC_CIR_MSIRDYIE</a>, and <a class="el" href="rcc_8h_source.html#l00206">RCC_CIR_PLLRDYIE</a>.</p>

</div>
</div>
<a class="anchor" id="ga147836b03e1dd972e365ce0732818078"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_osc_ready_int_enable </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__STM32L1xx__rcc__defines.html#gaf2418102b7993f2a6f0060e1efdca823">osc_t</a>&#160;</td>
          <td class="paramname"><em>osc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8c_source.html#l00122">122</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p>References <a class="el" href="rcc_8h_source.html#l00418">HSE</a>, <a class="el" href="rcc_8h_source.html#l00418">HSI</a>, <a class="el" href="rcc_8h_source.html#l00418">LSE</a>, <a class="el" href="rcc_8h_source.html#l00418">LSI</a>, <a class="el" href="rcc_8h_source.html#l00418">MSI</a>, <a class="el" href="rcc_8h_source.html#l00418">PLL</a>, <a class="el" href="rcc_8h_source.html#l00056">RCC_CIR</a>, <a class="el" href="rcc_8h_source.html#l00207">RCC_CIR_HSERDYIE</a>, <a class="el" href="rcc_8h_source.html#l00208">RCC_CIR_HSIRDYIE</a>, <a class="el" href="rcc_8h_source.html#l00209">RCC_CIR_LSERDYIE</a>, <a class="el" href="rcc_8h_source.html#l00210">RCC_CIR_LSIRDYIE</a>, <a class="el" href="rcc_8h_source.html#l00205">RCC_CIR_MSIRDYIE</a>, and <a class="el" href="rcc_8h_source.html#l00206">RCC_CIR_PLLRDYIE</a>.</p>

</div>
</div>
<a class="anchor" id="gab01089842913b18e3df6e0e3ec89fd71"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int rcc_osc_ready_int_flag </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__STM32L1xx__rcc__defines.html#gaf2418102b7993f2a6f0060e1efdca823">osc_t</a>&#160;</td>
          <td class="paramname"><em>osc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8c_source.html#l00170">170</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p>References <a class="el" href="rcc_8h_source.html#l00418">HSE</a>, <a class="el" href="rcc_8h_source.html#l00418">HSI</a>, <a class="el" href="rcc_8h_source.html#l00418">LSE</a>, <a class="el" href="rcc_8h_source.html#l00418">LSI</a>, <a class="el" href="rcc_8h_source.html#l00418">MSI</a>, <a class="el" href="rcc_8h_source.html#l00418">PLL</a>, <a class="el" href="rcc_8h_source.html#l00056">RCC_CIR</a>, <a class="el" href="rcc_8h_source.html#l00218">RCC_CIR_HSERDYF</a>, <a class="el" href="rcc_8h_source.html#l00219">RCC_CIR_HSIRDYF</a>, <a class="el" href="rcc_8h_source.html#l00220">RCC_CIR_LSERDYF</a>, <a class="el" href="rcc_8h_source.html#l00221">RCC_CIR_LSIRDYF</a>, <a class="el" href="rcc_8h_source.html#l00216">RCC_CIR_MSIRDYF</a>, and <a class="el" href="rcc_8h_source.html#l00217">RCC_CIR_PLLRDYF</a>.</p>

</div>
</div>
<a class="anchor" id="ga6f657d65ef6704cf3fdc8a78b0a042a8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_peripheral_clear_reset </td>
          <td>(</td>
          <td class="paramtype">volatile <a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> *&#160;</td>
          <td class="paramname"><em>reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>clear_reset</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8c_source.html#l00361">361</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p>Referenced by <a class="el" href="i2c__common__all_8c_source.html#l00050">i2c_reset()</a>, <a class="el" href="spi__common__all_8c_source.html#l00079">spi_reset()</a>, and <a class="el" href="timer__common__all_8c_source.html#l00111">timer_reset()</a>.</p>

<p><div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__STM32L1xx__rcc__defines_ga6f657d65ef6704cf3fdc8a78b0a042a8_icgraph.png" border="0" usemap="#group__STM32L1xx__rcc__defines_ga6f657d65ef6704cf3fdc8a78b0a042a8_icgraph" alt=""/></div>
<map name="group__STM32L1xx__rcc__defines_ga6f657d65ef6704cf3fdc8a78b0a042a8_icgraph" id="group__STM32L1xx__rcc__defines_ga6f657d65ef6704cf3fdc8a78b0a042a8_icgraph">
<area shape="rect" id="node3" href="group__i2c__file.html#ga7112eec67635f56b52bb9f6a55e68f51" title="I2C Reset." alt="" coords="199,5,273,35"/><area shape="rect" id="node5" href="group__spi__file.html#gaf6817753de3cd11b9805db6f4cc4ddc7" title="SPI Reset." alt="" coords="199,59,273,88"/><area shape="rect" id="node7" href="group__timer__file.html#ga635e53b4d7012c66f0f522018f3c365e" title="Reset a Timer." alt="" coords="193,112,279,141"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="ga20b04813e5b27577fe2ef013a8337eee"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_peripheral_disable_clock </td>
          <td>(</td>
          <td class="paramtype">volatile <a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> *&#160;</td>
          <td class="paramname"><em>reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>en</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8c_source.html#l00351">351</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga3b3e26e0374ad984ec7c442b738a8cd2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_peripheral_enable_clock </td>
          <td>(</td>
          <td class="paramtype">volatile <a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> *&#160;</td>
          <td class="paramname"><em>reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>en</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8c_source.html#l00346">346</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00483">rcc_clock_setup_hsi()</a>, <a class="el" href="rcc_8c_source.html#l00446">rcc_clock_setup_msi()</a>, and <a class="el" href="rcc_8c_source.html#l00514">rcc_clock_setup_pll()</a>.</p>

<p><div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__STM32L1xx__rcc__defines_ga3b3e26e0374ad984ec7c442b738a8cd2_icgraph.png" border="0" usemap="#group__STM32L1xx__rcc__defines_ga3b3e26e0374ad984ec7c442b738a8cd2_icgraph" alt=""/></div>
<map name="group__STM32L1xx__rcc__defines_ga3b3e26e0374ad984ec7c442b738a8cd2_icgraph" id="group__STM32L1xx__rcc__defines_ga3b3e26e0374ad984ec7c442b738a8cd2_icgraph">
<area shape="rect" id="node3" href="group__STM32L1xx__rcc__defines.html#ga3d30e886f8749e059865bd3fc7a14ccd" title="rcc_clock_setup_hsi" alt="" coords="205,5,347,35"/><area shape="rect" id="node5" href="group__STM32L1xx__rcc__defines.html#ga71d9ff219cb4e09c3cddbf383e8c47b3" title="rcc_clock_setup_msi" alt="" coords="204,59,348,88"/><area shape="rect" id="node7" href="group__STM32L1xx__rcc__defines.html#ga76b12063e828a7af960d375dee952d31" title="rcc_clock_setup_pll" alt="" coords="208,112,344,141"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="ga076c5e84cf8bf9293559648e72b0a04f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_peripheral_reset </td>
          <td>(</td>
          <td class="paramtype">volatile <a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> *&#160;</td>
          <td class="paramname"><em>reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>reset</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8c_source.html#l00356">356</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p>Referenced by <a class="el" href="i2c__common__all_8c_source.html#l00050">i2c_reset()</a>, <a class="el" href="spi__common__all_8c_source.html#l00079">spi_reset()</a>, and <a class="el" href="timer__common__all_8c_source.html#l00111">timer_reset()</a>.</p>

<p><div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__STM32L1xx__rcc__defines_ga076c5e84cf8bf9293559648e72b0a04f_icgraph.png" border="0" usemap="#group__STM32L1xx__rcc__defines_ga076c5e84cf8bf9293559648e72b0a04f_icgraph" alt=""/></div>
<map name="group__STM32L1xx__rcc__defines_ga076c5e84cf8bf9293559648e72b0a04f_icgraph" id="group__STM32L1xx__rcc__defines_ga076c5e84cf8bf9293559648e72b0a04f_icgraph">
<area shape="rect" id="node3" href="group__i2c__file.html#ga7112eec67635f56b52bb9f6a55e68f51" title="I2C Reset." alt="" coords="199,5,273,35"/><area shape="rect" id="node5" href="group__spi__file.html#gaf6817753de3cd11b9805db6f4cc4ddc7" title="SPI Reset." alt="" coords="199,59,273,88"/><area shape="rect" id="node7" href="group__timer__file.html#ga635e53b4d7012c66f0f522018f3c365e" title="Reset a Timer." alt="" coords="193,112,279,141"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="ga4da417e0164b80ffbd09fbc22990a1d1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_rtc_select_clock </td>
          <td>(</td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>clock</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8c_source.html#l00440">440</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p>References <a class="el" href="rcc_8h_source.html#l00066">RCC_CSR</a>, <a class="el" href="rcc_8h_source.html#l00371">RCC_CSR_RTCSEL_MASK</a>, and <a class="el" href="rcc_8h_source.html#l00370">RCC_CSR_RTCSEL_SHIFT</a>.</p>

</div>
</div>
<a class="anchor" id="gab59dc079275228143e1c8922c2b124d2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_set_adcpre </td>
          <td>(</td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>adcpre</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ga587f5be40f38a0bf0418ae4125129dc0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_set_hpre </td>
          <td>(</td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>hpre</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8c_source.html#l00416">416</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p>References <a class="el" href="rcc_8h_source.html#l00055">RCC_CFGR</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00483">rcc_clock_setup_hsi()</a>, <a class="el" href="rcc_8c_source.html#l00446">rcc_clock_setup_msi()</a>, and <a class="el" href="rcc_8c_source.html#l00514">rcc_clock_setup_pll()</a>.</p>

<p><div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__STM32L1xx__rcc__defines_ga587f5be40f38a0bf0418ae4125129dc0_icgraph.png" border="0" usemap="#group__STM32L1xx__rcc__defines_ga587f5be40f38a0bf0418ae4125129dc0_icgraph" alt=""/></div>
<map name="group__STM32L1xx__rcc__defines_ga587f5be40f38a0bf0418ae4125129dc0_icgraph" id="group__STM32L1xx__rcc__defines_ga587f5be40f38a0bf0418ae4125129dc0_icgraph">
<area shape="rect" id="node3" href="group__STM32L1xx__rcc__defines.html#ga3d30e886f8749e059865bd3fc7a14ccd" title="rcc_clock_setup_hsi" alt="" coords="155,5,296,35"/><area shape="rect" id="node5" href="group__STM32L1xx__rcc__defines.html#ga71d9ff219cb4e09c3cddbf383e8c47b3" title="rcc_clock_setup_msi" alt="" coords="153,59,297,88"/><area shape="rect" id="node7" href="group__STM32L1xx__rcc__defines.html#ga76b12063e828a7af960d375dee952d31" title="rcc_clock_setup_pll" alt="" coords="157,112,293,141"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="ga8dc8a07c16736621b46b02b4d70c6e17"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_set_pll_configuration </td>
          <td>(</td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>source</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>multiplier</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>divisor</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8c_source.html#l00375">375</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p>References <a class="el" href="rcc_8h_source.html#l00055">RCC_CFGR</a>, <a class="el" href="rcc_8h_source.html#l00135">RCC_CFGR_PLLDIV_MASK</a>, <a class="el" href="rcc_8h_source.html#l00134">RCC_CFGR_PLLDIV_SHIFT</a>, <a class="el" href="rcc_8h_source.html#l00148">RCC_CFGR_PLLMUL_MASK</a>, and <a class="el" href="rcc_8h_source.html#l00147">RCC_CFGR_PLLMUL_SHIFT</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00514">rcc_clock_setup_pll()</a>.</p>

<p><div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__STM32L1xx__rcc__defines_ga8dc8a07c16736621b46b02b4d70c6e17_icgraph.png" border="0" usemap="#group__STM32L1xx__rcc__defines_ga8dc8a07c16736621b46b02b4d70c6e17_icgraph" alt=""/></div>
<map name="group__STM32L1xx__rcc__defines_ga8dc8a07c16736621b46b02b4d70c6e17_icgraph" id="group__STM32L1xx__rcc__defines_ga8dc8a07c16736621b46b02b4d70c6e17_icgraph">
<area shape="rect" id="node3" href="group__STM32L1xx__rcc__defines.html#ga76b12063e828a7af960d375dee952d31" title="rcc_clock_setup_pll" alt="" coords="223,5,359,35"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="ga2c3543cb0fc5e01678bb6d5bae1a51a1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_set_pll_source </td>
          <td>(</td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>pllsrc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8c_source.html#l00389">389</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p>References <a class="el" href="rcc_8h_source.html#l00055">RCC_CFGR</a>.</p>

</div>
</div>
<a class="anchor" id="ga8cb53f3681507b9819229b24bd3417cd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_set_ppre1 </td>
          <td>(</td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>ppre1</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8c_source.html#l00407">407</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p>References <a class="el" href="rcc_8h_source.html#l00055">RCC_CFGR</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00483">rcc_clock_setup_hsi()</a>, <a class="el" href="rcc_8c_source.html#l00446">rcc_clock_setup_msi()</a>, and <a class="el" href="rcc_8c_source.html#l00514">rcc_clock_setup_pll()</a>.</p>

<p><div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__STM32L1xx__rcc__defines_ga8cb53f3681507b9819229b24bd3417cd_icgraph.png" border="0" usemap="#group__STM32L1xx__rcc__defines_ga8cb53f3681507b9819229b24bd3417cd_icgraph" alt=""/></div>
<map name="group__STM32L1xx__rcc__defines_ga8cb53f3681507b9819229b24bd3417cd_icgraph" id="group__STM32L1xx__rcc__defines_ga8cb53f3681507b9819229b24bd3417cd_icgraph">
<area shape="rect" id="node3" href="group__STM32L1xx__rcc__defines.html#ga3d30e886f8749e059865bd3fc7a14ccd" title="rcc_clock_setup_hsi" alt="" coords="160,5,301,35"/><area shape="rect" id="node5" href="group__STM32L1xx__rcc__defines.html#ga71d9ff219cb4e09c3cddbf383e8c47b3" title="rcc_clock_setup_msi" alt="" coords="159,59,303,88"/><area shape="rect" id="node7" href="group__STM32L1xx__rcc__defines.html#ga76b12063e828a7af960d375dee952d31" title="rcc_clock_setup_pll" alt="" coords="163,112,299,141"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="ga411748dd9a8a99b746e802af6b448763"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_set_ppre2 </td>
          <td>(</td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>ppre2</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8c_source.html#l00398">398</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p>References <a class="el" href="rcc_8h_source.html#l00055">RCC_CFGR</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00483">rcc_clock_setup_hsi()</a>, <a class="el" href="rcc_8c_source.html#l00446">rcc_clock_setup_msi()</a>, and <a class="el" href="rcc_8c_source.html#l00514">rcc_clock_setup_pll()</a>.</p>

<p><div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__STM32L1xx__rcc__defines_ga411748dd9a8a99b746e802af6b448763_icgraph.png" border="0" usemap="#group__STM32L1xx__rcc__defines_ga411748dd9a8a99b746e802af6b448763_icgraph" alt=""/></div>
<map name="group__STM32L1xx__rcc__defines_ga411748dd9a8a99b746e802af6b448763_icgraph" id="group__STM32L1xx__rcc__defines_ga411748dd9a8a99b746e802af6b448763_icgraph">
<area shape="rect" id="node3" href="group__STM32L1xx__rcc__defines.html#ga3d30e886f8749e059865bd3fc7a14ccd" title="rcc_clock_setup_hsi" alt="" coords="160,5,301,35"/><area shape="rect" id="node5" href="group__STM32L1xx__rcc__defines.html#ga71d9ff219cb4e09c3cddbf383e8c47b3" title="rcc_clock_setup_msi" alt="" coords="159,59,303,88"/><area shape="rect" id="node7" href="group__STM32L1xx__rcc__defines.html#ga76b12063e828a7af960d375dee952d31" title="rcc_clock_setup_pll" alt="" coords="163,112,299,141"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="gac56bc6cfdddb0b158cea58ed3e926201"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_set_rtcpre </td>
          <td>(</td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>rtcpre</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8c_source.html#l00425">425</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p>References <a class="el" href="rcc_8h_source.html#l00053">RCC_CR</a>.</p>

</div>
</div>
<a class="anchor" id="ga3edbf52144a86a1b8292b3e21e3959d7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_set_sysclk_source </td>
          <td>(</td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>clk</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8c_source.html#l00366">366</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p>References <a class="el" href="rcc_8h_source.html#l00055">RCC_CFGR</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00483">rcc_clock_setup_hsi()</a>, <a class="el" href="rcc_8c_source.html#l00446">rcc_clock_setup_msi()</a>, and <a class="el" href="rcc_8c_source.html#l00514">rcc_clock_setup_pll()</a>.</p>

<p><div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__STM32L1xx__rcc__defines_ga3edbf52144a86a1b8292b3e21e3959d7_icgraph.png" border="0" usemap="#group__STM32L1xx__rcc__defines_ga3edbf52144a86a1b8292b3e21e3959d7_icgraph" alt=""/></div>
<map name="group__STM32L1xx__rcc__defines_ga3edbf52144a86a1b8292b3e21e3959d7_icgraph" id="group__STM32L1xx__rcc__defines_ga3edbf52144a86a1b8292b3e21e3959d7_icgraph">
<area shape="rect" id="node3" href="group__STM32L1xx__rcc__defines.html#ga3d30e886f8749e059865bd3fc7a14ccd" title="rcc_clock_setup_hsi" alt="" coords="213,5,355,35"/><area shape="rect" id="node5" href="group__STM32L1xx__rcc__defines.html#ga71d9ff219cb4e09c3cddbf383e8c47b3" title="rcc_clock_setup_msi" alt="" coords="212,59,356,88"/><area shape="rect" id="node7" href="group__STM32L1xx__rcc__defines.html#ga76b12063e828a7af960d375dee952d31" title="rcc_clock_setup_pll" alt="" coords="216,112,352,141"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="gaa57d9566802a3e2df024cb679df1e990"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_set_usbpre </td>
          <td>(</td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>usbpre</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ga02ae4c7c3c5566f2d92738177d8f6367"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> rcc_system_clock_source </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8c_source.html#l00434">434</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p>References <a class="el" href="rcc_8h_source.html#l00055">RCC_CFGR</a>.</p>

</div>
</div>
<a class="anchor" id="ga0f9fac6ac510e119aebe5f62c53f073a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_wait_for_osc_ready </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__STM32L1xx__rcc__defines.html#gaf2418102b7993f2a6f0060e1efdca823">osc_t</a>&#160;</td>
          <td class="paramname"><em>osc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8c_source.html#l00207">207</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p>References <a class="el" href="rcc_8h_source.html#l00418">HSE</a>, <a class="el" href="rcc_8h_source.html#l00418">HSI</a>, <a class="el" href="rcc_8h_source.html#l00418">LSE</a>, <a class="el" href="rcc_8h_source.html#l00418">LSI</a>, <a class="el" href="rcc_8h_source.html#l00418">MSI</a>, <a class="el" href="rcc_8h_source.html#l00418">PLL</a>, <a class="el" href="rcc_8h_source.html#l00053">RCC_CR</a>, <a class="el" href="rcc_8h_source.html#l00075">RCC_CR_HSERDY</a>, <a class="el" href="rcc_8h_source.html#l00079">RCC_CR_HSIRDY</a>, <a class="el" href="rcc_8h_source.html#l00077">RCC_CR_MSIRDY</a>, <a class="el" href="rcc_8h_source.html#l00072">RCC_CR_PLLRDY</a>, <a class="el" href="rcc_8h_source.html#l00066">RCC_CSR</a>, <a class="el" href="rcc_8h_source.html#l00379">RCC_CSR_LSERDY</a>, and <a class="el" href="rcc_8h_source.html#l00381">RCC_CSR_LSIRDY</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00483">rcc_clock_setup_hsi()</a>, <a class="el" href="rcc_8c_source.html#l00446">rcc_clock_setup_msi()</a>, and <a class="el" href="rcc_8c_source.html#l00514">rcc_clock_setup_pll()</a>.</p>

<p><div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__STM32L1xx__rcc__defines_ga0f9fac6ac510e119aebe5f62c53f073a_icgraph.png" border="0" usemap="#group__STM32L1xx__rcc__defines_ga0f9fac6ac510e119aebe5f62c53f073a_icgraph" alt=""/></div>
<map name="group__STM32L1xx__rcc__defines_ga0f9fac6ac510e119aebe5f62c53f073a_icgraph" id="group__STM32L1xx__rcc__defines_ga0f9fac6ac510e119aebe5f62c53f073a_icgraph">
<area shape="rect" id="node3" href="group__STM32L1xx__rcc__defines.html#ga3d30e886f8749e059865bd3fc7a14ccd" title="rcc_clock_setup_hsi" alt="" coords="216,5,357,35"/><area shape="rect" id="node5" href="group__STM32L1xx__rcc__defines.html#ga71d9ff219cb4e09c3cddbf383e8c47b3" title="rcc_clock_setup_msi" alt="" coords="215,59,359,88"/><area shape="rect" id="node7" href="group__STM32L1xx__rcc__defines.html#ga76b12063e828a7af960d375dee952d31" title="rcc_clock_setup_pll" alt="" coords="219,112,355,141"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="ga6472eba195686b970de6216ab61ebd7c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_wait_for_sysclk_status </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__STM32L1xx__rcc__defines.html#gaf2418102b7993f2a6f0060e1efdca823">osc_t</a>&#160;</td>
          <td class="paramname"><em>osc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8c_source.html#l00231">231</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p>References <a class="el" href="rcc_8h_source.html#l00418">HSE</a>, <a class="el" href="rcc_8h_source.html#l00418">HSI</a>, <a class="el" href="rcc_8h_source.html#l00418">MSI</a>, <a class="el" href="rcc_8h_source.html#l00418">PLL</a>, <a class="el" href="rcc_8h_source.html#l00055">RCC_CFGR</a>, <a class="el" href="rcc_8h_source.html#l00182">RCC_CFGR_SWS_SYSCLKSEL_HSECLK</a>, <a class="el" href="rcc_8h_source.html#l00181">RCC_CFGR_SWS_SYSCLKSEL_HSICLK</a>, <a class="el" href="rcc_8h_source.html#l00180">RCC_CFGR_SWS_SYSCLKSEL_MSICLK</a>, and <a class="el" href="rcc_8h_source.html#l00183">RCC_CFGR_SWS_SYSCLKSEL_PLLCLK</a>.</p>

</div>
</div>
<h2>Variable Documentation</h2>
<a class="anchor" id="gaeb8ec930fbb38a02df9f93b40d3bb559"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structclock__scale__t.html">clock_scale_t</a> clock_config[<a class="el" href="group__STM32L1xx__rcc__defines.html#gga1dc330cb0220b652d6e56df924c825ffa07ea5eaa32d8254785bbdcfce2f825f3">CLOCK_CONFIG_END</a>]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8c_source.html#l00032">32</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga2ef92a5b2a7fffd75a80adb496391c8c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> rcc_ppre1_frequency</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8c_source.html#l00029">29</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00483">rcc_clock_setup_hsi()</a>, <a class="el" href="rcc_8c_source.html#l00446">rcc_clock_setup_msi()</a>, <a class="el" href="rcc_8c_source.html#l00514">rcc_clock_setup_pll()</a>, and <a class="el" href="usart__common__all_8c_source.html#l00048">usart_set_baudrate()</a>.</p>

</div>
</div>
<a class="anchor" id="ga734b4f30d6b0845a57f5e8d4dc434f85"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> rcc_ppre2_frequency</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8c_source.html#l00030">30</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00483">rcc_clock_setup_hsi()</a>, <a class="el" href="rcc_8c_source.html#l00446">rcc_clock_setup_msi()</a>, <a class="el" href="rcc_8c_source.html#l00514">rcc_clock_setup_pll()</a>, and <a class="el" href="usart__common__all_8c_source.html#l00048">usart_set_baudrate()</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Mon Jun 3 2013 22:21:18 for libopencm3 by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.1.2 </li>
  </ul>
</div>
</body>
</html>
