---
title: "ğŸ“˜ CMOSé©ç”¨é™ç•Œã¨WBGã¸ã®åˆ†å²ã¾ã¨ã‚"
layout: default
---

---

# ğŸ“˜ CMOSé©ç”¨é™ç•Œã¨WBGã¸ã®åˆ†å²ã¾ã¨ã‚  
*Where CMOS ends and WBG (SiC / GaN / Diamond) begins*

---

## âœ… é›»åœ§ãƒ»ç”¨é€”ã®æ£²ã¿åˆ†ã‘ | Voltage & Application Mapping

| æŠ€è¡“ / Technology | è€åœ§ãƒ¬ãƒ³ã‚¸ï¼ˆç›®å®‰ï¼‰ / *Voltage Range* | é›†ç©åº¦ / *Integration* | ä¸»ãªå¼·ã¿ / *Strengths* | é©ç”¨åˆ†é‡ / *Applications* |
|------|----------------------|------------|-------------------|----------------|
| **CMOS** | 1â€“5 Vï¼ˆãƒ­ã‚¸ãƒƒã‚¯å›è·¯ï¼‰<br>*Logic level* | â­â­â­â­â­ é«˜ / *High* | **é«˜é›†ç©ãƒ»ä½æ¶ˆè²»é›»åŠ›**<br>*High density, low power* | CPU, GPU, DRAM, SoC |
| **BCD** | 5â€“200 V | â­â­â­ ä¸­ / *Medium* | **ãƒ‡ã‚¸ã‚¿ãƒ«ï¼‹ã‚¢ãƒŠãƒ­ã‚°ï¼‹ä¸­è€åœ§ã‚’1ãƒãƒƒãƒ—åŒ–**<br>*Mixed-signal + power integration* | PMIC, è»Šè¼‰IC, ãƒ¢ãƒ¼ã‚¿ãƒ¼ãƒ‰ãƒ©ã‚¤ãƒ |
| **LDMOS** | 20â€“200+ V | â­â­ ä½ / *Low* | **ä¸­è€åœ§ãƒ»é«˜å‡ºåŠ›ãƒ»RFå¯¾å¿œ**<br>*Medium voltage, high power, RF capable* | åŸºåœ°å±€PA, è»Šè¼‰é›»æº |
| **SiC** | 600â€“1200 V+ | â­ ä½ / *Low* | **é«˜è€åœ§ãƒ»é«˜æ¸©ãƒ»é«˜åŠ¹ç‡**<br>*High voltage, high temperature, efficiency* | EVã‚¤ãƒ³ãƒãƒ¼ã‚¿, ç”£æ¥­é›»æº |
| **GaN** | 100â€“650 Vï¼ˆRF:ã€œ100 GHzï¼‰ | â­â­ ä½ / *Low* | **é«˜é€Ÿã‚¹ã‚¤ãƒƒãƒãƒ³ã‚°ãƒ»é«˜å‘¨æ³¢ãƒ»å°å‹åŒ–**<br>*Fast switching, RF, compact* | å……é›»å™¨, ã‚µãƒ¼ãƒé›»æº, 5GåŸºåœ°å±€, ãƒ¬ãƒ¼ãƒ€ãƒ¼ |
| **Diamond** | kVã€œ10kVç´šï¼ˆç ”ç©¶æ®µéšï¼‰ | â˜† éå¸¸ã«ä½ / *Very low* | **è¶…é«˜ç†±ä¼å°ãƒ»è¶…é«˜è€åœ§ï¼ˆç†è«–æœ€å¼·ï¼‰**<br>*Ultra-high thermal & breakdown* | å®‡å®™, æ ¸èåˆ, å°†æ¥å¿œç”¨ |

---

## ğŸ“Š é©ç”¨é ˜åŸŸã‚¤ãƒ¡ãƒ¼ã‚¸ | Application Landscape

```mermaid
graph TD
    A[CMOS é©ç”¨é ˜åŸŸ<br>*Low voltage, high integration*] --> B[BCD<br>*5â€“200 V mixed-signal power*]
    B --> C[LDMOS<br>*20â€“200+ V RF/PA*]
    B --> D[GaN<br>*100â€“650 V fast switching/RF*]
    D --> E[SiC<br>*600â€“1200 V high power*]
    E --> F[Diamond<br>*kV extreme future use*]
```

---

## ğŸ”€ é¸å®šãƒ•ãƒ­ãƒ¼ | Selection Flow

1. **SoCé›†ç©ãŒå¿…é ˆï¼Ÿ**  
   *Is SoC integration required?*  
   â†’ ã¯ã„ â†’ **CMOS / BCD**

2. **è€åœ§ > 200 V å¿…è¦ï¼Ÿ**  
   *Need >200 V blocking voltage?*  
   â†’ ã¯ã„ â†’ **LDMOS / GaN / SiC**

3. **> 600 Vå¿…è¦ï¼Ÿ**  
   *Need >600 V?*  
   â†’ ã¯ã„ â†’ **SiC**ï¼ˆã•ã‚‰ã«kVç´šãªã‚‰ Diamond / Gaâ‚‚Oâ‚ƒï¼‰

4. **é«˜å‘¨æ³¢ãƒ»RFç”¨é€”ï¼Ÿ**  
   *RF or high-frequency application?*  
   â†’ ã¯ã„ â†’ **GaN**ï¼ˆç‰¹ã« *GaN on SiC*ï¼‰

---

## ğŸ¯ ã¾ã¨ã‚ | Summary

- **CMOSã®é™ç•Œ = æ•°åVä»¥ä¸‹ã€SoCã‚„ãƒ­ã‚¸ãƒƒã‚¯é ˜åŸŸ**  
  *CMOS limit â‰ˆ under tens of volts, for logic/SoC*  
- **æ•°åVã€œ200V â†’ BCD / LDMOS** ãŒé©ç”¨ç¯„å›²  
  *Medium voltage handled by BCD/LDMOS*  
- **200ã€œ650V â†’ GaN** ãŒæœ‰åˆ©ï¼ˆé›»æºå°å‹åŒ–ãƒ»RFé«˜åŠ¹ç‡ï¼‰  
  *GaN dominates mid-voltage & RF power*  
- **600Vè¶… â†’ SiC** ãŒæœ¬å‘½  
  *SiC leads in high-voltage & power electronics*  
- **kVç´šãƒ»æ¥µé™ç’°å¢ƒ â†’ Diamondï¼ˆç ”ç©¶æ®µéšï¼‰**  
  *Diamond for extreme and future applications*

---

## ğŸ§© System in Package è¦–ç‚¹ | SiP Perspective

**å˜ä¸€ãƒ—ãƒ­ã‚»ã‚¹ã§ã¯å…¨é ˜åŸŸã‚’ã‚«ãƒãƒ¼ã§ããªã„ãŸã‚ã€å®Ÿéš›ã®å¿œç”¨ã¯ã€ŒSystem in Package (SiP)ã€ã§è¤‡æ•°ãƒãƒƒãƒ—ã‚’çµ„ã¿åˆã‚ã›ã‚‹ã®ãŒä¸»æµ**ã§ã™ã€‚  
*Since no single process covers all domains, practical applications rely on System in Package (SiP) combining multiple dies.*

### ğŸ”¹ å½¹å‰²åˆ†æ‹… | Role Sharing
- **CMOS** â†’ åˆ¶å¾¡ãƒ»ãƒ­ã‚¸ãƒƒã‚¯ãƒ»ã‚¤ãƒ³ã‚¿ãƒ¼ãƒ•ã‚§ãƒ¼ã‚¹  
  *Logic, control, interface*  
- **BCD / LDMOS** â†’ é›»æºç®¡ç†ãƒ»ä¸­è€åœ§é§†å‹•  
  *Power management, medium-voltage driving*  
- **GaN / SiC** â†’ é«˜è€åœ§ãƒ»é«˜åŠ¹ç‡ã®ãƒ‘ãƒ¯ãƒ¼å¤‰æ›  
  *High-voltage, high-efficiency power conversion*  
- **Diamond**ï¼ˆå°†æ¥ï¼‰â†’ è¶…é«˜è€åœ§ãƒ»æ”¾ç†±ã®æ¥µé™ç”¨é€”  
  *Future: extreme high-voltage & thermal handling*  

### ğŸ”¹ å®Ÿä¾‹ | Practical Examples
- ğŸ“± **ã‚¹ãƒãƒ›PMIC**ï¼šCMOSåˆ¶å¾¡ + BCDé›»æº + LDMOSã‚¹ã‚¤ãƒƒãƒ  
  *Smartphone PMIC: CMOS logic + BCD power + LDMOS switch*  
- ğŸš— **EVã‚¤ãƒ³ãƒãƒ¼ã‚¿**ï¼šSiC MOSFET + CMOSã‚²ãƒ¼ãƒˆãƒ‰ãƒ©ã‚¤ãƒ  
  *EV inverter: SiC MOSFET + CMOS gate driver*  
- ğŸ“¡ **5GåŸºåœ°å±€PA**ï¼šGaN HEMT + CMOSåˆ¶å¾¡å›è·¯  
  *5G base-station PA: GaN HEMT + CMOS control*  

---

## ğŸ–¼ï¸ è¦‹å–ã‚Šå›³ | Technology Integration Landscape

### ğŸ“Š å›³1: æ¦‚å¿µãƒ¢ãƒ‡ãƒ« | Conceptual Model  
**CMOS = ğŸ§  Brainï¼ˆåˆ¶å¾¡ãƒ»ãƒ­ã‚¸ãƒƒã‚¯ï¼‰**  
**WBG (GaN/SiC) = ğŸ’ª Muscleï¼ˆãƒ‘ãƒ¯ãƒ¼ãƒ»RFï¼‰**
```mermaid
graph TB
    A[ğŸ§  CMOS<br>*Brain: Logic & Control*]
    B[âš¡ BCD/LDMOS<br>*Power Management*]
    C[ğŸ’ª GaN/SiC<br>*Muscle: Power & RF*]
    D[ğŸ”® Diamond<br>*Extreme Future*]

    A -->|Control| B
    A -->|Drive| C
    B -->|Assist| C
    C -->|High Power Domain| D
```

### ğŸ“Š å›³2: æŠ€è¡“ãƒãƒƒãƒ— | Voltage & Application Landscape

```mermaid
graph TD
    A[CMOS 1â€“5 V] --> B[BCD 5â€“200 V]
    B --> C[LDMOS 20â€“200+ V]
    B --> D[GaN 100â€“650 V]
    D --> E[SiC 600â€“1200 V]
    E --> F[Diamond kVç´š]

    G["System in Package (SiP)"]
    H["Chiplet + UCIe"]

    A --> G
    B --> G
    C --> G
    D --> G
    E --> G
    F --> G
    G --> H
```

---

## ğŸ–¼ï¸ ä»˜éŒ²: ææ–™ç‰¹æ€§ã‚°ãƒ©ãƒ• | Appendix: Material Property Charts

### ãƒãƒ³ãƒ‰ã‚®ãƒ£ãƒƒãƒ—æ¯”è¼ƒ | Bandgap Comparison
<picture>
  <source srcset="{{ '/materials/images/bandgap_comparison.png' | relative_url }}">
  <img src="./images/bandgap_comparison.png" alt="Bandgap Comparison" style="max-width:80%;">
</picture>
*Eg values for Si, SiC, GaN, Diamond*

### ç§»å‹•åº¦ vs Eg ã‚°ãƒ©ãƒ• | Mobility vs Bandgap
<picture>
  <source srcset="{{ '/materials/images/mobility_vs_bandgap.png' | relative_url }}">
  <img src="./images/mobility_vs_bandgap.png" alt="Mobility vs Bandgap" style="max-width:80%;">
</picture>
*Trade-off between carrier mobility and bandgap*

### å¿œç”¨ãƒãƒƒãƒ— | Application Mapping
<picture>
  <source srcset="{{ '/materials/images/application_mapping.png' | relative_url }}">
  <img src="./images/application_mapping.png" alt="Application Mapping" style="max-width:80%;">
</picture>
*Voltage range vs Integration landscape*
