$date
	Tue Aug 30 19:36:14 2022
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module full_adder_tb $end
$var wire 1 ! S $end
$var wire 1 " Cout $end
$var reg 1 # A $end
$var reg 1 $ B $end
$var reg 1 % Cin $end
$scope module adder $end
$var wire 1 # A $end
$var wire 1 $ B $end
$var wire 1 % Cin $end
$var wire 1 " Cout $end
$var wire 1 ! S $end
$var wire 1 & w1 $end
$var wire 1 ' w2 $end
$var wire 1 ( w3 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0(
0'
0&
0%
0$
0#
0"
0!
$end
#100
1!
1#
#200
0#
1$
#300
1"
0!
1&
1#
#400
0"
0&
1!
0#
0$
1%
#500
1"
0!
1'
1#
#600
0'
1(
0#
1$
#700
1!
1&
1'
1#
#800
0"
0&
0!
0'
0(
0#
0$
0%
