<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p2736" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_2736{left:638px;bottom:68px;letter-spacing:0.11px;}
#t2_2736{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t3_2736{left:69px;bottom:68px;letter-spacing:0.11px;}
#t4_2736{left:103px;bottom:68px;letter-spacing:0.1px;}
#t5_2736{left:69px;bottom:1083px;letter-spacing:0.17px;word-spacing:0.01px;}
#t6_2736{left:359px;bottom:886px;letter-spacing:0.12px;word-spacing:0.02px;}
#t7_2736{left:69px;bottom:797px;letter-spacing:0.13px;}
#t8_2736{left:69px;bottom:773px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t9_2736{left:69px;bottom:756px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#ta_2736{left:69px;bottom:739px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tb_2736{left:69px;bottom:723px;letter-spacing:-0.17px;word-spacing:-0.47px;}
#tc_2736{left:69px;bottom:698px;letter-spacing:-0.16px;word-spacing:-0.72px;}
#td_2736{left:614px;bottom:705px;}
#te_2736{left:629px;bottom:698px;letter-spacing:-0.14px;word-spacing:-0.74px;}
#tf_2736{left:69px;bottom:681px;letter-spacing:-0.17px;word-spacing:-0.47px;}
#tg_2736{left:69px;bottom:664px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#th_2736{left:474px;bottom:671px;}
#ti_2736{left:489px;bottom:664px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tj_2736{left:69px;bottom:648px;letter-spacing:-0.21px;word-spacing:-0.36px;}
#tk_2736{left:69px;bottom:623px;letter-spacing:-0.16px;word-spacing:-0.59px;}
#tl_2736{left:370px;bottom:630px;}
#tm_2736{left:386px;bottom:623px;letter-spacing:-0.16px;word-spacing:-0.58px;}
#tn_2736{left:69px;bottom:606px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#to_2736{left:69px;bottom:590px;letter-spacing:-0.14px;}
#tp_2736{left:69px;bottom:563px;}
#tq_2736{left:95px;bottom:567px;letter-spacing:-0.17px;word-spacing:-0.49px;}
#tr_2736{left:308px;bottom:567px;}
#ts_2736{left:316px;bottom:567px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#tt_2736{left:450px;bottom:567px;}
#tu_2736{left:453px;bottom:567px;letter-spacing:-0.08px;word-spacing:-0.37px;}
#tv_2736{left:494px;bottom:573px;}
#tw_2736{left:69px;bottom:540px;}
#tx_2736{left:95px;bottom:544px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#ty_2736{left:95px;bottom:527px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#tz_2736{left:327px;bottom:534px;}
#t10_2736{left:342px;bottom:527px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t11_2736{left:69px;bottom:501px;}
#t12_2736{left:95px;bottom:504px;letter-spacing:-0.18px;word-spacing:-0.54px;}
#t13_2736{left:785px;bottom:511px;}
#t14_2736{left:801px;bottom:504px;letter-spacing:-0.11px;word-spacing:-0.63px;}
#t15_2736{left:95px;bottom:487px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t16_2736{left:95px;bottom:470px;letter-spacing:-0.14px;word-spacing:-1.06px;}
#t17_2736{left:210px;bottom:470px;}
#t18_2736{left:214px;bottom:470px;}
#t19_2736{left:225px;bottom:470px;letter-spacing:-0.25px;word-spacing:-0.97px;}
#t1a_2736{left:438px;bottom:470px;}
#t1b_2736{left:442px;bottom:470px;letter-spacing:-0.14px;word-spacing:-1.07px;}
#t1c_2736{left:628px;bottom:470px;}
#t1d_2736{left:632px;bottom:470px;letter-spacing:-0.14px;word-spacing:-1.06px;}
#t1e_2736{left:95px;bottom:454px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t1f_2736{left:95px;bottom:437px;letter-spacing:-0.14px;word-spacing:-0.97px;}
#t1g_2736{left:256px;bottom:444px;}
#t1h_2736{left:271px;bottom:437px;letter-spacing:-0.15px;word-spacing:-0.97px;}
#t1i_2736{left:805px;bottom:437px;}
#t1j_2736{left:808px;bottom:437px;}
#t1k_2736{left:820px;bottom:437px;letter-spacing:-0.16px;word-spacing:-0.93px;}
#t1l_2736{left:95px;bottom:420px;letter-spacing:-0.25px;word-spacing:-0.41px;}
#t1m_2736{left:277px;bottom:420px;}
#t1n_2736{left:281px;bottom:420px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1o_2736{left:95px;bottom:403px;letter-spacing:-0.18px;word-spacing:-0.45px;}
#t1p_2736{left:69px;bottom:377px;}
#t1q_2736{left:95px;bottom:380px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t1r_2736{left:95px;bottom:364px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t1s_2736{left:402px;bottom:370px;}
#t1t_2736{left:417px;bottom:364px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1u_2736{left:95px;bottom:347px;letter-spacing:-0.22px;word-spacing:-0.44px;}
#t1v_2736{left:69px;bottom:322px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1w_2736{left:69px;bottom:305px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1x_2736{left:74px;bottom:1065px;letter-spacing:-0.14px;word-spacing:-0.03px;}
#t1y_2736{left:74px;bottom:1050px;letter-spacing:-0.12px;}
#t1z_2736{left:342px;bottom:1065px;letter-spacing:-0.09px;}
#t20_2736{left:342px;bottom:1050px;letter-spacing:-0.18px;}
#t21_2736{left:387px;bottom:1065px;letter-spacing:-0.12px;word-spacing:-0.13px;}
#t22_2736{left:387px;bottom:1050px;letter-spacing:-0.14px;}
#t23_2736{left:387px;bottom:1034px;letter-spacing:-0.13px;}
#t24_2736{left:458px;bottom:1065px;letter-spacing:-0.15px;}
#t25_2736{left:458px;bottom:1050px;letter-spacing:-0.12px;}
#t26_2736{left:458px;bottom:1034px;letter-spacing:-0.17px;}
#t27_2736{left:529px;bottom:1065px;letter-spacing:-0.12px;}
#t28_2736{left:74px;bottom:1011px;letter-spacing:-0.13px;}
#t29_2736{left:74px;bottom:990px;letter-spacing:-0.16px;}
#t2a_2736{left:342px;bottom:1011px;}
#t2b_2736{left:387px;bottom:1011px;letter-spacing:-0.16px;}
#t2c_2736{left:458px;bottom:1011px;letter-spacing:-0.17px;}
#t2d_2736{left:529px;bottom:1011px;letter-spacing:-0.12px;word-spacing:-0.3px;}
#t2e_2736{left:74px;bottom:967px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2f_2736{left:74px;bottom:946px;letter-spacing:-0.17px;word-spacing:0.02px;}
#t2g_2736{left:342px;bottom:967px;}
#t2h_2736{left:387px;bottom:967px;letter-spacing:-0.11px;}
#t2i_2736{left:458px;bottom:967px;letter-spacing:-0.17px;}
#t2j_2736{left:529px;bottom:967px;letter-spacing:-0.12px;word-spacing:-0.3px;}
#t2k_2736{left:88px;bottom:865px;letter-spacing:-0.15px;}
#t2l_2736{left:203px;bottom:865px;letter-spacing:-0.13px;word-spacing:0.05px;}
#t2m_2736{left:378px;bottom:865px;letter-spacing:-0.15px;word-spacing:-0.03px;}
#t2n_2736{left:552px;bottom:865px;letter-spacing:-0.13px;word-spacing:0.05px;}
#t2o_2736{left:728px;bottom:865px;letter-spacing:-0.13px;word-spacing:0.05px;}
#t2p_2736{left:102px;bottom:840px;}
#t2q_2736{left:185px;bottom:840px;letter-spacing:-0.11px;}
#t2r_2736{left:399px;bottom:840px;letter-spacing:-0.14px;}
#t2s_2736{left:573px;bottom:840px;letter-spacing:-0.16px;}
#t2t_2736{left:749px;bottom:840px;letter-spacing:-0.14px;}
#t2u_2736{left:69px;bottom:133px;letter-spacing:-0.16px;}
#t2v_2736{left:91px;bottom:133px;letter-spacing:-0.13px;word-spacing:-0.1px;}
#t2w_2736{left:91px;bottom:116px;letter-spacing:-0.11px;}

.s1_2736{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_2736{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_2736{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_2736{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_2736{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s6_2736{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s7_2736{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s8_2736{font-size:14px;font-family:Verdana-Italic_b5x;color:#000;}
.s9_2736{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.sa_2736{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts2736" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana-Italic_b5x;
	src: url("fonts/Verdana-Italic_b5x.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg2736Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg2736" style="-webkit-user-select: none;"><object width="935" height="1210" data="2736/2736.svg" type="image/svg+xml" id="pdf2736" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_2736" class="t s1_2736">XSAVE—Save Processor Extended States </span>
<span id="t2_2736" class="t s2_2736">INSTRUCTION SET REFERENCE, W-Z </span>
<span id="t3_2736" class="t s1_2736">6-54 </span><span id="t4_2736" class="t s1_2736">Vol. 2D </span>
<span id="t5_2736" class="t s3_2736">XSAVE—Save Processor Extended States </span>
<span id="t6_2736" class="t s4_2736">Instruction Operand Encoding </span>
<span id="t7_2736" class="t s4_2736">Description </span>
<span id="t8_2736" class="t s5_2736">Performs a full or partial save of processor state components to the XSAVE area located at the memory address </span>
<span id="t9_2736" class="t s5_2736">specified by the destination operand. The implicit EDX:EAX register pair specifies a 64-bit instruction mask. The </span>
<span id="ta_2736" class="t s5_2736">specific state components saved correspond to the bits set in the requested-feature bitmap (RFBM), which is the </span>
<span id="tb_2736" class="t s5_2736">logical-AND of EDX:EAX and XCR0. </span>
<span id="tc_2736" class="t s5_2736">The format of the XSAVE area is detailed in Section 13.4, “XSAVE Area,” of Intel </span>
<span id="td_2736" class="t s6_2736">® </span>
<span id="te_2736" class="t s5_2736">64 and IA-32 Architectures Soft- </span>
<span id="tf_2736" class="t s5_2736">ware Developer’s Manual, Volume 1. Like FXRSTOR and FXSAVE, the memory format used for x87 state depends </span>
<span id="tg_2736" class="t s5_2736">on a REX.W prefix; see Section 13.5.1, “x87 State” of Intel </span>
<span id="th_2736" class="t s6_2736">® </span>
<span id="ti_2736" class="t s5_2736">64 and IA-32 Architectures Software Developer’s </span>
<span id="tj_2736" class="t s5_2736">Manual, Volume 1. </span>
<span id="tk_2736" class="t s5_2736">Section 13.7, “Operation of XSAVE,” of Intel </span>
<span id="tl_2736" class="t s6_2736">® </span>
<span id="tm_2736" class="t s5_2736">64 and IA-32 Architectures Software Developer’s Manual, Volume 1 </span>
<span id="tn_2736" class="t s5_2736">provides a detailed description of the operation of the XSAVE instruction. The following items provide a high-level </span>
<span id="to_2736" class="t s5_2736">outline: </span>
<span id="tp_2736" class="t s7_2736">• </span><span id="tq_2736" class="t s5_2736">XSAVE saves state component </span><span id="tr_2736" class="t s8_2736">i </span><span id="ts_2736" class="t s5_2736">if and only if RFBM[</span><span id="tt_2736" class="t s8_2736">i</span><span id="tu_2736" class="t s5_2736">] = 1. </span>
<span id="tv_2736" class="t s6_2736">1 </span>
<span id="tw_2736" class="t s7_2736">• </span><span id="tx_2736" class="t s5_2736">XSAVE does not modify bytes 511:464 of the legacy region of the XSAVE area (see Section 13.4.1, “Legacy </span>
<span id="ty_2736" class="t s5_2736">Region of an XSAVE Area” of Intel </span>
<span id="tz_2736" class="t s6_2736">® </span>
<span id="t10_2736" class="t s5_2736">64 and IA-32 Architectures Software Developer’s Manual, Volume 1). </span>
<span id="t11_2736" class="t s7_2736">• </span><span id="t12_2736" class="t s5_2736">XSAVE reads the XSTATE_BV field of the XSAVE header (see Section 13.4.2, “XSAVE Header” of Intel </span>
<span id="t13_2736" class="t s6_2736">® </span>
<span id="t14_2736" class="t s5_2736">64 and </span>
<span id="t15_2736" class="t s5_2736">IA-32 Architectures Software Developer’s Manual, Volume 1) and writes a modified value back to memory as </span>
<span id="t16_2736" class="t s5_2736">follows. If RFBM[</span><span id="t17_2736" class="t s8_2736">i</span><span id="t18_2736" class="t s5_2736">] </span><span id="t19_2736" class="t s5_2736">= 1, XSAVE writes XSTATE_BV[</span><span id="t1a_2736" class="t s8_2736">i</span><span id="t1b_2736" class="t s5_2736">] with the value of XINUSE[</span><span id="t1c_2736" class="t s8_2736">i</span><span id="t1d_2736" class="t s5_2736">]. (XINUSE is a bitmap by which </span>
<span id="t1e_2736" class="t s5_2736">the processor tracks the status of various state components. See Section 13.6, “Processor Tracking of XSAVE- </span>
<span id="t1f_2736" class="t s5_2736">Managed State” of Intel </span>
<span id="t1g_2736" class="t s6_2736">® </span>
<span id="t1h_2736" class="t s5_2736">64 and IA-32 Architectures Software Developer’s Manual, Volume 1.) If RFBM[</span><span id="t1i_2736" class="t s8_2736">i</span><span id="t1j_2736" class="t s5_2736">] </span><span id="t1k_2736" class="t s5_2736">= 0, </span>
<span id="t1l_2736" class="t s5_2736">XSAVE writes XSTATE_BV[</span><span id="t1m_2736" class="t s8_2736">i</span><span id="t1n_2736" class="t s5_2736">] with the value that it read from memory (it does not modify the bit). XSAVE does </span>
<span id="t1o_2736" class="t s5_2736">not write to any part of the XSAVE header other than the XSTATE_BV field. </span>
<span id="t1p_2736" class="t s7_2736">• </span><span id="t1q_2736" class="t s5_2736">XSAVE always uses the standard format of the extended region of the XSAVE area (see Section 13.4.3, </span>
<span id="t1r_2736" class="t s5_2736">“Extended Region of an XSAVE Area” of Intel </span>
<span id="t1s_2736" class="t s6_2736">® </span>
<span id="t1t_2736" class="t s5_2736">64 and IA-32 Architectures Software Developer’s Manual, </span>
<span id="t1u_2736" class="t s5_2736">Volume 1). </span>
<span id="t1v_2736" class="t s5_2736">Use of a destination operand not aligned to 64-byte boundary (in either 64-bit or 32-bit modes) results in a </span>
<span id="t1w_2736" class="t s5_2736">general-protection (#GP) exception. In 64-bit mode, the upper 32 bits of RDX and RAX are ignored. </span>
<span id="t1x_2736" class="t s9_2736">Opcode / </span>
<span id="t1y_2736" class="t s9_2736">Instruction </span>
<span id="t1z_2736" class="t s9_2736">Op/ </span>
<span id="t20_2736" class="t s9_2736">En </span>
<span id="t21_2736" class="t s9_2736">64/32 bit </span>
<span id="t22_2736" class="t s9_2736">Mode </span>
<span id="t23_2736" class="t s9_2736">Support </span>
<span id="t24_2736" class="t s9_2736">CPUID </span>
<span id="t25_2736" class="t s9_2736">Feature </span>
<span id="t26_2736" class="t s9_2736">Flag </span>
<span id="t27_2736" class="t s9_2736">Description </span>
<span id="t28_2736" class="t sa_2736">NP 0F AE /4 </span>
<span id="t29_2736" class="t sa_2736">XSAVE mem </span>
<span id="t2a_2736" class="t sa_2736">M </span><span id="t2b_2736" class="t sa_2736">V/V </span><span id="t2c_2736" class="t sa_2736">XSAVE </span><span id="t2d_2736" class="t sa_2736">Save state components specified by EDX:EAX to mem. </span>
<span id="t2e_2736" class="t sa_2736">NP REX.W + 0F AE /4 </span>
<span id="t2f_2736" class="t sa_2736">XSAVE64 mem </span>
<span id="t2g_2736" class="t sa_2736">M </span><span id="t2h_2736" class="t sa_2736">V/N.E. </span><span id="t2i_2736" class="t sa_2736">XSAVE </span><span id="t2j_2736" class="t sa_2736">Save state components specified by EDX:EAX to mem. </span>
<span id="t2k_2736" class="t s9_2736">Op/En </span><span id="t2l_2736" class="t s9_2736">Operand 1 </span><span id="t2m_2736" class="t s9_2736">Operand 2 </span><span id="t2n_2736" class="t s9_2736">Operand 3 </span><span id="t2o_2736" class="t s9_2736">Operand 4 </span>
<span id="t2p_2736" class="t sa_2736">M </span><span id="t2q_2736" class="t sa_2736">ModRM:r/m (r, w) </span><span id="t2r_2736" class="t sa_2736">N/A </span><span id="t2s_2736" class="t sa_2736">N/A </span><span id="t2t_2736" class="t sa_2736">N/A </span>
<span id="t2u_2736" class="t sa_2736">1. </span><span id="t2v_2736" class="t sa_2736">An exception is made for MXCSR and MXCSR_MASK, which belong to state component 1 — SSE. XSAVE saves these values to mem- </span>
<span id="t2w_2736" class="t sa_2736">ory if either RFBM[1] or RFBM[2] is 1. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
