<!-- HTML header for doxygen 1.8.12-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Module Communication Protocol Wrapper - MCPW: examples/atmel_samg55/src/ASF/sam/utils/cmsis/samg/samg55/include/instance/spi0.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
  <div id="top"><!-- do not remove this div, it is closed by doxygen! -->
    <!-- Platform title -->
    <div class="page-title-bar container-fluid">
      <div id="projectalign" class="row">
        <div id="projectname" class="col-sm-12">Module Communication Protocol Wrapper - MCPW
        </div>
        <div id="projectbrief" class="col-sm-12">Host side implementation of MCP</div>
      </div>
    </div>
    <div class="topbar">
      <div class="container">
        <div id="titlearea">
          <div class="xethru-logo">
            <img src="xethru-logo_220x55HD.png" alt="Novelda XeThru web site" id="logo-image" />
          </div>
        </div>
        <!-- end header part -->
        <!-- Generated by Doxygen 1.8.12 -->
        <!--BEGIN MAIN-NAV AND SEARCHENGINE-->
        <div id="main-nav"></div>
        <!--END MAIN-NAV AND SEARCHENGINE-->
      </div>
    </div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_d28a4824dc47e487b107a5db32ef43c4.xhtml">examples</a></li><li class="navelem"><a class="el" href="dir_0e96b936377161858012b6f31c3bd790.xhtml">atmel_samg55</a></li><li class="navelem"><a class="el" href="dir_0ae219bfaa679f3dbaaacda5fb614d9c.xhtml">src</a></li><li class="navelem"><a class="el" href="dir_67951177d7f5e66661a526635115739c.xhtml">ASF</a></li><li class="navelem"><a class="el" href="dir_48be2503ae6ae6de0698f11fb632640c.xhtml">sam</a></li><li class="navelem"><a class="el" href="dir_7f529e4fc6ea7f44596b5de9bf0437d9.xhtml">utils</a></li><li class="navelem"><a class="el" href="dir_ac7f1bd40a4e1acdd23b3d2004ea04d6.xhtml">cmsis</a></li><li class="navelem"><a class="el" href="dir_e52153a309e79ea7ef542584943148af.xhtml">samg</a></li><li class="navelem"><a class="el" href="dir_295dc956b22fd3b5130153261f8e1cfd.xhtml">samg55</a></li><li class="navelem"><a class="el" href="dir_0cbb778e238e84dc6f6e8469495480cc.xhtml">include</a></li><li class="navelem"><a class="el" href="dir_09314c8bcf9f95fb2152f0a0f557ddac.xhtml">instance</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">spi0.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Copyright (c) 2014-2015 Atmel Corporation.  
<a href="#details">More...</a></p>
<div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="spi0_8h__dep__incl.svg" width="1274" height="171"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe></div>
</div>
</div>
<p><a href="spi0_8h_source.xhtml">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a4c23a31623e4760313bbd0a179c96d72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi0_8h.xhtml#a4c23a31623e4760313bbd0a179c96d72">REG_SPI0_CR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4000C400U)</td></tr>
<tr class="memdesc:a4c23a31623e4760313bbd0a179c96d72"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI0) SPI Control Register  <a href="#a4c23a31623e4760313bbd0a179c96d72">More...</a><br /></td></tr>
<tr class="separator:a4c23a31623e4760313bbd0a179c96d72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a863ceb9295e1405e15a107a72c9c4347"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi0_8h.xhtml#a863ceb9295e1405e15a107a72c9c4347">REG_SPI0_MR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4000C404U)</td></tr>
<tr class="memdesc:a863ceb9295e1405e15a107a72c9c4347"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI0) SPI Mode Register  <a href="#a863ceb9295e1405e15a107a72c9c4347">More...</a><br /></td></tr>
<tr class="separator:a863ceb9295e1405e15a107a72c9c4347"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94214b156727642b5a60beaac0ee4db1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi0_8h.xhtml#a94214b156727642b5a60beaac0ee4db1">REG_SPI0_RDR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4000C408U)</td></tr>
<tr class="memdesc:a94214b156727642b5a60beaac0ee4db1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI0) SPI Receive Data Register  <a href="#a94214b156727642b5a60beaac0ee4db1">More...</a><br /></td></tr>
<tr class="separator:a94214b156727642b5a60beaac0ee4db1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add3490dc52cec00d4580cf1d9df36ff6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi0_8h.xhtml#add3490dc52cec00d4580cf1d9df36ff6">REG_SPI0_TDR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4000C40CU)</td></tr>
<tr class="memdesc:add3490dc52cec00d4580cf1d9df36ff6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI0) SPI Transmit Data Register  <a href="#add3490dc52cec00d4580cf1d9df36ff6">More...</a><br /></td></tr>
<tr class="separator:add3490dc52cec00d4580cf1d9df36ff6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2652909e853d7069c4b280913342c59c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi0_8h.xhtml#a2652909e853d7069c4b280913342c59c">REG_SPI0_SR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4000C410U)</td></tr>
<tr class="memdesc:a2652909e853d7069c4b280913342c59c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI0) SPI Status Register  <a href="#a2652909e853d7069c4b280913342c59c">More...</a><br /></td></tr>
<tr class="separator:a2652909e853d7069c4b280913342c59c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a741b0490e044a55a14a25845a49426b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi0_8h.xhtml#a741b0490e044a55a14a25845a49426b8">REG_SPI0_IER</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4000C414U)</td></tr>
<tr class="memdesc:a741b0490e044a55a14a25845a49426b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI0) SPI Interrupt Enable Register  <a href="#a741b0490e044a55a14a25845a49426b8">More...</a><br /></td></tr>
<tr class="separator:a741b0490e044a55a14a25845a49426b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a3770961d20c96356666936141551b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi0_8h.xhtml#a1a3770961d20c96356666936141551b6">REG_SPI0_IDR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4000C418U)</td></tr>
<tr class="memdesc:a1a3770961d20c96356666936141551b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI0) SPI Interrupt Disable Register  <a href="#a1a3770961d20c96356666936141551b6">More...</a><br /></td></tr>
<tr class="separator:a1a3770961d20c96356666936141551b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6d227900208d7fab5786968e659fea0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi0_8h.xhtml#af6d227900208d7fab5786968e659fea0">REG_SPI0_IMR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4000C41CU)</td></tr>
<tr class="memdesc:af6d227900208d7fab5786968e659fea0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI0) SPI Interrupt Mask Register  <a href="#af6d227900208d7fab5786968e659fea0">More...</a><br /></td></tr>
<tr class="separator:af6d227900208d7fab5786968e659fea0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf738822f5e6867c87d4dcaa20b0fdf0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi0_8h.xhtml#adf738822f5e6867c87d4dcaa20b0fdf0">REG_SPI0_CSR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4000C430U)</td></tr>
<tr class="memdesc:adf738822f5e6867c87d4dcaa20b0fdf0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI0) SPI Chip Select Register  <a href="#adf738822f5e6867c87d4dcaa20b0fdf0">More...</a><br /></td></tr>
<tr class="separator:adf738822f5e6867c87d4dcaa20b0fdf0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6586e7caa5a8e5eebd85c86fd8b4fb5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi0_8h.xhtml#a6586e7caa5a8e5eebd85c86fd8b4fb5d">REG_SPI0_CMPR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4000C448U)</td></tr>
<tr class="memdesc:a6586e7caa5a8e5eebd85c86fd8b4fb5d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI0) SPI Comparison Register  <a href="#a6586e7caa5a8e5eebd85c86fd8b4fb5d">More...</a><br /></td></tr>
<tr class="separator:a6586e7caa5a8e5eebd85c86fd8b4fb5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5516012e8db197f5d8db403797e7874e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi0_8h.xhtml#a5516012e8db197f5d8db403797e7874e">REG_SPI0_WPMR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4000C4E4U)</td></tr>
<tr class="memdesc:a5516012e8db197f5d8db403797e7874e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI0) SPI Write Protection Mode Register  <a href="#a5516012e8db197f5d8db403797e7874e">More...</a><br /></td></tr>
<tr class="separator:a5516012e8db197f5d8db403797e7874e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a899b3d61d281d478b3f31d3bdf2940a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi0_8h.xhtml#a899b3d61d281d478b3f31d3bdf2940a3">REG_SPI0_WPSR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4000C4E8U)</td></tr>
<tr class="memdesc:a899b3d61d281d478b3f31d3bdf2940a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI0) SPI Write Protection Status Register  <a href="#a899b3d61d281d478b3f31d3bdf2940a3">More...</a><br /></td></tr>
<tr class="separator:a899b3d61d281d478b3f31d3bdf2940a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3635a5df894c57b5eee2096860d533e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi0_8h.xhtml#ac3635a5df894c57b5eee2096860d533e">REG_SPI0_RPR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4000C500U)</td></tr>
<tr class="memdesc:ac3635a5df894c57b5eee2096860d533e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI0) Receive Pointer Register  <a href="#ac3635a5df894c57b5eee2096860d533e">More...</a><br /></td></tr>
<tr class="separator:ac3635a5df894c57b5eee2096860d533e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a820deafa5e69ce36321ee0c02d9cee56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi0_8h.xhtml#a820deafa5e69ce36321ee0c02d9cee56">REG_SPI0_RCR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4000C504U)</td></tr>
<tr class="memdesc:a820deafa5e69ce36321ee0c02d9cee56"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI0) Receive Counter Register  <a href="#a820deafa5e69ce36321ee0c02d9cee56">More...</a><br /></td></tr>
<tr class="separator:a820deafa5e69ce36321ee0c02d9cee56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58074c7b85cb8568e10e44a8284b7634"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi0_8h.xhtml#a58074c7b85cb8568e10e44a8284b7634">REG_SPI0_TPR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4000C508U)</td></tr>
<tr class="memdesc:a58074c7b85cb8568e10e44a8284b7634"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI0) Transmit Pointer Register  <a href="#a58074c7b85cb8568e10e44a8284b7634">More...</a><br /></td></tr>
<tr class="separator:a58074c7b85cb8568e10e44a8284b7634"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ac67608c965e22c8855423cfc5e944f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi0_8h.xhtml#a8ac67608c965e22c8855423cfc5e944f">REG_SPI0_TCR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4000C50CU)</td></tr>
<tr class="memdesc:a8ac67608c965e22c8855423cfc5e944f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI0) Transmit Counter Register  <a href="#a8ac67608c965e22c8855423cfc5e944f">More...</a><br /></td></tr>
<tr class="separator:a8ac67608c965e22c8855423cfc5e944f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a853ba84711417efbedfc75a6cf36efc8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi0_8h.xhtml#a853ba84711417efbedfc75a6cf36efc8">REG_SPI0_RNPR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4000C510U)</td></tr>
<tr class="memdesc:a853ba84711417efbedfc75a6cf36efc8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI0) Receive Next Pointer Register  <a href="#a853ba84711417efbedfc75a6cf36efc8">More...</a><br /></td></tr>
<tr class="separator:a853ba84711417efbedfc75a6cf36efc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60a512274ab9c29bc0c1123ea026f39e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi0_8h.xhtml#a60a512274ab9c29bc0c1123ea026f39e">REG_SPI0_RNCR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4000C514U)</td></tr>
<tr class="memdesc:a60a512274ab9c29bc0c1123ea026f39e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI0) Receive Next Counter Register  <a href="#a60a512274ab9c29bc0c1123ea026f39e">More...</a><br /></td></tr>
<tr class="separator:a60a512274ab9c29bc0c1123ea026f39e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6aea15cb09e9d5dc0d341b71a5f52359"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi0_8h.xhtml#a6aea15cb09e9d5dc0d341b71a5f52359">REG_SPI0_TNPR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4000C518U)</td></tr>
<tr class="memdesc:a6aea15cb09e9d5dc0d341b71a5f52359"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI0) Transmit Next Pointer Register  <a href="#a6aea15cb09e9d5dc0d341b71a5f52359">More...</a><br /></td></tr>
<tr class="separator:a6aea15cb09e9d5dc0d341b71a5f52359"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ef76ca157048a4690e4edabe26fbf43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi0_8h.xhtml#a9ef76ca157048a4690e4edabe26fbf43">REG_SPI0_TNCR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4000C51CU)</td></tr>
<tr class="memdesc:a9ef76ca157048a4690e4edabe26fbf43"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI0) Transmit Next Counter Register  <a href="#a9ef76ca157048a4690e4edabe26fbf43">More...</a><br /></td></tr>
<tr class="separator:a9ef76ca157048a4690e4edabe26fbf43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a6e6c65e55e6a2c7977dec5bb124f89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi0_8h.xhtml#a2a6e6c65e55e6a2c7977dec5bb124f89">REG_SPI0_PTCR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4000C520U)</td></tr>
<tr class="memdesc:a2a6e6c65e55e6a2c7977dec5bb124f89"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI0) Transfer Control Register  <a href="#a2a6e6c65e55e6a2c7977dec5bb124f89">More...</a><br /></td></tr>
<tr class="separator:a2a6e6c65e55e6a2c7977dec5bb124f89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5f479d4ba7e89b93e49d98508bbe13d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi0_8h.xhtml#ae5f479d4ba7e89b93e49d98508bbe13d">REG_SPI0_PTSR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4000C524U)</td></tr>
<tr class="memdesc:ae5f479d4ba7e89b93e49d98508bbe13d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI0) Transfer Status Register  <a href="#ae5f479d4ba7e89b93e49d98508bbe13d">More...</a><br /></td></tr>
<tr class="separator:ae5f479d4ba7e89b93e49d98508bbe13d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Copyright (c) 2014-2015 Atmel Corporation. </p>
<p>All rights reserved. </p>
</div><h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a6586e7caa5a8e5eebd85c86fd8b4fb5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6586e7caa5a8e5eebd85c86fd8b4fb5d">&sect;&nbsp;</a></span>REG_SPI0_CMPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI0_CMPR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4000C448U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI0) SPI Comparison Register </p>

</div>
</div>
<a id="a4c23a31623e4760313bbd0a179c96d72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c23a31623e4760313bbd0a179c96d72">&sect;&nbsp;</a></span>REG_SPI0_CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI0_CR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4000C400U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI0) SPI Control Register </p>

</div>
</div>
<a id="adf738822f5e6867c87d4dcaa20b0fdf0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adf738822f5e6867c87d4dcaa20b0fdf0">&sect;&nbsp;</a></span>REG_SPI0_CSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI0_CSR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4000C430U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI0) SPI Chip Select Register </p>

</div>
</div>
<a id="a1a3770961d20c96356666936141551b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a3770961d20c96356666936141551b6">&sect;&nbsp;</a></span>REG_SPI0_IDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI0_IDR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4000C418U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI0) SPI Interrupt Disable Register </p>

</div>
</div>
<a id="a741b0490e044a55a14a25845a49426b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a741b0490e044a55a14a25845a49426b8">&sect;&nbsp;</a></span>REG_SPI0_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI0_IER&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4000C414U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI0) SPI Interrupt Enable Register </p>

</div>
</div>
<a id="af6d227900208d7fab5786968e659fea0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af6d227900208d7fab5786968e659fea0">&sect;&nbsp;</a></span>REG_SPI0_IMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI0_IMR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4000C41CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI0) SPI Interrupt Mask Register </p>

</div>
</div>
<a id="a863ceb9295e1405e15a107a72c9c4347"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a863ceb9295e1405e15a107a72c9c4347">&sect;&nbsp;</a></span>REG_SPI0_MR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI0_MR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4000C404U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI0) SPI Mode Register </p>

</div>
</div>
<a id="a2a6e6c65e55e6a2c7977dec5bb124f89"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a6e6c65e55e6a2c7977dec5bb124f89">&sect;&nbsp;</a></span>REG_SPI0_PTCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI0_PTCR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4000C520U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI0) Transfer Control Register </p>

</div>
</div>
<a id="ae5f479d4ba7e89b93e49d98508bbe13d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae5f479d4ba7e89b93e49d98508bbe13d">&sect;&nbsp;</a></span>REG_SPI0_PTSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI0_PTSR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4000C524U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI0) Transfer Status Register </p>

</div>
</div>
<a id="a820deafa5e69ce36321ee0c02d9cee56"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a820deafa5e69ce36321ee0c02d9cee56">&sect;&nbsp;</a></span>REG_SPI0_RCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI0_RCR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4000C504U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI0) Receive Counter Register </p>

</div>
</div>
<a id="a94214b156727642b5a60beaac0ee4db1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a94214b156727642b5a60beaac0ee4db1">&sect;&nbsp;</a></span>REG_SPI0_RDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI0_RDR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4000C408U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI0) SPI Receive Data Register </p>

</div>
</div>
<a id="a60a512274ab9c29bc0c1123ea026f39e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a60a512274ab9c29bc0c1123ea026f39e">&sect;&nbsp;</a></span>REG_SPI0_RNCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI0_RNCR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4000C514U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI0) Receive Next Counter Register </p>

</div>
</div>
<a id="a853ba84711417efbedfc75a6cf36efc8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a853ba84711417efbedfc75a6cf36efc8">&sect;&nbsp;</a></span>REG_SPI0_RNPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI0_RNPR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4000C510U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI0) Receive Next Pointer Register </p>

</div>
</div>
<a id="ac3635a5df894c57b5eee2096860d533e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac3635a5df894c57b5eee2096860d533e">&sect;&nbsp;</a></span>REG_SPI0_RPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI0_RPR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4000C500U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI0) Receive Pointer Register </p>

</div>
</div>
<a id="a2652909e853d7069c4b280913342c59c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2652909e853d7069c4b280913342c59c">&sect;&nbsp;</a></span>REG_SPI0_SR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI0_SR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4000C410U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI0) SPI Status Register </p>

</div>
</div>
<a id="a8ac67608c965e22c8855423cfc5e944f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ac67608c965e22c8855423cfc5e944f">&sect;&nbsp;</a></span>REG_SPI0_TCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI0_TCR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4000C50CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI0) Transmit Counter Register </p>

</div>
</div>
<a id="add3490dc52cec00d4580cf1d9df36ff6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add3490dc52cec00d4580cf1d9df36ff6">&sect;&nbsp;</a></span>REG_SPI0_TDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI0_TDR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4000C40CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI0) SPI Transmit Data Register </p>

</div>
</div>
<a id="a9ef76ca157048a4690e4edabe26fbf43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ef76ca157048a4690e4edabe26fbf43">&sect;&nbsp;</a></span>REG_SPI0_TNCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI0_TNCR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4000C51CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI0) Transmit Next Counter Register </p>

</div>
</div>
<a id="a6aea15cb09e9d5dc0d341b71a5f52359"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6aea15cb09e9d5dc0d341b71a5f52359">&sect;&nbsp;</a></span>REG_SPI0_TNPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI0_TNPR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4000C518U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI0) Transmit Next Pointer Register </p>

</div>
</div>
<a id="a58074c7b85cb8568e10e44a8284b7634"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a58074c7b85cb8568e10e44a8284b7634">&sect;&nbsp;</a></span>REG_SPI0_TPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI0_TPR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4000C508U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI0) Transmit Pointer Register </p>

</div>
</div>
<a id="a5516012e8db197f5d8db403797e7874e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5516012e8db197f5d8db403797e7874e">&sect;&nbsp;</a></span>REG_SPI0_WPMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI0_WPMR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4000C4E4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI0) SPI Write Protection Mode Register </p>

</div>
</div>
<a id="a899b3d61d281d478b3f31d3bdf2940a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a899b3d61d281d478b3f31d3bdf2940a3">&sect;&nbsp;</a></span>REG_SPI0_WPSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI0_WPSR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4000C4E8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI0) SPI Write Protection Status Register </p>

</div>
</div>
</div><!-- contents -->
<!-- HTML footer for doxygen 1.8.12-->
<!-- start footer part -->
<hr class="footer"/>
 <address class="footer">
 Copyright &copy; 2016 Novelda AS - <a href="http://www.xethru.com">www.xehtru.com</a><br />
 <small>
  Generated by &#160;<a href="http://www.doxygen.org/index.html">
  <img class="footer" src="doxygen.png" alt="doxygen"/>
  </a> 1.8.12
 </small>
 </address>
</body>
</html>
