// Seed: 2087271782
module module_0 (
    input logic id_0,
    input logic id_1,
    input id_2,
    input logic id_3,
    input id_4
    , id_8,
    output logic id_5,
    output logic id_6,
    input id_7
);
  assign id_6 = 1;
  type_14(
      id_6, 1
  );
  initial begin
    id_8 <= #1  !1;
  end
endmodule
