=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : 7 : INT
3 : 0 : INT
4 : bvextract(1, 2, 3) : BV:8
5 : 24 : INT
6 : bvzero_ext(4, 5) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
zext8:1
--
live : exr0.0[0xffffffff], exr0.1[0xff],#
memlive : true
== 0 0 fb.zext8:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : 7 : INT
3 : 0 : INT
4 : bvextract(1, 2, 3) : BV:8
5 : 24 : INT
6 : bvzero_ext(4, 5) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
zext8:1
--
live : exr0.0[0xffff], exr0.1[0xff],#
memlive : true
== 0 0 fb.zext8:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : 7 : INT
3 : 0 : INT
4 : bvextract(1, 2, 3) : BV:8
5 : 24 : INT
6 : bvzero_ext(4, 5) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
zext8:1
--
live : exr0.0[0xff], exr0.1[0xff],#
memlive : true
== 0 0 fb.zext8:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : 7 : INT
3 : 0 : INT
4 : bvextract(1, 2, 3) : BV:8
5 : 24 : INT
6 : bvzero_ext(4, 5) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
zext8:1
--
live : exr0.0[0xffffffff],#
memlive : true
== 0 0 fb.zext8:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : 7 : INT
3 : 0 : INT
4 : bvextract(1, 2, 3) : BV:8
5 : 24 : INT
6 : bvzero_ext(4, 5) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
zext8:1
--
live : exr0.0[0xffff],#
memlive : true
== 0 0 fb.zext8:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : 7 : INT
3 : 0 : INT
4 : bvextract(1, 2, 3) : BV:8
5 : 24 : INT
6 : bvzero_ext(4, 5) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
zext8:1
--
live : exr0.0[0xff],#
memlive : true
== 0 0 fb.zext8:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : 15 : INT
3 : 0 : INT
4 : bvextract(1, 2, 3) : BV:16
5 : 16 : INT
6 : bvzero_ext(4, 5) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
zext16:1
--
live : exr0.0[0xffffffff], exr0.1[0xffff],#
memlive : true
== 0 0 fb.zext16:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : 15 : INT
3 : 0 : INT
4 : bvextract(1, 2, 3) : BV:16
5 : 16 : INT
6 : bvzero_ext(4, 5) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
zext16:1
--
live : exr0.0[0xffff], exr0.1[0xffff],#
memlive : true
== 0 0 fb.zext16:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : 15 : INT
3 : 0 : INT
4 : bvextract(1, 2, 3) : BV:16
5 : 16 : INT
6 : bvzero_ext(4, 5) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
zext16:1
--
live : exr0.0[0xff], exr0.1[0xffff],#
memlive : true
== 0 0 fb.zext16:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : 15 : INT
3 : 0 : INT
4 : bvextract(1, 2, 3) : BV:16
5 : 16 : INT
6 : bvzero_ext(4, 5) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
zext16:1
--
live : exr0.0[0xffffffff], exr0.1[0xff],#
memlive : true
== 0 0 fb.zext16:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : 15 : INT
3 : 0 : INT
4 : bvextract(1, 2, 3) : BV:16
5 : 16 : INT
6 : bvzero_ext(4, 5) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
zext16:1
--
live : exr0.0[0xffff], exr0.1[0xff],#
memlive : true
== 0 0 fb.zext16:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : 15 : INT
3 : 0 : INT
4 : bvextract(1, 2, 3) : BV:16
5 : 16 : INT
6 : bvzero_ext(4, 5) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
zext16:1
--
live : exr0.0[0xff], exr0.1[0xff],#
memlive : true
== 0 0 fb.zext16:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : 15 : INT
3 : 0 : INT
4 : bvextract(1, 2, 3) : BV:16
5 : 16 : INT
6 : bvzero_ext(4, 5) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
zext16:1
--
live : exr0.0[0xffffffff],#
memlive : true
== 0 0 fb.zext16:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : 15 : INT
3 : 0 : INT
4 : bvextract(1, 2, 3) : BV:16
5 : 16 : INT
6 : bvzero_ext(4, 5) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
zext16:1
--
live : exr0.0[0xffff],#
memlive : true
== 0 0 fb.zext16:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : 15 : INT
3 : 0 : INT
4 : bvextract(1, 2, 3) : BV:16
5 : 16 : INT
6 : bvzero_ext(4, 5) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
zext16:1
--
live : exr0.0[0xff],#
memlive : true
== 0 0 fb.zext16:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : 0 : INT
3 : bvextract(1, 2, 2) : BV:1
4 : 1 : BV:1
5 : eq(3, 4) : BOOL
6 : 0 : BV:1
7 : ite(5, 4, 6) : BV:1
8 : 31 : INT
9 : bvzero_ext(7, 8) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
zext1:1
--
live : exr0.0[0xffffffff], exr0.1[0x1],#
memlive : true
== 0 0 fb.zext1:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : 0 : INT
3 : bvextract(1, 2, 2) : BV:1
4 : 1 : BV:1
5 : eq(3, 4) : BOOL
6 : 0 : BV:1
7 : ite(5, 4, 6) : BV:1
8 : 31 : INT
9 : bvzero_ext(7, 8) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
zext1:1
--
live : exr0.0[0xffff], exr0.1[0x1],#
memlive : true
== 0 0 fb.zext1:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : 0 : INT
3 : bvextract(1, 2, 2) : BV:1
4 : 1 : BV:1
5 : eq(3, 4) : BOOL
6 : 0 : BV:1
7 : ite(5, 4, 6) : BV:1
8 : 31 : INT
9 : bvzero_ext(7, 8) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
zext1:1
--
live : exr0.0[0xff], exr0.1[0x1],#
memlive : true
== 0 0 fb.zext1:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : 0 : INT
3 : bvextract(1, 2, 2) : BV:1
4 : 1 : BV:1
5 : eq(3, 4) : BOOL
6 : 0 : BV:1
7 : ite(5, 4, 6) : BV:1
8 : 31 : INT
9 : bvzero_ext(7, 8) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
zext1:1
--
live : exr0.0[0xffffffff],#
memlive : true
== 0 0 fb.zext1:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : 0 : INT
3 : bvextract(1, 2, 2) : BV:1
4 : 1 : BV:1
5 : eq(3, 4) : BOOL
6 : 0 : BV:1
7 : ite(5, 4, 6) : BV:1
8 : 31 : INT
9 : bvzero_ext(7, 8) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
zext1:1
--
live : exr0.0[0xffff],#
memlive : true
== 0 0 fb.zext1:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : 0 : INT
3 : bvextract(1, 2, 2) : BV:1
4 : 1 : BV:1
5 : eq(3, 4) : BOOL
6 : 0 : BV:1
7 : ite(5, 4, 6) : BV:1
8 : 31 : INT
9 : bvzero_ext(7, 8) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
zext1:1
--
live : exr0.0[0xff],#
memlive : true
== 0 0 fb.zext1:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : input.src.exreg.0.1 : BV:32
6 : 0 : INT
7 : bvextract(5, 6, 6) : BV:1
8 : 1 : BV:1
9 : eq(7, 8) : BOOL
10 : 1 : BOOL
11 : xor(9, 10) : BOOL
12 : 0 : BV:1
13 : ite(11, 8, 12) : BV:1
14 : bvconcat(4, 13) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
xor1:1
--
live : exr0.0[0x1], exr0.1[0x1],#
memlive : true
== 0 0 fb.xor1:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : input.src.exreg.0.1 : BV:32
6 : 0 : INT
7 : bvextract(5, 6, 6) : BV:1
8 : 1 : BV:1
9 : eq(7, 8) : BOOL
10 : 1 : BOOL
11 : xor(9, 10) : BOOL
12 : 0 : BV:1
13 : ite(11, 8, 12) : BV:1
14 : bvconcat(4, 13) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
xor1:1
--
live : exr0.0[0x1],#
memlive : true
== 0 0 fb.xor1:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : input.src.exreg.0.1 : BV:32
6 : 0 : INT
7 : bvextract(5, 6, 6) : BV:1
8 : 1 : BV:1
9 : eq(7, 8) : BOOL
10 : input.src.exreg.0.2 : BV:32
11 : bvextract(10, 6, 6) : BV:1
12 : eq(11, 8) : BOOL
13 : xor(9, 12) : BOOL
14 : 0 : BV:1
15 : ite(13, 8, 14) : BV:1
16 : bvconcat(4, 15) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
xor:1
--
live : exr0.0[0x1], exr0.1[0x1], exr0.2[0x1],#
memlive : true
== 0 0 fb.xor:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : input.src.exreg.0.1 : BV:32
6 : 0 : INT
7 : bvextract(5, 6, 6) : BV:1
8 : 1 : BV:1
9 : eq(7, 8) : BOOL
10 : input.src.exreg.0.2 : BV:32
11 : bvextract(10, 6, 6) : BV:1
12 : eq(11, 8) : BOOL
13 : xor(9, 12) : BOOL
14 : 0 : BV:1
15 : ite(13, 8, 14) : BV:1
16 : bvconcat(4, 15) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
xor:1
--
live : exr0.0[0x1], exr0.2[0x1],#
memlive : true
== 0 0 fb.xor:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : input.src.exreg.0.1 : BV:32
6 : 0 : INT
7 : bvextract(5, 6, 6) : BV:1
8 : 1 : BV:1
9 : eq(7, 8) : BOOL
10 : input.src.exreg.0.2 : BV:32
11 : bvextract(10, 6, 6) : BV:1
12 : eq(11, 8) : BOOL
13 : xor(9, 12) : BOOL
14 : 0 : BV:1
15 : ite(13, 8, 14) : BV:1
16 : bvconcat(4, 15) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
xor:1
--
live : exr0.0[0x1], exr0.1[0x1],#
memlive : true
== 0 0 fb.xor:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : input.src.exreg.0.1 : BV:32
6 : 0 : INT
7 : bvextract(5, 6, 6) : BV:1
8 : 1 : BV:1
9 : eq(7, 8) : BOOL
10 : input.src.exreg.0.2 : BV:32
11 : bvextract(10, 6, 6) : BV:1
12 : eq(11, 8) : BOOL
13 : xor(9, 12) : BOOL
14 : 0 : BV:1
15 : ite(13, 8, 14) : BV:1
16 : bvconcat(4, 15) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
xor:1
--
live : exr0.0[0x1],#
memlive : true
== 0 0 fb.xor:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvurem(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
urem_i32:1
--
live : exr0.0[0xffffffff], exr0.1[0xffffffff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.urem_i32:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvurem(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
urem_i32:1
--
live : exr0.0[0xffff], exr0.1[0xffffffff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.urem_i32:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvurem(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
urem_i32:1
--
live : exr0.0[0xff], exr0.1[0xffffffff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.urem_i32:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvurem(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
urem_i32:1
--
live : exr0.1[0xffffffff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.urem_i32:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvurem(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
urem_i32:1
--
live : exr0.0[0xffffffff], exr0.1[0xffff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.urem_i32:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvurem(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
urem_i32:1
--
live : exr0.0[0xffff], exr0.1[0xffff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.urem_i32:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvurem(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
urem_i32:1
--
live : exr0.0[0xff], exr0.1[0xffff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.urem_i32:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvurem(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
urem_i32:1
--
live : exr0.1[0xffff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.urem_i32:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvurem(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
urem_i32:1
--
live : exr0.0[0xffffffff], exr0.1[0xff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.urem_i32:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvurem(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
urem_i32:1
--
live : exr0.0[0xffff], exr0.1[0xff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.urem_i32:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvurem(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
urem_i32:1
--
live : exr0.0[0xff], exr0.1[0xff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.urem_i32:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvurem(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
urem_i32:1
--
live : exr0.1[0xff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.urem_i32:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvurem(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
urem_i32:1
--
live : exr0.0[0xffffffff], exr0.1[0xffffffff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.urem_i32:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvurem(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
urem_i32:1
--
live : exr0.0[0xffff], exr0.1[0xffffffff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.urem_i32:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvurem(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
urem_i32:1
--
live : exr0.0[0xff], exr0.1[0xffffffff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.urem_i32:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvurem(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
urem_i32:1
--
live : exr0.1[0xffffffff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.urem_i32:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvurem(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
urem_i32:1
--
live : exr0.0[0xffffffff], exr0.1[0xffff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.urem_i32:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvurem(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
urem_i32:1
--
live : exr0.0[0xffff], exr0.1[0xffff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.urem_i32:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvurem(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
urem_i32:1
--
live : exr0.0[0xff], exr0.1[0xffff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.urem_i32:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvurem(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
urem_i32:1
--
live : exr0.1[0xffff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.urem_i32:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvurem(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
urem_i32:1
--
live : exr0.0[0xffffffff], exr0.1[0xff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.urem_i32:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvurem(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
urem_i32:1
--
live : exr0.0[0xffff], exr0.1[0xff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.urem_i32:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvurem(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
urem_i32:1
--
live : exr0.0[0xff], exr0.1[0xff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.urem_i32:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvurem(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
urem_i32:1
--
live : exr0.1[0xff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.urem_i32:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvurem(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
urem_i32:1
--
live : exr0.0[0xffffffff], exr0.1[0xffffffff], exr0.2[0xff],#
memlive : true
== 0 0 fb.urem_i32:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvurem(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
urem_i32:1
--
live : exr0.0[0xffff], exr0.1[0xffffffff], exr0.2[0xff],#
memlive : true
== 0 0 fb.urem_i32:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvurem(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
urem_i32:1
--
live : exr0.0[0xff], exr0.1[0xffffffff], exr0.2[0xff],#
memlive : true
== 0 0 fb.urem_i32:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvurem(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
urem_i32:1
--
live : exr0.1[0xffffffff], exr0.2[0xff],#
memlive : true
== 0 0 fb.urem_i32:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvurem(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
urem_i32:1
--
live : exr0.0[0xffffffff], exr0.1[0xffff], exr0.2[0xff],#
memlive : true
== 0 0 fb.urem_i32:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvurem(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
urem_i32:1
--
live : exr0.0[0xffff], exr0.1[0xffff], exr0.2[0xff],#
memlive : true
== 0 0 fb.urem_i32:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvurem(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
urem_i32:1
--
live : exr0.0[0xff], exr0.1[0xffff], exr0.2[0xff],#
memlive : true
== 0 0 fb.urem_i32:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvurem(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
urem_i32:1
--
live : exr0.1[0xffff], exr0.2[0xff],#
memlive : true
== 0 0 fb.urem_i32:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvurem(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
urem_i32:1
--
live : exr0.0[0xffffffff], exr0.1[0xff], exr0.2[0xff],#
memlive : true
== 0 0 fb.urem_i32:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvurem(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
urem_i32:1
--
live : exr0.0[0xffff], exr0.1[0xff], exr0.2[0xff],#
memlive : true
== 0 0 fb.urem_i32:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvurem(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
urem_i32:1
--
live : exr0.0[0xff], exr0.1[0xff], exr0.2[0xff],#
memlive : true
== 0 0 fb.urem_i32:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvurem(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
urem_i32:1
--
live : exr0.1[0xff], exr0.2[0xff],#
memlive : true
== 0 0 fb.urem_i32:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvurem(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
urem_i32:1
--
live : exr0.0[0xffffffff], exr0.1[0xffffffff],#
memlive : true
== 0 0 fb.urem_i32:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvurem(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
urem_i32:1
--
live : exr0.0[0xffff], exr0.1[0xffffffff],#
memlive : true
== 0 0 fb.urem_i32:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvurem(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
urem_i32:1
--
live : exr0.0[0xff], exr0.1[0xffffffff],#
memlive : true
== 0 0 fb.urem_i32:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvurem(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
urem_i32:1
--
live : exr0.1[0xffffffff],#
memlive : true
== 0 0 fb.urem_i32:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvurem(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
urem_i32:1
--
live : exr0.0[0xffffffff], exr0.1[0xffff],#
memlive : true
== 0 0 fb.urem_i32:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvurem(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
urem_i32:1
--
live : exr0.0[0xffff], exr0.1[0xffff],#
memlive : true
== 0 0 fb.urem_i32:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvurem(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
urem_i32:1
--
live : exr0.0[0xff], exr0.1[0xffff],#
memlive : true
== 0 0 fb.urem_i32:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvurem(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
urem_i32:1
--
live : exr0.1[0xffff],#
memlive : true
== 0 0 fb.urem_i32:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvurem(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
urem_i32:1
--
live : exr0.0[0xffffffff], exr0.1[0xff],#
memlive : true
== 0 0 fb.urem_i32:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvurem(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
urem_i32:1
--
live : exr0.0[0xffff], exr0.1[0xff],#
memlive : true
== 0 0 fb.urem_i32:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvurem(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
urem_i32:1
--
live : exr0.0[0xff], exr0.1[0xff],#
memlive : true
== 0 0 fb.urem_i32:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvurem(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
urem_i32:1
--
live : exr0.1[0xff],#
memlive : true
== 0 0 fb.urem_i32:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : const.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : const.0 : BV:32
3 : bvurem(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
urem_i:1
--
live : exr0.0[0xffffffff], exr0.1[0xffffffff],#
memlive : true
== 0 0 fb.urem_i:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : const.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : const.0 : BV:32
3 : bvurem(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
urem_i:1
--
live : exr0.0[0xffff], exr0.1[0xffffffff],#
memlive : true
== 0 0 fb.urem_i:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : const.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : const.0 : BV:32
3 : bvurem(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
urem_i:1
--
live : exr0.0[0xff], exr0.1[0xffffffff],#
memlive : true
== 0 0 fb.urem_i:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : const.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : const.0 : BV:32
3 : bvurem(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
urem_i:1
--
live : exr0.0[0xffffffff], exr0.1[0xffff],#
memlive : true
== 0 0 fb.urem_i:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : const.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : const.0 : BV:32
3 : bvurem(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
urem_i:1
--
live : exr0.0[0xffff], exr0.1[0xffff],#
memlive : true
== 0 0 fb.urem_i:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : const.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : const.0 : BV:32
3 : bvurem(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
urem_i:1
--
live : exr0.0[0xff], exr0.1[0xffff],#
memlive : true
== 0 0 fb.urem_i:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : const.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : const.0 : BV:32
3 : bvurem(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
urem_i:1
--
live : exr0.0[0xffffffff], exr0.1[0xff],#
memlive : true
== 0 0 fb.urem_i:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : const.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : const.0 : BV:32
3 : bvurem(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
urem_i:1
--
live : exr0.0[0xffff], exr0.1[0xff],#
memlive : true
== 0 0 fb.urem_i:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : const.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : const.0 : BV:32
3 : bvurem(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
urem_i:1
--
live : exr0.0[0xff], exr0.1[0xff],#
memlive : true
== 0 0 fb.urem_i:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : const.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : const.0 : BV:32
3 : bvurem(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
urem_i:1
--
live : exr0.0[0xffffffff],#
memlive : true
== 0 0 fb.urem_i:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : const.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : const.0 : BV:32
3 : bvurem(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
urem_i:1
--
live : exr0.0[0xffff],#
memlive : true
== 0 0 fb.urem_i:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : const.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : const.0 : BV:32
3 : bvurem(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
urem_i:1
--
live : exr0.0[0xff],#
memlive : true
== 0 0 fb.urem_i:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvudiv(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
udiv_i32:1
--
live : exr0.0[0xffffffff], exr0.1[0xffffffff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.udiv_i32:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvudiv(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
udiv_i32:1
--
live : exr0.0[0xffff], exr0.1[0xffffffff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.udiv_i32:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvudiv(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
udiv_i32:1
--
live : exr0.0[0xff], exr0.1[0xffffffff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.udiv_i32:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvudiv(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
udiv_i32:1
--
live : exr0.1[0xffffffff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.udiv_i32:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvudiv(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
udiv_i32:1
--
live : exr0.0[0xffffffff], exr0.1[0xffff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.udiv_i32:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvudiv(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
udiv_i32:1
--
live : exr0.0[0xffff], exr0.1[0xffff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.udiv_i32:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvudiv(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
udiv_i32:1
--
live : exr0.0[0xff], exr0.1[0xffff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.udiv_i32:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvudiv(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
udiv_i32:1
--
live : exr0.1[0xffff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.udiv_i32:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvudiv(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
udiv_i32:1
--
live : exr0.0[0xffffffff], exr0.1[0xff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.udiv_i32:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvudiv(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
udiv_i32:1
--
live : exr0.0[0xffff], exr0.1[0xff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.udiv_i32:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvudiv(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
udiv_i32:1
--
live : exr0.0[0xff], exr0.1[0xff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.udiv_i32:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvudiv(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
udiv_i32:1
--
live : exr0.1[0xff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.udiv_i32:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvudiv(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
udiv_i32:1
--
live : exr0.0[0xffffffff], exr0.1[0xffffffff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.udiv_i32:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvudiv(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
udiv_i32:1
--
live : exr0.0[0xffff], exr0.1[0xffffffff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.udiv_i32:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvudiv(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
udiv_i32:1
--
live : exr0.0[0xff], exr0.1[0xffffffff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.udiv_i32:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvudiv(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
udiv_i32:1
--
live : exr0.1[0xffffffff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.udiv_i32:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvudiv(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
udiv_i32:1
--
live : exr0.0[0xffffffff], exr0.1[0xffff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.udiv_i32:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvudiv(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
udiv_i32:1
--
live : exr0.0[0xffff], exr0.1[0xffff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.udiv_i32:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvudiv(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
udiv_i32:1
--
live : exr0.0[0xff], exr0.1[0xffff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.udiv_i32:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvudiv(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
udiv_i32:1
--
live : exr0.1[0xffff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.udiv_i32:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvudiv(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
udiv_i32:1
--
live : exr0.0[0xffffffff], exr0.1[0xff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.udiv_i32:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvudiv(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
udiv_i32:1
--
live : exr0.0[0xffff], exr0.1[0xff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.udiv_i32:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvudiv(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
udiv_i32:1
--
live : exr0.0[0xff], exr0.1[0xff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.udiv_i32:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvudiv(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
udiv_i32:1
--
live : exr0.1[0xff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.udiv_i32:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvudiv(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
udiv_i32:1
--
live : exr0.0[0xffffffff], exr0.1[0xffffffff], exr0.2[0xff],#
memlive : true
== 0 0 fb.udiv_i32:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvudiv(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
udiv_i32:1
--
live : exr0.0[0xffff], exr0.1[0xffffffff], exr0.2[0xff],#
memlive : true
== 0 0 fb.udiv_i32:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvudiv(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
udiv_i32:1
--
live : exr0.0[0xff], exr0.1[0xffffffff], exr0.2[0xff],#
memlive : true
== 0 0 fb.udiv_i32:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvudiv(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
udiv_i32:1
--
live : exr0.1[0xffffffff], exr0.2[0xff],#
memlive : true
== 0 0 fb.udiv_i32:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvudiv(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
udiv_i32:1
--
live : exr0.0[0xffffffff], exr0.1[0xffff], exr0.2[0xff],#
memlive : true
== 0 0 fb.udiv_i32:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvudiv(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
udiv_i32:1
--
live : exr0.0[0xffff], exr0.1[0xffff], exr0.2[0xff],#
memlive : true
== 0 0 fb.udiv_i32:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvudiv(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
udiv_i32:1
--
live : exr0.0[0xff], exr0.1[0xffff], exr0.2[0xff],#
memlive : true
== 0 0 fb.udiv_i32:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvudiv(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
udiv_i32:1
--
live : exr0.1[0xffff], exr0.2[0xff],#
memlive : true
== 0 0 fb.udiv_i32:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvudiv(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
udiv_i32:1
--
live : exr0.0[0xffffffff], exr0.1[0xff], exr0.2[0xff],#
memlive : true
== 0 0 fb.udiv_i32:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvudiv(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
udiv_i32:1
--
live : exr0.0[0xffff], exr0.1[0xff], exr0.2[0xff],#
memlive : true
== 0 0 fb.udiv_i32:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvudiv(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
udiv_i32:1
--
live : exr0.0[0xff], exr0.1[0xff], exr0.2[0xff],#
memlive : true
== 0 0 fb.udiv_i32:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvudiv(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
udiv_i32:1
--
live : exr0.1[0xff], exr0.2[0xff],#
memlive : true
== 0 0 fb.udiv_i32:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvudiv(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
udiv_i32:1
--
live : exr0.0[0xffffffff], exr0.1[0xffffffff],#
memlive : true
== 0 0 fb.udiv_i32:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvudiv(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
udiv_i32:1
--
live : exr0.0[0xffff], exr0.1[0xffffffff],#
memlive : true
== 0 0 fb.udiv_i32:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvudiv(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
udiv_i32:1
--
live : exr0.0[0xff], exr0.1[0xffffffff],#
memlive : true
== 0 0 fb.udiv_i32:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvudiv(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
udiv_i32:1
--
live : exr0.1[0xffffffff],#
memlive : true
== 0 0 fb.udiv_i32:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvudiv(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
udiv_i32:1
--
live : exr0.0[0xffffffff], exr0.1[0xffff],#
memlive : true
== 0 0 fb.udiv_i32:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvudiv(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
udiv_i32:1
--
live : exr0.0[0xffff], exr0.1[0xffff],#
memlive : true
== 0 0 fb.udiv_i32:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvudiv(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
udiv_i32:1
--
live : exr0.0[0xff], exr0.1[0xffff],#
memlive : true
== 0 0 fb.udiv_i32:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvudiv(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
udiv_i32:1
--
live : exr0.1[0xffff],#
memlive : true
== 0 0 fb.udiv_i32:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvudiv(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
udiv_i32:1
--
live : exr0.0[0xffffffff], exr0.1[0xff],#
memlive : true
== 0 0 fb.udiv_i32:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvudiv(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
udiv_i32:1
--
live : exr0.0[0xffff], exr0.1[0xff],#
memlive : true
== 0 0 fb.udiv_i32:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvudiv(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
udiv_i32:1
--
live : exr0.0[0xff], exr0.1[0xff],#
memlive : true
== 0 0 fb.udiv_i32:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvudiv(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
udiv_i32:1
--
live : exr0.1[0xff],#
memlive : true
== 0 0 fb.udiv_i32:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : const.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : const.0 : BV:32
3 : bvudiv(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
udiv_i:1
--
live : exr0.0[0xffffffff], exr0.1[0xffffffff],#
memlive : true
== 0 0 fb.udiv_i:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : const.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : const.0 : BV:32
3 : bvudiv(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
udiv_i:1
--
live : exr0.0[0xffff], exr0.1[0xffffffff],#
memlive : true
== 0 0 fb.udiv_i:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : const.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : const.0 : BV:32
3 : bvudiv(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
udiv_i:1
--
live : exr0.0[0xff], exr0.1[0xffffffff],#
memlive : true
== 0 0 fb.udiv_i:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : const.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : const.0 : BV:32
3 : bvudiv(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
udiv_i:1
--
live : exr0.0[0xffffffff], exr0.1[0xffff],#
memlive : true
== 0 0 fb.udiv_i:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : const.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : const.0 : BV:32
3 : bvudiv(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
udiv_i:1
--
live : exr0.0[0xffff], exr0.1[0xffff],#
memlive : true
== 0 0 fb.udiv_i:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : const.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : const.0 : BV:32
3 : bvudiv(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
udiv_i:1
--
live : exr0.0[0xff], exr0.1[0xffff],#
memlive : true
== 0 0 fb.udiv_i:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : const.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : const.0 : BV:32
3 : bvudiv(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
udiv_i:1
--
live : exr0.0[0xffffffff], exr0.1[0xff],#
memlive : true
== 0 0 fb.udiv_i:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : const.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : const.0 : BV:32
3 : bvudiv(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
udiv_i:1
--
live : exr0.0[0xffff], exr0.1[0xff],#
memlive : true
== 0 0 fb.udiv_i:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : const.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : const.0 : BV:32
3 : bvudiv(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
udiv_i:1
--
live : exr0.0[0xff], exr0.1[0xff],#
memlive : true
== 0 0 fb.udiv_i:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : const.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : const.0 : BV:32
3 : bvudiv(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
udiv_i:1
--
live : exr0.0[0xffffffff],#
memlive : true
== 0 0 fb.udiv_i:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : const.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : const.0 : BV:32
3 : bvudiv(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
udiv_i:1
--
live : exr0.0[0xffff],#
memlive : true
== 0 0 fb.udiv_i:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : const.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : const.0 : BV:32
3 : bvudiv(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
udiv_i:1
--
live : exr0.0[0xff],#
memlive : true
== 0 0 fb.udiv_i:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : 0 : INT
3 : bvextract(1, 2, 2) : BV:1
4 : 1 : BV:1
5 : eq(3, 4) : BOOL
6 : input.src.exreg.0.2 : BV:32
7 : input.src.exreg.0.3 : BV:32
8 : ite(5, 6, 7) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
ternary_op:1
--
live : exr0.0[0xffffffff], exr0.1[0x1], exr0.2[0xffffffff], exr0.3[0xffffffff],#
memlive : true
== 0 0 fb.ternary_op:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : 0 : INT
3 : bvextract(1, 2, 2) : BV:1
4 : 1 : BV:1
5 : eq(3, 4) : BOOL
6 : input.src.exreg.0.2 : BV:32
7 : input.src.exreg.0.3 : BV:32
8 : ite(5, 6, 7) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
ternary_op:1
--
live : exr0.0[0xffff], exr0.1[0x1], exr0.2[0xffffffff], exr0.3[0xffffffff],#
memlive : true
== 0 0 fb.ternary_op:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : 0 : INT
3 : bvextract(1, 2, 2) : BV:1
4 : 1 : BV:1
5 : eq(3, 4) : BOOL
6 : input.src.exreg.0.2 : BV:32
7 : input.src.exreg.0.3 : BV:32
8 : ite(5, 6, 7) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
ternary_op:1
--
live : exr0.0[0xff], exr0.1[0x1], exr0.2[0xffffffff], exr0.3[0xffffffff],#
memlive : true
== 0 0 fb.ternary_op:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : 0 : INT
3 : bvextract(1, 2, 2) : BV:1
4 : 1 : BV:1
5 : eq(3, 4) : BOOL
6 : input.src.exreg.0.2 : BV:32
7 : input.src.exreg.0.3 : BV:32
8 : ite(5, 6, 7) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
ternary_op:1
--
live : exr0.0[0xffffffff], exr0.2[0xffffffff], exr0.3[0xffffffff],#
memlive : true
== 0 0 fb.ternary_op:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : 0 : INT
3 : bvextract(1, 2, 2) : BV:1
4 : 1 : BV:1
5 : eq(3, 4) : BOOL
6 : input.src.exreg.0.2 : BV:32
7 : input.src.exreg.0.3 : BV:32
8 : ite(5, 6, 7) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
ternary_op:1
--
live : exr0.0[0xffff], exr0.2[0xffffffff], exr0.3[0xffffffff],#
memlive : true
== 0 0 fb.ternary_op:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : 0 : INT
3 : bvextract(1, 2, 2) : BV:1
4 : 1 : BV:1
5 : eq(3, 4) : BOOL
6 : input.src.exreg.0.2 : BV:32
7 : input.src.exreg.0.3 : BV:32
8 : ite(5, 6, 7) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
ternary_op:1
--
live : exr0.0[0xff], exr0.2[0xffffffff], exr0.3[0xffffffff],#
memlive : true
== 0 0 fb.ternary_op:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : 0 : INT
3 : bvextract(1, 2, 2) : BV:1
4 : 1 : BV:1
5 : eq(3, 4) : BOOL
6 : input.src.exreg.0.2 : BV:32
7 : input.src.exreg.0.3 : BV:32
8 : ite(5, 6, 7) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
ternary_op:1
--
live : exr0.0[0xffffffff], exr0.1[0x1], exr0.2[0xffff], exr0.3[0xffffffff],#
memlive : true
== 0 0 fb.ternary_op:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : 0 : INT
3 : bvextract(1, 2, 2) : BV:1
4 : 1 : BV:1
5 : eq(3, 4) : BOOL
6 : input.src.exreg.0.2 : BV:32
7 : input.src.exreg.0.3 : BV:32
8 : ite(5, 6, 7) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
ternary_op:1
--
live : exr0.0[0xffff], exr0.1[0x1], exr0.2[0xffff], exr0.3[0xffffffff],#
memlive : true
== 0 0 fb.ternary_op:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : 0 : INT
3 : bvextract(1, 2, 2) : BV:1
4 : 1 : BV:1
5 : eq(3, 4) : BOOL
6 : input.src.exreg.0.2 : BV:32
7 : input.src.exreg.0.3 : BV:32
8 : ite(5, 6, 7) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
ternary_op:1
--
live : exr0.0[0xff], exr0.1[0x1], exr0.2[0xffff], exr0.3[0xffffffff],#
memlive : true
== 0 0 fb.ternary_op:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : 0 : INT
3 : bvextract(1, 2, 2) : BV:1
4 : 1 : BV:1
5 : eq(3, 4) : BOOL
6 : input.src.exreg.0.2 : BV:32
7 : input.src.exreg.0.3 : BV:32
8 : ite(5, 6, 7) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
ternary_op:1
--
live : exr0.0[0xffffffff], exr0.2[0xffff], exr0.3[0xffffffff],#
memlive : true
== 0 0 fb.ternary_op:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : 0 : INT
3 : bvextract(1, 2, 2) : BV:1
4 : 1 : BV:1
5 : eq(3, 4) : BOOL
6 : input.src.exreg.0.2 : BV:32
7 : input.src.exreg.0.3 : BV:32
8 : ite(5, 6, 7) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
ternary_op:1
--
live : exr0.0[0xffff], exr0.2[0xffff], exr0.3[0xffffffff],#
memlive : true
== 0 0 fb.ternary_op:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : 0 : INT
3 : bvextract(1, 2, 2) : BV:1
4 : 1 : BV:1
5 : eq(3, 4) : BOOL
6 : input.src.exreg.0.2 : BV:32
7 : input.src.exreg.0.3 : BV:32
8 : ite(5, 6, 7) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
ternary_op:1
--
live : exr0.0[0xff], exr0.2[0xffff], exr0.3[0xffffffff],#
memlive : true
== 0 0 fb.ternary_op:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : 0 : INT
3 : bvextract(1, 2, 2) : BV:1
4 : 1 : BV:1
5 : eq(3, 4) : BOOL
6 : input.src.exreg.0.2 : BV:32
7 : input.src.exreg.0.3 : BV:32
8 : ite(5, 6, 7) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
ternary_op:1
--
live : exr0.0[0xffffffff], exr0.1[0x1], exr0.2[0xff], exr0.3[0xffffffff],#
memlive : true
== 0 0 fb.ternary_op:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : 0 : INT
3 : bvextract(1, 2, 2) : BV:1
4 : 1 : BV:1
5 : eq(3, 4) : BOOL
6 : input.src.exreg.0.2 : BV:32
7 : input.src.exreg.0.3 : BV:32
8 : ite(5, 6, 7) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
ternary_op:1
--
live : exr0.0[0xffff], exr0.1[0x1], exr0.2[0xff], exr0.3[0xffffffff],#
memlive : true
== 0 0 fb.ternary_op:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : 0 : INT
3 : bvextract(1, 2, 2) : BV:1
4 : 1 : BV:1
5 : eq(3, 4) : BOOL
6 : input.src.exreg.0.2 : BV:32
7 : input.src.exreg.0.3 : BV:32
8 : ite(5, 6, 7) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
ternary_op:1
--
live : exr0.0[0xff], exr0.1[0x1], exr0.2[0xff], exr0.3[0xffffffff],#
memlive : true
== 0 0 fb.ternary_op:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : 0 : INT
3 : bvextract(1, 2, 2) : BV:1
4 : 1 : BV:1
5 : eq(3, 4) : BOOL
6 : input.src.exreg.0.2 : BV:32
7 : input.src.exreg.0.3 : BV:32
8 : ite(5, 6, 7) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
ternary_op:1
--
live : exr0.0[0xffffffff], exr0.2[0xff], exr0.3[0xffffffff],#
memlive : true
== 0 0 fb.ternary_op:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : 0 : INT
3 : bvextract(1, 2, 2) : BV:1
4 : 1 : BV:1
5 : eq(3, 4) : BOOL
6 : input.src.exreg.0.2 : BV:32
7 : input.src.exreg.0.3 : BV:32
8 : ite(5, 6, 7) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
ternary_op:1
--
live : exr0.0[0xffff], exr0.2[0xff], exr0.3[0xffffffff],#
memlive : true
== 0 0 fb.ternary_op:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : 0 : INT
3 : bvextract(1, 2, 2) : BV:1
4 : 1 : BV:1
5 : eq(3, 4) : BOOL
6 : input.src.exreg.0.2 : BV:32
7 : input.src.exreg.0.3 : BV:32
8 : ite(5, 6, 7) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
ternary_op:1
--
live : exr0.0[0xff], exr0.2[0xff], exr0.3[0xffffffff],#
memlive : true
== 0 0 fb.ternary_op:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : 0 : INT
3 : bvextract(1, 2, 2) : BV:1
4 : 1 : BV:1
5 : eq(3, 4) : BOOL
6 : input.src.exreg.0.2 : BV:32
7 : input.src.exreg.0.3 : BV:32
8 : ite(5, 6, 7) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
ternary_op:1
--
live : exr0.0[0xffffffff], exr0.1[0x1], exr0.3[0xffffffff],#
memlive : true
== 0 0 fb.ternary_op:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : 0 : INT
3 : bvextract(1, 2, 2) : BV:1
4 : 1 : BV:1
5 : eq(3, 4) : BOOL
6 : input.src.exreg.0.2 : BV:32
7 : input.src.exreg.0.3 : BV:32
8 : ite(5, 6, 7) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
ternary_op:1
--
live : exr0.0[0xffff], exr0.1[0x1], exr0.3[0xffffffff],#
memlive : true
== 0 0 fb.ternary_op:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : 0 : INT
3 : bvextract(1, 2, 2) : BV:1
4 : 1 : BV:1
5 : eq(3, 4) : BOOL
6 : input.src.exreg.0.2 : BV:32
7 : input.src.exreg.0.3 : BV:32
8 : ite(5, 6, 7) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
ternary_op:1
--
live : exr0.0[0xff], exr0.1[0x1], exr0.3[0xffffffff],#
memlive : true
== 0 0 fb.ternary_op:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : 0 : INT
3 : bvextract(1, 2, 2) : BV:1
4 : 1 : BV:1
5 : eq(3, 4) : BOOL
6 : input.src.exreg.0.2 : BV:32
7 : input.src.exreg.0.3 : BV:32
8 : ite(5, 6, 7) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
ternary_op:1
--
live : exr0.0[0xffffffff], exr0.3[0xffffffff],#
memlive : true
== 0 0 fb.ternary_op:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : 0 : INT
3 : bvextract(1, 2, 2) : BV:1
4 : 1 : BV:1
5 : eq(3, 4) : BOOL
6 : input.src.exreg.0.2 : BV:32
7 : input.src.exreg.0.3 : BV:32
8 : ite(5, 6, 7) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
ternary_op:1
--
live : exr0.0[0xffff], exr0.3[0xffffffff],#
memlive : true
== 0 0 fb.ternary_op:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : 0 : INT
3 : bvextract(1, 2, 2) : BV:1
4 : 1 : BV:1
5 : eq(3, 4) : BOOL
6 : input.src.exreg.0.2 : BV:32
7 : input.src.exreg.0.3 : BV:32
8 : ite(5, 6, 7) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
ternary_op:1
--
live : exr0.0[0xff], exr0.3[0xffffffff],#
memlive : true
== 0 0 fb.ternary_op:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : 0 : INT
3 : bvextract(1, 2, 2) : BV:1
4 : 1 : BV:1
5 : eq(3, 4) : BOOL
6 : input.src.exreg.0.2 : BV:32
7 : input.src.exreg.0.3 : BV:32
8 : ite(5, 6, 7) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
ternary_op:1
--
live : exr0.0[0xffffffff], exr0.1[0x1], exr0.2[0xffffffff], exr0.3[0xffff],#
memlive : true
== 0 0 fb.ternary_op:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : 0 : INT
3 : bvextract(1, 2, 2) : BV:1
4 : 1 : BV:1
5 : eq(3, 4) : BOOL
6 : input.src.exreg.0.2 : BV:32
7 : input.src.exreg.0.3 : BV:32
8 : ite(5, 6, 7) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
ternary_op:1
--
live : exr0.0[0xffff], exr0.1[0x1], exr0.2[0xffffffff], exr0.3[0xffff],#
memlive : true
== 0 0 fb.ternary_op:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : 0 : INT
3 : bvextract(1, 2, 2) : BV:1
4 : 1 : BV:1
5 : eq(3, 4) : BOOL
6 : input.src.exreg.0.2 : BV:32
7 : input.src.exreg.0.3 : BV:32
8 : ite(5, 6, 7) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
ternary_op:1
--
live : exr0.0[0xff], exr0.1[0x1], exr0.2[0xffffffff], exr0.3[0xffff],#
memlive : true
== 0 0 fb.ternary_op:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : 0 : INT
3 : bvextract(1, 2, 2) : BV:1
4 : 1 : BV:1
5 : eq(3, 4) : BOOL
6 : input.src.exreg.0.2 : BV:32
7 : input.src.exreg.0.3 : BV:32
8 : ite(5, 6, 7) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
ternary_op:1
--
live : exr0.0[0xffffffff], exr0.2[0xffffffff], exr0.3[0xffff],#
memlive : true
== 0 0 fb.ternary_op:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : 0 : INT
3 : bvextract(1, 2, 2) : BV:1
4 : 1 : BV:1
5 : eq(3, 4) : BOOL
6 : input.src.exreg.0.2 : BV:32
7 : input.src.exreg.0.3 : BV:32
8 : ite(5, 6, 7) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
ternary_op:1
--
live : exr0.0[0xffff], exr0.2[0xffffffff], exr0.3[0xffff],#
memlive : true
== 0 0 fb.ternary_op:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : 0 : INT
3 : bvextract(1, 2, 2) : BV:1
4 : 1 : BV:1
5 : eq(3, 4) : BOOL
6 : input.src.exreg.0.2 : BV:32
7 : input.src.exreg.0.3 : BV:32
8 : ite(5, 6, 7) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
ternary_op:1
--
live : exr0.0[0xff], exr0.2[0xffffffff], exr0.3[0xffff],#
memlive : true
== 0 0 fb.ternary_op:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : 0 : INT
3 : bvextract(1, 2, 2) : BV:1
4 : 1 : BV:1
5 : eq(3, 4) : BOOL
6 : input.src.exreg.0.2 : BV:32
7 : input.src.exreg.0.3 : BV:32
8 : ite(5, 6, 7) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
ternary_op:1
--
live : exr0.0[0xffffffff], exr0.1[0x1], exr0.2[0xffff], exr0.3[0xffff],#
memlive : true
== 0 0 fb.ternary_op:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : 0 : INT
3 : bvextract(1, 2, 2) : BV:1
4 : 1 : BV:1
5 : eq(3, 4) : BOOL
6 : input.src.exreg.0.2 : BV:32
7 : input.src.exreg.0.3 : BV:32
8 : ite(5, 6, 7) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
ternary_op:1
--
live : exr0.0[0xffff], exr0.1[0x1], exr0.2[0xffff], exr0.3[0xffff],#
memlive : true
== 0 0 fb.ternary_op:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : 0 : INT
3 : bvextract(1, 2, 2) : BV:1
4 : 1 : BV:1
5 : eq(3, 4) : BOOL
6 : input.src.exreg.0.2 : BV:32
7 : input.src.exreg.0.3 : BV:32
8 : ite(5, 6, 7) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
ternary_op:1
--
live : exr0.0[0xff], exr0.1[0x1], exr0.2[0xffff], exr0.3[0xffff],#
memlive : true
== 0 0 fb.ternary_op:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : 0 : INT
3 : bvextract(1, 2, 2) : BV:1
4 : 1 : BV:1
5 : eq(3, 4) : BOOL
6 : input.src.exreg.0.2 : BV:32
7 : input.src.exreg.0.3 : BV:32
8 : ite(5, 6, 7) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
ternary_op:1
--
live : exr0.0[0xffffffff], exr0.2[0xffff], exr0.3[0xffff],#
memlive : true
== 0 0 fb.ternary_op:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : 0 : INT
3 : bvextract(1, 2, 2) : BV:1
4 : 1 : BV:1
5 : eq(3, 4) : BOOL
6 : input.src.exreg.0.2 : BV:32
7 : input.src.exreg.0.3 : BV:32
8 : ite(5, 6, 7) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
ternary_op:1
--
live : exr0.0[0xffff], exr0.2[0xffff], exr0.3[0xffff],#
memlive : true
== 0 0 fb.ternary_op:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : 0 : INT
3 : bvextract(1, 2, 2) : BV:1
4 : 1 : BV:1
5 : eq(3, 4) : BOOL
6 : input.src.exreg.0.2 : BV:32
7 : input.src.exreg.0.3 : BV:32
8 : ite(5, 6, 7) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
ternary_op:1
--
live : exr0.0[0xff], exr0.2[0xffff], exr0.3[0xffff],#
memlive : true
== 0 0 fb.ternary_op:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : 0 : INT
3 : bvextract(1, 2, 2) : BV:1
4 : 1 : BV:1
5 : eq(3, 4) : BOOL
6 : input.src.exreg.0.2 : BV:32
7 : input.src.exreg.0.3 : BV:32
8 : ite(5, 6, 7) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
ternary_op:1
--
live : exr0.0[0xffffffff], exr0.1[0x1], exr0.2[0xff], exr0.3[0xffff],#
memlive : true
== 0 0 fb.ternary_op:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : 0 : INT
3 : bvextract(1, 2, 2) : BV:1
4 : 1 : BV:1
5 : eq(3, 4) : BOOL
6 : input.src.exreg.0.2 : BV:32
7 : input.src.exreg.0.3 : BV:32
8 : ite(5, 6, 7) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
ternary_op:1
--
live : exr0.0[0xffff], exr0.1[0x1], exr0.2[0xff], exr0.3[0xffff],#
memlive : true
== 0 0 fb.ternary_op:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : 0 : INT
3 : bvextract(1, 2, 2) : BV:1
4 : 1 : BV:1
5 : eq(3, 4) : BOOL
6 : input.src.exreg.0.2 : BV:32
7 : input.src.exreg.0.3 : BV:32
8 : ite(5, 6, 7) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
ternary_op:1
--
live : exr0.0[0xff], exr0.1[0x1], exr0.2[0xff], exr0.3[0xffff],#
memlive : true
== 0 0 fb.ternary_op:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : 0 : INT
3 : bvextract(1, 2, 2) : BV:1
4 : 1 : BV:1
5 : eq(3, 4) : BOOL
6 : input.src.exreg.0.2 : BV:32
7 : input.src.exreg.0.3 : BV:32
8 : ite(5, 6, 7) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
ternary_op:1
--
live : exr0.0[0xffffffff], exr0.2[0xff], exr0.3[0xffff],#
memlive : true
== 0 0 fb.ternary_op:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : 0 : INT
3 : bvextract(1, 2, 2) : BV:1
4 : 1 : BV:1
5 : eq(3, 4) : BOOL
6 : input.src.exreg.0.2 : BV:32
7 : input.src.exreg.0.3 : BV:32
8 : ite(5, 6, 7) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
ternary_op:1
--
live : exr0.0[0xffff], exr0.2[0xff], exr0.3[0xffff],#
memlive : true
== 0 0 fb.ternary_op:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : 0 : INT
3 : bvextract(1, 2, 2) : BV:1
4 : 1 : BV:1
5 : eq(3, 4) : BOOL
6 : input.src.exreg.0.2 : BV:32
7 : input.src.exreg.0.3 : BV:32
8 : ite(5, 6, 7) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
ternary_op:1
--
live : exr0.0[0xff], exr0.2[0xff], exr0.3[0xffff],#
memlive : true
== 0 0 fb.ternary_op:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : 0 : INT
3 : bvextract(1, 2, 2) : BV:1
4 : 1 : BV:1
5 : eq(3, 4) : BOOL
6 : input.src.exreg.0.2 : BV:32
7 : input.src.exreg.0.3 : BV:32
8 : ite(5, 6, 7) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
ternary_op:1
--
live : exr0.0[0xffffffff], exr0.1[0x1], exr0.3[0xffff],#
memlive : true
== 0 0 fb.ternary_op:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : 0 : INT
3 : bvextract(1, 2, 2) : BV:1
4 : 1 : BV:1
5 : eq(3, 4) : BOOL
6 : input.src.exreg.0.2 : BV:32
7 : input.src.exreg.0.3 : BV:32
8 : ite(5, 6, 7) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
ternary_op:1
--
live : exr0.0[0xffff], exr0.1[0x1], exr0.3[0xffff],#
memlive : true
== 0 0 fb.ternary_op:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : 0 : INT
3 : bvextract(1, 2, 2) : BV:1
4 : 1 : BV:1
5 : eq(3, 4) : BOOL
6 : input.src.exreg.0.2 : BV:32
7 : input.src.exreg.0.3 : BV:32
8 : ite(5, 6, 7) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
ternary_op:1
--
live : exr0.0[0xff], exr0.1[0x1], exr0.3[0xffff],#
memlive : true
== 0 0 fb.ternary_op:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : 0 : INT
3 : bvextract(1, 2, 2) : BV:1
4 : 1 : BV:1
5 : eq(3, 4) : BOOL
6 : input.src.exreg.0.2 : BV:32
7 : input.src.exreg.0.3 : BV:32
8 : ite(5, 6, 7) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
ternary_op:1
--
live : exr0.0[0xffffffff], exr0.3[0xffff],#
memlive : true
== 0 0 fb.ternary_op:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : 0 : INT
3 : bvextract(1, 2, 2) : BV:1
4 : 1 : BV:1
5 : eq(3, 4) : BOOL
6 : input.src.exreg.0.2 : BV:32
7 : input.src.exreg.0.3 : BV:32
8 : ite(5, 6, 7) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
ternary_op:1
--
live : exr0.0[0xffff], exr0.3[0xffff],#
memlive : true
== 0 0 fb.ternary_op:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : 0 : INT
3 : bvextract(1, 2, 2) : BV:1
4 : 1 : BV:1
5 : eq(3, 4) : BOOL
6 : input.src.exreg.0.2 : BV:32
7 : input.src.exreg.0.3 : BV:32
8 : ite(5, 6, 7) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
ternary_op:1
--
live : exr0.0[0xff], exr0.3[0xffff],#
memlive : true
== 0 0 fb.ternary_op:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : 0 : INT
3 : bvextract(1, 2, 2) : BV:1
4 : 1 : BV:1
5 : eq(3, 4) : BOOL
6 : input.src.exreg.0.2 : BV:32
7 : input.src.exreg.0.3 : BV:32
8 : ite(5, 6, 7) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
ternary_op:1
--
live : exr0.0[0xffffffff], exr0.1[0x1], exr0.2[0xffffffff], exr0.3[0xff],#
memlive : true
== 0 0 fb.ternary_op:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : 0 : INT
3 : bvextract(1, 2, 2) : BV:1
4 : 1 : BV:1
5 : eq(3, 4) : BOOL
6 : input.src.exreg.0.2 : BV:32
7 : input.src.exreg.0.3 : BV:32
8 : ite(5, 6, 7) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
ternary_op:1
--
live : exr0.0[0xffff], exr0.1[0x1], exr0.2[0xffffffff], exr0.3[0xff],#
memlive : true
== 0 0 fb.ternary_op:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : 0 : INT
3 : bvextract(1, 2, 2) : BV:1
4 : 1 : BV:1
5 : eq(3, 4) : BOOL
6 : input.src.exreg.0.2 : BV:32
7 : input.src.exreg.0.3 : BV:32
8 : ite(5, 6, 7) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
ternary_op:1
--
live : exr0.0[0xff], exr0.1[0x1], exr0.2[0xffffffff], exr0.3[0xff],#
memlive : true
== 0 0 fb.ternary_op:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : 0 : INT
3 : bvextract(1, 2, 2) : BV:1
4 : 1 : BV:1
5 : eq(3, 4) : BOOL
6 : input.src.exreg.0.2 : BV:32
7 : input.src.exreg.0.3 : BV:32
8 : ite(5, 6, 7) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
ternary_op:1
--
live : exr0.0[0xffffffff], exr0.2[0xffffffff], exr0.3[0xff],#
memlive : true
== 0 0 fb.ternary_op:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : 0 : INT
3 : bvextract(1, 2, 2) : BV:1
4 : 1 : BV:1
5 : eq(3, 4) : BOOL
6 : input.src.exreg.0.2 : BV:32
7 : input.src.exreg.0.3 : BV:32
8 : ite(5, 6, 7) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
ternary_op:1
--
live : exr0.0[0xffff], exr0.2[0xffffffff], exr0.3[0xff],#
memlive : true
== 0 0 fb.ternary_op:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : 0 : INT
3 : bvextract(1, 2, 2) : BV:1
4 : 1 : BV:1
5 : eq(3, 4) : BOOL
6 : input.src.exreg.0.2 : BV:32
7 : input.src.exreg.0.3 : BV:32
8 : ite(5, 6, 7) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
ternary_op:1
--
live : exr0.0[0xff], exr0.2[0xffffffff], exr0.3[0xff],#
memlive : true
== 0 0 fb.ternary_op:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : 0 : INT
3 : bvextract(1, 2, 2) : BV:1
4 : 1 : BV:1
5 : eq(3, 4) : BOOL
6 : input.src.exreg.0.2 : BV:32
7 : input.src.exreg.0.3 : BV:32
8 : ite(5, 6, 7) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
ternary_op:1
--
live : exr0.0[0xffffffff], exr0.1[0x1], exr0.2[0xffff], exr0.3[0xff],#
memlive : true
== 0 0 fb.ternary_op:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : 0 : INT
3 : bvextract(1, 2, 2) : BV:1
4 : 1 : BV:1
5 : eq(3, 4) : BOOL
6 : input.src.exreg.0.2 : BV:32
7 : input.src.exreg.0.3 : BV:32
8 : ite(5, 6, 7) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
ternary_op:1
--
live : exr0.0[0xffff], exr0.1[0x1], exr0.2[0xffff], exr0.3[0xff],#
memlive : true
== 0 0 fb.ternary_op:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : 0 : INT
3 : bvextract(1, 2, 2) : BV:1
4 : 1 : BV:1
5 : eq(3, 4) : BOOL
6 : input.src.exreg.0.2 : BV:32
7 : input.src.exreg.0.3 : BV:32
8 : ite(5, 6, 7) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
ternary_op:1
--
live : exr0.0[0xff], exr0.1[0x1], exr0.2[0xffff], exr0.3[0xff],#
memlive : true
== 0 0 fb.ternary_op:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : 0 : INT
3 : bvextract(1, 2, 2) : BV:1
4 : 1 : BV:1
5 : eq(3, 4) : BOOL
6 : input.src.exreg.0.2 : BV:32
7 : input.src.exreg.0.3 : BV:32
8 : ite(5, 6, 7) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
ternary_op:1
--
live : exr0.0[0xffffffff], exr0.2[0xffff], exr0.3[0xff],#
memlive : true
== 0 0 fb.ternary_op:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : 0 : INT
3 : bvextract(1, 2, 2) : BV:1
4 : 1 : BV:1
5 : eq(3, 4) : BOOL
6 : input.src.exreg.0.2 : BV:32
7 : input.src.exreg.0.3 : BV:32
8 : ite(5, 6, 7) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
ternary_op:1
--
live : exr0.0[0xffff], exr0.2[0xffff], exr0.3[0xff],#
memlive : true
== 0 0 fb.ternary_op:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : 0 : INT
3 : bvextract(1, 2, 2) : BV:1
4 : 1 : BV:1
5 : eq(3, 4) : BOOL
6 : input.src.exreg.0.2 : BV:32
7 : input.src.exreg.0.3 : BV:32
8 : ite(5, 6, 7) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
ternary_op:1
--
live : exr0.0[0xff], exr0.2[0xffff], exr0.3[0xff],#
memlive : true
== 0 0 fb.ternary_op:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : 0 : INT
3 : bvextract(1, 2, 2) : BV:1
4 : 1 : BV:1
5 : eq(3, 4) : BOOL
6 : input.src.exreg.0.2 : BV:32
7 : input.src.exreg.0.3 : BV:32
8 : ite(5, 6, 7) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
ternary_op:1
--
live : exr0.0[0xffffffff], exr0.1[0x1], exr0.2[0xff], exr0.3[0xff],#
memlive : true
== 0 0 fb.ternary_op:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : 0 : INT
3 : bvextract(1, 2, 2) : BV:1
4 : 1 : BV:1
5 : eq(3, 4) : BOOL
6 : input.src.exreg.0.2 : BV:32
7 : input.src.exreg.0.3 : BV:32
8 : ite(5, 6, 7) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
ternary_op:1
--
live : exr0.0[0xffff], exr0.1[0x1], exr0.2[0xff], exr0.3[0xff],#
memlive : true
== 0 0 fb.ternary_op:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : 0 : INT
3 : bvextract(1, 2, 2) : BV:1
4 : 1 : BV:1
5 : eq(3, 4) : BOOL
6 : input.src.exreg.0.2 : BV:32
7 : input.src.exreg.0.3 : BV:32
8 : ite(5, 6, 7) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
ternary_op:1
--
live : exr0.0[0xff], exr0.1[0x1], exr0.2[0xff], exr0.3[0xff],#
memlive : true
== 0 0 fb.ternary_op:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : 0 : INT
3 : bvextract(1, 2, 2) : BV:1
4 : 1 : BV:1
5 : eq(3, 4) : BOOL
6 : input.src.exreg.0.2 : BV:32
7 : input.src.exreg.0.3 : BV:32
8 : ite(5, 6, 7) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
ternary_op:1
--
live : exr0.0[0xffffffff], exr0.2[0xff], exr0.3[0xff],#
memlive : true
== 0 0 fb.ternary_op:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : 0 : INT
3 : bvextract(1, 2, 2) : BV:1
4 : 1 : BV:1
5 : eq(3, 4) : BOOL
6 : input.src.exreg.0.2 : BV:32
7 : input.src.exreg.0.3 : BV:32
8 : ite(5, 6, 7) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
ternary_op:1
--
live : exr0.0[0xffff], exr0.2[0xff], exr0.3[0xff],#
memlive : true
== 0 0 fb.ternary_op:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : 0 : INT
3 : bvextract(1, 2, 2) : BV:1
4 : 1 : BV:1
5 : eq(3, 4) : BOOL
6 : input.src.exreg.0.2 : BV:32
7 : input.src.exreg.0.3 : BV:32
8 : ite(5, 6, 7) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
ternary_op:1
--
live : exr0.0[0xff], exr0.2[0xff], exr0.3[0xff],#
memlive : true
== 0 0 fb.ternary_op:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : 0 : INT
3 : bvextract(1, 2, 2) : BV:1
4 : 1 : BV:1
5 : eq(3, 4) : BOOL
6 : input.src.exreg.0.2 : BV:32
7 : input.src.exreg.0.3 : BV:32
8 : ite(5, 6, 7) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
ternary_op:1
--
live : exr0.0[0xffffffff], exr0.1[0x1], exr0.3[0xff],#
memlive : true
== 0 0 fb.ternary_op:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : 0 : INT
3 : bvextract(1, 2, 2) : BV:1
4 : 1 : BV:1
5 : eq(3, 4) : BOOL
6 : input.src.exreg.0.2 : BV:32
7 : input.src.exreg.0.3 : BV:32
8 : ite(5, 6, 7) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
ternary_op:1
--
live : exr0.0[0xffff], exr0.1[0x1], exr0.3[0xff],#
memlive : true
== 0 0 fb.ternary_op:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : 0 : INT
3 : bvextract(1, 2, 2) : BV:1
4 : 1 : BV:1
5 : eq(3, 4) : BOOL
6 : input.src.exreg.0.2 : BV:32
7 : input.src.exreg.0.3 : BV:32
8 : ite(5, 6, 7) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
ternary_op:1
--
live : exr0.0[0xff], exr0.1[0x1], exr0.3[0xff],#
memlive : true
== 0 0 fb.ternary_op:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : 0 : INT
3 : bvextract(1, 2, 2) : BV:1
4 : 1 : BV:1
5 : eq(3, 4) : BOOL
6 : input.src.exreg.0.2 : BV:32
7 : input.src.exreg.0.3 : BV:32
8 : ite(5, 6, 7) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
ternary_op:1
--
live : exr0.0[0xffffffff], exr0.3[0xff],#
memlive : true
== 0 0 fb.ternary_op:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : 0 : INT
3 : bvextract(1, 2, 2) : BV:1
4 : 1 : BV:1
5 : eq(3, 4) : BOOL
6 : input.src.exreg.0.2 : BV:32
7 : input.src.exreg.0.3 : BV:32
8 : ite(5, 6, 7) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
ternary_op:1
--
live : exr0.0[0xffff], exr0.3[0xff],#
memlive : true
== 0 0 fb.ternary_op:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : 0 : INT
3 : bvextract(1, 2, 2) : BV:1
4 : 1 : BV:1
5 : eq(3, 4) : BOOL
6 : input.src.exreg.0.2 : BV:32
7 : input.src.exreg.0.3 : BV:32
8 : ite(5, 6, 7) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
ternary_op:1
--
live : exr0.0[0xff], exr0.3[0xff],#
memlive : true
== 0 0 fb.ternary_op:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : 0 : INT
3 : bvextract(1, 2, 2) : BV:1
4 : 1 : BV:1
5 : eq(3, 4) : BOOL
6 : input.src.exreg.0.2 : BV:32
7 : input.src.exreg.0.3 : BV:32
8 : ite(5, 6, 7) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
ternary_op:1
--
live : exr0.0[0xffffffff], exr0.1[0x1], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.ternary_op:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : 0 : INT
3 : bvextract(1, 2, 2) : BV:1
4 : 1 : BV:1
5 : eq(3, 4) : BOOL
6 : input.src.exreg.0.2 : BV:32
7 : input.src.exreg.0.3 : BV:32
8 : ite(5, 6, 7) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
ternary_op:1
--
live : exr0.0[0xffff], exr0.1[0x1], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.ternary_op:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : 0 : INT
3 : bvextract(1, 2, 2) : BV:1
4 : 1 : BV:1
5 : eq(3, 4) : BOOL
6 : input.src.exreg.0.2 : BV:32
7 : input.src.exreg.0.3 : BV:32
8 : ite(5, 6, 7) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
ternary_op:1
--
live : exr0.0[0xff], exr0.1[0x1], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.ternary_op:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : 0 : INT
3 : bvextract(1, 2, 2) : BV:1
4 : 1 : BV:1
5 : eq(3, 4) : BOOL
6 : input.src.exreg.0.2 : BV:32
7 : input.src.exreg.0.3 : BV:32
8 : ite(5, 6, 7) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
ternary_op:1
--
live : exr0.0[0xffffffff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.ternary_op:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : 0 : INT
3 : bvextract(1, 2, 2) : BV:1
4 : 1 : BV:1
5 : eq(3, 4) : BOOL
6 : input.src.exreg.0.2 : BV:32
7 : input.src.exreg.0.3 : BV:32
8 : ite(5, 6, 7) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
ternary_op:1
--
live : exr0.0[0xffff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.ternary_op:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : 0 : INT
3 : bvextract(1, 2, 2) : BV:1
4 : 1 : BV:1
5 : eq(3, 4) : BOOL
6 : input.src.exreg.0.2 : BV:32
7 : input.src.exreg.0.3 : BV:32
8 : ite(5, 6, 7) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
ternary_op:1
--
live : exr0.0[0xff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.ternary_op:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : 0 : INT
3 : bvextract(1, 2, 2) : BV:1
4 : 1 : BV:1
5 : eq(3, 4) : BOOL
6 : input.src.exreg.0.2 : BV:32
7 : input.src.exreg.0.3 : BV:32
8 : ite(5, 6, 7) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
ternary_op:1
--
live : exr0.0[0xffffffff], exr0.1[0x1], exr0.2[0xffff],#
memlive : true
== 0 0 fb.ternary_op:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : 0 : INT
3 : bvextract(1, 2, 2) : BV:1
4 : 1 : BV:1
5 : eq(3, 4) : BOOL
6 : input.src.exreg.0.2 : BV:32
7 : input.src.exreg.0.3 : BV:32
8 : ite(5, 6, 7) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
ternary_op:1
--
live : exr0.0[0xffff], exr0.1[0x1], exr0.2[0xffff],#
memlive : true
== 0 0 fb.ternary_op:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : 0 : INT
3 : bvextract(1, 2, 2) : BV:1
4 : 1 : BV:1
5 : eq(3, 4) : BOOL
6 : input.src.exreg.0.2 : BV:32
7 : input.src.exreg.0.3 : BV:32
8 : ite(5, 6, 7) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
ternary_op:1
--
live : exr0.0[0xff], exr0.1[0x1], exr0.2[0xffff],#
memlive : true
== 0 0 fb.ternary_op:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : 0 : INT
3 : bvextract(1, 2, 2) : BV:1
4 : 1 : BV:1
5 : eq(3, 4) : BOOL
6 : input.src.exreg.0.2 : BV:32
7 : input.src.exreg.0.3 : BV:32
8 : ite(5, 6, 7) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
ternary_op:1
--
live : exr0.0[0xffffffff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.ternary_op:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : 0 : INT
3 : bvextract(1, 2, 2) : BV:1
4 : 1 : BV:1
5 : eq(3, 4) : BOOL
6 : input.src.exreg.0.2 : BV:32
7 : input.src.exreg.0.3 : BV:32
8 : ite(5, 6, 7) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
ternary_op:1
--
live : exr0.0[0xffff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.ternary_op:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : 0 : INT
3 : bvextract(1, 2, 2) : BV:1
4 : 1 : BV:1
5 : eq(3, 4) : BOOL
6 : input.src.exreg.0.2 : BV:32
7 : input.src.exreg.0.3 : BV:32
8 : ite(5, 6, 7) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
ternary_op:1
--
live : exr0.0[0xff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.ternary_op:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : 0 : INT
3 : bvextract(1, 2, 2) : BV:1
4 : 1 : BV:1
5 : eq(3, 4) : BOOL
6 : input.src.exreg.0.2 : BV:32
7 : input.src.exreg.0.3 : BV:32
8 : ite(5, 6, 7) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
ternary_op:1
--
live : exr0.0[0xffffffff], exr0.1[0x1], exr0.2[0xff],#
memlive : true
== 0 0 fb.ternary_op:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : 0 : INT
3 : bvextract(1, 2, 2) : BV:1
4 : 1 : BV:1
5 : eq(3, 4) : BOOL
6 : input.src.exreg.0.2 : BV:32
7 : input.src.exreg.0.3 : BV:32
8 : ite(5, 6, 7) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
ternary_op:1
--
live : exr0.0[0xffff], exr0.1[0x1], exr0.2[0xff],#
memlive : true
== 0 0 fb.ternary_op:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : 0 : INT
3 : bvextract(1, 2, 2) : BV:1
4 : 1 : BV:1
5 : eq(3, 4) : BOOL
6 : input.src.exreg.0.2 : BV:32
7 : input.src.exreg.0.3 : BV:32
8 : ite(5, 6, 7) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
ternary_op:1
--
live : exr0.0[0xff], exr0.1[0x1], exr0.2[0xff],#
memlive : true
== 0 0 fb.ternary_op:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : 0 : INT
3 : bvextract(1, 2, 2) : BV:1
4 : 1 : BV:1
5 : eq(3, 4) : BOOL
6 : input.src.exreg.0.2 : BV:32
7 : input.src.exreg.0.3 : BV:32
8 : ite(5, 6, 7) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
ternary_op:1
--
live : exr0.0[0xffffffff], exr0.2[0xff],#
memlive : true
== 0 0 fb.ternary_op:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : 0 : INT
3 : bvextract(1, 2, 2) : BV:1
4 : 1 : BV:1
5 : eq(3, 4) : BOOL
6 : input.src.exreg.0.2 : BV:32
7 : input.src.exreg.0.3 : BV:32
8 : ite(5, 6, 7) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
ternary_op:1
--
live : exr0.0[0xffff], exr0.2[0xff],#
memlive : true
== 0 0 fb.ternary_op:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : 0 : INT
3 : bvextract(1, 2, 2) : BV:1
4 : 1 : BV:1
5 : eq(3, 4) : BOOL
6 : input.src.exreg.0.2 : BV:32
7 : input.src.exreg.0.3 : BV:32
8 : ite(5, 6, 7) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
ternary_op:1
--
live : exr0.0[0xff], exr0.2[0xff],#
memlive : true
== 0 0 fb.ternary_op:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : 0 : INT
3 : bvextract(1, 2, 2) : BV:1
4 : 1 : BV:1
5 : eq(3, 4) : BOOL
6 : input.src.exreg.0.2 : BV:32
7 : input.src.exreg.0.3 : BV:32
8 : ite(5, 6, 7) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
ternary_op:1
--
live : exr0.0[0xffffffff], exr0.1[0x1],#
memlive : true
== 0 0 fb.ternary_op:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : 0 : INT
3 : bvextract(1, 2, 2) : BV:1
4 : 1 : BV:1
5 : eq(3, 4) : BOOL
6 : input.src.exreg.0.2 : BV:32
7 : input.src.exreg.0.3 : BV:32
8 : ite(5, 6, 7) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
ternary_op:1
--
live : exr0.0[0xffff], exr0.1[0x1],#
memlive : true
== 0 0 fb.ternary_op:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : 0 : INT
3 : bvextract(1, 2, 2) : BV:1
4 : 1 : BV:1
5 : eq(3, 4) : BOOL
6 : input.src.exreg.0.2 : BV:32
7 : input.src.exreg.0.3 : BV:32
8 : ite(5, 6, 7) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
ternary_op:1
--
live : exr0.0[0xff], exr0.1[0x1],#
memlive : true
== 0 0 fb.ternary_op:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : 0 : INT
3 : bvextract(1, 2, 2) : BV:1
4 : 1 : BV:1
5 : eq(3, 4) : BOOL
6 : input.src.exreg.0.2 : BV:32
7 : input.src.exreg.0.3 : BV:32
8 : ite(5, 6, 7) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
ternary_op:1
--
live : exr0.0[0xffffffff],#
memlive : true
== 0 0 fb.ternary_op:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : 0 : INT
3 : bvextract(1, 2, 2) : BV:1
4 : 1 : BV:1
5 : eq(3, 4) : BOOL
6 : input.src.exreg.0.2 : BV:32
7 : input.src.exreg.0.3 : BV:32
8 : ite(5, 6, 7) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
ternary_op:1
--
live : exr0.0[0xffff],#
memlive : true
== 0 0 fb.ternary_op:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : 0 : INT
3 : bvextract(1, 2, 2) : BV:1
4 : 1 : BV:1
5 : eq(3, 4) : BOOL
6 : input.src.exreg.0.2 : BV:32
7 : input.src.exreg.0.3 : BV:32
8 : ite(5, 6, 7) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
ternary_op:1
--
live : exr0.0[0xff],#
memlive : true
== 0 0 fb.ternary_op:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvsub(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
sub_i32:1
--
live : exr0.0[0xffffffff], exr0.1[0xffffffff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.sub_i32:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvsub(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
sub_i32:1
--
live : exr0.0[0xffff], exr0.1[0xffffffff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.sub_i32:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvsub(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
sub_i32:1
--
live : exr0.0[0xff], exr0.1[0xffffffff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.sub_i32:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvsub(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
sub_i32:1
--
live : exr0.0[0xffffffff], exr0.1[0xffff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.sub_i32:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvsub(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
sub_i32:1
--
live : exr0.0[0xffff], exr0.1[0xffff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.sub_i32:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvsub(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
sub_i32:1
--
live : exr0.0[0xff], exr0.1[0xffff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.sub_i32:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvsub(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
sub_i32:1
--
live : exr0.0[0xffffffff], exr0.1[0xff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.sub_i32:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvsub(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
sub_i32:1
--
live : exr0.0[0xffff], exr0.1[0xff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.sub_i32:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvsub(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
sub_i32:1
--
live : exr0.0[0xff], exr0.1[0xff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.sub_i32:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvsub(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
sub_i32:1
--
live : exr0.0[0xffffffff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.sub_i32:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvsub(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
sub_i32:1
--
live : exr0.0[0xffff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.sub_i32:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvsub(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
sub_i32:1
--
live : exr0.0[0xff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.sub_i32:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvsub(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
sub_i32:1
--
live : exr0.0[0xffffffff], exr0.1[0xffffffff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.sub_i32:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvsub(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
sub_i32:1
--
live : exr0.0[0xffff], exr0.1[0xffffffff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.sub_i32:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvsub(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
sub_i32:1
--
live : exr0.0[0xff], exr0.1[0xffffffff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.sub_i32:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvsub(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
sub_i32:1
--
live : exr0.0[0xffffffff], exr0.1[0xffff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.sub_i32:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvsub(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
sub_i32:1
--
live : exr0.0[0xffff], exr0.1[0xffff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.sub_i32:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvsub(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
sub_i32:1
--
live : exr0.0[0xff], exr0.1[0xffff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.sub_i32:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvsub(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
sub_i32:1
--
live : exr0.0[0xffffffff], exr0.1[0xff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.sub_i32:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvsub(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
sub_i32:1
--
live : exr0.0[0xffff], exr0.1[0xff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.sub_i32:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvsub(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
sub_i32:1
--
live : exr0.0[0xff], exr0.1[0xff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.sub_i32:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvsub(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
sub_i32:1
--
live : exr0.0[0xffffffff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.sub_i32:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvsub(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
sub_i32:1
--
live : exr0.0[0xffff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.sub_i32:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvsub(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
sub_i32:1
--
live : exr0.0[0xff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.sub_i32:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvsub(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
sub_i32:1
--
live : exr0.0[0xffffffff], exr0.1[0xffffffff], exr0.2[0xff],#
memlive : true
== 0 0 fb.sub_i32:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvsub(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
sub_i32:1
--
live : exr0.0[0xffff], exr0.1[0xffffffff], exr0.2[0xff],#
memlive : true
== 0 0 fb.sub_i32:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvsub(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
sub_i32:1
--
live : exr0.0[0xff], exr0.1[0xffffffff], exr0.2[0xff],#
memlive : true
== 0 0 fb.sub_i32:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvsub(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
sub_i32:1
--
live : exr0.0[0xffffffff], exr0.1[0xffff], exr0.2[0xff],#
memlive : true
== 0 0 fb.sub_i32:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvsub(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
sub_i32:1
--
live : exr0.0[0xffff], exr0.1[0xffff], exr0.2[0xff],#
memlive : true
== 0 0 fb.sub_i32:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvsub(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
sub_i32:1
--
live : exr0.0[0xff], exr0.1[0xffff], exr0.2[0xff],#
memlive : true
== 0 0 fb.sub_i32:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvsub(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
sub_i32:1
--
live : exr0.0[0xffffffff], exr0.1[0xff], exr0.2[0xff],#
memlive : true
== 0 0 fb.sub_i32:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvsub(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
sub_i32:1
--
live : exr0.0[0xffff], exr0.1[0xff], exr0.2[0xff],#
memlive : true
== 0 0 fb.sub_i32:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvsub(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
sub_i32:1
--
live : exr0.0[0xff], exr0.1[0xff], exr0.2[0xff],#
memlive : true
== 0 0 fb.sub_i32:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvsub(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
sub_i32:1
--
live : exr0.0[0xffffffff], exr0.2[0xff],#
memlive : true
== 0 0 fb.sub_i32:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvsub(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
sub_i32:1
--
live : exr0.0[0xffff], exr0.2[0xff],#
memlive : true
== 0 0 fb.sub_i32:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvsub(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
sub_i32:1
--
live : exr0.0[0xff], exr0.2[0xff],#
memlive : true
== 0 0 fb.sub_i32:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvsub(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
sub_i32:1
--
live : exr0.0[0xffffffff], exr0.1[0xffffffff],#
memlive : true
== 0 0 fb.sub_i32:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvsub(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
sub_i32:1
--
live : exr0.0[0xffff], exr0.1[0xffffffff],#
memlive : true
== 0 0 fb.sub_i32:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvsub(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
sub_i32:1
--
live : exr0.0[0xff], exr0.1[0xffffffff],#
memlive : true
== 0 0 fb.sub_i32:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvsub(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
sub_i32:1
--
live : exr0.0[0xffffffff], exr0.1[0xffff],#
memlive : true
== 0 0 fb.sub_i32:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvsub(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
sub_i32:1
--
live : exr0.0[0xffff], exr0.1[0xffff],#
memlive : true
== 0 0 fb.sub_i32:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvsub(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
sub_i32:1
--
live : exr0.0[0xff], exr0.1[0xffff],#
memlive : true
== 0 0 fb.sub_i32:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvsub(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
sub_i32:1
--
live : exr0.0[0xffffffff], exr0.1[0xff],#
memlive : true
== 0 0 fb.sub_i32:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvsub(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
sub_i32:1
--
live : exr0.0[0xffff], exr0.1[0xff],#
memlive : true
== 0 0 fb.sub_i32:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvsub(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
sub_i32:1
--
live : exr0.0[0xff], exr0.1[0xff],#
memlive : true
== 0 0 fb.sub_i32:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvsub(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
sub_i32:1
--
live : exr0.0[0xffffffff],#
memlive : true
== 0 0 fb.sub_i32:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvsub(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
sub_i32:1
--
live : exr0.0[0xffff],#
memlive : true
== 0 0 fb.sub_i32:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvsub(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
sub_i32:1
--
live : exr0.0[0xff],#
memlive : true
== 0 0 fb.sub_i32:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.llvm-mem
1 : input.src.llvm-mem : ARRAY[BV:32 -> BV:8]
2 : mlvar.llvm.0 : MEMLABEL
3 : input.src.exreg.0.0 : BV:32
4 : input.src.exreg.0.1 : BV:32
5 : 4 : INT
6 : 0 : BOOL
7 : store(1, 2, 3, 4, 5, 6) : ARRAY[BV:32 -> BV:8]
=pcrel_val
0
=pcrel_tag
tag_var
=comment
store4:1
--
live : exr0.0[0xffffffff], exr0.1[0xffffffff],#
memlive : true
== 0 0 fb.store4:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.llvm-mem
1 : input.src.llvm-mem : ARRAY[BV:32 -> BV:8]
2 : mlvar.llvm.0 : MEMLABEL
3 : input.src.exreg.0.0 : BV:32
4 : input.src.exreg.0.1 : BV:32
5 : 4 : INT
6 : 0 : BOOL
7 : store(1, 2, 3, 4, 5, 6) : ARRAY[BV:32 -> BV:8]
=pcrel_val
0
=pcrel_tag
tag_var
=comment
store4:1
--
live : exr0.0[0xffff], exr0.1[0xffffffff],#
memlive : true
== 0 0 fb.store4:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.llvm-mem
1 : input.src.llvm-mem : ARRAY[BV:32 -> BV:8]
2 : mlvar.llvm.0 : MEMLABEL
3 : input.src.exreg.0.0 : BV:32
4 : input.src.exreg.0.1 : BV:32
5 : 4 : INT
6 : 0 : BOOL
7 : store(1, 2, 3, 4, 5, 6) : ARRAY[BV:32 -> BV:8]
=pcrel_val
0
=pcrel_tag
tag_var
=comment
store4:1
--
live : exr0.0[0xff], exr0.1[0xffffffff],#
memlive : true
== 0 0 fb.store4:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.llvm-mem
1 : input.src.llvm-mem : ARRAY[BV:32 -> BV:8]
2 : mlvar.llvm.0 : MEMLABEL
3 : input.src.exreg.0.0 : BV:32
4 : input.src.exreg.0.1 : BV:32
5 : 4 : INT
6 : 0 : BOOL
7 : store(1, 2, 3, 4, 5, 6) : ARRAY[BV:32 -> BV:8]
=pcrel_val
0
=pcrel_tag
tag_var
=comment
store4:1
--
live : exr0.1[0xffffffff],#
memlive : true
== 0 0 fb.store4:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.llvm-mem
1 : input.src.llvm-mem : ARRAY[BV:32 -> BV:8]
2 : mlvar.llvm.0 : MEMLABEL
3 : input.src.exreg.0.0 : BV:32
4 : input.src.exreg.0.1 : BV:32
5 : 4 : INT
6 : 0 : BOOL
7 : store(1, 2, 3, 4, 5, 6) : ARRAY[BV:32 -> BV:8]
=pcrel_val
0
=pcrel_tag
tag_var
=comment
store4:1
--
live : exr0.0[0xffffffff], exr0.1[0xffff],#
memlive : true
== 0 0 fb.store4:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.llvm-mem
1 : input.src.llvm-mem : ARRAY[BV:32 -> BV:8]
2 : mlvar.llvm.0 : MEMLABEL
3 : input.src.exreg.0.0 : BV:32
4 : input.src.exreg.0.1 : BV:32
5 : 4 : INT
6 : 0 : BOOL
7 : store(1, 2, 3, 4, 5, 6) : ARRAY[BV:32 -> BV:8]
=pcrel_val
0
=pcrel_tag
tag_var
=comment
store4:1
--
live : exr0.0[0xffff], exr0.1[0xffff],#
memlive : true
== 0 0 fb.store4:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.llvm-mem
1 : input.src.llvm-mem : ARRAY[BV:32 -> BV:8]
2 : mlvar.llvm.0 : MEMLABEL
3 : input.src.exreg.0.0 : BV:32
4 : input.src.exreg.0.1 : BV:32
5 : 4 : INT
6 : 0 : BOOL
7 : store(1, 2, 3, 4, 5, 6) : ARRAY[BV:32 -> BV:8]
=pcrel_val
0
=pcrel_tag
tag_var
=comment
store4:1
--
live : exr0.0[0xff], exr0.1[0xffff],#
memlive : true
== 0 0 fb.store4:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.llvm-mem
1 : input.src.llvm-mem : ARRAY[BV:32 -> BV:8]
2 : mlvar.llvm.0 : MEMLABEL
3 : input.src.exreg.0.0 : BV:32
4 : input.src.exreg.0.1 : BV:32
5 : 4 : INT
6 : 0 : BOOL
7 : store(1, 2, 3, 4, 5, 6) : ARRAY[BV:32 -> BV:8]
=pcrel_val
0
=pcrel_tag
tag_var
=comment
store4:1
--
live : exr0.1[0xffff],#
memlive : true
== 0 0 fb.store4:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.llvm-mem
1 : input.src.llvm-mem : ARRAY[BV:32 -> BV:8]
2 : mlvar.llvm.0 : MEMLABEL
3 : input.src.exreg.0.0 : BV:32
4 : input.src.exreg.0.1 : BV:32
5 : 4 : INT
6 : 0 : BOOL
7 : store(1, 2, 3, 4, 5, 6) : ARRAY[BV:32 -> BV:8]
=pcrel_val
0
=pcrel_tag
tag_var
=comment
store4:1
--
live : exr0.0[0xffffffff], exr0.1[0xff],#
memlive : true
== 0 0 fb.store4:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.llvm-mem
1 : input.src.llvm-mem : ARRAY[BV:32 -> BV:8]
2 : mlvar.llvm.0 : MEMLABEL
3 : input.src.exreg.0.0 : BV:32
4 : input.src.exreg.0.1 : BV:32
5 : 4 : INT
6 : 0 : BOOL
7 : store(1, 2, 3, 4, 5, 6) : ARRAY[BV:32 -> BV:8]
=pcrel_val
0
=pcrel_tag
tag_var
=comment
store4:1
--
live : exr0.0[0xffff], exr0.1[0xff],#
memlive : true
== 0 0 fb.store4:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.llvm-mem
1 : input.src.llvm-mem : ARRAY[BV:32 -> BV:8]
2 : mlvar.llvm.0 : MEMLABEL
3 : input.src.exreg.0.0 : BV:32
4 : input.src.exreg.0.1 : BV:32
5 : 4 : INT
6 : 0 : BOOL
7 : store(1, 2, 3, 4, 5, 6) : ARRAY[BV:32 -> BV:8]
=pcrel_val
0
=pcrel_tag
tag_var
=comment
store4:1
--
live : exr0.0[0xff], exr0.1[0xff],#
memlive : true
== 0 0 fb.store4:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.llvm-mem
1 : input.src.llvm-mem : ARRAY[BV:32 -> BV:8]
2 : mlvar.llvm.0 : MEMLABEL
3 : input.src.exreg.0.0 : BV:32
4 : input.src.exreg.0.1 : BV:32
5 : 4 : INT
6 : 0 : BOOL
7 : store(1, 2, 3, 4, 5, 6) : ARRAY[BV:32 -> BV:8]
=pcrel_val
0
=pcrel_tag
tag_var
=comment
store4:1
--
live : exr0.1[0xff],#
memlive : true
== 0 0 fb.store4:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.llvm-mem
1 : input.src.llvm-mem : ARRAY[BV:32 -> BV:8]
2 : mlvar.llvm.0 : MEMLABEL
3 : input.src.exreg.0.0 : BV:32
4 : input.src.exreg.0.1 : BV:32
5 : 4 : INT
6 : 0 : BOOL
7 : store(1, 2, 3, 4, 5, 6) : ARRAY[BV:32 -> BV:8]
=pcrel_val
0
=pcrel_tag
tag_var
=comment
store4:1
--
live : exr0.0[0xffffffff],#
memlive : true
== 0 0 fb.store4:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.llvm-mem
1 : input.src.llvm-mem : ARRAY[BV:32 -> BV:8]
2 : mlvar.llvm.0 : MEMLABEL
3 : input.src.exreg.0.0 : BV:32
4 : input.src.exreg.0.1 : BV:32
5 : 4 : INT
6 : 0 : BOOL
7 : store(1, 2, 3, 4, 5, 6) : ARRAY[BV:32 -> BV:8]
=pcrel_val
0
=pcrel_tag
tag_var
=comment
store4:1
--
live : exr0.0[0xffff],#
memlive : true
== 0 0 fb.store4:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.llvm-mem
1 : input.src.llvm-mem : ARRAY[BV:32 -> BV:8]
2 : mlvar.llvm.0 : MEMLABEL
3 : input.src.exreg.0.0 : BV:32
4 : input.src.exreg.0.1 : BV:32
5 : 4 : INT
6 : 0 : BOOL
7 : store(1, 2, 3, 4, 5, 6) : ARRAY[BV:32 -> BV:8]
=pcrel_val
0
=pcrel_tag
tag_var
=comment
store4:1
--
live : exr0.0[0xff],#
memlive : true
== 0 0 fb.store4:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.llvm-mem
1 : input.src.llvm-mem : ARRAY[BV:32 -> BV:8]
2 : mlvar.llvm.0 : MEMLABEL
3 : input.src.exreg.0.0 : BV:32
4 : input.src.exreg.0.1 : BV:32
5 : 4 : INT
6 : 0 : BOOL
7 : store(1, 2, 3, 4, 5, 6) : ARRAY[BV:32 -> BV:8]
=pcrel_val
0
=pcrel_tag
tag_var
=comment
store4:1
--
live :#
memlive : true
== 0 0 fb.store4:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.llvm-mem
1 : input.src.llvm-mem : ARRAY[BV:32 -> BV:8]
2 : mlvar.llvm.0 : MEMLABEL
3 : input.src.exreg.0.0 : BV:32
4 : input.src.exreg.0.1 : BV:32
5 : 15 : INT
6 : 0 : INT
7 : bvextract(4, 5, 6) : BV:16
8 : 2 : INT
9 : 0 : BOOL
10 : store(1, 2, 3, 7, 8, 9) : ARRAY[BV:32 -> BV:8]
=pcrel_val
0
=pcrel_tag
tag_var
=comment
store2:1
--
live : exr0.0[0xffffffff], exr0.1[0xffff],#
memlive : true
== 0 0 fb.store2:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.llvm-mem
1 : input.src.llvm-mem : ARRAY[BV:32 -> BV:8]
2 : mlvar.llvm.0 : MEMLABEL
3 : input.src.exreg.0.0 : BV:32
4 : input.src.exreg.0.1 : BV:32
5 : 15 : INT
6 : 0 : INT
7 : bvextract(4, 5, 6) : BV:16
8 : 2 : INT
9 : 0 : BOOL
10 : store(1, 2, 3, 7, 8, 9) : ARRAY[BV:32 -> BV:8]
=pcrel_val
0
=pcrel_tag
tag_var
=comment
store2:1
--
live : exr0.0[0xffff], exr0.1[0xffff],#
memlive : true
== 0 0 fb.store2:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.llvm-mem
1 : input.src.llvm-mem : ARRAY[BV:32 -> BV:8]
2 : mlvar.llvm.0 : MEMLABEL
3 : input.src.exreg.0.0 : BV:32
4 : input.src.exreg.0.1 : BV:32
5 : 15 : INT
6 : 0 : INT
7 : bvextract(4, 5, 6) : BV:16
8 : 2 : INT
9 : 0 : BOOL
10 : store(1, 2, 3, 7, 8, 9) : ARRAY[BV:32 -> BV:8]
=pcrel_val
0
=pcrel_tag
tag_var
=comment
store2:1
--
live : exr0.0[0xff], exr0.1[0xffff],#
memlive : true
== 0 0 fb.store2:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.llvm-mem
1 : input.src.llvm-mem : ARRAY[BV:32 -> BV:8]
2 : mlvar.llvm.0 : MEMLABEL
3 : input.src.exreg.0.0 : BV:32
4 : input.src.exreg.0.1 : BV:32
5 : 15 : INT
6 : 0 : INT
7 : bvextract(4, 5, 6) : BV:16
8 : 2 : INT
9 : 0 : BOOL
10 : store(1, 2, 3, 7, 8, 9) : ARRAY[BV:32 -> BV:8]
=pcrel_val
0
=pcrel_tag
tag_var
=comment
store2:1
--
live : exr0.1[0xffff],#
memlive : true
== 0 0 fb.store2:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.llvm-mem
1 : input.src.llvm-mem : ARRAY[BV:32 -> BV:8]
2 : mlvar.llvm.0 : MEMLABEL
3 : input.src.exreg.0.0 : BV:32
4 : input.src.exreg.0.1 : BV:32
5 : 15 : INT
6 : 0 : INT
7 : bvextract(4, 5, 6) : BV:16
8 : 2 : INT
9 : 0 : BOOL
10 : store(1, 2, 3, 7, 8, 9) : ARRAY[BV:32 -> BV:8]
=pcrel_val
0
=pcrel_tag
tag_var
=comment
store2:1
--
live : exr0.0[0xffffffff], exr0.1[0xff],#
memlive : true
== 0 0 fb.store2:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.llvm-mem
1 : input.src.llvm-mem : ARRAY[BV:32 -> BV:8]
2 : mlvar.llvm.0 : MEMLABEL
3 : input.src.exreg.0.0 : BV:32
4 : input.src.exreg.0.1 : BV:32
5 : 15 : INT
6 : 0 : INT
7 : bvextract(4, 5, 6) : BV:16
8 : 2 : INT
9 : 0 : BOOL
10 : store(1, 2, 3, 7, 8, 9) : ARRAY[BV:32 -> BV:8]
=pcrel_val
0
=pcrel_tag
tag_var
=comment
store2:1
--
live : exr0.0[0xffff], exr0.1[0xff],#
memlive : true
== 0 0 fb.store2:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.llvm-mem
1 : input.src.llvm-mem : ARRAY[BV:32 -> BV:8]
2 : mlvar.llvm.0 : MEMLABEL
3 : input.src.exreg.0.0 : BV:32
4 : input.src.exreg.0.1 : BV:32
5 : 15 : INT
6 : 0 : INT
7 : bvextract(4, 5, 6) : BV:16
8 : 2 : INT
9 : 0 : BOOL
10 : store(1, 2, 3, 7, 8, 9) : ARRAY[BV:32 -> BV:8]
=pcrel_val
0
=pcrel_tag
tag_var
=comment
store2:1
--
live : exr0.0[0xff], exr0.1[0xff],#
memlive : true
== 0 0 fb.store2:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.llvm-mem
1 : input.src.llvm-mem : ARRAY[BV:32 -> BV:8]
2 : mlvar.llvm.0 : MEMLABEL
3 : input.src.exreg.0.0 : BV:32
4 : input.src.exreg.0.1 : BV:32
5 : 15 : INT
6 : 0 : INT
7 : bvextract(4, 5, 6) : BV:16
8 : 2 : INT
9 : 0 : BOOL
10 : store(1, 2, 3, 7, 8, 9) : ARRAY[BV:32 -> BV:8]
=pcrel_val
0
=pcrel_tag
tag_var
=comment
store2:1
--
live : exr0.1[0xff],#
memlive : true
== 0 0 fb.store2:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.llvm-mem
1 : input.src.llvm-mem : ARRAY[BV:32 -> BV:8]
2 : mlvar.llvm.0 : MEMLABEL
3 : input.src.exreg.0.0 : BV:32
4 : input.src.exreg.0.1 : BV:32
5 : 15 : INT
6 : 0 : INT
7 : bvextract(4, 5, 6) : BV:16
8 : 2 : INT
9 : 0 : BOOL
10 : store(1, 2, 3, 7, 8, 9) : ARRAY[BV:32 -> BV:8]
=pcrel_val
0
=pcrel_tag
tag_var
=comment
store2:1
--
live : exr0.0[0xffffffff],#
memlive : true
== 0 0 fb.store2:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.llvm-mem
1 : input.src.llvm-mem : ARRAY[BV:32 -> BV:8]
2 : mlvar.llvm.0 : MEMLABEL
3 : input.src.exreg.0.0 : BV:32
4 : input.src.exreg.0.1 : BV:32
5 : 15 : INT
6 : 0 : INT
7 : bvextract(4, 5, 6) : BV:16
8 : 2 : INT
9 : 0 : BOOL
10 : store(1, 2, 3, 7, 8, 9) : ARRAY[BV:32 -> BV:8]
=pcrel_val
0
=pcrel_tag
tag_var
=comment
store2:1
--
live : exr0.0[0xffff],#
memlive : true
== 0 0 fb.store2:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.llvm-mem
1 : input.src.llvm-mem : ARRAY[BV:32 -> BV:8]
2 : mlvar.llvm.0 : MEMLABEL
3 : input.src.exreg.0.0 : BV:32
4 : input.src.exreg.0.1 : BV:32
5 : 15 : INT
6 : 0 : INT
7 : bvextract(4, 5, 6) : BV:16
8 : 2 : INT
9 : 0 : BOOL
10 : store(1, 2, 3, 7, 8, 9) : ARRAY[BV:32 -> BV:8]
=pcrel_val
0
=pcrel_tag
tag_var
=comment
store2:1
--
live : exr0.0[0xff],#
memlive : true
== 0 0 fb.store2:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.llvm-mem
1 : input.src.llvm-mem : ARRAY[BV:32 -> BV:8]
2 : mlvar.llvm.0 : MEMLABEL
3 : input.src.exreg.0.0 : BV:32
4 : input.src.exreg.0.1 : BV:32
5 : 15 : INT
6 : 0 : INT
7 : bvextract(4, 5, 6) : BV:16
8 : 2 : INT
9 : 0 : BOOL
10 : store(1, 2, 3, 7, 8, 9) : ARRAY[BV:32 -> BV:8]
=pcrel_val
0
=pcrel_tag
tag_var
=comment
store2:1
--
live :#
memlive : true
== 0 0 fb.store2:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.llvm-mem
1 : input.src.llvm-mem : ARRAY[BV:32 -> BV:8]
2 : mlvar.llvm.0 : MEMLABEL
3 : input.src.exreg.0.0 : BV:32
4 : input.src.exreg.0.1 : BV:32
5 : 7 : INT
6 : 0 : INT
7 : bvextract(4, 5, 6) : BV:8
8 : 1 : INT
9 : 0 : BOOL
10 : store(1, 2, 3, 7, 8, 9) : ARRAY[BV:32 -> BV:8]
=pcrel_val
0
=pcrel_tag
tag_var
=comment
store1:1
--
live : exr0.0[0xffffffff], exr0.1[0xff],#
memlive : true
== 0 0 fb.store1:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.llvm-mem
1 : input.src.llvm-mem : ARRAY[BV:32 -> BV:8]
2 : mlvar.llvm.0 : MEMLABEL
3 : input.src.exreg.0.0 : BV:32
4 : input.src.exreg.0.1 : BV:32
5 : 7 : INT
6 : 0 : INT
7 : bvextract(4, 5, 6) : BV:8
8 : 1 : INT
9 : 0 : BOOL
10 : store(1, 2, 3, 7, 8, 9) : ARRAY[BV:32 -> BV:8]
=pcrel_val
0
=pcrel_tag
tag_var
=comment
store1:1
--
live : exr0.0[0xffff], exr0.1[0xff],#
memlive : true
== 0 0 fb.store1:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.llvm-mem
1 : input.src.llvm-mem : ARRAY[BV:32 -> BV:8]
2 : mlvar.llvm.0 : MEMLABEL
3 : input.src.exreg.0.0 : BV:32
4 : input.src.exreg.0.1 : BV:32
5 : 7 : INT
6 : 0 : INT
7 : bvextract(4, 5, 6) : BV:8
8 : 1 : INT
9 : 0 : BOOL
10 : store(1, 2, 3, 7, 8, 9) : ARRAY[BV:32 -> BV:8]
=pcrel_val
0
=pcrel_tag
tag_var
=comment
store1:1
--
live : exr0.0[0xff], exr0.1[0xff],#
memlive : true
== 0 0 fb.store1:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.llvm-mem
1 : input.src.llvm-mem : ARRAY[BV:32 -> BV:8]
2 : mlvar.llvm.0 : MEMLABEL
3 : input.src.exreg.0.0 : BV:32
4 : input.src.exreg.0.1 : BV:32
5 : 7 : INT
6 : 0 : INT
7 : bvextract(4, 5, 6) : BV:8
8 : 1 : INT
9 : 0 : BOOL
10 : store(1, 2, 3, 7, 8, 9) : ARRAY[BV:32 -> BV:8]
=pcrel_val
0
=pcrel_tag
tag_var
=comment
store1:1
--
live : exr0.1[0xff],#
memlive : true
== 0 0 fb.store1:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.llvm-mem
1 : input.src.llvm-mem : ARRAY[BV:32 -> BV:8]
2 : mlvar.llvm.0 : MEMLABEL
3 : input.src.exreg.0.0 : BV:32
4 : input.src.exreg.0.1 : BV:32
5 : 7 : INT
6 : 0 : INT
7 : bvextract(4, 5, 6) : BV:8
8 : 1 : INT
9 : 0 : BOOL
10 : store(1, 2, 3, 7, 8, 9) : ARRAY[BV:32 -> BV:8]
=pcrel_val
0
=pcrel_tag
tag_var
=comment
store1:1
--
live : exr0.0[0xffffffff],#
memlive : true
== 0 0 fb.store1:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.llvm-mem
1 : input.src.llvm-mem : ARRAY[BV:32 -> BV:8]
2 : mlvar.llvm.0 : MEMLABEL
3 : input.src.exreg.0.0 : BV:32
4 : input.src.exreg.0.1 : BV:32
5 : 7 : INT
6 : 0 : INT
7 : bvextract(4, 5, 6) : BV:8
8 : 1 : INT
9 : 0 : BOOL
10 : store(1, 2, 3, 7, 8, 9) : ARRAY[BV:32 -> BV:8]
=pcrel_val
0
=pcrel_tag
tag_var
=comment
store1:1
--
live : exr0.0[0xffff],#
memlive : true
== 0 0 fb.store1:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.llvm-mem
1 : input.src.llvm-mem : ARRAY[BV:32 -> BV:8]
2 : mlvar.llvm.0 : MEMLABEL
3 : input.src.exreg.0.0 : BV:32
4 : input.src.exreg.0.1 : BV:32
5 : 7 : INT
6 : 0 : INT
7 : bvextract(4, 5, 6) : BV:8
8 : 1 : INT
9 : 0 : BOOL
10 : store(1, 2, 3, 7, 8, 9) : ARRAY[BV:32 -> BV:8]
=pcrel_val
0
=pcrel_tag
tag_var
=comment
store1:1
--
live : exr0.0[0xff],#
memlive : true
== 0 0 fb.store1:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.llvm-mem
1 : input.src.llvm-mem : ARRAY[BV:32 -> BV:8]
2 : mlvar.llvm.0 : MEMLABEL
3 : input.src.exreg.0.0 : BV:32
4 : input.src.exreg.0.1 : BV:32
5 : 7 : INT
6 : 0 : INT
7 : bvextract(4, 5, 6) : BV:8
8 : 1 : INT
9 : 0 : BOOL
10 : store(1, 2, 3, 7, 8, 9) : ARRAY[BV:32 -> BV:8]
=pcrel_val
0
=pcrel_tag
tag_var
=comment
store1:1
--
live :#
memlive : true
== 0 0 fb.store1:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=precondition.1
=Comment
undef-behaviour-div-no-overflow-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : input.src.exreg.0.1 : BV:32
5 : const.0 : BV:32
6 : eq(4, 5) : BOOL
7 : and(3, 6) : BOOL
8 : not(7) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.2
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvsrem(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
srem_i32:1
--
live : exr0.0[0xffffffff], exr0.1[0xffffffff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.srem_i32:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=precondition.1
=Comment
undef-behaviour-div-no-overflow-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : input.src.exreg.0.1 : BV:32
5 : const.0 : BV:32
6 : eq(4, 5) : BOOL
7 : and(3, 6) : BOOL
8 : not(7) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.2
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvsrem(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
srem_i32:1
--
live : exr0.0[0xffff], exr0.1[0xffffffff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.srem_i32:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=precondition.1
=Comment
undef-behaviour-div-no-overflow-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : input.src.exreg.0.1 : BV:32
5 : const.0 : BV:32
6 : eq(4, 5) : BOOL
7 : and(3, 6) : BOOL
8 : not(7) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.2
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvsrem(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
srem_i32:1
--
live : exr0.0[0xff], exr0.1[0xffffffff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.srem_i32:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=precondition.1
=Comment
undef-behaviour-div-no-overflow-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : input.src.exreg.0.1 : BV:32
5 : const.0 : BV:32
6 : eq(4, 5) : BOOL
7 : and(3, 6) : BOOL
8 : not(7) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.2
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvsrem(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
srem_i32:1
--
live : exr0.1[0xffffffff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.srem_i32:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=precondition.1
=Comment
undef-behaviour-div-no-overflow-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : input.src.exreg.0.1 : BV:32
5 : const.0 : BV:32
6 : eq(4, 5) : BOOL
7 : and(3, 6) : BOOL
8 : not(7) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.2
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvsrem(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
srem_i32:1
--
live : exr0.0[0xffffffff], exr0.1[0xffff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.srem_i32:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=precondition.1
=Comment
undef-behaviour-div-no-overflow-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : input.src.exreg.0.1 : BV:32
5 : const.0 : BV:32
6 : eq(4, 5) : BOOL
7 : and(3, 6) : BOOL
8 : not(7) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.2
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvsrem(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
srem_i32:1
--
live : exr0.0[0xffff], exr0.1[0xffff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.srem_i32:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=precondition.1
=Comment
undef-behaviour-div-no-overflow-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : input.src.exreg.0.1 : BV:32
5 : const.0 : BV:32
6 : eq(4, 5) : BOOL
7 : and(3, 6) : BOOL
8 : not(7) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.2
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvsrem(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
srem_i32:1
--
live : exr0.0[0xff], exr0.1[0xffff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.srem_i32:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=precondition.1
=Comment
undef-behaviour-div-no-overflow-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : input.src.exreg.0.1 : BV:32
5 : const.0 : BV:32
6 : eq(4, 5) : BOOL
7 : and(3, 6) : BOOL
8 : not(7) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.2
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvsrem(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
srem_i32:1
--
live : exr0.1[0xffff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.srem_i32:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=precondition.1
=Comment
undef-behaviour-div-no-overflow-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : input.src.exreg.0.1 : BV:32
5 : const.0 : BV:32
6 : eq(4, 5) : BOOL
7 : and(3, 6) : BOOL
8 : not(7) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.2
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvsrem(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
srem_i32:1
--
live : exr0.0[0xffffffff], exr0.1[0xff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.srem_i32:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=precondition.1
=Comment
undef-behaviour-div-no-overflow-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : input.src.exreg.0.1 : BV:32
5 : const.0 : BV:32
6 : eq(4, 5) : BOOL
7 : and(3, 6) : BOOL
8 : not(7) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.2
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvsrem(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
srem_i32:1
--
live : exr0.0[0xffff], exr0.1[0xff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.srem_i32:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=precondition.1
=Comment
undef-behaviour-div-no-overflow-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : input.src.exreg.0.1 : BV:32
5 : const.0 : BV:32
6 : eq(4, 5) : BOOL
7 : and(3, 6) : BOOL
8 : not(7) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.2
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvsrem(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
srem_i32:1
--
live : exr0.0[0xff], exr0.1[0xff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.srem_i32:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=precondition.1
=Comment
undef-behaviour-div-no-overflow-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : input.src.exreg.0.1 : BV:32
5 : const.0 : BV:32
6 : eq(4, 5) : BOOL
7 : and(3, 6) : BOOL
8 : not(7) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.2
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvsrem(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
srem_i32:1
--
live : exr0.1[0xff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.srem_i32:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=precondition.1
=Comment
undef-behaviour-div-no-overflow-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : input.src.exreg.0.1 : BV:32
5 : const.0 : BV:32
6 : eq(4, 5) : BOOL
7 : and(3, 6) : BOOL
8 : not(7) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.2
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvsrem(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
srem_i32:1
--
live : exr0.0[0xffffffff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.srem_i32:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=precondition.1
=Comment
undef-behaviour-div-no-overflow-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : input.src.exreg.0.1 : BV:32
5 : const.0 : BV:32
6 : eq(4, 5) : BOOL
7 : and(3, 6) : BOOL
8 : not(7) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.2
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvsrem(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
srem_i32:1
--
live : exr0.0[0xffff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.srem_i32:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=precondition.1
=Comment
undef-behaviour-div-no-overflow-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : input.src.exreg.0.1 : BV:32
5 : const.0 : BV:32
6 : eq(4, 5) : BOOL
7 : and(3, 6) : BOOL
8 : not(7) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.2
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvsrem(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
srem_i32:1
--
live : exr0.0[0xff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.srem_i32:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=precondition.1
=Comment
undef-behaviour-div-no-overflow-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : input.src.exreg.0.1 : BV:32
5 : const.0 : BV:32
6 : eq(4, 5) : BOOL
7 : and(3, 6) : BOOL
8 : not(7) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.2
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvsrem(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
srem_i32:1
--
live : exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.srem_i32:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=precondition.1
=Comment
undef-behaviour-div-no-overflow-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : input.src.exreg.0.1 : BV:32
5 : const.0 : BV:32
6 : eq(4, 5) : BOOL
7 : and(3, 6) : BOOL
8 : not(7) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.2
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvsrem(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
srem_i32:1
--
live : exr0.0[0xffffffff], exr0.1[0xffffffff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.srem_i32:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=precondition.1
=Comment
undef-behaviour-div-no-overflow-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : input.src.exreg.0.1 : BV:32
5 : const.0 : BV:32
6 : eq(4, 5) : BOOL
7 : and(3, 6) : BOOL
8 : not(7) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.2
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvsrem(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
srem_i32:1
--
live : exr0.0[0xffff], exr0.1[0xffffffff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.srem_i32:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=precondition.1
=Comment
undef-behaviour-div-no-overflow-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : input.src.exreg.0.1 : BV:32
5 : const.0 : BV:32
6 : eq(4, 5) : BOOL
7 : and(3, 6) : BOOL
8 : not(7) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.2
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvsrem(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
srem_i32:1
--
live : exr0.0[0xff], exr0.1[0xffffffff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.srem_i32:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=precondition.1
=Comment
undef-behaviour-div-no-overflow-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : input.src.exreg.0.1 : BV:32
5 : const.0 : BV:32
6 : eq(4, 5) : BOOL
7 : and(3, 6) : BOOL
8 : not(7) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.2
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvsrem(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
srem_i32:1
--
live : exr0.1[0xffffffff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.srem_i32:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=precondition.1
=Comment
undef-behaviour-div-no-overflow-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : input.src.exreg.0.1 : BV:32
5 : const.0 : BV:32
6 : eq(4, 5) : BOOL
7 : and(3, 6) : BOOL
8 : not(7) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.2
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvsrem(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
srem_i32:1
--
live : exr0.0[0xffffffff], exr0.1[0xffff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.srem_i32:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=precondition.1
=Comment
undef-behaviour-div-no-overflow-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : input.src.exreg.0.1 : BV:32
5 : const.0 : BV:32
6 : eq(4, 5) : BOOL
7 : and(3, 6) : BOOL
8 : not(7) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.2
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvsrem(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
srem_i32:1
--
live : exr0.0[0xffff], exr0.1[0xffff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.srem_i32:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=precondition.1
=Comment
undef-behaviour-div-no-overflow-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : input.src.exreg.0.1 : BV:32
5 : const.0 : BV:32
6 : eq(4, 5) : BOOL
7 : and(3, 6) : BOOL
8 : not(7) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.2
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvsrem(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
srem_i32:1
--
live : exr0.0[0xff], exr0.1[0xffff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.srem_i32:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=precondition.1
=Comment
undef-behaviour-div-no-overflow-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : input.src.exreg.0.1 : BV:32
5 : const.0 : BV:32
6 : eq(4, 5) : BOOL
7 : and(3, 6) : BOOL
8 : not(7) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.2
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvsrem(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
srem_i32:1
--
live : exr0.1[0xffff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.srem_i32:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=precondition.1
=Comment
undef-behaviour-div-no-overflow-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : input.src.exreg.0.1 : BV:32
5 : const.0 : BV:32
6 : eq(4, 5) : BOOL
7 : and(3, 6) : BOOL
8 : not(7) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.2
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvsrem(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
srem_i32:1
--
live : exr0.0[0xffffffff], exr0.1[0xff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.srem_i32:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=precondition.1
=Comment
undef-behaviour-div-no-overflow-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : input.src.exreg.0.1 : BV:32
5 : const.0 : BV:32
6 : eq(4, 5) : BOOL
7 : and(3, 6) : BOOL
8 : not(7) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.2
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvsrem(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
srem_i32:1
--
live : exr0.0[0xffff], exr0.1[0xff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.srem_i32:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=precondition.1
=Comment
undef-behaviour-div-no-overflow-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : input.src.exreg.0.1 : BV:32
5 : const.0 : BV:32
6 : eq(4, 5) : BOOL
7 : and(3, 6) : BOOL
8 : not(7) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.2
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvsrem(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
srem_i32:1
--
live : exr0.0[0xff], exr0.1[0xff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.srem_i32:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=precondition.1
=Comment
undef-behaviour-div-no-overflow-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : input.src.exreg.0.1 : BV:32
5 : const.0 : BV:32
6 : eq(4, 5) : BOOL
7 : and(3, 6) : BOOL
8 : not(7) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.2
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvsrem(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
srem_i32:1
--
live : exr0.1[0xff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.srem_i32:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=precondition.1
=Comment
undef-behaviour-div-no-overflow-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : input.src.exreg.0.1 : BV:32
5 : const.0 : BV:32
6 : eq(4, 5) : BOOL
7 : and(3, 6) : BOOL
8 : not(7) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.2
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvsrem(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
srem_i32:1
--
live : exr0.0[0xffffffff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.srem_i32:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=precondition.1
=Comment
undef-behaviour-div-no-overflow-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : input.src.exreg.0.1 : BV:32
5 : const.0 : BV:32
6 : eq(4, 5) : BOOL
7 : and(3, 6) : BOOL
8 : not(7) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.2
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvsrem(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
srem_i32:1
--
live : exr0.0[0xffff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.srem_i32:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=precondition.1
=Comment
undef-behaviour-div-no-overflow-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : input.src.exreg.0.1 : BV:32
5 : const.0 : BV:32
6 : eq(4, 5) : BOOL
7 : and(3, 6) : BOOL
8 : not(7) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.2
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvsrem(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
srem_i32:1
--
live : exr0.0[0xff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.srem_i32:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=precondition.1
=Comment
undef-behaviour-div-no-overflow-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : input.src.exreg.0.1 : BV:32
5 : const.0 : BV:32
6 : eq(4, 5) : BOOL
7 : and(3, 6) : BOOL
8 : not(7) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.2
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvsrem(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
srem_i32:1
--
live : exr0.2[0xffff],#
memlive : true
== 0 0 fb.srem_i32:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=precondition.1
=Comment
undef-behaviour-div-no-overflow-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : input.src.exreg.0.1 : BV:32
5 : const.0 : BV:32
6 : eq(4, 5) : BOOL
7 : and(3, 6) : BOOL
8 : not(7) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.2
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvsrem(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
srem_i32:1
--
live : exr0.0[0xffffffff], exr0.1[0xffffffff], exr0.2[0xff],#
memlive : true
== 0 0 fb.srem_i32:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=precondition.1
=Comment
undef-behaviour-div-no-overflow-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : input.src.exreg.0.1 : BV:32
5 : const.0 : BV:32
6 : eq(4, 5) : BOOL
7 : and(3, 6) : BOOL
8 : not(7) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.2
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvsrem(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
srem_i32:1
--
live : exr0.0[0xffff], exr0.1[0xffffffff], exr0.2[0xff],#
memlive : true
== 0 0 fb.srem_i32:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=precondition.1
=Comment
undef-behaviour-div-no-overflow-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : input.src.exreg.0.1 : BV:32
5 : const.0 : BV:32
6 : eq(4, 5) : BOOL
7 : and(3, 6) : BOOL
8 : not(7) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.2
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvsrem(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
srem_i32:1
--
live : exr0.0[0xff], exr0.1[0xffffffff], exr0.2[0xff],#
memlive : true
== 0 0 fb.srem_i32:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=precondition.1
=Comment
undef-behaviour-div-no-overflow-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : input.src.exreg.0.1 : BV:32
5 : const.0 : BV:32
6 : eq(4, 5) : BOOL
7 : and(3, 6) : BOOL
8 : not(7) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.2
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvsrem(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
srem_i32:1
--
live : exr0.1[0xffffffff], exr0.2[0xff],#
memlive : true
== 0 0 fb.srem_i32:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=precondition.1
=Comment
undef-behaviour-div-no-overflow-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : input.src.exreg.0.1 : BV:32
5 : const.0 : BV:32
6 : eq(4, 5) : BOOL
7 : and(3, 6) : BOOL
8 : not(7) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.2
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvsrem(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
srem_i32:1
--
live : exr0.0[0xffffffff], exr0.1[0xffff], exr0.2[0xff],#
memlive : true
== 0 0 fb.srem_i32:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=precondition.1
=Comment
undef-behaviour-div-no-overflow-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : input.src.exreg.0.1 : BV:32
5 : const.0 : BV:32
6 : eq(4, 5) : BOOL
7 : and(3, 6) : BOOL
8 : not(7) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.2
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvsrem(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
srem_i32:1
--
live : exr0.0[0xffff], exr0.1[0xffff], exr0.2[0xff],#
memlive : true
== 0 0 fb.srem_i32:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=precondition.1
=Comment
undef-behaviour-div-no-overflow-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : input.src.exreg.0.1 : BV:32
5 : const.0 : BV:32
6 : eq(4, 5) : BOOL
7 : and(3, 6) : BOOL
8 : not(7) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.2
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvsrem(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
srem_i32:1
--
live : exr0.0[0xff], exr0.1[0xffff], exr0.2[0xff],#
memlive : true
== 0 0 fb.srem_i32:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=precondition.1
=Comment
undef-behaviour-div-no-overflow-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : input.src.exreg.0.1 : BV:32
5 : const.0 : BV:32
6 : eq(4, 5) : BOOL
7 : and(3, 6) : BOOL
8 : not(7) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.2
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvsrem(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
srem_i32:1
--
live : exr0.1[0xffff], exr0.2[0xff],#
memlive : true
== 0 0 fb.srem_i32:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=precondition.1
=Comment
undef-behaviour-div-no-overflow-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : input.src.exreg.0.1 : BV:32
5 : const.0 : BV:32
6 : eq(4, 5) : BOOL
7 : and(3, 6) : BOOL
8 : not(7) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.2
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvsrem(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
srem_i32:1
--
live : exr0.0[0xffffffff], exr0.1[0xff], exr0.2[0xff],#
memlive : true
== 0 0 fb.srem_i32:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=precondition.1
=Comment
undef-behaviour-div-no-overflow-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : input.src.exreg.0.1 : BV:32
5 : const.0 : BV:32
6 : eq(4, 5) : BOOL
7 : and(3, 6) : BOOL
8 : not(7) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.2
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvsrem(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
srem_i32:1
--
live : exr0.0[0xffff], exr0.1[0xff], exr0.2[0xff],#
memlive : true
== 0 0 fb.srem_i32:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=precondition.1
=Comment
undef-behaviour-div-no-overflow-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : input.src.exreg.0.1 : BV:32
5 : const.0 : BV:32
6 : eq(4, 5) : BOOL
7 : and(3, 6) : BOOL
8 : not(7) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.2
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvsrem(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
srem_i32:1
--
live : exr0.0[0xff], exr0.1[0xff], exr0.2[0xff],#
memlive : true
== 0 0 fb.srem_i32:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=precondition.1
=Comment
undef-behaviour-div-no-overflow-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : input.src.exreg.0.1 : BV:32
5 : const.0 : BV:32
6 : eq(4, 5) : BOOL
7 : and(3, 6) : BOOL
8 : not(7) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.2
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvsrem(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
srem_i32:1
--
live : exr0.1[0xff], exr0.2[0xff],#
memlive : true
== 0 0 fb.srem_i32:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=precondition.1
=Comment
undef-behaviour-div-no-overflow-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : input.src.exreg.0.1 : BV:32
5 : const.0 : BV:32
6 : eq(4, 5) : BOOL
7 : and(3, 6) : BOOL
8 : not(7) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.2
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvsrem(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
srem_i32:1
--
live : exr0.0[0xffffffff], exr0.2[0xff],#
memlive : true
== 0 0 fb.srem_i32:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=precondition.1
=Comment
undef-behaviour-div-no-overflow-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : input.src.exreg.0.1 : BV:32
5 : const.0 : BV:32
6 : eq(4, 5) : BOOL
7 : and(3, 6) : BOOL
8 : not(7) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.2
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvsrem(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
srem_i32:1
--
live : exr0.0[0xffff], exr0.2[0xff],#
memlive : true
== 0 0 fb.srem_i32:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=precondition.1
=Comment
undef-behaviour-div-no-overflow-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : input.src.exreg.0.1 : BV:32
5 : const.0 : BV:32
6 : eq(4, 5) : BOOL
7 : and(3, 6) : BOOL
8 : not(7) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.2
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvsrem(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
srem_i32:1
--
live : exr0.0[0xff], exr0.2[0xff],#
memlive : true
== 0 0 fb.srem_i32:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=precondition.1
=Comment
undef-behaviour-div-no-overflow-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : input.src.exreg.0.1 : BV:32
5 : const.0 : BV:32
6 : eq(4, 5) : BOOL
7 : and(3, 6) : BOOL
8 : not(7) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.2
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvsrem(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
srem_i32:1
--
live : exr0.2[0xff],#
memlive : true
== 0 0 fb.srem_i32:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : const.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=precondition.1
=Comment
undef-behaviour-div-no-overflow-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : const.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : input.src.exreg.0.0 : BV:32
5 : const.1 : BV:32
6 : eq(4, 5) : BOOL
7 : and(3, 6) : BOOL
8 : not(7) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.0 : BV:32
2 : const.0 : BV:32
3 : bvsrem(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
srem_i:1
--
live : exr0.0[0xffffffff], exr0.1[0xffffffff],#
memlive : true
== 0 0 fb.srem_i:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : const.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=precondition.1
=Comment
undef-behaviour-div-no-overflow-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : const.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : input.src.exreg.0.0 : BV:32
5 : const.1 : BV:32
6 : eq(4, 5) : BOOL
7 : and(3, 6) : BOOL
8 : not(7) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.0 : BV:32
2 : const.0 : BV:32
3 : bvsrem(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
srem_i:1
--
live : exr0.0[0xffff], exr0.1[0xffffffff],#
memlive : true
== 0 0 fb.srem_i:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : const.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=precondition.1
=Comment
undef-behaviour-div-no-overflow-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : const.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : input.src.exreg.0.0 : BV:32
5 : const.1 : BV:32
6 : eq(4, 5) : BOOL
7 : and(3, 6) : BOOL
8 : not(7) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.0 : BV:32
2 : const.0 : BV:32
3 : bvsrem(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
srem_i:1
--
live : exr0.0[0xff], exr0.1[0xffffffff],#
memlive : true
== 0 0 fb.srem_i:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : const.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=precondition.1
=Comment
undef-behaviour-div-no-overflow-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : const.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : input.src.exreg.0.0 : BV:32
5 : const.1 : BV:32
6 : eq(4, 5) : BOOL
7 : and(3, 6) : BOOL
8 : not(7) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.0 : BV:32
2 : const.0 : BV:32
3 : bvsrem(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
srem_i:1
--
live : exr0.1[0xffffffff],#
memlive : true
== 0 0 fb.srem_i:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : const.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=precondition.1
=Comment
undef-behaviour-div-no-overflow-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : const.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : input.src.exreg.0.0 : BV:32
5 : const.1 : BV:32
6 : eq(4, 5) : BOOL
7 : and(3, 6) : BOOL
8 : not(7) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.0 : BV:32
2 : const.0 : BV:32
3 : bvsrem(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
srem_i:1
--
live : exr0.0[0xffffffff], exr0.1[0xffff],#
memlive : true
== 0 0 fb.srem_i:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : const.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=precondition.1
=Comment
undef-behaviour-div-no-overflow-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : const.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : input.src.exreg.0.0 : BV:32
5 : const.1 : BV:32
6 : eq(4, 5) : BOOL
7 : and(3, 6) : BOOL
8 : not(7) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.0 : BV:32
2 : const.0 : BV:32
3 : bvsrem(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
srem_i:1
--
live : exr0.0[0xffff], exr0.1[0xffff],#
memlive : true
== 0 0 fb.srem_i:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : const.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=precondition.1
=Comment
undef-behaviour-div-no-overflow-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : const.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : input.src.exreg.0.0 : BV:32
5 : const.1 : BV:32
6 : eq(4, 5) : BOOL
7 : and(3, 6) : BOOL
8 : not(7) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.0 : BV:32
2 : const.0 : BV:32
3 : bvsrem(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
srem_i:1
--
live : exr0.0[0xff], exr0.1[0xffff],#
memlive : true
== 0 0 fb.srem_i:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : const.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=precondition.1
=Comment
undef-behaviour-div-no-overflow-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : const.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : input.src.exreg.0.0 : BV:32
5 : const.1 : BV:32
6 : eq(4, 5) : BOOL
7 : and(3, 6) : BOOL
8 : not(7) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.0 : BV:32
2 : const.0 : BV:32
3 : bvsrem(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
srem_i:1
--
live : exr0.1[0xffff],#
memlive : true
== 0 0 fb.srem_i:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : const.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=precondition.1
=Comment
undef-behaviour-div-no-overflow-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : const.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : input.src.exreg.0.0 : BV:32
5 : const.1 : BV:32
6 : eq(4, 5) : BOOL
7 : and(3, 6) : BOOL
8 : not(7) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.0 : BV:32
2 : const.0 : BV:32
3 : bvsrem(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
srem_i:1
--
live : exr0.0[0xffffffff], exr0.1[0xff],#
memlive : true
== 0 0 fb.srem_i:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : const.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=precondition.1
=Comment
undef-behaviour-div-no-overflow-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : const.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : input.src.exreg.0.0 : BV:32
5 : const.1 : BV:32
6 : eq(4, 5) : BOOL
7 : and(3, 6) : BOOL
8 : not(7) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.0 : BV:32
2 : const.0 : BV:32
3 : bvsrem(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
srem_i:1
--
live : exr0.0[0xffff], exr0.1[0xff],#
memlive : true
== 0 0 fb.srem_i:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : const.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=precondition.1
=Comment
undef-behaviour-div-no-overflow-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : const.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : input.src.exreg.0.0 : BV:32
5 : const.1 : BV:32
6 : eq(4, 5) : BOOL
7 : and(3, 6) : BOOL
8 : not(7) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.0 : BV:32
2 : const.0 : BV:32
3 : bvsrem(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
srem_i:1
--
live : exr0.0[0xff], exr0.1[0xff],#
memlive : true
== 0 0 fb.srem_i:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : const.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=precondition.1
=Comment
undef-behaviour-div-no-overflow-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : const.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : input.src.exreg.0.0 : BV:32
5 : const.1 : BV:32
6 : eq(4, 5) : BOOL
7 : and(3, 6) : BOOL
8 : not(7) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.0 : BV:32
2 : const.0 : BV:32
3 : bvsrem(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
srem_i:1
--
live : exr0.1[0xff],#
memlive : true
== 0 0 fb.srem_i:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-shiftcount-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 32 : INT
3 : isshiftcount(1, 2) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : const.0 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvshl(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
shl_i:1
--
live : exr0.0[0xffffffff], exr0.1[0xffffffff],#
memlive : true
== 0 0 fb.shl_i:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-shiftcount-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 32 : INT
3 : isshiftcount(1, 2) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : const.0 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvshl(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
shl_i:1
--
live : exr0.0[0xffff], exr0.1[0xffffffff],#
memlive : true
== 0 0 fb.shl_i:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-shiftcount-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 32 : INT
3 : isshiftcount(1, 2) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : const.0 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvshl(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
shl_i:1
--
live : exr0.0[0xff], exr0.1[0xffffffff],#
memlive : true
== 0 0 fb.shl_i:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-shiftcount-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 32 : INT
3 : isshiftcount(1, 2) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : const.0 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvshl(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
shl_i:1
--
live : exr0.1[0xffffffff],#
memlive : true
== 0 0 fb.shl_i:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-shiftcount-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 32 : INT
3 : isshiftcount(1, 2) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : const.0 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvshl(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
shl_i:1
--
live : exr0.0[0xffffffff], exr0.1[0xffff],#
memlive : true
== 0 0 fb.shl_i:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-shiftcount-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 32 : INT
3 : isshiftcount(1, 2) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : const.0 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvshl(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
shl_i:1
--
live : exr0.0[0xffff], exr0.1[0xffff],#
memlive : true
== 0 0 fb.shl_i:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-shiftcount-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 32 : INT
3 : isshiftcount(1, 2) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : const.0 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvshl(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
shl_i:1
--
live : exr0.0[0xff], exr0.1[0xffff],#
memlive : true
== 0 0 fb.shl_i:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-shiftcount-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 32 : INT
3 : isshiftcount(1, 2) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : const.0 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvshl(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
shl_i:1
--
live : exr0.1[0xffff],#
memlive : true
== 0 0 fb.shl_i:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-shiftcount-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 32 : INT
3 : isshiftcount(1, 2) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : const.0 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvshl(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
shl_i:1
--
live : exr0.0[0xffffffff], exr0.1[0xff],#
memlive : true
== 0 0 fb.shl_i:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-shiftcount-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 32 : INT
3 : isshiftcount(1, 2) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : const.0 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvshl(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
shl_i:1
--
live : exr0.0[0xffff], exr0.1[0xff],#
memlive : true
== 0 0 fb.shl_i:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-shiftcount-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 32 : INT
3 : isshiftcount(1, 2) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : const.0 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvshl(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
shl_i:1
--
live : exr0.0[0xff], exr0.1[0xff],#
memlive : true
== 0 0 fb.shl_i:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-shiftcount-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 32 : INT
3 : isshiftcount(1, 2) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : const.0 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvshl(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
shl_i:1
--
live : exr0.1[0xff],#
memlive : true
== 0 0 fb.shl_i:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-shiftcount-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 32 : INT
3 : isshiftcount(1, 2) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvshl(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
shl:1
--
live : exr0.0[0xffffffff], exr0.1[0xffffffff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.shl:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-shiftcount-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 32 : INT
3 : isshiftcount(1, 2) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvshl(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
shl:1
--
live : exr0.0[0xffff], exr0.1[0xffffffff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.shl:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-shiftcount-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 32 : INT
3 : isshiftcount(1, 2) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvshl(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
shl:1
--
live : exr0.0[0xff], exr0.1[0xffffffff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.shl:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-shiftcount-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 32 : INT
3 : isshiftcount(1, 2) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvshl(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
shl:1
--
live : exr0.1[0xffffffff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.shl:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-shiftcount-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 32 : INT
3 : isshiftcount(1, 2) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvshl(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
shl:1
--
live : exr0.0[0xffffffff], exr0.1[0xffff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.shl:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-shiftcount-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 32 : INT
3 : isshiftcount(1, 2) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvshl(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
shl:1
--
live : exr0.0[0xffff], exr0.1[0xffff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.shl:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-shiftcount-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 32 : INT
3 : isshiftcount(1, 2) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvshl(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
shl:1
--
live : exr0.0[0xff], exr0.1[0xffff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.shl:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-shiftcount-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 32 : INT
3 : isshiftcount(1, 2) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvshl(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
shl:1
--
live : exr0.1[0xffff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.shl:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-shiftcount-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 32 : INT
3 : isshiftcount(1, 2) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvshl(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
shl:1
--
live : exr0.0[0xffffffff], exr0.1[0xff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.shl:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-shiftcount-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 32 : INT
3 : isshiftcount(1, 2) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvshl(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
shl:1
--
live : exr0.0[0xffff], exr0.1[0xff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.shl:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-shiftcount-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 32 : INT
3 : isshiftcount(1, 2) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvshl(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
shl:1
--
live : exr0.0[0xff], exr0.1[0xff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.shl:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-shiftcount-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 32 : INT
3 : isshiftcount(1, 2) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvshl(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
shl:1
--
live : exr0.1[0xff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.shl:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-shiftcount-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 32 : INT
3 : isshiftcount(1, 2) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvshl(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
shl:1
--
live : exr0.0[0xffffffff], exr0.1[0xffffffff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.shl:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-shiftcount-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 32 : INT
3 : isshiftcount(1, 2) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvshl(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
shl:1
--
live : exr0.0[0xffff], exr0.1[0xffffffff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.shl:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-shiftcount-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 32 : INT
3 : isshiftcount(1, 2) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvshl(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
shl:1
--
live : exr0.0[0xff], exr0.1[0xffffffff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.shl:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-shiftcount-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 32 : INT
3 : isshiftcount(1, 2) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvshl(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
shl:1
--
live : exr0.1[0xffffffff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.shl:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-shiftcount-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 32 : INT
3 : isshiftcount(1, 2) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvshl(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
shl:1
--
live : exr0.0[0xffffffff], exr0.1[0xffff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.shl:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-shiftcount-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 32 : INT
3 : isshiftcount(1, 2) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvshl(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
shl:1
--
live : exr0.0[0xffff], exr0.1[0xffff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.shl:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-shiftcount-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 32 : INT
3 : isshiftcount(1, 2) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvshl(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
shl:1
--
live : exr0.0[0xff], exr0.1[0xffff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.shl:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-shiftcount-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 32 : INT
3 : isshiftcount(1, 2) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvshl(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
shl:1
--
live : exr0.1[0xffff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.shl:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-shiftcount-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 32 : INT
3 : isshiftcount(1, 2) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvshl(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
shl:1
--
live : exr0.0[0xffffffff], exr0.1[0xff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.shl:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-shiftcount-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 32 : INT
3 : isshiftcount(1, 2) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvshl(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
shl:1
--
live : exr0.0[0xffff], exr0.1[0xff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.shl:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-shiftcount-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 32 : INT
3 : isshiftcount(1, 2) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvshl(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
shl:1
--
live : exr0.0[0xff], exr0.1[0xff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.shl:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-shiftcount-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 32 : INT
3 : isshiftcount(1, 2) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvshl(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
shl:1
--
live : exr0.1[0xff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.shl:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-shiftcount-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 32 : INT
3 : isshiftcount(1, 2) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvshl(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
shl:1
--
live : exr0.0[0xffffffff], exr0.1[0xffffffff], exr0.2[0xff],#
memlive : true
== 0 0 fb.shl:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-shiftcount-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 32 : INT
3 : isshiftcount(1, 2) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvshl(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
shl:1
--
live : exr0.0[0xffff], exr0.1[0xffffffff], exr0.2[0xff],#
memlive : true
== 0 0 fb.shl:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-shiftcount-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 32 : INT
3 : isshiftcount(1, 2) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvshl(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
shl:1
--
live : exr0.0[0xff], exr0.1[0xffffffff], exr0.2[0xff],#
memlive : true
== 0 0 fb.shl:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-shiftcount-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 32 : INT
3 : isshiftcount(1, 2) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvshl(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
shl:1
--
live : exr0.1[0xffffffff], exr0.2[0xff],#
memlive : true
== 0 0 fb.shl:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-shiftcount-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 32 : INT
3 : isshiftcount(1, 2) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvshl(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
shl:1
--
live : exr0.0[0xffffffff], exr0.1[0xffff], exr0.2[0xff],#
memlive : true
== 0 0 fb.shl:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-shiftcount-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 32 : INT
3 : isshiftcount(1, 2) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvshl(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
shl:1
--
live : exr0.0[0xffff], exr0.1[0xffff], exr0.2[0xff],#
memlive : true
== 0 0 fb.shl:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-shiftcount-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 32 : INT
3 : isshiftcount(1, 2) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvshl(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
shl:1
--
live : exr0.0[0xff], exr0.1[0xffff], exr0.2[0xff],#
memlive : true
== 0 0 fb.shl:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-shiftcount-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 32 : INT
3 : isshiftcount(1, 2) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvshl(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
shl:1
--
live : exr0.1[0xffff], exr0.2[0xff],#
memlive : true
== 0 0 fb.shl:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-shiftcount-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 32 : INT
3 : isshiftcount(1, 2) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvshl(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
shl:1
--
live : exr0.0[0xffffffff], exr0.1[0xff], exr0.2[0xff],#
memlive : true
== 0 0 fb.shl:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-shiftcount-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 32 : INT
3 : isshiftcount(1, 2) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvshl(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
shl:1
--
live : exr0.0[0xffff], exr0.1[0xff], exr0.2[0xff],#
memlive : true
== 0 0 fb.shl:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-shiftcount-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 32 : INT
3 : isshiftcount(1, 2) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvshl(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
shl:1
--
live : exr0.0[0xff], exr0.1[0xff], exr0.2[0xff],#
memlive : true
== 0 0 fb.shl:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-shiftcount-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 32 : INT
3 : isshiftcount(1, 2) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvshl(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
shl:1
--
live : exr0.1[0xff], exr0.2[0xff],#
memlive : true
== 0 0 fb.shl:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-shiftcount-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 32 : INT
3 : isshiftcount(1, 2) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvshl(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
shl:1
--
live : exr0.0[0xffffffff], exr0.1[0xffffffff],#
memlive : true
== 0 0 fb.shl:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-shiftcount-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 32 : INT
3 : isshiftcount(1, 2) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvshl(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
shl:1
--
live : exr0.0[0xffff], exr0.1[0xffffffff],#
memlive : true
== 0 0 fb.shl:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-shiftcount-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 32 : INT
3 : isshiftcount(1, 2) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvshl(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
shl:1
--
live : exr0.0[0xff], exr0.1[0xffffffff],#
memlive : true
== 0 0 fb.shl:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-shiftcount-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 32 : INT
3 : isshiftcount(1, 2) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvshl(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
shl:1
--
live : exr0.1[0xffffffff],#
memlive : true
== 0 0 fb.shl:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-shiftcount-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 32 : INT
3 : isshiftcount(1, 2) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvshl(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
shl:1
--
live : exr0.0[0xffffffff], exr0.1[0xffff],#
memlive : true
== 0 0 fb.shl:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-shiftcount-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 32 : INT
3 : isshiftcount(1, 2) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvshl(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
shl:1
--
live : exr0.0[0xffff], exr0.1[0xffff],#
memlive : true
== 0 0 fb.shl:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-shiftcount-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 32 : INT
3 : isshiftcount(1, 2) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvshl(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
shl:1
--
live : exr0.0[0xff], exr0.1[0xffff],#
memlive : true
== 0 0 fb.shl:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-shiftcount-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 32 : INT
3 : isshiftcount(1, 2) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvshl(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
shl:1
--
live : exr0.1[0xffff],#
memlive : true
== 0 0 fb.shl:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-shiftcount-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 32 : INT
3 : isshiftcount(1, 2) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvshl(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
shl:1
--
live : exr0.0[0xffffffff], exr0.1[0xff],#
memlive : true
== 0 0 fb.shl:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-shiftcount-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 32 : INT
3 : isshiftcount(1, 2) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvshl(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
shl:1
--
live : exr0.0[0xffff], exr0.1[0xff],#
memlive : true
== 0 0 fb.shl:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-shiftcount-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 32 : INT
3 : isshiftcount(1, 2) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvshl(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
shl:1
--
live : exr0.0[0xff], exr0.1[0xff],#
memlive : true
== 0 0 fb.shl:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-shiftcount-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 32 : INT
3 : isshiftcount(1, 2) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvshl(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
shl:1
--
live : exr0.1[0xff],#
memlive : true
== 0 0 fb.shl:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : 7 : INT
3 : 0 : INT
4 : bvextract(1, 2, 3) : BV:8
5 : 24 : INT
6 : bvsign_ext(4, 5) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
sext8:1
--
live : exr0.0[0xffffffff], exr0.1[0xff],#
memlive : true
== 0 0 fb.sext8:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : 7 : INT
3 : 0 : INT
4 : bvextract(1, 2, 3) : BV:8
5 : 24 : INT
6 : bvsign_ext(4, 5) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
sext8:1
--
live : exr0.0[0xffff], exr0.1[0xff],#
memlive : true
== 0 0 fb.sext8:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : 7 : INT
3 : 0 : INT
4 : bvextract(1, 2, 3) : BV:8
5 : 24 : INT
6 : bvsign_ext(4, 5) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
sext8:1
--
live : exr0.0[0xff], exr0.1[0xff],#
memlive : true
== 0 0 fb.sext8:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : 7 : INT
3 : 0 : INT
4 : bvextract(1, 2, 3) : BV:8
5 : 24 : INT
6 : bvsign_ext(4, 5) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
sext8:1
--
live : exr0.0[0xffffffff],#
memlive : true
== 0 0 fb.sext8:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : 7 : INT
3 : 0 : INT
4 : bvextract(1, 2, 3) : BV:8
5 : 24 : INT
6 : bvsign_ext(4, 5) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
sext8:1
--
live : exr0.0[0xffff],#
memlive : true
== 0 0 fb.sext8:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : 7 : INT
3 : 0 : INT
4 : bvextract(1, 2, 3) : BV:8
5 : 24 : INT
6 : bvsign_ext(4, 5) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
sext8:1
--
live : exr0.0[0xff],#
memlive : true
== 0 0 fb.sext8:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : 15 : INT
3 : 0 : INT
4 : bvextract(1, 2, 3) : BV:16
5 : 16 : INT
6 : bvsign_ext(4, 5) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
sext16:1
--
live : exr0.0[0xffffffff], exr0.1[0xffff],#
memlive : true
== 0 0 fb.sext16:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : 15 : INT
3 : 0 : INT
4 : bvextract(1, 2, 3) : BV:16
5 : 16 : INT
6 : bvsign_ext(4, 5) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
sext16:1
--
live : exr0.0[0xffff], exr0.1[0xffff],#
memlive : true
== 0 0 fb.sext16:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : 15 : INT
3 : 0 : INT
4 : bvextract(1, 2, 3) : BV:16
5 : 16 : INT
6 : bvsign_ext(4, 5) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
sext16:1
--
live : exr0.0[0xff], exr0.1[0xffff],#
memlive : true
== 0 0 fb.sext16:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : 15 : INT
3 : 0 : INT
4 : bvextract(1, 2, 3) : BV:16
5 : 16 : INT
6 : bvsign_ext(4, 5) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
sext16:1
--
live : exr0.0[0xffffffff], exr0.1[0xff],#
memlive : true
== 0 0 fb.sext16:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : 15 : INT
3 : 0 : INT
4 : bvextract(1, 2, 3) : BV:16
5 : 16 : INT
6 : bvsign_ext(4, 5) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
sext16:1
--
live : exr0.0[0xffff], exr0.1[0xff],#
memlive : true
== 0 0 fb.sext16:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : 15 : INT
3 : 0 : INT
4 : bvextract(1, 2, 3) : BV:16
5 : 16 : INT
6 : bvsign_ext(4, 5) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
sext16:1
--
live : exr0.0[0xff], exr0.1[0xff],#
memlive : true
== 0 0 fb.sext16:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : 15 : INT
3 : 0 : INT
4 : bvextract(1, 2, 3) : BV:16
5 : 16 : INT
6 : bvsign_ext(4, 5) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
sext16:1
--
live : exr0.0[0xffffffff],#
memlive : true
== 0 0 fb.sext16:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : 15 : INT
3 : 0 : INT
4 : bvextract(1, 2, 3) : BV:16
5 : 16 : INT
6 : bvsign_ext(4, 5) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
sext16:1
--
live : exr0.0[0xffff],#
memlive : true
== 0 0 fb.sext16:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : 15 : INT
3 : 0 : INT
4 : bvextract(1, 2, 3) : BV:16
5 : 16 : INT
6 : bvsign_ext(4, 5) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
sext16:1
--
live : exr0.0[0xff],#
memlive : true
== 0 0 fb.sext16:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : 0 : INT
3 : bvextract(1, 2, 2) : BV:1
4 : 1 : BV:1
5 : eq(3, 4) : BOOL
6 : 0 : BV:1
7 : ite(5, 4, 6) : BV:1
8 : 31 : INT
9 : bvsign_ext(7, 8) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
sext1:1
--
live : exr0.0[0xffffffff], exr0.1[0x1],#
memlive : true
== 0 0 fb.sext1:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : 0 : INT
3 : bvextract(1, 2, 2) : BV:1
4 : 1 : BV:1
5 : eq(3, 4) : BOOL
6 : 0 : BV:1
7 : ite(5, 4, 6) : BV:1
8 : 31 : INT
9 : bvsign_ext(7, 8) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
sext1:1
--
live : exr0.0[0xffff], exr0.1[0x1],#
memlive : true
== 0 0 fb.sext1:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : 0 : INT
3 : bvextract(1, 2, 2) : BV:1
4 : 1 : BV:1
5 : eq(3, 4) : BOOL
6 : 0 : BV:1
7 : ite(5, 4, 6) : BV:1
8 : 31 : INT
9 : bvsign_ext(7, 8) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
sext1:1
--
live : exr0.0[0xff], exr0.1[0x1],#
memlive : true
== 0 0 fb.sext1:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : 0 : INT
3 : bvextract(1, 2, 2) : BV:1
4 : 1 : BV:1
5 : eq(3, 4) : BOOL
6 : 0 : BV:1
7 : ite(5, 4, 6) : BV:1
8 : 31 : INT
9 : bvsign_ext(7, 8) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
sext1:1
--
live : exr0.0[0xffffffff],#
memlive : true
== 0 0 fb.sext1:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : 0 : INT
3 : bvextract(1, 2, 2) : BV:1
4 : 1 : BV:1
5 : eq(3, 4) : BOOL
6 : 0 : BV:1
7 : ite(5, 4, 6) : BV:1
8 : 31 : INT
9 : bvsign_ext(7, 8) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
sext1:1
--
live : exr0.0[0xffff],#
memlive : true
== 0 0 fb.sext1:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : 0 : INT
3 : bvextract(1, 2, 2) : BV:1
4 : 1 : BV:1
5 : eq(3, 4) : BOOL
6 : 0 : BV:1
7 : ite(5, 4, 6) : BV:1
8 : 31 : INT
9 : bvsign_ext(7, 8) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
sext1:1
--
live : exr0.0[0xff],#
memlive : true
== 0 0 fb.sext1:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=precondition.1
=Comment
undef-behaviour-div-no-overflow-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : input.src.exreg.0.1 : BV:32
5 : const.0 : BV:32
6 : eq(4, 5) : BOOL
7 : and(3, 6) : BOOL
8 : not(7) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.2
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvsdiv(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
sdiv_i32:1
--
live : exr0.0[0xffffffff], exr0.1[0xffffffff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.sdiv_i32:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=precondition.1
=Comment
undef-behaviour-div-no-overflow-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : input.src.exreg.0.1 : BV:32
5 : const.0 : BV:32
6 : eq(4, 5) : BOOL
7 : and(3, 6) : BOOL
8 : not(7) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.2
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvsdiv(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
sdiv_i32:1
--
live : exr0.0[0xffff], exr0.1[0xffffffff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.sdiv_i32:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=precondition.1
=Comment
undef-behaviour-div-no-overflow-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : input.src.exreg.0.1 : BV:32
5 : const.0 : BV:32
6 : eq(4, 5) : BOOL
7 : and(3, 6) : BOOL
8 : not(7) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.2
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvsdiv(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
sdiv_i32:1
--
live : exr0.0[0xff], exr0.1[0xffffffff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.sdiv_i32:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=precondition.1
=Comment
undef-behaviour-div-no-overflow-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : input.src.exreg.0.1 : BV:32
5 : const.0 : BV:32
6 : eq(4, 5) : BOOL
7 : and(3, 6) : BOOL
8 : not(7) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.2
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvsdiv(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
sdiv_i32:1
--
live : exr0.1[0xffffffff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.sdiv_i32:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=precondition.1
=Comment
undef-behaviour-div-no-overflow-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : input.src.exreg.0.1 : BV:32
5 : const.0 : BV:32
6 : eq(4, 5) : BOOL
7 : and(3, 6) : BOOL
8 : not(7) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.2
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvsdiv(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
sdiv_i32:1
--
live : exr0.0[0xffffffff], exr0.1[0xffff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.sdiv_i32:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=precondition.1
=Comment
undef-behaviour-div-no-overflow-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : input.src.exreg.0.1 : BV:32
5 : const.0 : BV:32
6 : eq(4, 5) : BOOL
7 : and(3, 6) : BOOL
8 : not(7) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.2
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvsdiv(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
sdiv_i32:1
--
live : exr0.0[0xffff], exr0.1[0xffff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.sdiv_i32:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=precondition.1
=Comment
undef-behaviour-div-no-overflow-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : input.src.exreg.0.1 : BV:32
5 : const.0 : BV:32
6 : eq(4, 5) : BOOL
7 : and(3, 6) : BOOL
8 : not(7) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.2
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvsdiv(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
sdiv_i32:1
--
live : exr0.0[0xff], exr0.1[0xffff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.sdiv_i32:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=precondition.1
=Comment
undef-behaviour-div-no-overflow-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : input.src.exreg.0.1 : BV:32
5 : const.0 : BV:32
6 : eq(4, 5) : BOOL
7 : and(3, 6) : BOOL
8 : not(7) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.2
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvsdiv(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
sdiv_i32:1
--
live : exr0.1[0xffff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.sdiv_i32:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=precondition.1
=Comment
undef-behaviour-div-no-overflow-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : input.src.exreg.0.1 : BV:32
5 : const.0 : BV:32
6 : eq(4, 5) : BOOL
7 : and(3, 6) : BOOL
8 : not(7) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.2
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvsdiv(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
sdiv_i32:1
--
live : exr0.0[0xffffffff], exr0.1[0xff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.sdiv_i32:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=precondition.1
=Comment
undef-behaviour-div-no-overflow-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : input.src.exreg.0.1 : BV:32
5 : const.0 : BV:32
6 : eq(4, 5) : BOOL
7 : and(3, 6) : BOOL
8 : not(7) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.2
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvsdiv(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
sdiv_i32:1
--
live : exr0.0[0xffff], exr0.1[0xff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.sdiv_i32:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=precondition.1
=Comment
undef-behaviour-div-no-overflow-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : input.src.exreg.0.1 : BV:32
5 : const.0 : BV:32
6 : eq(4, 5) : BOOL
7 : and(3, 6) : BOOL
8 : not(7) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.2
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvsdiv(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
sdiv_i32:1
--
live : exr0.0[0xff], exr0.1[0xff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.sdiv_i32:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=precondition.1
=Comment
undef-behaviour-div-no-overflow-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : input.src.exreg.0.1 : BV:32
5 : const.0 : BV:32
6 : eq(4, 5) : BOOL
7 : and(3, 6) : BOOL
8 : not(7) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.2
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvsdiv(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
sdiv_i32:1
--
live : exr0.1[0xff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.sdiv_i32:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=precondition.1
=Comment
undef-behaviour-div-no-overflow-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : input.src.exreg.0.1 : BV:32
5 : const.0 : BV:32
6 : eq(4, 5) : BOOL
7 : and(3, 6) : BOOL
8 : not(7) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.2
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvsdiv(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
sdiv_i32:1
--
live : exr0.0[0xffffffff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.sdiv_i32:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=precondition.1
=Comment
undef-behaviour-div-no-overflow-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : input.src.exreg.0.1 : BV:32
5 : const.0 : BV:32
6 : eq(4, 5) : BOOL
7 : and(3, 6) : BOOL
8 : not(7) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.2
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvsdiv(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
sdiv_i32:1
--
live : exr0.0[0xffff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.sdiv_i32:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=precondition.1
=Comment
undef-behaviour-div-no-overflow-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : input.src.exreg.0.1 : BV:32
5 : const.0 : BV:32
6 : eq(4, 5) : BOOL
7 : and(3, 6) : BOOL
8 : not(7) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.2
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvsdiv(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
sdiv_i32:1
--
live : exr0.0[0xff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.sdiv_i32:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=precondition.1
=Comment
undef-behaviour-div-no-overflow-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : input.src.exreg.0.1 : BV:32
5 : const.0 : BV:32
6 : eq(4, 5) : BOOL
7 : and(3, 6) : BOOL
8 : not(7) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.2
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvsdiv(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
sdiv_i32:1
--
live : exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.sdiv_i32:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=precondition.1
=Comment
undef-behaviour-div-no-overflow-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : input.src.exreg.0.1 : BV:32
5 : const.0 : BV:32
6 : eq(4, 5) : BOOL
7 : and(3, 6) : BOOL
8 : not(7) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.2
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvsdiv(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
sdiv_i32:1
--
live : exr0.0[0xffffffff], exr0.1[0xffffffff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.sdiv_i32:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=precondition.1
=Comment
undef-behaviour-div-no-overflow-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : input.src.exreg.0.1 : BV:32
5 : const.0 : BV:32
6 : eq(4, 5) : BOOL
7 : and(3, 6) : BOOL
8 : not(7) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.2
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvsdiv(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
sdiv_i32:1
--
live : exr0.0[0xffff], exr0.1[0xffffffff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.sdiv_i32:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=precondition.1
=Comment
undef-behaviour-div-no-overflow-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : input.src.exreg.0.1 : BV:32
5 : const.0 : BV:32
6 : eq(4, 5) : BOOL
7 : and(3, 6) : BOOL
8 : not(7) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.2
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvsdiv(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
sdiv_i32:1
--
live : exr0.0[0xff], exr0.1[0xffffffff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.sdiv_i32:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=precondition.1
=Comment
undef-behaviour-div-no-overflow-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : input.src.exreg.0.1 : BV:32
5 : const.0 : BV:32
6 : eq(4, 5) : BOOL
7 : and(3, 6) : BOOL
8 : not(7) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.2
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvsdiv(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
sdiv_i32:1
--
live : exr0.1[0xffffffff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.sdiv_i32:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=precondition.1
=Comment
undef-behaviour-div-no-overflow-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : input.src.exreg.0.1 : BV:32
5 : const.0 : BV:32
6 : eq(4, 5) : BOOL
7 : and(3, 6) : BOOL
8 : not(7) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.2
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvsdiv(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
sdiv_i32:1
--
live : exr0.0[0xffffffff], exr0.1[0xffff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.sdiv_i32:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=precondition.1
=Comment
undef-behaviour-div-no-overflow-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : input.src.exreg.0.1 : BV:32
5 : const.0 : BV:32
6 : eq(4, 5) : BOOL
7 : and(3, 6) : BOOL
8 : not(7) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.2
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvsdiv(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
sdiv_i32:1
--
live : exr0.0[0xffff], exr0.1[0xffff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.sdiv_i32:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=precondition.1
=Comment
undef-behaviour-div-no-overflow-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : input.src.exreg.0.1 : BV:32
5 : const.0 : BV:32
6 : eq(4, 5) : BOOL
7 : and(3, 6) : BOOL
8 : not(7) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.2
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvsdiv(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
sdiv_i32:1
--
live : exr0.0[0xff], exr0.1[0xffff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.sdiv_i32:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=precondition.1
=Comment
undef-behaviour-div-no-overflow-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : input.src.exreg.0.1 : BV:32
5 : const.0 : BV:32
6 : eq(4, 5) : BOOL
7 : and(3, 6) : BOOL
8 : not(7) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.2
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvsdiv(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
sdiv_i32:1
--
live : exr0.1[0xffff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.sdiv_i32:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=precondition.1
=Comment
undef-behaviour-div-no-overflow-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : input.src.exreg.0.1 : BV:32
5 : const.0 : BV:32
6 : eq(4, 5) : BOOL
7 : and(3, 6) : BOOL
8 : not(7) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.2
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvsdiv(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
sdiv_i32:1
--
live : exr0.0[0xffffffff], exr0.1[0xff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.sdiv_i32:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=precondition.1
=Comment
undef-behaviour-div-no-overflow-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : input.src.exreg.0.1 : BV:32
5 : const.0 : BV:32
6 : eq(4, 5) : BOOL
7 : and(3, 6) : BOOL
8 : not(7) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.2
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvsdiv(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
sdiv_i32:1
--
live : exr0.0[0xffff], exr0.1[0xff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.sdiv_i32:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=precondition.1
=Comment
undef-behaviour-div-no-overflow-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : input.src.exreg.0.1 : BV:32
5 : const.0 : BV:32
6 : eq(4, 5) : BOOL
7 : and(3, 6) : BOOL
8 : not(7) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.2
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvsdiv(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
sdiv_i32:1
--
live : exr0.0[0xff], exr0.1[0xff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.sdiv_i32:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=precondition.1
=Comment
undef-behaviour-div-no-overflow-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : input.src.exreg.0.1 : BV:32
5 : const.0 : BV:32
6 : eq(4, 5) : BOOL
7 : and(3, 6) : BOOL
8 : not(7) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.2
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvsdiv(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
sdiv_i32:1
--
live : exr0.1[0xff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.sdiv_i32:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=precondition.1
=Comment
undef-behaviour-div-no-overflow-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : input.src.exreg.0.1 : BV:32
5 : const.0 : BV:32
6 : eq(4, 5) : BOOL
7 : and(3, 6) : BOOL
8 : not(7) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.2
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvsdiv(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
sdiv_i32:1
--
live : exr0.0[0xffffffff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.sdiv_i32:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=precondition.1
=Comment
undef-behaviour-div-no-overflow-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : input.src.exreg.0.1 : BV:32
5 : const.0 : BV:32
6 : eq(4, 5) : BOOL
7 : and(3, 6) : BOOL
8 : not(7) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.2
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvsdiv(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
sdiv_i32:1
--
live : exr0.0[0xffff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.sdiv_i32:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=precondition.1
=Comment
undef-behaviour-div-no-overflow-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : input.src.exreg.0.1 : BV:32
5 : const.0 : BV:32
6 : eq(4, 5) : BOOL
7 : and(3, 6) : BOOL
8 : not(7) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.2
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvsdiv(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
sdiv_i32:1
--
live : exr0.0[0xff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.sdiv_i32:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=precondition.1
=Comment
undef-behaviour-div-no-overflow-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : input.src.exreg.0.1 : BV:32
5 : const.0 : BV:32
6 : eq(4, 5) : BOOL
7 : and(3, 6) : BOOL
8 : not(7) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.2
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvsdiv(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
sdiv_i32:1
--
live : exr0.2[0xffff],#
memlive : true
== 0 0 fb.sdiv_i32:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=precondition.1
=Comment
undef-behaviour-div-no-overflow-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : input.src.exreg.0.1 : BV:32
5 : const.0 : BV:32
6 : eq(4, 5) : BOOL
7 : and(3, 6) : BOOL
8 : not(7) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.2
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvsdiv(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
sdiv_i32:1
--
live : exr0.0[0xffffffff], exr0.1[0xffffffff], exr0.2[0xff],#
memlive : true
== 0 0 fb.sdiv_i32:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=precondition.1
=Comment
undef-behaviour-div-no-overflow-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : input.src.exreg.0.1 : BV:32
5 : const.0 : BV:32
6 : eq(4, 5) : BOOL
7 : and(3, 6) : BOOL
8 : not(7) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.2
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvsdiv(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
sdiv_i32:1
--
live : exr0.0[0xffff], exr0.1[0xffffffff], exr0.2[0xff],#
memlive : true
== 0 0 fb.sdiv_i32:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=precondition.1
=Comment
undef-behaviour-div-no-overflow-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : input.src.exreg.0.1 : BV:32
5 : const.0 : BV:32
6 : eq(4, 5) : BOOL
7 : and(3, 6) : BOOL
8 : not(7) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.2
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvsdiv(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
sdiv_i32:1
--
live : exr0.0[0xff], exr0.1[0xffffffff], exr0.2[0xff],#
memlive : true
== 0 0 fb.sdiv_i32:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=precondition.1
=Comment
undef-behaviour-div-no-overflow-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : input.src.exreg.0.1 : BV:32
5 : const.0 : BV:32
6 : eq(4, 5) : BOOL
7 : and(3, 6) : BOOL
8 : not(7) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.2
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvsdiv(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
sdiv_i32:1
--
live : exr0.1[0xffffffff], exr0.2[0xff],#
memlive : true
== 0 0 fb.sdiv_i32:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=precondition.1
=Comment
undef-behaviour-div-no-overflow-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : input.src.exreg.0.1 : BV:32
5 : const.0 : BV:32
6 : eq(4, 5) : BOOL
7 : and(3, 6) : BOOL
8 : not(7) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.2
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvsdiv(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
sdiv_i32:1
--
live : exr0.0[0xffffffff], exr0.1[0xffff], exr0.2[0xff],#
memlive : true
== 0 0 fb.sdiv_i32:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=precondition.1
=Comment
undef-behaviour-div-no-overflow-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : input.src.exreg.0.1 : BV:32
5 : const.0 : BV:32
6 : eq(4, 5) : BOOL
7 : and(3, 6) : BOOL
8 : not(7) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.2
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvsdiv(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
sdiv_i32:1
--
live : exr0.0[0xffff], exr0.1[0xffff], exr0.2[0xff],#
memlive : true
== 0 0 fb.sdiv_i32:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=precondition.1
=Comment
undef-behaviour-div-no-overflow-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : input.src.exreg.0.1 : BV:32
5 : const.0 : BV:32
6 : eq(4, 5) : BOOL
7 : and(3, 6) : BOOL
8 : not(7) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.2
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvsdiv(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
sdiv_i32:1
--
live : exr0.0[0xff], exr0.1[0xffff], exr0.2[0xff],#
memlive : true
== 0 0 fb.sdiv_i32:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=precondition.1
=Comment
undef-behaviour-div-no-overflow-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : input.src.exreg.0.1 : BV:32
5 : const.0 : BV:32
6 : eq(4, 5) : BOOL
7 : and(3, 6) : BOOL
8 : not(7) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.2
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvsdiv(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
sdiv_i32:1
--
live : exr0.1[0xffff], exr0.2[0xff],#
memlive : true
== 0 0 fb.sdiv_i32:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=precondition.1
=Comment
undef-behaviour-div-no-overflow-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : input.src.exreg.0.1 : BV:32
5 : const.0 : BV:32
6 : eq(4, 5) : BOOL
7 : and(3, 6) : BOOL
8 : not(7) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.2
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvsdiv(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
sdiv_i32:1
--
live : exr0.0[0xffffffff], exr0.1[0xff], exr0.2[0xff],#
memlive : true
== 0 0 fb.sdiv_i32:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=precondition.1
=Comment
undef-behaviour-div-no-overflow-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : input.src.exreg.0.1 : BV:32
5 : const.0 : BV:32
6 : eq(4, 5) : BOOL
7 : and(3, 6) : BOOL
8 : not(7) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.2
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvsdiv(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
sdiv_i32:1
--
live : exr0.0[0xffff], exr0.1[0xff], exr0.2[0xff],#
memlive : true
== 0 0 fb.sdiv_i32:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=precondition.1
=Comment
undef-behaviour-div-no-overflow-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : input.src.exreg.0.1 : BV:32
5 : const.0 : BV:32
6 : eq(4, 5) : BOOL
7 : and(3, 6) : BOOL
8 : not(7) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.2
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvsdiv(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
sdiv_i32:1
--
live : exr0.0[0xff], exr0.1[0xff], exr0.2[0xff],#
memlive : true
== 0 0 fb.sdiv_i32:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=precondition.1
=Comment
undef-behaviour-div-no-overflow-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : input.src.exreg.0.1 : BV:32
5 : const.0 : BV:32
6 : eq(4, 5) : BOOL
7 : and(3, 6) : BOOL
8 : not(7) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.2
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvsdiv(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
sdiv_i32:1
--
live : exr0.1[0xff], exr0.2[0xff],#
memlive : true
== 0 0 fb.sdiv_i32:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=precondition.1
=Comment
undef-behaviour-div-no-overflow-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : input.src.exreg.0.1 : BV:32
5 : const.0 : BV:32
6 : eq(4, 5) : BOOL
7 : and(3, 6) : BOOL
8 : not(7) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.2
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvsdiv(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
sdiv_i32:1
--
live : exr0.0[0xffffffff], exr0.2[0xff],#
memlive : true
== 0 0 fb.sdiv_i32:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=precondition.1
=Comment
undef-behaviour-div-no-overflow-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : input.src.exreg.0.1 : BV:32
5 : const.0 : BV:32
6 : eq(4, 5) : BOOL
7 : and(3, 6) : BOOL
8 : not(7) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.2
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvsdiv(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
sdiv_i32:1
--
live : exr0.0[0xffff], exr0.2[0xff],#
memlive : true
== 0 0 fb.sdiv_i32:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=precondition.1
=Comment
undef-behaviour-div-no-overflow-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : input.src.exreg.0.1 : BV:32
5 : const.0 : BV:32
6 : eq(4, 5) : BOOL
7 : and(3, 6) : BOOL
8 : not(7) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.2
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvsdiv(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
sdiv_i32:1
--
live : exr0.0[0xff], exr0.2[0xff],#
memlive : true
== 0 0 fb.sdiv_i32:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=precondition.1
=Comment
undef-behaviour-div-no-overflow-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : input.src.exreg.0.1 : BV:32
5 : const.0 : BV:32
6 : eq(4, 5) : BOOL
7 : and(3, 6) : BOOL
8 : not(7) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.2
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvsdiv(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
sdiv_i32:1
--
live : exr0.2[0xff],#
memlive : true
== 0 0 fb.sdiv_i32:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : const.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=precondition.1
=Comment
undef-behaviour-div-no-overflow-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : const.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : input.src.exreg.0.0 : BV:32
5 : const.1 : BV:32
6 : eq(4, 5) : BOOL
7 : and(3, 6) : BOOL
8 : not(7) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.0 : BV:32
2 : const.0 : BV:32
3 : bvsdiv(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
sdiv_i:1
--
live : exr0.0[0xffffffff], exr0.1[0xffffffff],#
memlive : true
== 0 0 fb.sdiv_i:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : const.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=precondition.1
=Comment
undef-behaviour-div-no-overflow-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : const.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : input.src.exreg.0.0 : BV:32
5 : const.1 : BV:32
6 : eq(4, 5) : BOOL
7 : and(3, 6) : BOOL
8 : not(7) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.0 : BV:32
2 : const.0 : BV:32
3 : bvsdiv(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
sdiv_i:1
--
live : exr0.0[0xffff], exr0.1[0xffffffff],#
memlive : true
== 0 0 fb.sdiv_i:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : const.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=precondition.1
=Comment
undef-behaviour-div-no-overflow-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : const.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : input.src.exreg.0.0 : BV:32
5 : const.1 : BV:32
6 : eq(4, 5) : BOOL
7 : and(3, 6) : BOOL
8 : not(7) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.0 : BV:32
2 : const.0 : BV:32
3 : bvsdiv(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
sdiv_i:1
--
live : exr0.0[0xff], exr0.1[0xffffffff],#
memlive : true
== 0 0 fb.sdiv_i:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : const.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=precondition.1
=Comment
undef-behaviour-div-no-overflow-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : const.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : input.src.exreg.0.0 : BV:32
5 : const.1 : BV:32
6 : eq(4, 5) : BOOL
7 : and(3, 6) : BOOL
8 : not(7) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.0 : BV:32
2 : const.0 : BV:32
3 : bvsdiv(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
sdiv_i:1
--
live : exr0.1[0xffffffff],#
memlive : true
== 0 0 fb.sdiv_i:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : const.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=precondition.1
=Comment
undef-behaviour-div-no-overflow-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : const.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : input.src.exreg.0.0 : BV:32
5 : const.1 : BV:32
6 : eq(4, 5) : BOOL
7 : and(3, 6) : BOOL
8 : not(7) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.0 : BV:32
2 : const.0 : BV:32
3 : bvsdiv(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
sdiv_i:1
--
live : exr0.0[0xffffffff], exr0.1[0xffff],#
memlive : true
== 0 0 fb.sdiv_i:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : const.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=precondition.1
=Comment
undef-behaviour-div-no-overflow-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : const.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : input.src.exreg.0.0 : BV:32
5 : const.1 : BV:32
6 : eq(4, 5) : BOOL
7 : and(3, 6) : BOOL
8 : not(7) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.0 : BV:32
2 : const.0 : BV:32
3 : bvsdiv(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
sdiv_i:1
--
live : exr0.0[0xffff], exr0.1[0xffff],#
memlive : true
== 0 0 fb.sdiv_i:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : const.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=precondition.1
=Comment
undef-behaviour-div-no-overflow-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : const.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : input.src.exreg.0.0 : BV:32
5 : const.1 : BV:32
6 : eq(4, 5) : BOOL
7 : and(3, 6) : BOOL
8 : not(7) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.0 : BV:32
2 : const.0 : BV:32
3 : bvsdiv(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
sdiv_i:1
--
live : exr0.0[0xff], exr0.1[0xffff],#
memlive : true
== 0 0 fb.sdiv_i:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : const.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=precondition.1
=Comment
undef-behaviour-div-no-overflow-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : const.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : input.src.exreg.0.0 : BV:32
5 : const.1 : BV:32
6 : eq(4, 5) : BOOL
7 : and(3, 6) : BOOL
8 : not(7) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.0 : BV:32
2 : const.0 : BV:32
3 : bvsdiv(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
sdiv_i:1
--
live : exr0.1[0xffff],#
memlive : true
== 0 0 fb.sdiv_i:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : const.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=precondition.1
=Comment
undef-behaviour-div-no-overflow-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : const.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : input.src.exreg.0.0 : BV:32
5 : const.1 : BV:32
6 : eq(4, 5) : BOOL
7 : and(3, 6) : BOOL
8 : not(7) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.0 : BV:32
2 : const.0 : BV:32
3 : bvsdiv(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
sdiv_i:1
--
live : exr0.0[0xffffffff], exr0.1[0xff],#
memlive : true
== 0 0 fb.sdiv_i:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : const.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=precondition.1
=Comment
undef-behaviour-div-no-overflow-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : const.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : input.src.exreg.0.0 : BV:32
5 : const.1 : BV:32
6 : eq(4, 5) : BOOL
7 : and(3, 6) : BOOL
8 : not(7) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.0 : BV:32
2 : const.0 : BV:32
3 : bvsdiv(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
sdiv_i:1
--
live : exr0.0[0xffff], exr0.1[0xff],#
memlive : true
== 0 0 fb.sdiv_i:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : const.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=precondition.1
=Comment
undef-behaviour-div-no-overflow-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : const.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : input.src.exreg.0.0 : BV:32
5 : const.1 : BV:32
6 : eq(4, 5) : BOOL
7 : and(3, 6) : BOOL
8 : not(7) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.0 : BV:32
2 : const.0 : BV:32
3 : bvsdiv(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
sdiv_i:1
--
live : exr0.0[0xff], exr0.1[0xff],#
memlive : true
== 0 0 fb.sdiv_i:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-divbyzero-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : const.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : not(3) : BOOL
=RhsExpr
1 : 1 : BOOL
=precondition.1
=Comment
undef-behaviour-div-no-overflow-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : const.0 : BV:32
2 : 0 : BV:32
3 : eq(1, 2) : BOOL
4 : input.src.exreg.0.0 : BV:32
5 : const.1 : BV:32
6 : eq(4, 5) : BOOL
7 : and(3, 6) : BOOL
8 : not(7) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.0 : BV:32
2 : const.0 : BV:32
3 : bvsdiv(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
sdiv_i:1
--
live : exr0.1[0xff],#
memlive : true
== 0 0 fb.sdiv_i:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : input.src.exreg.0.1 : BV:32
6 : 0 : INT
7 : bvextract(5, 6, 6) : BV:1
8 : 1 : BV:1
9 : eq(7, 8) : BOOL
10 : input.src.exreg.0.2 : BV:32
11 : bvextract(10, 6, 6) : BV:1
12 : eq(11, 8) : BOOL
13 : or(9, 12) : BOOL
14 : 0 : BV:1
15 : ite(13, 8, 14) : BV:1
16 : bvconcat(4, 15) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
or:1
--
live : exr0.0[0x1], exr0.1[0x1], exr0.2[0x1],#
memlive : true
== 0 0 fb.or:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : input.src.exreg.0.1 : BV:32
6 : 0 : INT
7 : bvextract(5, 6, 6) : BV:1
8 : 1 : BV:1
9 : eq(7, 8) : BOOL
10 : input.src.exreg.0.2 : BV:32
11 : bvextract(10, 6, 6) : BV:1
12 : eq(11, 8) : BOOL
13 : or(9, 12) : BOOL
14 : 0 : BV:1
15 : ite(13, 8, 14) : BV:1
16 : bvconcat(4, 15) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
or:1
--
live : exr0.0[0x1], exr0.2[0x1],#
memlive : true
== 0 0 fb.or:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : input.src.exreg.0.1 : BV:32
6 : 0 : INT
7 : bvextract(5, 6, 6) : BV:1
8 : 1 : BV:1
9 : eq(7, 8) : BOOL
10 : input.src.exreg.0.2 : BV:32
11 : bvextract(10, 6, 6) : BV:1
12 : eq(11, 8) : BOOL
13 : or(9, 12) : BOOL
14 : 0 : BV:1
15 : ite(13, 8, 14) : BV:1
16 : bvconcat(4, 15) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
or:1
--
live : exr0.0[0x1], exr0.1[0x1],#
memlive : true
== 0 0 fb.or:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : input.src.exreg.0.1 : BV:32
6 : 0 : INT
7 : bvextract(5, 6, 6) : BV:1
8 : 1 : BV:1
9 : eq(7, 8) : BOOL
10 : input.src.exreg.0.2 : BV:32
11 : bvextract(10, 6, 6) : BV:1
12 : eq(11, 8) : BOOL
13 : or(9, 12) : BOOL
14 : 0 : BV:1
15 : ite(13, 8, 14) : BV:1
16 : bvconcat(4, 15) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
or:1
--
live : exr0.0[0x1],#
memlive : true
== 0 0 fb.or:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : const.0 : BV:32
2 : input.src.exreg.0.1 : BV:32
3 : bvmul(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
mul_i32_i:1
--
live : exr0.0[0xffffffff], exr0.1[0xffffffff],#
memlive : true
== 0 0 fb.mul_i32_i:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : const.0 : BV:32
2 : input.src.exreg.0.1 : BV:32
3 : bvmul(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
mul_i32_i:1
--
live : exr0.0[0xffff], exr0.1[0xffffffff],#
memlive : true
== 0 0 fb.mul_i32_i:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : const.0 : BV:32
2 : input.src.exreg.0.1 : BV:32
3 : bvmul(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
mul_i32_i:1
--
live : exr0.0[0xff], exr0.1[0xffffffff],#
memlive : true
== 0 0 fb.mul_i32_i:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : const.0 : BV:32
2 : input.src.exreg.0.1 : BV:32
3 : bvmul(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
mul_i32_i:1
--
live : exr0.0[0xffffffff], exr0.1[0xffff],#
memlive : true
== 0 0 fb.mul_i32_i:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : const.0 : BV:32
2 : input.src.exreg.0.1 : BV:32
3 : bvmul(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
mul_i32_i:1
--
live : exr0.0[0xffff], exr0.1[0xffff],#
memlive : true
== 0 0 fb.mul_i32_i:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : const.0 : BV:32
2 : input.src.exreg.0.1 : BV:32
3 : bvmul(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
mul_i32_i:1
--
live : exr0.0[0xff], exr0.1[0xffff],#
memlive : true
== 0 0 fb.mul_i32_i:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : const.0 : BV:32
2 : input.src.exreg.0.1 : BV:32
3 : bvmul(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
mul_i32_i:1
--
live : exr0.0[0xffffffff], exr0.1[0xff],#
memlive : true
== 0 0 fb.mul_i32_i:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : const.0 : BV:32
2 : input.src.exreg.0.1 : BV:32
3 : bvmul(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
mul_i32_i:1
--
live : exr0.0[0xffff], exr0.1[0xff],#
memlive : true
== 0 0 fb.mul_i32_i:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : const.0 : BV:32
2 : input.src.exreg.0.1 : BV:32
3 : bvmul(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
mul_i32_i:1
--
live : exr0.0[0xff], exr0.1[0xff],#
memlive : true
== 0 0 fb.mul_i32_i:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : const.0 : BV:32
2 : input.src.exreg.0.1 : BV:32
3 : bvmul(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
mul_i32_i:1
--
live : exr0.0[0xffffffff],#
memlive : true
== 0 0 fb.mul_i32_i:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : const.0 : BV:32
2 : input.src.exreg.0.1 : BV:32
3 : bvmul(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
mul_i32_i:1
--
live : exr0.0[0xffff],#
memlive : true
== 0 0 fb.mul_i32_i:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : const.0 : BV:32
2 : input.src.exreg.0.1 : BV:32
3 : bvmul(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
mul_i32_i:1
--
live : exr0.0[0xff],#
memlive : true
== 0 0 fb.mul_i32_i:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvmul(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
mul_i32:1
--
live : exr0.0[0xffffffff], exr0.1[0xffffffff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.mul_i32:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvmul(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
mul_i32:1
--
live : exr0.0[0xffff], exr0.1[0xffffffff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.mul_i32:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvmul(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
mul_i32:1
--
live : exr0.0[0xff], exr0.1[0xffffffff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.mul_i32:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvmul(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
mul_i32:1
--
live : exr0.0[0xffffffff], exr0.1[0xffff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.mul_i32:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvmul(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
mul_i32:1
--
live : exr0.0[0xffff], exr0.1[0xffff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.mul_i32:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvmul(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
mul_i32:1
--
live : exr0.0[0xff], exr0.1[0xffff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.mul_i32:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvmul(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
mul_i32:1
--
live : exr0.0[0xffffffff], exr0.1[0xff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.mul_i32:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvmul(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
mul_i32:1
--
live : exr0.0[0xffff], exr0.1[0xff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.mul_i32:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvmul(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
mul_i32:1
--
live : exr0.0[0xff], exr0.1[0xff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.mul_i32:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvmul(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
mul_i32:1
--
live : exr0.0[0xffffffff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.mul_i32:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvmul(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
mul_i32:1
--
live : exr0.0[0xffff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.mul_i32:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvmul(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
mul_i32:1
--
live : exr0.0[0xff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.mul_i32:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvmul(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
mul_i32:1
--
live : exr0.0[0xffffffff], exr0.1[0xffffffff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.mul_i32:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvmul(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
mul_i32:1
--
live : exr0.0[0xffff], exr0.1[0xffffffff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.mul_i32:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvmul(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
mul_i32:1
--
live : exr0.0[0xff], exr0.1[0xffffffff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.mul_i32:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvmul(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
mul_i32:1
--
live : exr0.0[0xffffffff], exr0.1[0xffff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.mul_i32:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvmul(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
mul_i32:1
--
live : exr0.0[0xffff], exr0.1[0xffff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.mul_i32:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvmul(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
mul_i32:1
--
live : exr0.0[0xff], exr0.1[0xffff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.mul_i32:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvmul(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
mul_i32:1
--
live : exr0.0[0xffffffff], exr0.1[0xff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.mul_i32:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvmul(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
mul_i32:1
--
live : exr0.0[0xffff], exr0.1[0xff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.mul_i32:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvmul(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
mul_i32:1
--
live : exr0.0[0xff], exr0.1[0xff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.mul_i32:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvmul(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
mul_i32:1
--
live : exr0.0[0xffffffff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.mul_i32:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvmul(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
mul_i32:1
--
live : exr0.0[0xffff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.mul_i32:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvmul(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
mul_i32:1
--
live : exr0.0[0xff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.mul_i32:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvmul(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
mul_i32:1
--
live : exr0.0[0xffffffff], exr0.1[0xffffffff], exr0.2[0xff],#
memlive : true
== 0 0 fb.mul_i32:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvmul(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
mul_i32:1
--
live : exr0.0[0xffff], exr0.1[0xffffffff], exr0.2[0xff],#
memlive : true
== 0 0 fb.mul_i32:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvmul(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
mul_i32:1
--
live : exr0.0[0xff], exr0.1[0xffffffff], exr0.2[0xff],#
memlive : true
== 0 0 fb.mul_i32:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvmul(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
mul_i32:1
--
live : exr0.0[0xffffffff], exr0.1[0xffff], exr0.2[0xff],#
memlive : true
== 0 0 fb.mul_i32:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvmul(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
mul_i32:1
--
live : exr0.0[0xffff], exr0.1[0xffff], exr0.2[0xff],#
memlive : true
== 0 0 fb.mul_i32:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvmul(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
mul_i32:1
--
live : exr0.0[0xff], exr0.1[0xffff], exr0.2[0xff],#
memlive : true
== 0 0 fb.mul_i32:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvmul(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
mul_i32:1
--
live : exr0.0[0xffffffff], exr0.1[0xff], exr0.2[0xff],#
memlive : true
== 0 0 fb.mul_i32:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvmul(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
mul_i32:1
--
live : exr0.0[0xffff], exr0.1[0xff], exr0.2[0xff],#
memlive : true
== 0 0 fb.mul_i32:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvmul(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
mul_i32:1
--
live : exr0.0[0xff], exr0.1[0xff], exr0.2[0xff],#
memlive : true
== 0 0 fb.mul_i32:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvmul(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
mul_i32:1
--
live : exr0.0[0xffffffff], exr0.2[0xff],#
memlive : true
== 0 0 fb.mul_i32:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvmul(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
mul_i32:1
--
live : exr0.0[0xffff], exr0.2[0xff],#
memlive : true
== 0 0 fb.mul_i32:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvmul(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
mul_i32:1
--
live : exr0.0[0xff], exr0.2[0xff],#
memlive : true
== 0 0 fb.mul_i32:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvmul(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
mul_i32:1
--
live : exr0.0[0xffffffff], exr0.1[0xffffffff],#
memlive : true
== 0 0 fb.mul_i32:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvmul(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
mul_i32:1
--
live : exr0.0[0xffff], exr0.1[0xffffffff],#
memlive : true
== 0 0 fb.mul_i32:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvmul(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
mul_i32:1
--
live : exr0.0[0xff], exr0.1[0xffffffff],#
memlive : true
== 0 0 fb.mul_i32:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvmul(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
mul_i32:1
--
live : exr0.0[0xffffffff], exr0.1[0xffff],#
memlive : true
== 0 0 fb.mul_i32:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvmul(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
mul_i32:1
--
live : exr0.0[0xffff], exr0.1[0xffff],#
memlive : true
== 0 0 fb.mul_i32:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvmul(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
mul_i32:1
--
live : exr0.0[0xff], exr0.1[0xffff],#
memlive : true
== 0 0 fb.mul_i32:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvmul(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
mul_i32:1
--
live : exr0.0[0xffffffff], exr0.1[0xff],#
memlive : true
== 0 0 fb.mul_i32:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvmul(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
mul_i32:1
--
live : exr0.0[0xffff], exr0.1[0xff],#
memlive : true
== 0 0 fb.mul_i32:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvmul(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
mul_i32:1
--
live : exr0.0[0xff], exr0.1[0xff],#
memlive : true
== 0 0 fb.mul_i32:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvmul(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
mul_i32:1
--
live : exr0.0[0xffffffff],#
memlive : true
== 0 0 fb.mul_i32:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvmul(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
mul_i32:1
--
live : exr0.0[0xffff],#
memlive : true
== 0 0 fb.mul_i32:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvmul(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
mul_i32:1
--
live : exr0.0[0xff],#
memlive : true
== 0 0 fb.mul_i32:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
move32:1
--
live : exr0.0[0xffffffff], exr0.1[0xffffffff],#
memlive : true
== 0 0 fb.move32:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
move32:1
--
live : exr0.0[0xffff], exr0.1[0xffffffff],#
memlive : true
== 0 0 fb.move32:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
move32:1
--
live : exr0.0[0xff], exr0.1[0xffffffff],#
memlive : true
== 0 0 fb.move32:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
move32:1
--
live : exr0.0[0xffffffff], exr0.1[0xffff],#
memlive : true
== 0 0 fb.move32:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
move32:1
--
live : exr0.0[0xffff], exr0.1[0xffff],#
memlive : true
== 0 0 fb.move32:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
move32:1
--
live : exr0.0[0xff], exr0.1[0xffff],#
memlive : true
== 0 0 fb.move32:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
move32:1
--
live : exr0.0[0xffffffff], exr0.1[0xff],#
memlive : true
== 0 0 fb.move32:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
move32:1
--
live : exr0.0[0xffff], exr0.1[0xff],#
memlive : true
== 0 0 fb.move32:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
move32:1
--
live : exr0.0[0xff], exr0.1[0xff],#
memlive : true
== 0 0 fb.move32:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
move32:1
--
live : exr0.0[0xffffffff],#
memlive : true
== 0 0 fb.move32:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
move32:1
--
live : exr0.0[0xffff],#
memlive : true
== 0 0 fb.move32:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
move32:1
--
live : exr0.0[0xff],#
memlive : true
== 0 0 fb.move32:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : input.src.exreg.0.1 : BV:32
6 : 0 : INT
7 : bvextract(5, 6, 6) : BV:1
8 : 1 : BV:1
9 : eq(7, 8) : BOOL
10 : 0 : BV:1
11 : ite(9, 8, 10) : BV:1
12 : bvconcat(4, 11) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
move1:1
--
live : exr0.0[0x1], exr0.1[0x1],#
memlive : true
== 0 0 fb.move1:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : input.src.exreg.0.1 : BV:32
6 : 0 : INT
7 : bvextract(5, 6, 6) : BV:1
8 : 1 : BV:1
9 : eq(7, 8) : BOOL
10 : 0 : BV:1
11 : ite(9, 8, 10) : BV:1
12 : bvconcat(4, 11) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
move1:1
--
live : exr0.0[0x1],#
memlive : true
== 0 0 fb.move1:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-shiftcount-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 32 : INT
3 : isshiftcount(1, 2) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvlshr(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
lshr:1
--
live : exr0.0[0xffffffff], exr0.1[0xffffffff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.lshr:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-shiftcount-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 32 : INT
3 : isshiftcount(1, 2) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvlshr(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
lshr:1
--
live : exr0.0[0xffff], exr0.1[0xffffffff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.lshr:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-shiftcount-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 32 : INT
3 : isshiftcount(1, 2) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvlshr(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
lshr:1
--
live : exr0.0[0xff], exr0.1[0xffffffff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.lshr:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-shiftcount-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 32 : INT
3 : isshiftcount(1, 2) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvlshr(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
lshr:1
--
live : exr0.1[0xffffffff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.lshr:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-shiftcount-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 32 : INT
3 : isshiftcount(1, 2) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvlshr(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
lshr:1
--
live : exr0.0[0xffffffff], exr0.1[0xffff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.lshr:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-shiftcount-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 32 : INT
3 : isshiftcount(1, 2) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvlshr(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
lshr:1
--
live : exr0.0[0xffff], exr0.1[0xffff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.lshr:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-shiftcount-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 32 : INT
3 : isshiftcount(1, 2) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvlshr(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
lshr:1
--
live : exr0.0[0xff], exr0.1[0xffff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.lshr:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-shiftcount-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 32 : INT
3 : isshiftcount(1, 2) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvlshr(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
lshr:1
--
live : exr0.1[0xffff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.lshr:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-shiftcount-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 32 : INT
3 : isshiftcount(1, 2) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvlshr(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
lshr:1
--
live : exr0.0[0xffffffff], exr0.1[0xff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.lshr:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-shiftcount-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 32 : INT
3 : isshiftcount(1, 2) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvlshr(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
lshr:1
--
live : exr0.0[0xffff], exr0.1[0xff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.lshr:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-shiftcount-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 32 : INT
3 : isshiftcount(1, 2) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvlshr(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
lshr:1
--
live : exr0.0[0xff], exr0.1[0xff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.lshr:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-shiftcount-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 32 : INT
3 : isshiftcount(1, 2) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvlshr(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
lshr:1
--
live : exr0.1[0xff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.lshr:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-shiftcount-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 32 : INT
3 : isshiftcount(1, 2) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvlshr(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
lshr:1
--
live : exr0.0[0xffffffff], exr0.1[0xffffffff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.lshr:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-shiftcount-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 32 : INT
3 : isshiftcount(1, 2) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvlshr(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
lshr:1
--
live : exr0.0[0xffff], exr0.1[0xffffffff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.lshr:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-shiftcount-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 32 : INT
3 : isshiftcount(1, 2) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvlshr(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
lshr:1
--
live : exr0.0[0xff], exr0.1[0xffffffff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.lshr:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-shiftcount-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 32 : INT
3 : isshiftcount(1, 2) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvlshr(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
lshr:1
--
live : exr0.1[0xffffffff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.lshr:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-shiftcount-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 32 : INT
3 : isshiftcount(1, 2) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvlshr(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
lshr:1
--
live : exr0.0[0xffffffff], exr0.1[0xffff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.lshr:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-shiftcount-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 32 : INT
3 : isshiftcount(1, 2) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvlshr(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
lshr:1
--
live : exr0.0[0xffff], exr0.1[0xffff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.lshr:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-shiftcount-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 32 : INT
3 : isshiftcount(1, 2) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvlshr(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
lshr:1
--
live : exr0.0[0xff], exr0.1[0xffff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.lshr:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-shiftcount-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 32 : INT
3 : isshiftcount(1, 2) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvlshr(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
lshr:1
--
live : exr0.1[0xffff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.lshr:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-shiftcount-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 32 : INT
3 : isshiftcount(1, 2) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvlshr(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
lshr:1
--
live : exr0.0[0xffffffff], exr0.1[0xff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.lshr:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-shiftcount-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 32 : INT
3 : isshiftcount(1, 2) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvlshr(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
lshr:1
--
live : exr0.0[0xffff], exr0.1[0xff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.lshr:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-shiftcount-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 32 : INT
3 : isshiftcount(1, 2) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvlshr(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
lshr:1
--
live : exr0.0[0xff], exr0.1[0xff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.lshr:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-shiftcount-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 32 : INT
3 : isshiftcount(1, 2) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvlshr(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
lshr:1
--
live : exr0.1[0xff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.lshr:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-shiftcount-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 32 : INT
3 : isshiftcount(1, 2) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvlshr(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
lshr:1
--
live : exr0.0[0xffffffff], exr0.1[0xffffffff], exr0.2[0xff],#
memlive : true
== 0 0 fb.lshr:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-shiftcount-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 32 : INT
3 : isshiftcount(1, 2) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvlshr(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
lshr:1
--
live : exr0.0[0xffff], exr0.1[0xffffffff], exr0.2[0xff],#
memlive : true
== 0 0 fb.lshr:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-shiftcount-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 32 : INT
3 : isshiftcount(1, 2) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvlshr(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
lshr:1
--
live : exr0.0[0xff], exr0.1[0xffffffff], exr0.2[0xff],#
memlive : true
== 0 0 fb.lshr:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-shiftcount-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 32 : INT
3 : isshiftcount(1, 2) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvlshr(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
lshr:1
--
live : exr0.1[0xffffffff], exr0.2[0xff],#
memlive : true
== 0 0 fb.lshr:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-shiftcount-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 32 : INT
3 : isshiftcount(1, 2) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvlshr(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
lshr:1
--
live : exr0.0[0xffffffff], exr0.1[0xffff], exr0.2[0xff],#
memlive : true
== 0 0 fb.lshr:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-shiftcount-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 32 : INT
3 : isshiftcount(1, 2) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvlshr(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
lshr:1
--
live : exr0.0[0xffff], exr0.1[0xffff], exr0.2[0xff],#
memlive : true
== 0 0 fb.lshr:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-shiftcount-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 32 : INT
3 : isshiftcount(1, 2) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvlshr(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
lshr:1
--
live : exr0.0[0xff], exr0.1[0xffff], exr0.2[0xff],#
memlive : true
== 0 0 fb.lshr:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-shiftcount-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 32 : INT
3 : isshiftcount(1, 2) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvlshr(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
lshr:1
--
live : exr0.1[0xffff], exr0.2[0xff],#
memlive : true
== 0 0 fb.lshr:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-shiftcount-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 32 : INT
3 : isshiftcount(1, 2) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvlshr(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
lshr:1
--
live : exr0.0[0xffffffff], exr0.1[0xff], exr0.2[0xff],#
memlive : true
== 0 0 fb.lshr:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-shiftcount-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 32 : INT
3 : isshiftcount(1, 2) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvlshr(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
lshr:1
--
live : exr0.0[0xffff], exr0.1[0xff], exr0.2[0xff],#
memlive : true
== 0 0 fb.lshr:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-shiftcount-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 32 : INT
3 : isshiftcount(1, 2) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvlshr(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
lshr:1
--
live : exr0.0[0xff], exr0.1[0xff], exr0.2[0xff],#
memlive : true
== 0 0 fb.lshr:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-shiftcount-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 32 : INT
3 : isshiftcount(1, 2) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvlshr(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
lshr:1
--
live : exr0.1[0xff], exr0.2[0xff],#
memlive : true
== 0 0 fb.lshr:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-shiftcount-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 32 : INT
3 : isshiftcount(1, 2) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvlshr(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
lshr:1
--
live : exr0.0[0xffffffff], exr0.1[0xffffffff],#
memlive : true
== 0 0 fb.lshr:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-shiftcount-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 32 : INT
3 : isshiftcount(1, 2) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvlshr(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
lshr:1
--
live : exr0.0[0xffff], exr0.1[0xffffffff],#
memlive : true
== 0 0 fb.lshr:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-shiftcount-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 32 : INT
3 : isshiftcount(1, 2) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvlshr(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
lshr:1
--
live : exr0.0[0xff], exr0.1[0xffffffff],#
memlive : true
== 0 0 fb.lshr:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-shiftcount-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 32 : INT
3 : isshiftcount(1, 2) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvlshr(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
lshr:1
--
live : exr0.1[0xffffffff],#
memlive : true
== 0 0 fb.lshr:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-shiftcount-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 32 : INT
3 : isshiftcount(1, 2) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvlshr(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
lshr:1
--
live : exr0.0[0xffffffff], exr0.1[0xffff],#
memlive : true
== 0 0 fb.lshr:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-shiftcount-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 32 : INT
3 : isshiftcount(1, 2) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvlshr(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
lshr:1
--
live : exr0.0[0xffff], exr0.1[0xffff],#
memlive : true
== 0 0 fb.lshr:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-shiftcount-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 32 : INT
3 : isshiftcount(1, 2) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvlshr(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
lshr:1
--
live : exr0.0[0xff], exr0.1[0xffff],#
memlive : true
== 0 0 fb.lshr:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-shiftcount-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 32 : INT
3 : isshiftcount(1, 2) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvlshr(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
lshr:1
--
live : exr0.1[0xffff],#
memlive : true
== 0 0 fb.lshr:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-shiftcount-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 32 : INT
3 : isshiftcount(1, 2) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvlshr(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
lshr:1
--
live : exr0.0[0xffffffff], exr0.1[0xff],#
memlive : true
== 0 0 fb.lshr:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-shiftcount-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 32 : INT
3 : isshiftcount(1, 2) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvlshr(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
lshr:1
--
live : exr0.0[0xffff], exr0.1[0xff],#
memlive : true
== 0 0 fb.lshr:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-shiftcount-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 32 : INT
3 : isshiftcount(1, 2) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvlshr(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
lshr:1
--
live : exr0.0[0xff], exr0.1[0xff],#
memlive : true
== 0 0 fb.lshr:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-shiftcount-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 32 : INT
3 : isshiftcount(1, 2) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvlshr(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
lshr:1
--
live : exr0.1[0xff],#
memlive : true
== 0 0 fb.lshr:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.llvm-mem : ARRAY[BV:32 -> BV:8]
2 : mlvar.llvm.0 : MEMLABEL
3 : input.src.exreg.0.1 : BV:32
4 : 4 : INT
5 : 0 : BOOL
6 : select(1, 2, 3, 4, 5) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
load4:1
--
live : exr0.0[0xffffffff], exr0.1[0xffffffff],#
memlive : true
== 0 0 fb.load4:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.llvm-mem : ARRAY[BV:32 -> BV:8]
2 : mlvar.llvm.0 : MEMLABEL
3 : input.src.exreg.0.1 : BV:32
4 : 4 : INT
5 : 0 : BOOL
6 : select(1, 2, 3, 4, 5) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
load4:1
--
live : exr0.0[0xffff], exr0.1[0xffffffff],#
memlive : true
== 0 0 fb.load4:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.llvm-mem : ARRAY[BV:32 -> BV:8]
2 : mlvar.llvm.0 : MEMLABEL
3 : input.src.exreg.0.1 : BV:32
4 : 4 : INT
5 : 0 : BOOL
6 : select(1, 2, 3, 4, 5) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
load4:1
--
live : exr0.0[0xff], exr0.1[0xffffffff],#
memlive : true
== 0 0 fb.load4:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.llvm-mem : ARRAY[BV:32 -> BV:8]
2 : mlvar.llvm.0 : MEMLABEL
3 : input.src.exreg.0.1 : BV:32
4 : 4 : INT
5 : 0 : BOOL
6 : select(1, 2, 3, 4, 5) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
load4:1
--
live : exr0.0[0xffffffff], exr0.1[0xffff],#
memlive : true
== 0 0 fb.load4:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.llvm-mem : ARRAY[BV:32 -> BV:8]
2 : mlvar.llvm.0 : MEMLABEL
3 : input.src.exreg.0.1 : BV:32
4 : 4 : INT
5 : 0 : BOOL
6 : select(1, 2, 3, 4, 5) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
load4:1
--
live : exr0.0[0xffff], exr0.1[0xffff],#
memlive : true
== 0 0 fb.load4:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.llvm-mem : ARRAY[BV:32 -> BV:8]
2 : mlvar.llvm.0 : MEMLABEL
3 : input.src.exreg.0.1 : BV:32
4 : 4 : INT
5 : 0 : BOOL
6 : select(1, 2, 3, 4, 5) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
load4:1
--
live : exr0.0[0xff], exr0.1[0xffff],#
memlive : true
== 0 0 fb.load4:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.llvm-mem : ARRAY[BV:32 -> BV:8]
2 : mlvar.llvm.0 : MEMLABEL
3 : input.src.exreg.0.1 : BV:32
4 : 4 : INT
5 : 0 : BOOL
6 : select(1, 2, 3, 4, 5) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
load4:1
--
live : exr0.0[0xffffffff], exr0.1[0xff],#
memlive : true
== 0 0 fb.load4:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.llvm-mem : ARRAY[BV:32 -> BV:8]
2 : mlvar.llvm.0 : MEMLABEL
3 : input.src.exreg.0.1 : BV:32
4 : 4 : INT
5 : 0 : BOOL
6 : select(1, 2, 3, 4, 5) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
load4:1
--
live : exr0.0[0xffff], exr0.1[0xff],#
memlive : true
== 0 0 fb.load4:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.llvm-mem : ARRAY[BV:32 -> BV:8]
2 : mlvar.llvm.0 : MEMLABEL
3 : input.src.exreg.0.1 : BV:32
4 : 4 : INT
5 : 0 : BOOL
6 : select(1, 2, 3, 4, 5) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
load4:1
--
live : exr0.0[0xff], exr0.1[0xff],#
memlive : true
== 0 0 fb.load4:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.llvm-mem : ARRAY[BV:32 -> BV:8]
2 : mlvar.llvm.0 : MEMLABEL
3 : input.src.exreg.0.1 : BV:32
4 : 4 : INT
5 : 0 : BOOL
6 : select(1, 2, 3, 4, 5) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
load4:1
--
live : exr0.0[0xffffffff],#
memlive : true
== 0 0 fb.load4:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.llvm-mem : ARRAY[BV:32 -> BV:8]
2 : mlvar.llvm.0 : MEMLABEL
3 : input.src.exreg.0.1 : BV:32
4 : 4 : INT
5 : 0 : BOOL
6 : select(1, 2, 3, 4, 5) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
load4:1
--
live : exr0.0[0xffff],#
memlive : true
== 0 0 fb.load4:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.llvm-mem : ARRAY[BV:32 -> BV:8]
2 : mlvar.llvm.0 : MEMLABEL
3 : input.src.exreg.0.1 : BV:32
4 : 4 : INT
5 : 0 : BOOL
6 : select(1, 2, 3, 4, 5) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
load4:1
--
live : exr0.0[0xff],#
memlive : true
== 0 0 fb.load4:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 16 : INT
4 : bvextract(1, 2, 3) : BV:16
5 : input.src.llvm-mem : ARRAY[BV:32 -> BV:8]
6 : mlvar.llvm.0 : MEMLABEL
7 : input.src.exreg.0.1 : BV:32
8 : 2 : INT
9 : 0 : BOOL
10 : select(5, 6, 7, 8, 9) : BV:16
11 : bvconcat(4, 10) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
load2:1
--
live : exr0.0[0xffff], exr0.1[0xffffffff],#
memlive : true
== 0 0 fb.load2:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 16 : INT
4 : bvextract(1, 2, 3) : BV:16
5 : input.src.llvm-mem : ARRAY[BV:32 -> BV:8]
6 : mlvar.llvm.0 : MEMLABEL
7 : input.src.exreg.0.1 : BV:32
8 : 2 : INT
9 : 0 : BOOL
10 : select(5, 6, 7, 8, 9) : BV:16
11 : bvconcat(4, 10) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
load2:1
--
live : exr0.0[0xff], exr0.1[0xffffffff],#
memlive : true
== 0 0 fb.load2:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 16 : INT
4 : bvextract(1, 2, 3) : BV:16
5 : input.src.llvm-mem : ARRAY[BV:32 -> BV:8]
6 : mlvar.llvm.0 : MEMLABEL
7 : input.src.exreg.0.1 : BV:32
8 : 2 : INT
9 : 0 : BOOL
10 : select(5, 6, 7, 8, 9) : BV:16
11 : bvconcat(4, 10) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
load2:1
--
live : exr0.0[0xffff], exr0.1[0xffff],#
memlive : true
== 0 0 fb.load2:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 16 : INT
4 : bvextract(1, 2, 3) : BV:16
5 : input.src.llvm-mem : ARRAY[BV:32 -> BV:8]
6 : mlvar.llvm.0 : MEMLABEL
7 : input.src.exreg.0.1 : BV:32
8 : 2 : INT
9 : 0 : BOOL
10 : select(5, 6, 7, 8, 9) : BV:16
11 : bvconcat(4, 10) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
load2:1
--
live : exr0.0[0xff], exr0.1[0xffff],#
memlive : true
== 0 0 fb.load2:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 16 : INT
4 : bvextract(1, 2, 3) : BV:16
5 : input.src.llvm-mem : ARRAY[BV:32 -> BV:8]
6 : mlvar.llvm.0 : MEMLABEL
7 : input.src.exreg.0.1 : BV:32
8 : 2 : INT
9 : 0 : BOOL
10 : select(5, 6, 7, 8, 9) : BV:16
11 : bvconcat(4, 10) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
load2:1
--
live : exr0.0[0xffff], exr0.1[0xff],#
memlive : true
== 0 0 fb.load2:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 16 : INT
4 : bvextract(1, 2, 3) : BV:16
5 : input.src.llvm-mem : ARRAY[BV:32 -> BV:8]
6 : mlvar.llvm.0 : MEMLABEL
7 : input.src.exreg.0.1 : BV:32
8 : 2 : INT
9 : 0 : BOOL
10 : select(5, 6, 7, 8, 9) : BV:16
11 : bvconcat(4, 10) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
load2:1
--
live : exr0.0[0xff], exr0.1[0xff],#
memlive : true
== 0 0 fb.load2:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 16 : INT
4 : bvextract(1, 2, 3) : BV:16
5 : input.src.llvm-mem : ARRAY[BV:32 -> BV:8]
6 : mlvar.llvm.0 : MEMLABEL
7 : input.src.exreg.0.1 : BV:32
8 : 2 : INT
9 : 0 : BOOL
10 : select(5, 6, 7, 8, 9) : BV:16
11 : bvconcat(4, 10) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
load2:1
--
live : exr0.0[0xffff],#
memlive : true
== 0 0 fb.load2:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 16 : INT
4 : bvextract(1, 2, 3) : BV:16
5 : input.src.llvm-mem : ARRAY[BV:32 -> BV:8]
6 : mlvar.llvm.0 : MEMLABEL
7 : input.src.exreg.0.1 : BV:32
8 : 2 : INT
9 : 0 : BOOL
10 : select(5, 6, 7, 8, 9) : BV:16
11 : bvconcat(4, 10) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
load2:1
--
live : exr0.0[0xff],#
memlive : true
== 0 0 fb.load2:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 8 : INT
4 : bvextract(1, 2, 3) : BV:24
5 : input.src.llvm-mem : ARRAY[BV:32 -> BV:8]
6 : mlvar.llvm.0 : MEMLABEL
7 : input.src.exreg.0.1 : BV:32
8 : 1 : INT
9 : 0 : BOOL
10 : select(5, 6, 7, 8, 9) : BV:8
11 : bvconcat(4, 10) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
load1:1
--
live : exr0.0[0xff], exr0.1[0xffffffff],#
memlive : true
== 0 0 fb.load1:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 8 : INT
4 : bvextract(1, 2, 3) : BV:24
5 : input.src.llvm-mem : ARRAY[BV:32 -> BV:8]
6 : mlvar.llvm.0 : MEMLABEL
7 : input.src.exreg.0.1 : BV:32
8 : 1 : INT
9 : 0 : BOOL
10 : select(5, 6, 7, 8, 9) : BV:8
11 : bvconcat(4, 10) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
load1:1
--
live : exr0.0[0xff], exr0.1[0xffff],#
memlive : true
== 0 0 fb.load1:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 8 : INT
4 : bvextract(1, 2, 3) : BV:24
5 : input.src.llvm-mem : ARRAY[BV:32 -> BV:8]
6 : mlvar.llvm.0 : MEMLABEL
7 : input.src.exreg.0.1 : BV:32
8 : 1 : INT
9 : 0 : BOOL
10 : select(5, 6, 7, 8, 9) : BV:8
11 : bvconcat(4, 10) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
load1:1
--
live : exr0.0[0xff], exr0.1[0xff],#
memlive : true
== 0 0 fb.load1:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 8 : INT
4 : bvextract(1, 2, 3) : BV:24
5 : input.src.llvm-mem : ARRAY[BV:32 -> BV:8]
6 : mlvar.llvm.0 : MEMLABEL
7 : input.src.exreg.0.1 : BV:32
8 : 1 : INT
9 : 0 : BOOL
10 : select(5, 6, 7, 8, 9) : BV:8
11 : bvconcat(4, 10) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
load1:1
--
live : exr0.0[0xff],#
memlive : true
== 0 0 fb.load1:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : const.0 : BV:32
6 : input.src.exreg.0.1 : BV:32
7 : bvult(5, 6) : BOOL
8 : 1 : BV:1
9 : 0 : BV:1
10 : ite(7, 8, 9) : BV:1
11 : bvconcat(4, 10) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_ult_i:1
--
live : exr0.0[0x1], exr0.1[0xffffffff],#
memlive : true
== 0 0 fb.icmp_ult_i:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : const.0 : BV:32
6 : input.src.exreg.0.1 : BV:32
7 : bvult(5, 6) : BOOL
8 : 1 : BV:1
9 : 0 : BV:1
10 : ite(7, 8, 9) : BV:1
11 : bvconcat(4, 10) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_ult_i:1
--
live : exr0.0[0x1], exr0.1[0xffff],#
memlive : true
== 0 0 fb.icmp_ult_i:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : const.0 : BV:32
6 : input.src.exreg.0.1 : BV:32
7 : bvult(5, 6) : BOOL
8 : 1 : BV:1
9 : 0 : BV:1
10 : ite(7, 8, 9) : BV:1
11 : bvconcat(4, 10) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_ult_i:1
--
live : exr0.0[0x1], exr0.1[0xff],#
memlive : true
== 0 0 fb.icmp_ult_i:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : const.0 : BV:32
6 : input.src.exreg.0.1 : BV:32
7 : bvult(5, 6) : BOOL
8 : 1 : BV:1
9 : 0 : BV:1
10 : ite(7, 8, 9) : BV:1
11 : bvconcat(4, 10) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_ult_i:1
--
live : exr0.0[0x1],#
memlive : true
== 0 0 fb.icmp_ult_i:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : input.src.exreg.0.1 : BV:32
6 : input.src.exreg.0.2 : BV:32
7 : bvult(5, 6) : BOOL
8 : 1 : BV:1
9 : 0 : BV:1
10 : ite(7, 8, 9) : BV:1
11 : bvconcat(4, 10) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_ult:1
--
live : exr0.0[0x1], exr0.1[0xffffffff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.icmp_ult:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : input.src.exreg.0.1 : BV:32
6 : input.src.exreg.0.2 : BV:32
7 : bvult(5, 6) : BOOL
8 : 1 : BV:1
9 : 0 : BV:1
10 : ite(7, 8, 9) : BV:1
11 : bvconcat(4, 10) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_ult:1
--
live : exr0.0[0x1], exr0.1[0xffff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.icmp_ult:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : input.src.exreg.0.1 : BV:32
6 : input.src.exreg.0.2 : BV:32
7 : bvult(5, 6) : BOOL
8 : 1 : BV:1
9 : 0 : BV:1
10 : ite(7, 8, 9) : BV:1
11 : bvconcat(4, 10) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_ult:1
--
live : exr0.0[0x1], exr0.1[0xff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.icmp_ult:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : input.src.exreg.0.1 : BV:32
6 : input.src.exreg.0.2 : BV:32
7 : bvult(5, 6) : BOOL
8 : 1 : BV:1
9 : 0 : BV:1
10 : ite(7, 8, 9) : BV:1
11 : bvconcat(4, 10) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_ult:1
--
live : exr0.0[0x1], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.icmp_ult:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : input.src.exreg.0.1 : BV:32
6 : input.src.exreg.0.2 : BV:32
7 : bvult(5, 6) : BOOL
8 : 1 : BV:1
9 : 0 : BV:1
10 : ite(7, 8, 9) : BV:1
11 : bvconcat(4, 10) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_ult:1
--
live : exr0.0[0x1], exr0.1[0xffffffff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.icmp_ult:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : input.src.exreg.0.1 : BV:32
6 : input.src.exreg.0.2 : BV:32
7 : bvult(5, 6) : BOOL
8 : 1 : BV:1
9 : 0 : BV:1
10 : ite(7, 8, 9) : BV:1
11 : bvconcat(4, 10) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_ult:1
--
live : exr0.0[0x1], exr0.1[0xffff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.icmp_ult:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : input.src.exreg.0.1 : BV:32
6 : input.src.exreg.0.2 : BV:32
7 : bvult(5, 6) : BOOL
8 : 1 : BV:1
9 : 0 : BV:1
10 : ite(7, 8, 9) : BV:1
11 : bvconcat(4, 10) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_ult:1
--
live : exr0.0[0x1], exr0.1[0xff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.icmp_ult:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : input.src.exreg.0.1 : BV:32
6 : input.src.exreg.0.2 : BV:32
7 : bvult(5, 6) : BOOL
8 : 1 : BV:1
9 : 0 : BV:1
10 : ite(7, 8, 9) : BV:1
11 : bvconcat(4, 10) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_ult:1
--
live : exr0.0[0x1], exr0.2[0xffff],#
memlive : true
== 0 0 fb.icmp_ult:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : input.src.exreg.0.1 : BV:32
6 : input.src.exreg.0.2 : BV:32
7 : bvult(5, 6) : BOOL
8 : 1 : BV:1
9 : 0 : BV:1
10 : ite(7, 8, 9) : BV:1
11 : bvconcat(4, 10) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_ult:1
--
live : exr0.0[0x1], exr0.1[0xffffffff], exr0.2[0xff],#
memlive : true
== 0 0 fb.icmp_ult:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : input.src.exreg.0.1 : BV:32
6 : input.src.exreg.0.2 : BV:32
7 : bvult(5, 6) : BOOL
8 : 1 : BV:1
9 : 0 : BV:1
10 : ite(7, 8, 9) : BV:1
11 : bvconcat(4, 10) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_ult:1
--
live : exr0.0[0x1], exr0.1[0xffff], exr0.2[0xff],#
memlive : true
== 0 0 fb.icmp_ult:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : input.src.exreg.0.1 : BV:32
6 : input.src.exreg.0.2 : BV:32
7 : bvult(5, 6) : BOOL
8 : 1 : BV:1
9 : 0 : BV:1
10 : ite(7, 8, 9) : BV:1
11 : bvconcat(4, 10) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_ult:1
--
live : exr0.0[0x1], exr0.1[0xff], exr0.2[0xff],#
memlive : true
== 0 0 fb.icmp_ult:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : input.src.exreg.0.1 : BV:32
6 : input.src.exreg.0.2 : BV:32
7 : bvult(5, 6) : BOOL
8 : 1 : BV:1
9 : 0 : BV:1
10 : ite(7, 8, 9) : BV:1
11 : bvconcat(4, 10) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_ult:1
--
live : exr0.0[0x1], exr0.2[0xff],#
memlive : true
== 0 0 fb.icmp_ult:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : input.src.exreg.0.1 : BV:32
6 : input.src.exreg.0.2 : BV:32
7 : bvult(5, 6) : BOOL
8 : 1 : BV:1
9 : 0 : BV:1
10 : ite(7, 8, 9) : BV:1
11 : bvconcat(4, 10) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_ult:1
--
live : exr0.0[0x1], exr0.1[0xffffffff],#
memlive : true
== 0 0 fb.icmp_ult:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : input.src.exreg.0.1 : BV:32
6 : input.src.exreg.0.2 : BV:32
7 : bvult(5, 6) : BOOL
8 : 1 : BV:1
9 : 0 : BV:1
10 : ite(7, 8, 9) : BV:1
11 : bvconcat(4, 10) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_ult:1
--
live : exr0.0[0x1], exr0.1[0xffff],#
memlive : true
== 0 0 fb.icmp_ult:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : input.src.exreg.0.1 : BV:32
6 : input.src.exreg.0.2 : BV:32
7 : bvult(5, 6) : BOOL
8 : 1 : BV:1
9 : 0 : BV:1
10 : ite(7, 8, 9) : BV:1
11 : bvconcat(4, 10) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_ult:1
--
live : exr0.0[0x1], exr0.1[0xff],#
memlive : true
== 0 0 fb.icmp_ult:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : input.src.exreg.0.1 : BV:32
6 : input.src.exreg.0.2 : BV:32
7 : bvult(5, 6) : BOOL
8 : 1 : BV:1
9 : 0 : BV:1
10 : ite(7, 8, 9) : BV:1
11 : bvconcat(4, 10) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_ult:1
--
live : exr0.0[0x1],#
memlive : true
== 0 0 fb.icmp_ult:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : const.0 : BV:32
6 : input.src.exreg.0.1 : BV:32
7 : bvule(5, 6) : BOOL
8 : 1 : BV:1
9 : 0 : BV:1
10 : ite(7, 8, 9) : BV:1
11 : bvconcat(4, 10) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_ule_i:1
--
live : exr0.0[0x1], exr0.1[0xffffffff],#
memlive : true
== 0 0 fb.icmp_ule_i:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : const.0 : BV:32
6 : input.src.exreg.0.1 : BV:32
7 : bvule(5, 6) : BOOL
8 : 1 : BV:1
9 : 0 : BV:1
10 : ite(7, 8, 9) : BV:1
11 : bvconcat(4, 10) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_ule_i:1
--
live : exr0.0[0x1], exr0.1[0xffff],#
memlive : true
== 0 0 fb.icmp_ule_i:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : const.0 : BV:32
6 : input.src.exreg.0.1 : BV:32
7 : bvule(5, 6) : BOOL
8 : 1 : BV:1
9 : 0 : BV:1
10 : ite(7, 8, 9) : BV:1
11 : bvconcat(4, 10) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_ule_i:1
--
live : exr0.0[0x1], exr0.1[0xff],#
memlive : true
== 0 0 fb.icmp_ule_i:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : const.0 : BV:32
6 : input.src.exreg.0.1 : BV:32
7 : bvule(5, 6) : BOOL
8 : 1 : BV:1
9 : 0 : BV:1
10 : ite(7, 8, 9) : BV:1
11 : bvconcat(4, 10) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_ule_i:1
--
live : exr0.0[0x1],#
memlive : true
== 0 0 fb.icmp_ule_i:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : input.src.exreg.0.1 : BV:32
6 : input.src.exreg.0.2 : BV:32
7 : bvule(5, 6) : BOOL
8 : 1 : BV:1
9 : 0 : BV:1
10 : ite(7, 8, 9) : BV:1
11 : bvconcat(4, 10) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_ule:1
--
live : exr0.0[0x1], exr0.1[0xffffffff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.icmp_ule:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : input.src.exreg.0.1 : BV:32
6 : input.src.exreg.0.2 : BV:32
7 : bvule(5, 6) : BOOL
8 : 1 : BV:1
9 : 0 : BV:1
10 : ite(7, 8, 9) : BV:1
11 : bvconcat(4, 10) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_ule:1
--
live : exr0.0[0x1], exr0.1[0xffff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.icmp_ule:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : input.src.exreg.0.1 : BV:32
6 : input.src.exreg.0.2 : BV:32
7 : bvule(5, 6) : BOOL
8 : 1 : BV:1
9 : 0 : BV:1
10 : ite(7, 8, 9) : BV:1
11 : bvconcat(4, 10) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_ule:1
--
live : exr0.0[0x1], exr0.1[0xff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.icmp_ule:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : input.src.exreg.0.1 : BV:32
6 : input.src.exreg.0.2 : BV:32
7 : bvule(5, 6) : BOOL
8 : 1 : BV:1
9 : 0 : BV:1
10 : ite(7, 8, 9) : BV:1
11 : bvconcat(4, 10) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_ule:1
--
live : exr0.0[0x1], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.icmp_ule:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : input.src.exreg.0.1 : BV:32
6 : input.src.exreg.0.2 : BV:32
7 : bvule(5, 6) : BOOL
8 : 1 : BV:1
9 : 0 : BV:1
10 : ite(7, 8, 9) : BV:1
11 : bvconcat(4, 10) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_ule:1
--
live : exr0.0[0x1], exr0.1[0xffffffff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.icmp_ule:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : input.src.exreg.0.1 : BV:32
6 : input.src.exreg.0.2 : BV:32
7 : bvule(5, 6) : BOOL
8 : 1 : BV:1
9 : 0 : BV:1
10 : ite(7, 8, 9) : BV:1
11 : bvconcat(4, 10) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_ule:1
--
live : exr0.0[0x1], exr0.1[0xffff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.icmp_ule:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : input.src.exreg.0.1 : BV:32
6 : input.src.exreg.0.2 : BV:32
7 : bvule(5, 6) : BOOL
8 : 1 : BV:1
9 : 0 : BV:1
10 : ite(7, 8, 9) : BV:1
11 : bvconcat(4, 10) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_ule:1
--
live : exr0.0[0x1], exr0.1[0xff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.icmp_ule:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : input.src.exreg.0.1 : BV:32
6 : input.src.exreg.0.2 : BV:32
7 : bvule(5, 6) : BOOL
8 : 1 : BV:1
9 : 0 : BV:1
10 : ite(7, 8, 9) : BV:1
11 : bvconcat(4, 10) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_ule:1
--
live : exr0.0[0x1], exr0.2[0xffff],#
memlive : true
== 0 0 fb.icmp_ule:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : input.src.exreg.0.1 : BV:32
6 : input.src.exreg.0.2 : BV:32
7 : bvule(5, 6) : BOOL
8 : 1 : BV:1
9 : 0 : BV:1
10 : ite(7, 8, 9) : BV:1
11 : bvconcat(4, 10) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_ule:1
--
live : exr0.0[0x1], exr0.1[0xffffffff], exr0.2[0xff],#
memlive : true
== 0 0 fb.icmp_ule:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : input.src.exreg.0.1 : BV:32
6 : input.src.exreg.0.2 : BV:32
7 : bvule(5, 6) : BOOL
8 : 1 : BV:1
9 : 0 : BV:1
10 : ite(7, 8, 9) : BV:1
11 : bvconcat(4, 10) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_ule:1
--
live : exr0.0[0x1], exr0.1[0xffff], exr0.2[0xff],#
memlive : true
== 0 0 fb.icmp_ule:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : input.src.exreg.0.1 : BV:32
6 : input.src.exreg.0.2 : BV:32
7 : bvule(5, 6) : BOOL
8 : 1 : BV:1
9 : 0 : BV:1
10 : ite(7, 8, 9) : BV:1
11 : bvconcat(4, 10) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_ule:1
--
live : exr0.0[0x1], exr0.1[0xff], exr0.2[0xff],#
memlive : true
== 0 0 fb.icmp_ule:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : input.src.exreg.0.1 : BV:32
6 : input.src.exreg.0.2 : BV:32
7 : bvule(5, 6) : BOOL
8 : 1 : BV:1
9 : 0 : BV:1
10 : ite(7, 8, 9) : BV:1
11 : bvconcat(4, 10) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_ule:1
--
live : exr0.0[0x1], exr0.2[0xff],#
memlive : true
== 0 0 fb.icmp_ule:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : input.src.exreg.0.1 : BV:32
6 : input.src.exreg.0.2 : BV:32
7 : bvule(5, 6) : BOOL
8 : 1 : BV:1
9 : 0 : BV:1
10 : ite(7, 8, 9) : BV:1
11 : bvconcat(4, 10) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_ule:1
--
live : exr0.0[0x1], exr0.1[0xffffffff],#
memlive : true
== 0 0 fb.icmp_ule:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : input.src.exreg.0.1 : BV:32
6 : input.src.exreg.0.2 : BV:32
7 : bvule(5, 6) : BOOL
8 : 1 : BV:1
9 : 0 : BV:1
10 : ite(7, 8, 9) : BV:1
11 : bvconcat(4, 10) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_ule:1
--
live : exr0.0[0x1], exr0.1[0xffff],#
memlive : true
== 0 0 fb.icmp_ule:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : input.src.exreg.0.1 : BV:32
6 : input.src.exreg.0.2 : BV:32
7 : bvule(5, 6) : BOOL
8 : 1 : BV:1
9 : 0 : BV:1
10 : ite(7, 8, 9) : BV:1
11 : bvconcat(4, 10) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_ule:1
--
live : exr0.0[0x1], exr0.1[0xff],#
memlive : true
== 0 0 fb.icmp_ule:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : input.src.exreg.0.1 : BV:32
6 : input.src.exreg.0.2 : BV:32
7 : bvule(5, 6) : BOOL
8 : 1 : BV:1
9 : 0 : BV:1
10 : ite(7, 8, 9) : BV:1
11 : bvconcat(4, 10) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_ule:1
--
live : exr0.0[0x1],#
memlive : true
== 0 0 fb.icmp_ule:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : input.src.exreg.0.1 : BV:32
6 : const.0 : BV:32
7 : bvugt(5, 6) : BOOL
8 : 1 : BV:1
9 : 0 : BV:1
10 : ite(7, 8, 9) : BV:1
11 : bvconcat(4, 10) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_ugt_i:1
--
live : exr0.0[0x1], exr0.1[0xffffffff],#
memlive : true
== 0 0 fb.icmp_ugt_i:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : input.src.exreg.0.1 : BV:32
6 : const.0 : BV:32
7 : bvugt(5, 6) : BOOL
8 : 1 : BV:1
9 : 0 : BV:1
10 : ite(7, 8, 9) : BV:1
11 : bvconcat(4, 10) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_ugt_i:1
--
live : exr0.0[0x1], exr0.1[0xffff],#
memlive : true
== 0 0 fb.icmp_ugt_i:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : input.src.exreg.0.1 : BV:32
6 : const.0 : BV:32
7 : bvugt(5, 6) : BOOL
8 : 1 : BV:1
9 : 0 : BV:1
10 : ite(7, 8, 9) : BV:1
11 : bvconcat(4, 10) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_ugt_i:1
--
live : exr0.0[0x1], exr0.1[0xff],#
memlive : true
== 0 0 fb.icmp_ugt_i:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : input.src.exreg.0.1 : BV:32
6 : const.0 : BV:32
7 : bvugt(5, 6) : BOOL
8 : 1 : BV:1
9 : 0 : BV:1
10 : ite(7, 8, 9) : BV:1
11 : bvconcat(4, 10) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_ugt_i:1
--
live : exr0.0[0x1],#
memlive : true
== 0 0 fb.icmp_ugt_i:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : input.src.exreg.0.1 : BV:32
6 : input.src.exreg.0.2 : BV:32
7 : bvugt(5, 6) : BOOL
8 : 1 : BV:1
9 : 0 : BV:1
10 : ite(7, 8, 9) : BV:1
11 : bvconcat(4, 10) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_ugt:1
--
live : exr0.0[0x1], exr0.1[0xffffffff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.icmp_ugt:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : input.src.exreg.0.1 : BV:32
6 : input.src.exreg.0.2 : BV:32
7 : bvugt(5, 6) : BOOL
8 : 1 : BV:1
9 : 0 : BV:1
10 : ite(7, 8, 9) : BV:1
11 : bvconcat(4, 10) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_ugt:1
--
live : exr0.0[0x1], exr0.1[0xffff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.icmp_ugt:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : input.src.exreg.0.1 : BV:32
6 : input.src.exreg.0.2 : BV:32
7 : bvugt(5, 6) : BOOL
8 : 1 : BV:1
9 : 0 : BV:1
10 : ite(7, 8, 9) : BV:1
11 : bvconcat(4, 10) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_ugt:1
--
live : exr0.0[0x1], exr0.1[0xff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.icmp_ugt:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : input.src.exreg.0.1 : BV:32
6 : input.src.exreg.0.2 : BV:32
7 : bvugt(5, 6) : BOOL
8 : 1 : BV:1
9 : 0 : BV:1
10 : ite(7, 8, 9) : BV:1
11 : bvconcat(4, 10) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_ugt:1
--
live : exr0.0[0x1], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.icmp_ugt:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : input.src.exreg.0.1 : BV:32
6 : input.src.exreg.0.2 : BV:32
7 : bvugt(5, 6) : BOOL
8 : 1 : BV:1
9 : 0 : BV:1
10 : ite(7, 8, 9) : BV:1
11 : bvconcat(4, 10) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_ugt:1
--
live : exr0.0[0x1], exr0.1[0xffffffff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.icmp_ugt:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : input.src.exreg.0.1 : BV:32
6 : input.src.exreg.0.2 : BV:32
7 : bvugt(5, 6) : BOOL
8 : 1 : BV:1
9 : 0 : BV:1
10 : ite(7, 8, 9) : BV:1
11 : bvconcat(4, 10) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_ugt:1
--
live : exr0.0[0x1], exr0.1[0xffff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.icmp_ugt:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : input.src.exreg.0.1 : BV:32
6 : input.src.exreg.0.2 : BV:32
7 : bvugt(5, 6) : BOOL
8 : 1 : BV:1
9 : 0 : BV:1
10 : ite(7, 8, 9) : BV:1
11 : bvconcat(4, 10) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_ugt:1
--
live : exr0.0[0x1], exr0.1[0xff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.icmp_ugt:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : input.src.exreg.0.1 : BV:32
6 : input.src.exreg.0.2 : BV:32
7 : bvugt(5, 6) : BOOL
8 : 1 : BV:1
9 : 0 : BV:1
10 : ite(7, 8, 9) : BV:1
11 : bvconcat(4, 10) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_ugt:1
--
live : exr0.0[0x1], exr0.2[0xffff],#
memlive : true
== 0 0 fb.icmp_ugt:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : input.src.exreg.0.1 : BV:32
6 : input.src.exreg.0.2 : BV:32
7 : bvugt(5, 6) : BOOL
8 : 1 : BV:1
9 : 0 : BV:1
10 : ite(7, 8, 9) : BV:1
11 : bvconcat(4, 10) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_ugt:1
--
live : exr0.0[0x1], exr0.1[0xffffffff], exr0.2[0xff],#
memlive : true
== 0 0 fb.icmp_ugt:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : input.src.exreg.0.1 : BV:32
6 : input.src.exreg.0.2 : BV:32
7 : bvugt(5, 6) : BOOL
8 : 1 : BV:1
9 : 0 : BV:1
10 : ite(7, 8, 9) : BV:1
11 : bvconcat(4, 10) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_ugt:1
--
live : exr0.0[0x1], exr0.1[0xffff], exr0.2[0xff],#
memlive : true
== 0 0 fb.icmp_ugt:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : input.src.exreg.0.1 : BV:32
6 : input.src.exreg.0.2 : BV:32
7 : bvugt(5, 6) : BOOL
8 : 1 : BV:1
9 : 0 : BV:1
10 : ite(7, 8, 9) : BV:1
11 : bvconcat(4, 10) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_ugt:1
--
live : exr0.0[0x1], exr0.1[0xff], exr0.2[0xff],#
memlive : true
== 0 0 fb.icmp_ugt:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : input.src.exreg.0.1 : BV:32
6 : input.src.exreg.0.2 : BV:32
7 : bvugt(5, 6) : BOOL
8 : 1 : BV:1
9 : 0 : BV:1
10 : ite(7, 8, 9) : BV:1
11 : bvconcat(4, 10) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_ugt:1
--
live : exr0.0[0x1], exr0.2[0xff],#
memlive : true
== 0 0 fb.icmp_ugt:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : input.src.exreg.0.1 : BV:32
6 : input.src.exreg.0.2 : BV:32
7 : bvugt(5, 6) : BOOL
8 : 1 : BV:1
9 : 0 : BV:1
10 : ite(7, 8, 9) : BV:1
11 : bvconcat(4, 10) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_ugt:1
--
live : exr0.0[0x1], exr0.1[0xffffffff],#
memlive : true
== 0 0 fb.icmp_ugt:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : input.src.exreg.0.1 : BV:32
6 : input.src.exreg.0.2 : BV:32
7 : bvugt(5, 6) : BOOL
8 : 1 : BV:1
9 : 0 : BV:1
10 : ite(7, 8, 9) : BV:1
11 : bvconcat(4, 10) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_ugt:1
--
live : exr0.0[0x1], exr0.1[0xffff],#
memlive : true
== 0 0 fb.icmp_ugt:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : input.src.exreg.0.1 : BV:32
6 : input.src.exreg.0.2 : BV:32
7 : bvugt(5, 6) : BOOL
8 : 1 : BV:1
9 : 0 : BV:1
10 : ite(7, 8, 9) : BV:1
11 : bvconcat(4, 10) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_ugt:1
--
live : exr0.0[0x1], exr0.1[0xff],#
memlive : true
== 0 0 fb.icmp_ugt:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : input.src.exreg.0.1 : BV:32
6 : input.src.exreg.0.2 : BV:32
7 : bvugt(5, 6) : BOOL
8 : 1 : BV:1
9 : 0 : BV:1
10 : ite(7, 8, 9) : BV:1
11 : bvconcat(4, 10) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_ugt:1
--
live : exr0.0[0x1],#
memlive : true
== 0 0 fb.icmp_ugt:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : const.0 : BV:32
6 : input.src.exreg.0.1 : BV:32
7 : bvuge(5, 6) : BOOL
8 : 1 : BV:1
9 : 0 : BV:1
10 : ite(7, 8, 9) : BV:1
11 : bvconcat(4, 10) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_uge_i:1
--
live : exr0.0[0x1], exr0.1[0xffffffff],#
memlive : true
== 0 0 fb.icmp_uge_i:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : const.0 : BV:32
6 : input.src.exreg.0.1 : BV:32
7 : bvuge(5, 6) : BOOL
8 : 1 : BV:1
9 : 0 : BV:1
10 : ite(7, 8, 9) : BV:1
11 : bvconcat(4, 10) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_uge_i:1
--
live : exr0.0[0x1], exr0.1[0xffff],#
memlive : true
== 0 0 fb.icmp_uge_i:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : const.0 : BV:32
6 : input.src.exreg.0.1 : BV:32
7 : bvuge(5, 6) : BOOL
8 : 1 : BV:1
9 : 0 : BV:1
10 : ite(7, 8, 9) : BV:1
11 : bvconcat(4, 10) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_uge_i:1
--
live : exr0.0[0x1], exr0.1[0xff],#
memlive : true
== 0 0 fb.icmp_uge_i:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : const.0 : BV:32
6 : input.src.exreg.0.1 : BV:32
7 : bvuge(5, 6) : BOOL
8 : 1 : BV:1
9 : 0 : BV:1
10 : ite(7, 8, 9) : BV:1
11 : bvconcat(4, 10) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_uge_i:1
--
live : exr0.0[0x1],#
memlive : true
== 0 0 fb.icmp_uge_i:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : input.src.exreg.0.1 : BV:32
6 : input.src.exreg.0.2 : BV:32
7 : bvuge(5, 6) : BOOL
8 : 1 : BV:1
9 : 0 : BV:1
10 : ite(7, 8, 9) : BV:1
11 : bvconcat(4, 10) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_uge:1
--
live : exr0.0[0x1], exr0.1[0xffffffff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.icmp_uge:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : input.src.exreg.0.1 : BV:32
6 : input.src.exreg.0.2 : BV:32
7 : bvuge(5, 6) : BOOL
8 : 1 : BV:1
9 : 0 : BV:1
10 : ite(7, 8, 9) : BV:1
11 : bvconcat(4, 10) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_uge:1
--
live : exr0.0[0x1], exr0.1[0xffff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.icmp_uge:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : input.src.exreg.0.1 : BV:32
6 : input.src.exreg.0.2 : BV:32
7 : bvuge(5, 6) : BOOL
8 : 1 : BV:1
9 : 0 : BV:1
10 : ite(7, 8, 9) : BV:1
11 : bvconcat(4, 10) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_uge:1
--
live : exr0.0[0x1], exr0.1[0xff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.icmp_uge:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : input.src.exreg.0.1 : BV:32
6 : input.src.exreg.0.2 : BV:32
7 : bvuge(5, 6) : BOOL
8 : 1 : BV:1
9 : 0 : BV:1
10 : ite(7, 8, 9) : BV:1
11 : bvconcat(4, 10) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_uge:1
--
live : exr0.0[0x1], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.icmp_uge:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : input.src.exreg.0.1 : BV:32
6 : input.src.exreg.0.2 : BV:32
7 : bvuge(5, 6) : BOOL
8 : 1 : BV:1
9 : 0 : BV:1
10 : ite(7, 8, 9) : BV:1
11 : bvconcat(4, 10) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_uge:1
--
live : exr0.0[0x1], exr0.1[0xffffffff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.icmp_uge:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : input.src.exreg.0.1 : BV:32
6 : input.src.exreg.0.2 : BV:32
7 : bvuge(5, 6) : BOOL
8 : 1 : BV:1
9 : 0 : BV:1
10 : ite(7, 8, 9) : BV:1
11 : bvconcat(4, 10) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_uge:1
--
live : exr0.0[0x1], exr0.1[0xffff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.icmp_uge:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : input.src.exreg.0.1 : BV:32
6 : input.src.exreg.0.2 : BV:32
7 : bvuge(5, 6) : BOOL
8 : 1 : BV:1
9 : 0 : BV:1
10 : ite(7, 8, 9) : BV:1
11 : bvconcat(4, 10) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_uge:1
--
live : exr0.0[0x1], exr0.1[0xff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.icmp_uge:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : input.src.exreg.0.1 : BV:32
6 : input.src.exreg.0.2 : BV:32
7 : bvuge(5, 6) : BOOL
8 : 1 : BV:1
9 : 0 : BV:1
10 : ite(7, 8, 9) : BV:1
11 : bvconcat(4, 10) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_uge:1
--
live : exr0.0[0x1], exr0.2[0xffff],#
memlive : true
== 0 0 fb.icmp_uge:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : input.src.exreg.0.1 : BV:32
6 : input.src.exreg.0.2 : BV:32
7 : bvuge(5, 6) : BOOL
8 : 1 : BV:1
9 : 0 : BV:1
10 : ite(7, 8, 9) : BV:1
11 : bvconcat(4, 10) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_uge:1
--
live : exr0.0[0x1], exr0.1[0xffffffff], exr0.2[0xff],#
memlive : true
== 0 0 fb.icmp_uge:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : input.src.exreg.0.1 : BV:32
6 : input.src.exreg.0.2 : BV:32
7 : bvuge(5, 6) : BOOL
8 : 1 : BV:1
9 : 0 : BV:1
10 : ite(7, 8, 9) : BV:1
11 : bvconcat(4, 10) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_uge:1
--
live : exr0.0[0x1], exr0.1[0xffff], exr0.2[0xff],#
memlive : true
== 0 0 fb.icmp_uge:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : input.src.exreg.0.1 : BV:32
6 : input.src.exreg.0.2 : BV:32
7 : bvuge(5, 6) : BOOL
8 : 1 : BV:1
9 : 0 : BV:1
10 : ite(7, 8, 9) : BV:1
11 : bvconcat(4, 10) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_uge:1
--
live : exr0.0[0x1], exr0.1[0xff], exr0.2[0xff],#
memlive : true
== 0 0 fb.icmp_uge:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : input.src.exreg.0.1 : BV:32
6 : input.src.exreg.0.2 : BV:32
7 : bvuge(5, 6) : BOOL
8 : 1 : BV:1
9 : 0 : BV:1
10 : ite(7, 8, 9) : BV:1
11 : bvconcat(4, 10) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_uge:1
--
live : exr0.0[0x1], exr0.2[0xff],#
memlive : true
== 0 0 fb.icmp_uge:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : input.src.exreg.0.1 : BV:32
6 : input.src.exreg.0.2 : BV:32
7 : bvuge(5, 6) : BOOL
8 : 1 : BV:1
9 : 0 : BV:1
10 : ite(7, 8, 9) : BV:1
11 : bvconcat(4, 10) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_uge:1
--
live : exr0.0[0x1], exr0.1[0xffffffff],#
memlive : true
== 0 0 fb.icmp_uge:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : input.src.exreg.0.1 : BV:32
6 : input.src.exreg.0.2 : BV:32
7 : bvuge(5, 6) : BOOL
8 : 1 : BV:1
9 : 0 : BV:1
10 : ite(7, 8, 9) : BV:1
11 : bvconcat(4, 10) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_uge:1
--
live : exr0.0[0x1], exr0.1[0xffff],#
memlive : true
== 0 0 fb.icmp_uge:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : input.src.exreg.0.1 : BV:32
6 : input.src.exreg.0.2 : BV:32
7 : bvuge(5, 6) : BOOL
8 : 1 : BV:1
9 : 0 : BV:1
10 : ite(7, 8, 9) : BV:1
11 : bvconcat(4, 10) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_uge:1
--
live : exr0.0[0x1], exr0.1[0xff],#
memlive : true
== 0 0 fb.icmp_uge:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : input.src.exreg.0.1 : BV:32
6 : input.src.exreg.0.2 : BV:32
7 : bvuge(5, 6) : BOOL
8 : 1 : BV:1
9 : 0 : BV:1
10 : ite(7, 8, 9) : BV:1
11 : bvconcat(4, 10) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_uge:1
--
live : exr0.0[0x1],#
memlive : true
== 0 0 fb.icmp_uge:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : const.0 : BV:32
6 : input.src.exreg.0.1 : BV:32
7 : bvslt(5, 6) : BOOL
8 : 1 : BV:1
9 : 0 : BV:1
10 : ite(7, 8, 9) : BV:1
11 : bvconcat(4, 10) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_slt_i:1
--
live : exr0.0[0x1], exr0.1[0xffffffff],#
memlive : true
== 0 0 fb.icmp_slt_i:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : const.0 : BV:32
6 : input.src.exreg.0.1 : BV:32
7 : bvslt(5, 6) : BOOL
8 : 1 : BV:1
9 : 0 : BV:1
10 : ite(7, 8, 9) : BV:1
11 : bvconcat(4, 10) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_slt_i:1
--
live : exr0.0[0x1], exr0.1[0xffff],#
memlive : true
== 0 0 fb.icmp_slt_i:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : const.0 : BV:32
6 : input.src.exreg.0.1 : BV:32
7 : bvslt(5, 6) : BOOL
8 : 1 : BV:1
9 : 0 : BV:1
10 : ite(7, 8, 9) : BV:1
11 : bvconcat(4, 10) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_slt_i:1
--
live : exr0.0[0x1], exr0.1[0xff],#
memlive : true
== 0 0 fb.icmp_slt_i:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : const.0 : BV:32
6 : input.src.exreg.0.1 : BV:32
7 : bvslt(5, 6) : BOOL
8 : 1 : BV:1
9 : 0 : BV:1
10 : ite(7, 8, 9) : BV:1
11 : bvconcat(4, 10) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_slt_i:1
--
live : exr0.0[0x1],#
memlive : true
== 0 0 fb.icmp_slt_i:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : input.src.exreg.0.1 : BV:32
6 : input.src.exreg.0.2 : BV:32
7 : bvslt(5, 6) : BOOL
8 : 1 : BV:1
9 : 0 : BV:1
10 : ite(7, 8, 9) : BV:1
11 : bvconcat(4, 10) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_slt:1
--
live : exr0.0[0x1], exr0.1[0xffffffff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.icmp_slt:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : input.src.exreg.0.1 : BV:32
6 : input.src.exreg.0.2 : BV:32
7 : bvslt(5, 6) : BOOL
8 : 1 : BV:1
9 : 0 : BV:1
10 : ite(7, 8, 9) : BV:1
11 : bvconcat(4, 10) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_slt:1
--
live : exr0.0[0x1], exr0.1[0xffff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.icmp_slt:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : input.src.exreg.0.1 : BV:32
6 : input.src.exreg.0.2 : BV:32
7 : bvslt(5, 6) : BOOL
8 : 1 : BV:1
9 : 0 : BV:1
10 : ite(7, 8, 9) : BV:1
11 : bvconcat(4, 10) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_slt:1
--
live : exr0.0[0x1], exr0.1[0xff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.icmp_slt:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : input.src.exreg.0.1 : BV:32
6 : input.src.exreg.0.2 : BV:32
7 : bvslt(5, 6) : BOOL
8 : 1 : BV:1
9 : 0 : BV:1
10 : ite(7, 8, 9) : BV:1
11 : bvconcat(4, 10) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_slt:1
--
live : exr0.0[0x1], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.icmp_slt:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : input.src.exreg.0.1 : BV:32
6 : input.src.exreg.0.2 : BV:32
7 : bvslt(5, 6) : BOOL
8 : 1 : BV:1
9 : 0 : BV:1
10 : ite(7, 8, 9) : BV:1
11 : bvconcat(4, 10) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_slt:1
--
live : exr0.0[0x1], exr0.1[0xffffffff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.icmp_slt:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : input.src.exreg.0.1 : BV:32
6 : input.src.exreg.0.2 : BV:32
7 : bvslt(5, 6) : BOOL
8 : 1 : BV:1
9 : 0 : BV:1
10 : ite(7, 8, 9) : BV:1
11 : bvconcat(4, 10) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_slt:1
--
live : exr0.0[0x1], exr0.1[0xffff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.icmp_slt:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : input.src.exreg.0.1 : BV:32
6 : input.src.exreg.0.2 : BV:32
7 : bvslt(5, 6) : BOOL
8 : 1 : BV:1
9 : 0 : BV:1
10 : ite(7, 8, 9) : BV:1
11 : bvconcat(4, 10) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_slt:1
--
live : exr0.0[0x1], exr0.1[0xff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.icmp_slt:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : input.src.exreg.0.1 : BV:32
6 : input.src.exreg.0.2 : BV:32
7 : bvslt(5, 6) : BOOL
8 : 1 : BV:1
9 : 0 : BV:1
10 : ite(7, 8, 9) : BV:1
11 : bvconcat(4, 10) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_slt:1
--
live : exr0.0[0x1], exr0.2[0xffff],#
memlive : true
== 0 0 fb.icmp_slt:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : input.src.exreg.0.1 : BV:32
6 : input.src.exreg.0.2 : BV:32
7 : bvslt(5, 6) : BOOL
8 : 1 : BV:1
9 : 0 : BV:1
10 : ite(7, 8, 9) : BV:1
11 : bvconcat(4, 10) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_slt:1
--
live : exr0.0[0x1], exr0.1[0xffffffff], exr0.2[0xff],#
memlive : true
== 0 0 fb.icmp_slt:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : input.src.exreg.0.1 : BV:32
6 : input.src.exreg.0.2 : BV:32
7 : bvslt(5, 6) : BOOL
8 : 1 : BV:1
9 : 0 : BV:1
10 : ite(7, 8, 9) : BV:1
11 : bvconcat(4, 10) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_slt:1
--
live : exr0.0[0x1], exr0.1[0xffff], exr0.2[0xff],#
memlive : true
== 0 0 fb.icmp_slt:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : input.src.exreg.0.1 : BV:32
6 : input.src.exreg.0.2 : BV:32
7 : bvslt(5, 6) : BOOL
8 : 1 : BV:1
9 : 0 : BV:1
10 : ite(7, 8, 9) : BV:1
11 : bvconcat(4, 10) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_slt:1
--
live : exr0.0[0x1], exr0.1[0xff], exr0.2[0xff],#
memlive : true
== 0 0 fb.icmp_slt:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : input.src.exreg.0.1 : BV:32
6 : input.src.exreg.0.2 : BV:32
7 : bvslt(5, 6) : BOOL
8 : 1 : BV:1
9 : 0 : BV:1
10 : ite(7, 8, 9) : BV:1
11 : bvconcat(4, 10) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_slt:1
--
live : exr0.0[0x1], exr0.2[0xff],#
memlive : true
== 0 0 fb.icmp_slt:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : input.src.exreg.0.1 : BV:32
6 : input.src.exreg.0.2 : BV:32
7 : bvslt(5, 6) : BOOL
8 : 1 : BV:1
9 : 0 : BV:1
10 : ite(7, 8, 9) : BV:1
11 : bvconcat(4, 10) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_slt:1
--
live : exr0.0[0x1], exr0.1[0xffffffff],#
memlive : true
== 0 0 fb.icmp_slt:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : input.src.exreg.0.1 : BV:32
6 : input.src.exreg.0.2 : BV:32
7 : bvslt(5, 6) : BOOL
8 : 1 : BV:1
9 : 0 : BV:1
10 : ite(7, 8, 9) : BV:1
11 : bvconcat(4, 10) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_slt:1
--
live : exr0.0[0x1], exr0.1[0xffff],#
memlive : true
== 0 0 fb.icmp_slt:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : input.src.exreg.0.1 : BV:32
6 : input.src.exreg.0.2 : BV:32
7 : bvslt(5, 6) : BOOL
8 : 1 : BV:1
9 : 0 : BV:1
10 : ite(7, 8, 9) : BV:1
11 : bvconcat(4, 10) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_slt:1
--
live : exr0.0[0x1], exr0.1[0xff],#
memlive : true
== 0 0 fb.icmp_slt:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : input.src.exreg.0.1 : BV:32
6 : input.src.exreg.0.2 : BV:32
7 : bvslt(5, 6) : BOOL
8 : 1 : BV:1
9 : 0 : BV:1
10 : ite(7, 8, 9) : BV:1
11 : bvconcat(4, 10) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_slt:1
--
live : exr0.0[0x1],#
memlive : true
== 0 0 fb.icmp_slt:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : const.0 : BV:32
6 : input.src.exreg.0.1 : BV:32
7 : bvsle(5, 6) : BOOL
8 : 1 : BV:1
9 : 0 : BV:1
10 : ite(7, 8, 9) : BV:1
11 : bvconcat(4, 10) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_sle_i:1
--
live : exr0.0[0x1], exr0.1[0xffffffff],#
memlive : true
== 0 0 fb.icmp_sle_i:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : const.0 : BV:32
6 : input.src.exreg.0.1 : BV:32
7 : bvsle(5, 6) : BOOL
8 : 1 : BV:1
9 : 0 : BV:1
10 : ite(7, 8, 9) : BV:1
11 : bvconcat(4, 10) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_sle_i:1
--
live : exr0.0[0x1], exr0.1[0xffff],#
memlive : true
== 0 0 fb.icmp_sle_i:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : const.0 : BV:32
6 : input.src.exreg.0.1 : BV:32
7 : bvsle(5, 6) : BOOL
8 : 1 : BV:1
9 : 0 : BV:1
10 : ite(7, 8, 9) : BV:1
11 : bvconcat(4, 10) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_sle_i:1
--
live : exr0.0[0x1], exr0.1[0xff],#
memlive : true
== 0 0 fb.icmp_sle_i:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : const.0 : BV:32
6 : input.src.exreg.0.1 : BV:32
7 : bvsle(5, 6) : BOOL
8 : 1 : BV:1
9 : 0 : BV:1
10 : ite(7, 8, 9) : BV:1
11 : bvconcat(4, 10) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_sle_i:1
--
live : exr0.0[0x1],#
memlive : true
== 0 0 fb.icmp_sle_i:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : input.src.exreg.0.1 : BV:32
6 : input.src.exreg.0.2 : BV:32
7 : bvsle(5, 6) : BOOL
8 : 1 : BV:1
9 : 0 : BV:1
10 : ite(7, 8, 9) : BV:1
11 : bvconcat(4, 10) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_sle:1
--
live : exr0.0[0x1], exr0.1[0xffffffff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.icmp_sle:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : input.src.exreg.0.1 : BV:32
6 : input.src.exreg.0.2 : BV:32
7 : bvsle(5, 6) : BOOL
8 : 1 : BV:1
9 : 0 : BV:1
10 : ite(7, 8, 9) : BV:1
11 : bvconcat(4, 10) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_sle:1
--
live : exr0.0[0x1], exr0.1[0xffff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.icmp_sle:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : input.src.exreg.0.1 : BV:32
6 : input.src.exreg.0.2 : BV:32
7 : bvsle(5, 6) : BOOL
8 : 1 : BV:1
9 : 0 : BV:1
10 : ite(7, 8, 9) : BV:1
11 : bvconcat(4, 10) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_sle:1
--
live : exr0.0[0x1], exr0.1[0xff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.icmp_sle:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : input.src.exreg.0.1 : BV:32
6 : input.src.exreg.0.2 : BV:32
7 : bvsle(5, 6) : BOOL
8 : 1 : BV:1
9 : 0 : BV:1
10 : ite(7, 8, 9) : BV:1
11 : bvconcat(4, 10) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_sle:1
--
live : exr0.0[0x1], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.icmp_sle:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : input.src.exreg.0.1 : BV:32
6 : input.src.exreg.0.2 : BV:32
7 : bvsle(5, 6) : BOOL
8 : 1 : BV:1
9 : 0 : BV:1
10 : ite(7, 8, 9) : BV:1
11 : bvconcat(4, 10) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_sle:1
--
live : exr0.0[0x1], exr0.1[0xffffffff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.icmp_sle:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : input.src.exreg.0.1 : BV:32
6 : input.src.exreg.0.2 : BV:32
7 : bvsle(5, 6) : BOOL
8 : 1 : BV:1
9 : 0 : BV:1
10 : ite(7, 8, 9) : BV:1
11 : bvconcat(4, 10) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_sle:1
--
live : exr0.0[0x1], exr0.1[0xffff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.icmp_sle:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : input.src.exreg.0.1 : BV:32
6 : input.src.exreg.0.2 : BV:32
7 : bvsle(5, 6) : BOOL
8 : 1 : BV:1
9 : 0 : BV:1
10 : ite(7, 8, 9) : BV:1
11 : bvconcat(4, 10) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_sle:1
--
live : exr0.0[0x1], exr0.1[0xff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.icmp_sle:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : input.src.exreg.0.1 : BV:32
6 : input.src.exreg.0.2 : BV:32
7 : bvsle(5, 6) : BOOL
8 : 1 : BV:1
9 : 0 : BV:1
10 : ite(7, 8, 9) : BV:1
11 : bvconcat(4, 10) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_sle:1
--
live : exr0.0[0x1], exr0.2[0xffff],#
memlive : true
== 0 0 fb.icmp_sle:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : input.src.exreg.0.1 : BV:32
6 : input.src.exreg.0.2 : BV:32
7 : bvsle(5, 6) : BOOL
8 : 1 : BV:1
9 : 0 : BV:1
10 : ite(7, 8, 9) : BV:1
11 : bvconcat(4, 10) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_sle:1
--
live : exr0.0[0x1], exr0.1[0xffffffff], exr0.2[0xff],#
memlive : true
== 0 0 fb.icmp_sle:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : input.src.exreg.0.1 : BV:32
6 : input.src.exreg.0.2 : BV:32
7 : bvsle(5, 6) : BOOL
8 : 1 : BV:1
9 : 0 : BV:1
10 : ite(7, 8, 9) : BV:1
11 : bvconcat(4, 10) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_sle:1
--
live : exr0.0[0x1], exr0.1[0xffff], exr0.2[0xff],#
memlive : true
== 0 0 fb.icmp_sle:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : input.src.exreg.0.1 : BV:32
6 : input.src.exreg.0.2 : BV:32
7 : bvsle(5, 6) : BOOL
8 : 1 : BV:1
9 : 0 : BV:1
10 : ite(7, 8, 9) : BV:1
11 : bvconcat(4, 10) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_sle:1
--
live : exr0.0[0x1], exr0.1[0xff], exr0.2[0xff],#
memlive : true
== 0 0 fb.icmp_sle:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : input.src.exreg.0.1 : BV:32
6 : input.src.exreg.0.2 : BV:32
7 : bvsle(5, 6) : BOOL
8 : 1 : BV:1
9 : 0 : BV:1
10 : ite(7, 8, 9) : BV:1
11 : bvconcat(4, 10) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_sle:1
--
live : exr0.0[0x1], exr0.2[0xff],#
memlive : true
== 0 0 fb.icmp_sle:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : input.src.exreg.0.1 : BV:32
6 : input.src.exreg.0.2 : BV:32
7 : bvsle(5, 6) : BOOL
8 : 1 : BV:1
9 : 0 : BV:1
10 : ite(7, 8, 9) : BV:1
11 : bvconcat(4, 10) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_sle:1
--
live : exr0.0[0x1], exr0.1[0xffffffff],#
memlive : true
== 0 0 fb.icmp_sle:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : input.src.exreg.0.1 : BV:32
6 : input.src.exreg.0.2 : BV:32
7 : bvsle(5, 6) : BOOL
8 : 1 : BV:1
9 : 0 : BV:1
10 : ite(7, 8, 9) : BV:1
11 : bvconcat(4, 10) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_sle:1
--
live : exr0.0[0x1], exr0.1[0xffff],#
memlive : true
== 0 0 fb.icmp_sle:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : input.src.exreg.0.1 : BV:32
6 : input.src.exreg.0.2 : BV:32
7 : bvsle(5, 6) : BOOL
8 : 1 : BV:1
9 : 0 : BV:1
10 : ite(7, 8, 9) : BV:1
11 : bvconcat(4, 10) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_sle:1
--
live : exr0.0[0x1], exr0.1[0xff],#
memlive : true
== 0 0 fb.icmp_sle:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : input.src.exreg.0.1 : BV:32
6 : input.src.exreg.0.2 : BV:32
7 : bvsle(5, 6) : BOOL
8 : 1 : BV:1
9 : 0 : BV:1
10 : ite(7, 8, 9) : BV:1
11 : bvconcat(4, 10) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_sle:1
--
live : exr0.0[0x1],#
memlive : true
== 0 0 fb.icmp_sle:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : const.0 : BV:32
6 : input.src.exreg.0.1 : BV:32
7 : bvsgt(5, 6) : BOOL
8 : 1 : BV:1
9 : 0 : BV:1
10 : ite(7, 8, 9) : BV:1
11 : bvconcat(4, 10) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_sgt_i:1
--
live : exr0.0[0x1], exr0.1[0xffffffff],#
memlive : true
== 0 0 fb.icmp_sgt_i:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : const.0 : BV:32
6 : input.src.exreg.0.1 : BV:32
7 : bvsgt(5, 6) : BOOL
8 : 1 : BV:1
9 : 0 : BV:1
10 : ite(7, 8, 9) : BV:1
11 : bvconcat(4, 10) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_sgt_i:1
--
live : exr0.0[0x1], exr0.1[0xffff],#
memlive : true
== 0 0 fb.icmp_sgt_i:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : const.0 : BV:32
6 : input.src.exreg.0.1 : BV:32
7 : bvsgt(5, 6) : BOOL
8 : 1 : BV:1
9 : 0 : BV:1
10 : ite(7, 8, 9) : BV:1
11 : bvconcat(4, 10) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_sgt_i:1
--
live : exr0.0[0x1], exr0.1[0xff],#
memlive : true
== 0 0 fb.icmp_sgt_i:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : const.0 : BV:32
6 : input.src.exreg.0.1 : BV:32
7 : bvsgt(5, 6) : BOOL
8 : 1 : BV:1
9 : 0 : BV:1
10 : ite(7, 8, 9) : BV:1
11 : bvconcat(4, 10) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_sgt_i:1
--
live : exr0.0[0x1],#
memlive : true
== 0 0 fb.icmp_sgt_i:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : input.src.exreg.0.1 : BV:32
6 : input.src.exreg.0.2 : BV:32
7 : bvsgt(5, 6) : BOOL
8 : 1 : BV:1
9 : 0 : BV:1
10 : ite(7, 8, 9) : BV:1
11 : bvconcat(4, 10) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_sgt:1
--
live : exr0.0[0x1], exr0.1[0xffffffff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.icmp_sgt:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : input.src.exreg.0.1 : BV:32
6 : input.src.exreg.0.2 : BV:32
7 : bvsgt(5, 6) : BOOL
8 : 1 : BV:1
9 : 0 : BV:1
10 : ite(7, 8, 9) : BV:1
11 : bvconcat(4, 10) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_sgt:1
--
live : exr0.0[0x1], exr0.1[0xffff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.icmp_sgt:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : input.src.exreg.0.1 : BV:32
6 : input.src.exreg.0.2 : BV:32
7 : bvsgt(5, 6) : BOOL
8 : 1 : BV:1
9 : 0 : BV:1
10 : ite(7, 8, 9) : BV:1
11 : bvconcat(4, 10) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_sgt:1
--
live : exr0.0[0x1], exr0.1[0xff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.icmp_sgt:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : input.src.exreg.0.1 : BV:32
6 : input.src.exreg.0.2 : BV:32
7 : bvsgt(5, 6) : BOOL
8 : 1 : BV:1
9 : 0 : BV:1
10 : ite(7, 8, 9) : BV:1
11 : bvconcat(4, 10) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_sgt:1
--
live : exr0.0[0x1], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.icmp_sgt:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : input.src.exreg.0.1 : BV:32
6 : input.src.exreg.0.2 : BV:32
7 : bvsgt(5, 6) : BOOL
8 : 1 : BV:1
9 : 0 : BV:1
10 : ite(7, 8, 9) : BV:1
11 : bvconcat(4, 10) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_sgt:1
--
live : exr0.0[0x1], exr0.1[0xffffffff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.icmp_sgt:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : input.src.exreg.0.1 : BV:32
6 : input.src.exreg.0.2 : BV:32
7 : bvsgt(5, 6) : BOOL
8 : 1 : BV:1
9 : 0 : BV:1
10 : ite(7, 8, 9) : BV:1
11 : bvconcat(4, 10) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_sgt:1
--
live : exr0.0[0x1], exr0.1[0xffff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.icmp_sgt:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : input.src.exreg.0.1 : BV:32
6 : input.src.exreg.0.2 : BV:32
7 : bvsgt(5, 6) : BOOL
8 : 1 : BV:1
9 : 0 : BV:1
10 : ite(7, 8, 9) : BV:1
11 : bvconcat(4, 10) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_sgt:1
--
live : exr0.0[0x1], exr0.1[0xff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.icmp_sgt:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : input.src.exreg.0.1 : BV:32
6 : input.src.exreg.0.2 : BV:32
7 : bvsgt(5, 6) : BOOL
8 : 1 : BV:1
9 : 0 : BV:1
10 : ite(7, 8, 9) : BV:1
11 : bvconcat(4, 10) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_sgt:1
--
live : exr0.0[0x1], exr0.2[0xffff],#
memlive : true
== 0 0 fb.icmp_sgt:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : input.src.exreg.0.1 : BV:32
6 : input.src.exreg.0.2 : BV:32
7 : bvsgt(5, 6) : BOOL
8 : 1 : BV:1
9 : 0 : BV:1
10 : ite(7, 8, 9) : BV:1
11 : bvconcat(4, 10) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_sgt:1
--
live : exr0.0[0x1], exr0.1[0xffffffff], exr0.2[0xff],#
memlive : true
== 0 0 fb.icmp_sgt:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : input.src.exreg.0.1 : BV:32
6 : input.src.exreg.0.2 : BV:32
7 : bvsgt(5, 6) : BOOL
8 : 1 : BV:1
9 : 0 : BV:1
10 : ite(7, 8, 9) : BV:1
11 : bvconcat(4, 10) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_sgt:1
--
live : exr0.0[0x1], exr0.1[0xffff], exr0.2[0xff],#
memlive : true
== 0 0 fb.icmp_sgt:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : input.src.exreg.0.1 : BV:32
6 : input.src.exreg.0.2 : BV:32
7 : bvsgt(5, 6) : BOOL
8 : 1 : BV:1
9 : 0 : BV:1
10 : ite(7, 8, 9) : BV:1
11 : bvconcat(4, 10) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_sgt:1
--
live : exr0.0[0x1], exr0.1[0xff], exr0.2[0xff],#
memlive : true
== 0 0 fb.icmp_sgt:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : input.src.exreg.0.1 : BV:32
6 : input.src.exreg.0.2 : BV:32
7 : bvsgt(5, 6) : BOOL
8 : 1 : BV:1
9 : 0 : BV:1
10 : ite(7, 8, 9) : BV:1
11 : bvconcat(4, 10) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_sgt:1
--
live : exr0.0[0x1], exr0.2[0xff],#
memlive : true
== 0 0 fb.icmp_sgt:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : input.src.exreg.0.1 : BV:32
6 : input.src.exreg.0.2 : BV:32
7 : bvsgt(5, 6) : BOOL
8 : 1 : BV:1
9 : 0 : BV:1
10 : ite(7, 8, 9) : BV:1
11 : bvconcat(4, 10) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_sgt:1
--
live : exr0.0[0x1], exr0.1[0xffffffff],#
memlive : true
== 0 0 fb.icmp_sgt:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : input.src.exreg.0.1 : BV:32
6 : input.src.exreg.0.2 : BV:32
7 : bvsgt(5, 6) : BOOL
8 : 1 : BV:1
9 : 0 : BV:1
10 : ite(7, 8, 9) : BV:1
11 : bvconcat(4, 10) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_sgt:1
--
live : exr0.0[0x1], exr0.1[0xffff],#
memlive : true
== 0 0 fb.icmp_sgt:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : input.src.exreg.0.1 : BV:32
6 : input.src.exreg.0.2 : BV:32
7 : bvsgt(5, 6) : BOOL
8 : 1 : BV:1
9 : 0 : BV:1
10 : ite(7, 8, 9) : BV:1
11 : bvconcat(4, 10) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_sgt:1
--
live : exr0.0[0x1], exr0.1[0xff],#
memlive : true
== 0 0 fb.icmp_sgt:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : input.src.exreg.0.1 : BV:32
6 : input.src.exreg.0.2 : BV:32
7 : bvsgt(5, 6) : BOOL
8 : 1 : BV:1
9 : 0 : BV:1
10 : ite(7, 8, 9) : BV:1
11 : bvconcat(4, 10) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_sgt:1
--
live : exr0.0[0x1],#
memlive : true
== 0 0 fb.icmp_sgt:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : const.0 : BV:32
6 : input.src.exreg.0.1 : BV:32
7 : bvsge(5, 6) : BOOL
8 : 1 : BV:1
9 : 0 : BV:1
10 : ite(7, 8, 9) : BV:1
11 : bvconcat(4, 10) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_sge_i:1
--
live : exr0.0[0x1], exr0.1[0xffffffff],#
memlive : true
== 0 0 fb.icmp_sge_i:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : const.0 : BV:32
6 : input.src.exreg.0.1 : BV:32
7 : bvsge(5, 6) : BOOL
8 : 1 : BV:1
9 : 0 : BV:1
10 : ite(7, 8, 9) : BV:1
11 : bvconcat(4, 10) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_sge_i:1
--
live : exr0.0[0x1], exr0.1[0xffff],#
memlive : true
== 0 0 fb.icmp_sge_i:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : const.0 : BV:32
6 : input.src.exreg.0.1 : BV:32
7 : bvsge(5, 6) : BOOL
8 : 1 : BV:1
9 : 0 : BV:1
10 : ite(7, 8, 9) : BV:1
11 : bvconcat(4, 10) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_sge_i:1
--
live : exr0.0[0x1], exr0.1[0xff],#
memlive : true
== 0 0 fb.icmp_sge_i:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : const.0 : BV:32
6 : input.src.exreg.0.1 : BV:32
7 : bvsge(5, 6) : BOOL
8 : 1 : BV:1
9 : 0 : BV:1
10 : ite(7, 8, 9) : BV:1
11 : bvconcat(4, 10) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_sge_i:1
--
live : exr0.0[0x1],#
memlive : true
== 0 0 fb.icmp_sge_i:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : input.src.exreg.0.1 : BV:32
6 : input.src.exreg.0.2 : BV:32
7 : bvsge(5, 6) : BOOL
8 : 1 : BV:1
9 : 0 : BV:1
10 : ite(7, 8, 9) : BV:1
11 : bvconcat(4, 10) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_sge:1
--
live : exr0.0[0x1], exr0.1[0xffffffff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.icmp_sge:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : input.src.exreg.0.1 : BV:32
6 : input.src.exreg.0.2 : BV:32
7 : bvsge(5, 6) : BOOL
8 : 1 : BV:1
9 : 0 : BV:1
10 : ite(7, 8, 9) : BV:1
11 : bvconcat(4, 10) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_sge:1
--
live : exr0.0[0x1], exr0.1[0xffff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.icmp_sge:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : input.src.exreg.0.1 : BV:32
6 : input.src.exreg.0.2 : BV:32
7 : bvsge(5, 6) : BOOL
8 : 1 : BV:1
9 : 0 : BV:1
10 : ite(7, 8, 9) : BV:1
11 : bvconcat(4, 10) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_sge:1
--
live : exr0.0[0x1], exr0.1[0xff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.icmp_sge:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : input.src.exreg.0.1 : BV:32
6 : input.src.exreg.0.2 : BV:32
7 : bvsge(5, 6) : BOOL
8 : 1 : BV:1
9 : 0 : BV:1
10 : ite(7, 8, 9) : BV:1
11 : bvconcat(4, 10) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_sge:1
--
live : exr0.0[0x1], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.icmp_sge:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : input.src.exreg.0.1 : BV:32
6 : input.src.exreg.0.2 : BV:32
7 : bvsge(5, 6) : BOOL
8 : 1 : BV:1
9 : 0 : BV:1
10 : ite(7, 8, 9) : BV:1
11 : bvconcat(4, 10) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_sge:1
--
live : exr0.0[0x1], exr0.1[0xffffffff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.icmp_sge:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : input.src.exreg.0.1 : BV:32
6 : input.src.exreg.0.2 : BV:32
7 : bvsge(5, 6) : BOOL
8 : 1 : BV:1
9 : 0 : BV:1
10 : ite(7, 8, 9) : BV:1
11 : bvconcat(4, 10) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_sge:1
--
live : exr0.0[0x1], exr0.1[0xffff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.icmp_sge:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : input.src.exreg.0.1 : BV:32
6 : input.src.exreg.0.2 : BV:32
7 : bvsge(5, 6) : BOOL
8 : 1 : BV:1
9 : 0 : BV:1
10 : ite(7, 8, 9) : BV:1
11 : bvconcat(4, 10) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_sge:1
--
live : exr0.0[0x1], exr0.1[0xff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.icmp_sge:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : input.src.exreg.0.1 : BV:32
6 : input.src.exreg.0.2 : BV:32
7 : bvsge(5, 6) : BOOL
8 : 1 : BV:1
9 : 0 : BV:1
10 : ite(7, 8, 9) : BV:1
11 : bvconcat(4, 10) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_sge:1
--
live : exr0.0[0x1], exr0.2[0xffff],#
memlive : true
== 0 0 fb.icmp_sge:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : input.src.exreg.0.1 : BV:32
6 : input.src.exreg.0.2 : BV:32
7 : bvsge(5, 6) : BOOL
8 : 1 : BV:1
9 : 0 : BV:1
10 : ite(7, 8, 9) : BV:1
11 : bvconcat(4, 10) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_sge:1
--
live : exr0.0[0x1], exr0.1[0xffffffff], exr0.2[0xff],#
memlive : true
== 0 0 fb.icmp_sge:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : input.src.exreg.0.1 : BV:32
6 : input.src.exreg.0.2 : BV:32
7 : bvsge(5, 6) : BOOL
8 : 1 : BV:1
9 : 0 : BV:1
10 : ite(7, 8, 9) : BV:1
11 : bvconcat(4, 10) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_sge:1
--
live : exr0.0[0x1], exr0.1[0xffff], exr0.2[0xff],#
memlive : true
== 0 0 fb.icmp_sge:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : input.src.exreg.0.1 : BV:32
6 : input.src.exreg.0.2 : BV:32
7 : bvsge(5, 6) : BOOL
8 : 1 : BV:1
9 : 0 : BV:1
10 : ite(7, 8, 9) : BV:1
11 : bvconcat(4, 10) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_sge:1
--
live : exr0.0[0x1], exr0.1[0xff], exr0.2[0xff],#
memlive : true
== 0 0 fb.icmp_sge:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : input.src.exreg.0.1 : BV:32
6 : input.src.exreg.0.2 : BV:32
7 : bvsge(5, 6) : BOOL
8 : 1 : BV:1
9 : 0 : BV:1
10 : ite(7, 8, 9) : BV:1
11 : bvconcat(4, 10) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_sge:1
--
live : exr0.0[0x1], exr0.2[0xff],#
memlive : true
== 0 0 fb.icmp_sge:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : input.src.exreg.0.1 : BV:32
6 : input.src.exreg.0.2 : BV:32
7 : bvsge(5, 6) : BOOL
8 : 1 : BV:1
9 : 0 : BV:1
10 : ite(7, 8, 9) : BV:1
11 : bvconcat(4, 10) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_sge:1
--
live : exr0.0[0x1], exr0.1[0xffffffff],#
memlive : true
== 0 0 fb.icmp_sge:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : input.src.exreg.0.1 : BV:32
6 : input.src.exreg.0.2 : BV:32
7 : bvsge(5, 6) : BOOL
8 : 1 : BV:1
9 : 0 : BV:1
10 : ite(7, 8, 9) : BV:1
11 : bvconcat(4, 10) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_sge:1
--
live : exr0.0[0x1], exr0.1[0xffff],#
memlive : true
== 0 0 fb.icmp_sge:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : input.src.exreg.0.1 : BV:32
6 : input.src.exreg.0.2 : BV:32
7 : bvsge(5, 6) : BOOL
8 : 1 : BV:1
9 : 0 : BV:1
10 : ite(7, 8, 9) : BV:1
11 : bvconcat(4, 10) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_sge:1
--
live : exr0.0[0x1], exr0.1[0xff],#
memlive : true
== 0 0 fb.icmp_sge:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : input.src.exreg.0.1 : BV:32
6 : input.src.exreg.0.2 : BV:32
7 : bvsge(5, 6) : BOOL
8 : 1 : BV:1
9 : 0 : BV:1
10 : ite(7, 8, 9) : BV:1
11 : bvconcat(4, 10) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_sge:1
--
live : exr0.0[0x1],#
memlive : true
== 0 0 fb.icmp_sge:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : input.src.exreg.0.1 : BV:32
6 : const.0 : BV:32
7 : eq(5, 6) : BOOL
8 : not(7) : BOOL
9 : 1 : BV:1
10 : 0 : BV:1
11 : ite(8, 9, 10) : BV:1
12 : bvconcat(4, 11) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_ne_i:1
--
live : exr0.0[0x1], exr0.1[0xffffffff],#
memlive : true
== 0 0 fb.icmp_ne_i:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : input.src.exreg.0.1 : BV:32
6 : const.0 : BV:32
7 : eq(5, 6) : BOOL
8 : not(7) : BOOL
9 : 1 : BV:1
10 : 0 : BV:1
11 : ite(8, 9, 10) : BV:1
12 : bvconcat(4, 11) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_ne_i:1
--
live : exr0.0[0x1], exr0.1[0xffff],#
memlive : true
== 0 0 fb.icmp_ne_i:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : input.src.exreg.0.1 : BV:32
6 : const.0 : BV:32
7 : eq(5, 6) : BOOL
8 : not(7) : BOOL
9 : 1 : BV:1
10 : 0 : BV:1
11 : ite(8, 9, 10) : BV:1
12 : bvconcat(4, 11) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_ne_i:1
--
live : exr0.0[0x1], exr0.1[0xff],#
memlive : true
== 0 0 fb.icmp_ne_i:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : input.src.exreg.0.1 : BV:32
6 : const.0 : BV:32
7 : eq(5, 6) : BOOL
8 : not(7) : BOOL
9 : 1 : BV:1
10 : 0 : BV:1
11 : ite(8, 9, 10) : BV:1
12 : bvconcat(4, 11) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_ne_i:1
--
live : exr0.0[0x1],#
memlive : true
== 0 0 fb.icmp_ne_i:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : input.src.exreg.0.1 : BV:32
6 : 7 : INT
7 : 0 : INT
8 : bvextract(5, 6, 7) : BV:8
9 : input.src.exreg.0.2 : BV:32
10 : bvextract(9, 6, 7) : BV:8
11 : eq(8, 10) : BOOL
12 : not(11) : BOOL
13 : 1 : BV:1
14 : 0 : BV:1
15 : ite(12, 13, 14) : BV:1
16 : bvconcat(4, 15) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_ne8:1
--
live : exr0.0[0x1], exr0.1[0xff], exr0.2[0xff],#
memlive : true
== 0 0 fb.icmp_ne8:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : input.src.exreg.0.1 : BV:32
6 : 7 : INT
7 : 0 : INT
8 : bvextract(5, 6, 7) : BV:8
9 : input.src.exreg.0.2 : BV:32
10 : bvextract(9, 6, 7) : BV:8
11 : eq(8, 10) : BOOL
12 : not(11) : BOOL
13 : 1 : BV:1
14 : 0 : BV:1
15 : ite(12, 13, 14) : BV:1
16 : bvconcat(4, 15) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_ne8:1
--
live : exr0.0[0x1], exr0.2[0xff],#
memlive : true
== 0 0 fb.icmp_ne8:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : input.src.exreg.0.1 : BV:32
6 : 7 : INT
7 : 0 : INT
8 : bvextract(5, 6, 7) : BV:8
9 : input.src.exreg.0.2 : BV:32
10 : bvextract(9, 6, 7) : BV:8
11 : eq(8, 10) : BOOL
12 : not(11) : BOOL
13 : 1 : BV:1
14 : 0 : BV:1
15 : ite(12, 13, 14) : BV:1
16 : bvconcat(4, 15) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_ne8:1
--
live : exr0.0[0x1], exr0.1[0xff],#
memlive : true
== 0 0 fb.icmp_ne8:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : input.src.exreg.0.1 : BV:32
6 : 7 : INT
7 : 0 : INT
8 : bvextract(5, 6, 7) : BV:8
9 : input.src.exreg.0.2 : BV:32
10 : bvextract(9, 6, 7) : BV:8
11 : eq(8, 10) : BOOL
12 : not(11) : BOOL
13 : 1 : BV:1
14 : 0 : BV:1
15 : ite(12, 13, 14) : BV:1
16 : bvconcat(4, 15) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_ne8:1
--
live : exr0.0[0x1],#
memlive : true
== 0 0 fb.icmp_ne8:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : input.src.exreg.0.1 : BV:32
6 : input.src.exreg.0.2 : BV:32
7 : eq(5, 6) : BOOL
8 : not(7) : BOOL
9 : 1 : BV:1
10 : 0 : BV:1
11 : ite(8, 9, 10) : BV:1
12 : bvconcat(4, 11) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_ne:1
--
live : exr0.0[0x1], exr0.1[0xffffffff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.icmp_ne:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : input.src.exreg.0.1 : BV:32
6 : input.src.exreg.0.2 : BV:32
7 : eq(5, 6) : BOOL
8 : not(7) : BOOL
9 : 1 : BV:1
10 : 0 : BV:1
11 : ite(8, 9, 10) : BV:1
12 : bvconcat(4, 11) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_ne:1
--
live : exr0.0[0x1], exr0.1[0xffff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.icmp_ne:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : input.src.exreg.0.1 : BV:32
6 : input.src.exreg.0.2 : BV:32
7 : eq(5, 6) : BOOL
8 : not(7) : BOOL
9 : 1 : BV:1
10 : 0 : BV:1
11 : ite(8, 9, 10) : BV:1
12 : bvconcat(4, 11) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_ne:1
--
live : exr0.0[0x1], exr0.1[0xff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.icmp_ne:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : input.src.exreg.0.1 : BV:32
6 : input.src.exreg.0.2 : BV:32
7 : eq(5, 6) : BOOL
8 : not(7) : BOOL
9 : 1 : BV:1
10 : 0 : BV:1
11 : ite(8, 9, 10) : BV:1
12 : bvconcat(4, 11) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_ne:1
--
live : exr0.0[0x1], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.icmp_ne:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : input.src.exreg.0.1 : BV:32
6 : input.src.exreg.0.2 : BV:32
7 : eq(5, 6) : BOOL
8 : not(7) : BOOL
9 : 1 : BV:1
10 : 0 : BV:1
11 : ite(8, 9, 10) : BV:1
12 : bvconcat(4, 11) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_ne:1
--
live : exr0.0[0x1], exr0.1[0xffffffff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.icmp_ne:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : input.src.exreg.0.1 : BV:32
6 : input.src.exreg.0.2 : BV:32
7 : eq(5, 6) : BOOL
8 : not(7) : BOOL
9 : 1 : BV:1
10 : 0 : BV:1
11 : ite(8, 9, 10) : BV:1
12 : bvconcat(4, 11) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_ne:1
--
live : exr0.0[0x1], exr0.1[0xffff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.icmp_ne:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : input.src.exreg.0.1 : BV:32
6 : input.src.exreg.0.2 : BV:32
7 : eq(5, 6) : BOOL
8 : not(7) : BOOL
9 : 1 : BV:1
10 : 0 : BV:1
11 : ite(8, 9, 10) : BV:1
12 : bvconcat(4, 11) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_ne:1
--
live : exr0.0[0x1], exr0.1[0xff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.icmp_ne:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : input.src.exreg.0.1 : BV:32
6 : input.src.exreg.0.2 : BV:32
7 : eq(5, 6) : BOOL
8 : not(7) : BOOL
9 : 1 : BV:1
10 : 0 : BV:1
11 : ite(8, 9, 10) : BV:1
12 : bvconcat(4, 11) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_ne:1
--
live : exr0.0[0x1], exr0.2[0xffff],#
memlive : true
== 0 0 fb.icmp_ne:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : input.src.exreg.0.1 : BV:32
6 : input.src.exreg.0.2 : BV:32
7 : eq(5, 6) : BOOL
8 : not(7) : BOOL
9 : 1 : BV:1
10 : 0 : BV:1
11 : ite(8, 9, 10) : BV:1
12 : bvconcat(4, 11) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_ne:1
--
live : exr0.0[0x1], exr0.1[0xffffffff], exr0.2[0xff],#
memlive : true
== 0 0 fb.icmp_ne:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : input.src.exreg.0.1 : BV:32
6 : input.src.exreg.0.2 : BV:32
7 : eq(5, 6) : BOOL
8 : not(7) : BOOL
9 : 1 : BV:1
10 : 0 : BV:1
11 : ite(8, 9, 10) : BV:1
12 : bvconcat(4, 11) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_ne:1
--
live : exr0.0[0x1], exr0.1[0xffff], exr0.2[0xff],#
memlive : true
== 0 0 fb.icmp_ne:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : input.src.exreg.0.1 : BV:32
6 : input.src.exreg.0.2 : BV:32
7 : eq(5, 6) : BOOL
8 : not(7) : BOOL
9 : 1 : BV:1
10 : 0 : BV:1
11 : ite(8, 9, 10) : BV:1
12 : bvconcat(4, 11) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_ne:1
--
live : exr0.0[0x1], exr0.1[0xff], exr0.2[0xff],#
memlive : true
== 0 0 fb.icmp_ne:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : input.src.exreg.0.1 : BV:32
6 : input.src.exreg.0.2 : BV:32
7 : eq(5, 6) : BOOL
8 : not(7) : BOOL
9 : 1 : BV:1
10 : 0 : BV:1
11 : ite(8, 9, 10) : BV:1
12 : bvconcat(4, 11) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_ne:1
--
live : exr0.0[0x1], exr0.2[0xff],#
memlive : true
== 0 0 fb.icmp_ne:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : input.src.exreg.0.1 : BV:32
6 : input.src.exreg.0.2 : BV:32
7 : eq(5, 6) : BOOL
8 : not(7) : BOOL
9 : 1 : BV:1
10 : 0 : BV:1
11 : ite(8, 9, 10) : BV:1
12 : bvconcat(4, 11) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_ne:1
--
live : exr0.0[0x1], exr0.1[0xffffffff],#
memlive : true
== 0 0 fb.icmp_ne:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : input.src.exreg.0.1 : BV:32
6 : input.src.exreg.0.2 : BV:32
7 : eq(5, 6) : BOOL
8 : not(7) : BOOL
9 : 1 : BV:1
10 : 0 : BV:1
11 : ite(8, 9, 10) : BV:1
12 : bvconcat(4, 11) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_ne:1
--
live : exr0.0[0x1], exr0.1[0xffff],#
memlive : true
== 0 0 fb.icmp_ne:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : input.src.exreg.0.1 : BV:32
6 : input.src.exreg.0.2 : BV:32
7 : eq(5, 6) : BOOL
8 : not(7) : BOOL
9 : 1 : BV:1
10 : 0 : BV:1
11 : ite(8, 9, 10) : BV:1
12 : bvconcat(4, 11) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_ne:1
--
live : exr0.0[0x1], exr0.1[0xff],#
memlive : true
== 0 0 fb.icmp_ne:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : input.src.exreg.0.1 : BV:32
6 : input.src.exreg.0.2 : BV:32
7 : eq(5, 6) : BOOL
8 : not(7) : BOOL
9 : 1 : BV:1
10 : 0 : BV:1
11 : ite(8, 9, 10) : BV:1
12 : bvconcat(4, 11) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_ne:1
--
live : exr0.0[0x1],#
memlive : true
== 0 0 fb.icmp_ne:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : input.src.exreg.0.1 : BV:32
6 : const.0 : BV:32
7 : eq(5, 6) : BOOL
8 : 1 : BV:1
9 : 0 : BV:1
10 : ite(7, 8, 9) : BV:1
11 : bvconcat(4, 10) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_eq_i:1
--
live : exr0.0[0x1], exr0.1[0xffffffff],#
memlive : true
== 0 0 fb.icmp_eq_i:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : input.src.exreg.0.1 : BV:32
6 : const.0 : BV:32
7 : eq(5, 6) : BOOL
8 : 1 : BV:1
9 : 0 : BV:1
10 : ite(7, 8, 9) : BV:1
11 : bvconcat(4, 10) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_eq_i:1
--
live : exr0.0[0x1], exr0.1[0xffff],#
memlive : true
== 0 0 fb.icmp_eq_i:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : input.src.exreg.0.1 : BV:32
6 : const.0 : BV:32
7 : eq(5, 6) : BOOL
8 : 1 : BV:1
9 : 0 : BV:1
10 : ite(7, 8, 9) : BV:1
11 : bvconcat(4, 10) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_eq_i:1
--
live : exr0.0[0x1], exr0.1[0xff],#
memlive : true
== 0 0 fb.icmp_eq_i:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : input.src.exreg.0.1 : BV:32
6 : const.0 : BV:32
7 : eq(5, 6) : BOOL
8 : 1 : BV:1
9 : 0 : BV:1
10 : ite(7, 8, 9) : BV:1
11 : bvconcat(4, 10) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_eq_i:1
--
live : exr0.0[0x1],#
memlive : true
== 0 0 fb.icmp_eq_i:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : input.src.exreg.0.1 : BV:32
6 : 7 : INT
7 : 0 : INT
8 : bvextract(5, 6, 7) : BV:8
9 : input.src.exreg.0.2 : BV:32
10 : bvextract(9, 6, 7) : BV:8
11 : eq(8, 10) : BOOL
12 : 1 : BV:1
13 : 0 : BV:1
14 : ite(11, 12, 13) : BV:1
15 : bvconcat(4, 14) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_eq8:1
--
live : exr0.0[0x1], exr0.1[0xff], exr0.2[0xff],#
memlive : true
== 0 0 fb.icmp_eq8:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : input.src.exreg.0.1 : BV:32
6 : 7 : INT
7 : 0 : INT
8 : bvextract(5, 6, 7) : BV:8
9 : input.src.exreg.0.2 : BV:32
10 : bvextract(9, 6, 7) : BV:8
11 : eq(8, 10) : BOOL
12 : 1 : BV:1
13 : 0 : BV:1
14 : ite(11, 12, 13) : BV:1
15 : bvconcat(4, 14) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_eq8:1
--
live : exr0.0[0x1], exr0.2[0xff],#
memlive : true
== 0 0 fb.icmp_eq8:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : input.src.exreg.0.1 : BV:32
6 : 7 : INT
7 : 0 : INT
8 : bvextract(5, 6, 7) : BV:8
9 : input.src.exreg.0.2 : BV:32
10 : bvextract(9, 6, 7) : BV:8
11 : eq(8, 10) : BOOL
12 : 1 : BV:1
13 : 0 : BV:1
14 : ite(11, 12, 13) : BV:1
15 : bvconcat(4, 14) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_eq8:1
--
live : exr0.0[0x1], exr0.1[0xff],#
memlive : true
== 0 0 fb.icmp_eq8:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : input.src.exreg.0.1 : BV:32
6 : 7 : INT
7 : 0 : INT
8 : bvextract(5, 6, 7) : BV:8
9 : input.src.exreg.0.2 : BV:32
10 : bvextract(9, 6, 7) : BV:8
11 : eq(8, 10) : BOOL
12 : 1 : BV:1
13 : 0 : BV:1
14 : ite(11, 12, 13) : BV:1
15 : bvconcat(4, 14) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_eq8:1
--
live : exr0.0[0x1],#
memlive : true
== 0 0 fb.icmp_eq8:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : input.src.exreg.0.1 : BV:32
6 : input.src.exreg.0.2 : BV:32
7 : eq(5, 6) : BOOL
8 : 1 : BV:1
9 : 0 : BV:1
10 : ite(7, 8, 9) : BV:1
11 : bvconcat(4, 10) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_eq:1
--
live : exr0.0[0x1], exr0.1[0xffffffff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.icmp_eq:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : input.src.exreg.0.1 : BV:32
6 : input.src.exreg.0.2 : BV:32
7 : eq(5, 6) : BOOL
8 : 1 : BV:1
9 : 0 : BV:1
10 : ite(7, 8, 9) : BV:1
11 : bvconcat(4, 10) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_eq:1
--
live : exr0.0[0x1], exr0.1[0xffff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.icmp_eq:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : input.src.exreg.0.1 : BV:32
6 : input.src.exreg.0.2 : BV:32
7 : eq(5, 6) : BOOL
8 : 1 : BV:1
9 : 0 : BV:1
10 : ite(7, 8, 9) : BV:1
11 : bvconcat(4, 10) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_eq:1
--
live : exr0.0[0x1], exr0.1[0xff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.icmp_eq:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : input.src.exreg.0.1 : BV:32
6 : input.src.exreg.0.2 : BV:32
7 : eq(5, 6) : BOOL
8 : 1 : BV:1
9 : 0 : BV:1
10 : ite(7, 8, 9) : BV:1
11 : bvconcat(4, 10) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_eq:1
--
live : exr0.0[0x1], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.icmp_eq:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : input.src.exreg.0.1 : BV:32
6 : input.src.exreg.0.2 : BV:32
7 : eq(5, 6) : BOOL
8 : 1 : BV:1
9 : 0 : BV:1
10 : ite(7, 8, 9) : BV:1
11 : bvconcat(4, 10) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_eq:1
--
live : exr0.0[0x1], exr0.1[0xffffffff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.icmp_eq:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : input.src.exreg.0.1 : BV:32
6 : input.src.exreg.0.2 : BV:32
7 : eq(5, 6) : BOOL
8 : 1 : BV:1
9 : 0 : BV:1
10 : ite(7, 8, 9) : BV:1
11 : bvconcat(4, 10) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_eq:1
--
live : exr0.0[0x1], exr0.1[0xffff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.icmp_eq:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : input.src.exreg.0.1 : BV:32
6 : input.src.exreg.0.2 : BV:32
7 : eq(5, 6) : BOOL
8 : 1 : BV:1
9 : 0 : BV:1
10 : ite(7, 8, 9) : BV:1
11 : bvconcat(4, 10) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_eq:1
--
live : exr0.0[0x1], exr0.1[0xff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.icmp_eq:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : input.src.exreg.0.1 : BV:32
6 : input.src.exreg.0.2 : BV:32
7 : eq(5, 6) : BOOL
8 : 1 : BV:1
9 : 0 : BV:1
10 : ite(7, 8, 9) : BV:1
11 : bvconcat(4, 10) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_eq:1
--
live : exr0.0[0x1], exr0.2[0xffff],#
memlive : true
== 0 0 fb.icmp_eq:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : input.src.exreg.0.1 : BV:32
6 : input.src.exreg.0.2 : BV:32
7 : eq(5, 6) : BOOL
8 : 1 : BV:1
9 : 0 : BV:1
10 : ite(7, 8, 9) : BV:1
11 : bvconcat(4, 10) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_eq:1
--
live : exr0.0[0x1], exr0.1[0xffffffff], exr0.2[0xff],#
memlive : true
== 0 0 fb.icmp_eq:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : input.src.exreg.0.1 : BV:32
6 : input.src.exreg.0.2 : BV:32
7 : eq(5, 6) : BOOL
8 : 1 : BV:1
9 : 0 : BV:1
10 : ite(7, 8, 9) : BV:1
11 : bvconcat(4, 10) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_eq:1
--
live : exr0.0[0x1], exr0.1[0xffff], exr0.2[0xff],#
memlive : true
== 0 0 fb.icmp_eq:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : input.src.exreg.0.1 : BV:32
6 : input.src.exreg.0.2 : BV:32
7 : eq(5, 6) : BOOL
8 : 1 : BV:1
9 : 0 : BV:1
10 : ite(7, 8, 9) : BV:1
11 : bvconcat(4, 10) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_eq:1
--
live : exr0.0[0x1], exr0.1[0xff], exr0.2[0xff],#
memlive : true
== 0 0 fb.icmp_eq:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : input.src.exreg.0.1 : BV:32
6 : input.src.exreg.0.2 : BV:32
7 : eq(5, 6) : BOOL
8 : 1 : BV:1
9 : 0 : BV:1
10 : ite(7, 8, 9) : BV:1
11 : bvconcat(4, 10) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_eq:1
--
live : exr0.0[0x1], exr0.2[0xff],#
memlive : true
== 0 0 fb.icmp_eq:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : input.src.exreg.0.1 : BV:32
6 : input.src.exreg.0.2 : BV:32
7 : eq(5, 6) : BOOL
8 : 1 : BV:1
9 : 0 : BV:1
10 : ite(7, 8, 9) : BV:1
11 : bvconcat(4, 10) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_eq:1
--
live : exr0.0[0x1], exr0.1[0xffffffff],#
memlive : true
== 0 0 fb.icmp_eq:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : input.src.exreg.0.1 : BV:32
6 : input.src.exreg.0.2 : BV:32
7 : eq(5, 6) : BOOL
8 : 1 : BV:1
9 : 0 : BV:1
10 : ite(7, 8, 9) : BV:1
11 : bvconcat(4, 10) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_eq:1
--
live : exr0.0[0x1], exr0.1[0xffff],#
memlive : true
== 0 0 fb.icmp_eq:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : input.src.exreg.0.1 : BV:32
6 : input.src.exreg.0.2 : BV:32
7 : eq(5, 6) : BOOL
8 : 1 : BV:1
9 : 0 : BV:1
10 : ite(7, 8, 9) : BV:1
11 : bvconcat(4, 10) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_eq:1
--
live : exr0.0[0x1], exr0.1[0xff],#
memlive : true
== 0 0 fb.icmp_eq:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : input.src.exreg.0.1 : BV:32
6 : input.src.exreg.0.2 : BV:32
7 : eq(5, 6) : BOOL
8 : 1 : BV:1
9 : 0 : BV:1
10 : ite(7, 8, 9) : BV:1
11 : bvconcat(4, 10) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
icmp_eq:1
--
live : exr0.0[0x1],#
memlive : true
== 0 0 fb.icmp_eq:1 ==
=etfg_insn
=tfg_edge
L0@1@100003 => L0@1@100004
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : const.0 : BV:32
4 : bvmul(2, 3) : BV:32
5 : bvadd(1, 4) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
gep:2
--
live : exr0.0[0xffffffff], exr0.1[0xffffffff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.gep:2 ==
=etfg_insn
=tfg_edge
L0@1@100003 => L0@1@100004
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : const.0 : BV:32
4 : bvmul(2, 3) : BV:32
5 : bvadd(1, 4) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
gep:2
--
live : exr0.0[0xffff], exr0.1[0xffffffff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.gep:2 ==
=etfg_insn
=tfg_edge
L0@1@100003 => L0@1@100004
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : const.0 : BV:32
4 : bvmul(2, 3) : BV:32
5 : bvadd(1, 4) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
gep:2
--
live : exr0.0[0xff], exr0.1[0xffffffff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.gep:2 ==
=etfg_insn
=tfg_edge
L0@1@100003 => L0@1@100004
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : const.0 : BV:32
4 : bvmul(2, 3) : BV:32
5 : bvadd(1, 4) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
gep:2
--
live : exr0.0[0xffffffff], exr0.1[0xffff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.gep:2 ==
=etfg_insn
=tfg_edge
L0@1@100003 => L0@1@100004
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : const.0 : BV:32
4 : bvmul(2, 3) : BV:32
5 : bvadd(1, 4) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
gep:2
--
live : exr0.0[0xffff], exr0.1[0xffff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.gep:2 ==
=etfg_insn
=tfg_edge
L0@1@100003 => L0@1@100004
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : const.0 : BV:32
4 : bvmul(2, 3) : BV:32
5 : bvadd(1, 4) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
gep:2
--
live : exr0.0[0xff], exr0.1[0xffff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.gep:2 ==
=etfg_insn
=tfg_edge
L0@1@100003 => L0@1@100004
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : const.0 : BV:32
4 : bvmul(2, 3) : BV:32
5 : bvadd(1, 4) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
gep:2
--
live : exr0.0[0xffffffff], exr0.1[0xff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.gep:2 ==
=etfg_insn
=tfg_edge
L0@1@100003 => L0@1@100004
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : const.0 : BV:32
4 : bvmul(2, 3) : BV:32
5 : bvadd(1, 4) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
gep:2
--
live : exr0.0[0xffff], exr0.1[0xff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.gep:2 ==
=etfg_insn
=tfg_edge
L0@1@100003 => L0@1@100004
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : const.0 : BV:32
4 : bvmul(2, 3) : BV:32
5 : bvadd(1, 4) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
gep:2
--
live : exr0.0[0xff], exr0.1[0xff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.gep:2 ==
=etfg_insn
=tfg_edge
L0@1@100003 => L0@1@100004
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : const.0 : BV:32
4 : bvmul(2, 3) : BV:32
5 : bvadd(1, 4) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
gep:2
--
live : exr0.0[0xffffffff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.gep:2 ==
=etfg_insn
=tfg_edge
L0@1@100003 => L0@1@100004
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : const.0 : BV:32
4 : bvmul(2, 3) : BV:32
5 : bvadd(1, 4) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
gep:2
--
live : exr0.0[0xffff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.gep:2 ==
=etfg_insn
=tfg_edge
L0@1@100003 => L0@1@100004
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : const.0 : BV:32
4 : bvmul(2, 3) : BV:32
5 : bvadd(1, 4) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
gep:2
--
live : exr0.0[0xff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.gep:2 ==
=etfg_insn
=tfg_edge
L0@1@100003 => L0@1@100004
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : const.0 : BV:32
4 : bvmul(2, 3) : BV:32
5 : bvadd(1, 4) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
gep:2
--
live : exr0.0[0xffffffff], exr0.1[0xffffffff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.gep:2 ==
=etfg_insn
=tfg_edge
L0@1@100003 => L0@1@100004
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : const.0 : BV:32
4 : bvmul(2, 3) : BV:32
5 : bvadd(1, 4) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
gep:2
--
live : exr0.0[0xffff], exr0.1[0xffffffff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.gep:2 ==
=etfg_insn
=tfg_edge
L0@1@100003 => L0@1@100004
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : const.0 : BV:32
4 : bvmul(2, 3) : BV:32
5 : bvadd(1, 4) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
gep:2
--
live : exr0.0[0xff], exr0.1[0xffffffff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.gep:2 ==
=etfg_insn
=tfg_edge
L0@1@100003 => L0@1@100004
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : const.0 : BV:32
4 : bvmul(2, 3) : BV:32
5 : bvadd(1, 4) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
gep:2
--
live : exr0.0[0xffffffff], exr0.1[0xffff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.gep:2 ==
=etfg_insn
=tfg_edge
L0@1@100003 => L0@1@100004
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : const.0 : BV:32
4 : bvmul(2, 3) : BV:32
5 : bvadd(1, 4) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
gep:2
--
live : exr0.0[0xffff], exr0.1[0xffff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.gep:2 ==
=etfg_insn
=tfg_edge
L0@1@100003 => L0@1@100004
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : const.0 : BV:32
4 : bvmul(2, 3) : BV:32
5 : bvadd(1, 4) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
gep:2
--
live : exr0.0[0xff], exr0.1[0xffff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.gep:2 ==
=etfg_insn
=tfg_edge
L0@1@100003 => L0@1@100004
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : const.0 : BV:32
4 : bvmul(2, 3) : BV:32
5 : bvadd(1, 4) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
gep:2
--
live : exr0.0[0xffffffff], exr0.1[0xff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.gep:2 ==
=etfg_insn
=tfg_edge
L0@1@100003 => L0@1@100004
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : const.0 : BV:32
4 : bvmul(2, 3) : BV:32
5 : bvadd(1, 4) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
gep:2
--
live : exr0.0[0xffff], exr0.1[0xff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.gep:2 ==
=etfg_insn
=tfg_edge
L0@1@100003 => L0@1@100004
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : const.0 : BV:32
4 : bvmul(2, 3) : BV:32
5 : bvadd(1, 4) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
gep:2
--
live : exr0.0[0xff], exr0.1[0xff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.gep:2 ==
=etfg_insn
=tfg_edge
L0@1@100003 => L0@1@100004
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : const.0 : BV:32
4 : bvmul(2, 3) : BV:32
5 : bvadd(1, 4) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
gep:2
--
live : exr0.0[0xffffffff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.gep:2 ==
=etfg_insn
=tfg_edge
L0@1@100003 => L0@1@100004
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : const.0 : BV:32
4 : bvmul(2, 3) : BV:32
5 : bvadd(1, 4) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
gep:2
--
live : exr0.0[0xffff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.gep:2 ==
=etfg_insn
=tfg_edge
L0@1@100003 => L0@1@100004
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : const.0 : BV:32
4 : bvmul(2, 3) : BV:32
5 : bvadd(1, 4) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
gep:2
--
live : exr0.0[0xff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.gep:2 ==
=etfg_insn
=tfg_edge
L0@1@100003 => L0@1@100004
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : const.0 : BV:32
4 : bvmul(2, 3) : BV:32
5 : bvadd(1, 4) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
gep:2
--
live : exr0.0[0xffffffff], exr0.1[0xffffffff], exr0.2[0xff],#
memlive : true
== 0 0 fb.gep:2 ==
=etfg_insn
=tfg_edge
L0@1@100003 => L0@1@100004
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : const.0 : BV:32
4 : bvmul(2, 3) : BV:32
5 : bvadd(1, 4) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
gep:2
--
live : exr0.0[0xffff], exr0.1[0xffffffff], exr0.2[0xff],#
memlive : true
== 0 0 fb.gep:2 ==
=etfg_insn
=tfg_edge
L0@1@100003 => L0@1@100004
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : const.0 : BV:32
4 : bvmul(2, 3) : BV:32
5 : bvadd(1, 4) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
gep:2
--
live : exr0.0[0xff], exr0.1[0xffffffff], exr0.2[0xff],#
memlive : true
== 0 0 fb.gep:2 ==
=etfg_insn
=tfg_edge
L0@1@100003 => L0@1@100004
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : const.0 : BV:32
4 : bvmul(2, 3) : BV:32
5 : bvadd(1, 4) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
gep:2
--
live : exr0.0[0xffffffff], exr0.1[0xffff], exr0.2[0xff],#
memlive : true
== 0 0 fb.gep:2 ==
=etfg_insn
=tfg_edge
L0@1@100003 => L0@1@100004
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : const.0 : BV:32
4 : bvmul(2, 3) : BV:32
5 : bvadd(1, 4) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
gep:2
--
live : exr0.0[0xffff], exr0.1[0xffff], exr0.2[0xff],#
memlive : true
== 0 0 fb.gep:2 ==
=etfg_insn
=tfg_edge
L0@1@100003 => L0@1@100004
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : const.0 : BV:32
4 : bvmul(2, 3) : BV:32
5 : bvadd(1, 4) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
gep:2
--
live : exr0.0[0xff], exr0.1[0xffff], exr0.2[0xff],#
memlive : true
== 0 0 fb.gep:2 ==
=etfg_insn
=tfg_edge
L0@1@100003 => L0@1@100004
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : const.0 : BV:32
4 : bvmul(2, 3) : BV:32
5 : bvadd(1, 4) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
gep:2
--
live : exr0.0[0xffffffff], exr0.1[0xff], exr0.2[0xff],#
memlive : true
== 0 0 fb.gep:2 ==
=etfg_insn
=tfg_edge
L0@1@100003 => L0@1@100004
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : const.0 : BV:32
4 : bvmul(2, 3) : BV:32
5 : bvadd(1, 4) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
gep:2
--
live : exr0.0[0xffff], exr0.1[0xff], exr0.2[0xff],#
memlive : true
== 0 0 fb.gep:2 ==
=etfg_insn
=tfg_edge
L0@1@100003 => L0@1@100004
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : const.0 : BV:32
4 : bvmul(2, 3) : BV:32
5 : bvadd(1, 4) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
gep:2
--
live : exr0.0[0xff], exr0.1[0xff], exr0.2[0xff],#
memlive : true
== 0 0 fb.gep:2 ==
=etfg_insn
=tfg_edge
L0@1@100003 => L0@1@100004
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : const.0 : BV:32
4 : bvmul(2, 3) : BV:32
5 : bvadd(1, 4) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
gep:2
--
live : exr0.0[0xffffffff], exr0.2[0xff],#
memlive : true
== 0 0 fb.gep:2 ==
=etfg_insn
=tfg_edge
L0@1@100003 => L0@1@100004
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : const.0 : BV:32
4 : bvmul(2, 3) : BV:32
5 : bvadd(1, 4) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
gep:2
--
live : exr0.0[0xffff], exr0.2[0xff],#
memlive : true
== 0 0 fb.gep:2 ==
=etfg_insn
=tfg_edge
L0@1@100003 => L0@1@100004
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : const.0 : BV:32
4 : bvmul(2, 3) : BV:32
5 : bvadd(1, 4) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
gep:2
--
live : exr0.0[0xff], exr0.2[0xff],#
memlive : true
== 0 0 fb.gep:2 ==
=etfg_insn
=tfg_edge
L0@1@100003 => L0@1@100004
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : const.0 : BV:32
4 : bvmul(2, 3) : BV:32
5 : bvadd(1, 4) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
gep:2
--
live : exr0.0[0xffffffff], exr0.1[0xffffffff],#
memlive : true
== 0 0 fb.gep:2 ==
=etfg_insn
=tfg_edge
L0@1@100003 => L0@1@100004
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : const.0 : BV:32
4 : bvmul(2, 3) : BV:32
5 : bvadd(1, 4) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
gep:2
--
live : exr0.0[0xffff], exr0.1[0xffffffff],#
memlive : true
== 0 0 fb.gep:2 ==
=etfg_insn
=tfg_edge
L0@1@100003 => L0@1@100004
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : const.0 : BV:32
4 : bvmul(2, 3) : BV:32
5 : bvadd(1, 4) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
gep:2
--
live : exr0.0[0xff], exr0.1[0xffffffff],#
memlive : true
== 0 0 fb.gep:2 ==
=etfg_insn
=tfg_edge
L0@1@100003 => L0@1@100004
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : const.0 : BV:32
4 : bvmul(2, 3) : BV:32
5 : bvadd(1, 4) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
gep:2
--
live : exr0.0[0xffffffff], exr0.1[0xffff],#
memlive : true
== 0 0 fb.gep:2 ==
=etfg_insn
=tfg_edge
L0@1@100003 => L0@1@100004
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : const.0 : BV:32
4 : bvmul(2, 3) : BV:32
5 : bvadd(1, 4) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
gep:2
--
live : exr0.0[0xffff], exr0.1[0xffff],#
memlive : true
== 0 0 fb.gep:2 ==
=etfg_insn
=tfg_edge
L0@1@100003 => L0@1@100004
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : const.0 : BV:32
4 : bvmul(2, 3) : BV:32
5 : bvadd(1, 4) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
gep:2
--
live : exr0.0[0xff], exr0.1[0xffff],#
memlive : true
== 0 0 fb.gep:2 ==
=etfg_insn
=tfg_edge
L0@1@100003 => L0@1@100004
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : const.0 : BV:32
4 : bvmul(2, 3) : BV:32
5 : bvadd(1, 4) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
gep:2
--
live : exr0.0[0xffffffff], exr0.1[0xff],#
memlive : true
== 0 0 fb.gep:2 ==
=etfg_insn
=tfg_edge
L0@1@100003 => L0@1@100004
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : const.0 : BV:32
4 : bvmul(2, 3) : BV:32
5 : bvadd(1, 4) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
gep:2
--
live : exr0.0[0xffff], exr0.1[0xff],#
memlive : true
== 0 0 fb.gep:2 ==
=etfg_insn
=tfg_edge
L0@1@100003 => L0@1@100004
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : const.0 : BV:32
4 : bvmul(2, 3) : BV:32
5 : bvadd(1, 4) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
gep:2
--
live : exr0.0[0xff], exr0.1[0xff],#
memlive : true
== 0 0 fb.gep:2 ==
=etfg_insn
=tfg_edge
L0@1@100003 => L0@1@100004
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : const.0 : BV:32
4 : bvmul(2, 3) : BV:32
5 : bvadd(1, 4) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
gep:2
--
live : exr0.0[0xffffffff],#
memlive : true
== 0 0 fb.gep:2 ==
=etfg_insn
=tfg_edge
L0@1@100003 => L0@1@100004
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : const.0 : BV:32
4 : bvmul(2, 3) : BV:32
5 : bvadd(1, 4) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
gep:2
--
live : exr0.0[0xffff],#
memlive : true
== 0 0 fb.gep:2 ==
=etfg_insn
=tfg_edge
L0@1@100003 => L0@1@100004
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : const.0 : BV:32
4 : bvmul(2, 3) : BV:32
5 : bvadd(1, 4) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
gep:2
--
live : exr0.0[0xff],#
memlive : true
== 0 0 fb.gep:2 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@1@100004
=tfg_edge_EdgeCond:
1 : input.src.exreg.0.0 : BV:32
2 : 0 : INT
3 : bvextract(1, 2, 2) : BV:1
4 : 1 : BV:1
5 : eq(3, 4) : BOOL
6 : not(5) : BOOL
=tfg_edge_StateTo:
=pcrel_val
0
=pcrel_tag
tag_var
=tfg_edge
L0@1@1 => L0@1@100003
=tfg_edge_EdgeCond:
1 : input.src.exreg.0.0 : BV:32
2 : 0 : INT
3 : bvextract(1, 2, 2) : BV:1
4 : 1 : BV:1
5 : eq(3, 4) : BOOL
=tfg_edge_StateTo:
=pcrel_val
1
=pcrel_tag
tag_var
=comment
cbranch:1
--
live : exr0.0[0x1],# exr0.0[0x1],#
memlive : true
== 0 0 fb.cbranch:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@1@100004
=tfg_edge_EdgeCond:
1 : input.src.exreg.0.0 : BV:32
2 : 0 : INT
3 : bvextract(1, 2, 2) : BV:1
4 : 1 : BV:1
5 : eq(3, 4) : BOOL
6 : not(5) : BOOL
=tfg_edge_StateTo:
=pcrel_val
0
=pcrel_tag
tag_var
=tfg_edge
L0@1@1 => L0@1@100003
=tfg_edge_EdgeCond:
1 : input.src.exreg.0.0 : BV:32
2 : 0 : INT
3 : bvextract(1, 2, 2) : BV:1
4 : 1 : BV:1
5 : eq(3, 4) : BOOL
=tfg_edge_StateTo:
=pcrel_val
1
=pcrel_tag
tag_var
=comment
cbranch:1
--
live :# exr0.0[0x1],#
memlive : true
== 0 0 fb.cbranch:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@1@100004
=tfg_edge_EdgeCond:
1 : input.src.exreg.0.0 : BV:32
2 : 0 : INT
3 : bvextract(1, 2, 2) : BV:1
4 : 1 : BV:1
5 : eq(3, 4) : BOOL
6 : not(5) : BOOL
=tfg_edge_StateTo:
=pcrel_val
0
=pcrel_tag
tag_var
=tfg_edge
L0@1@1 => L0@1@100003
=tfg_edge_EdgeCond:
1 : input.src.exreg.0.0 : BV:32
2 : 0 : INT
3 : bvextract(1, 2, 2) : BV:1
4 : 1 : BV:1
5 : eq(3, 4) : BOOL
=tfg_edge_StateTo:
=pcrel_val
1
=pcrel_tag
tag_var
=comment
cbranch:1
--
live : exr0.0[0x1],##
memlive : true
== 0 0 fb.cbranch:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@1@100004
=tfg_edge_EdgeCond:
1 : input.src.exreg.0.0 : BV:32
2 : 0 : INT
3 : bvextract(1, 2, 2) : BV:1
4 : 1 : BV:1
5 : eq(3, 4) : BOOL
6 : not(5) : BOOL
=tfg_edge_StateTo:
=pcrel_val
0
=pcrel_tag
tag_var
=tfg_edge
L0@1@1 => L0@1@100003
=tfg_edge_EdgeCond:
1 : input.src.exreg.0.0 : BV:32
2 : 0 : INT
3 : bvextract(1, 2, 2) : BV:1
4 : 1 : BV:1
5 : eq(3, 4) : BOOL
=tfg_edge_StateTo:
=pcrel_val
1
=pcrel_tag
tag_var
=comment
cbranch:1
--
live :##
memlive : true
== 0 0 fb.cbranch:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : 4294967295 : BV:32
3 : bvxor(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
bvxor1:1
--
live : exr0.0[0xffffffff], exr0.1[0xffffffff],#
memlive : true
== 0 0 fb.bvxor1:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : 4294967295 : BV:32
3 : bvxor(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
bvxor1:1
--
live : exr0.0[0xffff], exr0.1[0xffffffff],#
memlive : true
== 0 0 fb.bvxor1:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : 4294967295 : BV:32
3 : bvxor(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
bvxor1:1
--
live : exr0.0[0xff], exr0.1[0xffffffff],#
memlive : true
== 0 0 fb.bvxor1:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : 4294967295 : BV:32
3 : bvxor(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
bvxor1:1
--
live : exr0.0[0xffffffff], exr0.1[0xffff],#
memlive : true
== 0 0 fb.bvxor1:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : 4294967295 : BV:32
3 : bvxor(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
bvxor1:1
--
live : exr0.0[0xffff], exr0.1[0xffff],#
memlive : true
== 0 0 fb.bvxor1:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : 4294967295 : BV:32
3 : bvxor(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
bvxor1:1
--
live : exr0.0[0xff], exr0.1[0xffff],#
memlive : true
== 0 0 fb.bvxor1:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : 4294967295 : BV:32
3 : bvxor(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
bvxor1:1
--
live : exr0.0[0xffffffff], exr0.1[0xff],#
memlive : true
== 0 0 fb.bvxor1:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : 4294967295 : BV:32
3 : bvxor(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
bvxor1:1
--
live : exr0.0[0xffff], exr0.1[0xff],#
memlive : true
== 0 0 fb.bvxor1:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : 4294967295 : BV:32
3 : bvxor(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
bvxor1:1
--
live : exr0.0[0xff], exr0.1[0xff],#
memlive : true
== 0 0 fb.bvxor1:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : 4294967295 : BV:32
3 : bvxor(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
bvxor1:1
--
live : exr0.0[0xffffffff],#
memlive : true
== 0 0 fb.bvxor1:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : 4294967295 : BV:32
3 : bvxor(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
bvxor1:1
--
live : exr0.0[0xffff],#
memlive : true
== 0 0 fb.bvxor1:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : 4294967295 : BV:32
3 : bvxor(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
bvxor1:1
--
live : exr0.0[0xff],#
memlive : true
== 0 0 fb.bvxor1:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvxor(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
bvxor:1
--
live : exr0.0[0xffffffff], exr0.1[0xffffffff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.bvxor:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvxor(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
bvxor:1
--
live : exr0.0[0xffff], exr0.1[0xffffffff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.bvxor:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvxor(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
bvxor:1
--
live : exr0.0[0xff], exr0.1[0xffffffff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.bvxor:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvxor(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
bvxor:1
--
live : exr0.0[0xffffffff], exr0.1[0xffff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.bvxor:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvxor(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
bvxor:1
--
live : exr0.0[0xffff], exr0.1[0xffff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.bvxor:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvxor(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
bvxor:1
--
live : exr0.0[0xff], exr0.1[0xffff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.bvxor:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvxor(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
bvxor:1
--
live : exr0.0[0xffffffff], exr0.1[0xff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.bvxor:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvxor(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
bvxor:1
--
live : exr0.0[0xffff], exr0.1[0xff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.bvxor:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvxor(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
bvxor:1
--
live : exr0.0[0xff], exr0.1[0xff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.bvxor:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvxor(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
bvxor:1
--
live : exr0.0[0xffffffff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.bvxor:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvxor(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
bvxor:1
--
live : exr0.0[0xffff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.bvxor:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvxor(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
bvxor:1
--
live : exr0.0[0xff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.bvxor:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvxor(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
bvxor:1
--
live : exr0.0[0xffffffff], exr0.1[0xffffffff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.bvxor:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvxor(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
bvxor:1
--
live : exr0.0[0xffff], exr0.1[0xffffffff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.bvxor:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvxor(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
bvxor:1
--
live : exr0.0[0xff], exr0.1[0xffffffff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.bvxor:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvxor(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
bvxor:1
--
live : exr0.0[0xffffffff], exr0.1[0xffff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.bvxor:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvxor(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
bvxor:1
--
live : exr0.0[0xffff], exr0.1[0xffff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.bvxor:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvxor(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
bvxor:1
--
live : exr0.0[0xff], exr0.1[0xffff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.bvxor:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvxor(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
bvxor:1
--
live : exr0.0[0xffffffff], exr0.1[0xff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.bvxor:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvxor(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
bvxor:1
--
live : exr0.0[0xffff], exr0.1[0xff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.bvxor:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvxor(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
bvxor:1
--
live : exr0.0[0xff], exr0.1[0xff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.bvxor:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvxor(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
bvxor:1
--
live : exr0.0[0xffffffff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.bvxor:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvxor(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
bvxor:1
--
live : exr0.0[0xffff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.bvxor:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvxor(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
bvxor:1
--
live : exr0.0[0xff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.bvxor:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvxor(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
bvxor:1
--
live : exr0.0[0xffffffff], exr0.1[0xffffffff], exr0.2[0xff],#
memlive : true
== 0 0 fb.bvxor:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvxor(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
bvxor:1
--
live : exr0.0[0xffff], exr0.1[0xffffffff], exr0.2[0xff],#
memlive : true
== 0 0 fb.bvxor:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvxor(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
bvxor:1
--
live : exr0.0[0xff], exr0.1[0xffffffff], exr0.2[0xff],#
memlive : true
== 0 0 fb.bvxor:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvxor(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
bvxor:1
--
live : exr0.0[0xffffffff], exr0.1[0xffff], exr0.2[0xff],#
memlive : true
== 0 0 fb.bvxor:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvxor(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
bvxor:1
--
live : exr0.0[0xffff], exr0.1[0xffff], exr0.2[0xff],#
memlive : true
== 0 0 fb.bvxor:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvxor(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
bvxor:1
--
live : exr0.0[0xff], exr0.1[0xffff], exr0.2[0xff],#
memlive : true
== 0 0 fb.bvxor:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvxor(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
bvxor:1
--
live : exr0.0[0xffffffff], exr0.1[0xff], exr0.2[0xff],#
memlive : true
== 0 0 fb.bvxor:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvxor(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
bvxor:1
--
live : exr0.0[0xffff], exr0.1[0xff], exr0.2[0xff],#
memlive : true
== 0 0 fb.bvxor:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvxor(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
bvxor:1
--
live : exr0.0[0xff], exr0.1[0xff], exr0.2[0xff],#
memlive : true
== 0 0 fb.bvxor:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvxor(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
bvxor:1
--
live : exr0.0[0xffffffff], exr0.2[0xff],#
memlive : true
== 0 0 fb.bvxor:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvxor(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
bvxor:1
--
live : exr0.0[0xffff], exr0.2[0xff],#
memlive : true
== 0 0 fb.bvxor:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvxor(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
bvxor:1
--
live : exr0.0[0xff], exr0.2[0xff],#
memlive : true
== 0 0 fb.bvxor:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvxor(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
bvxor:1
--
live : exr0.0[0xffffffff], exr0.1[0xffffffff],#
memlive : true
== 0 0 fb.bvxor:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvxor(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
bvxor:1
--
live : exr0.0[0xffff], exr0.1[0xffffffff],#
memlive : true
== 0 0 fb.bvxor:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvxor(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
bvxor:1
--
live : exr0.0[0xff], exr0.1[0xffffffff],#
memlive : true
== 0 0 fb.bvxor:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvxor(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
bvxor:1
--
live : exr0.0[0xffffffff], exr0.1[0xffff],#
memlive : true
== 0 0 fb.bvxor:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvxor(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
bvxor:1
--
live : exr0.0[0xffff], exr0.1[0xffff],#
memlive : true
== 0 0 fb.bvxor:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvxor(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
bvxor:1
--
live : exr0.0[0xff], exr0.1[0xffff],#
memlive : true
== 0 0 fb.bvxor:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvxor(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
bvxor:1
--
live : exr0.0[0xffffffff], exr0.1[0xff],#
memlive : true
== 0 0 fb.bvxor:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvxor(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
bvxor:1
--
live : exr0.0[0xffff], exr0.1[0xff],#
memlive : true
== 0 0 fb.bvxor:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvxor(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
bvxor:1
--
live : exr0.0[0xff], exr0.1[0xff],#
memlive : true
== 0 0 fb.bvxor:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvxor(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
bvxor:1
--
live : exr0.0[0xffffffff],#
memlive : true
== 0 0 fb.bvxor:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvxor(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
bvxor:1
--
live : exr0.0[0xffff],#
memlive : true
== 0 0 fb.bvxor:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvxor(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
bvxor:1
--
live : exr0.0[0xff],#
memlive : true
== 0 0 fb.bvxor:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvor(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
bvor:1
--
live : exr0.0[0xffffffff], exr0.1[0xffffffff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.bvor:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvor(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
bvor:1
--
live : exr0.0[0xffff], exr0.1[0xffffffff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.bvor:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvor(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
bvor:1
--
live : exr0.0[0xff], exr0.1[0xffffffff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.bvor:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvor(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
bvor:1
--
live : exr0.0[0xffffffff], exr0.1[0xffff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.bvor:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvor(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
bvor:1
--
live : exr0.0[0xffff], exr0.1[0xffff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.bvor:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvor(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
bvor:1
--
live : exr0.0[0xff], exr0.1[0xffff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.bvor:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvor(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
bvor:1
--
live : exr0.0[0xffffffff], exr0.1[0xff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.bvor:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvor(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
bvor:1
--
live : exr0.0[0xffff], exr0.1[0xff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.bvor:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvor(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
bvor:1
--
live : exr0.0[0xff], exr0.1[0xff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.bvor:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvor(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
bvor:1
--
live : exr0.0[0xffffffff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.bvor:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvor(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
bvor:1
--
live : exr0.0[0xffff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.bvor:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvor(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
bvor:1
--
live : exr0.0[0xff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.bvor:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvor(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
bvor:1
--
live : exr0.0[0xffffffff], exr0.1[0xffffffff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.bvor:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvor(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
bvor:1
--
live : exr0.0[0xffff], exr0.1[0xffffffff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.bvor:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvor(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
bvor:1
--
live : exr0.0[0xff], exr0.1[0xffffffff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.bvor:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvor(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
bvor:1
--
live : exr0.0[0xffffffff], exr0.1[0xffff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.bvor:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvor(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
bvor:1
--
live : exr0.0[0xffff], exr0.1[0xffff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.bvor:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvor(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
bvor:1
--
live : exr0.0[0xff], exr0.1[0xffff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.bvor:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvor(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
bvor:1
--
live : exr0.0[0xffffffff], exr0.1[0xff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.bvor:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvor(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
bvor:1
--
live : exr0.0[0xffff], exr0.1[0xff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.bvor:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvor(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
bvor:1
--
live : exr0.0[0xff], exr0.1[0xff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.bvor:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvor(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
bvor:1
--
live : exr0.0[0xffffffff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.bvor:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvor(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
bvor:1
--
live : exr0.0[0xffff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.bvor:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvor(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
bvor:1
--
live : exr0.0[0xff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.bvor:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvor(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
bvor:1
--
live : exr0.0[0xffffffff], exr0.1[0xffffffff], exr0.2[0xff],#
memlive : true
== 0 0 fb.bvor:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvor(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
bvor:1
--
live : exr0.0[0xffff], exr0.1[0xffffffff], exr0.2[0xff],#
memlive : true
== 0 0 fb.bvor:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvor(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
bvor:1
--
live : exr0.0[0xff], exr0.1[0xffffffff], exr0.2[0xff],#
memlive : true
== 0 0 fb.bvor:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvor(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
bvor:1
--
live : exr0.0[0xffffffff], exr0.1[0xffff], exr0.2[0xff],#
memlive : true
== 0 0 fb.bvor:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvor(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
bvor:1
--
live : exr0.0[0xffff], exr0.1[0xffff], exr0.2[0xff],#
memlive : true
== 0 0 fb.bvor:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvor(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
bvor:1
--
live : exr0.0[0xff], exr0.1[0xffff], exr0.2[0xff],#
memlive : true
== 0 0 fb.bvor:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvor(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
bvor:1
--
live : exr0.0[0xffffffff], exr0.1[0xff], exr0.2[0xff],#
memlive : true
== 0 0 fb.bvor:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvor(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
bvor:1
--
live : exr0.0[0xffff], exr0.1[0xff], exr0.2[0xff],#
memlive : true
== 0 0 fb.bvor:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvor(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
bvor:1
--
live : exr0.0[0xff], exr0.1[0xff], exr0.2[0xff],#
memlive : true
== 0 0 fb.bvor:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvor(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
bvor:1
--
live : exr0.0[0xffffffff], exr0.2[0xff],#
memlive : true
== 0 0 fb.bvor:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvor(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
bvor:1
--
live : exr0.0[0xffff], exr0.2[0xff],#
memlive : true
== 0 0 fb.bvor:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvor(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
bvor:1
--
live : exr0.0[0xff], exr0.2[0xff],#
memlive : true
== 0 0 fb.bvor:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvor(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
bvor:1
--
live : exr0.0[0xffffffff], exr0.1[0xffffffff],#
memlive : true
== 0 0 fb.bvor:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvor(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
bvor:1
--
live : exr0.0[0xffff], exr0.1[0xffffffff],#
memlive : true
== 0 0 fb.bvor:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvor(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
bvor:1
--
live : exr0.0[0xff], exr0.1[0xffffffff],#
memlive : true
== 0 0 fb.bvor:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvor(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
bvor:1
--
live : exr0.0[0xffffffff], exr0.1[0xffff],#
memlive : true
== 0 0 fb.bvor:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvor(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
bvor:1
--
live : exr0.0[0xffff], exr0.1[0xffff],#
memlive : true
== 0 0 fb.bvor:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvor(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
bvor:1
--
live : exr0.0[0xff], exr0.1[0xffff],#
memlive : true
== 0 0 fb.bvor:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvor(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
bvor:1
--
live : exr0.0[0xffffffff], exr0.1[0xff],#
memlive : true
== 0 0 fb.bvor:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvor(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
bvor:1
--
live : exr0.0[0xffff], exr0.1[0xff],#
memlive : true
== 0 0 fb.bvor:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvor(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
bvor:1
--
live : exr0.0[0xff], exr0.1[0xff],#
memlive : true
== 0 0 fb.bvor:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvor(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
bvor:1
--
live : exr0.0[0xffffffff],#
memlive : true
== 0 0 fb.bvor:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvor(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
bvor:1
--
live : exr0.0[0xffff],#
memlive : true
== 0 0 fb.bvor:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvor(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
bvor:1
--
live : exr0.0[0xff],#
memlive : true
== 0 0 fb.bvor:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvand(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
bvand:1
--
live : exr0.0[0xffffffff], exr0.1[0xffffffff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.bvand:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvand(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
bvand:1
--
live : exr0.0[0xffff], exr0.1[0xffffffff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.bvand:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvand(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
bvand:1
--
live : exr0.0[0xff], exr0.1[0xffffffff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.bvand:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvand(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
bvand:1
--
live : exr0.0[0xffffffff], exr0.1[0xffff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.bvand:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvand(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
bvand:1
--
live : exr0.0[0xffff], exr0.1[0xffff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.bvand:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvand(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
bvand:1
--
live : exr0.0[0xff], exr0.1[0xffff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.bvand:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvand(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
bvand:1
--
live : exr0.0[0xffffffff], exr0.1[0xff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.bvand:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvand(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
bvand:1
--
live : exr0.0[0xffff], exr0.1[0xff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.bvand:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvand(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
bvand:1
--
live : exr0.0[0xff], exr0.1[0xff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.bvand:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvand(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
bvand:1
--
live : exr0.0[0xffffffff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.bvand:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvand(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
bvand:1
--
live : exr0.0[0xffff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.bvand:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvand(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
bvand:1
--
live : exr0.0[0xff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.bvand:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvand(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
bvand:1
--
live : exr0.0[0xffffffff], exr0.1[0xffffffff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.bvand:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvand(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
bvand:1
--
live : exr0.0[0xffff], exr0.1[0xffffffff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.bvand:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvand(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
bvand:1
--
live : exr0.0[0xff], exr0.1[0xffffffff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.bvand:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvand(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
bvand:1
--
live : exr0.0[0xffffffff], exr0.1[0xffff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.bvand:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvand(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
bvand:1
--
live : exr0.0[0xffff], exr0.1[0xffff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.bvand:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvand(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
bvand:1
--
live : exr0.0[0xff], exr0.1[0xffff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.bvand:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvand(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
bvand:1
--
live : exr0.0[0xffffffff], exr0.1[0xff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.bvand:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvand(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
bvand:1
--
live : exr0.0[0xffff], exr0.1[0xff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.bvand:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvand(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
bvand:1
--
live : exr0.0[0xff], exr0.1[0xff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.bvand:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvand(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
bvand:1
--
live : exr0.0[0xffffffff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.bvand:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvand(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
bvand:1
--
live : exr0.0[0xffff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.bvand:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvand(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
bvand:1
--
live : exr0.0[0xff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.bvand:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvand(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
bvand:1
--
live : exr0.0[0xffffffff], exr0.1[0xffffffff], exr0.2[0xff],#
memlive : true
== 0 0 fb.bvand:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvand(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
bvand:1
--
live : exr0.0[0xffff], exr0.1[0xffffffff], exr0.2[0xff],#
memlive : true
== 0 0 fb.bvand:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvand(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
bvand:1
--
live : exr0.0[0xff], exr0.1[0xffffffff], exr0.2[0xff],#
memlive : true
== 0 0 fb.bvand:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvand(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
bvand:1
--
live : exr0.0[0xffffffff], exr0.1[0xffff], exr0.2[0xff],#
memlive : true
== 0 0 fb.bvand:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvand(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
bvand:1
--
live : exr0.0[0xffff], exr0.1[0xffff], exr0.2[0xff],#
memlive : true
== 0 0 fb.bvand:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvand(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
bvand:1
--
live : exr0.0[0xff], exr0.1[0xffff], exr0.2[0xff],#
memlive : true
== 0 0 fb.bvand:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvand(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
bvand:1
--
live : exr0.0[0xffffffff], exr0.1[0xff], exr0.2[0xff],#
memlive : true
== 0 0 fb.bvand:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvand(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
bvand:1
--
live : exr0.0[0xffff], exr0.1[0xff], exr0.2[0xff],#
memlive : true
== 0 0 fb.bvand:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvand(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
bvand:1
--
live : exr0.0[0xff], exr0.1[0xff], exr0.2[0xff],#
memlive : true
== 0 0 fb.bvand:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvand(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
bvand:1
--
live : exr0.0[0xffffffff], exr0.2[0xff],#
memlive : true
== 0 0 fb.bvand:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvand(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
bvand:1
--
live : exr0.0[0xffff], exr0.2[0xff],#
memlive : true
== 0 0 fb.bvand:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvand(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
bvand:1
--
live : exr0.0[0xff], exr0.2[0xff],#
memlive : true
== 0 0 fb.bvand:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvand(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
bvand:1
--
live : exr0.0[0xffffffff], exr0.1[0xffffffff],#
memlive : true
== 0 0 fb.bvand:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvand(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
bvand:1
--
live : exr0.0[0xffff], exr0.1[0xffffffff],#
memlive : true
== 0 0 fb.bvand:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvand(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
bvand:1
--
live : exr0.0[0xff], exr0.1[0xffffffff],#
memlive : true
== 0 0 fb.bvand:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvand(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
bvand:1
--
live : exr0.0[0xffffffff], exr0.1[0xffff],#
memlive : true
== 0 0 fb.bvand:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvand(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
bvand:1
--
live : exr0.0[0xffff], exr0.1[0xffff],#
memlive : true
== 0 0 fb.bvand:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvand(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
bvand:1
--
live : exr0.0[0xff], exr0.1[0xffff],#
memlive : true
== 0 0 fb.bvand:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvand(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
bvand:1
--
live : exr0.0[0xffffffff], exr0.1[0xff],#
memlive : true
== 0 0 fb.bvand:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvand(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
bvand:1
--
live : exr0.0[0xffff], exr0.1[0xff],#
memlive : true
== 0 0 fb.bvand:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvand(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
bvand:1
--
live : exr0.0[0xff], exr0.1[0xff],#
memlive : true
== 0 0 fb.bvand:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvand(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
bvand:1
--
live : exr0.0[0xffffffff],#
memlive : true
== 0 0 fb.bvand:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvand(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
bvand:1
--
live : exr0.0[0xffff],#
memlive : true
== 0 0 fb.bvand:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvand(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
bvand:1
--
live : exr0.0[0xff],#
memlive : true
== 0 0 fb.bvand:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-shiftcount-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 32 : INT
3 : isshiftcount(1, 2) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvashr(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
ashr:1
--
live : exr0.0[0xffffffff], exr0.1[0xffffffff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.ashr:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-shiftcount-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 32 : INT
3 : isshiftcount(1, 2) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvashr(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
ashr:1
--
live : exr0.0[0xffff], exr0.1[0xffffffff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.ashr:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-shiftcount-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 32 : INT
3 : isshiftcount(1, 2) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvashr(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
ashr:1
--
live : exr0.0[0xff], exr0.1[0xffffffff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.ashr:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-shiftcount-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 32 : INT
3 : isshiftcount(1, 2) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvashr(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
ashr:1
--
live : exr0.1[0xffffffff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.ashr:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-shiftcount-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 32 : INT
3 : isshiftcount(1, 2) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvashr(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
ashr:1
--
live : exr0.0[0xffffffff], exr0.1[0xffff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.ashr:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-shiftcount-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 32 : INT
3 : isshiftcount(1, 2) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvashr(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
ashr:1
--
live : exr0.0[0xffff], exr0.1[0xffff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.ashr:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-shiftcount-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 32 : INT
3 : isshiftcount(1, 2) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvashr(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
ashr:1
--
live : exr0.0[0xff], exr0.1[0xffff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.ashr:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-shiftcount-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 32 : INT
3 : isshiftcount(1, 2) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvashr(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
ashr:1
--
live : exr0.1[0xffff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.ashr:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-shiftcount-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 32 : INT
3 : isshiftcount(1, 2) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvashr(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
ashr:1
--
live : exr0.0[0xffffffff], exr0.1[0xff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.ashr:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-shiftcount-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 32 : INT
3 : isshiftcount(1, 2) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvashr(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
ashr:1
--
live : exr0.0[0xffff], exr0.1[0xff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.ashr:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-shiftcount-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 32 : INT
3 : isshiftcount(1, 2) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvashr(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
ashr:1
--
live : exr0.0[0xff], exr0.1[0xff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.ashr:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-shiftcount-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 32 : INT
3 : isshiftcount(1, 2) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvashr(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
ashr:1
--
live : exr0.1[0xff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.ashr:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-shiftcount-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 32 : INT
3 : isshiftcount(1, 2) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvashr(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
ashr:1
--
live : exr0.0[0xffffffff], exr0.1[0xffffffff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.ashr:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-shiftcount-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 32 : INT
3 : isshiftcount(1, 2) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvashr(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
ashr:1
--
live : exr0.0[0xffff], exr0.1[0xffffffff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.ashr:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-shiftcount-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 32 : INT
3 : isshiftcount(1, 2) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvashr(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
ashr:1
--
live : exr0.0[0xff], exr0.1[0xffffffff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.ashr:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-shiftcount-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 32 : INT
3 : isshiftcount(1, 2) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvashr(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
ashr:1
--
live : exr0.1[0xffffffff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.ashr:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-shiftcount-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 32 : INT
3 : isshiftcount(1, 2) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvashr(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
ashr:1
--
live : exr0.0[0xffffffff], exr0.1[0xffff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.ashr:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-shiftcount-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 32 : INT
3 : isshiftcount(1, 2) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvashr(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
ashr:1
--
live : exr0.0[0xffff], exr0.1[0xffff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.ashr:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-shiftcount-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 32 : INT
3 : isshiftcount(1, 2) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvashr(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
ashr:1
--
live : exr0.0[0xff], exr0.1[0xffff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.ashr:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-shiftcount-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 32 : INT
3 : isshiftcount(1, 2) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvashr(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
ashr:1
--
live : exr0.1[0xffff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.ashr:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-shiftcount-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 32 : INT
3 : isshiftcount(1, 2) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvashr(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
ashr:1
--
live : exr0.0[0xffffffff], exr0.1[0xff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.ashr:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-shiftcount-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 32 : INT
3 : isshiftcount(1, 2) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvashr(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
ashr:1
--
live : exr0.0[0xffff], exr0.1[0xff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.ashr:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-shiftcount-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 32 : INT
3 : isshiftcount(1, 2) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvashr(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
ashr:1
--
live : exr0.0[0xff], exr0.1[0xff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.ashr:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-shiftcount-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 32 : INT
3 : isshiftcount(1, 2) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvashr(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
ashr:1
--
live : exr0.1[0xff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.ashr:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-shiftcount-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 32 : INT
3 : isshiftcount(1, 2) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvashr(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
ashr:1
--
live : exr0.0[0xffffffff], exr0.1[0xffffffff], exr0.2[0xff],#
memlive : true
== 0 0 fb.ashr:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-shiftcount-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 32 : INT
3 : isshiftcount(1, 2) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvashr(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
ashr:1
--
live : exr0.0[0xffff], exr0.1[0xffffffff], exr0.2[0xff],#
memlive : true
== 0 0 fb.ashr:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-shiftcount-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 32 : INT
3 : isshiftcount(1, 2) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvashr(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
ashr:1
--
live : exr0.0[0xff], exr0.1[0xffffffff], exr0.2[0xff],#
memlive : true
== 0 0 fb.ashr:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-shiftcount-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 32 : INT
3 : isshiftcount(1, 2) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvashr(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
ashr:1
--
live : exr0.1[0xffffffff], exr0.2[0xff],#
memlive : true
== 0 0 fb.ashr:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-shiftcount-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 32 : INT
3 : isshiftcount(1, 2) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvashr(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
ashr:1
--
live : exr0.0[0xffffffff], exr0.1[0xffff], exr0.2[0xff],#
memlive : true
== 0 0 fb.ashr:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-shiftcount-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 32 : INT
3 : isshiftcount(1, 2) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvashr(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
ashr:1
--
live : exr0.0[0xffff], exr0.1[0xffff], exr0.2[0xff],#
memlive : true
== 0 0 fb.ashr:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-shiftcount-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 32 : INT
3 : isshiftcount(1, 2) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvashr(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
ashr:1
--
live : exr0.0[0xff], exr0.1[0xffff], exr0.2[0xff],#
memlive : true
== 0 0 fb.ashr:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-shiftcount-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 32 : INT
3 : isshiftcount(1, 2) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvashr(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
ashr:1
--
live : exr0.1[0xffff], exr0.2[0xff],#
memlive : true
== 0 0 fb.ashr:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-shiftcount-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 32 : INT
3 : isshiftcount(1, 2) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvashr(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
ashr:1
--
live : exr0.0[0xffffffff], exr0.1[0xff], exr0.2[0xff],#
memlive : true
== 0 0 fb.ashr:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-shiftcount-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 32 : INT
3 : isshiftcount(1, 2) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvashr(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
ashr:1
--
live : exr0.0[0xffff], exr0.1[0xff], exr0.2[0xff],#
memlive : true
== 0 0 fb.ashr:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-shiftcount-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 32 : INT
3 : isshiftcount(1, 2) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvashr(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
ashr:1
--
live : exr0.0[0xff], exr0.1[0xff], exr0.2[0xff],#
memlive : true
== 0 0 fb.ashr:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-shiftcount-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 32 : INT
3 : isshiftcount(1, 2) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvashr(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
ashr:1
--
live : exr0.1[0xff], exr0.2[0xff],#
memlive : true
== 0 0 fb.ashr:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-shiftcount-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 32 : INT
3 : isshiftcount(1, 2) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvashr(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
ashr:1
--
live : exr0.0[0xffffffff], exr0.1[0xffffffff],#
memlive : true
== 0 0 fb.ashr:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-shiftcount-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 32 : INT
3 : isshiftcount(1, 2) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvashr(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
ashr:1
--
live : exr0.0[0xffff], exr0.1[0xffffffff],#
memlive : true
== 0 0 fb.ashr:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-shiftcount-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 32 : INT
3 : isshiftcount(1, 2) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvashr(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
ashr:1
--
live : exr0.0[0xff], exr0.1[0xffffffff],#
memlive : true
== 0 0 fb.ashr:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-shiftcount-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 32 : INT
3 : isshiftcount(1, 2) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvashr(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
ashr:1
--
live : exr0.1[0xffffffff],#
memlive : true
== 0 0 fb.ashr:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-shiftcount-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 32 : INT
3 : isshiftcount(1, 2) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvashr(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
ashr:1
--
live : exr0.0[0xffffffff], exr0.1[0xffff],#
memlive : true
== 0 0 fb.ashr:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-shiftcount-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 32 : INT
3 : isshiftcount(1, 2) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvashr(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
ashr:1
--
live : exr0.0[0xffff], exr0.1[0xffff],#
memlive : true
== 0 0 fb.ashr:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-shiftcount-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 32 : INT
3 : isshiftcount(1, 2) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvashr(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
ashr:1
--
live : exr0.0[0xff], exr0.1[0xffff],#
memlive : true
== 0 0 fb.ashr:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-shiftcount-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 32 : INT
3 : isshiftcount(1, 2) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvashr(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
ashr:1
--
live : exr0.1[0xffff],#
memlive : true
== 0 0 fb.ashr:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-shiftcount-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 32 : INT
3 : isshiftcount(1, 2) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvashr(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
ashr:1
--
live : exr0.0[0xffffffff], exr0.1[0xff],#
memlive : true
== 0 0 fb.ashr:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-shiftcount-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 32 : INT
3 : isshiftcount(1, 2) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvashr(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
ashr:1
--
live : exr0.0[0xffff], exr0.1[0xff],#
memlive : true
== 0 0 fb.ashr:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-shiftcount-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 32 : INT
3 : isshiftcount(1, 2) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvashr(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
ashr:1
--
live : exr0.0[0xff], exr0.1[0xff],#
memlive : true
== 0 0 fb.ashr:1 ==
=etfg_insn
=precondition.0
=Comment
undef-behaviour-shiftcount-assume
=Status
A
=LocalSprelAssumptions:
=Guard
(epsilon)
=LhsExpr
1 : input.src.exreg.0.0 : BV:32
2 : 32 : INT
3 : isshiftcount(1, 2) : BOOL
=RhsExpr
1 : 1 : BOOL
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.1
1 : input.src.exreg.0.2 : BV:32
2 : input.src.exreg.0.0 : BV:32
3 : bvashr(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
ashr:1
--
live : exr0.1[0xff],#
memlive : true
== 0 0 fb.ashr:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : input.src.exreg.0.1 : BV:32
6 : 0 : INT
7 : bvextract(5, 6, 6) : BV:1
8 : 1 : BV:1
9 : eq(7, 8) : BOOL
10 : input.src.exreg.0.2 : BV:32
11 : bvextract(10, 6, 6) : BV:1
12 : eq(11, 8) : BOOL
13 : and(9, 12) : BOOL
14 : 0 : BV:1
15 : ite(13, 8, 14) : BV:1
16 : bvconcat(4, 15) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
and:1
--
live : exr0.0[0x1], exr0.1[0x1], exr0.2[0x1],#
memlive : true
== 0 0 fb.and:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : input.src.exreg.0.1 : BV:32
6 : 0 : INT
7 : bvextract(5, 6, 6) : BV:1
8 : 1 : BV:1
9 : eq(7, 8) : BOOL
10 : input.src.exreg.0.2 : BV:32
11 : bvextract(10, 6, 6) : BV:1
12 : eq(11, 8) : BOOL
13 : and(9, 12) : BOOL
14 : 0 : BV:1
15 : ite(13, 8, 14) : BV:1
16 : bvconcat(4, 15) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
and:1
--
live : exr0.0[0x1], exr0.2[0x1],#
memlive : true
== 0 0 fb.and:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : input.src.exreg.0.1 : BV:32
6 : 0 : INT
7 : bvextract(5, 6, 6) : BV:1
8 : 1 : BV:1
9 : eq(7, 8) : BOOL
10 : input.src.exreg.0.2 : BV:32
11 : bvextract(10, 6, 6) : BV:1
12 : eq(11, 8) : BOOL
13 : and(9, 12) : BOOL
14 : 0 : BV:1
15 : ite(13, 8, 14) : BV:1
16 : bvconcat(4, 15) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
and:1
--
live : exr0.0[0x1], exr0.1[0x1],#
memlive : true
== 0 0 fb.and:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.0 : BV:32
2 : 31 : INT
3 : 1 : INT
4 : bvextract(1, 2, 3) : BV:31
5 : input.src.exreg.0.1 : BV:32
6 : 0 : INT
7 : bvextract(5, 6, 6) : BV:1
8 : 1 : BV:1
9 : eq(7, 8) : BOOL
10 : input.src.exreg.0.2 : BV:32
11 : bvextract(10, 6, 6) : BV:1
12 : eq(11, 8) : BOOL
13 : and(9, 12) : BOOL
14 : 0 : BV:1
15 : ite(13, 8, 14) : BV:1
16 : bvconcat(4, 15) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
and:1
--
live : exr0.0[0x1],#
memlive : true
== 0 0 fb.and:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvadd(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
add_i32:1
--
live : exr0.0[0xffffffff], exr0.1[0xffffffff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.add_i32:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvadd(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
add_i32:1
--
live : exr0.0[0xffff], exr0.1[0xffffffff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.add_i32:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvadd(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
add_i32:1
--
live : exr0.0[0xff], exr0.1[0xffffffff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.add_i32:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvadd(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
add_i32:1
--
live : exr0.0[0xffffffff], exr0.1[0xffff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.add_i32:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvadd(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
add_i32:1
--
live : exr0.0[0xffff], exr0.1[0xffff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.add_i32:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvadd(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
add_i32:1
--
live : exr0.0[0xff], exr0.1[0xffff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.add_i32:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvadd(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
add_i32:1
--
live : exr0.0[0xffffffff], exr0.1[0xff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.add_i32:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvadd(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
add_i32:1
--
live : exr0.0[0xffff], exr0.1[0xff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.add_i32:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvadd(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
add_i32:1
--
live : exr0.0[0xff], exr0.1[0xff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.add_i32:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvadd(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
add_i32:1
--
live : exr0.0[0xffffffff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.add_i32:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvadd(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
add_i32:1
--
live : exr0.0[0xffff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.add_i32:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvadd(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
add_i32:1
--
live : exr0.0[0xff], exr0.2[0xffffffff],#
memlive : true
== 0 0 fb.add_i32:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvadd(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
add_i32:1
--
live : exr0.0[0xffffffff], exr0.1[0xffffffff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.add_i32:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvadd(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
add_i32:1
--
live : exr0.0[0xffff], exr0.1[0xffffffff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.add_i32:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvadd(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
add_i32:1
--
live : exr0.0[0xff], exr0.1[0xffffffff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.add_i32:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvadd(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
add_i32:1
--
live : exr0.0[0xffffffff], exr0.1[0xffff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.add_i32:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvadd(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
add_i32:1
--
live : exr0.0[0xffff], exr0.1[0xffff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.add_i32:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvadd(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
add_i32:1
--
live : exr0.0[0xff], exr0.1[0xffff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.add_i32:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvadd(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
add_i32:1
--
live : exr0.0[0xffffffff], exr0.1[0xff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.add_i32:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvadd(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
add_i32:1
--
live : exr0.0[0xffff], exr0.1[0xff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.add_i32:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvadd(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
add_i32:1
--
live : exr0.0[0xff], exr0.1[0xff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.add_i32:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvadd(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
add_i32:1
--
live : exr0.0[0xffffffff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.add_i32:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvadd(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
add_i32:1
--
live : exr0.0[0xffff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.add_i32:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvadd(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
add_i32:1
--
live : exr0.0[0xff], exr0.2[0xffff],#
memlive : true
== 0 0 fb.add_i32:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvadd(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
add_i32:1
--
live : exr0.0[0xffffffff], exr0.1[0xffffffff], exr0.2[0xff],#
memlive : true
== 0 0 fb.add_i32:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvadd(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
add_i32:1
--
live : exr0.0[0xffff], exr0.1[0xffffffff], exr0.2[0xff],#
memlive : true
== 0 0 fb.add_i32:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvadd(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
add_i32:1
--
live : exr0.0[0xff], exr0.1[0xffffffff], exr0.2[0xff],#
memlive : true
== 0 0 fb.add_i32:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvadd(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
add_i32:1
--
live : exr0.0[0xffffffff], exr0.1[0xffff], exr0.2[0xff],#
memlive : true
== 0 0 fb.add_i32:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvadd(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
add_i32:1
--
live : exr0.0[0xffff], exr0.1[0xffff], exr0.2[0xff],#
memlive : true
== 0 0 fb.add_i32:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvadd(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
add_i32:1
--
live : exr0.0[0xff], exr0.1[0xffff], exr0.2[0xff],#
memlive : true
== 0 0 fb.add_i32:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvadd(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
add_i32:1
--
live : exr0.0[0xffffffff], exr0.1[0xff], exr0.2[0xff],#
memlive : true
== 0 0 fb.add_i32:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvadd(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
add_i32:1
--
live : exr0.0[0xffff], exr0.1[0xff], exr0.2[0xff],#
memlive : true
== 0 0 fb.add_i32:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvadd(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
add_i32:1
--
live : exr0.0[0xff], exr0.1[0xff], exr0.2[0xff],#
memlive : true
== 0 0 fb.add_i32:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvadd(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
add_i32:1
--
live : exr0.0[0xffffffff], exr0.2[0xff],#
memlive : true
== 0 0 fb.add_i32:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvadd(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
add_i32:1
--
live : exr0.0[0xffff], exr0.2[0xff],#
memlive : true
== 0 0 fb.add_i32:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvadd(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
add_i32:1
--
live : exr0.0[0xff], exr0.2[0xff],#
memlive : true
== 0 0 fb.add_i32:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvadd(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
add_i32:1
--
live : exr0.0[0xffffffff], exr0.1[0xffffffff],#
memlive : true
== 0 0 fb.add_i32:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvadd(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
add_i32:1
--
live : exr0.0[0xffff], exr0.1[0xffffffff],#
memlive : true
== 0 0 fb.add_i32:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvadd(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
add_i32:1
--
live : exr0.0[0xff], exr0.1[0xffffffff],#
memlive : true
== 0 0 fb.add_i32:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvadd(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
add_i32:1
--
live : exr0.0[0xffffffff], exr0.1[0xffff],#
memlive : true
== 0 0 fb.add_i32:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvadd(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
add_i32:1
--
live : exr0.0[0xffff], exr0.1[0xffff],#
memlive : true
== 0 0 fb.add_i32:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvadd(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
add_i32:1
--
live : exr0.0[0xff], exr0.1[0xffff],#
memlive : true
== 0 0 fb.add_i32:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvadd(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
add_i32:1
--
live : exr0.0[0xffffffff], exr0.1[0xff],#
memlive : true
== 0 0 fb.add_i32:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvadd(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
add_i32:1
--
live : exr0.0[0xffff], exr0.1[0xff],#
memlive : true
== 0 0 fb.add_i32:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvadd(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
add_i32:1
--
live : exr0.0[0xff], exr0.1[0xff],#
memlive : true
== 0 0 fb.add_i32:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvadd(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
add_i32:1
--
live : exr0.0[0xffffffff],#
memlive : true
== 0 0 fb.add_i32:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvadd(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
add_i32:1
--
live : exr0.0[0xffff],#
memlive : true
== 0 0 fb.add_i32:1 ==
=etfg_insn
=tfg_edge
L0@1@1 => L0@2@1
=tfg_edge_EdgeCond:
1 : 1 : BOOL
=tfg_edge_StateTo:
=src.exreg.0.0
1 : input.src.exreg.0.1 : BV:32
2 : input.src.exreg.0.2 : BV:32
3 : bvadd(1, 2) : BV:32
=pcrel_val
0
=pcrel_tag
tag_var
=comment
add_i32:1
--
live : exr0.0[0xff],#
memlive : true
== 0 0 fb.add_i32:1 ==
