git clone --depth 1 --no-tags https://github.com/vishwas1101/CS-F342-Computer-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/489872041
git clone --depth 1 --no-tags https://github.com/mattvenn/caravel_walkthrough.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/491120667
git clone --depth 1 --no-tags https://github.com/AndrianDevFPGA/comparator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/491087690
git clone --depth 1 --no-tags https://github.com/hansollasido/verilog-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/491993646
git clone --depth 1 --no-tags https://github.com/AndrianDevFPGA/BRAM-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/489995759
git clone --depth 1 --no-tags https://github.com/Ghanshu03101997/3-to-8-Decoder_Verilog-code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/491617825
git clone --depth 1 --no-tags https://github.com/FaithGriffin/CSARCH1_HDLProject1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/493534871
git clone --depth 1 --no-tags https://github.com/a-mehrotra/EECE3324-Computer-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/490718585
git clone --depth 1 --no-tags https://github.com/windgod31202/BCD_upper.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/487692214
git clone --depth 1 --no-tags https://github.com/jayyoon1218/4-bit-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/489448225
git clone --depth 1 --no-tags https://github.com/yasnakateb/ChiselNotes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/491441424
git clone --depth 1 --no-tags https://github.com/ToddRenn/SIMON64_128.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/489701197
git clone --depth 1 --no-tags https://github.com/Nimausfi/LED_Driver.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/487894100
git clone --depth 1 --no-tags https://github.com/fangjh21/ic_course.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/489604357
git clone --depth 1 --no-tags https://github.com/rosmarinocc/cpu89.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/491820353
git clone --depth 1 --no-tags https://github.com/AnyTask2001/whu_elc_lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/493701189
git clone --depth 1 --no-tags https://github.com/Fluuuegel/USTC-COD-HW-2022.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/491789788
git clone --depth 1 --no-tags https://github.com/ThanforeHarich/CNN-calculator-in-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/489668832
git clone --depth 1 --no-tags https://github.com/BrandondonChi/Valid-Ready-Handshake.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/488504492
git clone --depth 1 --no-tags https://github.com/AndrianDevFPGA/Clock-Divider.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/488336589
git clone --depth 1 --no-tags https://github.com/imuguruza/gdg_talk_material.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/492257860
git clone --depth 1 --no-tags https://github.com/Jazzel/HU-CA-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/489714588
git clone --depth 1 --no-tags https://github.com/Ghanshu03101997/4-Bit-Ripple-Carry-Adder-Verilog-Code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/491606814
git clone --depth 1 --no-tags https://github.com/youwei0505/IC_Contest.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/487781111
git clone --depth 1 --no-tags https://github.com/Hetsoni2002/booth-multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/493567909
git clone --depth 1 --no-tags https://github.com/ganeshtmvs/EE5332_Project-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/492929469
git clone --depth 1 --no-tags https://github.com/HEDEZ44/EYANTRA2021-SOIL_MONITORING_BOT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/488909340
git clone --depth 1 --no-tags https://github.com/AndrianDevFPGA/Trigger-Signal.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/490399250
git clone --depth 1 --no-tags https://github.com/jschuster1203/VerilogToDimacs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/489431780
git clone --depth 1 --no-tags https://github.com/AndrianDevFPGA/state-Machine-example.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/491238935
git clone --depth 1 --no-tags https://github.com/eroor8/fccm2022demo_concept_drift.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/492598827
git clone --depth 1 --no-tags https://github.com/p76061425/DIC_TrafficLight.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/492509276
git clone --depth 1 --no-tags https://github.com/LAMPA23/ModelSim.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/492766689
git clone --depth 1 --no-tags https://github.com/vtkhatri/fpu-verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/493503487
git clone --depth 1 --no-tags https://github.com/geekifan/mips-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/491573622
git clone --depth 1 --no-tags https://github.com/dinasmh/8b10b.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/494088301
git clone --depth 1 --no-tags https://github.com/liuly0322/riscv32-ustc-codh-lab6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/488894374
git clone --depth 1 --no-tags https://github.com/Ghanshu03101997/8-Bit-Skip-By-3-Counter-Verilog-code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/492845867
git clone --depth 1 --no-tags https://github.com/Agusgal/EV22.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/491643929
git clone --depth 1 --no-tags https://github.com/aliasgharchakera/RISC-V-pipelined-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/488521589
git clone --depth 1 --no-tags https://github.com/ajoshantony/FPGA_Mario.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/491261961
git clone --depth 1 --no-tags https://github.com/Splasher1804/Spartan3E-RGB-Generated-Pattern.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/492263484
git clone --depth 1 --no-tags https://github.com/nimamaguale/hw3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/494035764
git clone --depth 1 --no-tags https://github.com/lachuy/ImageProcessing1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/492653478
git clone --depth 1 --no-tags https://github.com/zhangkesjtu/AXI_bus_handshake.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/488211392
git clone --depth 1 --no-tags https://github.com/AndrianDevFPGA/trafficLight.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/491635858
git clone --depth 1 --no-tags https://github.com/Ghanshu03101997/Frequency-divider-with-50-Duty-CycleVerilog-Code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/492867013
git clone --depth 1 --no-tags https://github.com/HummusPrince/PseudoCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/489790801
git clone --depth 1 --no-tags https://github.com/Nimausfi/HDMI_Out.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/487947388
git clone --depth 1 --no-tags https://github.com/eymay/Corg2022Spring.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/489437697
git clone --depth 1 --no-tags https://github.com/xianmie/Internet-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/488881876
git clone --depth 1 --no-tags https://github.com/Splasher1804/DW03-Bictr-Decode.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/492266834
git clone --depth 1 --no-tags https://github.com/kmakhno/ad9648_axi_wrapper_1.0.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/492241502
git clone --depth 1 --no-tags https://github.com/Ghanshu03101997/Frequency-Divide-BY-3-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/492862261
git clone --depth 1 --no-tags https://github.com/dzx-dzx/Handshake.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/493898240
git clone --depth 1 --no-tags https://github.com/mattvenn/caravel_tutorial.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/491066807
git clone --depth 1 --no-tags https://github.com/AndrianDevFPGA/PWM-Generator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/488498432
git clone --depth 1 --no-tags https://github.com/AndrianDevFPGA/Half-Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/489735258
git clone --depth 1 --no-tags https://github.com/briansune/CS42448-Verilog-Example.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/490088950
git clone --depth 1 --no-tags https://github.com/yolanda10202/CSM152A_lab4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/492976518
git clone --depth 1 --no-tags https://github.com/Ghanshu03101997/SR-Flip-Flop-Verilog-Code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/491612103
git clone --depth 1 --no-tags https://github.com/coleblackman/FABulousTG.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/493325441
git clone --depth 1 --no-tags https://github.com/skynatepro/MIPS32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/489851696
git clone --depth 1 --no-tags https://github.com/liby6/iic_driver.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/493971390
git clone --depth 1 --no-tags https://github.com/jonathanmorenofarias/GroupProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/493896946
git clone --depth 1 --no-tags https://github.com/Entropy-xcy/saed_demo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/493001838
git clone --depth 1 --no-tags https://github.com/AirsFyp/caravel_FPU_Single_Precision.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/493514142
git clone --depth 1 --no-tags https://github.com/MajFontana/verilog-things.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/493331294
git clone --depth 1 --no-tags https://github.com/s1410932002/0517.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/493276661
git clone --depth 1 --no-tags https://github.com/alexblue0329/PRNG.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/493977822
git clone --depth 1 --no-tags https://github.com/phuc-to/ARM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/490564460
git clone --depth 1 --no-tags https://github.com/Msembgli/caravel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/490249221
git clone --depth 1 --no-tags https://github.com/satyamsharma24/double_precesion_floating_multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/489864950
git clone --depth 1 --no-tags https://github.com/Csiegelion/-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/489902595
git clone --depth 1 --no-tags https://github.com/leunknown/5-Stage-MIPS-32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/489994042
git clone --depth 1 --no-tags https://github.com/YanYuTu/BCD_To_7.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/489062109
git clone --depth 1 --no-tags https://github.com/marasc36/finalProject_compach.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/489208619
git clone --depth 1 --no-tags https://github.com/CatincaO/ac-maze.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/491147416
git clone --depth 1 --no-tags https://github.com/vtudn/simple_decorative_leds.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/492213907
git clone --depth 1 --no-tags https://github.com/anthony-schmidt/Typing_Test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/492028609
git clone --depth 1 --no-tags https://github.com/DECAfpga/Other_Cores.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/492173915
git clone --depth 1 --no-tags https://github.com/thedrippster/FinalProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/488439670
git clone --depth 1 --no-tags https://github.com/georgerennie/d2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/489387518
git clone --depth 1 --no-tags https://github.com/homelith/dockerized-gowin-template.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/489392257
git clone --depth 1 --no-tags https://github.com/hunterxhunt1/CompE-475---Microprocessors.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/489113031
git clone --depth 1 --no-tags https://github.com/PHITRUONG2304/boundFlasher.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/488934267
git clone --depth 1 --no-tags https://github.com/1929sofiaArceo/Practica4_PIPELINE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/488422329
git clone --depth 1 --no-tags https://github.com/birdybro/AlphaMission.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/488739248
git clone --depth 1 --no-tags https://github.com/NishantSahay123/FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/487739736
git clone --depth 1 --no-tags https://github.com/mfurga-cs/fpga-summul.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/487768789
git clone --depth 1 --no-tags https://github.com/vananh09/BOUND_FLASHER_LSI_DESIGN.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/491490563
git clone --depth 1 --no-tags https://github.com/JohnZDictator/FPGA_LAB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/492314017
git clone --depth 1 --no-tags https://github.com/ollie0626/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/491816568
git clone --depth 1 --no-tags https://github.com/hirokiwa/hdl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/490162501
git clone --depth 1 --no-tags https://github.com/hishamelreedy/Gesture-Recognition-Accelerator-RTL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/489994352
git clone --depth 1 --no-tags https://github.com/derrick-yu1/4-Bit-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/490044222
git clone --depth 1 --no-tags https://github.com/adamdunc/whs_2022.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/492664428
git clone --depth 1 --no-tags https://github.com/G1Y2Z3/HW5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/493902143
git clone --depth 1 --no-tags https://github.com/Yen-Jen-Lo/weektwelve.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/493950575
