<!doctype html><html lang=zh dir=auto><head><meta charset=utf-8><meta http-equiv=x-ua-compatible content="IE=edge"><meta name=viewport content="width=device-width,initial-scale=1,shrink-to-fit=no"><meta name=robots content="index, follow"><title>Verilog 转 Spice 网表 | 退思轩</title><meta name=keywords content="数模混合集成电路,Verilog,Spice,v2lvs"><meta name=description content="v2lvs 主要用于将 Verilog 网表转成 Spice 网表，一个典型的 v2lvs 例子如下所示。其中，第 2 ~ 3 行为 Verilog 代码输入，第 4 ~ 7 行为 Spice 网表输入，第 8 行为 Spice 网表输出。 v21vs -64 -sn \ -v ../../../../0UTPUT/TOP_TSCam.pg.v\ -v ./Pixel.pg.v \ -s /TOOLS/PDK/SMIC/SMIC55LL/SPDK55LL_ULP_09121825_OA_CDS_V1.16_2/smic5511_ulp_09121825_1P8M_6Ic_2TMc_ALPA1_oa_cds_v1.16_2/Calibre/LVS/empty_subckt.sp \ -s /TOOLS/STD_CELL/SMIC-55/SCC55NLL_HD_LVT_V2.0b/SCC55NLL_HD_LVT_V2p0b/cdl/SCC55NLL_HD_LVT_V2p0.cdl \ -s /TOOLS/STD CELL/SMIC-55/I0/SP55NLLD2RP OV3 VOp7/1vs/SP55NLLD2RP_OV3_VOp7.sp \ -s./SPAD.cdl \ -o TOP_TSCam.cdl 关于 v2lvs 更详细的指令介绍如下所示： -a <c1>[<c2>] : Change array delimiters from the default &#34;[]&#34;. : c1 replaces left side '['. : c2 optionally replaces right side ']'. -addpin <pin> : Add <pin> to the signature of any Verilog module that does not have it. Connect <pin> to port <pin> in all instances that do not already have a connection specified. Spice libraries parsed with -lsr and -lsp will not have pins added -addpin is not compatitble with -i. -b : Preserve backslash character in escaped identifiers. -cb : Prefer CALDRCLVSEVE(Calibre CB) license during license search. -c <c1><c2> : Change illegal spice characters c1 to c2. -cfg <filename> : Config file for passing IP blocks related information. This will bring a custom spice file in to the Verilog and call a top level subckt from the Verilog. -e : Generate empty .SUBCKT statements (no instances are translated) -e is"><meta name=author content="Kai Wang"><link rel=canonical href=https://ivy-end.github.io/2022/06/verilog-%E8%BD%AC-spice-%E7%BD%91%E8%A1%A8/><meta name=google-site-verification content="G-FVKQ0YJ3T3"><link crossorigin=anonymous href=/assets/css/stylesheet.f981d6b67cc1ad3676f0957a42332530b4b0a4991330155df38bf8983662db6c.css integrity="sha256-+YHWtnzBrTZ28JV6QjMlMLSwpJkTMBVd84v4mDZi22w=" rel="preload stylesheet" as=style><script defer crossorigin=anonymous src=/assets/js/highlight.f413e19d0714851f6474e7ee9632408e58ac146fbdbe62747134bea2fa3415e0.js integrity="sha256-9BPhnQcUhR9kdOfuljJAjlisFG+9vmJ0cTS+ovo0FeA=" onload=hljs.initHighlightingOnLoad()></script>
<link rel=icon href=https://ivy-end.github.io/images/others/site-favicon.png><link rel=icon type=image/png sizes=16x16 href=https://ivy-end.github.io/images/others/site-favicon.png><link rel=icon type=image/png sizes=32x32 href=https://ivy-end.github.io/images/others/site-favicon.png><link rel=apple-touch-icon href=https://ivy-end.github.io/images/others/site-favicon.png><link rel=mask-icon href=https://ivy-end.github.io/images/others/site-favicon.png><meta name=theme-color content="#2e2e33"><meta name=msapplication-TileColor content="#2e2e33"><noscript><style>#theme-toggle,.top-link{display:none}</style><style>@media(prefers-color-scheme:dark){:root{--theme:rgb(29, 30, 32);--entry:rgb(46, 46, 51);--primary:rgb(218, 218, 219);--secondary:rgb(155, 156, 157);--tertiary:rgb(65, 66, 68);--content:rgb(196, 196, 197);--hljs-bg:rgb(46, 46, 51);--code-bg:rgb(55, 56, 62);--border:rgb(51, 51, 51)}.list{background:var(--theme)}.list:not(.dark)::-webkit-scrollbar-track{background:0 0}.list:not(.dark)::-webkit-scrollbar-thumb{border-color:var(--theme)}}</style></noscript><script src=https://code.jquery.com/jquery-3.3.1.min.js></script>
<link rel=stylesheet href=https://cdn.jsdelivr.net/npm/katex@0.16.8/dist/katex.min.css integrity=sha384-GvrOXuhMATgEsSwCs4smul74iXGOixntILdUW9XmUC6+HX0sLNAK3q71HotJqlAn crossorigin=anonymous><script defer src=https://cdn.jsdelivr.net/npm/katex@0.16.8/dist/katex.min.js integrity=sha384-cpW21h6RZv/phavutF+AuVYrr+dA8xD9zs6FwLpaCct6O9ctzYFfFr4dgmgccOTx crossorigin=anonymous></script>
<script defer src=https://cdn.jsdelivr.net/npm/katex@0.16.8/dist/contrib/auto-render.min.js integrity=sha384-+VBxd3r6XgURycqtZ117nYw44OOcIax56Z4dCRWbxyPt0Koah1uHoK0o4+/RRE05 crossorigin=anonymous></script>
<script>document.addEventListener("DOMContentLoaded",function(){renderMathInElement(document.body,{delimiters:[{left:'$$',right:'$$',display:!0},{left:'$',right:'$',display:!1},{left:'\\(',right:'\\)',display:!1},{left:'\\[',right:'\\]',display:!0}],throwOnError:!1})})</script><script async src=//busuanzi.ibruce.info/busuanzi/2.3/busuanzi.pure.mini.js></script><meta name=referrer content="no-referrer-when-downgrade"><script src=https://sdk.jinrishici.com/v2/browser/jinrishici.js></script>
<script type=text/javascript>jinrishici.load(function(e){const t="<p style='font-size: 22px;'>"+e.data.content+"</p>"+"<p style='font-size: 16px; text-align: right;'>"+e.data.origin.dynasty+"&nbsp;·&nbsp;"+e.data.origin.author+"《"+e.data.origin.title+"》</p>";document.getElementsByClassName('first-entry')[0].childNodes[1].innerHTML=t})</script><link href=https://kwang.life/css/jquery.fancybox.min.css rel=stylesheet><script src=https://kwang.life/js/jquery.fancybox.min.js></script>
<script async src="https://www.googletagmanager.com/gtag/js?id=G-FVKQ0YJ3T3"></script>
<script>var doNotTrack=!1;if(!doNotTrack){window.dataLayer=window.dataLayer||[];function gtag(){dataLayer.push(arguments)}gtag('js',new Date),gtag('config','G-FVKQ0YJ3T3',{anonymize_ip:!1})}</script><meta property="og:title" content="Verilog 转 Spice 网表"><meta property="og:description" content="v2lvs 主要用于将 Verilog 网表转成 Spice 网表，一个典型的 v2lvs 例子如下所示。其中，第 2 ~ 3 行为 Verilog 代码输入，第 4 ~ 7 行为 Spice 网表输入，第 8 行为 Spice 网表输出。 v21vs -64 -sn \ -v ../../../../0UTPUT/TOP_TSCam.pg.v\ -v ./Pixel.pg.v \ -s /TOOLS/PDK/SMIC/SMIC55LL/SPDK55LL_ULP_09121825_OA_CDS_V1.16_2/smic5511_ulp_09121825_1P8M_6Ic_2TMc_ALPA1_oa_cds_v1.16_2/Calibre/LVS/empty_subckt.sp \ -s /TOOLS/STD_CELL/SMIC-55/SCC55NLL_HD_LVT_V2.0b/SCC55NLL_HD_LVT_V2p0b/cdl/SCC55NLL_HD_LVT_V2p0.cdl \ -s /TOOLS/STD CELL/SMIC-55/I0/SP55NLLD2RP OV3 VOp7/1vs/SP55NLLD2RP_OV3_VOp7.sp \ -s./SPAD.cdl \ -o TOP_TSCam.cdl 关于 v2lvs 更详细的指令介绍如下所示： -a <c1>[<c2>] : Change array delimiters from the default &#34;[]&#34;. : c1 replaces left side '['. : c2 optionally replaces right side ']'. -addpin <pin> : Add <pin> to the signature of any Verilog module that does not have it. Connect <pin> to port <pin> in all instances that do not already have a connection specified. Spice libraries parsed with -lsr and -lsp will not have pins added -addpin is not compatitble with -i. -b : Preserve backslash character in escaped identifiers. -cb : Prefer CALDRCLVSEVE(Calibre CB) license during license search. -c <c1><c2> : Change illegal spice characters c1 to c2. -cfg <filename> : Config file for passing IP blocks related information. This will bring a custom spice file in to the Verilog and call a top level subckt from the Verilog. -e : Generate empty .SUBCKT statements (no instances are translated) -e is"><meta property="og:type" content="article"><meta property="og:url" content="https://ivy-end.github.io/2022/06/verilog-%E8%BD%AC-spice-%E7%BD%91%E8%A1%A8/"><meta property="article:section" content="posts"><meta property="article:published_time" content="2022-06-27T17:37:00+08:00"><meta property="article:modified_time" content="2022-06-27T17:37:00+08:00"><meta name=twitter:card content="summary"><meta name=twitter:title content="Verilog 转 Spice 网表"><meta name=twitter:description content="v2lvs 主要用于将 Verilog 网表转成 Spice 网表，一个典型的 v2lvs 例子如下所示。其中，第 2 ~ 3 行为 Verilog 代码输入，第 4 ~ 7 行为 Spice 网表输入，第 8 行为 Spice 网表输出。 v21vs -64 -sn \ -v ../../../../0UTPUT/TOP_TSCam.pg.v\ -v ./Pixel.pg.v \ -s /TOOLS/PDK/SMIC/SMIC55LL/SPDK55LL_ULP_09121825_OA_CDS_V1.16_2/smic5511_ulp_09121825_1P8M_6Ic_2TMc_ALPA1_oa_cds_v1.16_2/Calibre/LVS/empty_subckt.sp \ -s /TOOLS/STD_CELL/SMIC-55/SCC55NLL_HD_LVT_V2.0b/SCC55NLL_HD_LVT_V2p0b/cdl/SCC55NLL_HD_LVT_V2p0.cdl \ -s /TOOLS/STD CELL/SMIC-55/I0/SP55NLLD2RP OV3 VOp7/1vs/SP55NLLD2RP_OV3_VOp7.sp \ -s./SPAD.cdl \ -o TOP_TSCam.cdl 关于 v2lvs 更详细的指令介绍如下所示： -a <c1>[<c2>] : Change array delimiters from the default &#34;[]&#34;. : c1 replaces left side '['. : c2 optionally replaces right side ']'. -addpin <pin> : Add <pin> to the signature of any Verilog module that does not have it. Connect <pin> to port <pin> in all instances that do not already have a connection specified. Spice libraries parsed with -lsr and -lsp will not have pins added -addpin is not compatitble with -i. -b : Preserve backslash character in escaped identifiers. -cb : Prefer CALDRCLVSEVE(Calibre CB) license during license search. -c <c1><c2> : Change illegal spice characters c1 to c2. -cfg <filename> : Config file for passing IP blocks related information. This will bring a custom spice file in to the Verilog and call a top level subckt from the Verilog. -e : Generate empty .SUBCKT statements (no instances are translated) -e is"><script type=application/ld+json>{"@context":"https://schema.org","@type":"BreadcrumbList","itemListElement":[{"@type":"ListItem","position":2,"name":"Posts","item":"https://ivy-end.github.io/posts/"},{"@type":"ListItem","position":3,"name":"Verilog 转 Spice 网表","item":"https://ivy-end.github.io/2022/06/verilog-%E8%BD%AC-spice-%E7%BD%91%E8%A1%A8/"}]}</script><script type=application/ld+json>{"@context":"https://schema.org","@type":"BlogPosting","headline":"Verilog 转 Spice 网表","name":"Verilog 转 Spice 网表","description":"v2lvs 主要用于将 Verilog 网表转成 Spice 网表，一个典型的 v2lvs 例子如下所示。其中，第 2 ~ 3 行为 Verilog 代码输入，第 4 ~ 7 行为 Spice 网表输入，第 8 行为 Spice 网表输出。 v21vs -64 -sn \\ -v ../../../../0UTPUT/TOP_TSCam.pg.v\\ -v ./Pixel.pg.v \\ -s /TOOLS/PDK/SMIC/SMIC55LL/SPDK55LL_ULP_09121825_OA_CDS_V1.16_2/smic5511_ulp_09121825_1P8M_6Ic_2TMc_ALPA1_oa_cds_v1.16_2/Calibre/LVS/empty_subckt.sp \\ -s /TOOLS/STD_CELL/SMIC-55/SCC55NLL_HD_LVT_V2.0b/SCC55NLL_HD_LVT_V2p0b/cdl/SCC55NLL_HD_LVT_V2p0.cdl \\ -s /TOOLS/STD CELL/SMIC-55/I0/SP55NLLD2RP OV3 VOp7/1vs/SP55NLLD2RP_OV3_VOp7.sp \\ -s./SPAD.cdl \\ -o TOP_TSCam.cdl 关于 v2lvs 更详细的指令介绍如下所示： -a \u0026lt;c1\u0026gt;[\u0026lt;c2\u0026gt;] : Change array delimiters from the default \u0026#34;[]\u0026#34;. : c1 replaces left side \u0026#39;[\u0026#39;. : c2 optionally replaces right side \u0026#39;]\u0026#39;. -addpin \u0026lt;pin\u0026gt; : Add \u0026lt;pin\u0026gt; to the signature of any Verilog module that does not have it. Connect \u0026lt;pin\u0026gt; to port \u0026lt;pin\u0026gt; in all instances that do not already have a connection specified. Spice libraries parsed with -lsr and -lsp will not have pins added -addpin is not compatitble with -i. -b : Preserve backslash character in escaped identifiers. -cb : Prefer CALDRCLVSEVE(Calibre CB) license during license search. -c \u0026lt;c1\u0026gt;\u0026lt;c2\u0026gt; : Change illegal spice characters c1 to c2. -cfg \u0026lt;filename\u0026gt; : Config file for passing IP blocks related information. This will bring a custom spice file in to the Verilog and call a top level subckt from the Verilog. -e : Generate empty .SUBCKT statements (no instances are translated) -e is","keywords":["数模混合集成电路","Verilog","Spice","v2lvs"],"articleBody":"v2lvs 主要用于将 Verilog 网表转成 Spice 网表，一个典型的 v2lvs 例子如下所示。其中，第 2 ~ 3 行为 Verilog 代码输入，第 4 ~ 7 行为 Spice 网表输入，第 8 行为 Spice 网表输出。\nv21vs -64 -sn \\ -v ../../../../0UTPUT/TOP_TSCam.pg.v\\ -v ./Pixel.pg.v \\ -s /TOOLS/PDK/SMIC/SMIC55LL/SPDK55LL_ULP_09121825_OA_CDS_V1.16_2/smic5511_ulp_09121825_1P8M_6Ic_2TMc_ALPA1_oa_cds_v1.16_2/Calibre/LVS/empty_subckt.sp \\ -s /TOOLS/STD_CELL/SMIC-55/SCC55NLL_HD_LVT_V2.0b/SCC55NLL_HD_LVT_V2p0b/cdl/SCC55NLL_HD_LVT_V2p0.cdl \\ -s /TOOLS/STD CELL/SMIC-55/I0/SP55NLLD2RP OV3 VOp7/1vs/SP55NLLD2RP_OV3_VOp7.sp \\ -s./SPAD.cdl \\ -o TOP_TSCam.cdl 关于 v2lvs 更详细的指令介绍如下所示：\n-a [] : Change array delimiters from the default \"[]\". : c1 replaces left side '['. : c2 optionally replaces right side ']'. -addpin : Add to the signature of any Verilog module that does not have it. Connect to port in all instances that do not already have a connection specified. Spice libraries parsed with -lsr and -lsp will not have pins added -addpin is not compatitble with -i. -b : Preserve backslash character in escaped identifiers. -cb : Prefer CALDRCLVSEVE(Calibre CB) license during license search. -c : Change illegal spice characters c1 to c2. -cfg : Config file for passing IP blocks related information. This will bring a custom spice file in to the Verilog and call a top level subckt from the Verilog. -e : Generate empty .SUBCKT statements (no instances are translated) -e is useful for generating \"black box\" subcircuits from library files -h[elp] : Help. Prints this message. -i : Make calls using pins in order (traditional spice) not with $PINS. For non-Calibre use only, avoid using -i option for LVS. -ictrace : Prefer ICTRACE license during license search. -incvdir : Add INCLUDE path for files `include'ed from verilog files. -l : Defines the Verilog library file name (the library is not translated). The library file is parsed for interface pin configurations(see -s). -lsp : Spice library file name, pin mode. The Spice file is parsed for interface configurations. Pins with pin select ([]) annotation are kept as individual pins using escaped identifiers. See also -lsr and -l. -lsr : Spice library file name, range mode. The Spice file is parsed for interface configurations. Pins with pin select ([]) annotation are assembled into Verilog ranges. See also -lsp and -l. -n : Causes unconnected pins to get numbered connections starting at 1000. -o : Defines the file for the resulting Spice-like netlist to be used in the LVS (layout versus schematic) application. This result will include a translation of the Verilog netlist. -s : Causes the string .INCLUDE \"filename\" to be put at the beginning of the generated spice file (-o). -s does not cause v2lvs to read the SPICE file (see -lsr and -lsp). -s0 : Default global ground is changed to . -s1 : Default global power is changed to . -sk : \"supply0\" and \"supply1\" nets are not connected to default power/ground. -sl : \"supply0\" and \"supply1\" nets are not connected to globals. -sn : Default power and ground nets are not connected to globals. -so : Filename provides instance or module specific power/ground overrides. -t : Causes an Calibre/XRC source template file to be written to an svdb database. -p : Defines a prefix to be used for primitive gate instantiations. -u : Defines a prefix for the naming of unnamed pins in module instantiations. -v : Defines the Verilog design netlist file name. -werror : Treat Warnings as Errors (-w applies). -w : Defines a warning messaged level 0-4. 2 is the default. 0 - no warnings. 1 - level 0 + warn skipped modules and multiple declarations of modules. 2 - level 1 warnings + calls to undeclared modules. 3 - level 2 warnings + called port array width mismatches. + unsupported compiler directives. 4 - level 3 warnings + all ignored constructs. (i.e. delays, charges etc) -log : Defines the log file which contains the error and warning messages. -undef_mod : This switch tells v2lvs not to do special handling for undefined modules. -version : Show v2lvs version. -- ... : Pass arguments to the TCL script as an $argv list, access by \"[lindex $argv $n]\". Only one \"--\" switch is allowed. Take care to properly escape special shell characters. ","wordCount":"741","inLanguage":"zh","datePublished":"2022-06-27T17:37:00+08:00","dateModified":"2022-06-27T17:37:00+08:00","author":{"@type":"Person","name":"Kai Wang"},"mainEntityOfPage":{"@type":"WebPage","@id":"https://ivy-end.github.io/2022/06/verilog-%E8%BD%AC-spice-%E7%BD%91%E8%A1%A8/"},"publisher":{"@type":"Organization","name":"退思轩","logo":{"@type":"ImageObject","url":"https://ivy-end.github.io/images/others/site-favicon.png"}}}</script></head><body id=top><script>localStorage.getItem("pref-theme")==="dark"?document.body.classList.add('dark'):localStorage.getItem("pref-theme")==="light"?document.body.classList.remove('dark'):window.matchMedia('(prefers-color-scheme: dark)').matches&&document.body.classList.add('dark')</script><header class=header><nav class=nav><div class=logo><a href=https://ivy-end.github.io accesskey=h title="退思轩 (Alt + H)"><img src=https://ivy-end.github.io/images/others/site-favicon.png alt aria-label=logo height=35>退思轩</a><div class=logo-switches><button id=theme-toggle accesskey=t title="(Alt + T)"><svg id="moon" xmlns="http://www.w3.org/2000/svg" width="24" height="18" viewBox="0 0 24 24" fill="none" stroke="currentcolor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round"><path d="M21 12.79A9 9 0 1111.21 3 7 7 0 0021 12.79z"/></svg><svg id="sun" xmlns="http://www.w3.org/2000/svg" width="24" height="18" viewBox="0 0 24 24" fill="none" stroke="currentcolor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round"><circle cx="12" cy="12" r="5"/><line x1="12" y1="1" x2="12" y2="3"/><line x1="12" y1="21" x2="12" y2="23"/><line x1="4.22" y1="4.22" x2="5.64" y2="5.64"/><line x1="18.36" y1="18.36" x2="19.78" y2="19.78"/><line x1="1" y1="12" x2="3" y2="12"/><line x1="21" y1="12" x2="23" y2="12"/><line x1="4.22" y1="19.78" x2="5.64" y2="18.36"/><line x1="18.36" y1="5.64" x2="19.78" y2="4.22"/></svg></button></div></div><ul id=menu><li><a href=https://ivy-end.github.io/ title=🏠首页><span>🏠首页</span></a></li><li><a href=https://ivy-end.github.io/archives/ title=📔归档><span>📔归档</span></a></li><li><a href=https://ivy-end.github.io/tags/ title=🏷️标签><span>🏷️标签</span></a></li><li><a href=https://ivy-end.github.io/search/ title="🔍搜索 (Alt + /)" accesskey=/><span>🔍搜索</span></a></li><li><a href=https://ivy-end.github.io/categories/ title=🗂️分类><span>🗂️分类</span></a></li><li><a href=https://ivy-end.github.io/friends/ title=🌏邻居><span>🌏邻居</span></a></li><li><a href=https://ivy-end.github.io/about/ title=📜关于><span>📜关于</span></a></li></ul></nav></header><main class=main><article class=post-single><header class=post-header><h1 class=post-title>Verilog 转 Spice 网表</h1><div class=post-meta><span title='2022-06-27 17:37:00 +0800 +0800'>2022年6月27日</span>&nbsp;·&nbsp;2 分钟&nbsp;·&nbsp;741 字&nbsp;·&nbsp;Kai Wang&nbsp;·&nbsp;<span id=busuanzi_container_site_pv>本文阅读量&nbsp;<span id=busuanzi_value_page_pv></span>&nbsp;次</span></div></header><div class=post-content><p><code>v2lvs</code> 主要用于将 Verilog 网表转成 Spice 网表，一个典型的 <code>v2lvs</code> 例子如下所示。其中，第 2 ~ 3 行为 Verilog 代码输入，第 4 ~ 7 行为 Spice 网表输入，第 8 行为 Spice 网表输出。</p><div class=highlight><pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-tcl data-lang=tcl><span style=display:flex><span>v21vs <span style=color:#f92672>-</span><span style=color:#ae81ff>64</span> <span style=color:#f92672>-</span>sn <span style=color:#960050;background-color:#1e0010>\</span>
</span></span><span style=display:flex><span>    -v ..<span style=color:#f92672>/</span>..<span style=color:#f92672>/</span>..<span style=color:#f92672>/</span>..<span style=color:#f92672>/</span><span style=color:#ae81ff>0</span>UTPUT<span style=color:#f92672>/</span>TOP_TSCam.pg.v<span style=color:#960050;background-color:#1e0010>\</span>
</span></span><span style=display:flex><span>    -v .<span style=color:#f92672>/</span>Pixel.pg.v <span style=color:#960050;background-color:#1e0010>\</span>
</span></span><span style=display:flex><span>    -s <span style=color:#f92672>/</span>TOOLS<span style=color:#f92672>/</span>PDK<span style=color:#f92672>/</span>SMIC<span style=color:#f92672>/</span>SMIC55LL<span style=color:#f92672>/</span>SPDK55LL_ULP_09121825_OA_CDS_V1.16_2<span style=color:#f92672>/</span>smic5511_ulp_09121825_1P8M_6Ic_2TMc_ALPA1_oa_cds_v1.16_2<span style=color:#f92672>/</span>Calibre<span style=color:#f92672>/</span>LVS<span style=color:#f92672>/</span>empty_subckt.sp <span style=color:#960050;background-color:#1e0010>\</span>
</span></span><span style=display:flex><span>    -s <span style=color:#f92672>/</span>TOOLS<span style=color:#f92672>/</span>STD_CELL<span style=color:#f92672>/</span>SMIC-55<span style=color:#f92672>/</span>SCC55NLL_HD_LVT_V2.0b<span style=color:#f92672>/</span>SCC55NLL_HD_LVT_V2p0b<span style=color:#f92672>/</span>cdl<span style=color:#f92672>/</span>SCC55NLL_HD_LVT_V2p0.cdl <span style=color:#960050;background-color:#1e0010>\</span>
</span></span><span style=display:flex><span>    -s <span style=color:#f92672>/</span>TOOLS<span style=color:#f92672>/</span>STD CELL<span style=color:#f92672>/</span>SMIC-55<span style=color:#f92672>/</span>I0<span style=color:#f92672>/</span>SP55NLLD2RP OV3 VOp7<span style=color:#f92672>/</span><span style=color:#ae81ff>1</span>vs<span style=color:#f92672>/</span>SP55NLLD2RP_OV3_VOp7.sp <span style=color:#960050;background-color:#1e0010>\</span>
</span></span><span style=display:flex><span>    -s.<span style=color:#f92672>/</span>SPAD.cdl <span style=color:#960050;background-color:#1e0010>\</span>
</span></span><span style=display:flex><span>    -o TOP_TSCam.cdl
</span></span></code></pre></div><p>关于 <code>v2lvs</code> 更详细的指令介绍如下所示：</p><div class=highlight><pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-shell data-lang=shell><span style=display:flex><span>-a &lt;c1&gt;<span style=color:#f92672>[</span>&lt;c2&gt;<span style=color:#f92672>]</span>    : Change array delimiters from the default <span style=color:#e6db74>&#34;[]&#34;</span>. 
</span></span><span style=display:flex><span>                 :     c1 replaces left side <span style=color:#e6db74>&#39;[&#39;</span>. 
</span></span><span style=display:flex><span>                 :     c2 optionally replaces right side <span style=color:#e6db74>&#39;]&#39;</span>. 
</span></span><span style=display:flex><span>-addpin &lt;pin&gt;    : Add &lt;pin&gt; to the signature of any Verilog module that does not have it. 
</span></span><span style=display:flex><span>                     Connect &lt;pin&gt; to port &lt;pin&gt; in all instances that <span style=color:#66d9ef>do</span> not already have a 
</span></span><span style=display:flex><span>                     connection specified. 
</span></span><span style=display:flex><span>                     Spice libraries parsed with -lsr and -lsp will not have pins added 
</span></span><span style=display:flex><span>                     -addpin is not compatitble with -i. 
</span></span><span style=display:flex><span>-b               : Preserve backslash character in escaped identifiers. 
</span></span><span style=display:flex><span>-cb              : Prefer CALDRCLVSEVE<span style=color:#f92672>(</span>Calibre CB<span style=color:#f92672>)</span> license during license search.      
</span></span><span style=display:flex><span>-c &lt;c1&gt;&lt;c2&gt;      : Change illegal spice characters c1 to c2. 
</span></span><span style=display:flex><span>-cfg &lt;filename&gt;  : Config file <span style=color:#66d9ef>for</span> passing IP blocks related information. This will    
</span></span><span style=display:flex><span>                     bring a custom spice file in to the Verilog and call a top level  
</span></span><span style=display:flex><span>                     subckt from the Verilog.                                          
</span></span><span style=display:flex><span>-e               : Generate empty .SUBCKT statements <span style=color:#f92672>(</span>no instances are translated<span style=color:#f92672>)</span>     
</span></span><span style=display:flex><span>                     -e is useful <span style=color:#66d9ef>for</span> generating <span style=color:#e6db74>&#34;black box&#34;</span> subcircuits from library files 
</span></span><span style=display:flex><span>-h<span style=color:#f92672>[</span>elp<span style=color:#f92672>]</span>          : Help.  Prints this message.                                         
</span></span><span style=display:flex><span>-i               : Make calls using pins in order <span style=color:#f92672>(</span>traditional spice<span style=color:#f92672>)</span> not with $PINS.  
</span></span><span style=display:flex><span>                     For non-Calibre use only, avoid using -i option <span style=color:#66d9ef>for</span> LVS.            
</span></span><span style=display:flex><span>-ictrace         : Prefer ICTRACE license during license search.                       
</span></span><span style=display:flex><span>-incvdir         : Add INCLUDE path <span style=color:#66d9ef>for</span> files <span style=color:#e6db74>`</span>include<span style=color:#960050;background-color:#1e0010>&#39;</span>ed from verilog files.          
</span></span><span style=display:flex><span>-l &lt;filename&gt;    : Defines the Verilog library file name <span style=color:#f92672>(</span>the library is not translated<span style=color:#f92672>)</span>.  
</span></span><span style=display:flex><span>                     The library file is parsed <span style=color:#66d9ef>for</span> interface pin configurations<span style=color:#f92672>(</span>see -s<span style=color:#f92672>)</span>.  
</span></span><span style=display:flex><span>-lsp &lt;filename&gt;  : Spice library file name, pin mode. The Spice file is parsed <span style=color:#66d9ef>for</span>     
</span></span><span style=display:flex><span>                     interface configurations. Pins with pin <span style=color:#66d9ef>select</span> <span style=color:#f92672>([])</span> annotation are  
</span></span><span style=display:flex><span>                     kept as individual pins using escaped identifiers. See also -lsr and -l. 
</span></span><span style=display:flex><span>-lsr &lt;filename&gt;  : Spice library file name, range mode. The Spice file is parsed <span style=color:#66d9ef>for</span>   
</span></span><span style=display:flex><span>                     interface configurations. Pins with pin <span style=color:#66d9ef>select</span> <span style=color:#f92672>([])</span> annotation are  
</span></span><span style=display:flex><span>                     assembled into Verilog ranges. See also -lsp and -l.              
</span></span><span style=display:flex><span>-n               : Causes unconnected pins to get numbered connections starting at 1000.   
</span></span><span style=display:flex><span>-o &lt;filename&gt;    : Defines the file <span style=color:#66d9ef>for</span> the resulting Spice-like netlist to be used in   
</span></span><span style=display:flex><span>                     the LVS <span style=color:#f92672>(</span>layout versus schematic<span style=color:#f92672>)</span> application. This result will   
</span></span><span style=display:flex><span>                     include a translation of the Verilog netlist.                     
</span></span><span style=display:flex><span>-s &lt;filename&gt;    : Causes the string .INCLUDE <span style=color:#e6db74>&#34;filename&#34;</span> to be put at the beginning of   
</span></span><span style=display:flex><span>                     the generated spice file <span style=color:#f92672>(</span>-o<span style=color:#f92672>)</span>.                                    
</span></span><span style=display:flex><span>                     -s does not cause v2lvs to read the SPICE file <span style=color:#f92672>(</span>see -lsr and -lsp<span style=color:#f92672>)</span>.   
</span></span><span style=display:flex><span>-s0 &lt;string&gt;     : Default global ground is changed to &lt;string&gt;.                       
</span></span><span style=display:flex><span>-s1 &lt;string&gt;     : Default global power is changed to &lt;string&gt;.                        
</span></span><span style=display:flex><span>-sk              : <span style=color:#e6db74>&#34;supply0&#34;</span> and <span style=color:#e6db74>&#34;supply1&#34;</span> nets are not connected to default power/ground. 
</span></span><span style=display:flex><span>-sl              : <span style=color:#e6db74>&#34;supply0&#34;</span> and <span style=color:#e6db74>&#34;supply1&#34;</span> nets are not connected to globals.      
</span></span><span style=display:flex><span>-sn              : Default power and ground nets are not connected to globals.         
</span></span><span style=display:flex><span>-so &lt;filename&gt;   : Filename provides instance or module specific power/ground overrides.   
</span></span><span style=display:flex><span>-t &lt;svdb_dir&gt;    : Causes an Calibre/XRC source template file to be written to an svdb database. 
</span></span><span style=display:flex><span>-p &lt;string&gt;      : Defines a prefix to be used <span style=color:#66d9ef>for</span> primitive gate instantiations.      
</span></span><span style=display:flex><span>-u &lt;string&gt;      : Defines a prefix <span style=color:#66d9ef>for</span> the naming of unnamed pins in module instantiations. 
</span></span><span style=display:flex><span>-v &lt;filename&gt;    : Defines the Verilog design netlist file name.                       
</span></span><span style=display:flex><span>-werror          : Treat Warnings as Errors <span style=color:#f92672>(</span>-w &lt;n&gt; applies<span style=color:#f92672>)</span>.                          
</span></span><span style=display:flex><span>-w &lt;n&gt;           : Defines a warning messaged level 0-4. <span style=color:#ae81ff>2</span> is the default.             
</span></span><span style=display:flex><span>                         <span style=color:#ae81ff>0</span> - no warnings.                                              
</span></span><span style=display:flex><span>                         <span style=color:#ae81ff>1</span> - level <span style=color:#ae81ff>0</span> + warn skipped modules and multiple declarations of modules. 
</span></span><span style=display:flex><span>                         <span style=color:#ae81ff>2</span> - level <span style=color:#ae81ff>1</span> warnings + calls to undeclared modules.           
</span></span><span style=display:flex><span>                         <span style=color:#ae81ff>3</span> - level <span style=color:#ae81ff>2</span> warnings + called port array width mismatches.    
</span></span><span style=display:flex><span>                                             + unsupported compiler directives.        
</span></span><span style=display:flex><span>                         <span style=color:#ae81ff>4</span> - level <span style=color:#ae81ff>3</span> warnings + all ignored constructs.                
</span></span><span style=display:flex><span>                           <span style=color:#f92672>(</span>i.e. delays, charges etc<span style=color:#f92672>)</span> 
</span></span><span style=display:flex><span>-log &lt;filename&gt;  : Defines the log file which contains the error and warning messages.   
</span></span><span style=display:flex><span>-undef_mod       : This switch tells v2lvs not to <span style=color:#66d9ef>do</span> special handling <span style=color:#66d9ef>for</span> undefined modules. 
</span></span><span style=display:flex><span>-version         : Show v2lvs version.                                                 
</span></span><span style=display:flex><span>-- &lt;a0&gt; &lt;a1&gt; ... : Pass arguments to the TCL script as an $argv list, access by <span style=color:#e6db74>&#34;[lindex </span>$argv<span style=color:#e6db74> </span>$n<span style=color:#e6db74>]&#34;</span>. 
</span></span><span style=display:flex><span>                     Only one <span style=color:#e6db74>&#34;--&#34;</span> switch is allowed. 
</span></span><span style=display:flex><span>                     Take care to properly escape special shell characters.
</span></span></code></pre></div></div><footer class=post-footer><div class=copyright-box style="margin-bottom:15px;text-align:center;border:1px dashed #ccc;padding:5px"><p>本作品采用<a href=https://creativecommons.org/licenses/by-nc-sa/4.0/deed.zh target=_blank rel="noopener noreferrer" style="box-shadow:0 1px">知识共享署名-非商业性使用-相同方式共享 4.0 国际许可协议</a>进行许可。</p><div style=margin-top:15px><a href=https://creativecommons.org/licenses/by-nc-sa/4.0/deed.zh target=_blank rel="noopener noreferrer"><img src=https://kwang.life/images/copyright/CC_BY-NC-SA.svg alt=CC-BY-NC-SA style=width:auto;height:42px;display:inline-block></a>
<a href=https://notbyai.fyi target=_blank rel="noopener noreferrer"><img src=https://kwang.life/images/copyright/Written-By-Human-Not-By-AI-Badge-white.svg alt=真人撰写，非AI生成 style=width:auto;height:42px;display:inline-block></a></div></div><ul class=post-tags><li><a href=https://ivy-end.github.io/tags/%E6%95%B0%E6%A8%A1%E6%B7%B7%E5%90%88%E9%9B%86%E6%88%90%E7%94%B5%E8%B7%AF/>数模混合集成电路</a></li><li><a href=https://ivy-end.github.io/tags/verilog/>Verilog</a></li><li><a href=https://ivy-end.github.io/tags/spice/>Spice</a></li><li><a href=https://ivy-end.github.io/tags/v2lvs/>v2lvs</a></li></ul><nav class=paginav><a class=prev href=https://ivy-end.github.io/2022/08/linux-%E9%85%8D%E7%BD%AE-github-%E8%B4%A6%E5%8F%B7/><span class=title>« 上一页</span><br><span>Linux 配置 GitHub 账号</span></a>
<a class=next href=https://ivy-end.github.io/2022/06/%E7%BB%93%E5%90%88-tar-%E5%92%8C-openssl-%E5%8A%A0%E5%AF%86%E6%96%87%E4%BB%B6%E5%8F%8A%E7%9B%AE%E5%BD%95/><span class=title>下一页 »</span><br><span>结合 TAR 和 OpenSSL 加密文件及目录</span></a></nav></footer><div id=tcomment></div><script src=https://cdn.staticfile.org/twikoo/1.6.17/twikoo.all.min.js></script>
<script>twikoo.init({envId:'https://kwang-twikoo.zeabur.app/',el:'#tcomment'})</script></article></main><footer class=footer><span>&copy; 2024 <a href=https://ivy-end.github.io>退思轩</a></span>
<span>Powered by
<a href=https://gohugo.io/ rel="noopener noreferrer" target=_blank>Hugo</a> &
        <a href=https://github.com/adityatelange/hugo-PaperMod/ rel=noopener target=_blank>PaperMod</a></span><br><div class=busuanzi-footer><span id=busuanzi_container_site_pv>总访问量&nbsp<span id=busuanzi_value_site_pv></span>&nbsp次
       </span>
&nbsp;·&nbsp;
<span id=busuanzi_container_site_uv>总访客数&nbsp<span id=busuanzi_value_site_uv></span>&nbsp位
       </span></div></footer><a href=#top aria-label="go to top" title="Go to Top (Alt + G)" class=top-link id=top-link accesskey=g><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 12 6" fill="currentcolor"><path d="M12 6H0l6-6z"/></svg></a><script>let menu=document.getElementById('menu');menu&&(menu.scrollLeft=localStorage.getItem("menu-scroll-position"),menu.onscroll=function(){localStorage.setItem("menu-scroll-position",menu.scrollLeft)}),document.querySelectorAll('a[href^="#"]').forEach(e=>{e.addEventListener("click",function(t){t.preventDefault();var e=this.getAttribute("href").substr(1);window.matchMedia('(prefers-reduced-motion: reduce)').matches?document.querySelector(`[id='${decodeURIComponent(e)}']`).scrollIntoView():document.querySelector(`[id='${decodeURIComponent(e)}']`).scrollIntoView({behavior:"smooth"}),e==="top"?history.replaceState(null,null," "):history.pushState(null,null,`#${e}`)})})</script><script>var mybutton=document.getElementById("top-link");window.onscroll=function(){document.body.scrollTop>800||document.documentElement.scrollTop>800?(mybutton.style.visibility="visible",mybutton.style.opacity="1"):(mybutton.style.visibility="hidden",mybutton.style.opacity="0")}</script><script>document.getElementById("theme-toggle").addEventListener("click",()=>{document.body.className.includes("dark")?(document.body.classList.remove('dark'),localStorage.setItem("pref-theme",'light')):(document.body.classList.add('dark'),localStorage.setItem("pref-theme",'dark'))})</script><script>document.querySelectorAll('pre > code').forEach(t=>{const n=t.parentNode.parentNode,e=document.createElement('button');e.classList.add('copy-code'),e.innerHTML='复制';function s(){e.innerHTML='已复制！',setTimeout(()=>{e.innerHTML='复制'},2e3)}e.addEventListener('click',o=>{if('clipboard'in navigator){navigator.clipboard.writeText(t.textContent),s();return}const e=document.createRange();e.selectNodeContents(t);const n=window.getSelection();n.removeAllRanges(),n.addRange(e);try{document.execCommand('copy'),s()}catch(e){}n.removeRange(e)}),n.classList.contains("highlight")?n.appendChild(e):n.parentNode.firstChild==n||(t.parentNode.parentNode.parentNode.parentNode.parentNode.nodeName=="TABLE"?t.parentNode.parentNode.parentNode.parentNode.parentNode.appendChild(e):t.parentNode.appendChild(e))})</script></body></html>