
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000364                       # Number of seconds simulated
sim_ticks                                   364157500                       # Number of ticks simulated
final_tick                                  364157500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  68189                       # Simulator instruction rate (inst/s)
host_op_rate                                   117544                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               60859325                       # Simulator tick rate (ticks/s)
host_mem_usage                                4334252                       # Number of bytes of host memory used
host_seconds                                     5.98                       # Real time elapsed on the host
sim_insts                                      407984                       # Number of instructions simulated
sim_ops                                        703306                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    364157500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst          125568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data           57024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             182592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst       125568                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        125568                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu.inst             1962                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data              891                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                2853                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst          344817833                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          156591585                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             501409418                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst     344817833                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        344817833                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst         344817833                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         156591585                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            501409418                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        2853                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      2853                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 182592                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  182592                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               110                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                92                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               117                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                75                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               203                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               107                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                75                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               198                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               266                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               215                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              161                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              226                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              322                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              194                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              281                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              211                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     364073000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  2853                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1903                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     722                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     186                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      32                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          685                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    264.221898                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   164.051146                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   285.196962                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          262     38.25%     38.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          187     27.30%     65.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           76     11.09%     76.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           44      6.42%     83.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           21      3.07%     86.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           21      3.07%     89.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           16      2.34%     91.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           15      2.19%     93.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           43      6.28%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          685                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     46582000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               100075750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   14265000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     16327.37                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35077.37                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       501.41                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    501.41                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.92                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.92                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.27                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     2159                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 75.67                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     127610.59                       # Average gap between requests
system.mem_ctrls.pageHitRate                    75.67                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  1785000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   941160                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 6975780                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         26429520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             16596690                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy               846720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       100505820                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        21731520                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy         13310220                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy              189122430                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            519.342400                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime            325506000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      1025500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      11198000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF     48556750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     56590750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      26379750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    220406750                       # Time in different power states
system.mem_ctrls_1.actEnergy                  3170160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  1658415                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                13394640                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         26429520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             26197770                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy               787680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       101159610                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        16794720                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy         10483080                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              200075595                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            549.420498                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime            304475500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE       853000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      11192000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF     39077250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     43739500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      47477250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    221818500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED    364157500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  187004                       # Number of BP lookups
system.cpu.branchPred.condPredicted            187004                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             19234                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               156700                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   11399                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               1485                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          156700                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              64404                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            92296                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        11349                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    364157500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      120272                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                       61973                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1138                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           345                       # TLB misses on write requests
system.cpu.dtb.spec_tlb_misses                      0                       # TLB misses on speculative memory requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED    364157500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    364157500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      115138                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           469                       # TLB misses on write requests
system.cpu.itb.spec_tlb_misses                      0                       # TLB misses on speculative memory requests
system.cpu.workload.numSyscalls                    72                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON       364157500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                           728316                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             199758                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        1028110                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      187004                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches              75803                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                        369264                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   39178                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  270                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          1803                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles            7                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           88                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    114813                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  6439                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples             590779                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.958900                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.541373                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   313392     53.05%     53.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    18226      3.09%     56.13% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    16048      2.72%     58.85% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    14235      2.41%     61.26% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    20271      3.43%     64.69% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    15082      2.55%     67.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    14458      2.45%     69.69% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    20749      3.51%     73.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   158318     26.80%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               590779                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.256762                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.411626                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   168313                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                166214                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    208395                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 28268                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  19589                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                1632246                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                  19589                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   184625                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                   93951                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2674                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    217363                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                 72577                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                1550591                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                   924                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  22814                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                   2406                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  43392                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents               14                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands             1977627                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               3718056                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          2278790                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups             25443                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps                909159                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  1068468                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                181                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            181                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                     86775                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               142312                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               84658                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             13306                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             7538                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    1383336                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 612                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   1159352                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              7137                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          680641                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       909800                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            540                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples        590779                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.962412                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.435096                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              293272     49.64%     49.64% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               44084      7.46%     57.10% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               51719      8.75%     65.86% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               38165      6.46%     72.32% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               46780      7.92%     80.24% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               40275      6.82%     87.05% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               39482      6.68%     93.74% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               24068      4.07%     97.81% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               12934      2.19%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          590779                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   13679     93.52%     93.52% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     93.52% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     93.52% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                   165      1.13%     94.65% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     94.65% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     94.65% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     94.65% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     94.65% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     94.65% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     94.65% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     94.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     94.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     94.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     94.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     94.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     94.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     94.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     94.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     94.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     94.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     94.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     94.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     94.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     94.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     94.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     94.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     94.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     94.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     94.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     94.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     94.65% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    254      1.74%     96.38% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   180      1.23%     97.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead               179      1.22%     98.84% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite              170      1.16%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             25301      2.18%      2.18% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                926641     79.93%     82.11% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 2729      0.24%     82.35% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   901      0.08%     82.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                8224      0.71%     83.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     83.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  26      0.00%     83.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     83.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     83.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     83.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     83.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     83.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     83.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     83.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     83.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     83.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     83.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     83.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     83.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     83.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     83.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     83.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     83.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     83.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     83.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     83.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     83.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     83.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     83.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     83.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     83.13% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               126596     10.92%     94.05% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               63657      5.49%     99.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            3260      0.28%     99.83% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           2017      0.17%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                1159352                       # Type of FU issued
system.cpu.iq.rate                           1.591826                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       14627                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.012617                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            2899764                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           2042415                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      1075145                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads               31483                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes              22321                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses        13837                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                1132746                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                   15932                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.instsSetReady                   1166489                       # Number of instructions added to ready list
system.cpu.iq.instsStalledBeforeSetReady            0                       # Number of instructions stalled before being added to ready list
system.cpu.iew.lsq.thread0.forwLoads            13554                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.taintedforwLoads         1554                       # Number of tainted loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        70522                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          247                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          173                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        40123                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads           42                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            66                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.specBuffHits             0                       # Number of times an access hits in speculative buffer
system.cpu.iew.lsq.thread0.specBuffMisses            0                       # Number of times an access misses in speculative buffer
system.cpu.iew.lsq.thread0.numValidates             0                       # Number of validates sent to cache
system.cpu.iew.lsq.thread0.numExposes               0                       # Number of exposes sent to cache
system.cpu.iew.lsq.thread0.numConvertedExposes            0                       # Number of exposes converted from validation
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  19589                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   80902                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  5745                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             1383948                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               990                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                142312                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                84658                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                282                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     51                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  5686                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            173                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           5782                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        20616                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                26398                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               1106339                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                117079                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             46955                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                       178989                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   105000                       # Number of branches executed
system.cpu.iew.exec_stores                      61910                       # Number of stores executed
system.cpu.iew.exec_rate                     1.519037                       # Inst execution rate
system.cpu.iew.wb_sent                        1096925                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       1088982                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                    802250                       # num instructions producing a value
system.cpu.iew.wb_consumers                   1286261                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.495205                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.623707                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          680717                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              72                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             19480                       # The number of times a branch was mispredicted
system.cpu.commit.memoryViolations                108                       # The number of times a memory operation(load) has violation
system.cpu.commit.stalledBranchMispredicts         2370                       # The number of times a branch misprediction is stalled(STT)
system.cpu.commit.stalledMemoryViolations            0                       # The number of times a memory violation is stalled(STT)
system.cpu.commit.loadHitInvalidations              0                       # The number of times a load hits a invalidation
system.cpu.commit.loadHitExternalEvictions            0                       # The number of times a load hits an external invalidation
system.cpu.commit.loadValidationFails               0                       # The number of times a load fails validation
system.cpu.commit.validationStalls                  0                       # The number of ticks the commit is stalled due to waiting for validation responses
system.cpu.commit.committed_per_cycle::samples       492612                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.427708                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.228418                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       263411     53.47%     53.47% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        79290     16.10%     69.57% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        48896      9.93%     79.49% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        33167      6.73%     86.23% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        16795      3.41%     89.64% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        10354      2.10%     91.74% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         5974      1.21%     92.95% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         5871      1.19%     94.14% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        28854      5.86%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       492612                       # Number of insts commited each cycle
system.cpu.commit.committedInsts               407984                       # Number of instructions committed
system.cpu.commit.committedOps                 703306                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         116325                       # Number of memory references committed
system.cpu.commit.loads                         71790                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                      72011                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                      12615                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                    686792                       # Number of committed integer instructions.
system.cpu.commit.function_calls                 5501                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         8286      1.18%      1.18% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           567941     80.75%     81.93% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            2634      0.37%     82.31% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              827      0.12%     82.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           7293      1.04%     83.46% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     83.46% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     83.46% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     83.46% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     83.46% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     83.46% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     83.46% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     83.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     83.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     83.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     83.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     83.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     83.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     83.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     83.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     83.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     83.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     83.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     83.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     83.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     83.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     83.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     83.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     83.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     83.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     83.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.46% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           69881      9.94%     93.40% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          42968      6.11%     99.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead         1909      0.27%     99.78% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite         1567      0.22%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            703306                       # Class of committed instruction
system.cpu.commit.bw_lim_events                 28854                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      1847781                       # The number of ROB reads
system.cpu.rob.rob_writes                     2867590                       # The number of ROB writes
system.cpu.timesIdled                            1488                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          137537                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                      407984                       # Number of Instructions Simulated
system.cpu.committedOps                        703306                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.785158                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.785158                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.560174                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.560174                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  1498585                       # number of integer regfile reads
system.cpu.int_regfile_writes                  901549                       # number of integer regfile writes
system.cpu.fp_regfile_reads                     20947                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    11548                       # number of floating regfile writes
system.cpu.cc_regfile_reads                    510549                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   450823                       # number of cc regfile writes
system.cpu.misc_regfile_reads                  419598                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    364157500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements               190                       # number of replacements
system.cpu.dcache.tags.tagsinuse           556.082830                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               10200                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               190                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             53.684211                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   556.082830                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.543050                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.543050                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          776                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           73                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          668                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.757812                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            304290                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           304290                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    364157500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data       106267                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          106267                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data        44001                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          44001                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data        150268                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           150268                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data       150268                       # number of overall hits
system.cpu.dcache.overall_hits::total          150268                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data          818                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           818                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data          576                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          576                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data         1394                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1394                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data         1394                       # number of overall misses
system.cpu.dcache.overall_misses::total          1394                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     67737000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     67737000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     49352999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     49352999                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    117089999                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    117089999                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    117089999                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    117089999                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data       107085                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       107085                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data        44577                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        44577                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data       151662                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       151662                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data       151662                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       151662                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.007639                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.007639                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.012921                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.012921                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.009191                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.009191                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.009191                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.009191                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 82808.068460                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 82808.068460                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 85682.289931                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 85682.289931                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 83995.695122                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 83995.695122                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 83995.695122                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 83995.695122                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         1153                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                18                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    64.055556                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks           84                       # number of writebacks
system.cpu.dcache.writebacks::total                84                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data          425                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          425                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data            3                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            3                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data          428                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          428                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data          428                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          428                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data          393                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          393                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data          573                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          573                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data          966                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          966                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data          966                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          966                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     32238500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     32238500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     48659499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     48659499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data     80897999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     80897999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data     80897999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     80897999                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.003670                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003670                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.012854                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.012854                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.006369                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.006369                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.006369                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.006369                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 82031.806616                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 82031.806616                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 84920.591623                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 84920.591623                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 83745.340580                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 83745.340580                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 83745.340580                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 83745.340580                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    364157500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED    364157500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    364157500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements              2859                       # number of replacements
system.cpu.icache.tags.tagsinuse           467.965633                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               71046                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2859                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             24.849948                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   467.965633                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.913995                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.913995                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          149                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          223                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          140                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            232997                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           232997                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    364157500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst       110504                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          110504                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst        110504                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           110504                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst       110504                       # number of overall hits
system.cpu.icache.overall_hits::total          110504                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         4309                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          4309                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         4309                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           4309                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         4309                       # number of overall misses
system.cpu.icache.overall_misses::total          4309                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    236952498                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    236952498                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    236952498                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    236952498                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    236952498                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    236952498                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst       114813                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       114813                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst       114813                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       114813                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst       114813                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       114813                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.037531                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.037531                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.037531                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.037531                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.037531                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.037531                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 54990.136459                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 54990.136459                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 54990.136459                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 54990.136459                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 54990.136459                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 54990.136459                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          932                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                28                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    33.285714                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks         2859                       # number of writebacks
system.cpu.icache.writebacks::total              2859                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          937                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          937                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          937                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          937                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          937                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          937                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         3372                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3372                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         3372                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3372                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         3372                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3372                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    187226998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    187226998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    187226998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    187226998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    187226998                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    187226998                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.029369                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.029369                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.029369                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.029369                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.029369                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.029369                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 55524.020759                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 55524.020759                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 55524.020759                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 55524.020759                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 55524.020759                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 55524.020759                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    364157500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED    364157500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.tags.pwrStateResidencyTicks::UNDEFINED    364157500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                  1854.263409                       # Cycle average of tags in use
system.l2.tags.total_refs                           0                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                         0                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                           nan                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::cpu.inst       1257.655975                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        596.607434                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::cpu.inst         0.038381                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.018207                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.056588                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2853                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           93                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          307                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2453                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.087067                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     61949                       # Number of tag accesses
system.l2.tags.data_accesses                    61949                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED    364157500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks           84                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total               84                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         2859                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2859                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data                  7                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     7                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst            1409                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1409                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data             68                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                68                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                  1409                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                    75                       # number of demand (read+write) hits
system.l2.demand_hits::total                     1484                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                 1409                       # number of overall hits
system.l2.overall_hits::cpu.data                   75                       # number of overall hits
system.l2.overall_hits::total                    1484                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data              566                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 566                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          1963                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1963                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data          325                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             325                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                1963                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                 891                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2854                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               1963                       # number of overall misses
system.l2.overall_misses::cpu.data                891                       # number of overall misses
system.l2.overall_misses::total                  2854                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data     47721000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      47721000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    167265500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    167265500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data     30920500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     30920500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     167265500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data      78641500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        245907000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    167265500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data     78641500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       245907000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks           84                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total           84                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         2859                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2859                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data            573                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               573                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst         3372                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           3372                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data          393                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           393                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              3372                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data               966                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 4338                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             3372                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data              966                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                4338                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.987784                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.987784                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.582147                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.582147                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.826972                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.826972                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.582147                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.922360                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.657907                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.582147                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.922360                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.657907                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 84312.720848                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84312.720848                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 85209.118696                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85209.118696                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data        95140                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total        95140                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 85209.118696                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 88262.065095                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 86162.228451                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 85209.118696                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 88262.065095                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 86162.228451                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadExReq_mshr_misses::cpu.data          566                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            566                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         1963                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1963                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data          325                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          325                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           1963                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data            891                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2854                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          1963                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data           891                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2854                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data     42061000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     42061000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    147645500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    147645500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data     27670500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     27670500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    147645500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data     69731500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    217377000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    147645500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data     69731500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    217377000                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.987784                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.987784                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.582147                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.582147                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.826972                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.826972                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.582147                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.922360                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.657907                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.582147                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.922360                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.657907                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 74312.720848                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74312.720848                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 75214.212939                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75214.212939                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data        85140                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total        85140                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 75214.212939                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 78262.065095                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 76165.732306                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 75214.212939                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 78262.065095                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 76165.732306                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests          2853                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED    364157500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               2287                       # Transaction distribution
system.membus.trans_dist::ReadExReq               566                       # Transaction distribution
system.membus.trans_dist::ReadExResp              566                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2287                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         5706                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total         5706                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   5706                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       182592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       182592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  182592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2853                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2853    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2853                       # Request fanout histogram
system.membus.reqLayer2.occupancy             3499500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           15140000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.2                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests         7387                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests         3051                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED    364157500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              3764                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty           84                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2859                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             106                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              573                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             573                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          3372                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          393                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         9602                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         2122                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 11724                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       398720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side        67200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 465920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             4338                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000461                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.021469                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   4336     99.95%     99.95% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      2      0.05%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               4338                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            6636500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           5056500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           1451495                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
