# master xdc for JFK-100A xilinx board
set_property IOSTANDARD LVCMOS33 [get_ports i_clk]
set_property IOSTANDARD LVCMOS33 [get_ports i_rstn]
set_property IOSTANDARD LVCMOS33 [get_ports {i_key_in[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {i_key_in[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {i_key_in[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {i_key_in[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {i_key_in[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {o_key_out[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {o_key_out[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {o_key_out[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {o_key_out[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {o_seg_com[7]}]
set_property IOSTANDARD LVCMOS33 [get_ports {o_seg_com[6]}]
set_property IOSTANDARD LVCMOS33 [get_ports {o_seg_com[5]}]
set_property IOSTANDARD LVCMOS33 [get_ports {o_seg_com[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {o_seg_com[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {o_seg_com[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {o_seg_com[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {o_seg_com[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {o_seg_d[7]}]
set_property IOSTANDARD LVCMOS33 [get_ports {o_seg_d[6]}]
set_property IOSTANDARD LVCMOS33 [get_ports {o_seg_d[5]}]
set_property IOSTANDARD LVCMOS33 [get_ports {o_seg_d[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {o_seg_d[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {o_seg_d[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {o_seg_d[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {o_seg_d[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {o_index[7]}]
set_property IOSTANDARD LVCMOS33 [get_ports {o_index[6]}]
set_property IOSTANDARD LVCMOS33 [get_ports {o_index[5]}]
set_property IOSTANDARD LVCMOS33 [get_ports {o_index[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {o_index[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {o_index[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {o_index[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {o_index[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports o_FFT]
set_property IOSTANDARD LVCMOS33 [get_ports o_re_im]

set_property PACKAGE_PIN D4 [get_ports i_clk]
set_property PACKAGE_PIN H13 [get_ports i_rstn]
set_property PACKAGE_PIN D8 [get_ports {o_seg_com[7]}]
set_property PACKAGE_PIN C8 [get_ports {o_seg_com[6]}]
set_property PACKAGE_PIN H11 [get_ports {o_seg_com[5]}]
set_property PACKAGE_PIN G11 [get_ports {o_seg_com[4]}]
set_property PACKAGE_PIN A9 [get_ports {o_seg_com[3]}]
set_property PACKAGE_PIN B9 [get_ports {o_seg_com[2]}]
set_property PACKAGE_PIN A10 [get_ports {o_seg_com[1]}]
set_property PACKAGE_PIN B10 [get_ports {o_seg_com[0]}]
set_property PACKAGE_PIN D15 [get_ports {i_key_in[4]}]
set_property PACKAGE_PIN C12 [get_ports {i_key_in[3]}]
set_property PACKAGE_PIN D16 [get_ports {i_key_in[2]}]
set_property PACKAGE_PIN G15 [get_ports {i_key_in[1]}]
set_property PACKAGE_PIN E15 [get_ports {i_key_in[0]}]
set_property PACKAGE_PIN D11 [get_ports {o_key_out[3]}]
set_property PACKAGE_PIN E16 [get_ports {o_key_out[2]}]
set_property PACKAGE_PIN G16 [get_ports {o_key_out[1]}]
set_property PACKAGE_PIN D13 [get_ports {o_key_out[0]}]
set_property PACKAGE_PIN A13 [get_ports {o_seg_d[7]}]
set_property PACKAGE_PIN B12 [get_ports {o_seg_d[6]}]
set_property PACKAGE_PIN A12 [get_ports {o_seg_d[5]}]
set_property PACKAGE_PIN B11 [get_ports {o_seg_d[4]}]
set_property PACKAGE_PIN B15 [get_ports {o_seg_d[3]}]
set_property PACKAGE_PIN A15 [get_ports {o_seg_d[2]}]
set_property PACKAGE_PIN B14 [get_ports {o_seg_d[1]}]
set_property PACKAGE_PIN A14 [get_ports {o_seg_d[0]}]
set_property PACKAGE_PIN D14 [get_ports {o_index[0]}]
set_property PACKAGE_PIN C14 [get_ports {o_index[1]}]
set_property PACKAGE_PIN E13 [get_ports {o_index[2]}]
set_property PACKAGE_PIN E12 [get_ports {o_index[3]}]
set_property PACKAGE_PIN F14 [get_ports {o_index[4]}]
set_property PACKAGE_PIN F13 [get_ports {o_index[5]}]
set_property PACKAGE_PIN G14 [get_ports {o_index[6]}]
set_property PACKAGE_PIN G12 [get_ports {o_index[7]}]
set_property PACKAGE_PIN C16 [get_ports o_FFT]
set_property PACKAGE_PIN F15 [get_ports o_re_im]

# 10 MHz system clock on i_clk (pin D4)
create_clock -period 100.000 -name sys_clk -waveform {0.000 50.000} [get_ports i_clk]

