{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1694439226600 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1694439226600 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 11 21:33:46 2023 " "Processing started: Mon Sep 11 21:33:46 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1694439226600 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1694439226600 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RGB_to_YCbCr -c RGB_to_YCbCr --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off RGB_to_YCbCr -c RGB_to_YCbCr --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1694439226600 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1694439226897 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1694439226897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/image/rgb_to_ycbcr/verilog/sim/testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file /image/rgb_to_ycbcr/verilog/sim/testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "../sim/testbench.sv" "" { Text "E:/image/RGB_to_YCbCr/verilog/sim/testbench.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694439234821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694439234821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/image/rgb_to_ycbcr/verilog/rtl/rgb_to_ycbcr.v 1 1 " "Found 1 design units, including 1 entities, in source file /image/rgb_to_ycbcr/verilog/rtl/rgb_to_ycbcr.v" { { "Info" "ISGN_ENTITY_NAME" "1 RGB_to_YCbCr " "Found entity 1: RGB_to_YCbCr" {  } { { "../rtl/RGB_to_YCbCr.v" "" { Text "E:/image/RGB_to_YCbCr/verilog/rtl/RGB_to_YCbCr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694439234823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694439234823 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RGB_to_YCbCr " "Elaborating entity \"RGB_to_YCbCr\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1694439234867 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 RGB_to_YCbCr.v(46) " "Verilog HDL assignment warning at RGB_to_YCbCr.v(46): truncated value with size 32 to match size of target (16)" {  } { { "../rtl/RGB_to_YCbCr.v" "" { Text "E:/image/RGB_to_YCbCr/verilog/rtl/RGB_to_YCbCr.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1694439234869 "|RGB_to_YCbCr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 RGB_to_YCbCr.v(47) " "Verilog HDL assignment warning at RGB_to_YCbCr.v(47): truncated value with size 32 to match size of target (16)" {  } { { "../rtl/RGB_to_YCbCr.v" "" { Text "E:/image/RGB_to_YCbCr/verilog/rtl/RGB_to_YCbCr.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1694439234869 "|RGB_to_YCbCr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 RGB_to_YCbCr.v(48) " "Verilog HDL assignment warning at RGB_to_YCbCr.v(48): truncated value with size 32 to match size of target (16)" {  } { { "../rtl/RGB_to_YCbCr.v" "" { Text "E:/image/RGB_to_YCbCr/verilog/rtl/RGB_to_YCbCr.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1694439234869 "|RGB_to_YCbCr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 RGB_to_YCbCr.v(49) " "Verilog HDL assignment warning at RGB_to_YCbCr.v(49): truncated value with size 32 to match size of target (16)" {  } { { "../rtl/RGB_to_YCbCr.v" "" { Text "E:/image/RGB_to_YCbCr/verilog/rtl/RGB_to_YCbCr.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1694439234869 "|RGB_to_YCbCr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 RGB_to_YCbCr.v(50) " "Verilog HDL assignment warning at RGB_to_YCbCr.v(50): truncated value with size 32 to match size of target (16)" {  } { { "../rtl/RGB_to_YCbCr.v" "" { Text "E:/image/RGB_to_YCbCr/verilog/rtl/RGB_to_YCbCr.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1694439234869 "|RGB_to_YCbCr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 RGB_to_YCbCr.v(51) " "Verilog HDL assignment warning at RGB_to_YCbCr.v(51): truncated value with size 32 to match size of target (16)" {  } { { "../rtl/RGB_to_YCbCr.v" "" { Text "E:/image/RGB_to_YCbCr/verilog/rtl/RGB_to_YCbCr.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1694439234869 "|RGB_to_YCbCr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 RGB_to_YCbCr.v(52) " "Verilog HDL assignment warning at RGB_to_YCbCr.v(52): truncated value with size 32 to match size of target (16)" {  } { { "../rtl/RGB_to_YCbCr.v" "" { Text "E:/image/RGB_to_YCbCr/verilog/rtl/RGB_to_YCbCr.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1694439234869 "|RGB_to_YCbCr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 RGB_to_YCbCr.v(53) " "Verilog HDL assignment warning at RGB_to_YCbCr.v(53): truncated value with size 32 to match size of target (16)" {  } { { "../rtl/RGB_to_YCbCr.v" "" { Text "E:/image/RGB_to_YCbCr/verilog/rtl/RGB_to_YCbCr.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1694439234869 "|RGB_to_YCbCr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 RGB_to_YCbCr.v(54) " "Verilog HDL assignment warning at RGB_to_YCbCr.v(54): truncated value with size 32 to match size of target (16)" {  } { { "../rtl/RGB_to_YCbCr.v" "" { Text "E:/image/RGB_to_YCbCr/verilog/rtl/RGB_to_YCbCr.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1694439234869 "|RGB_to_YCbCr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 RGB_to_YCbCr.v(66) " "Verilog HDL assignment warning at RGB_to_YCbCr.v(66): truncated value with size 32 to match size of target (16)" {  } { { "../rtl/RGB_to_YCbCr.v" "" { Text "E:/image/RGB_to_YCbCr/verilog/rtl/RGB_to_YCbCr.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1694439234869 "|RGB_to_YCbCr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 RGB_to_YCbCr.v(67) " "Verilog HDL assignment warning at RGB_to_YCbCr.v(67): truncated value with size 32 to match size of target (16)" {  } { { "../rtl/RGB_to_YCbCr.v" "" { Text "E:/image/RGB_to_YCbCr/verilog/rtl/RGB_to_YCbCr.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1694439234869 "|RGB_to_YCbCr"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4707 " "Peak virtual memory: 4707 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1694439234913 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 11 21:33:54 2023 " "Processing ended: Mon Sep 11 21:33:54 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1694439234913 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1694439234913 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1694439234913 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1694439234913 ""}
