Timing Analyzer report for vga_colorbar
Mon Nov 25 23:40:41 2024
Quartus Prime Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Hold: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'
 22. Slow 1200mV 0C Model Hold: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'
 30. Fast 1200mV 0C Model Hold: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Input Ports
 45. Unconstrained Output Ports
 46. Unconstrained Input Ports
 47. Unconstrained Output Ports
 48. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2024  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+--------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                        ;
+-----------------------+--------------------------------------------------------+
; Quartus Prime Version ; Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                 ;
; Revision Name         ; vga_colorbar                                           ;
; Device Family         ; Cyclone IV E                                           ;
; Device Name           ; EP4CE10F17C8                                           ;
; Timing Models         ; Final                                                  ;
; Delay Model           ; Combined                                               ;
; Rise/Fall Delays      ; Enabled                                                ;
+-----------------------+--------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 20          ;
; Maximum allowed            ; 14          ;
;                            ;             ;
; Average used               ; 1.12        ;
; Maximum used               ; 14          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-14        ;   1.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+------------------------------------------------------------+--------------------------------------------------------------+
; Clock Name                                               ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master  ; Source                                                     ; Targets                                                      ;
+----------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+------------------------------------------------------------+--------------------------------------------------------------+
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 40.000 ; 25.0 MHz  ; 0.000 ; 20.000 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; sys_clk ; clk_gen_inst|altpll_component|auto_generated|pll1|inclk[0] ; { clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] } ;
; sys_clk                                                  ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                            ; { sys_clk }                                                  ;
+----------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+------------------------------------------------------------+--------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                            ;
+-----------+-----------------+----------------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                               ; Note ;
+-----------+-----------------+----------------------------------------------------------+------+
; 48.13 MHz ; 48.13 MHz       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+-----------+-----------------+----------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                               ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.224 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                               ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.452 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                 ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; sys_clk                                                  ; 9.934  ; 0.000         ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.718 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                     ;
+--------+---------------------------------+-----------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                           ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+-----------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 19.224 ; vga_ctrl:vga_ctrl_inst|cnt_v[3] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.098     ; 20.679     ;
; 19.240 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.098     ; 20.663     ;
; 19.331 ; vga_ctrl:vga_ctrl_inst|cnt_v[1] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.098     ; 20.572     ;
; 19.590 ; vga_ctrl:vga_ctrl_inst|cnt_v[4] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.098     ; 20.313     ;
; 19.808 ; vga_ctrl:vga_ctrl_inst|cnt_v[7] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 20.120     ;
; 19.812 ; vga_ctrl:vga_ctrl_inst|cnt_v[2] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.098     ; 20.091     ;
; 20.161 ; vga_ctrl:vga_ctrl_inst|cnt_v[5] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 19.767     ;
; 20.166 ; vga_ctrl:vga_ctrl_inst|cnt_v[6] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 19.762     ;
; 20.370 ; vga_ctrl:vga_ctrl_inst|cnt_v[8] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 19.558     ;
; 20.492 ; vga_ctrl:vga_ctrl_inst|cnt_v[9] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.098     ; 19.411     ;
; 20.584 ; vga_ctrl:vga_ctrl_inst|cnt_h[8] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.098     ; 19.319     ;
; 20.615 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 19.306     ;
; 20.651 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 19.270     ;
; 20.720 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 19.201     ;
; 20.794 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 19.127     ;
; 20.915 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 19.006     ;
; 21.068 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 18.853     ;
; 21.095 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 18.826     ;
; 21.185 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 18.736     ;
; 21.605 ; vga_ctrl:vga_ctrl_inst|cnt_h[9] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.098     ; 18.298     ;
; 34.387 ; vga_ctrl:vga_ctrl_inst|cnt_h[8] ; vga_ctrl:vga_ctrl_inst|cnt_v[6]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.106     ; 5.508      ;
; 34.388 ; vga_ctrl:vga_ctrl_inst|cnt_h[8] ; vga_ctrl:vga_ctrl_inst|cnt_v[7]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.106     ; 5.507      ;
; 34.394 ; vga_ctrl:vga_ctrl_inst|cnt_h[8] ; vga_ctrl:vga_ctrl_inst|cnt_v[5]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.106     ; 5.501      ;
; 34.394 ; vga_ctrl:vga_ctrl_inst|cnt_h[8] ; vga_ctrl:vga_ctrl_inst|cnt_v[8]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.106     ; 5.501      ;
; 34.642 ; vga_ctrl:vga_ctrl_inst|cnt_h[8] ; vga_ctrl:vga_ctrl_inst|cnt_v[2]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 5.277      ;
; 34.643 ; vga_ctrl:vga_ctrl_inst|cnt_h[8] ; vga_ctrl:vga_ctrl_inst|cnt_v[9]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 5.276      ;
; 34.645 ; vga_ctrl:vga_ctrl_inst|cnt_h[8] ; vga_ctrl:vga_ctrl_inst|cnt_v[3]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 5.274      ;
; 34.646 ; vga_ctrl:vga_ctrl_inst|cnt_h[8] ; vga_ctrl:vga_ctrl_inst|cnt_v[4]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 5.273      ;
; 34.649 ; vga_ctrl:vga_ctrl_inst|cnt_h[8] ; vga_ctrl:vga_ctrl_inst|cnt_v[0]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 5.270      ;
; 34.649 ; vga_ctrl:vga_ctrl_inst|cnt_h[8] ; vga_ctrl:vga_ctrl_inst|cnt_v[1]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 5.270      ;
; 34.678 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_ctrl:vga_ctrl_inst|cnt_v[6]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.088     ; 5.235      ;
; 34.679 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_ctrl:vga_ctrl_inst|cnt_v[7]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.088     ; 5.234      ;
; 34.685 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_ctrl:vga_ctrl_inst|cnt_v[5]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.088     ; 5.228      ;
; 34.685 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_ctrl:vga_ctrl_inst|cnt_v[8]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.088     ; 5.228      ;
; 34.742 ; vga_ctrl:vga_ctrl_inst|cnt_h[9] ; vga_ctrl:vga_ctrl_inst|cnt_v[6]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.106     ; 5.153      ;
; 34.743 ; vga_ctrl:vga_ctrl_inst|cnt_h[9] ; vga_ctrl:vga_ctrl_inst|cnt_v[7]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.106     ; 5.152      ;
; 34.749 ; vga_ctrl:vga_ctrl_inst|cnt_h[9] ; vga_ctrl:vga_ctrl_inst|cnt_v[5]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.106     ; 5.146      ;
; 34.749 ; vga_ctrl:vga_ctrl_inst|cnt_h[9] ; vga_ctrl:vga_ctrl_inst|cnt_v[8]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.106     ; 5.146      ;
; 34.893 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_ctrl:vga_ctrl_inst|cnt_v[6]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.088     ; 5.020      ;
; 34.894 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_ctrl:vga_ctrl_inst|cnt_v[7]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.088     ; 5.019      ;
; 34.896 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_v[6]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.088     ; 5.017      ;
; 34.897 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_v[7]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.088     ; 5.016      ;
; 34.900 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_ctrl:vga_ctrl_inst|cnt_v[5]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.088     ; 5.013      ;
; 34.900 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_ctrl:vga_ctrl_inst|cnt_v[8]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.088     ; 5.013      ;
; 34.901 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_v[5]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.088     ; 5.012      ;
; 34.902 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_v[8]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.088     ; 5.011      ;
; 34.910 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_ctrl:vga_ctrl_inst|cnt_v[6]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.088     ; 5.003      ;
; 34.911 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_ctrl:vga_ctrl_inst|cnt_v[7]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.088     ; 5.002      ;
; 34.915 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_ctrl:vga_ctrl_inst|cnt_v[5]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.088     ; 4.998      ;
; 34.916 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_ctrl:vga_ctrl_inst|cnt_v[8]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.088     ; 4.997      ;
; 34.933 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_ctrl:vga_ctrl_inst|cnt_v[2]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 5.004      ;
; 34.934 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_ctrl:vga_ctrl_inst|cnt_v[9]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 5.003      ;
; 34.936 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_ctrl:vga_ctrl_inst|cnt_v[3]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 5.001      ;
; 34.937 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_ctrl:vga_ctrl_inst|cnt_v[4]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 5.000      ;
; 34.940 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_ctrl:vga_ctrl_inst|cnt_v[0]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 4.997      ;
; 34.940 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_ctrl:vga_ctrl_inst|cnt_v[1]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 4.997      ;
; 34.997 ; vga_ctrl:vga_ctrl_inst|cnt_h[9] ; vga_ctrl:vga_ctrl_inst|cnt_v[2]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 4.922      ;
; 34.998 ; vga_ctrl:vga_ctrl_inst|cnt_h[9] ; vga_ctrl:vga_ctrl_inst|cnt_v[9]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 4.921      ;
; 35.000 ; vga_ctrl:vga_ctrl_inst|cnt_h[9] ; vga_ctrl:vga_ctrl_inst|cnt_v[3]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 4.919      ;
; 35.001 ; vga_ctrl:vga_ctrl_inst|cnt_h[9] ; vga_ctrl:vga_ctrl_inst|cnt_v[4]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 4.918      ;
; 35.004 ; vga_ctrl:vga_ctrl_inst|cnt_h[9] ; vga_ctrl:vga_ctrl_inst|cnt_v[0]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 4.915      ;
; 35.004 ; vga_ctrl:vga_ctrl_inst|cnt_h[9] ; vga_ctrl:vga_ctrl_inst|cnt_v[1]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 4.915      ;
; 35.022 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_ctrl:vga_ctrl_inst|cnt_v[6]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.088     ; 4.891      ;
; 35.023 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_ctrl:vga_ctrl_inst|cnt_v[7]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.088     ; 4.890      ;
; 35.027 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_ctrl:vga_ctrl_inst|cnt_v[5]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.088     ; 4.886      ;
; 35.028 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_ctrl:vga_ctrl_inst|cnt_v[8]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.088     ; 4.885      ;
; 35.097 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_ctrl:vga_ctrl_inst|cnt_v[6]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.088     ; 4.816      ;
; 35.098 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_ctrl:vga_ctrl_inst|cnt_v[7]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.088     ; 4.815      ;
; 35.104 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_ctrl:vga_ctrl_inst|cnt_v[5]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.088     ; 4.809      ;
; 35.104 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_ctrl:vga_ctrl_inst|cnt_v[8]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.088     ; 4.809      ;
; 35.148 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_ctrl:vga_ctrl_inst|cnt_v[2]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 4.789      ;
; 35.149 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_ctrl:vga_ctrl_inst|cnt_v[9]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 4.788      ;
; 35.151 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_ctrl:vga_ctrl_inst|cnt_v[3]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 4.786      ;
; 35.152 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_ctrl:vga_ctrl_inst|cnt_v[4]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 4.785      ;
; 35.155 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_ctrl:vga_ctrl_inst|cnt_v[0]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 4.782      ;
; 35.155 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_ctrl:vga_ctrl_inst|cnt_v[1]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 4.782      ;
; 35.189 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_v[2]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 4.748      ;
; 35.189 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_v[9]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 4.748      ;
; 35.192 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_v[3]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 4.745      ;
; 35.192 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_v[4]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 4.745      ;
; 35.194 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_v[1]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 4.743      ;
; 35.195 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_v[0]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 4.742      ;
; 35.203 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_ctrl:vga_ctrl_inst|cnt_v[2]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 4.734      ;
; 35.203 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_ctrl:vga_ctrl_inst|cnt_v[9]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 4.734      ;
; 35.205 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_ctrl:vga_ctrl_inst|cnt_v[6]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.088     ; 4.708      ;
; 35.206 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_ctrl:vga_ctrl_inst|cnt_v[7]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.088     ; 4.707      ;
; 35.206 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_ctrl:vga_ctrl_inst|cnt_v[3]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 4.731      ;
; 35.206 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_ctrl:vga_ctrl_inst|cnt_v[4]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 4.731      ;
; 35.208 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_ctrl:vga_ctrl_inst|cnt_v[1]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 4.729      ;
; 35.209 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_ctrl:vga_ctrl_inst|cnt_v[0]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 4.728      ;
; 35.210 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_ctrl:vga_ctrl_inst|cnt_v[5]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.088     ; 4.703      ;
; 35.211 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_ctrl:vga_ctrl_inst|cnt_v[8]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.088     ; 4.702      ;
; 35.245 ; vga_ctrl:vga_ctrl_inst|cnt_h[8] ; vga_ctrl:vga_ctrl_inst|cnt_h[9]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 4.674      ;
; 35.315 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_ctrl:vga_ctrl_inst|cnt_v[2]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 4.622      ;
; 35.315 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_ctrl:vga_ctrl_inst|cnt_v[9]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 4.622      ;
; 35.318 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_ctrl:vga_ctrl_inst|cnt_v[3]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 4.619      ;
; 35.318 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_ctrl:vga_ctrl_inst|cnt_v[4]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 4.619      ;
; 35.320 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_ctrl:vga_ctrl_inst|cnt_v[1]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 4.617      ;
; 35.321 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_ctrl:vga_ctrl_inst|cnt_v[0]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 4.616      ;
; 35.352 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_ctrl:vga_ctrl_inst|cnt_v[2]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 4.585      ;
+--------+---------------------------------+-----------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                     ;
+-------+---------------------------------+-----------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                           ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+-----------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.452 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_ctrl:vga_ctrl_inst|cnt_v[0]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; vga_ctrl:vga_ctrl_inst|cnt_v[1] ; vga_ctrl:vga_ctrl_inst|cnt_v[1]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; vga_ctrl:vga_ctrl_inst|cnt_v[2] ; vga_ctrl:vga_ctrl_inst|cnt_v[2]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; vga_ctrl:vga_ctrl_inst|cnt_v[3] ; vga_ctrl:vga_ctrl_inst|cnt_v[3]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; vga_ctrl:vga_ctrl_inst|cnt_v[4] ; vga_ctrl:vga_ctrl_inst|cnt_v[4]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; vga_ctrl:vga_ctrl_inst|cnt_v[9] ; vga_ctrl:vga_ctrl_inst|cnt_v[9]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; vga_ctrl:vga_ctrl_inst|cnt_v[5] ; vga_ctrl:vga_ctrl_inst|cnt_v[5]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vga_ctrl:vga_ctrl_inst|cnt_v[6] ; vga_ctrl:vga_ctrl_inst|cnt_v[6]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vga_ctrl:vga_ctrl_inst|cnt_v[7] ; vga_ctrl:vga_ctrl_inst|cnt_v[7]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vga_ctrl:vga_ctrl_inst|cnt_v[8] ; vga_ctrl:vga_ctrl_inst|cnt_v[8]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.769 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_h[1]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.062      ;
; 0.770 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_ctrl:vga_ctrl_inst|cnt_h[3]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.063      ;
; 0.772 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_ctrl:vga_ctrl_inst|cnt_h[2]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.065      ;
; 0.788 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_ctrl:vga_ctrl_inst|cnt_h[0]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.081      ;
; 0.789 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_ctrl:vga_ctrl_inst|cnt_h[4]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.082      ;
; 0.810 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_ctrl:vga_ctrl_inst|cnt_h[6]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.103      ;
; 0.956 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_ctrl:vga_ctrl_inst|cnt_h[5]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.249      ;
; 1.124 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_h[2]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.417      ;
; 1.124 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_ctrl:vga_ctrl_inst|cnt_h[4]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.417      ;
; 1.132 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_ctrl:vga_ctrl_inst|cnt_h[1]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.425      ;
; 1.133 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_ctrl:vga_ctrl_inst|cnt_h[3]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.426      ;
; 1.141 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_ctrl:vga_ctrl_inst|cnt_h[2]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.434      ;
; 1.142 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_ctrl:vga_ctrl_inst|cnt_h[4]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.435      ;
; 1.159 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_ctrl:vga_ctrl_inst|cnt_h[6]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.452      ;
; 1.171 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_ctrl:vga_ctrl_inst|cnt_h[7]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.464      ;
; 1.255 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_h[3]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.548      ;
; 1.264 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_h[4]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.557      ;
; 1.264 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_ctrl:vga_ctrl_inst|cnt_h[6]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.557      ;
; 1.272 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_ctrl:vga_ctrl_inst|cnt_h[3]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.565      ;
; 1.273 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_ctrl:vga_ctrl_inst|cnt_v[1]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.567      ;
; 1.276 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_ctrl:vga_ctrl_inst|cnt_v[3]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.570      ;
; 1.276 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_ctrl:vga_ctrl_inst|cnt_v[4]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.570      ;
; 1.279 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_ctrl:vga_ctrl_inst|cnt_v[9]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.573      ;
; 1.280 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_ctrl:vga_ctrl_inst|cnt_v[2]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.574      ;
; 1.281 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_ctrl:vga_ctrl_inst|cnt_h[4]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.574      ;
; 1.282 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_ctrl:vga_ctrl_inst|cnt_h[6]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.575      ;
; 1.290 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_ctrl:vga_ctrl_inst|cnt_h[7]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.583      ;
; 1.395 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_ctrl:vga_ctrl_inst|cnt_h[7]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.688      ;
; 1.404 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_h[6]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.697      ;
; 1.409 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_ctrl:vga_ctrl_inst|cnt_h[6]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.702      ;
; 1.413 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_ctrl:vga_ctrl_inst|cnt_h[7]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.706      ;
; 1.421 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_ctrl:vga_ctrl_inst|cnt_h[6]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.714      ;
; 1.427 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_ctrl:vga_ctrl_inst|cnt_h[7]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.720      ;
; 1.512 ; vga_ctrl:vga_ctrl_inst|cnt_v[6] ; vga_ctrl:vga_ctrl_inst|cnt_v[7]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.805      ;
; 1.520 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_ctrl:vga_ctrl_inst|cnt_v[5]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.789      ;
; 1.520 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_ctrl:vga_ctrl_inst|cnt_v[8]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.789      ;
; 1.525 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_ctrl:vga_ctrl_inst|cnt_v[7]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.794      ;
; 1.526 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_ctrl:vga_ctrl_inst|cnt_v[6]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.795      ;
; 1.535 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_h[7]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.828      ;
; 1.539 ; vga_ctrl:vga_ctrl_inst|cnt_v[5] ; vga_ctrl:vga_ctrl_inst|cnt_v[6]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.832      ;
; 1.540 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_ctrl:vga_ctrl_inst|cnt_h[7]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.833      ;
; 1.552 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_ctrl:vga_ctrl_inst|cnt_h[7]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.845      ;
; 1.603 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_ctrl:vga_ctrl_inst|cnt_h[5]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.896      ;
; 1.651 ; vga_ctrl:vga_ctrl_inst|cnt_v[5] ; vga_ctrl:vga_ctrl_inst|cnt_v[7]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.944      ;
; 1.682 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_ctrl:vga_ctrl_inst|cnt_h[5]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.975      ;
; 1.741 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_ctrl:vga_ctrl_inst|cnt_h[5]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.034      ;
; 1.742 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_ctrl:vga_ctrl_inst|cnt_h[5]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.035      ;
; 1.781 ; vga_ctrl:vga_ctrl_inst|cnt_v[8] ; vga_ctrl:vga_ctrl_inst|cnt_v[9]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 2.099      ;
; 1.782 ; vga_ctrl:vga_ctrl_inst|cnt_v[7] ; vga_ctrl:vga_ctrl_inst|cnt_v[8]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.075      ;
; 1.786 ; vga_ctrl:vga_ctrl_inst|cnt_v[9] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 2.064      ;
; 1.801 ; vga_ctrl:vga_ctrl_inst|cnt_v[6] ; vga_ctrl:vga_ctrl_inst|cnt_v[8]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.094      ;
; 1.808 ; vga_ctrl:vga_ctrl_inst|cnt_v[4] ; vga_ctrl:vga_ctrl_inst|cnt_v[5]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 2.077      ;
; 1.835 ; vga_ctrl:vga_ctrl_inst|cnt_v[4] ; vga_ctrl:vga_ctrl_inst|cnt_v[6]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 2.104      ;
; 1.842 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_h[5]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.135      ;
; 1.844 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_ctrl:vga_ctrl_inst|cnt_h[5]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.137      ;
; 1.874 ; vga_ctrl:vga_ctrl_inst|cnt_h[8] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 2.152      ;
; 1.899 ; vga_ctrl:vga_ctrl_inst|cnt_v[7] ; vga_ctrl:vga_ctrl_inst|cnt_v[9]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 2.217      ;
; 1.907 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_ctrl:vga_ctrl_inst|cnt_h[5]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.200      ;
; 1.918 ; vga_ctrl:vga_ctrl_inst|cnt_v[6] ; vga_ctrl:vga_ctrl_inst|cnt_v[9]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 2.236      ;
; 1.940 ; vga_ctrl:vga_ctrl_inst|cnt_v[5] ; vga_ctrl:vga_ctrl_inst|cnt_v[8]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.233      ;
; 1.947 ; vga_ctrl:vga_ctrl_inst|cnt_v[4] ; vga_ctrl:vga_ctrl_inst|cnt_v[7]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 2.216      ;
; 1.964 ; vga_ctrl:vga_ctrl_inst|cnt_v[2] ; vga_ctrl:vga_ctrl_inst|cnt_v[5]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 2.233      ;
; 1.974 ; vga_ctrl:vga_ctrl_inst|cnt_v[3] ; vga_ctrl:vga_ctrl_inst|cnt_v[5]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 2.243      ;
; 1.991 ; vga_ctrl:vga_ctrl_inst|cnt_v[2] ; vga_ctrl:vga_ctrl_inst|cnt_v[6]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 2.260      ;
; 2.010 ; vga_ctrl:vga_ctrl_inst|cnt_v[3] ; vga_ctrl:vga_ctrl_inst|cnt_v[6]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 2.279      ;
; 2.057 ; vga_ctrl:vga_ctrl_inst|cnt_v[5] ; vga_ctrl:vga_ctrl_inst|cnt_v[9]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 2.375      ;
; 2.059 ; vga_ctrl:vga_ctrl_inst|cnt_h[9] ; vga_ctrl:vga_ctrl_inst|cnt_h[5]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.335      ;
; 2.073 ; vga_ctrl:vga_ctrl_inst|cnt_v[1] ; vga_ctrl:vga_ctrl_inst|cnt_v[5]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 2.342      ;
; 2.078 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.373      ;
; 2.088 ; vga_ctrl:vga_ctrl_inst|cnt_h[9] ; vga_ctrl:vga_ctrl_inst|cnt_h[9]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.382      ;
; 2.100 ; vga_ctrl:vga_ctrl_inst|cnt_v[1] ; vga_ctrl:vga_ctrl_inst|cnt_v[6]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 2.369      ;
; 2.103 ; vga_ctrl:vga_ctrl_inst|cnt_v[2] ; vga_ctrl:vga_ctrl_inst|cnt_v[7]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 2.372      ;
; 2.113 ; vga_ctrl:vga_ctrl_inst|cnt_v[3] ; vga_ctrl:vga_ctrl_inst|cnt_v[7]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 2.382      ;
; 2.134 ; vga_ctrl:vga_ctrl_inst|cnt_v[5] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 2.436      ;
; 2.135 ; vga_ctrl:vga_ctrl_inst|cnt_v[1] ; vga_ctrl:vga_ctrl_inst|cnt_v[0]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.429      ;
; 2.136 ; vga_ctrl:vga_ctrl_inst|cnt_v[8] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 2.438      ;
; 2.138 ; vga_ctrl:vga_ctrl_inst|cnt_v[1] ; vga_ctrl:vga_ctrl_inst|cnt_v[3]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.432      ;
; 2.138 ; vga_ctrl:vga_ctrl_inst|cnt_v[1] ; vga_ctrl:vga_ctrl_inst|cnt_v[4]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.432      ;
; 2.141 ; vga_ctrl:vga_ctrl_inst|cnt_v[1] ; vga_ctrl:vga_ctrl_inst|cnt_v[9]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.435      ;
; 2.142 ; vga_ctrl:vga_ctrl_inst|cnt_v[1] ; vga_ctrl:vga_ctrl_inst|cnt_v[2]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.436      ;
; 2.146 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.441      ;
; 2.175 ; vga_ctrl:vga_ctrl_inst|cnt_h[9] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 2.453      ;
; 2.192 ; vga_ctrl:vga_ctrl_inst|cnt_v[4] ; vga_ctrl:vga_ctrl_inst|cnt_v[0]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.486      ;
; 2.192 ; vga_ctrl:vga_ctrl_inst|cnt_v[4] ; vga_ctrl:vga_ctrl_inst|cnt_v[1]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.486      ;
; 2.195 ; vga_ctrl:vga_ctrl_inst|cnt_v[4] ; vga_ctrl:vga_ctrl_inst|cnt_v[3]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.489      ;
; 2.198 ; vga_ctrl:vga_ctrl_inst|cnt_v[4] ; vga_ctrl:vga_ctrl_inst|cnt_v[9]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.492      ;
; 2.199 ; vga_ctrl:vga_ctrl_inst|cnt_v[4] ; vga_ctrl:vga_ctrl_inst|cnt_v[2]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.493      ;
; 2.202 ; vga_ctrl:vga_ctrl_inst|cnt_v[1] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 2.480      ;
; 2.212 ; vga_ctrl:vga_ctrl_inst|cnt_v[1] ; vga_ctrl:vga_ctrl_inst|cnt_v[7]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 2.481      ;
; 2.236 ; vga_ctrl:vga_ctrl_inst|cnt_v[4] ; vga_ctrl:vga_ctrl_inst|cnt_v[8]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 2.505      ;
+-------+---------------------------------+-----------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                             ;
+-----------+-----------------+----------------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                               ; Note ;
+-----------+-----------------+----------------------------------------------------------+------+
; 50.95 MHz ; 50.95 MHz       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+-----------+-----------------+----------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.373 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.401 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                  ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; sys_clk                                                  ; 9.943  ; 0.000         ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.716 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                      ;
+--------+---------------------------------+-----------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                           ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+-----------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 20.373 ; vga_ctrl:vga_ctrl_inst|cnt_v[3] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.089     ; 19.540     ;
; 20.384 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.089     ; 19.529     ;
; 20.505 ; vga_ctrl:vga_ctrl_inst|cnt_v[1] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.089     ; 19.408     ;
; 20.684 ; vga_ctrl:vga_ctrl_inst|cnt_v[4] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.089     ; 19.229     ;
; 20.899 ; vga_ctrl:vga_ctrl_inst|cnt_v[2] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.089     ; 19.014     ;
; 21.068 ; vga_ctrl:vga_ctrl_inst|cnt_v[7] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 18.869     ;
; 21.325 ; vga_ctrl:vga_ctrl_inst|cnt_v[6] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 18.612     ;
; 21.348 ; vga_ctrl:vga_ctrl_inst|cnt_v[5] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 18.589     ;
; 21.508 ; vga_ctrl:vga_ctrl_inst|cnt_v[8] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 18.429     ;
; 21.605 ; vga_ctrl:vga_ctrl_inst|cnt_v[9] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.089     ; 18.308     ;
; 21.635 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 18.295     ;
; 21.681 ; vga_ctrl:vga_ctrl_inst|cnt_h[8] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.089     ; 18.232     ;
; 21.681 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 18.249     ;
; 21.754 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 18.176     ;
; 21.803 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 18.127     ;
; 21.911 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 18.019     ;
; 22.047 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 17.883     ;
; 22.061 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 17.869     ;
; 22.145 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 17.785     ;
; 22.615 ; vga_ctrl:vga_ctrl_inst|cnt_h[9] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.089     ; 17.298     ;
; 34.749 ; vga_ctrl:vga_ctrl_inst|cnt_h[8] ; vga_ctrl:vga_ctrl_inst|cnt_v[6]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.096     ; 5.157      ;
; 34.750 ; vga_ctrl:vga_ctrl_inst|cnt_h[8] ; vga_ctrl:vga_ctrl_inst|cnt_v[7]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.096     ; 5.156      ;
; 34.755 ; vga_ctrl:vga_ctrl_inst|cnt_h[8] ; vga_ctrl:vga_ctrl_inst|cnt_v[5]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.096     ; 5.151      ;
; 34.756 ; vga_ctrl:vga_ctrl_inst|cnt_h[8] ; vga_ctrl:vga_ctrl_inst|cnt_v[8]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.096     ; 5.150      ;
; 34.979 ; vga_ctrl:vga_ctrl_inst|cnt_h[8] ; vga_ctrl:vga_ctrl_inst|cnt_v[2]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 4.950      ;
; 34.980 ; vga_ctrl:vga_ctrl_inst|cnt_h[8] ; vga_ctrl:vga_ctrl_inst|cnt_v[9]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 4.949      ;
; 34.982 ; vga_ctrl:vga_ctrl_inst|cnt_h[8] ; vga_ctrl:vga_ctrl_inst|cnt_v[3]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 4.947      ;
; 34.983 ; vga_ctrl:vga_ctrl_inst|cnt_h[8] ; vga_ctrl:vga_ctrl_inst|cnt_v[4]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 4.946      ;
; 34.985 ; vga_ctrl:vga_ctrl_inst|cnt_h[8] ; vga_ctrl:vga_ctrl_inst|cnt_v[1]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 4.944      ;
; 34.986 ; vga_ctrl:vga_ctrl_inst|cnt_h[8] ; vga_ctrl:vga_ctrl_inst|cnt_v[0]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 4.943      ;
; 35.089 ; vga_ctrl:vga_ctrl_inst|cnt_h[9] ; vga_ctrl:vga_ctrl_inst|cnt_v[6]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.096     ; 4.817      ;
; 35.090 ; vga_ctrl:vga_ctrl_inst|cnt_h[9] ; vga_ctrl:vga_ctrl_inst|cnt_v[7]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.096     ; 4.816      ;
; 35.095 ; vga_ctrl:vga_ctrl_inst|cnt_h[9] ; vga_ctrl:vga_ctrl_inst|cnt_v[5]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.096     ; 4.811      ;
; 35.096 ; vga_ctrl:vga_ctrl_inst|cnt_h[9] ; vga_ctrl:vga_ctrl_inst|cnt_v[8]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.096     ; 4.810      ;
; 35.101 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_ctrl:vga_ctrl_inst|cnt_v[6]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 4.822      ;
; 35.102 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_ctrl:vga_ctrl_inst|cnt_v[7]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 4.821      ;
; 35.107 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_ctrl:vga_ctrl_inst|cnt_v[5]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 4.816      ;
; 35.108 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_ctrl:vga_ctrl_inst|cnt_v[8]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 4.815      ;
; 35.305 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_ctrl:vga_ctrl_inst|cnt_v[6]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 4.618      ;
; 35.306 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_ctrl:vga_ctrl_inst|cnt_v[7]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 4.617      ;
; 35.311 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_ctrl:vga_ctrl_inst|cnt_v[5]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 4.612      ;
; 35.311 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_ctrl:vga_ctrl_inst|cnt_v[8]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 4.612      ;
; 35.319 ; vga_ctrl:vga_ctrl_inst|cnt_h[9] ; vga_ctrl:vga_ctrl_inst|cnt_v[2]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 4.610      ;
; 35.320 ; vga_ctrl:vga_ctrl_inst|cnt_h[9] ; vga_ctrl:vga_ctrl_inst|cnt_v[9]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 4.609      ;
; 35.321 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_ctrl:vga_ctrl_inst|cnt_v[6]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 4.602      ;
; 35.322 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_ctrl:vga_ctrl_inst|cnt_v[7]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 4.601      ;
; 35.322 ; vga_ctrl:vga_ctrl_inst|cnt_h[9] ; vga_ctrl:vga_ctrl_inst|cnt_v[3]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 4.607      ;
; 35.323 ; vga_ctrl:vga_ctrl_inst|cnt_h[9] ; vga_ctrl:vga_ctrl_inst|cnt_v[4]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 4.606      ;
; 35.325 ; vga_ctrl:vga_ctrl_inst|cnt_h[9] ; vga_ctrl:vga_ctrl_inst|cnt_v[1]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 4.604      ;
; 35.325 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_v[6]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 4.598      ;
; 35.326 ; vga_ctrl:vga_ctrl_inst|cnt_h[9] ; vga_ctrl:vga_ctrl_inst|cnt_v[0]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 4.603      ;
; 35.326 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_v[7]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 4.597      ;
; 35.327 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_ctrl:vga_ctrl_inst|cnt_v[5]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 4.596      ;
; 35.328 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_ctrl:vga_ctrl_inst|cnt_v[8]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 4.595      ;
; 35.331 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_ctrl:vga_ctrl_inst|cnt_v[2]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 4.615      ;
; 35.331 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_v[5]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 4.592      ;
; 35.332 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_ctrl:vga_ctrl_inst|cnt_v[9]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 4.614      ;
; 35.332 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_v[8]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 4.591      ;
; 35.334 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_ctrl:vga_ctrl_inst|cnt_v[3]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 4.612      ;
; 35.335 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_ctrl:vga_ctrl_inst|cnt_v[4]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 4.611      ;
; 35.337 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_ctrl:vga_ctrl_inst|cnt_v[1]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 4.609      ;
; 35.338 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_ctrl:vga_ctrl_inst|cnt_v[0]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 4.608      ;
; 35.421 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_ctrl:vga_ctrl_inst|cnt_v[6]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 4.502      ;
; 35.422 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_ctrl:vga_ctrl_inst|cnt_v[7]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 4.501      ;
; 35.427 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_ctrl:vga_ctrl_inst|cnt_v[5]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 4.496      ;
; 35.428 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_ctrl:vga_ctrl_inst|cnt_v[8]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 4.495      ;
; 35.466 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_ctrl:vga_ctrl_inst|cnt_v[6]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 4.457      ;
; 35.467 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_ctrl:vga_ctrl_inst|cnt_v[7]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 4.456      ;
; 35.472 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_ctrl:vga_ctrl_inst|cnt_v[5]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 4.451      ;
; 35.473 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_ctrl:vga_ctrl_inst|cnt_v[8]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 4.450      ;
; 35.504 ; vga_ctrl:vga_ctrl_inst|cnt_h[8] ; vga_ctrl:vga_ctrl_inst|cnt_h[9]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 4.425      ;
; 35.547 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_ctrl:vga_ctrl_inst|cnt_v[2]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 4.399      ;
; 35.548 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_ctrl:vga_ctrl_inst|cnt_v[9]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 4.398      ;
; 35.550 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_ctrl:vga_ctrl_inst|cnt_v[3]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 4.396      ;
; 35.551 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_ctrl:vga_ctrl_inst|cnt_v[2]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 4.395      ;
; 35.551 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_ctrl:vga_ctrl_inst|cnt_v[4]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 4.395      ;
; 35.552 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_ctrl:vga_ctrl_inst|cnt_v[9]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 4.394      ;
; 35.552 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_ctrl:vga_ctrl_inst|cnt_v[6]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 4.371      ;
; 35.553 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_ctrl:vga_ctrl_inst|cnt_v[1]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 4.393      ;
; 35.553 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_ctrl:vga_ctrl_inst|cnt_v[7]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 4.370      ;
; 35.554 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_ctrl:vga_ctrl_inst|cnt_v[3]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 4.392      ;
; 35.554 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_ctrl:vga_ctrl_inst|cnt_v[0]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 4.392      ;
; 35.555 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_ctrl:vga_ctrl_inst|cnt_v[4]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 4.391      ;
; 35.555 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_v[2]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 4.391      ;
; 35.556 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_v[9]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 4.390      ;
; 35.557 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_ctrl:vga_ctrl_inst|cnt_v[1]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 4.389      ;
; 35.558 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_ctrl:vga_ctrl_inst|cnt_v[0]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 4.388      ;
; 35.558 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_ctrl:vga_ctrl_inst|cnt_v[5]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 4.365      ;
; 35.558 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_v[3]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 4.388      ;
; 35.559 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_ctrl:vga_ctrl_inst|cnt_v[8]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 4.364      ;
; 35.559 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_v[4]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 4.387      ;
; 35.561 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_v[1]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 4.385      ;
; 35.562 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_v[0]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 4.384      ;
; 35.651 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_ctrl:vga_ctrl_inst|cnt_v[2]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 4.295      ;
; 35.652 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_ctrl:vga_ctrl_inst|cnt_v[9]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 4.294      ;
; 35.654 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_ctrl:vga_ctrl_inst|cnt_v[3]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 4.292      ;
; 35.655 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_ctrl:vga_ctrl_inst|cnt_v[4]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 4.291      ;
; 35.657 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_ctrl:vga_ctrl_inst|cnt_v[1]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 4.289      ;
; 35.658 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_ctrl:vga_ctrl_inst|cnt_v[0]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 4.288      ;
; 35.696 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_ctrl:vga_ctrl_inst|cnt_v[2]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 4.250      ;
+--------+---------------------------------+-----------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                      ;
+-------+---------------------------------+-----------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                           ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+-----------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.401 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_ctrl:vga_ctrl_inst|cnt_v[0]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vga_ctrl:vga_ctrl_inst|cnt_v[1] ; vga_ctrl:vga_ctrl_inst|cnt_v[1]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vga_ctrl:vga_ctrl_inst|cnt_v[2] ; vga_ctrl:vga_ctrl_inst|cnt_v[2]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vga_ctrl:vga_ctrl_inst|cnt_v[3] ; vga_ctrl:vga_ctrl_inst|cnt_v[3]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vga_ctrl:vga_ctrl_inst|cnt_v[4] ; vga_ctrl:vga_ctrl_inst|cnt_v[4]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vga_ctrl:vga_ctrl_inst|cnt_v[9] ; vga_ctrl:vga_ctrl_inst|cnt_v[9]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; vga_ctrl:vga_ctrl_inst|cnt_v[5] ; vga_ctrl:vga_ctrl_inst|cnt_v[5]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; vga_ctrl:vga_ctrl_inst|cnt_v[6] ; vga_ctrl:vga_ctrl_inst|cnt_v[6]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; vga_ctrl:vga_ctrl_inst|cnt_v[7] ; vga_ctrl:vga_ctrl_inst|cnt_v[7]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; vga_ctrl:vga_ctrl_inst|cnt_v[8] ; vga_ctrl:vga_ctrl_inst|cnt_v[8]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.713 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_h[1]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.981      ;
; 0.715 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_ctrl:vga_ctrl_inst|cnt_h[3]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.983      ;
; 0.718 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_ctrl:vga_ctrl_inst|cnt_h[2]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.986      ;
; 0.733 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_ctrl:vga_ctrl_inst|cnt_h[4]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.001      ;
; 0.734 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_ctrl:vga_ctrl_inst|cnt_h[0]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.002      ;
; 0.752 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_ctrl:vga_ctrl_inst|cnt_h[6]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.020      ;
; 0.893 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_ctrl:vga_ctrl_inst|cnt_h[5]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.161      ;
; 1.032 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_ctrl:vga_ctrl_inst|cnt_h[1]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.300      ;
; 1.035 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_h[2]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.303      ;
; 1.037 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_ctrl:vga_ctrl_inst|cnt_h[3]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.305      ;
; 1.039 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_ctrl:vga_ctrl_inst|cnt_h[4]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.307      ;
; 1.047 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_ctrl:vga_ctrl_inst|cnt_h[2]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.315      ;
; 1.052 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_ctrl:vga_ctrl_inst|cnt_h[4]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.320      ;
; 1.067 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_ctrl:vga_ctrl_inst|cnt_h[6]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.335      ;
; 1.071 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_ctrl:vga_ctrl_inst|cnt_h[7]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.339      ;
; 1.132 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_h[3]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.400      ;
; 1.152 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_ctrl:vga_ctrl_inst|cnt_v[1]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.420      ;
; 1.154 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_ctrl:vga_ctrl_inst|cnt_v[3]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.422      ;
; 1.154 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_ctrl:vga_ctrl_inst|cnt_v[4]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.422      ;
; 1.154 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_ctrl:vga_ctrl_inst|cnt_h[3]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.422      ;
; 1.157 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_ctrl:vga_ctrl_inst|cnt_v[9]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.425      ;
; 1.157 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_h[4]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.425      ;
; 1.158 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_ctrl:vga_ctrl_inst|cnt_v[2]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.426      ;
; 1.161 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_ctrl:vga_ctrl_inst|cnt_h[6]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.429      ;
; 1.169 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_ctrl:vga_ctrl_inst|cnt_h[4]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.437      ;
; 1.174 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_ctrl:vga_ctrl_inst|cnt_h[7]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.442      ;
; 1.174 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_ctrl:vga_ctrl_inst|cnt_h[6]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.442      ;
; 1.259 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_ctrl:vga_ctrl_inst|cnt_h[7]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.527      ;
; 1.279 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_h[6]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.547      ;
; 1.281 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_ctrl:vga_ctrl_inst|cnt_h[7]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.549      ;
; 1.291 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_ctrl:vga_ctrl_inst|cnt_h[6]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.559      ;
; 1.305 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_ctrl:vga_ctrl_inst|cnt_h[7]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.573      ;
; 1.314 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_ctrl:vga_ctrl_inst|cnt_h[6]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.582      ;
; 1.374 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_ctrl:vga_ctrl_inst|cnt_v[5]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 1.618      ;
; 1.374 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_ctrl:vga_ctrl_inst|cnt_v[8]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 1.618      ;
; 1.376 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_h[7]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.644      ;
; 1.379 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_ctrl:vga_ctrl_inst|cnt_v[7]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 1.623      ;
; 1.379 ; vga_ctrl:vga_ctrl_inst|cnt_v[6] ; vga_ctrl:vga_ctrl_inst|cnt_v[7]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.646      ;
; 1.380 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_ctrl:vga_ctrl_inst|cnt_v[6]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 1.624      ;
; 1.382 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_ctrl:vga_ctrl_inst|cnt_h[7]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.650      ;
; 1.398 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_ctrl:vga_ctrl_inst|cnt_h[7]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.666      ;
; 1.412 ; vga_ctrl:vga_ctrl_inst|cnt_v[5] ; vga_ctrl:vga_ctrl_inst|cnt_v[6]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.679      ;
; 1.483 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_ctrl:vga_ctrl_inst|cnt_h[5]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.751      ;
; 1.503 ; vga_ctrl:vga_ctrl_inst|cnt_v[5] ; vga_ctrl:vga_ctrl_inst|cnt_v[7]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.770      ;
; 1.542 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_ctrl:vga_ctrl_inst|cnt_h[5]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.810      ;
; 1.613 ; vga_ctrl:vga_ctrl_inst|cnt_v[8] ; vga_ctrl:vga_ctrl_inst|cnt_v[9]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 1.904      ;
; 1.616 ; vga_ctrl:vga_ctrl_inst|cnt_v[7] ; vga_ctrl:vga_ctrl_inst|cnt_v[8]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.883      ;
; 1.627 ; vga_ctrl:vga_ctrl_inst|cnt_v[9] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.879      ;
; 1.628 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_ctrl:vga_ctrl_inst|cnt_h[5]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.896      ;
; 1.630 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_ctrl:vga_ctrl_inst|cnt_h[5]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.898      ;
; 1.633 ; vga_ctrl:vga_ctrl_inst|cnt_v[6] ; vga_ctrl:vga_ctrl_inst|cnt_v[8]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.900      ;
; 1.645 ; vga_ctrl:vga_ctrl_inst|cnt_v[4] ; vga_ctrl:vga_ctrl_inst|cnt_v[5]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 1.889      ;
; 1.695 ; vga_ctrl:vga_ctrl_inst|cnt_v[4] ; vga_ctrl:vga_ctrl_inst|cnt_v[6]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 1.939      ;
; 1.697 ; vga_ctrl:vga_ctrl_inst|cnt_h[8] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.949      ;
; 1.717 ; vga_ctrl:vga_ctrl_inst|cnt_v[7] ; vga_ctrl:vga_ctrl_inst|cnt_v[9]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 2.008      ;
; 1.721 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_h[5]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.989      ;
; 1.725 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_ctrl:vga_ctrl_inst|cnt_h[5]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.993      ;
; 1.729 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_ctrl:vga_ctrl_inst|cnt_h[5]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.997      ;
; 1.734 ; vga_ctrl:vga_ctrl_inst|cnt_v[6] ; vga_ctrl:vga_ctrl_inst|cnt_v[9]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 2.025      ;
; 1.757 ; vga_ctrl:vga_ctrl_inst|cnt_v[5] ; vga_ctrl:vga_ctrl_inst|cnt_v[8]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.024      ;
; 1.766 ; vga_ctrl:vga_ctrl_inst|cnt_v[4] ; vga_ctrl:vga_ctrl_inst|cnt_v[7]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 2.010      ;
; 1.768 ; vga_ctrl:vga_ctrl_inst|cnt_v[3] ; vga_ctrl:vga_ctrl_inst|cnt_v[5]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 2.012      ;
; 1.772 ; vga_ctrl:vga_ctrl_inst|cnt_v[2] ; vga_ctrl:vga_ctrl_inst|cnt_v[5]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 2.016      ;
; 1.833 ; vga_ctrl:vga_ctrl_inst|cnt_v[2] ; vga_ctrl:vga_ctrl_inst|cnt_v[6]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 2.077      ;
; 1.858 ; vga_ctrl:vga_ctrl_inst|cnt_v[5] ; vga_ctrl:vga_ctrl_inst|cnt_v[9]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 2.149      ;
; 1.858 ; vga_ctrl:vga_ctrl_inst|cnt_v[3] ; vga_ctrl:vga_ctrl_inst|cnt_v[6]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 2.102      ;
; 1.860 ; vga_ctrl:vga_ctrl_inst|cnt_h[9] ; vga_ctrl:vga_ctrl_inst|cnt_h[5]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 2.111      ;
; 1.867 ; vga_ctrl:vga_ctrl_inst|cnt_v[1] ; vga_ctrl:vga_ctrl_inst|cnt_v[5]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 2.111      ;
; 1.869 ; vga_ctrl:vga_ctrl_inst|cnt_h[9] ; vga_ctrl:vga_ctrl_inst|cnt_h[9]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.137      ;
; 1.889 ; vga_ctrl:vga_ctrl_inst|cnt_v[3] ; vga_ctrl:vga_ctrl_inst|cnt_v[7]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 2.133      ;
; 1.893 ; vga_ctrl:vga_ctrl_inst|cnt_v[2] ; vga_ctrl:vga_ctrl_inst|cnt_v[7]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 2.137      ;
; 1.901 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.170      ;
; 1.923 ; vga_ctrl:vga_ctrl_inst|cnt_v[8] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.198      ;
; 1.924 ; vga_ctrl:vga_ctrl_inst|cnt_v[1] ; vga_ctrl:vga_ctrl_inst|cnt_v[6]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 2.168      ;
; 1.929 ; vga_ctrl:vga_ctrl_inst|cnt_v[5] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.204      ;
; 1.930 ; vga_ctrl:vga_ctrl_inst|cnt_v[1] ; vga_ctrl:vga_ctrl_inst|cnt_v[0]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.198      ;
; 1.933 ; vga_ctrl:vga_ctrl_inst|cnt_v[1] ; vga_ctrl:vga_ctrl_inst|cnt_v[3]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.201      ;
; 1.933 ; vga_ctrl:vga_ctrl_inst|cnt_v[1] ; vga_ctrl:vga_ctrl_inst|cnt_v[4]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.201      ;
; 1.936 ; vga_ctrl:vga_ctrl_inst|cnt_v[1] ; vga_ctrl:vga_ctrl_inst|cnt_v[9]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.204      ;
; 1.937 ; vga_ctrl:vga_ctrl_inst|cnt_v[1] ; vga_ctrl:vga_ctrl_inst|cnt_v[2]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.205      ;
; 1.942 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.211      ;
; 1.966 ; vga_ctrl:vga_ctrl_inst|cnt_v[4] ; vga_ctrl:vga_ctrl_inst|cnt_v[0]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.234      ;
; 1.967 ; vga_ctrl:vga_ctrl_inst|cnt_v[4] ; vga_ctrl:vga_ctrl_inst|cnt_v[1]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.235      ;
; 1.969 ; vga_ctrl:vga_ctrl_inst|cnt_v[4] ; vga_ctrl:vga_ctrl_inst|cnt_v[3]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.237      ;
; 1.970 ; vga_ctrl:vga_ctrl_inst|cnt_h[9] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 2.222      ;
; 1.972 ; vga_ctrl:vga_ctrl_inst|cnt_v[4] ; vga_ctrl:vga_ctrl_inst|cnt_v[9]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.240      ;
; 1.973 ; vga_ctrl:vga_ctrl_inst|cnt_v[4] ; vga_ctrl:vga_ctrl_inst|cnt_v[2]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.241      ;
; 1.988 ; vga_ctrl:vga_ctrl_inst|cnt_v[1] ; vga_ctrl:vga_ctrl_inst|cnt_v[7]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 2.232      ;
; 1.998 ; vga_ctrl:vga_ctrl_inst|cnt_v[1] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 2.250      ;
; 2.040 ; vga_ctrl:vga_ctrl_inst|cnt_v[4] ; vga_ctrl:vga_ctrl_inst|cnt_v[8]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 2.284      ;
+-------+---------------------------------+-----------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.525 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.186 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                  ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; sys_clk                                                  ; 9.594  ; 0.000         ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.795 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                      ;
+--------+---------------------------------+-----------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                           ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+-----------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 30.525 ; vga_ctrl:vga_ctrl_inst|cnt_v[3] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 9.418      ;
; 30.590 ; vga_ctrl:vga_ctrl_inst|cnt_v[1] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 9.353      ;
; 30.654 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 9.289      ;
; 30.836 ; vga_ctrl:vga_ctrl_inst|cnt_v[4] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 9.107      ;
; 30.988 ; vga_ctrl:vga_ctrl_inst|cnt_v[7] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.032     ; 8.967      ;
; 31.002 ; vga_ctrl:vga_ctrl_inst|cnt_v[2] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 8.941      ;
; 31.184 ; vga_ctrl:vga_ctrl_inst|cnt_v[5] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.032     ; 8.771      ;
; 31.201 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 8.751      ;
; 31.242 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 8.710      ;
; 31.271 ; vga_ctrl:vga_ctrl_inst|cnt_v[9] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 8.672      ;
; 31.285 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 8.667      ;
; 31.307 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 8.645      ;
; 31.322 ; vga_ctrl:vga_ctrl_inst|cnt_h[8] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 8.621      ;
; 31.346 ; vga_ctrl:vga_ctrl_inst|cnt_v[6] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.032     ; 8.609      ;
; 31.368 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 8.584      ;
; 31.431 ; vga_ctrl:vga_ctrl_inst|cnt_v[8] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.032     ; 8.524      ;
; 31.436 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 8.516      ;
; 31.443 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 8.509      ;
; 31.491 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 8.461      ;
; 31.765 ; vga_ctrl:vga_ctrl_inst|cnt_h[9] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 8.178      ;
; 37.389 ; vga_ctrl:vga_ctrl_inst|cnt_h[8] ; vga_ctrl:vga_ctrl_inst|cnt_v[6]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.048     ; 2.550      ;
; 37.389 ; vga_ctrl:vga_ctrl_inst|cnt_h[8] ; vga_ctrl:vga_ctrl_inst|cnt_v[7]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.048     ; 2.550      ;
; 37.394 ; vga_ctrl:vga_ctrl_inst|cnt_h[8] ; vga_ctrl:vga_ctrl_inst|cnt_v[5]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.048     ; 2.545      ;
; 37.395 ; vga_ctrl:vga_ctrl_inst|cnt_h[8] ; vga_ctrl:vga_ctrl_inst|cnt_v[8]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.048     ; 2.544      ;
; 37.510 ; vga_ctrl:vga_ctrl_inst|cnt_h[8] ; vga_ctrl:vga_ctrl_inst|cnt_v[2]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 2.440      ;
; 37.511 ; vga_ctrl:vga_ctrl_inst|cnt_h[8] ; vga_ctrl:vga_ctrl_inst|cnt_v[9]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 2.439      ;
; 37.513 ; vga_ctrl:vga_ctrl_inst|cnt_h[8] ; vga_ctrl:vga_ctrl_inst|cnt_v[3]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 2.437      ;
; 37.513 ; vga_ctrl:vga_ctrl_inst|cnt_h[8] ; vga_ctrl:vga_ctrl_inst|cnt_v[4]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 2.437      ;
; 37.515 ; vga_ctrl:vga_ctrl_inst|cnt_h[8] ; vga_ctrl:vga_ctrl_inst|cnt_v[1]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 2.435      ;
; 37.516 ; vga_ctrl:vga_ctrl_inst|cnt_h[8] ; vga_ctrl:vga_ctrl_inst|cnt_v[0]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 2.434      ;
; 37.536 ; vga_ctrl:vga_ctrl_inst|cnt_h[9] ; vga_ctrl:vga_ctrl_inst|cnt_v[6]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.048     ; 2.403      ;
; 37.536 ; vga_ctrl:vga_ctrl_inst|cnt_h[9] ; vga_ctrl:vga_ctrl_inst|cnt_v[7]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.048     ; 2.403      ;
; 37.541 ; vga_ctrl:vga_ctrl_inst|cnt_h[9] ; vga_ctrl:vga_ctrl_inst|cnt_v[5]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.048     ; 2.398      ;
; 37.542 ; vga_ctrl:vga_ctrl_inst|cnt_h[9] ; vga_ctrl:vga_ctrl_inst|cnt_v[8]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.048     ; 2.397      ;
; 37.589 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_ctrl:vga_ctrl_inst|cnt_v[6]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 2.359      ;
; 37.589 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_ctrl:vga_ctrl_inst|cnt_v[7]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 2.359      ;
; 37.594 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_ctrl:vga_ctrl_inst|cnt_v[5]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 2.354      ;
; 37.595 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_ctrl:vga_ctrl_inst|cnt_v[8]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 2.353      ;
; 37.625 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_v[6]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 2.323      ;
; 37.625 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_v[7]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 2.323      ;
; 37.627 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_ctrl:vga_ctrl_inst|cnt_v[6]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 2.321      ;
; 37.627 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_ctrl:vga_ctrl_inst|cnt_v[7]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 2.321      ;
; 37.630 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_v[5]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 2.318      ;
; 37.631 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_v[8]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 2.317      ;
; 37.632 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_ctrl:vga_ctrl_inst|cnt_v[5]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 2.316      ;
; 37.633 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_ctrl:vga_ctrl_inst|cnt_v[8]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 2.315      ;
; 37.651 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_ctrl:vga_ctrl_inst|cnt_v[6]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 2.297      ;
; 37.652 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_ctrl:vga_ctrl_inst|cnt_v[7]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 2.296      ;
; 37.657 ; vga_ctrl:vga_ctrl_inst|cnt_h[9] ; vga_ctrl:vga_ctrl_inst|cnt_v[2]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 2.293      ;
; 37.657 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_ctrl:vga_ctrl_inst|cnt_v[5]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 2.291      ;
; 37.658 ; vga_ctrl:vga_ctrl_inst|cnt_h[9] ; vga_ctrl:vga_ctrl_inst|cnt_v[9]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 2.292      ;
; 37.658 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_ctrl:vga_ctrl_inst|cnt_v[8]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 2.290      ;
; 37.660 ; vga_ctrl:vga_ctrl_inst|cnt_h[9] ; vga_ctrl:vga_ctrl_inst|cnt_v[3]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 2.290      ;
; 37.660 ; vga_ctrl:vga_ctrl_inst|cnt_h[9] ; vga_ctrl:vga_ctrl_inst|cnt_v[4]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 2.290      ;
; 37.662 ; vga_ctrl:vga_ctrl_inst|cnt_h[9] ; vga_ctrl:vga_ctrl_inst|cnt_v[1]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 2.288      ;
; 37.663 ; vga_ctrl:vga_ctrl_inst|cnt_h[9] ; vga_ctrl:vga_ctrl_inst|cnt_v[0]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 2.287      ;
; 37.690 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_ctrl:vga_ctrl_inst|cnt_v[6]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 2.258      ;
; 37.690 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_ctrl:vga_ctrl_inst|cnt_v[7]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 2.258      ;
; 37.695 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_ctrl:vga_ctrl_inst|cnt_v[5]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 2.253      ;
; 37.696 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_ctrl:vga_ctrl_inst|cnt_v[8]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 2.252      ;
; 37.710 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_ctrl:vga_ctrl_inst|cnt_v[2]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.028     ; 2.249      ;
; 37.711 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_ctrl:vga_ctrl_inst|cnt_v[9]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.028     ; 2.248      ;
; 37.713 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_ctrl:vga_ctrl_inst|cnt_v[3]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.028     ; 2.246      ;
; 37.713 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_ctrl:vga_ctrl_inst|cnt_v[4]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.028     ; 2.246      ;
; 37.715 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_ctrl:vga_ctrl_inst|cnt_v[1]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.028     ; 2.244      ;
; 37.716 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_ctrl:vga_ctrl_inst|cnt_v[0]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.028     ; 2.243      ;
; 37.736 ; vga_ctrl:vga_ctrl_inst|cnt_h[8] ; vga_ctrl:vga_ctrl_inst|cnt_h[9]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 2.214      ;
; 37.746 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_v[2]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.028     ; 2.213      ;
; 37.747 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_v[9]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.028     ; 2.212      ;
; 37.748 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_ctrl:vga_ctrl_inst|cnt_v[2]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.028     ; 2.211      ;
; 37.749 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_v[3]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.028     ; 2.210      ;
; 37.749 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_v[4]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.028     ; 2.210      ;
; 37.749 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_ctrl:vga_ctrl_inst|cnt_v[9]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.028     ; 2.210      ;
; 37.751 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_v[1]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.028     ; 2.208      ;
; 37.751 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_ctrl:vga_ctrl_inst|cnt_v[3]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.028     ; 2.208      ;
; 37.751 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_ctrl:vga_ctrl_inst|cnt_v[4]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.028     ; 2.208      ;
; 37.752 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_v[0]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.028     ; 2.207      ;
; 37.753 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_ctrl:vga_ctrl_inst|cnt_v[1]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.028     ; 2.206      ;
; 37.754 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_ctrl:vga_ctrl_inst|cnt_v[0]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.028     ; 2.205      ;
; 37.762 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_ctrl:vga_ctrl_inst|cnt_v[6]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 2.186      ;
; 37.762 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_ctrl:vga_ctrl_inst|cnt_v[7]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 2.186      ;
; 37.765 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_ctrl:vga_ctrl_inst|cnt_v[6]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 2.183      ;
; 37.765 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_ctrl:vga_ctrl_inst|cnt_v[7]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 2.183      ;
; 37.767 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_ctrl:vga_ctrl_inst|cnt_v[5]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 2.181      ;
; 37.768 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_ctrl:vga_ctrl_inst|cnt_v[8]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 2.180      ;
; 37.770 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_ctrl:vga_ctrl_inst|cnt_v[5]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 2.178      ;
; 37.771 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_ctrl:vga_ctrl_inst|cnt_v[8]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 2.177      ;
; 37.788 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_ctrl:vga_ctrl_inst|cnt_v[2]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.028     ; 2.171      ;
; 37.788 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_ctrl:vga_ctrl_inst|cnt_v[9]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.028     ; 2.171      ;
; 37.790 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_ctrl:vga_ctrl_inst|cnt_v[3]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.028     ; 2.169      ;
; 37.791 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_ctrl:vga_ctrl_inst|cnt_v[4]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.028     ; 2.168      ;
; 37.792 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_ctrl:vga_ctrl_inst|cnt_v[1]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.028     ; 2.167      ;
; 37.794 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_ctrl:vga_ctrl_inst|cnt_v[0]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.028     ; 2.165      ;
; 37.811 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_ctrl:vga_ctrl_inst|cnt_v[2]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.028     ; 2.148      ;
; 37.812 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_ctrl:vga_ctrl_inst|cnt_v[9]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.028     ; 2.147      ;
; 37.814 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_ctrl:vga_ctrl_inst|cnt_v[3]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.028     ; 2.145      ;
; 37.814 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_ctrl:vga_ctrl_inst|cnt_v[4]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.028     ; 2.145      ;
; 37.816 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_ctrl:vga_ctrl_inst|cnt_v[1]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.028     ; 2.143      ;
; 37.817 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_ctrl:vga_ctrl_inst|cnt_v[0]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.028     ; 2.142      ;
; 37.848 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_ctrl:vga_ctrl_inst|cnt_h[8]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.028     ; 2.111      ;
+--------+---------------------------------+-----------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                      ;
+-------+---------------------------------+-----------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                           ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+-----------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.186 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_ctrl:vga_ctrl_inst|cnt_v[0]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga_ctrl:vga_ctrl_inst|cnt_v[1] ; vga_ctrl:vga_ctrl_inst|cnt_v[1]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga_ctrl:vga_ctrl_inst|cnt_v[2] ; vga_ctrl:vga_ctrl_inst|cnt_v[2]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga_ctrl:vga_ctrl_inst|cnt_v[3] ; vga_ctrl:vga_ctrl_inst|cnt_v[3]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga_ctrl:vga_ctrl_inst|cnt_v[4] ; vga_ctrl:vga_ctrl_inst|cnt_v[4]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga_ctrl:vga_ctrl_inst|cnt_v[9] ; vga_ctrl:vga_ctrl_inst|cnt_v[9]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; vga_ctrl:vga_ctrl_inst|cnt_v[5] ; vga_ctrl:vga_ctrl_inst|cnt_v[5]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_ctrl:vga_ctrl_inst|cnt_v[6] ; vga_ctrl:vga_ctrl_inst|cnt_v[6]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_ctrl:vga_ctrl_inst|cnt_v[7] ; vga_ctrl:vga_ctrl_inst|cnt_v[7]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_ctrl:vga_ctrl_inst|cnt_v[8] ; vga_ctrl:vga_ctrl_inst|cnt_v[8]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.309 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_h[1]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.429      ;
; 0.310 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_ctrl:vga_ctrl_inst|cnt_h[3]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.430      ;
; 0.311 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_ctrl:vga_ctrl_inst|cnt_h[2]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.431      ;
; 0.318 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_ctrl:vga_ctrl_inst|cnt_h[0]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.438      ;
; 0.319 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_ctrl:vga_ctrl_inst|cnt_h[4]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.439      ;
; 0.331 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_ctrl:vga_ctrl_inst|cnt_h[6]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.451      ;
; 0.388 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_ctrl:vga_ctrl_inst|cnt_h[5]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.508      ;
; 0.458 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_h[2]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.578      ;
; 0.459 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_ctrl:vga_ctrl_inst|cnt_h[4]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.579      ;
; 0.467 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_ctrl:vga_ctrl_inst|cnt_h[1]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.587      ;
; 0.469 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_ctrl:vga_ctrl_inst|cnt_h[3]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.589      ;
; 0.470 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_ctrl:vga_ctrl_inst|cnt_h[2]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.590      ;
; 0.472 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_ctrl:vga_ctrl_inst|cnt_h[4]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.592      ;
; 0.480 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_ctrl:vga_ctrl_inst|cnt_h[6]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.600      ;
; 0.489 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_ctrl:vga_ctrl_inst|cnt_h[7]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.609      ;
; 0.521 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_h[3]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.641      ;
; 0.524 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_h[4]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.644      ;
; 0.525 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_ctrl:vga_ctrl_inst|cnt_h[6]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.645      ;
; 0.533 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_ctrl:vga_ctrl_inst|cnt_h[3]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.653      ;
; 0.536 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_ctrl:vga_ctrl_inst|cnt_h[4]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.656      ;
; 0.538 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_ctrl:vga_ctrl_inst|cnt_h[6]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.658      ;
; 0.540 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_ctrl:vga_ctrl_inst|cnt_v[1]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.661      ;
; 0.542 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_ctrl:vga_ctrl_inst|cnt_v[4]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.663      ;
; 0.543 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_ctrl:vga_ctrl_inst|cnt_v[3]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.664      ;
; 0.543 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_ctrl:vga_ctrl_inst|cnt_h[7]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.663      ;
; 0.545 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_ctrl:vga_ctrl_inst|cnt_v[2]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.666      ;
; 0.545 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_ctrl:vga_ctrl_inst|cnt_v[9]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.666      ;
; 0.583 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_ctrl:vga_ctrl_inst|cnt_h[6]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.703      ;
; 0.585 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_ctrl:vga_ctrl_inst|cnt_h[7]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.705      ;
; 0.588 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_ctrl:vga_ctrl_inst|cnt_h[7]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.708      ;
; 0.590 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_h[6]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.710      ;
; 0.601 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_ctrl:vga_ctrl_inst|cnt_h[7]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.721      ;
; 0.602 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_ctrl:vga_ctrl_inst|cnt_h[6]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.722      ;
; 0.620 ; vga_ctrl:vga_ctrl_inst|cnt_v[5] ; vga_ctrl:vga_ctrl_inst|cnt_v[6]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.740      ;
; 0.622 ; vga_ctrl:vga_ctrl_inst|cnt_v[6] ; vga_ctrl:vga_ctrl_inst|cnt_v[7]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.742      ;
; 0.641 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_ctrl:vga_ctrl_inst|cnt_h[5]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.761      ;
; 0.646 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_ctrl:vga_ctrl_inst|cnt_h[7]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.766      ;
; 0.653 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_h[7]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.773      ;
; 0.665 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_ctrl:vga_ctrl_inst|cnt_h[7]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.785      ;
; 0.668 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_ctrl:vga_ctrl_inst|cnt_v[8]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.025      ; 0.777      ;
; 0.669 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_ctrl:vga_ctrl_inst|cnt_v[5]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.025      ; 0.778      ;
; 0.673 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_ctrl:vga_ctrl_inst|cnt_v[7]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.025      ; 0.782      ;
; 0.674 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_ctrl:vga_ctrl_inst|cnt_v[6]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.025      ; 0.783      ;
; 0.683 ; vga_ctrl:vga_ctrl_inst|cnt_v[5] ; vga_ctrl:vga_ctrl_inst|cnt_v[7]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.803      ;
; 0.699 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_ctrl:vga_ctrl_inst|cnt_h[5]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.819      ;
; 0.704 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_ctrl:vga_ctrl_inst|cnt_h[5]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.824      ;
; 0.709 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_ctrl:vga_ctrl_inst|cnt_h[5]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.829      ;
; 0.721 ; vga_ctrl:vga_ctrl_inst|cnt_v[9] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.029      ; 0.834      ;
; 0.727 ; vga_ctrl:vga_ctrl_inst|cnt_v[7] ; vga_ctrl:vga_ctrl_inst|cnt_v[8]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.847      ;
; 0.738 ; vga_ctrl:vga_ctrl_inst|cnt_v[8] ; vga_ctrl:vga_ctrl_inst|cnt_v[9]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.870      ;
; 0.741 ; vga_ctrl:vga_ctrl_inst|cnt_v[6] ; vga_ctrl:vga_ctrl_inst|cnt_v[8]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.861      ;
; 0.742 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_h[5]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.862      ;
; 0.743 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_ctrl:vga_ctrl_inst|cnt_h[5]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.863      ;
; 0.746 ; vga_ctrl:vga_ctrl_inst|cnt_v[4] ; vga_ctrl:vga_ctrl_inst|cnt_v[5]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.025      ; 0.855      ;
; 0.748 ; vga_ctrl:vga_ctrl_inst|cnt_v[4] ; vga_ctrl:vga_ctrl_inst|cnt_v[6]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.025      ; 0.857      ;
; 0.750 ; vga_ctrl:vga_ctrl_inst|cnt_h[8] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.029      ; 0.863      ;
; 0.788 ; vga_ctrl:vga_ctrl_inst|cnt_v[7] ; vga_ctrl:vga_ctrl_inst|cnt_v[9]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.920      ;
; 0.795 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_ctrl:vga_ctrl_inst|cnt_h[5]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.915      ;
; 0.802 ; vga_ctrl:vga_ctrl_inst|cnt_v[5] ; vga_ctrl:vga_ctrl_inst|cnt_v[8]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.922      ;
; 0.802 ; vga_ctrl:vga_ctrl_inst|cnt_v[6] ; vga_ctrl:vga_ctrl_inst|cnt_v[9]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.934      ;
; 0.811 ; vga_ctrl:vga_ctrl_inst|cnt_v[4] ; vga_ctrl:vga_ctrl_inst|cnt_v[7]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.025      ; 0.920      ;
; 0.814 ; vga_ctrl:vga_ctrl_inst|cnt_v[3] ; vga_ctrl:vga_ctrl_inst|cnt_v[5]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.025      ; 0.923      ;
; 0.816 ; vga_ctrl:vga_ctrl_inst|cnt_v[3] ; vga_ctrl:vga_ctrl_inst|cnt_v[6]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.025      ; 0.925      ;
; 0.818 ; vga_ctrl:vga_ctrl_inst|cnt_v[2] ; vga_ctrl:vga_ctrl_inst|cnt_v[5]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.025      ; 0.927      ;
; 0.820 ; vga_ctrl:vga_ctrl_inst|cnt_v[2] ; vga_ctrl:vga_ctrl_inst|cnt_v[6]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.025      ; 0.929      ;
; 0.822 ; vga_ctrl:vga_ctrl_inst|cnt_h[9] ; vga_ctrl:vga_ctrl_inst|cnt_h[5]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.028      ; 0.934      ;
; 0.852 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.973      ;
; 0.856 ; vga_ctrl:vga_ctrl_inst|cnt_v[5] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.980      ;
; 0.858 ; vga_ctrl:vga_ctrl_inst|cnt_h[9] ; vga_ctrl:vga_ctrl_inst|cnt_h[9]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.979      ;
; 0.863 ; vga_ctrl:vga_ctrl_inst|cnt_v[5] ; vga_ctrl:vga_ctrl_inst|cnt_v[9]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.995      ;
; 0.868 ; vga_ctrl:vga_ctrl_inst|cnt_v[1] ; vga_ctrl:vga_ctrl_inst|cnt_v[5]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.025      ; 0.977      ;
; 0.870 ; vga_ctrl:vga_ctrl_inst|cnt_v[1] ; vga_ctrl:vga_ctrl_inst|cnt_v[6]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.025      ; 0.979      ;
; 0.875 ; vga_ctrl:vga_ctrl_inst|cnt_v[1] ; vga_ctrl:vga_ctrl_inst|cnt_v[0]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.996      ;
; 0.877 ; vga_ctrl:vga_ctrl_inst|cnt_v[1] ; vga_ctrl:vga_ctrl_inst|cnt_v[4]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.998      ;
; 0.878 ; vga_ctrl:vga_ctrl_inst|cnt_v[1] ; vga_ctrl:vga_ctrl_inst|cnt_v[3]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.999      ;
; 0.879 ; vga_ctrl:vga_ctrl_inst|cnt_v[3] ; vga_ctrl:vga_ctrl_inst|cnt_v[7]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.025      ; 0.988      ;
; 0.880 ; vga_ctrl:vga_ctrl_inst|cnt_v[1] ; vga_ctrl:vga_ctrl_inst|cnt_v[2]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.001      ;
; 0.880 ; vga_ctrl:vga_ctrl_inst|cnt_v[1] ; vga_ctrl:vga_ctrl_inst|cnt_v[9]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.001      ;
; 0.883 ; vga_ctrl:vga_ctrl_inst|cnt_v[2] ; vga_ctrl:vga_ctrl_inst|cnt_v[7]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.025      ; 0.992      ;
; 0.884 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.005      ;
; 0.892 ; vga_ctrl:vga_ctrl_inst|cnt_v[1] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.029      ; 1.005      ;
; 0.892 ; vga_ctrl:vga_ctrl_inst|cnt_h[9] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.029      ; 1.005      ;
; 0.909 ; vga_ctrl:vga_ctrl_inst|cnt_v[4] ; vga_ctrl:vga_ctrl_inst|cnt_v[0]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.030      ;
; 0.909 ; vga_ctrl:vga_ctrl_inst|cnt_v[4] ; vga_ctrl:vga_ctrl_inst|cnt_v[1]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.030      ;
; 0.912 ; vga_ctrl:vga_ctrl_inst|cnt_v[4] ; vga_ctrl:vga_ctrl_inst|cnt_v[3]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.033      ;
; 0.914 ; vga_ctrl:vga_ctrl_inst|cnt_v[4] ; vga_ctrl:vga_ctrl_inst|cnt_v[2]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.035      ;
; 0.914 ; vga_ctrl:vga_ctrl_inst|cnt_v[4] ; vga_ctrl:vga_ctrl_inst|cnt_v[9]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.035      ;
; 0.921 ; vga_ctrl:vga_ctrl_inst|cnt_v[8] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.045      ;
; 0.930 ; vga_ctrl:vga_ctrl_inst|cnt_v[4] ; vga_ctrl:vga_ctrl_inst|cnt_v[8]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.025      ; 1.039      ;
; 0.933 ; vga_ctrl:vga_ctrl_inst|cnt_v[1] ; vga_ctrl:vga_ctrl_inst|cnt_v[7]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.025      ; 1.042      ;
+-------+---------------------------------+-----------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                   ;
+-----------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                     ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                          ; 19.224 ; 0.186 ; N/A      ; N/A     ; 9.594               ;
;  clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.224 ; 0.186 ; N/A      ; N/A     ; 19.716              ;
;  sys_clk                                                  ; N/A    ; N/A   ; N/A      ; N/A     ; 9.594               ;
; Design-wide TNS                                           ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  sys_clk                                                  ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
+-----------------------------------------------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; hsync         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vsync         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[7]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[8]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[9]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[10]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[11]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[12]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[13]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[14]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[15]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; sys_rst_n               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sys_clk                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; hsync         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; vsync         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; rgb[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; rgb[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; rgb[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; rgb[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; rgb[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; rgb[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; rgb[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; rgb[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; rgb[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; rgb[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; rgb[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; rgb[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; rgb[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; rgb[13]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; rgb[14]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; rgb[15]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; hsync         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; vsync         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; rgb[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; rgb[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; rgb[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; rgb[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; rgb[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; rgb[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; rgb[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; rgb[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; rgb[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; rgb[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; rgb[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; rgb[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; rgb[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; rgb[13]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; rgb[14]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; rgb[15]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; hsync         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; vsync         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; rgb[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; rgb[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; rgb[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; rgb[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; rgb[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; rgb[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; rgb[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; rgb[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; rgb[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; rgb[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; rgb[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; rgb[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; rgb[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; rgb[13]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; rgb[14]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; rgb[15]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                 ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                               ; To Clock                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 187333   ; 0        ; 0        ; 0        ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                  ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                               ; To Clock                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 187333   ; 0        ; 0        ; 0        ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 22    ; 22   ;
; Unconstrained Output Ports      ; 11    ; 11   ;
; Unconstrained Output Port Paths ; 167   ; 167  ;
+---------------------------------+-------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                          ;
+----------------------------------------------------------+----------------------------------------------------------+-----------+-------------+
; Target                                                   ; Clock                                                    ; Type      ; Status      ;
+----------------------------------------------------------+----------------------------------------------------------+-----------+-------------+
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; sys_clk                                                  ; sys_clk                                                  ; Base      ; Constrained ;
+----------------------------------------------------------+----------------------------------------------------------+-----------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; sys_rst_n  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; hsync       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rgb[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rgb[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rgb[9]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rgb[10]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rgb[11]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rgb[12]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rgb[13]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rgb[14]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rgb[15]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vsync       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; sys_rst_n  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; hsync       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rgb[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rgb[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rgb[9]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rgb[10]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rgb[11]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rgb[12]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rgb[13]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rgb[14]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rgb[15]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vsync       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition
    Info: Processing started: Mon Nov 25 23:40:40 2024
Info: Command: quartus_sta vga_colorbar -c vga_colorbar
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 14 of the 14 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'vga_colorbar.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name sys_clk sys_clk
    Info (332110): create_generated_clock -source {clk_gen_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]} {clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 19.224
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    19.224               0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.452
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.452               0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.934
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.934               0.000 sys_clk 
    Info (332119):    19.718               0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 20.373
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    20.373               0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.401
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.401               0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.943
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.943               0.000 sys_clk 
    Info (332119):    19.716               0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 30.525
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    30.525               0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.186
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.186               0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.594
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.594               0.000 sys_clk 
    Info (332119):    19.795               0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 4890 megabytes
    Info: Processing ended: Mon Nov 25 23:40:41 2024
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


