
Angle_PWM_Detection.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         000001a6  00800100  000033ae  00003442  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000033ae  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000024  008002a6  008002a6  000035e8  2**0
                  ALLOC
  3 .stab         000026a0  00000000  00000000  000035e8  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      000018ec  00000000  00000000  00005c88  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 00000180  00000000  00000000  00007574  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 000001d8  00000000  00000000  000076f4  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00002114  00000000  00000000  000078cc  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 0000121a  00000000  00000000  000099e0  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00001165  00000000  00000000  0000abfa  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  000001a0  00000000  00000000  0000bd60  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    000002f8  00000000  00000000  0000bf00  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    000009a2  00000000  00000000  0000c1f8  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000050  00000000  00000000  0000cb9a  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 46 00 	jmp	0x8c	; 0x8c <__ctors_end>
       4:	0c 94 be 0b 	jmp	0x177c	; 0x177c <__vector_1>
       8:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
       c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      10:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      14:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      18:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      1c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      20:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      24:	0c 94 9e 0c 	jmp	0x193c	; 0x193c <__vector_9>
      28:	0c 94 d7 0c 	jmp	0x19ae	; 0x19ae <__vector_10>
      2c:	0c 94 ee 09 	jmp	0x13dc	; 0x13dc <__vector_11>
      30:	0c 94 10 0d 	jmp	0x1a20	; 0x1a20 <__vector_12>
      34:	0c 94 49 0d 	jmp	0x1a92	; 0x1a92 <__vector_13>
      38:	0c 94 bb 0d 	jmp	0x1b76	; 0x1b76 <__vector_14>
      3c:	0c 94 2c 0c 	jmp	0x1858	; 0x1858 <__vector_15>
      40:	0c 94 65 0c 	jmp	0x18ca	; 0x18ca <__vector_16>
      44:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      48:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      4c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      50:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      54:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      58:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      5c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      60:	0c 94 82 0d 	jmp	0x1b04	; 0x1b04 <__vector_24>
      64:	0c 94 27 0a 	jmp	0x144e	; 0x144e <__vector_25>
      68:	0c 94 f4 0d 	jmp	0x1be8	; 0x1be8 <__vector_26>
      6c:	0c 94 2d 0e 	jmp	0x1c5a	; 0x1c5a <__vector_27>
      70:	0c 94 66 0e 	jmp	0x1ccc	; 0x1ccc <__vector_28>
      74:	0c 94 9f 0e 	jmp	0x1d3e	; 0x1d3e <__vector_29>
      78:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      7c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      80:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      84:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      88:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>

0000008c <__ctors_end>:
      8c:	11 24       	eor	r1, r1
      8e:	1f be       	out	0x3f, r1	; 63
      90:	cf ef       	ldi	r28, 0xFF	; 255
      92:	d0 e1       	ldi	r29, 0x10	; 16
      94:	de bf       	out	0x3e, r29	; 62
      96:	cd bf       	out	0x3d, r28	; 61

00000098 <__do_copy_data>:
      98:	12 e0       	ldi	r17, 0x02	; 2
      9a:	a0 e0       	ldi	r26, 0x00	; 0
      9c:	b1 e0       	ldi	r27, 0x01	; 1
      9e:	ee ea       	ldi	r30, 0xAE	; 174
      a0:	f3 e3       	ldi	r31, 0x33	; 51
      a2:	00 e0       	ldi	r16, 0x00	; 0
      a4:	0b bf       	out	0x3b, r16	; 59
      a6:	02 c0       	rjmp	.+4      	; 0xac <__do_copy_data+0x14>
      a8:	07 90       	elpm	r0, Z+
      aa:	0d 92       	st	X+, r0
      ac:	a6 3a       	cpi	r26, 0xA6	; 166
      ae:	b1 07       	cpc	r27, r17
      b0:	d9 f7       	brne	.-10     	; 0xa8 <__do_copy_data+0x10>

000000b2 <__do_clear_bss>:
      b2:	12 e0       	ldi	r17, 0x02	; 2
      b4:	a6 ea       	ldi	r26, 0xA6	; 166
      b6:	b2 e0       	ldi	r27, 0x02	; 2
      b8:	01 c0       	rjmp	.+2      	; 0xbc <.do_clear_bss_start>

000000ba <.do_clear_bss_loop>:
      ba:	1d 92       	st	X+, r1

000000bc <.do_clear_bss_start>:
      bc:	aa 3c       	cpi	r26, 0xCA	; 202
      be:	b1 07       	cpc	r27, r17
      c0:	e1 f7       	brne	.-8      	; 0xba <.do_clear_bss_loop>
      c2:	0e 94 82 09 	call	0x1304	; 0x1304 <main>
      c6:	0c 94 d5 19 	jmp	0x33aa	; 0x33aa <_exit>

000000ca <__bad_interrupt>:
      ca:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000ce <__fixunssfsi>:
      ce:	ef 92       	push	r14
      d0:	ff 92       	push	r15
      d2:	0f 93       	push	r16
      d4:	1f 93       	push	r17
      d6:	7b 01       	movw	r14, r22
      d8:	8c 01       	movw	r16, r24
      da:	20 e0       	ldi	r18, 0x00	; 0
      dc:	30 e0       	ldi	r19, 0x00	; 0
      de:	40 e0       	ldi	r20, 0x00	; 0
      e0:	5f e4       	ldi	r21, 0x4F	; 79
      e2:	0e 94 e3 03 	call	0x7c6	; 0x7c6 <__gesf2>
      e6:	88 23       	and	r24, r24
      e8:	8c f0       	brlt	.+34     	; 0x10c <__fixunssfsi+0x3e>
      ea:	c8 01       	movw	r24, r16
      ec:	b7 01       	movw	r22, r14
      ee:	20 e0       	ldi	r18, 0x00	; 0
      f0:	30 e0       	ldi	r19, 0x00	; 0
      f2:	40 e0       	ldi	r20, 0x00	; 0
      f4:	5f e4       	ldi	r21, 0x4F	; 79
      f6:	0e 94 df 01 	call	0x3be	; 0x3be <__subsf3>
      fa:	0e 94 71 04 	call	0x8e2	; 0x8e2 <__fixsfsi>
      fe:	9b 01       	movw	r18, r22
     100:	ac 01       	movw	r20, r24
     102:	20 50       	subi	r18, 0x00	; 0
     104:	30 40       	sbci	r19, 0x00	; 0
     106:	40 40       	sbci	r20, 0x00	; 0
     108:	50 48       	sbci	r21, 0x80	; 128
     10a:	06 c0       	rjmp	.+12     	; 0x118 <__fixunssfsi+0x4a>
     10c:	c8 01       	movw	r24, r16
     10e:	b7 01       	movw	r22, r14
     110:	0e 94 71 04 	call	0x8e2	; 0x8e2 <__fixsfsi>
     114:	9b 01       	movw	r18, r22
     116:	ac 01       	movw	r20, r24
     118:	b9 01       	movw	r22, r18
     11a:	ca 01       	movw	r24, r20
     11c:	1f 91       	pop	r17
     11e:	0f 91       	pop	r16
     120:	ff 90       	pop	r15
     122:	ef 90       	pop	r14
     124:	08 95       	ret

00000126 <_fpadd_parts>:
     126:	a0 e0       	ldi	r26, 0x00	; 0
     128:	b0 e0       	ldi	r27, 0x00	; 0
     12a:	e9 e9       	ldi	r30, 0x99	; 153
     12c:	f0 e0       	ldi	r31, 0x00	; 0
     12e:	0c 94 c7 16 	jmp	0x2d8e	; 0x2d8e <__prologue_saves__>
     132:	dc 01       	movw	r26, r24
     134:	2b 01       	movw	r4, r22
     136:	fa 01       	movw	r30, r20
     138:	9c 91       	ld	r25, X
     13a:	92 30       	cpi	r25, 0x02	; 2
     13c:	08 f4       	brcc	.+2      	; 0x140 <_fpadd_parts+0x1a>
     13e:	39 c1       	rjmp	.+626    	; 0x3b2 <_fpadd_parts+0x28c>
     140:	eb 01       	movw	r28, r22
     142:	88 81       	ld	r24, Y
     144:	82 30       	cpi	r24, 0x02	; 2
     146:	08 f4       	brcc	.+2      	; 0x14a <_fpadd_parts+0x24>
     148:	33 c1       	rjmp	.+614    	; 0x3b0 <_fpadd_parts+0x28a>
     14a:	94 30       	cpi	r25, 0x04	; 4
     14c:	69 f4       	brne	.+26     	; 0x168 <_fpadd_parts+0x42>
     14e:	84 30       	cpi	r24, 0x04	; 4
     150:	09 f0       	breq	.+2      	; 0x154 <_fpadd_parts+0x2e>
     152:	2f c1       	rjmp	.+606    	; 0x3b2 <_fpadd_parts+0x28c>
     154:	11 96       	adiw	r26, 0x01	; 1
     156:	9c 91       	ld	r25, X
     158:	11 97       	sbiw	r26, 0x01	; 1
     15a:	89 81       	ldd	r24, Y+1	; 0x01
     15c:	98 17       	cp	r25, r24
     15e:	09 f4       	brne	.+2      	; 0x162 <_fpadd_parts+0x3c>
     160:	28 c1       	rjmp	.+592    	; 0x3b2 <_fpadd_parts+0x28c>
     162:	a6 e9       	ldi	r26, 0x96	; 150
     164:	b1 e0       	ldi	r27, 0x01	; 1
     166:	25 c1       	rjmp	.+586    	; 0x3b2 <_fpadd_parts+0x28c>
     168:	84 30       	cpi	r24, 0x04	; 4
     16a:	09 f4       	brne	.+2      	; 0x16e <_fpadd_parts+0x48>
     16c:	21 c1       	rjmp	.+578    	; 0x3b0 <_fpadd_parts+0x28a>
     16e:	82 30       	cpi	r24, 0x02	; 2
     170:	a9 f4       	brne	.+42     	; 0x19c <_fpadd_parts+0x76>
     172:	92 30       	cpi	r25, 0x02	; 2
     174:	09 f0       	breq	.+2      	; 0x178 <_fpadd_parts+0x52>
     176:	1d c1       	rjmp	.+570    	; 0x3b2 <_fpadd_parts+0x28c>
     178:	9a 01       	movw	r18, r20
     17a:	ad 01       	movw	r20, r26
     17c:	88 e0       	ldi	r24, 0x08	; 8
     17e:	ea 01       	movw	r28, r20
     180:	09 90       	ld	r0, Y+
     182:	ae 01       	movw	r20, r28
     184:	e9 01       	movw	r28, r18
     186:	09 92       	st	Y+, r0
     188:	9e 01       	movw	r18, r28
     18a:	81 50       	subi	r24, 0x01	; 1
     18c:	c1 f7       	brne	.-16     	; 0x17e <_fpadd_parts+0x58>
     18e:	e2 01       	movw	r28, r4
     190:	89 81       	ldd	r24, Y+1	; 0x01
     192:	11 96       	adiw	r26, 0x01	; 1
     194:	9c 91       	ld	r25, X
     196:	89 23       	and	r24, r25
     198:	81 83       	std	Z+1, r24	; 0x01
     19a:	08 c1       	rjmp	.+528    	; 0x3ac <_fpadd_parts+0x286>
     19c:	92 30       	cpi	r25, 0x02	; 2
     19e:	09 f4       	brne	.+2      	; 0x1a2 <_fpadd_parts+0x7c>
     1a0:	07 c1       	rjmp	.+526    	; 0x3b0 <_fpadd_parts+0x28a>
     1a2:	12 96       	adiw	r26, 0x02	; 2
     1a4:	2d 90       	ld	r2, X+
     1a6:	3c 90       	ld	r3, X
     1a8:	13 97       	sbiw	r26, 0x03	; 3
     1aa:	eb 01       	movw	r28, r22
     1ac:	8a 81       	ldd	r24, Y+2	; 0x02
     1ae:	9b 81       	ldd	r25, Y+3	; 0x03
     1b0:	14 96       	adiw	r26, 0x04	; 4
     1b2:	ad 90       	ld	r10, X+
     1b4:	bd 90       	ld	r11, X+
     1b6:	cd 90       	ld	r12, X+
     1b8:	dc 90       	ld	r13, X
     1ba:	17 97       	sbiw	r26, 0x07	; 7
     1bc:	ec 80       	ldd	r14, Y+4	; 0x04
     1be:	fd 80       	ldd	r15, Y+5	; 0x05
     1c0:	0e 81       	ldd	r16, Y+6	; 0x06
     1c2:	1f 81       	ldd	r17, Y+7	; 0x07
     1c4:	91 01       	movw	r18, r2
     1c6:	28 1b       	sub	r18, r24
     1c8:	39 0b       	sbc	r19, r25
     1ca:	b9 01       	movw	r22, r18
     1cc:	37 ff       	sbrs	r19, 7
     1ce:	04 c0       	rjmp	.+8      	; 0x1d8 <_fpadd_parts+0xb2>
     1d0:	66 27       	eor	r22, r22
     1d2:	77 27       	eor	r23, r23
     1d4:	62 1b       	sub	r22, r18
     1d6:	73 0b       	sbc	r23, r19
     1d8:	60 32       	cpi	r22, 0x20	; 32
     1da:	71 05       	cpc	r23, r1
     1dc:	0c f0       	brlt	.+2      	; 0x1e0 <_fpadd_parts+0xba>
     1de:	61 c0       	rjmp	.+194    	; 0x2a2 <_fpadd_parts+0x17c>
     1e0:	12 16       	cp	r1, r18
     1e2:	13 06       	cpc	r1, r19
     1e4:	6c f5       	brge	.+90     	; 0x240 <_fpadd_parts+0x11a>
     1e6:	37 01       	movw	r6, r14
     1e8:	48 01       	movw	r8, r16
     1ea:	06 2e       	mov	r0, r22
     1ec:	04 c0       	rjmp	.+8      	; 0x1f6 <_fpadd_parts+0xd0>
     1ee:	96 94       	lsr	r9
     1f0:	87 94       	ror	r8
     1f2:	77 94       	ror	r7
     1f4:	67 94       	ror	r6
     1f6:	0a 94       	dec	r0
     1f8:	d2 f7       	brpl	.-12     	; 0x1ee <_fpadd_parts+0xc8>
     1fa:	21 e0       	ldi	r18, 0x01	; 1
     1fc:	30 e0       	ldi	r19, 0x00	; 0
     1fe:	40 e0       	ldi	r20, 0x00	; 0
     200:	50 e0       	ldi	r21, 0x00	; 0
     202:	04 c0       	rjmp	.+8      	; 0x20c <_fpadd_parts+0xe6>
     204:	22 0f       	add	r18, r18
     206:	33 1f       	adc	r19, r19
     208:	44 1f       	adc	r20, r20
     20a:	55 1f       	adc	r21, r21
     20c:	6a 95       	dec	r22
     20e:	d2 f7       	brpl	.-12     	; 0x204 <_fpadd_parts+0xde>
     210:	21 50       	subi	r18, 0x01	; 1
     212:	30 40       	sbci	r19, 0x00	; 0
     214:	40 40       	sbci	r20, 0x00	; 0
     216:	50 40       	sbci	r21, 0x00	; 0
     218:	2e 21       	and	r18, r14
     21a:	3f 21       	and	r19, r15
     21c:	40 23       	and	r20, r16
     21e:	51 23       	and	r21, r17
     220:	21 15       	cp	r18, r1
     222:	31 05       	cpc	r19, r1
     224:	41 05       	cpc	r20, r1
     226:	51 05       	cpc	r21, r1
     228:	21 f0       	breq	.+8      	; 0x232 <_fpadd_parts+0x10c>
     22a:	21 e0       	ldi	r18, 0x01	; 1
     22c:	30 e0       	ldi	r19, 0x00	; 0
     22e:	40 e0       	ldi	r20, 0x00	; 0
     230:	50 e0       	ldi	r21, 0x00	; 0
     232:	79 01       	movw	r14, r18
     234:	8a 01       	movw	r16, r20
     236:	e6 28       	or	r14, r6
     238:	f7 28       	or	r15, r7
     23a:	08 29       	or	r16, r8
     23c:	19 29       	or	r17, r9
     23e:	3c c0       	rjmp	.+120    	; 0x2b8 <_fpadd_parts+0x192>
     240:	23 2b       	or	r18, r19
     242:	d1 f1       	breq	.+116    	; 0x2b8 <_fpadd_parts+0x192>
     244:	26 0e       	add	r2, r22
     246:	37 1e       	adc	r3, r23
     248:	35 01       	movw	r6, r10
     24a:	46 01       	movw	r8, r12
     24c:	06 2e       	mov	r0, r22
     24e:	04 c0       	rjmp	.+8      	; 0x258 <_fpadd_parts+0x132>
     250:	96 94       	lsr	r9
     252:	87 94       	ror	r8
     254:	77 94       	ror	r7
     256:	67 94       	ror	r6
     258:	0a 94       	dec	r0
     25a:	d2 f7       	brpl	.-12     	; 0x250 <_fpadd_parts+0x12a>
     25c:	21 e0       	ldi	r18, 0x01	; 1
     25e:	30 e0       	ldi	r19, 0x00	; 0
     260:	40 e0       	ldi	r20, 0x00	; 0
     262:	50 e0       	ldi	r21, 0x00	; 0
     264:	04 c0       	rjmp	.+8      	; 0x26e <_fpadd_parts+0x148>
     266:	22 0f       	add	r18, r18
     268:	33 1f       	adc	r19, r19
     26a:	44 1f       	adc	r20, r20
     26c:	55 1f       	adc	r21, r21
     26e:	6a 95       	dec	r22
     270:	d2 f7       	brpl	.-12     	; 0x266 <_fpadd_parts+0x140>
     272:	21 50       	subi	r18, 0x01	; 1
     274:	30 40       	sbci	r19, 0x00	; 0
     276:	40 40       	sbci	r20, 0x00	; 0
     278:	50 40       	sbci	r21, 0x00	; 0
     27a:	2a 21       	and	r18, r10
     27c:	3b 21       	and	r19, r11
     27e:	4c 21       	and	r20, r12
     280:	5d 21       	and	r21, r13
     282:	21 15       	cp	r18, r1
     284:	31 05       	cpc	r19, r1
     286:	41 05       	cpc	r20, r1
     288:	51 05       	cpc	r21, r1
     28a:	21 f0       	breq	.+8      	; 0x294 <_fpadd_parts+0x16e>
     28c:	21 e0       	ldi	r18, 0x01	; 1
     28e:	30 e0       	ldi	r19, 0x00	; 0
     290:	40 e0       	ldi	r20, 0x00	; 0
     292:	50 e0       	ldi	r21, 0x00	; 0
     294:	59 01       	movw	r10, r18
     296:	6a 01       	movw	r12, r20
     298:	a6 28       	or	r10, r6
     29a:	b7 28       	or	r11, r7
     29c:	c8 28       	or	r12, r8
     29e:	d9 28       	or	r13, r9
     2a0:	0b c0       	rjmp	.+22     	; 0x2b8 <_fpadd_parts+0x192>
     2a2:	82 15       	cp	r24, r2
     2a4:	93 05       	cpc	r25, r3
     2a6:	2c f0       	brlt	.+10     	; 0x2b2 <_fpadd_parts+0x18c>
     2a8:	1c 01       	movw	r2, r24
     2aa:	aa 24       	eor	r10, r10
     2ac:	bb 24       	eor	r11, r11
     2ae:	65 01       	movw	r12, r10
     2b0:	03 c0       	rjmp	.+6      	; 0x2b8 <_fpadd_parts+0x192>
     2b2:	ee 24       	eor	r14, r14
     2b4:	ff 24       	eor	r15, r15
     2b6:	87 01       	movw	r16, r14
     2b8:	11 96       	adiw	r26, 0x01	; 1
     2ba:	9c 91       	ld	r25, X
     2bc:	d2 01       	movw	r26, r4
     2be:	11 96       	adiw	r26, 0x01	; 1
     2c0:	8c 91       	ld	r24, X
     2c2:	98 17       	cp	r25, r24
     2c4:	09 f4       	brne	.+2      	; 0x2c8 <_fpadd_parts+0x1a2>
     2c6:	45 c0       	rjmp	.+138    	; 0x352 <_fpadd_parts+0x22c>
     2c8:	99 23       	and	r25, r25
     2ca:	39 f0       	breq	.+14     	; 0x2da <_fpadd_parts+0x1b4>
     2cc:	a8 01       	movw	r20, r16
     2ce:	97 01       	movw	r18, r14
     2d0:	2a 19       	sub	r18, r10
     2d2:	3b 09       	sbc	r19, r11
     2d4:	4c 09       	sbc	r20, r12
     2d6:	5d 09       	sbc	r21, r13
     2d8:	06 c0       	rjmp	.+12     	; 0x2e6 <_fpadd_parts+0x1c0>
     2da:	a6 01       	movw	r20, r12
     2dc:	95 01       	movw	r18, r10
     2de:	2e 19       	sub	r18, r14
     2e0:	3f 09       	sbc	r19, r15
     2e2:	40 0b       	sbc	r20, r16
     2e4:	51 0b       	sbc	r21, r17
     2e6:	57 fd       	sbrc	r21, 7
     2e8:	08 c0       	rjmp	.+16     	; 0x2fa <_fpadd_parts+0x1d4>
     2ea:	11 82       	std	Z+1, r1	; 0x01
     2ec:	33 82       	std	Z+3, r3	; 0x03
     2ee:	22 82       	std	Z+2, r2	; 0x02
     2f0:	24 83       	std	Z+4, r18	; 0x04
     2f2:	35 83       	std	Z+5, r19	; 0x05
     2f4:	46 83       	std	Z+6, r20	; 0x06
     2f6:	57 83       	std	Z+7, r21	; 0x07
     2f8:	1d c0       	rjmp	.+58     	; 0x334 <_fpadd_parts+0x20e>
     2fa:	81 e0       	ldi	r24, 0x01	; 1
     2fc:	81 83       	std	Z+1, r24	; 0x01
     2fe:	33 82       	std	Z+3, r3	; 0x03
     300:	22 82       	std	Z+2, r2	; 0x02
     302:	88 27       	eor	r24, r24
     304:	99 27       	eor	r25, r25
     306:	dc 01       	movw	r26, r24
     308:	82 1b       	sub	r24, r18
     30a:	93 0b       	sbc	r25, r19
     30c:	a4 0b       	sbc	r26, r20
     30e:	b5 0b       	sbc	r27, r21
     310:	84 83       	std	Z+4, r24	; 0x04
     312:	95 83       	std	Z+5, r25	; 0x05
     314:	a6 83       	std	Z+6, r26	; 0x06
     316:	b7 83       	std	Z+7, r27	; 0x07
     318:	0d c0       	rjmp	.+26     	; 0x334 <_fpadd_parts+0x20e>
     31a:	22 0f       	add	r18, r18
     31c:	33 1f       	adc	r19, r19
     31e:	44 1f       	adc	r20, r20
     320:	55 1f       	adc	r21, r21
     322:	24 83       	std	Z+4, r18	; 0x04
     324:	35 83       	std	Z+5, r19	; 0x05
     326:	46 83       	std	Z+6, r20	; 0x06
     328:	57 83       	std	Z+7, r21	; 0x07
     32a:	82 81       	ldd	r24, Z+2	; 0x02
     32c:	93 81       	ldd	r25, Z+3	; 0x03
     32e:	01 97       	sbiw	r24, 0x01	; 1
     330:	93 83       	std	Z+3, r25	; 0x03
     332:	82 83       	std	Z+2, r24	; 0x02
     334:	24 81       	ldd	r18, Z+4	; 0x04
     336:	35 81       	ldd	r19, Z+5	; 0x05
     338:	46 81       	ldd	r20, Z+6	; 0x06
     33a:	57 81       	ldd	r21, Z+7	; 0x07
     33c:	da 01       	movw	r26, r20
     33e:	c9 01       	movw	r24, r18
     340:	01 97       	sbiw	r24, 0x01	; 1
     342:	a1 09       	sbc	r26, r1
     344:	b1 09       	sbc	r27, r1
     346:	8f 5f       	subi	r24, 0xFF	; 255
     348:	9f 4f       	sbci	r25, 0xFF	; 255
     34a:	af 4f       	sbci	r26, 0xFF	; 255
     34c:	bf 43       	sbci	r27, 0x3F	; 63
     34e:	28 f3       	brcs	.-54     	; 0x31a <_fpadd_parts+0x1f4>
     350:	0b c0       	rjmp	.+22     	; 0x368 <_fpadd_parts+0x242>
     352:	91 83       	std	Z+1, r25	; 0x01
     354:	33 82       	std	Z+3, r3	; 0x03
     356:	22 82       	std	Z+2, r2	; 0x02
     358:	ea 0c       	add	r14, r10
     35a:	fb 1c       	adc	r15, r11
     35c:	0c 1d       	adc	r16, r12
     35e:	1d 1d       	adc	r17, r13
     360:	e4 82       	std	Z+4, r14	; 0x04
     362:	f5 82       	std	Z+5, r15	; 0x05
     364:	06 83       	std	Z+6, r16	; 0x06
     366:	17 83       	std	Z+7, r17	; 0x07
     368:	83 e0       	ldi	r24, 0x03	; 3
     36a:	80 83       	st	Z, r24
     36c:	24 81       	ldd	r18, Z+4	; 0x04
     36e:	35 81       	ldd	r19, Z+5	; 0x05
     370:	46 81       	ldd	r20, Z+6	; 0x06
     372:	57 81       	ldd	r21, Z+7	; 0x07
     374:	57 ff       	sbrs	r21, 7
     376:	1a c0       	rjmp	.+52     	; 0x3ac <_fpadd_parts+0x286>
     378:	c9 01       	movw	r24, r18
     37a:	aa 27       	eor	r26, r26
     37c:	97 fd       	sbrc	r25, 7
     37e:	a0 95       	com	r26
     380:	ba 2f       	mov	r27, r26
     382:	81 70       	andi	r24, 0x01	; 1
     384:	90 70       	andi	r25, 0x00	; 0
     386:	a0 70       	andi	r26, 0x00	; 0
     388:	b0 70       	andi	r27, 0x00	; 0
     38a:	56 95       	lsr	r21
     38c:	47 95       	ror	r20
     38e:	37 95       	ror	r19
     390:	27 95       	ror	r18
     392:	82 2b       	or	r24, r18
     394:	93 2b       	or	r25, r19
     396:	a4 2b       	or	r26, r20
     398:	b5 2b       	or	r27, r21
     39a:	84 83       	std	Z+4, r24	; 0x04
     39c:	95 83       	std	Z+5, r25	; 0x05
     39e:	a6 83       	std	Z+6, r26	; 0x06
     3a0:	b7 83       	std	Z+7, r27	; 0x07
     3a2:	82 81       	ldd	r24, Z+2	; 0x02
     3a4:	93 81       	ldd	r25, Z+3	; 0x03
     3a6:	01 96       	adiw	r24, 0x01	; 1
     3a8:	93 83       	std	Z+3, r25	; 0x03
     3aa:	82 83       	std	Z+2, r24	; 0x02
     3ac:	df 01       	movw	r26, r30
     3ae:	01 c0       	rjmp	.+2      	; 0x3b2 <_fpadd_parts+0x28c>
     3b0:	d2 01       	movw	r26, r4
     3b2:	cd 01       	movw	r24, r26
     3b4:	cd b7       	in	r28, 0x3d	; 61
     3b6:	de b7       	in	r29, 0x3e	; 62
     3b8:	e2 e1       	ldi	r30, 0x12	; 18
     3ba:	0c 94 e3 16 	jmp	0x2dc6	; 0x2dc6 <__epilogue_restores__>

000003be <__subsf3>:
     3be:	a0 e2       	ldi	r26, 0x20	; 32
     3c0:	b0 e0       	ldi	r27, 0x00	; 0
     3c2:	e5 ee       	ldi	r30, 0xE5	; 229
     3c4:	f1 e0       	ldi	r31, 0x01	; 1
     3c6:	0c 94 d3 16 	jmp	0x2da6	; 0x2da6 <__prologue_saves__+0x18>
     3ca:	69 83       	std	Y+1, r22	; 0x01
     3cc:	7a 83       	std	Y+2, r23	; 0x02
     3ce:	8b 83       	std	Y+3, r24	; 0x03
     3d0:	9c 83       	std	Y+4, r25	; 0x04
     3d2:	2d 83       	std	Y+5, r18	; 0x05
     3d4:	3e 83       	std	Y+6, r19	; 0x06
     3d6:	4f 83       	std	Y+7, r20	; 0x07
     3d8:	58 87       	std	Y+8, r21	; 0x08
     3da:	e9 e0       	ldi	r30, 0x09	; 9
     3dc:	ee 2e       	mov	r14, r30
     3de:	f1 2c       	mov	r15, r1
     3e0:	ec 0e       	add	r14, r28
     3e2:	fd 1e       	adc	r15, r29
     3e4:	ce 01       	movw	r24, r28
     3e6:	01 96       	adiw	r24, 0x01	; 1
     3e8:	b7 01       	movw	r22, r14
     3ea:	0e 94 62 06 	call	0xcc4	; 0xcc4 <__unpack_f>
     3ee:	8e 01       	movw	r16, r28
     3f0:	0f 5e       	subi	r16, 0xEF	; 239
     3f2:	1f 4f       	sbci	r17, 0xFF	; 255
     3f4:	ce 01       	movw	r24, r28
     3f6:	05 96       	adiw	r24, 0x05	; 5
     3f8:	b8 01       	movw	r22, r16
     3fa:	0e 94 62 06 	call	0xcc4	; 0xcc4 <__unpack_f>
     3fe:	8a 89       	ldd	r24, Y+18	; 0x12
     400:	91 e0       	ldi	r25, 0x01	; 1
     402:	89 27       	eor	r24, r25
     404:	8a 8b       	std	Y+18, r24	; 0x12
     406:	c7 01       	movw	r24, r14
     408:	b8 01       	movw	r22, r16
     40a:	ae 01       	movw	r20, r28
     40c:	47 5e       	subi	r20, 0xE7	; 231
     40e:	5f 4f       	sbci	r21, 0xFF	; 255
     410:	0e 94 93 00 	call	0x126	; 0x126 <_fpadd_parts>
     414:	0e 94 8d 05 	call	0xb1a	; 0xb1a <__pack_f>
     418:	a0 96       	adiw	r28, 0x20	; 32
     41a:	e6 e0       	ldi	r30, 0x06	; 6
     41c:	0c 94 ef 16 	jmp	0x2dde	; 0x2dde <__epilogue_restores__+0x18>

00000420 <__addsf3>:
     420:	a0 e2       	ldi	r26, 0x20	; 32
     422:	b0 e0       	ldi	r27, 0x00	; 0
     424:	e6 e1       	ldi	r30, 0x16	; 22
     426:	f2 e0       	ldi	r31, 0x02	; 2
     428:	0c 94 d3 16 	jmp	0x2da6	; 0x2da6 <__prologue_saves__+0x18>
     42c:	69 83       	std	Y+1, r22	; 0x01
     42e:	7a 83       	std	Y+2, r23	; 0x02
     430:	8b 83       	std	Y+3, r24	; 0x03
     432:	9c 83       	std	Y+4, r25	; 0x04
     434:	2d 83       	std	Y+5, r18	; 0x05
     436:	3e 83       	std	Y+6, r19	; 0x06
     438:	4f 83       	std	Y+7, r20	; 0x07
     43a:	58 87       	std	Y+8, r21	; 0x08
     43c:	f9 e0       	ldi	r31, 0x09	; 9
     43e:	ef 2e       	mov	r14, r31
     440:	f1 2c       	mov	r15, r1
     442:	ec 0e       	add	r14, r28
     444:	fd 1e       	adc	r15, r29
     446:	ce 01       	movw	r24, r28
     448:	01 96       	adiw	r24, 0x01	; 1
     44a:	b7 01       	movw	r22, r14
     44c:	0e 94 62 06 	call	0xcc4	; 0xcc4 <__unpack_f>
     450:	8e 01       	movw	r16, r28
     452:	0f 5e       	subi	r16, 0xEF	; 239
     454:	1f 4f       	sbci	r17, 0xFF	; 255
     456:	ce 01       	movw	r24, r28
     458:	05 96       	adiw	r24, 0x05	; 5
     45a:	b8 01       	movw	r22, r16
     45c:	0e 94 62 06 	call	0xcc4	; 0xcc4 <__unpack_f>
     460:	c7 01       	movw	r24, r14
     462:	b8 01       	movw	r22, r16
     464:	ae 01       	movw	r20, r28
     466:	47 5e       	subi	r20, 0xE7	; 231
     468:	5f 4f       	sbci	r21, 0xFF	; 255
     46a:	0e 94 93 00 	call	0x126	; 0x126 <_fpadd_parts>
     46e:	0e 94 8d 05 	call	0xb1a	; 0xb1a <__pack_f>
     472:	a0 96       	adiw	r28, 0x20	; 32
     474:	e6 e0       	ldi	r30, 0x06	; 6
     476:	0c 94 ef 16 	jmp	0x2dde	; 0x2dde <__epilogue_restores__+0x18>

0000047a <__mulsf3>:
     47a:	a0 e2       	ldi	r26, 0x20	; 32
     47c:	b0 e0       	ldi	r27, 0x00	; 0
     47e:	e3 e4       	ldi	r30, 0x43	; 67
     480:	f2 e0       	ldi	r31, 0x02	; 2
     482:	0c 94 c7 16 	jmp	0x2d8e	; 0x2d8e <__prologue_saves__>
     486:	69 83       	std	Y+1, r22	; 0x01
     488:	7a 83       	std	Y+2, r23	; 0x02
     48a:	8b 83       	std	Y+3, r24	; 0x03
     48c:	9c 83       	std	Y+4, r25	; 0x04
     48e:	2d 83       	std	Y+5, r18	; 0x05
     490:	3e 83       	std	Y+6, r19	; 0x06
     492:	4f 83       	std	Y+7, r20	; 0x07
     494:	58 87       	std	Y+8, r21	; 0x08
     496:	ce 01       	movw	r24, r28
     498:	01 96       	adiw	r24, 0x01	; 1
     49a:	be 01       	movw	r22, r28
     49c:	67 5f       	subi	r22, 0xF7	; 247
     49e:	7f 4f       	sbci	r23, 0xFF	; 255
     4a0:	0e 94 62 06 	call	0xcc4	; 0xcc4 <__unpack_f>
     4a4:	ce 01       	movw	r24, r28
     4a6:	05 96       	adiw	r24, 0x05	; 5
     4a8:	be 01       	movw	r22, r28
     4aa:	6f 5e       	subi	r22, 0xEF	; 239
     4ac:	7f 4f       	sbci	r23, 0xFF	; 255
     4ae:	0e 94 62 06 	call	0xcc4	; 0xcc4 <__unpack_f>
     4b2:	99 85       	ldd	r25, Y+9	; 0x09
     4b4:	92 30       	cpi	r25, 0x02	; 2
     4b6:	88 f0       	brcs	.+34     	; 0x4da <__mulsf3+0x60>
     4b8:	89 89       	ldd	r24, Y+17	; 0x11
     4ba:	82 30       	cpi	r24, 0x02	; 2
     4bc:	c8 f0       	brcs	.+50     	; 0x4f0 <__mulsf3+0x76>
     4be:	94 30       	cpi	r25, 0x04	; 4
     4c0:	19 f4       	brne	.+6      	; 0x4c8 <__mulsf3+0x4e>
     4c2:	82 30       	cpi	r24, 0x02	; 2
     4c4:	51 f4       	brne	.+20     	; 0x4da <__mulsf3+0x60>
     4c6:	04 c0       	rjmp	.+8      	; 0x4d0 <__mulsf3+0x56>
     4c8:	84 30       	cpi	r24, 0x04	; 4
     4ca:	29 f4       	brne	.+10     	; 0x4d6 <__mulsf3+0x5c>
     4cc:	92 30       	cpi	r25, 0x02	; 2
     4ce:	81 f4       	brne	.+32     	; 0x4f0 <__mulsf3+0x76>
     4d0:	86 e9       	ldi	r24, 0x96	; 150
     4d2:	91 e0       	ldi	r25, 0x01	; 1
     4d4:	c6 c0       	rjmp	.+396    	; 0x662 <__mulsf3+0x1e8>
     4d6:	92 30       	cpi	r25, 0x02	; 2
     4d8:	49 f4       	brne	.+18     	; 0x4ec <__mulsf3+0x72>
     4da:	20 e0       	ldi	r18, 0x00	; 0
     4dc:	9a 85       	ldd	r25, Y+10	; 0x0a
     4de:	8a 89       	ldd	r24, Y+18	; 0x12
     4e0:	98 13       	cpse	r25, r24
     4e2:	21 e0       	ldi	r18, 0x01	; 1
     4e4:	2a 87       	std	Y+10, r18	; 0x0a
     4e6:	ce 01       	movw	r24, r28
     4e8:	09 96       	adiw	r24, 0x09	; 9
     4ea:	bb c0       	rjmp	.+374    	; 0x662 <__mulsf3+0x1e8>
     4ec:	82 30       	cpi	r24, 0x02	; 2
     4ee:	49 f4       	brne	.+18     	; 0x502 <__mulsf3+0x88>
     4f0:	20 e0       	ldi	r18, 0x00	; 0
     4f2:	9a 85       	ldd	r25, Y+10	; 0x0a
     4f4:	8a 89       	ldd	r24, Y+18	; 0x12
     4f6:	98 13       	cpse	r25, r24
     4f8:	21 e0       	ldi	r18, 0x01	; 1
     4fa:	2a 8b       	std	Y+18, r18	; 0x12
     4fc:	ce 01       	movw	r24, r28
     4fe:	41 96       	adiw	r24, 0x11	; 17
     500:	b0 c0       	rjmp	.+352    	; 0x662 <__mulsf3+0x1e8>
     502:	2d 84       	ldd	r2, Y+13	; 0x0d
     504:	3e 84       	ldd	r3, Y+14	; 0x0e
     506:	4f 84       	ldd	r4, Y+15	; 0x0f
     508:	58 88       	ldd	r5, Y+16	; 0x10
     50a:	6d 88       	ldd	r6, Y+21	; 0x15
     50c:	7e 88       	ldd	r7, Y+22	; 0x16
     50e:	8f 88       	ldd	r8, Y+23	; 0x17
     510:	98 8c       	ldd	r9, Y+24	; 0x18
     512:	ee 24       	eor	r14, r14
     514:	ff 24       	eor	r15, r15
     516:	87 01       	movw	r16, r14
     518:	aa 24       	eor	r10, r10
     51a:	bb 24       	eor	r11, r11
     51c:	65 01       	movw	r12, r10
     51e:	40 e0       	ldi	r20, 0x00	; 0
     520:	50 e0       	ldi	r21, 0x00	; 0
     522:	60 e0       	ldi	r22, 0x00	; 0
     524:	70 e0       	ldi	r23, 0x00	; 0
     526:	e0 e0       	ldi	r30, 0x00	; 0
     528:	f0 e0       	ldi	r31, 0x00	; 0
     52a:	c1 01       	movw	r24, r2
     52c:	81 70       	andi	r24, 0x01	; 1
     52e:	90 70       	andi	r25, 0x00	; 0
     530:	89 2b       	or	r24, r25
     532:	e9 f0       	breq	.+58     	; 0x56e <__mulsf3+0xf4>
     534:	e6 0c       	add	r14, r6
     536:	f7 1c       	adc	r15, r7
     538:	08 1d       	adc	r16, r8
     53a:	19 1d       	adc	r17, r9
     53c:	9a 01       	movw	r18, r20
     53e:	ab 01       	movw	r20, r22
     540:	2a 0d       	add	r18, r10
     542:	3b 1d       	adc	r19, r11
     544:	4c 1d       	adc	r20, r12
     546:	5d 1d       	adc	r21, r13
     548:	80 e0       	ldi	r24, 0x00	; 0
     54a:	90 e0       	ldi	r25, 0x00	; 0
     54c:	a0 e0       	ldi	r26, 0x00	; 0
     54e:	b0 e0       	ldi	r27, 0x00	; 0
     550:	e6 14       	cp	r14, r6
     552:	f7 04       	cpc	r15, r7
     554:	08 05       	cpc	r16, r8
     556:	19 05       	cpc	r17, r9
     558:	20 f4       	brcc	.+8      	; 0x562 <__mulsf3+0xe8>
     55a:	81 e0       	ldi	r24, 0x01	; 1
     55c:	90 e0       	ldi	r25, 0x00	; 0
     55e:	a0 e0       	ldi	r26, 0x00	; 0
     560:	b0 e0       	ldi	r27, 0x00	; 0
     562:	ba 01       	movw	r22, r20
     564:	a9 01       	movw	r20, r18
     566:	48 0f       	add	r20, r24
     568:	59 1f       	adc	r21, r25
     56a:	6a 1f       	adc	r22, r26
     56c:	7b 1f       	adc	r23, r27
     56e:	aa 0c       	add	r10, r10
     570:	bb 1c       	adc	r11, r11
     572:	cc 1c       	adc	r12, r12
     574:	dd 1c       	adc	r13, r13
     576:	97 fe       	sbrs	r9, 7
     578:	08 c0       	rjmp	.+16     	; 0x58a <__mulsf3+0x110>
     57a:	81 e0       	ldi	r24, 0x01	; 1
     57c:	90 e0       	ldi	r25, 0x00	; 0
     57e:	a0 e0       	ldi	r26, 0x00	; 0
     580:	b0 e0       	ldi	r27, 0x00	; 0
     582:	a8 2a       	or	r10, r24
     584:	b9 2a       	or	r11, r25
     586:	ca 2a       	or	r12, r26
     588:	db 2a       	or	r13, r27
     58a:	31 96       	adiw	r30, 0x01	; 1
     58c:	e0 32       	cpi	r30, 0x20	; 32
     58e:	f1 05       	cpc	r31, r1
     590:	49 f0       	breq	.+18     	; 0x5a4 <__mulsf3+0x12a>
     592:	66 0c       	add	r6, r6
     594:	77 1c       	adc	r7, r7
     596:	88 1c       	adc	r8, r8
     598:	99 1c       	adc	r9, r9
     59a:	56 94       	lsr	r5
     59c:	47 94       	ror	r4
     59e:	37 94       	ror	r3
     5a0:	27 94       	ror	r2
     5a2:	c3 cf       	rjmp	.-122    	; 0x52a <__mulsf3+0xb0>
     5a4:	fa 85       	ldd	r31, Y+10	; 0x0a
     5a6:	ea 89       	ldd	r30, Y+18	; 0x12
     5a8:	2b 89       	ldd	r18, Y+19	; 0x13
     5aa:	3c 89       	ldd	r19, Y+20	; 0x14
     5ac:	8b 85       	ldd	r24, Y+11	; 0x0b
     5ae:	9c 85       	ldd	r25, Y+12	; 0x0c
     5b0:	28 0f       	add	r18, r24
     5b2:	39 1f       	adc	r19, r25
     5b4:	2e 5f       	subi	r18, 0xFE	; 254
     5b6:	3f 4f       	sbci	r19, 0xFF	; 255
     5b8:	17 c0       	rjmp	.+46     	; 0x5e8 <__mulsf3+0x16e>
     5ba:	ca 01       	movw	r24, r20
     5bc:	81 70       	andi	r24, 0x01	; 1
     5be:	90 70       	andi	r25, 0x00	; 0
     5c0:	89 2b       	or	r24, r25
     5c2:	61 f0       	breq	.+24     	; 0x5dc <__mulsf3+0x162>
     5c4:	16 95       	lsr	r17
     5c6:	07 95       	ror	r16
     5c8:	f7 94       	ror	r15
     5ca:	e7 94       	ror	r14
     5cc:	80 e0       	ldi	r24, 0x00	; 0
     5ce:	90 e0       	ldi	r25, 0x00	; 0
     5d0:	a0 e0       	ldi	r26, 0x00	; 0
     5d2:	b0 e8       	ldi	r27, 0x80	; 128
     5d4:	e8 2a       	or	r14, r24
     5d6:	f9 2a       	or	r15, r25
     5d8:	0a 2b       	or	r16, r26
     5da:	1b 2b       	or	r17, r27
     5dc:	76 95       	lsr	r23
     5de:	67 95       	ror	r22
     5e0:	57 95       	ror	r21
     5e2:	47 95       	ror	r20
     5e4:	2f 5f       	subi	r18, 0xFF	; 255
     5e6:	3f 4f       	sbci	r19, 0xFF	; 255
     5e8:	77 fd       	sbrc	r23, 7
     5ea:	e7 cf       	rjmp	.-50     	; 0x5ba <__mulsf3+0x140>
     5ec:	0c c0       	rjmp	.+24     	; 0x606 <__mulsf3+0x18c>
     5ee:	44 0f       	add	r20, r20
     5f0:	55 1f       	adc	r21, r21
     5f2:	66 1f       	adc	r22, r22
     5f4:	77 1f       	adc	r23, r23
     5f6:	17 fd       	sbrc	r17, 7
     5f8:	41 60       	ori	r20, 0x01	; 1
     5fa:	ee 0c       	add	r14, r14
     5fc:	ff 1c       	adc	r15, r15
     5fe:	00 1f       	adc	r16, r16
     600:	11 1f       	adc	r17, r17
     602:	21 50       	subi	r18, 0x01	; 1
     604:	30 40       	sbci	r19, 0x00	; 0
     606:	40 30       	cpi	r20, 0x00	; 0
     608:	90 e0       	ldi	r25, 0x00	; 0
     60a:	59 07       	cpc	r21, r25
     60c:	90 e0       	ldi	r25, 0x00	; 0
     60e:	69 07       	cpc	r22, r25
     610:	90 e4       	ldi	r25, 0x40	; 64
     612:	79 07       	cpc	r23, r25
     614:	60 f3       	brcs	.-40     	; 0x5ee <__mulsf3+0x174>
     616:	2b 8f       	std	Y+27, r18	; 0x1b
     618:	3c 8f       	std	Y+28, r19	; 0x1c
     61a:	db 01       	movw	r26, r22
     61c:	ca 01       	movw	r24, r20
     61e:	8f 77       	andi	r24, 0x7F	; 127
     620:	90 70       	andi	r25, 0x00	; 0
     622:	a0 70       	andi	r26, 0x00	; 0
     624:	b0 70       	andi	r27, 0x00	; 0
     626:	80 34       	cpi	r24, 0x40	; 64
     628:	91 05       	cpc	r25, r1
     62a:	a1 05       	cpc	r26, r1
     62c:	b1 05       	cpc	r27, r1
     62e:	61 f4       	brne	.+24     	; 0x648 <__mulsf3+0x1ce>
     630:	47 fd       	sbrc	r20, 7
     632:	0a c0       	rjmp	.+20     	; 0x648 <__mulsf3+0x1ce>
     634:	e1 14       	cp	r14, r1
     636:	f1 04       	cpc	r15, r1
     638:	01 05       	cpc	r16, r1
     63a:	11 05       	cpc	r17, r1
     63c:	29 f0       	breq	.+10     	; 0x648 <__mulsf3+0x1ce>
     63e:	40 5c       	subi	r20, 0xC0	; 192
     640:	5f 4f       	sbci	r21, 0xFF	; 255
     642:	6f 4f       	sbci	r22, 0xFF	; 255
     644:	7f 4f       	sbci	r23, 0xFF	; 255
     646:	40 78       	andi	r20, 0x80	; 128
     648:	1a 8e       	std	Y+26, r1	; 0x1a
     64a:	fe 17       	cp	r31, r30
     64c:	11 f0       	breq	.+4      	; 0x652 <__mulsf3+0x1d8>
     64e:	81 e0       	ldi	r24, 0x01	; 1
     650:	8a 8f       	std	Y+26, r24	; 0x1a
     652:	4d 8f       	std	Y+29, r20	; 0x1d
     654:	5e 8f       	std	Y+30, r21	; 0x1e
     656:	6f 8f       	std	Y+31, r22	; 0x1f
     658:	78 a3       	std	Y+32, r23	; 0x20
     65a:	83 e0       	ldi	r24, 0x03	; 3
     65c:	89 8f       	std	Y+25, r24	; 0x19
     65e:	ce 01       	movw	r24, r28
     660:	49 96       	adiw	r24, 0x19	; 25
     662:	0e 94 8d 05 	call	0xb1a	; 0xb1a <__pack_f>
     666:	a0 96       	adiw	r28, 0x20	; 32
     668:	e2 e1       	ldi	r30, 0x12	; 18
     66a:	0c 94 e3 16 	jmp	0x2dc6	; 0x2dc6 <__epilogue_restores__>

0000066e <__divsf3>:
     66e:	a8 e1       	ldi	r26, 0x18	; 24
     670:	b0 e0       	ldi	r27, 0x00	; 0
     672:	ed e3       	ldi	r30, 0x3D	; 61
     674:	f3 e0       	ldi	r31, 0x03	; 3
     676:	0c 94 cf 16 	jmp	0x2d9e	; 0x2d9e <__prologue_saves__+0x10>
     67a:	69 83       	std	Y+1, r22	; 0x01
     67c:	7a 83       	std	Y+2, r23	; 0x02
     67e:	8b 83       	std	Y+3, r24	; 0x03
     680:	9c 83       	std	Y+4, r25	; 0x04
     682:	2d 83       	std	Y+5, r18	; 0x05
     684:	3e 83       	std	Y+6, r19	; 0x06
     686:	4f 83       	std	Y+7, r20	; 0x07
     688:	58 87       	std	Y+8, r21	; 0x08
     68a:	b9 e0       	ldi	r27, 0x09	; 9
     68c:	eb 2e       	mov	r14, r27
     68e:	f1 2c       	mov	r15, r1
     690:	ec 0e       	add	r14, r28
     692:	fd 1e       	adc	r15, r29
     694:	ce 01       	movw	r24, r28
     696:	01 96       	adiw	r24, 0x01	; 1
     698:	b7 01       	movw	r22, r14
     69a:	0e 94 62 06 	call	0xcc4	; 0xcc4 <__unpack_f>
     69e:	8e 01       	movw	r16, r28
     6a0:	0f 5e       	subi	r16, 0xEF	; 239
     6a2:	1f 4f       	sbci	r17, 0xFF	; 255
     6a4:	ce 01       	movw	r24, r28
     6a6:	05 96       	adiw	r24, 0x05	; 5
     6a8:	b8 01       	movw	r22, r16
     6aa:	0e 94 62 06 	call	0xcc4	; 0xcc4 <__unpack_f>
     6ae:	29 85       	ldd	r18, Y+9	; 0x09
     6b0:	22 30       	cpi	r18, 0x02	; 2
     6b2:	08 f4       	brcc	.+2      	; 0x6b6 <__divsf3+0x48>
     6b4:	7e c0       	rjmp	.+252    	; 0x7b2 <__divsf3+0x144>
     6b6:	39 89       	ldd	r19, Y+17	; 0x11
     6b8:	32 30       	cpi	r19, 0x02	; 2
     6ba:	10 f4       	brcc	.+4      	; 0x6c0 <__divsf3+0x52>
     6bc:	b8 01       	movw	r22, r16
     6be:	7c c0       	rjmp	.+248    	; 0x7b8 <__divsf3+0x14a>
     6c0:	8a 85       	ldd	r24, Y+10	; 0x0a
     6c2:	9a 89       	ldd	r25, Y+18	; 0x12
     6c4:	89 27       	eor	r24, r25
     6c6:	8a 87       	std	Y+10, r24	; 0x0a
     6c8:	24 30       	cpi	r18, 0x04	; 4
     6ca:	11 f0       	breq	.+4      	; 0x6d0 <__divsf3+0x62>
     6cc:	22 30       	cpi	r18, 0x02	; 2
     6ce:	31 f4       	brne	.+12     	; 0x6dc <__divsf3+0x6e>
     6d0:	23 17       	cp	r18, r19
     6d2:	09 f0       	breq	.+2      	; 0x6d6 <__divsf3+0x68>
     6d4:	6e c0       	rjmp	.+220    	; 0x7b2 <__divsf3+0x144>
     6d6:	66 e9       	ldi	r22, 0x96	; 150
     6d8:	71 e0       	ldi	r23, 0x01	; 1
     6da:	6e c0       	rjmp	.+220    	; 0x7b8 <__divsf3+0x14a>
     6dc:	34 30       	cpi	r19, 0x04	; 4
     6de:	39 f4       	brne	.+14     	; 0x6ee <__divsf3+0x80>
     6e0:	1d 86       	std	Y+13, r1	; 0x0d
     6e2:	1e 86       	std	Y+14, r1	; 0x0e
     6e4:	1f 86       	std	Y+15, r1	; 0x0f
     6e6:	18 8a       	std	Y+16, r1	; 0x10
     6e8:	1c 86       	std	Y+12, r1	; 0x0c
     6ea:	1b 86       	std	Y+11, r1	; 0x0b
     6ec:	04 c0       	rjmp	.+8      	; 0x6f6 <__divsf3+0x88>
     6ee:	32 30       	cpi	r19, 0x02	; 2
     6f0:	21 f4       	brne	.+8      	; 0x6fa <__divsf3+0x8c>
     6f2:	84 e0       	ldi	r24, 0x04	; 4
     6f4:	89 87       	std	Y+9, r24	; 0x09
     6f6:	b7 01       	movw	r22, r14
     6f8:	5f c0       	rjmp	.+190    	; 0x7b8 <__divsf3+0x14a>
     6fa:	2b 85       	ldd	r18, Y+11	; 0x0b
     6fc:	3c 85       	ldd	r19, Y+12	; 0x0c
     6fe:	8b 89       	ldd	r24, Y+19	; 0x13
     700:	9c 89       	ldd	r25, Y+20	; 0x14
     702:	28 1b       	sub	r18, r24
     704:	39 0b       	sbc	r19, r25
     706:	3c 87       	std	Y+12, r19	; 0x0c
     708:	2b 87       	std	Y+11, r18	; 0x0b
     70a:	ed 84       	ldd	r14, Y+13	; 0x0d
     70c:	fe 84       	ldd	r15, Y+14	; 0x0e
     70e:	0f 85       	ldd	r16, Y+15	; 0x0f
     710:	18 89       	ldd	r17, Y+16	; 0x10
     712:	ad 88       	ldd	r10, Y+21	; 0x15
     714:	be 88       	ldd	r11, Y+22	; 0x16
     716:	cf 88       	ldd	r12, Y+23	; 0x17
     718:	d8 8c       	ldd	r13, Y+24	; 0x18
     71a:	ea 14       	cp	r14, r10
     71c:	fb 04       	cpc	r15, r11
     71e:	0c 05       	cpc	r16, r12
     720:	1d 05       	cpc	r17, r13
     722:	40 f4       	brcc	.+16     	; 0x734 <__divsf3+0xc6>
     724:	ee 0c       	add	r14, r14
     726:	ff 1c       	adc	r15, r15
     728:	00 1f       	adc	r16, r16
     72a:	11 1f       	adc	r17, r17
     72c:	21 50       	subi	r18, 0x01	; 1
     72e:	30 40       	sbci	r19, 0x00	; 0
     730:	3c 87       	std	Y+12, r19	; 0x0c
     732:	2b 87       	std	Y+11, r18	; 0x0b
     734:	20 e0       	ldi	r18, 0x00	; 0
     736:	30 e0       	ldi	r19, 0x00	; 0
     738:	40 e0       	ldi	r20, 0x00	; 0
     73a:	50 e0       	ldi	r21, 0x00	; 0
     73c:	80 e0       	ldi	r24, 0x00	; 0
     73e:	90 e0       	ldi	r25, 0x00	; 0
     740:	a0 e0       	ldi	r26, 0x00	; 0
     742:	b0 e4       	ldi	r27, 0x40	; 64
     744:	60 e0       	ldi	r22, 0x00	; 0
     746:	70 e0       	ldi	r23, 0x00	; 0
     748:	ea 14       	cp	r14, r10
     74a:	fb 04       	cpc	r15, r11
     74c:	0c 05       	cpc	r16, r12
     74e:	1d 05       	cpc	r17, r13
     750:	40 f0       	brcs	.+16     	; 0x762 <__divsf3+0xf4>
     752:	28 2b       	or	r18, r24
     754:	39 2b       	or	r19, r25
     756:	4a 2b       	or	r20, r26
     758:	5b 2b       	or	r21, r27
     75a:	ea 18       	sub	r14, r10
     75c:	fb 08       	sbc	r15, r11
     75e:	0c 09       	sbc	r16, r12
     760:	1d 09       	sbc	r17, r13
     762:	b6 95       	lsr	r27
     764:	a7 95       	ror	r26
     766:	97 95       	ror	r25
     768:	87 95       	ror	r24
     76a:	ee 0c       	add	r14, r14
     76c:	ff 1c       	adc	r15, r15
     76e:	00 1f       	adc	r16, r16
     770:	11 1f       	adc	r17, r17
     772:	6f 5f       	subi	r22, 0xFF	; 255
     774:	7f 4f       	sbci	r23, 0xFF	; 255
     776:	6f 31       	cpi	r22, 0x1F	; 31
     778:	71 05       	cpc	r23, r1
     77a:	31 f7       	brne	.-52     	; 0x748 <__divsf3+0xda>
     77c:	da 01       	movw	r26, r20
     77e:	c9 01       	movw	r24, r18
     780:	8f 77       	andi	r24, 0x7F	; 127
     782:	90 70       	andi	r25, 0x00	; 0
     784:	a0 70       	andi	r26, 0x00	; 0
     786:	b0 70       	andi	r27, 0x00	; 0
     788:	80 34       	cpi	r24, 0x40	; 64
     78a:	91 05       	cpc	r25, r1
     78c:	a1 05       	cpc	r26, r1
     78e:	b1 05       	cpc	r27, r1
     790:	61 f4       	brne	.+24     	; 0x7aa <__divsf3+0x13c>
     792:	27 fd       	sbrc	r18, 7
     794:	0a c0       	rjmp	.+20     	; 0x7aa <__divsf3+0x13c>
     796:	e1 14       	cp	r14, r1
     798:	f1 04       	cpc	r15, r1
     79a:	01 05       	cpc	r16, r1
     79c:	11 05       	cpc	r17, r1
     79e:	29 f0       	breq	.+10     	; 0x7aa <__divsf3+0x13c>
     7a0:	20 5c       	subi	r18, 0xC0	; 192
     7a2:	3f 4f       	sbci	r19, 0xFF	; 255
     7a4:	4f 4f       	sbci	r20, 0xFF	; 255
     7a6:	5f 4f       	sbci	r21, 0xFF	; 255
     7a8:	20 78       	andi	r18, 0x80	; 128
     7aa:	2d 87       	std	Y+13, r18	; 0x0d
     7ac:	3e 87       	std	Y+14, r19	; 0x0e
     7ae:	4f 87       	std	Y+15, r20	; 0x0f
     7b0:	58 8b       	std	Y+16, r21	; 0x10
     7b2:	be 01       	movw	r22, r28
     7b4:	67 5f       	subi	r22, 0xF7	; 247
     7b6:	7f 4f       	sbci	r23, 0xFF	; 255
     7b8:	cb 01       	movw	r24, r22
     7ba:	0e 94 8d 05 	call	0xb1a	; 0xb1a <__pack_f>
     7be:	68 96       	adiw	r28, 0x18	; 24
     7c0:	ea e0       	ldi	r30, 0x0A	; 10
     7c2:	0c 94 eb 16 	jmp	0x2dd6	; 0x2dd6 <__epilogue_restores__+0x10>

000007c6 <__gesf2>:
     7c6:	a8 e1       	ldi	r26, 0x18	; 24
     7c8:	b0 e0       	ldi	r27, 0x00	; 0
     7ca:	e9 ee       	ldi	r30, 0xE9	; 233
     7cc:	f3 e0       	ldi	r31, 0x03	; 3
     7ce:	0c 94 d3 16 	jmp	0x2da6	; 0x2da6 <__prologue_saves__+0x18>
     7d2:	69 83       	std	Y+1, r22	; 0x01
     7d4:	7a 83       	std	Y+2, r23	; 0x02
     7d6:	8b 83       	std	Y+3, r24	; 0x03
     7d8:	9c 83       	std	Y+4, r25	; 0x04
     7da:	2d 83       	std	Y+5, r18	; 0x05
     7dc:	3e 83       	std	Y+6, r19	; 0x06
     7de:	4f 83       	std	Y+7, r20	; 0x07
     7e0:	58 87       	std	Y+8, r21	; 0x08
     7e2:	89 e0       	ldi	r24, 0x09	; 9
     7e4:	e8 2e       	mov	r14, r24
     7e6:	f1 2c       	mov	r15, r1
     7e8:	ec 0e       	add	r14, r28
     7ea:	fd 1e       	adc	r15, r29
     7ec:	ce 01       	movw	r24, r28
     7ee:	01 96       	adiw	r24, 0x01	; 1
     7f0:	b7 01       	movw	r22, r14
     7f2:	0e 94 62 06 	call	0xcc4	; 0xcc4 <__unpack_f>
     7f6:	8e 01       	movw	r16, r28
     7f8:	0f 5e       	subi	r16, 0xEF	; 239
     7fa:	1f 4f       	sbci	r17, 0xFF	; 255
     7fc:	ce 01       	movw	r24, r28
     7fe:	05 96       	adiw	r24, 0x05	; 5
     800:	b8 01       	movw	r22, r16
     802:	0e 94 62 06 	call	0xcc4	; 0xcc4 <__unpack_f>
     806:	89 85       	ldd	r24, Y+9	; 0x09
     808:	82 30       	cpi	r24, 0x02	; 2
     80a:	40 f0       	brcs	.+16     	; 0x81c <__gesf2+0x56>
     80c:	89 89       	ldd	r24, Y+17	; 0x11
     80e:	82 30       	cpi	r24, 0x02	; 2
     810:	28 f0       	brcs	.+10     	; 0x81c <__gesf2+0x56>
     812:	c7 01       	movw	r24, r14
     814:	b8 01       	movw	r22, r16
     816:	0e 94 da 06 	call	0xdb4	; 0xdb4 <__fpcmp_parts_f>
     81a:	01 c0       	rjmp	.+2      	; 0x81e <__gesf2+0x58>
     81c:	8f ef       	ldi	r24, 0xFF	; 255
     81e:	68 96       	adiw	r28, 0x18	; 24
     820:	e6 e0       	ldi	r30, 0x06	; 6
     822:	0c 94 ef 16 	jmp	0x2dde	; 0x2dde <__epilogue_restores__+0x18>

00000826 <__floatsisf>:
     826:	a8 e0       	ldi	r26, 0x08	; 8
     828:	b0 e0       	ldi	r27, 0x00	; 0
     82a:	e9 e1       	ldi	r30, 0x19	; 25
     82c:	f4 e0       	ldi	r31, 0x04	; 4
     82e:	0c 94 d0 16 	jmp	0x2da0	; 0x2da0 <__prologue_saves__+0x12>
     832:	9b 01       	movw	r18, r22
     834:	ac 01       	movw	r20, r24
     836:	83 e0       	ldi	r24, 0x03	; 3
     838:	89 83       	std	Y+1, r24	; 0x01
     83a:	da 01       	movw	r26, r20
     83c:	c9 01       	movw	r24, r18
     83e:	88 27       	eor	r24, r24
     840:	b7 fd       	sbrc	r27, 7
     842:	83 95       	inc	r24
     844:	99 27       	eor	r25, r25
     846:	aa 27       	eor	r26, r26
     848:	bb 27       	eor	r27, r27
     84a:	b8 2e       	mov	r11, r24
     84c:	21 15       	cp	r18, r1
     84e:	31 05       	cpc	r19, r1
     850:	41 05       	cpc	r20, r1
     852:	51 05       	cpc	r21, r1
     854:	19 f4       	brne	.+6      	; 0x85c <__floatsisf+0x36>
     856:	82 e0       	ldi	r24, 0x02	; 2
     858:	89 83       	std	Y+1, r24	; 0x01
     85a:	3a c0       	rjmp	.+116    	; 0x8d0 <__floatsisf+0xaa>
     85c:	88 23       	and	r24, r24
     85e:	a9 f0       	breq	.+42     	; 0x88a <__floatsisf+0x64>
     860:	20 30       	cpi	r18, 0x00	; 0
     862:	80 e0       	ldi	r24, 0x00	; 0
     864:	38 07       	cpc	r19, r24
     866:	80 e0       	ldi	r24, 0x00	; 0
     868:	48 07       	cpc	r20, r24
     86a:	80 e8       	ldi	r24, 0x80	; 128
     86c:	58 07       	cpc	r21, r24
     86e:	29 f4       	brne	.+10     	; 0x87a <__floatsisf+0x54>
     870:	60 e0       	ldi	r22, 0x00	; 0
     872:	70 e0       	ldi	r23, 0x00	; 0
     874:	80 e0       	ldi	r24, 0x00	; 0
     876:	9f ec       	ldi	r25, 0xCF	; 207
     878:	30 c0       	rjmp	.+96     	; 0x8da <__floatsisf+0xb4>
     87a:	ee 24       	eor	r14, r14
     87c:	ff 24       	eor	r15, r15
     87e:	87 01       	movw	r16, r14
     880:	e2 1a       	sub	r14, r18
     882:	f3 0a       	sbc	r15, r19
     884:	04 0b       	sbc	r16, r20
     886:	15 0b       	sbc	r17, r21
     888:	02 c0       	rjmp	.+4      	; 0x88e <__floatsisf+0x68>
     88a:	79 01       	movw	r14, r18
     88c:	8a 01       	movw	r16, r20
     88e:	8e e1       	ldi	r24, 0x1E	; 30
     890:	c8 2e       	mov	r12, r24
     892:	d1 2c       	mov	r13, r1
     894:	dc 82       	std	Y+4, r13	; 0x04
     896:	cb 82       	std	Y+3, r12	; 0x03
     898:	ed 82       	std	Y+5, r14	; 0x05
     89a:	fe 82       	std	Y+6, r15	; 0x06
     89c:	0f 83       	std	Y+7, r16	; 0x07
     89e:	18 87       	std	Y+8, r17	; 0x08
     8a0:	c8 01       	movw	r24, r16
     8a2:	b7 01       	movw	r22, r14
     8a4:	0e 94 3e 05 	call	0xa7c	; 0xa7c <__clzsi2>
     8a8:	01 97       	sbiw	r24, 0x01	; 1
     8aa:	18 16       	cp	r1, r24
     8ac:	19 06       	cpc	r1, r25
     8ae:	84 f4       	brge	.+32     	; 0x8d0 <__floatsisf+0xaa>
     8b0:	08 2e       	mov	r0, r24
     8b2:	04 c0       	rjmp	.+8      	; 0x8bc <__floatsisf+0x96>
     8b4:	ee 0c       	add	r14, r14
     8b6:	ff 1c       	adc	r15, r15
     8b8:	00 1f       	adc	r16, r16
     8ba:	11 1f       	adc	r17, r17
     8bc:	0a 94       	dec	r0
     8be:	d2 f7       	brpl	.-12     	; 0x8b4 <__floatsisf+0x8e>
     8c0:	ed 82       	std	Y+5, r14	; 0x05
     8c2:	fe 82       	std	Y+6, r15	; 0x06
     8c4:	0f 83       	std	Y+7, r16	; 0x07
     8c6:	18 87       	std	Y+8, r17	; 0x08
     8c8:	c8 1a       	sub	r12, r24
     8ca:	d9 0a       	sbc	r13, r25
     8cc:	dc 82       	std	Y+4, r13	; 0x04
     8ce:	cb 82       	std	Y+3, r12	; 0x03
     8d0:	ba 82       	std	Y+2, r11	; 0x02
     8d2:	ce 01       	movw	r24, r28
     8d4:	01 96       	adiw	r24, 0x01	; 1
     8d6:	0e 94 8d 05 	call	0xb1a	; 0xb1a <__pack_f>
     8da:	28 96       	adiw	r28, 0x08	; 8
     8dc:	e9 e0       	ldi	r30, 0x09	; 9
     8de:	0c 94 ec 16 	jmp	0x2dd8	; 0x2dd8 <__epilogue_restores__+0x12>

000008e2 <__fixsfsi>:
     8e2:	ac e0       	ldi	r26, 0x0C	; 12
     8e4:	b0 e0       	ldi	r27, 0x00	; 0
     8e6:	e7 e7       	ldi	r30, 0x77	; 119
     8e8:	f4 e0       	ldi	r31, 0x04	; 4
     8ea:	0c 94 d7 16 	jmp	0x2dae	; 0x2dae <__prologue_saves__+0x20>
     8ee:	69 83       	std	Y+1, r22	; 0x01
     8f0:	7a 83       	std	Y+2, r23	; 0x02
     8f2:	8b 83       	std	Y+3, r24	; 0x03
     8f4:	9c 83       	std	Y+4, r25	; 0x04
     8f6:	ce 01       	movw	r24, r28
     8f8:	01 96       	adiw	r24, 0x01	; 1
     8fa:	be 01       	movw	r22, r28
     8fc:	6b 5f       	subi	r22, 0xFB	; 251
     8fe:	7f 4f       	sbci	r23, 0xFF	; 255
     900:	0e 94 62 06 	call	0xcc4	; 0xcc4 <__unpack_f>
     904:	8d 81       	ldd	r24, Y+5	; 0x05
     906:	82 30       	cpi	r24, 0x02	; 2
     908:	61 f1       	breq	.+88     	; 0x962 <__fixsfsi+0x80>
     90a:	82 30       	cpi	r24, 0x02	; 2
     90c:	50 f1       	brcs	.+84     	; 0x962 <__fixsfsi+0x80>
     90e:	84 30       	cpi	r24, 0x04	; 4
     910:	21 f4       	brne	.+8      	; 0x91a <__fixsfsi+0x38>
     912:	8e 81       	ldd	r24, Y+6	; 0x06
     914:	88 23       	and	r24, r24
     916:	51 f1       	breq	.+84     	; 0x96c <__fixsfsi+0x8a>
     918:	2e c0       	rjmp	.+92     	; 0x976 <__fixsfsi+0x94>
     91a:	2f 81       	ldd	r18, Y+7	; 0x07
     91c:	38 85       	ldd	r19, Y+8	; 0x08
     91e:	37 fd       	sbrc	r19, 7
     920:	20 c0       	rjmp	.+64     	; 0x962 <__fixsfsi+0x80>
     922:	6e 81       	ldd	r22, Y+6	; 0x06
     924:	2f 31       	cpi	r18, 0x1F	; 31
     926:	31 05       	cpc	r19, r1
     928:	1c f0       	brlt	.+6      	; 0x930 <__fixsfsi+0x4e>
     92a:	66 23       	and	r22, r22
     92c:	f9 f0       	breq	.+62     	; 0x96c <__fixsfsi+0x8a>
     92e:	23 c0       	rjmp	.+70     	; 0x976 <__fixsfsi+0x94>
     930:	8e e1       	ldi	r24, 0x1E	; 30
     932:	90 e0       	ldi	r25, 0x00	; 0
     934:	82 1b       	sub	r24, r18
     936:	93 0b       	sbc	r25, r19
     938:	29 85       	ldd	r18, Y+9	; 0x09
     93a:	3a 85       	ldd	r19, Y+10	; 0x0a
     93c:	4b 85       	ldd	r20, Y+11	; 0x0b
     93e:	5c 85       	ldd	r21, Y+12	; 0x0c
     940:	04 c0       	rjmp	.+8      	; 0x94a <__fixsfsi+0x68>
     942:	56 95       	lsr	r21
     944:	47 95       	ror	r20
     946:	37 95       	ror	r19
     948:	27 95       	ror	r18
     94a:	8a 95       	dec	r24
     94c:	d2 f7       	brpl	.-12     	; 0x942 <__fixsfsi+0x60>
     94e:	66 23       	and	r22, r22
     950:	b1 f0       	breq	.+44     	; 0x97e <__fixsfsi+0x9c>
     952:	50 95       	com	r21
     954:	40 95       	com	r20
     956:	30 95       	com	r19
     958:	21 95       	neg	r18
     95a:	3f 4f       	sbci	r19, 0xFF	; 255
     95c:	4f 4f       	sbci	r20, 0xFF	; 255
     95e:	5f 4f       	sbci	r21, 0xFF	; 255
     960:	0e c0       	rjmp	.+28     	; 0x97e <__fixsfsi+0x9c>
     962:	20 e0       	ldi	r18, 0x00	; 0
     964:	30 e0       	ldi	r19, 0x00	; 0
     966:	40 e0       	ldi	r20, 0x00	; 0
     968:	50 e0       	ldi	r21, 0x00	; 0
     96a:	09 c0       	rjmp	.+18     	; 0x97e <__fixsfsi+0x9c>
     96c:	2f ef       	ldi	r18, 0xFF	; 255
     96e:	3f ef       	ldi	r19, 0xFF	; 255
     970:	4f ef       	ldi	r20, 0xFF	; 255
     972:	5f e7       	ldi	r21, 0x7F	; 127
     974:	04 c0       	rjmp	.+8      	; 0x97e <__fixsfsi+0x9c>
     976:	20 e0       	ldi	r18, 0x00	; 0
     978:	30 e0       	ldi	r19, 0x00	; 0
     97a:	40 e0       	ldi	r20, 0x00	; 0
     97c:	50 e8       	ldi	r21, 0x80	; 128
     97e:	b9 01       	movw	r22, r18
     980:	ca 01       	movw	r24, r20
     982:	2c 96       	adiw	r28, 0x0c	; 12
     984:	e2 e0       	ldi	r30, 0x02	; 2
     986:	0c 94 f3 16 	jmp	0x2de6	; 0x2de6 <__epilogue_restores__+0x20>

0000098a <__floatunsisf>:
     98a:	a8 e0       	ldi	r26, 0x08	; 8
     98c:	b0 e0       	ldi	r27, 0x00	; 0
     98e:	eb ec       	ldi	r30, 0xCB	; 203
     990:	f4 e0       	ldi	r31, 0x04	; 4
     992:	0c 94 cf 16 	jmp	0x2d9e	; 0x2d9e <__prologue_saves__+0x10>
     996:	7b 01       	movw	r14, r22
     998:	8c 01       	movw	r16, r24
     99a:	61 15       	cp	r22, r1
     99c:	71 05       	cpc	r23, r1
     99e:	81 05       	cpc	r24, r1
     9a0:	91 05       	cpc	r25, r1
     9a2:	19 f4       	brne	.+6      	; 0x9aa <__floatunsisf+0x20>
     9a4:	82 e0       	ldi	r24, 0x02	; 2
     9a6:	89 83       	std	Y+1, r24	; 0x01
     9a8:	60 c0       	rjmp	.+192    	; 0xa6a <__floatunsisf+0xe0>
     9aa:	83 e0       	ldi	r24, 0x03	; 3
     9ac:	89 83       	std	Y+1, r24	; 0x01
     9ae:	8e e1       	ldi	r24, 0x1E	; 30
     9b0:	c8 2e       	mov	r12, r24
     9b2:	d1 2c       	mov	r13, r1
     9b4:	dc 82       	std	Y+4, r13	; 0x04
     9b6:	cb 82       	std	Y+3, r12	; 0x03
     9b8:	ed 82       	std	Y+5, r14	; 0x05
     9ba:	fe 82       	std	Y+6, r15	; 0x06
     9bc:	0f 83       	std	Y+7, r16	; 0x07
     9be:	18 87       	std	Y+8, r17	; 0x08
     9c0:	c8 01       	movw	r24, r16
     9c2:	b7 01       	movw	r22, r14
     9c4:	0e 94 3e 05 	call	0xa7c	; 0xa7c <__clzsi2>
     9c8:	fc 01       	movw	r30, r24
     9ca:	31 97       	sbiw	r30, 0x01	; 1
     9cc:	f7 ff       	sbrs	r31, 7
     9ce:	3b c0       	rjmp	.+118    	; 0xa46 <__floatunsisf+0xbc>
     9d0:	22 27       	eor	r18, r18
     9d2:	33 27       	eor	r19, r19
     9d4:	2e 1b       	sub	r18, r30
     9d6:	3f 0b       	sbc	r19, r31
     9d8:	57 01       	movw	r10, r14
     9da:	68 01       	movw	r12, r16
     9dc:	02 2e       	mov	r0, r18
     9de:	04 c0       	rjmp	.+8      	; 0x9e8 <__floatunsisf+0x5e>
     9e0:	d6 94       	lsr	r13
     9e2:	c7 94       	ror	r12
     9e4:	b7 94       	ror	r11
     9e6:	a7 94       	ror	r10
     9e8:	0a 94       	dec	r0
     9ea:	d2 f7       	brpl	.-12     	; 0x9e0 <__floatunsisf+0x56>
     9ec:	40 e0       	ldi	r20, 0x00	; 0
     9ee:	50 e0       	ldi	r21, 0x00	; 0
     9f0:	60 e0       	ldi	r22, 0x00	; 0
     9f2:	70 e0       	ldi	r23, 0x00	; 0
     9f4:	81 e0       	ldi	r24, 0x01	; 1
     9f6:	90 e0       	ldi	r25, 0x00	; 0
     9f8:	a0 e0       	ldi	r26, 0x00	; 0
     9fa:	b0 e0       	ldi	r27, 0x00	; 0
     9fc:	04 c0       	rjmp	.+8      	; 0xa06 <__floatunsisf+0x7c>
     9fe:	88 0f       	add	r24, r24
     a00:	99 1f       	adc	r25, r25
     a02:	aa 1f       	adc	r26, r26
     a04:	bb 1f       	adc	r27, r27
     a06:	2a 95       	dec	r18
     a08:	d2 f7       	brpl	.-12     	; 0x9fe <__floatunsisf+0x74>
     a0a:	01 97       	sbiw	r24, 0x01	; 1
     a0c:	a1 09       	sbc	r26, r1
     a0e:	b1 09       	sbc	r27, r1
     a10:	8e 21       	and	r24, r14
     a12:	9f 21       	and	r25, r15
     a14:	a0 23       	and	r26, r16
     a16:	b1 23       	and	r27, r17
     a18:	00 97       	sbiw	r24, 0x00	; 0
     a1a:	a1 05       	cpc	r26, r1
     a1c:	b1 05       	cpc	r27, r1
     a1e:	21 f0       	breq	.+8      	; 0xa28 <__floatunsisf+0x9e>
     a20:	41 e0       	ldi	r20, 0x01	; 1
     a22:	50 e0       	ldi	r21, 0x00	; 0
     a24:	60 e0       	ldi	r22, 0x00	; 0
     a26:	70 e0       	ldi	r23, 0x00	; 0
     a28:	4a 29       	or	r20, r10
     a2a:	5b 29       	or	r21, r11
     a2c:	6c 29       	or	r22, r12
     a2e:	7d 29       	or	r23, r13
     a30:	4d 83       	std	Y+5, r20	; 0x05
     a32:	5e 83       	std	Y+6, r21	; 0x06
     a34:	6f 83       	std	Y+7, r22	; 0x07
     a36:	78 87       	std	Y+8, r23	; 0x08
     a38:	8e e1       	ldi	r24, 0x1E	; 30
     a3a:	90 e0       	ldi	r25, 0x00	; 0
     a3c:	8e 1b       	sub	r24, r30
     a3e:	9f 0b       	sbc	r25, r31
     a40:	9c 83       	std	Y+4, r25	; 0x04
     a42:	8b 83       	std	Y+3, r24	; 0x03
     a44:	12 c0       	rjmp	.+36     	; 0xa6a <__floatunsisf+0xe0>
     a46:	30 97       	sbiw	r30, 0x00	; 0
     a48:	81 f0       	breq	.+32     	; 0xa6a <__floatunsisf+0xe0>
     a4a:	0e 2e       	mov	r0, r30
     a4c:	04 c0       	rjmp	.+8      	; 0xa56 <__floatunsisf+0xcc>
     a4e:	ee 0c       	add	r14, r14
     a50:	ff 1c       	adc	r15, r15
     a52:	00 1f       	adc	r16, r16
     a54:	11 1f       	adc	r17, r17
     a56:	0a 94       	dec	r0
     a58:	d2 f7       	brpl	.-12     	; 0xa4e <__floatunsisf+0xc4>
     a5a:	ed 82       	std	Y+5, r14	; 0x05
     a5c:	fe 82       	std	Y+6, r15	; 0x06
     a5e:	0f 83       	std	Y+7, r16	; 0x07
     a60:	18 87       	std	Y+8, r17	; 0x08
     a62:	ce 1a       	sub	r12, r30
     a64:	df 0a       	sbc	r13, r31
     a66:	dc 82       	std	Y+4, r13	; 0x04
     a68:	cb 82       	std	Y+3, r12	; 0x03
     a6a:	1a 82       	std	Y+2, r1	; 0x02
     a6c:	ce 01       	movw	r24, r28
     a6e:	01 96       	adiw	r24, 0x01	; 1
     a70:	0e 94 8d 05 	call	0xb1a	; 0xb1a <__pack_f>
     a74:	28 96       	adiw	r28, 0x08	; 8
     a76:	ea e0       	ldi	r30, 0x0A	; 10
     a78:	0c 94 eb 16 	jmp	0x2dd6	; 0x2dd6 <__epilogue_restores__+0x10>

00000a7c <__clzsi2>:
     a7c:	ef 92       	push	r14
     a7e:	ff 92       	push	r15
     a80:	0f 93       	push	r16
     a82:	1f 93       	push	r17
     a84:	7b 01       	movw	r14, r22
     a86:	8c 01       	movw	r16, r24
     a88:	80 e0       	ldi	r24, 0x00	; 0
     a8a:	e8 16       	cp	r14, r24
     a8c:	80 e0       	ldi	r24, 0x00	; 0
     a8e:	f8 06       	cpc	r15, r24
     a90:	81 e0       	ldi	r24, 0x01	; 1
     a92:	08 07       	cpc	r16, r24
     a94:	80 e0       	ldi	r24, 0x00	; 0
     a96:	18 07       	cpc	r17, r24
     a98:	88 f4       	brcc	.+34     	; 0xabc <__clzsi2+0x40>
     a9a:	8f ef       	ldi	r24, 0xFF	; 255
     a9c:	e8 16       	cp	r14, r24
     a9e:	f1 04       	cpc	r15, r1
     aa0:	01 05       	cpc	r16, r1
     aa2:	11 05       	cpc	r17, r1
     aa4:	31 f0       	breq	.+12     	; 0xab2 <__clzsi2+0x36>
     aa6:	28 f0       	brcs	.+10     	; 0xab2 <__clzsi2+0x36>
     aa8:	88 e0       	ldi	r24, 0x08	; 8
     aaa:	90 e0       	ldi	r25, 0x00	; 0
     aac:	a0 e0       	ldi	r26, 0x00	; 0
     aae:	b0 e0       	ldi	r27, 0x00	; 0
     ab0:	17 c0       	rjmp	.+46     	; 0xae0 <__clzsi2+0x64>
     ab2:	80 e0       	ldi	r24, 0x00	; 0
     ab4:	90 e0       	ldi	r25, 0x00	; 0
     ab6:	a0 e0       	ldi	r26, 0x00	; 0
     ab8:	b0 e0       	ldi	r27, 0x00	; 0
     aba:	12 c0       	rjmp	.+36     	; 0xae0 <__clzsi2+0x64>
     abc:	80 e0       	ldi	r24, 0x00	; 0
     abe:	e8 16       	cp	r14, r24
     ac0:	80 e0       	ldi	r24, 0x00	; 0
     ac2:	f8 06       	cpc	r15, r24
     ac4:	80 e0       	ldi	r24, 0x00	; 0
     ac6:	08 07       	cpc	r16, r24
     ac8:	81 e0       	ldi	r24, 0x01	; 1
     aca:	18 07       	cpc	r17, r24
     acc:	28 f0       	brcs	.+10     	; 0xad8 <__clzsi2+0x5c>
     ace:	88 e1       	ldi	r24, 0x18	; 24
     ad0:	90 e0       	ldi	r25, 0x00	; 0
     ad2:	a0 e0       	ldi	r26, 0x00	; 0
     ad4:	b0 e0       	ldi	r27, 0x00	; 0
     ad6:	04 c0       	rjmp	.+8      	; 0xae0 <__clzsi2+0x64>
     ad8:	80 e1       	ldi	r24, 0x10	; 16
     ada:	90 e0       	ldi	r25, 0x00	; 0
     adc:	a0 e0       	ldi	r26, 0x00	; 0
     ade:	b0 e0       	ldi	r27, 0x00	; 0
     ae0:	20 e2       	ldi	r18, 0x20	; 32
     ae2:	30 e0       	ldi	r19, 0x00	; 0
     ae4:	40 e0       	ldi	r20, 0x00	; 0
     ae6:	50 e0       	ldi	r21, 0x00	; 0
     ae8:	28 1b       	sub	r18, r24
     aea:	39 0b       	sbc	r19, r25
     aec:	4a 0b       	sbc	r20, r26
     aee:	5b 0b       	sbc	r21, r27
     af0:	04 c0       	rjmp	.+8      	; 0xafa <__clzsi2+0x7e>
     af2:	16 95       	lsr	r17
     af4:	07 95       	ror	r16
     af6:	f7 94       	ror	r15
     af8:	e7 94       	ror	r14
     afa:	8a 95       	dec	r24
     afc:	d2 f7       	brpl	.-12     	; 0xaf2 <__clzsi2+0x76>
     afe:	f7 01       	movw	r30, r14
     b00:	e2 56       	subi	r30, 0x62	; 98
     b02:	fe 4f       	sbci	r31, 0xFE	; 254
     b04:	80 81       	ld	r24, Z
     b06:	28 1b       	sub	r18, r24
     b08:	31 09       	sbc	r19, r1
     b0a:	41 09       	sbc	r20, r1
     b0c:	51 09       	sbc	r21, r1
     b0e:	c9 01       	movw	r24, r18
     b10:	1f 91       	pop	r17
     b12:	0f 91       	pop	r16
     b14:	ff 90       	pop	r15
     b16:	ef 90       	pop	r14
     b18:	08 95       	ret

00000b1a <__pack_f>:
     b1a:	df 92       	push	r13
     b1c:	ef 92       	push	r14
     b1e:	ff 92       	push	r15
     b20:	0f 93       	push	r16
     b22:	1f 93       	push	r17
     b24:	fc 01       	movw	r30, r24
     b26:	e4 80       	ldd	r14, Z+4	; 0x04
     b28:	f5 80       	ldd	r15, Z+5	; 0x05
     b2a:	06 81       	ldd	r16, Z+6	; 0x06
     b2c:	17 81       	ldd	r17, Z+7	; 0x07
     b2e:	d1 80       	ldd	r13, Z+1	; 0x01
     b30:	80 81       	ld	r24, Z
     b32:	82 30       	cpi	r24, 0x02	; 2
     b34:	48 f4       	brcc	.+18     	; 0xb48 <__pack_f+0x2e>
     b36:	80 e0       	ldi	r24, 0x00	; 0
     b38:	90 e0       	ldi	r25, 0x00	; 0
     b3a:	a0 e1       	ldi	r26, 0x10	; 16
     b3c:	b0 e0       	ldi	r27, 0x00	; 0
     b3e:	e8 2a       	or	r14, r24
     b40:	f9 2a       	or	r15, r25
     b42:	0a 2b       	or	r16, r26
     b44:	1b 2b       	or	r17, r27
     b46:	a5 c0       	rjmp	.+330    	; 0xc92 <__pack_f+0x178>
     b48:	84 30       	cpi	r24, 0x04	; 4
     b4a:	09 f4       	brne	.+2      	; 0xb4e <__pack_f+0x34>
     b4c:	9f c0       	rjmp	.+318    	; 0xc8c <__pack_f+0x172>
     b4e:	82 30       	cpi	r24, 0x02	; 2
     b50:	21 f4       	brne	.+8      	; 0xb5a <__pack_f+0x40>
     b52:	ee 24       	eor	r14, r14
     b54:	ff 24       	eor	r15, r15
     b56:	87 01       	movw	r16, r14
     b58:	05 c0       	rjmp	.+10     	; 0xb64 <__pack_f+0x4a>
     b5a:	e1 14       	cp	r14, r1
     b5c:	f1 04       	cpc	r15, r1
     b5e:	01 05       	cpc	r16, r1
     b60:	11 05       	cpc	r17, r1
     b62:	19 f4       	brne	.+6      	; 0xb6a <__pack_f+0x50>
     b64:	e0 e0       	ldi	r30, 0x00	; 0
     b66:	f0 e0       	ldi	r31, 0x00	; 0
     b68:	96 c0       	rjmp	.+300    	; 0xc96 <__pack_f+0x17c>
     b6a:	62 81       	ldd	r22, Z+2	; 0x02
     b6c:	73 81       	ldd	r23, Z+3	; 0x03
     b6e:	9f ef       	ldi	r25, 0xFF	; 255
     b70:	62 38       	cpi	r22, 0x82	; 130
     b72:	79 07       	cpc	r23, r25
     b74:	0c f0       	brlt	.+2      	; 0xb78 <__pack_f+0x5e>
     b76:	5b c0       	rjmp	.+182    	; 0xc2e <__pack_f+0x114>
     b78:	22 e8       	ldi	r18, 0x82	; 130
     b7a:	3f ef       	ldi	r19, 0xFF	; 255
     b7c:	26 1b       	sub	r18, r22
     b7e:	37 0b       	sbc	r19, r23
     b80:	2a 31       	cpi	r18, 0x1A	; 26
     b82:	31 05       	cpc	r19, r1
     b84:	2c f0       	brlt	.+10     	; 0xb90 <__pack_f+0x76>
     b86:	20 e0       	ldi	r18, 0x00	; 0
     b88:	30 e0       	ldi	r19, 0x00	; 0
     b8a:	40 e0       	ldi	r20, 0x00	; 0
     b8c:	50 e0       	ldi	r21, 0x00	; 0
     b8e:	2a c0       	rjmp	.+84     	; 0xbe4 <__pack_f+0xca>
     b90:	b8 01       	movw	r22, r16
     b92:	a7 01       	movw	r20, r14
     b94:	02 2e       	mov	r0, r18
     b96:	04 c0       	rjmp	.+8      	; 0xba0 <__pack_f+0x86>
     b98:	76 95       	lsr	r23
     b9a:	67 95       	ror	r22
     b9c:	57 95       	ror	r21
     b9e:	47 95       	ror	r20
     ba0:	0a 94       	dec	r0
     ba2:	d2 f7       	brpl	.-12     	; 0xb98 <__pack_f+0x7e>
     ba4:	81 e0       	ldi	r24, 0x01	; 1
     ba6:	90 e0       	ldi	r25, 0x00	; 0
     ba8:	a0 e0       	ldi	r26, 0x00	; 0
     baa:	b0 e0       	ldi	r27, 0x00	; 0
     bac:	04 c0       	rjmp	.+8      	; 0xbb6 <__pack_f+0x9c>
     bae:	88 0f       	add	r24, r24
     bb0:	99 1f       	adc	r25, r25
     bb2:	aa 1f       	adc	r26, r26
     bb4:	bb 1f       	adc	r27, r27
     bb6:	2a 95       	dec	r18
     bb8:	d2 f7       	brpl	.-12     	; 0xbae <__pack_f+0x94>
     bba:	01 97       	sbiw	r24, 0x01	; 1
     bbc:	a1 09       	sbc	r26, r1
     bbe:	b1 09       	sbc	r27, r1
     bc0:	8e 21       	and	r24, r14
     bc2:	9f 21       	and	r25, r15
     bc4:	a0 23       	and	r26, r16
     bc6:	b1 23       	and	r27, r17
     bc8:	00 97       	sbiw	r24, 0x00	; 0
     bca:	a1 05       	cpc	r26, r1
     bcc:	b1 05       	cpc	r27, r1
     bce:	21 f0       	breq	.+8      	; 0xbd8 <__pack_f+0xbe>
     bd0:	81 e0       	ldi	r24, 0x01	; 1
     bd2:	90 e0       	ldi	r25, 0x00	; 0
     bd4:	a0 e0       	ldi	r26, 0x00	; 0
     bd6:	b0 e0       	ldi	r27, 0x00	; 0
     bd8:	9a 01       	movw	r18, r20
     bda:	ab 01       	movw	r20, r22
     bdc:	28 2b       	or	r18, r24
     bde:	39 2b       	or	r19, r25
     be0:	4a 2b       	or	r20, r26
     be2:	5b 2b       	or	r21, r27
     be4:	da 01       	movw	r26, r20
     be6:	c9 01       	movw	r24, r18
     be8:	8f 77       	andi	r24, 0x7F	; 127
     bea:	90 70       	andi	r25, 0x00	; 0
     bec:	a0 70       	andi	r26, 0x00	; 0
     bee:	b0 70       	andi	r27, 0x00	; 0
     bf0:	80 34       	cpi	r24, 0x40	; 64
     bf2:	91 05       	cpc	r25, r1
     bf4:	a1 05       	cpc	r26, r1
     bf6:	b1 05       	cpc	r27, r1
     bf8:	39 f4       	brne	.+14     	; 0xc08 <__pack_f+0xee>
     bfa:	27 ff       	sbrs	r18, 7
     bfc:	09 c0       	rjmp	.+18     	; 0xc10 <__pack_f+0xf6>
     bfe:	20 5c       	subi	r18, 0xC0	; 192
     c00:	3f 4f       	sbci	r19, 0xFF	; 255
     c02:	4f 4f       	sbci	r20, 0xFF	; 255
     c04:	5f 4f       	sbci	r21, 0xFF	; 255
     c06:	04 c0       	rjmp	.+8      	; 0xc10 <__pack_f+0xf6>
     c08:	21 5c       	subi	r18, 0xC1	; 193
     c0a:	3f 4f       	sbci	r19, 0xFF	; 255
     c0c:	4f 4f       	sbci	r20, 0xFF	; 255
     c0e:	5f 4f       	sbci	r21, 0xFF	; 255
     c10:	e0 e0       	ldi	r30, 0x00	; 0
     c12:	f0 e0       	ldi	r31, 0x00	; 0
     c14:	20 30       	cpi	r18, 0x00	; 0
     c16:	a0 e0       	ldi	r26, 0x00	; 0
     c18:	3a 07       	cpc	r19, r26
     c1a:	a0 e0       	ldi	r26, 0x00	; 0
     c1c:	4a 07       	cpc	r20, r26
     c1e:	a0 e4       	ldi	r26, 0x40	; 64
     c20:	5a 07       	cpc	r21, r26
     c22:	10 f0       	brcs	.+4      	; 0xc28 <__pack_f+0x10e>
     c24:	e1 e0       	ldi	r30, 0x01	; 1
     c26:	f0 e0       	ldi	r31, 0x00	; 0
     c28:	79 01       	movw	r14, r18
     c2a:	8a 01       	movw	r16, r20
     c2c:	27 c0       	rjmp	.+78     	; 0xc7c <__pack_f+0x162>
     c2e:	60 38       	cpi	r22, 0x80	; 128
     c30:	71 05       	cpc	r23, r1
     c32:	64 f5       	brge	.+88     	; 0xc8c <__pack_f+0x172>
     c34:	fb 01       	movw	r30, r22
     c36:	e1 58       	subi	r30, 0x81	; 129
     c38:	ff 4f       	sbci	r31, 0xFF	; 255
     c3a:	d8 01       	movw	r26, r16
     c3c:	c7 01       	movw	r24, r14
     c3e:	8f 77       	andi	r24, 0x7F	; 127
     c40:	90 70       	andi	r25, 0x00	; 0
     c42:	a0 70       	andi	r26, 0x00	; 0
     c44:	b0 70       	andi	r27, 0x00	; 0
     c46:	80 34       	cpi	r24, 0x40	; 64
     c48:	91 05       	cpc	r25, r1
     c4a:	a1 05       	cpc	r26, r1
     c4c:	b1 05       	cpc	r27, r1
     c4e:	39 f4       	brne	.+14     	; 0xc5e <__pack_f+0x144>
     c50:	e7 fe       	sbrs	r14, 7
     c52:	0d c0       	rjmp	.+26     	; 0xc6e <__pack_f+0x154>
     c54:	80 e4       	ldi	r24, 0x40	; 64
     c56:	90 e0       	ldi	r25, 0x00	; 0
     c58:	a0 e0       	ldi	r26, 0x00	; 0
     c5a:	b0 e0       	ldi	r27, 0x00	; 0
     c5c:	04 c0       	rjmp	.+8      	; 0xc66 <__pack_f+0x14c>
     c5e:	8f e3       	ldi	r24, 0x3F	; 63
     c60:	90 e0       	ldi	r25, 0x00	; 0
     c62:	a0 e0       	ldi	r26, 0x00	; 0
     c64:	b0 e0       	ldi	r27, 0x00	; 0
     c66:	e8 0e       	add	r14, r24
     c68:	f9 1e       	adc	r15, r25
     c6a:	0a 1f       	adc	r16, r26
     c6c:	1b 1f       	adc	r17, r27
     c6e:	17 ff       	sbrs	r17, 7
     c70:	05 c0       	rjmp	.+10     	; 0xc7c <__pack_f+0x162>
     c72:	16 95       	lsr	r17
     c74:	07 95       	ror	r16
     c76:	f7 94       	ror	r15
     c78:	e7 94       	ror	r14
     c7a:	31 96       	adiw	r30, 0x01	; 1
     c7c:	87 e0       	ldi	r24, 0x07	; 7
     c7e:	16 95       	lsr	r17
     c80:	07 95       	ror	r16
     c82:	f7 94       	ror	r15
     c84:	e7 94       	ror	r14
     c86:	8a 95       	dec	r24
     c88:	d1 f7       	brne	.-12     	; 0xc7e <__pack_f+0x164>
     c8a:	05 c0       	rjmp	.+10     	; 0xc96 <__pack_f+0x17c>
     c8c:	ee 24       	eor	r14, r14
     c8e:	ff 24       	eor	r15, r15
     c90:	87 01       	movw	r16, r14
     c92:	ef ef       	ldi	r30, 0xFF	; 255
     c94:	f0 e0       	ldi	r31, 0x00	; 0
     c96:	6e 2f       	mov	r22, r30
     c98:	67 95       	ror	r22
     c9a:	66 27       	eor	r22, r22
     c9c:	67 95       	ror	r22
     c9e:	90 2f       	mov	r25, r16
     ca0:	9f 77       	andi	r25, 0x7F	; 127
     ca2:	d7 94       	ror	r13
     ca4:	dd 24       	eor	r13, r13
     ca6:	d7 94       	ror	r13
     ca8:	8e 2f       	mov	r24, r30
     caa:	86 95       	lsr	r24
     cac:	49 2f       	mov	r20, r25
     cae:	46 2b       	or	r20, r22
     cb0:	58 2f       	mov	r21, r24
     cb2:	5d 29       	or	r21, r13
     cb4:	b7 01       	movw	r22, r14
     cb6:	ca 01       	movw	r24, r20
     cb8:	1f 91       	pop	r17
     cba:	0f 91       	pop	r16
     cbc:	ff 90       	pop	r15
     cbe:	ef 90       	pop	r14
     cc0:	df 90       	pop	r13
     cc2:	08 95       	ret

00000cc4 <__unpack_f>:
     cc4:	fc 01       	movw	r30, r24
     cc6:	db 01       	movw	r26, r22
     cc8:	40 81       	ld	r20, Z
     cca:	51 81       	ldd	r21, Z+1	; 0x01
     ccc:	22 81       	ldd	r18, Z+2	; 0x02
     cce:	62 2f       	mov	r22, r18
     cd0:	6f 77       	andi	r22, 0x7F	; 127
     cd2:	70 e0       	ldi	r23, 0x00	; 0
     cd4:	22 1f       	adc	r18, r18
     cd6:	22 27       	eor	r18, r18
     cd8:	22 1f       	adc	r18, r18
     cda:	93 81       	ldd	r25, Z+3	; 0x03
     cdc:	89 2f       	mov	r24, r25
     cde:	88 0f       	add	r24, r24
     ce0:	82 2b       	or	r24, r18
     ce2:	28 2f       	mov	r18, r24
     ce4:	30 e0       	ldi	r19, 0x00	; 0
     ce6:	99 1f       	adc	r25, r25
     ce8:	99 27       	eor	r25, r25
     cea:	99 1f       	adc	r25, r25
     cec:	11 96       	adiw	r26, 0x01	; 1
     cee:	9c 93       	st	X, r25
     cf0:	11 97       	sbiw	r26, 0x01	; 1
     cf2:	21 15       	cp	r18, r1
     cf4:	31 05       	cpc	r19, r1
     cf6:	a9 f5       	brne	.+106    	; 0xd62 <__unpack_f+0x9e>
     cf8:	41 15       	cp	r20, r1
     cfa:	51 05       	cpc	r21, r1
     cfc:	61 05       	cpc	r22, r1
     cfe:	71 05       	cpc	r23, r1
     d00:	11 f4       	brne	.+4      	; 0xd06 <__unpack_f+0x42>
     d02:	82 e0       	ldi	r24, 0x02	; 2
     d04:	37 c0       	rjmp	.+110    	; 0xd74 <__unpack_f+0xb0>
     d06:	82 e8       	ldi	r24, 0x82	; 130
     d08:	9f ef       	ldi	r25, 0xFF	; 255
     d0a:	13 96       	adiw	r26, 0x03	; 3
     d0c:	9c 93       	st	X, r25
     d0e:	8e 93       	st	-X, r24
     d10:	12 97       	sbiw	r26, 0x02	; 2
     d12:	9a 01       	movw	r18, r20
     d14:	ab 01       	movw	r20, r22
     d16:	67 e0       	ldi	r22, 0x07	; 7
     d18:	22 0f       	add	r18, r18
     d1a:	33 1f       	adc	r19, r19
     d1c:	44 1f       	adc	r20, r20
     d1e:	55 1f       	adc	r21, r21
     d20:	6a 95       	dec	r22
     d22:	d1 f7       	brne	.-12     	; 0xd18 <__unpack_f+0x54>
     d24:	83 e0       	ldi	r24, 0x03	; 3
     d26:	8c 93       	st	X, r24
     d28:	0d c0       	rjmp	.+26     	; 0xd44 <__unpack_f+0x80>
     d2a:	22 0f       	add	r18, r18
     d2c:	33 1f       	adc	r19, r19
     d2e:	44 1f       	adc	r20, r20
     d30:	55 1f       	adc	r21, r21
     d32:	12 96       	adiw	r26, 0x02	; 2
     d34:	8d 91       	ld	r24, X+
     d36:	9c 91       	ld	r25, X
     d38:	13 97       	sbiw	r26, 0x03	; 3
     d3a:	01 97       	sbiw	r24, 0x01	; 1
     d3c:	13 96       	adiw	r26, 0x03	; 3
     d3e:	9c 93       	st	X, r25
     d40:	8e 93       	st	-X, r24
     d42:	12 97       	sbiw	r26, 0x02	; 2
     d44:	20 30       	cpi	r18, 0x00	; 0
     d46:	80 e0       	ldi	r24, 0x00	; 0
     d48:	38 07       	cpc	r19, r24
     d4a:	80 e0       	ldi	r24, 0x00	; 0
     d4c:	48 07       	cpc	r20, r24
     d4e:	80 e4       	ldi	r24, 0x40	; 64
     d50:	58 07       	cpc	r21, r24
     d52:	58 f3       	brcs	.-42     	; 0xd2a <__unpack_f+0x66>
     d54:	14 96       	adiw	r26, 0x04	; 4
     d56:	2d 93       	st	X+, r18
     d58:	3d 93       	st	X+, r19
     d5a:	4d 93       	st	X+, r20
     d5c:	5c 93       	st	X, r21
     d5e:	17 97       	sbiw	r26, 0x07	; 7
     d60:	08 95       	ret
     d62:	2f 3f       	cpi	r18, 0xFF	; 255
     d64:	31 05       	cpc	r19, r1
     d66:	79 f4       	brne	.+30     	; 0xd86 <__unpack_f+0xc2>
     d68:	41 15       	cp	r20, r1
     d6a:	51 05       	cpc	r21, r1
     d6c:	61 05       	cpc	r22, r1
     d6e:	71 05       	cpc	r23, r1
     d70:	19 f4       	brne	.+6      	; 0xd78 <__unpack_f+0xb4>
     d72:	84 e0       	ldi	r24, 0x04	; 4
     d74:	8c 93       	st	X, r24
     d76:	08 95       	ret
     d78:	64 ff       	sbrs	r22, 4
     d7a:	03 c0       	rjmp	.+6      	; 0xd82 <__unpack_f+0xbe>
     d7c:	81 e0       	ldi	r24, 0x01	; 1
     d7e:	8c 93       	st	X, r24
     d80:	12 c0       	rjmp	.+36     	; 0xda6 <__unpack_f+0xe2>
     d82:	1c 92       	st	X, r1
     d84:	10 c0       	rjmp	.+32     	; 0xda6 <__unpack_f+0xe2>
     d86:	2f 57       	subi	r18, 0x7F	; 127
     d88:	30 40       	sbci	r19, 0x00	; 0
     d8a:	13 96       	adiw	r26, 0x03	; 3
     d8c:	3c 93       	st	X, r19
     d8e:	2e 93       	st	-X, r18
     d90:	12 97       	sbiw	r26, 0x02	; 2
     d92:	83 e0       	ldi	r24, 0x03	; 3
     d94:	8c 93       	st	X, r24
     d96:	87 e0       	ldi	r24, 0x07	; 7
     d98:	44 0f       	add	r20, r20
     d9a:	55 1f       	adc	r21, r21
     d9c:	66 1f       	adc	r22, r22
     d9e:	77 1f       	adc	r23, r23
     da0:	8a 95       	dec	r24
     da2:	d1 f7       	brne	.-12     	; 0xd98 <__unpack_f+0xd4>
     da4:	70 64       	ori	r23, 0x40	; 64
     da6:	14 96       	adiw	r26, 0x04	; 4
     da8:	4d 93       	st	X+, r20
     daa:	5d 93       	st	X+, r21
     dac:	6d 93       	st	X+, r22
     dae:	7c 93       	st	X, r23
     db0:	17 97       	sbiw	r26, 0x07	; 7
     db2:	08 95       	ret

00000db4 <__fpcmp_parts_f>:
     db4:	1f 93       	push	r17
     db6:	dc 01       	movw	r26, r24
     db8:	fb 01       	movw	r30, r22
     dba:	9c 91       	ld	r25, X
     dbc:	92 30       	cpi	r25, 0x02	; 2
     dbe:	08 f4       	brcc	.+2      	; 0xdc2 <__fpcmp_parts_f+0xe>
     dc0:	47 c0       	rjmp	.+142    	; 0xe50 <__fpcmp_parts_f+0x9c>
     dc2:	80 81       	ld	r24, Z
     dc4:	82 30       	cpi	r24, 0x02	; 2
     dc6:	08 f4       	brcc	.+2      	; 0xdca <__fpcmp_parts_f+0x16>
     dc8:	43 c0       	rjmp	.+134    	; 0xe50 <__fpcmp_parts_f+0x9c>
     dca:	94 30       	cpi	r25, 0x04	; 4
     dcc:	51 f4       	brne	.+20     	; 0xde2 <__fpcmp_parts_f+0x2e>
     dce:	11 96       	adiw	r26, 0x01	; 1
     dd0:	1c 91       	ld	r17, X
     dd2:	84 30       	cpi	r24, 0x04	; 4
     dd4:	99 f5       	brne	.+102    	; 0xe3c <__fpcmp_parts_f+0x88>
     dd6:	81 81       	ldd	r24, Z+1	; 0x01
     dd8:	68 2f       	mov	r22, r24
     dda:	70 e0       	ldi	r23, 0x00	; 0
     ddc:	61 1b       	sub	r22, r17
     dde:	71 09       	sbc	r23, r1
     de0:	3f c0       	rjmp	.+126    	; 0xe60 <__fpcmp_parts_f+0xac>
     de2:	84 30       	cpi	r24, 0x04	; 4
     de4:	21 f0       	breq	.+8      	; 0xdee <__fpcmp_parts_f+0x3a>
     de6:	92 30       	cpi	r25, 0x02	; 2
     de8:	31 f4       	brne	.+12     	; 0xdf6 <__fpcmp_parts_f+0x42>
     dea:	82 30       	cpi	r24, 0x02	; 2
     dec:	b9 f1       	breq	.+110    	; 0xe5c <__fpcmp_parts_f+0xa8>
     dee:	81 81       	ldd	r24, Z+1	; 0x01
     df0:	88 23       	and	r24, r24
     df2:	89 f1       	breq	.+98     	; 0xe56 <__fpcmp_parts_f+0xa2>
     df4:	2d c0       	rjmp	.+90     	; 0xe50 <__fpcmp_parts_f+0x9c>
     df6:	11 96       	adiw	r26, 0x01	; 1
     df8:	1c 91       	ld	r17, X
     dfa:	11 97       	sbiw	r26, 0x01	; 1
     dfc:	82 30       	cpi	r24, 0x02	; 2
     dfe:	f1 f0       	breq	.+60     	; 0xe3c <__fpcmp_parts_f+0x88>
     e00:	81 81       	ldd	r24, Z+1	; 0x01
     e02:	18 17       	cp	r17, r24
     e04:	d9 f4       	brne	.+54     	; 0xe3c <__fpcmp_parts_f+0x88>
     e06:	12 96       	adiw	r26, 0x02	; 2
     e08:	2d 91       	ld	r18, X+
     e0a:	3c 91       	ld	r19, X
     e0c:	13 97       	sbiw	r26, 0x03	; 3
     e0e:	82 81       	ldd	r24, Z+2	; 0x02
     e10:	93 81       	ldd	r25, Z+3	; 0x03
     e12:	82 17       	cp	r24, r18
     e14:	93 07       	cpc	r25, r19
     e16:	94 f0       	brlt	.+36     	; 0xe3c <__fpcmp_parts_f+0x88>
     e18:	28 17       	cp	r18, r24
     e1a:	39 07       	cpc	r19, r25
     e1c:	bc f0       	brlt	.+46     	; 0xe4c <__fpcmp_parts_f+0x98>
     e1e:	14 96       	adiw	r26, 0x04	; 4
     e20:	8d 91       	ld	r24, X+
     e22:	9d 91       	ld	r25, X+
     e24:	0d 90       	ld	r0, X+
     e26:	bc 91       	ld	r27, X
     e28:	a0 2d       	mov	r26, r0
     e2a:	24 81       	ldd	r18, Z+4	; 0x04
     e2c:	35 81       	ldd	r19, Z+5	; 0x05
     e2e:	46 81       	ldd	r20, Z+6	; 0x06
     e30:	57 81       	ldd	r21, Z+7	; 0x07
     e32:	28 17       	cp	r18, r24
     e34:	39 07       	cpc	r19, r25
     e36:	4a 07       	cpc	r20, r26
     e38:	5b 07       	cpc	r21, r27
     e3a:	18 f4       	brcc	.+6      	; 0xe42 <__fpcmp_parts_f+0x8e>
     e3c:	11 23       	and	r17, r17
     e3e:	41 f0       	breq	.+16     	; 0xe50 <__fpcmp_parts_f+0x9c>
     e40:	0a c0       	rjmp	.+20     	; 0xe56 <__fpcmp_parts_f+0xa2>
     e42:	82 17       	cp	r24, r18
     e44:	93 07       	cpc	r25, r19
     e46:	a4 07       	cpc	r26, r20
     e48:	b5 07       	cpc	r27, r21
     e4a:	40 f4       	brcc	.+16     	; 0xe5c <__fpcmp_parts_f+0xa8>
     e4c:	11 23       	and	r17, r17
     e4e:	19 f0       	breq	.+6      	; 0xe56 <__fpcmp_parts_f+0xa2>
     e50:	61 e0       	ldi	r22, 0x01	; 1
     e52:	70 e0       	ldi	r23, 0x00	; 0
     e54:	05 c0       	rjmp	.+10     	; 0xe60 <__fpcmp_parts_f+0xac>
     e56:	6f ef       	ldi	r22, 0xFF	; 255
     e58:	7f ef       	ldi	r23, 0xFF	; 255
     e5a:	02 c0       	rjmp	.+4      	; 0xe60 <__fpcmp_parts_f+0xac>
     e5c:	60 e0       	ldi	r22, 0x00	; 0
     e5e:	70 e0       	ldi	r23, 0x00	; 0
     e60:	cb 01       	movw	r24, r22
     e62:	1f 91       	pop	r17
     e64:	08 95       	ret

00000e66 <PulseMeasure>:
volatile uint8  g_timePeriodPlusHigh = 0;
volatile uint8  g_timePeriod = 0;
volatile float32  g_period = 0;

void PulseMeasure(void)
{
     e66:	df 93       	push	r29
     e68:	cf 93       	push	r28
     e6a:	00 d0       	rcall	.+0      	; 0xe6c <PulseMeasure+0x6>
     e6c:	cd b7       	in	r28, 0x3d	; 61
     e6e:	de b7       	in	r29, 0x3e	; 62

	PulseState++;
     e70:	80 91 ae 02 	lds	r24, 0x02AE
     e74:	8f 5f       	subi	r24, 0xFF	; 255
     e76:	80 93 ae 02 	sts	0x02AE, r24

	switch (PulseState)
     e7a:	80 91 ae 02 	lds	r24, 0x02AE
     e7e:	28 2f       	mov	r18, r24
     e80:	30 e0       	ldi	r19, 0x00	; 0
     e82:	3a 83       	std	Y+2, r19	; 0x02
     e84:	29 83       	std	Y+1, r18	; 0x01
     e86:	89 81       	ldd	r24, Y+1	; 0x01
     e88:	9a 81       	ldd	r25, Y+2	; 0x02
     e8a:	82 30       	cpi	r24, 0x02	; 2
     e8c:	91 05       	cpc	r25, r1
     e8e:	e1 f0       	breq	.+56     	; 0xec8 <PulseMeasure+0x62>
     e90:	29 81       	ldd	r18, Y+1	; 0x01
     e92:	3a 81       	ldd	r19, Y+2	; 0x02
     e94:	23 30       	cpi	r18, 0x03	; 3
     e96:	31 05       	cpc	r19, r1
     e98:	34 f4       	brge	.+12     	; 0xea6 <PulseMeasure+0x40>
     e9a:	89 81       	ldd	r24, Y+1	; 0x01
     e9c:	9a 81       	ldd	r25, Y+2	; 0x02
     e9e:	81 30       	cpi	r24, 0x01	; 1
     ea0:	91 05       	cpc	r25, r1
     ea2:	61 f0       	breq	.+24     	; 0xebc <PulseMeasure+0x56>
     ea4:	30 c0       	rjmp	.+96     	; 0xf06 <PulseMeasure+0xa0>
     ea6:	29 81       	ldd	r18, Y+1	; 0x01
     ea8:	3a 81       	ldd	r19, Y+2	; 0x02
     eaa:	23 30       	cpi	r18, 0x03	; 3
     eac:	31 05       	cpc	r19, r1
     eae:	c1 f0       	breq	.+48     	; 0xee0 <PulseMeasure+0x7a>
     eb0:	89 81       	ldd	r24, Y+1	; 0x01
     eb2:	9a 81       	ldd	r25, Y+2	; 0x02
     eb4:	84 30       	cpi	r24, 0x04	; 4
     eb6:	91 05       	cpc	r25, r1
     eb8:	f9 f0       	breq	.+62     	; 0xef8 <PulseMeasure+0x92>
     eba:	25 c0       	rjmp	.+74     	; 0xf06 <PulseMeasure+0xa0>
	{
	case 1:
		ICU1_setEdgeDetectionType(FALLING);
     ebc:	80 e0       	ldi	r24, 0x00	; 0
     ebe:	0e 94 bb 0a 	call	0x1576	; 0x1576 <ICU1_setEdgeDetectionType>
		ICU1_clearTimerValue();
     ec2:	0e 94 e5 0a 	call	0x15ca	; 0x15ca <ICU1_clearTimerValue>
     ec6:	1f c0       	rjmp	.+62     	; 0xf06 <PulseMeasure+0xa0>

		break;

	case 2:
		T_ON = ICU1_getInputCaptureValue();
     ec8:	0e 94 da 0a 	call	0x15b4	; 0x15b4 <ICU1_getInputCaptureValue>
     ecc:	90 93 a9 02 	sts	0x02A9, r25
     ed0:	80 93 a8 02 	sts	0x02A8, r24
		ICU1_setEdgeDetectionType(RISING);
     ed4:	81 e0       	ldi	r24, 0x01	; 1
     ed6:	0e 94 bb 0a 	call	0x1576	; 0x1576 <ICU1_setEdgeDetectionType>
		ICU1_clearTimerValue();
     eda:	0e 94 e5 0a 	call	0x15ca	; 0x15ca <ICU1_clearTimerValue>
     ede:	13 c0       	rjmp	.+38     	; 0xf06 <PulseMeasure+0xa0>

		break;

	case 3:
		T_OFF = ICU1_getInputCaptureValue();
     ee0:	0e 94 da 0a 	call	0x15b4	; 0x15b4 <ICU1_getInputCaptureValue>
     ee4:	90 93 ab 02 	sts	0x02AB, r25
     ee8:	80 93 aa 02 	sts	0x02AA, r24
		ICU1_setEdgeDetectionType(FALLING);
     eec:	80 e0       	ldi	r24, 0x00	; 0
     eee:	0e 94 bb 0a 	call	0x1576	; 0x1576 <ICU1_setEdgeDetectionType>
		ICU1_clearTimerValue();
     ef2:	0e 94 e5 0a 	call	0x15ca	; 0x15ca <ICU1_clearTimerValue>
     ef6:	07 c0       	rjmp	.+14     	; 0xf06 <PulseMeasure+0xa0>


		break;

	case 4:
		ICU1_setEdgeDetectionType(RISING);
     ef8:	81 e0       	ldi	r24, 0x01	; 1
     efa:	0e 94 bb 0a 	call	0x1576	; 0x1576 <ICU1_setEdgeDetectionType>
		ICU1_clearTimerValue();
     efe:	0e 94 e5 0a 	call	0x15ca	; 0x15ca <ICU1_clearTimerValue>
		PulseState = 0;
     f02:	10 92 ae 02 	sts	0x02AE, r1

	default:
		/* Do Nothing */
		break;
	}
}
     f06:	0f 90       	pop	r0
     f08:	0f 90       	pop	r0
     f0a:	cf 91       	pop	r28
     f0c:	df 91       	pop	r29
     f0e:	08 95       	ret

00000f10 <periodMeasure>:

void periodMeasure (void)
{
     f10:	df 93       	push	r29
     f12:	cf 93       	push	r28
     f14:	00 d0       	rcall	.+0      	; 0xf16 <periodMeasure+0x6>
     f16:	cd b7       	in	r28, 0x3d	; 61
     f18:	de b7       	in	r29, 0x3e	; 62
	g_edgeCount++;
     f1a:	80 91 b0 02 	lds	r24, 0x02B0
     f1e:	8f 5f       	subi	r24, 0xFF	; 255
     f20:	80 93 b0 02 	sts	0x02B0, r24
	switch (g_edgeCount)
     f24:	80 91 b0 02 	lds	r24, 0x02B0
     f28:	28 2f       	mov	r18, r24
     f2a:	30 e0       	ldi	r19, 0x00	; 0
     f2c:	3a 83       	std	Y+2, r19	; 0x02
     f2e:	29 83       	std	Y+1, r18	; 0x01
     f30:	89 81       	ldd	r24, Y+1	; 0x01
     f32:	9a 81       	ldd	r25, Y+2	; 0x02
     f34:	82 30       	cpi	r24, 0x02	; 2
     f36:	91 05       	cpc	r25, r1
     f38:	e1 f0       	breq	.+56     	; 0xf72 <periodMeasure+0x62>
     f3a:	29 81       	ldd	r18, Y+1	; 0x01
     f3c:	3a 81       	ldd	r19, Y+2	; 0x02
     f3e:	23 30       	cpi	r18, 0x03	; 3
     f40:	31 05       	cpc	r19, r1
     f42:	34 f4       	brge	.+12     	; 0xf50 <periodMeasure+0x40>
     f44:	89 81       	ldd	r24, Y+1	; 0x01
     f46:	9a 81       	ldd	r25, Y+2	; 0x02
     f48:	81 30       	cpi	r24, 0x01	; 1
     f4a:	91 05       	cpc	r25, r1
     f4c:	61 f0       	breq	.+24     	; 0xf66 <periodMeasure+0x56>
     f4e:	2c c0       	rjmp	.+88     	; 0xfa8 <periodMeasure+0x98>
     f50:	29 81       	ldd	r18, Y+1	; 0x01
     f52:	3a 81       	ldd	r19, Y+2	; 0x02
     f54:	23 30       	cpi	r18, 0x03	; 3
     f56:	31 05       	cpc	r19, r1
     f58:	a1 f0       	breq	.+40     	; 0xf82 <periodMeasure+0x72>
     f5a:	89 81       	ldd	r24, Y+1	; 0x01
     f5c:	9a 81       	ldd	r25, Y+2	; 0x02
     f5e:	84 30       	cpi	r24, 0x04	; 4
     f60:	91 05       	cpc	r25, r1
     f62:	b9 f0       	breq	.+46     	; 0xf92 <periodMeasure+0x82>
     f64:	21 c0       	rjmp	.+66     	; 0xfa8 <periodMeasure+0x98>
	{
	case 1:
		/*
		 * Clear the timer counter register to start measurements from the
		 * first detected rising edge */
		ICU3_clearTimerValue();
     f66:	0e 94 94 0b 	call	0x1728	; 0x1728 <ICU3_clearTimerValue>
		/* Detect falling edge */
		ICU3_setEdgeDetectionType(FALLING);
     f6a:	80 e0       	ldi	r24, 0x00	; 0
     f6c:	0e 94 6a 0b 	call	0x16d4	; 0x16d4 <ICU3_setEdgeDetectionType>
     f70:	1b c0       	rjmp	.+54     	; 0xfa8 <periodMeasure+0x98>
		break;

	case 2:
		/* Store the High time value */
		g_timeHigh = ICU3_getInputCaptureValue();
     f72:	0e 94 89 0b 	call	0x1712	; 0x1712 <ICU3_getInputCaptureValue>
     f76:	80 93 b1 02 	sts	0x02B1, r24
		/* Detect rising edge */
		ICU3_setEdgeDetectionType(RISING);
     f7a:	81 e0       	ldi	r24, 0x01	; 1
     f7c:	0e 94 6a 0b 	call	0x16d4	; 0x16d4 <ICU3_setEdgeDetectionType>
     f80:	13 c0       	rjmp	.+38     	; 0xfa8 <periodMeasure+0x98>
		break;

	case 3:
		/* Store the Period time value */
		g_timePeriod = ICU3_getInputCaptureValue();
     f82:	0e 94 89 0b 	call	0x1712	; 0x1712 <ICU3_getInputCaptureValue>
     f86:	80 93 b3 02 	sts	0x02B3, r24
		/* Detect falling edge */
		ICU3_setEdgeDetectionType(FALLING);
     f8a:	80 e0       	ldi	r24, 0x00	; 0
     f8c:	0e 94 6a 0b 	call	0x16d4	; 0x16d4 <ICU3_setEdgeDetectionType>
     f90:	0b c0       	rjmp	.+22     	; 0xfa8 <periodMeasure+0x98>
	    break;

	case 4:
		/* Store the Period time value + High time value */
		g_timePeriodPlusHigh = ICU3_getInputCaptureValue();
     f92:	0e 94 89 0b 	call	0x1712	; 0x1712 <ICU3_getInputCaptureValue>
     f96:	80 93 b2 02 	sts	0x02B2, r24
		/* Clear the timer counter register to start measurements again */
		ICU3_clearTimerValue();
     f9a:	0e 94 94 0b 	call	0x1728	; 0x1728 <ICU3_clearTimerValue>
		/* Detect rising edge */
		ICU3_setEdgeDetectionType(RISING);
     f9e:	81 e0       	ldi	r24, 0x01	; 1
     fa0:	0e 94 6a 0b 	call	0x16d4	; 0x16d4 <ICU3_setEdgeDetectionType>
		g_edgeCount = 0;
     fa4:	10 92 b0 02 	sts	0x02B0, r1
		break;

	default:
		break;
	}
}
     fa8:	0f 90       	pop	r0
     faa:	0f 90       	pop	r0
     fac:	cf 91       	pop	r28
     fae:	df 91       	pop	r29
     fb0:	08 95       	ret

00000fb2 <periodMeasure_Calc>:

void periodMeasure_Calc (void)
{
     fb2:	df 93       	push	r29
     fb4:	cf 93       	push	r28
     fb6:	cd b7       	in	r28, 0x3d	; 61
     fb8:	de b7       	in	r29, 0x3e	; 62
     fba:	28 97       	sbiw	r28, 0x08	; 8
     fbc:	0f b6       	in	r0, 0x3f	; 63
     fbe:	f8 94       	cli
     fc0:	de bf       	out	0x3e, r29	; 62
     fc2:	0f be       	out	0x3f, r0	; 63
     fc4:	cd bf       	out	0x3d, r28	; 61
	ticks = TCNT2;
     fc6:	e4 e4       	ldi	r30, 0x44	; 68
     fc8:	f0 e0       	ldi	r31, 0x00	; 0
     fca:	80 81       	ld	r24, Z
     fcc:	80 93 a7 02 	sts	0x02A7, r24
	uint8 arr[4];
	uint8 arr1[4];
	(g_period) = (g_timePeriodPlusHigh-g_timeHigh);
     fd0:	80 91 b2 02 	lds	r24, 0x02B2
     fd4:	28 2f       	mov	r18, r24
     fd6:	30 e0       	ldi	r19, 0x00	; 0
     fd8:	80 91 b1 02 	lds	r24, 0x02B1
     fdc:	88 2f       	mov	r24, r24
     fde:	90 e0       	ldi	r25, 0x00	; 0
     fe0:	a9 01       	movw	r20, r18
     fe2:	48 1b       	sub	r20, r24
     fe4:	59 0b       	sbc	r21, r25
     fe6:	ca 01       	movw	r24, r20
     fe8:	aa 27       	eor	r26, r26
     fea:	97 fd       	sbrc	r25, 7
     fec:	a0 95       	com	r26
     fee:	ba 2f       	mov	r27, r26
     ff0:	bc 01       	movw	r22, r24
     ff2:	cd 01       	movw	r24, r26
     ff4:	0e 94 13 04 	call	0x826	; 0x826 <__floatsisf>
     ff8:	dc 01       	movw	r26, r24
     ffa:	cb 01       	movw	r24, r22
     ffc:	80 93 b4 02 	sts	0x02B4, r24
    1000:	90 93 b5 02 	sts	0x02B5, r25
    1004:	a0 93 b6 02 	sts	0x02B6, r26
    1008:	b0 93 b7 02 	sts	0x02B7, r27

	sprintf(arr, "%d", (uint8)g_period);
    100c:	80 91 b4 02 	lds	r24, 0x02B4
    1010:	90 91 b5 02 	lds	r25, 0x02B5
    1014:	a0 91 b6 02 	lds	r26, 0x02B6
    1018:	b0 91 b7 02 	lds	r27, 0x02B7
    101c:	bc 01       	movw	r22, r24
    101e:	cd 01       	movw	r24, r26
    1020:	0e 94 67 00 	call	0xce	; 0xce <__fixunssfsi>
    1024:	dc 01       	movw	r26, r24
    1026:	cb 01       	movw	r24, r22
    1028:	28 2f       	mov	r18, r24
    102a:	30 e0       	ldi	r19, 0x00	; 0
    102c:	00 d0       	rcall	.+0      	; 0x102e <periodMeasure_Calc+0x7c>
    102e:	00 d0       	rcall	.+0      	; 0x1030 <periodMeasure_Calc+0x7e>
    1030:	00 d0       	rcall	.+0      	; 0x1032 <periodMeasure_Calc+0x80>
    1032:	ed b7       	in	r30, 0x3d	; 61
    1034:	fe b7       	in	r31, 0x3e	; 62
    1036:	31 96       	adiw	r30, 0x01	; 1
    1038:	ce 01       	movw	r24, r28
    103a:	01 96       	adiw	r24, 0x01	; 1
    103c:	91 83       	std	Z+1, r25	; 0x01
    103e:	80 83       	st	Z, r24
    1040:	80 e0       	ldi	r24, 0x00	; 0
    1042:	91 e0       	ldi	r25, 0x01	; 1
    1044:	93 83       	std	Z+3, r25	; 0x03
    1046:	82 83       	std	Z+2, r24	; 0x02
    1048:	35 83       	std	Z+5, r19	; 0x05
    104a:	24 83       	std	Z+4, r18	; 0x04
    104c:	0e 94 fe 16 	call	0x2dfc	; 0x2dfc <sprintf>
    1050:	8d b7       	in	r24, 0x3d	; 61
    1052:	9e b7       	in	r25, 0x3e	; 62
    1054:	06 96       	adiw	r24, 0x06	; 6
    1056:	0f b6       	in	r0, 0x3f	; 63
    1058:	f8 94       	cli
    105a:	9e bf       	out	0x3e, r25	; 62
    105c:	0f be       	out	0x3f, r0	; 63
    105e:	8d bf       	out	0x3d, r24	; 61
	UART0_sendString("Period of each crank tooth : ");
    1060:	83 e0       	ldi	r24, 0x03	; 3
    1062:	91 e0       	ldi	r25, 0x01	; 1
    1064:	0e 94 70 15 	call	0x2ae0	; 0x2ae0 <UART0_sendString>
	UART0_sendString(arr);
    1068:	ce 01       	movw	r24, r28
    106a:	01 96       	adiw	r24, 0x01	; 1
    106c:	0e 94 70 15 	call	0x2ae0	; 0x2ae0 <UART0_sendString>
	UART0_sendString(" ms");
    1070:	81 e2       	ldi	r24, 0x21	; 33
    1072:	91 e0       	ldi	r25, 0x01	; 1
    1074:	0e 94 70 15 	call	0x2ae0	; 0x2ae0 <UART0_sendString>
	UART0_sendByte('\r');
    1078:	8d e0       	ldi	r24, 0x0D	; 13
    107a:	0e 94 4a 15 	call	0x2a94	; 0x2a94 <UART0_sendByte>
	sprintf(arr1, "%d", (uint8)ticks);
    107e:	80 91 a7 02 	lds	r24, 0x02A7
    1082:	28 2f       	mov	r18, r24
    1084:	30 e0       	ldi	r19, 0x00	; 0
    1086:	00 d0       	rcall	.+0      	; 0x1088 <periodMeasure_Calc+0xd6>
    1088:	00 d0       	rcall	.+0      	; 0x108a <periodMeasure_Calc+0xd8>
    108a:	00 d0       	rcall	.+0      	; 0x108c <periodMeasure_Calc+0xda>
    108c:	ed b7       	in	r30, 0x3d	; 61
    108e:	fe b7       	in	r31, 0x3e	; 62
    1090:	31 96       	adiw	r30, 0x01	; 1
    1092:	ce 01       	movw	r24, r28
    1094:	05 96       	adiw	r24, 0x05	; 5
    1096:	91 83       	std	Z+1, r25	; 0x01
    1098:	80 83       	st	Z, r24
    109a:	80 e0       	ldi	r24, 0x00	; 0
    109c:	91 e0       	ldi	r25, 0x01	; 1
    109e:	93 83       	std	Z+3, r25	; 0x03
    10a0:	82 83       	std	Z+2, r24	; 0x02
    10a2:	35 83       	std	Z+5, r19	; 0x05
    10a4:	24 83       	std	Z+4, r18	; 0x04
    10a6:	0e 94 fe 16 	call	0x2dfc	; 0x2dfc <sprintf>
    10aa:	4d b7       	in	r20, 0x3d	; 61
    10ac:	5e b7       	in	r21, 0x3e	; 62
    10ae:	4a 5f       	subi	r20, 0xFA	; 250
    10b0:	5f 4f       	sbci	r21, 0xFF	; 255
    10b2:	0f b6       	in	r0, 0x3f	; 63
    10b4:	f8 94       	cli
    10b6:	5e bf       	out	0x3e, r21	; 62
    10b8:	0f be       	out	0x3f, r0	; 63
    10ba:	4d bf       	out	0x3d, r20	; 61
	UART0_sendString("Tick No. : ");
    10bc:	85 e2       	ldi	r24, 0x25	; 37
    10be:	91 e0       	ldi	r25, 0x01	; 1
    10c0:	0e 94 70 15 	call	0x2ae0	; 0x2ae0 <UART0_sendString>
	UART0_sendString(arr1);
    10c4:	ce 01       	movw	r24, r28
    10c6:	05 96       	adiw	r24, 0x05	; 5
    10c8:	0e 94 70 15 	call	0x2ae0	; 0x2ae0 <UART0_sendString>
	UART0_sendByte('\r');
    10cc:	8d e0       	ldi	r24, 0x0D	; 13
    10ce:	0e 94 4a 15 	call	0x2a94	; 0x2a94 <UART0_sendByte>
}
    10d2:	28 96       	adiw	r28, 0x08	; 8
    10d4:	0f b6       	in	r0, 0x3f	; 63
    10d6:	f8 94       	cli
    10d8:	de bf       	out	0x3e, r29	; 62
    10da:	0f be       	out	0x3f, r0	; 63
    10dc:	cd bf       	out	0x3d, r28	; 61
    10de:	cf 91       	pop	r28
    10e0:	df 91       	pop	r29
    10e2:	08 95       	ret

000010e4 <angleDetection_INT0>:
void angleDetection_INT0(void)
{
    10e4:	df 93       	push	r29
    10e6:	cf 93       	push	r28
    10e8:	00 d0       	rcall	.+0      	; 0x10ea <angleDetection_INT0+0x6>
    10ea:	00 d0       	rcall	.+0      	; 0x10ec <angleDetection_INT0+0x8>
    10ec:	00 d0       	rcall	.+0      	; 0x10ee <angleDetection_INT0+0xa>
    10ee:	cd b7       	in	r28, 0x3d	; 61
    10f0:	de b7       	in	r29, 0x3e	; 62
	uint8 arr1[3];
	uint8 arr2[3];
	ticks = TCNT2;
    10f2:	e4 e4       	ldi	r30, 0x44	; 68
    10f4:	f0 e0       	ldi	r31, 0x00	; 0
    10f6:	80 81       	ld	r24, Z
    10f8:	80 93 a7 02 	sts	0x02A7, r24

	UART0_sendByte('\r');
    10fc:	8d e0       	ldi	r24, 0x0D	; 13
    10fe:	0e 94 4a 15 	call	0x2a94	; 0x2a94 <UART0_sendByte>
	dutyCycle_Calc();
    1102:	0e 94 de 08 	call	0x11bc	; 0x11bc <dutyCycle_Calc>


	UART0_sendString("Number of ticks = ");
    1106:	81 e3       	ldi	r24, 0x31	; 49
    1108:	91 e0       	ldi	r25, 0x01	; 1
    110a:	0e 94 70 15 	call	0x2ae0	; 0x2ae0 <UART0_sendString>
	sprintf(arr1, "%d", ticks);
    110e:	80 91 a7 02 	lds	r24, 0x02A7
    1112:	28 2f       	mov	r18, r24
    1114:	30 e0       	ldi	r19, 0x00	; 0
    1116:	00 d0       	rcall	.+0      	; 0x1118 <__stack+0x19>
    1118:	00 d0       	rcall	.+0      	; 0x111a <__stack+0x1b>
    111a:	00 d0       	rcall	.+0      	; 0x111c <__stack+0x1d>
    111c:	ed b7       	in	r30, 0x3d	; 61
    111e:	fe b7       	in	r31, 0x3e	; 62
    1120:	31 96       	adiw	r30, 0x01	; 1
    1122:	ce 01       	movw	r24, r28
    1124:	01 96       	adiw	r24, 0x01	; 1
    1126:	91 83       	std	Z+1, r25	; 0x01
    1128:	80 83       	st	Z, r24
    112a:	80 e0       	ldi	r24, 0x00	; 0
    112c:	91 e0       	ldi	r25, 0x01	; 1
    112e:	93 83       	std	Z+3, r25	; 0x03
    1130:	82 83       	std	Z+2, r24	; 0x02
    1132:	35 83       	std	Z+5, r19	; 0x05
    1134:	24 83       	std	Z+4, r18	; 0x04
    1136:	0e 94 fe 16 	call	0x2dfc	; 0x2dfc <sprintf>
    113a:	8d b7       	in	r24, 0x3d	; 61
    113c:	9e b7       	in	r25, 0x3e	; 62
    113e:	06 96       	adiw	r24, 0x06	; 6
    1140:	0f b6       	in	r0, 0x3f	; 63
    1142:	f8 94       	cli
    1144:	9e bf       	out	0x3e, r25	; 62
    1146:	0f be       	out	0x3f, r0	; 63
    1148:	8d bf       	out	0x3d, r24	; 61
	UART0_sendString(arr1);
    114a:	ce 01       	movw	r24, r28
    114c:	01 96       	adiw	r24, 0x01	; 1
    114e:	0e 94 70 15 	call	0x2ae0	; 0x2ae0 <UART0_sendString>
	UART0_sendByte('\r');
    1152:	8d e0       	ldi	r24, 0x0D	; 13
    1154:	0e 94 4a 15 	call	0x2a94	; 0x2a94 <UART0_sendByte>

	UART0_sendString("Revolution number = ");
    1158:	84 e4       	ldi	r24, 0x44	; 68
    115a:	91 e0       	ldi	r25, 0x01	; 1
    115c:	0e 94 70 15 	call	0x2ae0	; 0x2ae0 <UART0_sendString>
	sprintf(arr2, "%d", rev);
    1160:	80 91 a6 02 	lds	r24, 0x02A6
    1164:	28 2f       	mov	r18, r24
    1166:	30 e0       	ldi	r19, 0x00	; 0
    1168:	00 d0       	rcall	.+0      	; 0x116a <__stack+0x6b>
    116a:	00 d0       	rcall	.+0      	; 0x116c <__stack+0x6d>
    116c:	00 d0       	rcall	.+0      	; 0x116e <__stack+0x6f>
    116e:	ed b7       	in	r30, 0x3d	; 61
    1170:	fe b7       	in	r31, 0x3e	; 62
    1172:	31 96       	adiw	r30, 0x01	; 1
    1174:	ce 01       	movw	r24, r28
    1176:	04 96       	adiw	r24, 0x04	; 4
    1178:	91 83       	std	Z+1, r25	; 0x01
    117a:	80 83       	st	Z, r24
    117c:	80 e0       	ldi	r24, 0x00	; 0
    117e:	91 e0       	ldi	r25, 0x01	; 1
    1180:	93 83       	std	Z+3, r25	; 0x03
    1182:	82 83       	std	Z+2, r24	; 0x02
    1184:	35 83       	std	Z+5, r19	; 0x05
    1186:	24 83       	std	Z+4, r18	; 0x04
    1188:	0e 94 fe 16 	call	0x2dfc	; 0x2dfc <sprintf>
    118c:	8d b7       	in	r24, 0x3d	; 61
    118e:	9e b7       	in	r25, 0x3e	; 62
    1190:	06 96       	adiw	r24, 0x06	; 6
    1192:	0f b6       	in	r0, 0x3f	; 63
    1194:	f8 94       	cli
    1196:	9e bf       	out	0x3e, r25	; 62
    1198:	0f be       	out	0x3f, r0	; 63
    119a:	8d bf       	out	0x3d, r24	; 61
	UART0_sendString(arr2);
    119c:	ce 01       	movw	r24, r28
    119e:	04 96       	adiw	r24, 0x04	; 4
    11a0:	0e 94 70 15 	call	0x2ae0	; 0x2ae0 <UART0_sendString>
	UART0_sendByte('\r');
    11a4:	8d e0       	ldi	r24, 0x0D	; 13
    11a6:	0e 94 4a 15 	call	0x2a94	; 0x2a94 <UART0_sendByte>


}
    11aa:	26 96       	adiw	r28, 0x06	; 6
    11ac:	0f b6       	in	r0, 0x3f	; 63
    11ae:	f8 94       	cli
    11b0:	de bf       	out	0x3e, r29	; 62
    11b2:	0f be       	out	0x3f, r0	; 63
    11b4:	cd bf       	out	0x3d, r28	; 61
    11b6:	cf 91       	pop	r28
    11b8:	df 91       	pop	r29
    11ba:	08 95       	ret

000011bc <dutyCycle_Calc>:

void dutyCycle_Calc(void)
{
    11bc:	af 92       	push	r10
    11be:	bf 92       	push	r11
    11c0:	cf 92       	push	r12
    11c2:	df 92       	push	r13
    11c4:	ef 92       	push	r14
    11c6:	ff 92       	push	r15
    11c8:	0f 93       	push	r16
    11ca:	1f 93       	push	r17
    11cc:	df 93       	push	r29
    11ce:	cf 93       	push	r28
    11d0:	00 d0       	rcall	.+0      	; 0x11d2 <dutyCycle_Calc+0x16>
    11d2:	00 d0       	rcall	.+0      	; 0x11d4 <dutyCycle_Calc+0x18>
    11d4:	cd b7       	in	r28, 0x3d	; 61
    11d6:	de b7       	in	r29, 0x3e	; 62
	uint8 arr[4];

	DutyCycle = (((float) (T_ON) / ((float) T_ON + (float) T_OFF)) * 100.00);
    11d8:	80 91 a8 02 	lds	r24, 0x02A8
    11dc:	90 91 a9 02 	lds	r25, 0x02A9
    11e0:	cc 01       	movw	r24, r24
    11e2:	a0 e0       	ldi	r26, 0x00	; 0
    11e4:	b0 e0       	ldi	r27, 0x00	; 0
    11e6:	bc 01       	movw	r22, r24
    11e8:	cd 01       	movw	r24, r26
    11ea:	0e 94 c5 04 	call	0x98a	; 0x98a <__floatunsisf>
    11ee:	5b 01       	movw	r10, r22
    11f0:	6c 01       	movw	r12, r24
    11f2:	80 91 a8 02 	lds	r24, 0x02A8
    11f6:	90 91 a9 02 	lds	r25, 0x02A9
    11fa:	cc 01       	movw	r24, r24
    11fc:	a0 e0       	ldi	r26, 0x00	; 0
    11fe:	b0 e0       	ldi	r27, 0x00	; 0
    1200:	bc 01       	movw	r22, r24
    1202:	cd 01       	movw	r24, r26
    1204:	0e 94 c5 04 	call	0x98a	; 0x98a <__floatunsisf>
    1208:	7b 01       	movw	r14, r22
    120a:	8c 01       	movw	r16, r24
    120c:	80 91 aa 02 	lds	r24, 0x02AA
    1210:	90 91 ab 02 	lds	r25, 0x02AB
    1214:	cc 01       	movw	r24, r24
    1216:	a0 e0       	ldi	r26, 0x00	; 0
    1218:	b0 e0       	ldi	r27, 0x00	; 0
    121a:	bc 01       	movw	r22, r24
    121c:	cd 01       	movw	r24, r26
    121e:	0e 94 c5 04 	call	0x98a	; 0x98a <__floatunsisf>
    1222:	9b 01       	movw	r18, r22
    1224:	ac 01       	movw	r20, r24
    1226:	c8 01       	movw	r24, r16
    1228:	b7 01       	movw	r22, r14
    122a:	0e 94 10 02 	call	0x420	; 0x420 <__addsf3>
    122e:	dc 01       	movw	r26, r24
    1230:	cb 01       	movw	r24, r22
    1232:	9c 01       	movw	r18, r24
    1234:	ad 01       	movw	r20, r26
    1236:	c6 01       	movw	r24, r12
    1238:	b5 01       	movw	r22, r10
    123a:	0e 94 37 03 	call	0x66e	; 0x66e <__divsf3>
    123e:	dc 01       	movw	r26, r24
    1240:	cb 01       	movw	r24, r22
    1242:	bc 01       	movw	r22, r24
    1244:	cd 01       	movw	r24, r26
    1246:	20 e0       	ldi	r18, 0x00	; 0
    1248:	30 e0       	ldi	r19, 0x00	; 0
    124a:	48 ec       	ldi	r20, 0xC8	; 200
    124c:	52 e4       	ldi	r21, 0x42	; 66
    124e:	0e 94 3d 02 	call	0x47a	; 0x47a <__mulsf3>
    1252:	dc 01       	movw	r26, r24
    1254:	cb 01       	movw	r24, r22
    1256:	bc 01       	movw	r22, r24
    1258:	cd 01       	movw	r24, r26
    125a:	0e 94 67 00 	call	0xce	; 0xce <__fixunssfsi>
    125e:	dc 01       	movw	r26, r24
    1260:	cb 01       	movw	r24, r22
    1262:	80 93 af 02 	sts	0x02AF, r24
	sprintf(arr, "%d", (uint8)DutyCycle);
    1266:	80 91 af 02 	lds	r24, 0x02AF
    126a:	28 2f       	mov	r18, r24
    126c:	30 e0       	ldi	r19, 0x00	; 0
    126e:	00 d0       	rcall	.+0      	; 0x1270 <dutyCycle_Calc+0xb4>
    1270:	00 d0       	rcall	.+0      	; 0x1272 <dutyCycle_Calc+0xb6>
    1272:	00 d0       	rcall	.+0      	; 0x1274 <dutyCycle_Calc+0xb8>
    1274:	ed b7       	in	r30, 0x3d	; 61
    1276:	fe b7       	in	r31, 0x3e	; 62
    1278:	31 96       	adiw	r30, 0x01	; 1
    127a:	ce 01       	movw	r24, r28
    127c:	01 96       	adiw	r24, 0x01	; 1
    127e:	91 83       	std	Z+1, r25	; 0x01
    1280:	80 83       	st	Z, r24
    1282:	80 e0       	ldi	r24, 0x00	; 0
    1284:	91 e0       	ldi	r25, 0x01	; 1
    1286:	93 83       	std	Z+3, r25	; 0x03
    1288:	82 83       	std	Z+2, r24	; 0x02
    128a:	35 83       	std	Z+5, r19	; 0x05
    128c:	24 83       	std	Z+4, r18	; 0x04
    128e:	0e 94 fe 16 	call	0x2dfc	; 0x2dfc <sprintf>
    1292:	8d b7       	in	r24, 0x3d	; 61
    1294:	9e b7       	in	r25, 0x3e	; 62
    1296:	06 96       	adiw	r24, 0x06	; 6
    1298:	0f b6       	in	r0, 0x3f	; 63
    129a:	f8 94       	cli
    129c:	9e bf       	out	0x3e, r25	; 62
    129e:	0f be       	out	0x3f, r0	; 63
    12a0:	8d bf       	out	0x3d, r24	; 61
	UART0_sendString("Duty Cycle is : ");
    12a2:	89 e5       	ldi	r24, 0x59	; 89
    12a4:	91 e0       	ldi	r25, 0x01	; 1
    12a6:	0e 94 70 15 	call	0x2ae0	; 0x2ae0 <UART0_sendString>
	UART0_sendString(arr);
    12aa:	ce 01       	movw	r24, r28
    12ac:	01 96       	adiw	r24, 0x01	; 1
    12ae:	0e 94 70 15 	call	0x2ae0	; 0x2ae0 <UART0_sendString>
	UART0_sendString(" %");
    12b2:	8a e6       	ldi	r24, 0x6A	; 106
    12b4:	91 e0       	ldi	r25, 0x01	; 1
    12b6:	0e 94 70 15 	call	0x2ae0	; 0x2ae0 <UART0_sendString>
	UART0_sendByte('\r');
    12ba:	8d e0       	ldi	r24, 0x0D	; 13
    12bc:	0e 94 4a 15 	call	0x2a94	; 0x2a94 <UART0_sendByte>
}
    12c0:	0f 90       	pop	r0
    12c2:	0f 90       	pop	r0
    12c4:	0f 90       	pop	r0
    12c6:	0f 90       	pop	r0
    12c8:	cf 91       	pop	r28
    12ca:	df 91       	pop	r29
    12cc:	1f 91       	pop	r17
    12ce:	0f 91       	pop	r16
    12d0:	ff 90       	pop	r15
    12d2:	ef 90       	pop	r14
    12d4:	df 90       	pop	r13
    12d6:	cf 90       	pop	r12
    12d8:	bf 90       	pop	r11
    12da:	af 90       	pop	r10
    12dc:	08 95       	ret

000012de <revCounter_TIMER2>:

void revCounter_TIMER2 (void)
{
    12de:	df 93       	push	r29
    12e0:	cf 93       	push	r28
    12e2:	cd b7       	in	r28, 0x3d	; 61
    12e4:	de b7       	in	r29, 0x3e	; 62
	rev++;
    12e6:	80 91 a6 02 	lds	r24, 0x02A6
    12ea:	8f 5f       	subi	r24, 0xFF	; 255
    12ec:	80 93 a6 02 	sts	0x02A6, r24
	if (rev == 3)
    12f0:	80 91 a6 02 	lds	r24, 0x02A6
    12f4:	83 30       	cpi	r24, 0x03	; 3
    12f6:	19 f4       	brne	.+6      	; 0x12fe <revCounter_TIMER2+0x20>
		rev = 1;
    12f8:	81 e0       	ldi	r24, 0x01	; 1
    12fa:	80 93 a6 02 	sts	0x02A6, r24
}
    12fe:	cf 91       	pop	r28
    1300:	df 91       	pop	r29
    1302:	08 95       	ret

00001304 <main>:



int main(void)
{
    1304:	df 93       	push	r29
    1306:	cf 93       	push	r28
    1308:	cd b7       	in	r28, 0x3d	; 61
    130a:	de b7       	in	r29, 0x3e	; 62
    130c:	6d 97       	sbiw	r28, 0x1d	; 29
    130e:	0f b6       	in	r0, 0x3f	; 63
    1310:	f8 94       	cli
    1312:	de bf       	out	0x3e, r29	; 62
    1314:	0f be       	out	0x3f, r0	; 63
    1316:	cd bf       	out	0x3d, r28	; 61
	sei();
    1318:	78 94       	sei


	ICU_ConfigType ICU3_Config = { .clock = ICU_F_CPU_CLOCK, .edge = RISING };
    131a:	81 e0       	ldi	r24, 0x01	; 1
    131c:	89 83       	std	Y+1, r24	; 0x01
    131e:	81 e0       	ldi	r24, 0x01	; 1
    1320:	8a 83       	std	Y+2, r24	; 0x02
	ICU3_init(&ICU3_Config);
    1322:	ce 01       	movw	r24, r28
    1324:	01 96       	adiw	r24, 0x01	; 1
    1326:	0e 94 0f 0b 	call	0x161e	; 0x161e <ICU3_init>
	ICU3_clearTimerValue();
    132a:	0e 94 94 0b 	call	0x1728	; 0x1728 <ICU3_clearTimerValue>
	ICU3_setCallBack(periodMeasure);
    132e:	88 e8       	ldi	r24, 0x88	; 136
    1330:	97 e0       	ldi	r25, 0x07	; 7
    1332:	0e 94 58 0b 	call	0x16b0	; 0x16b0 <ICU3_setCallBack>

	ICU_ConfigType ICU1_Config = { .clock = ICU_F_CPU_CLOCK, .edge = RISING };
    1336:	81 e0       	ldi	r24, 0x01	; 1
    1338:	8b 83       	std	Y+3, r24	; 0x03
    133a:	81 e0       	ldi	r24, 0x01	; 1
    133c:	8c 83       	std	Y+4, r24	; 0x04
	ICU1_init(&ICU1_Config);
    133e:	ce 01       	movw	r24, r28
    1340:	03 96       	adiw	r24, 0x03	; 3
    1342:	0e 94 60 0a 	call	0x14c0	; 0x14c0 <ICU1_init>
	ICU1_clearTimerValue();
    1346:	0e 94 e5 0a 	call	0x15ca	; 0x15ca <ICU1_clearTimerValue>
	ICU1_setCallBack(PulseMeasure);
    134a:	83 e3       	ldi	r24, 0x33	; 51
    134c:	97 e0       	ldi	r25, 0x07	; 7
    134e:	0e 94 a9 0a 	call	0x1552	; 0x1552 <ICU1_setCallBack>


	TIMER_ConfigType TIMER2_Config ={.clock=EXTERNAL_RISING_EDGE, .mode=NORMAL };
    1352:	8d e0       	ldi	r24, 0x0D	; 13
    1354:	fe 01       	movw	r30, r28
    1356:	35 96       	adiw	r30, 0x05	; 5
    1358:	df 01       	movw	r26, r30
    135a:	98 2f       	mov	r25, r24
    135c:	1d 92       	st	X+, r1
    135e:	9a 95       	dec	r25
    1360:	e9 f7       	brne	.-6      	; 0x135c <main+0x58>
    1362:	87 e0       	ldi	r24, 0x07	; 7
    1364:	8d 83       	std	Y+5, r24	; 0x05
	TIMER2_init(&TIMER2_Config);
    1366:	ce 01       	movw	r24, r28
    1368:	05 96       	adiw	r24, 0x05	; 5
    136a:	0e 94 e1 0f 	call	0x1fc2	; 0x1fc2 <TIMER2_init>
	TIMER2_callBack(revCounter_TIMER2);
    136e:	8f e6       	ldi	r24, 0x6F	; 111
    1370:	99 e0       	ldi	r25, 0x09	; 9
    1372:	0e 94 a7 10 	call	0x214e	; 0x214e <TIMER2_callBack>


	UART_ConfigType UART_Config ={.parity_mode=EVEN_PARITY,.stop_bit=_1_bit,.baud_rate=BR9600,
			.data_size=_8_bit};
    1376:	de 01       	movw	r26, r28
    1378:	52 96       	adiw	r26, 0x12	; 18
    137a:	ba 8f       	std	Y+26, r27	; 0x1a
    137c:	a9 8f       	std	Y+25, r26	; 0x19
    137e:	ee e9       	ldi	r30, 0x9E	; 158
    1380:	f2 e0       	ldi	r31, 0x02	; 2
    1382:	fc 8f       	std	Y+28, r31	; 0x1c
    1384:	eb 8f       	std	Y+27, r30	; 0x1b
    1386:	f7 e0       	ldi	r31, 0x07	; 7
    1388:	fd 8f       	std	Y+29, r31	; 0x1d
    138a:	ab 8d       	ldd	r26, Y+27	; 0x1b
    138c:	bc 8d       	ldd	r27, Y+28	; 0x1c
    138e:	0c 90       	ld	r0, X
    1390:	eb 8d       	ldd	r30, Y+27	; 0x1b
    1392:	fc 8d       	ldd	r31, Y+28	; 0x1c
    1394:	31 96       	adiw	r30, 0x01	; 1
    1396:	fc 8f       	std	Y+28, r31	; 0x1c
    1398:	eb 8f       	std	Y+27, r30	; 0x1b
    139a:	a9 8d       	ldd	r26, Y+25	; 0x19
    139c:	ba 8d       	ldd	r27, Y+26	; 0x1a
    139e:	0c 92       	st	X, r0
    13a0:	e9 8d       	ldd	r30, Y+25	; 0x19
    13a2:	fa 8d       	ldd	r31, Y+26	; 0x1a
    13a4:	31 96       	adiw	r30, 0x01	; 1
    13a6:	fa 8f       	std	Y+26, r31	; 0x1a
    13a8:	e9 8f       	std	Y+25, r30	; 0x19
    13aa:	fd 8d       	ldd	r31, Y+29	; 0x1d
    13ac:	f1 50       	subi	r31, 0x01	; 1
    13ae:	fd 8f       	std	Y+29, r31	; 0x1d
    13b0:	8d 8d       	ldd	r24, Y+29	; 0x1d
    13b2:	88 23       	and	r24, r24
    13b4:	51 f7       	brne	.-44     	; 0x138a <main+0x86>
	UART0_init(&UART_Config);
    13b6:	ce 01       	movw	r24, r28
    13b8:	42 96       	adiw	r24, 0x12	; 18
    13ba:	0e 94 b5 14 	call	0x296a	; 0x296a <UART0_init>
	UART0_sendString(" Graduation Project --> Signal from ECU ");
    13be:	8d e6       	ldi	r24, 0x6D	; 109
    13c0:	91 e0       	ldi	r25, 0x01	; 1
    13c2:	0e 94 70 15 	call	0x2ae0	; 0x2ae0 <UART0_sendString>


	INT0_init();
    13c6:	0e 94 f7 0b 	call	0x17ee	; 0x17ee <INT0_init>
	INT0_setCallBack(angleDetection_INT0);
    13ca:	82 e7       	ldi	r24, 0x72	; 114
    13cc:	98 e0       	ldi	r25, 0x08	; 8
    13ce:	0e 94 1a 0c 	call	0x1834	; 0x1834 <INT0_setCallBack>


	while(1)
	{

		 dutyCycle_Calc();
    13d2:	0e 94 de 08 	call	0x11bc	; 0x11bc <dutyCycle_Calc>
		 periodMeasure_Calc();
    13d6:	0e 94 d9 07 	call	0xfb2	; 0xfb2 <periodMeasure_Calc>
    13da:	fb cf       	rjmp	.-10     	; 0x13d2 <main+0xce>

000013dc <__vector_11>:
/*******************************************************************************
 *                       Interrupt Service Routines                            *
 *******************************************************************************/

ISR(TIMER1_CAPT_vect)
{
    13dc:	1f 92       	push	r1
    13de:	0f 92       	push	r0
    13e0:	0f b6       	in	r0, 0x3f	; 63
    13e2:	0f 92       	push	r0
    13e4:	00 90 5b 00 	lds	r0, 0x005B
    13e8:	0f 92       	push	r0
    13ea:	11 24       	eor	r1, r1
    13ec:	2f 93       	push	r18
    13ee:	3f 93       	push	r19
    13f0:	4f 93       	push	r20
    13f2:	5f 93       	push	r21
    13f4:	6f 93       	push	r22
    13f6:	7f 93       	push	r23
    13f8:	8f 93       	push	r24
    13fa:	9f 93       	push	r25
    13fc:	af 93       	push	r26
    13fe:	bf 93       	push	r27
    1400:	ef 93       	push	r30
    1402:	ff 93       	push	r31
    1404:	df 93       	push	r29
    1406:	cf 93       	push	r28
    1408:	cd b7       	in	r28, 0x3d	; 61
    140a:	de b7       	in	r29, 0x3e	; 62
	if(g_ICU1_callBackPtr != NULL_PTR)
    140c:	80 91 b8 02 	lds	r24, 0x02B8
    1410:	90 91 b9 02 	lds	r25, 0x02B9
    1414:	00 97       	sbiw	r24, 0x00	; 0
    1416:	29 f0       	breq	.+10     	; 0x1422 <__vector_11+0x46>
	{
		/* Call the Call Back function in the application after the edge is detected */
		(*g_ICU1_callBackPtr)(); /* another method to call the function using pointer to function g_callBackPtr(); */
    1418:	e0 91 b8 02 	lds	r30, 0x02B8
    141c:	f0 91 b9 02 	lds	r31, 0x02B9
    1420:	09 95       	icall
	}
}
    1422:	cf 91       	pop	r28
    1424:	df 91       	pop	r29
    1426:	ff 91       	pop	r31
    1428:	ef 91       	pop	r30
    142a:	bf 91       	pop	r27
    142c:	af 91       	pop	r26
    142e:	9f 91       	pop	r25
    1430:	8f 91       	pop	r24
    1432:	7f 91       	pop	r23
    1434:	6f 91       	pop	r22
    1436:	5f 91       	pop	r21
    1438:	4f 91       	pop	r20
    143a:	3f 91       	pop	r19
    143c:	2f 91       	pop	r18
    143e:	0f 90       	pop	r0
    1440:	00 92 5b 00 	sts	0x005B, r0
    1444:	0f 90       	pop	r0
    1446:	0f be       	out	0x3f, r0	; 63
    1448:	0f 90       	pop	r0
    144a:	1f 90       	pop	r1
    144c:	18 95       	reti

0000144e <__vector_25>:

ISR(TIMER3_CAPT_vect)
{
    144e:	1f 92       	push	r1
    1450:	0f 92       	push	r0
    1452:	0f b6       	in	r0, 0x3f	; 63
    1454:	0f 92       	push	r0
    1456:	00 90 5b 00 	lds	r0, 0x005B
    145a:	0f 92       	push	r0
    145c:	11 24       	eor	r1, r1
    145e:	2f 93       	push	r18
    1460:	3f 93       	push	r19
    1462:	4f 93       	push	r20
    1464:	5f 93       	push	r21
    1466:	6f 93       	push	r22
    1468:	7f 93       	push	r23
    146a:	8f 93       	push	r24
    146c:	9f 93       	push	r25
    146e:	af 93       	push	r26
    1470:	bf 93       	push	r27
    1472:	ef 93       	push	r30
    1474:	ff 93       	push	r31
    1476:	df 93       	push	r29
    1478:	cf 93       	push	r28
    147a:	cd b7       	in	r28, 0x3d	; 61
    147c:	de b7       	in	r29, 0x3e	; 62
	if(g_ICU3_callBackPtr != NULL_PTR)
    147e:	80 91 ba 02 	lds	r24, 0x02BA
    1482:	90 91 bb 02 	lds	r25, 0x02BB
    1486:	00 97       	sbiw	r24, 0x00	; 0
    1488:	29 f0       	breq	.+10     	; 0x1494 <__vector_25+0x46>
	{
		/* Call the Call Back function in the application after the edge is detected */
		(*g_ICU3_callBackPtr)(); /* another method to call the function using pointer to function g_callBackPtr(); */
    148a:	e0 91 ba 02 	lds	r30, 0x02BA
    148e:	f0 91 bb 02 	lds	r31, 0x02BB
    1492:	09 95       	icall
	}
}
    1494:	cf 91       	pop	r28
    1496:	df 91       	pop	r29
    1498:	ff 91       	pop	r31
    149a:	ef 91       	pop	r30
    149c:	bf 91       	pop	r27
    149e:	af 91       	pop	r26
    14a0:	9f 91       	pop	r25
    14a2:	8f 91       	pop	r24
    14a4:	7f 91       	pop	r23
    14a6:	6f 91       	pop	r22
    14a8:	5f 91       	pop	r21
    14aa:	4f 91       	pop	r20
    14ac:	3f 91       	pop	r19
    14ae:	2f 91       	pop	r18
    14b0:	0f 90       	pop	r0
    14b2:	00 92 5b 00 	sts	0x005B, r0
    14b6:	0f 90       	pop	r0
    14b8:	0f be       	out	0x3f, r0	; 63
    14ba:	0f 90       	pop	r0
    14bc:	1f 90       	pop	r1
    14be:	18 95       	reti

000014c0 <ICU1_init>:
 * 	2. Set the required edge detection.
 * 	3. Enable the Input Capture Interrupt.
 * 	4. Initialize Timer1 Registers
 */
void ICU1_init(const ICU_ConfigType * Config_Ptr)
{
    14c0:	df 93       	push	r29
    14c2:	cf 93       	push	r28
    14c4:	00 d0       	rcall	.+0      	; 0x14c6 <ICU1_init+0x6>
    14c6:	cd b7       	in	r28, 0x3d	; 61
    14c8:	de b7       	in	r29, 0x3e	; 62
    14ca:	9a 83       	std	Y+2, r25	; 0x02
    14cc:	89 83       	std	Y+1, r24	; 0x01
	/* Configure ICP3/PE3 as i/p pin */
	CLEAR_BIT(DDRE,PD4);
    14ce:	a2 e2       	ldi	r26, 0x22	; 34
    14d0:	b0 e0       	ldi	r27, 0x00	; 0
    14d2:	e2 e2       	ldi	r30, 0x22	; 34
    14d4:	f0 e0       	ldi	r31, 0x00	; 0
    14d6:	80 81       	ld	r24, Z
    14d8:	8f 7e       	andi	r24, 0xEF	; 239
    14da:	8c 93       	st	X, r24
	//SET_BIT(PORTE,PD4);

	/* Timer1 always operates in Normal Mode */
	TCCR1C = (1<<FOC1A) | (1<<FOC1B) | (1<<FOC1C);
    14dc:	ea e7       	ldi	r30, 0x7A	; 122
    14de:	f0 e0       	ldi	r31, 0x00	; 0
    14e0:	80 ee       	ldi	r24, 0xE0	; 224
    14e2:	80 83       	st	Z, r24

	/*
	 * insert the required clock value in the first three bits (CS30, CS31 and CS32)
	 * of TCCR1B Register
	 */
	TCCR1B = (TCCR1B & 0xF8) | (Config_Ptr->clock);
    14e4:	ae e4       	ldi	r26, 0x4E	; 78
    14e6:	b0 e0       	ldi	r27, 0x00	; 0
    14e8:	ee e4       	ldi	r30, 0x4E	; 78
    14ea:	f0 e0       	ldi	r31, 0x00	; 0
    14ec:	80 81       	ld	r24, Z
    14ee:	98 2f       	mov	r25, r24
    14f0:	98 7f       	andi	r25, 0xF8	; 248
    14f2:	e9 81       	ldd	r30, Y+1	; 0x01
    14f4:	fa 81       	ldd	r31, Y+2	; 0x02
    14f6:	80 81       	ld	r24, Z
    14f8:	89 2b       	or	r24, r25
    14fa:	8c 93       	st	X, r24
	/*
     * insert the required edge type in ICES3 bit in TCCR3B Register
	 */
	TCCR1B = (TCCR1B & 0xBF) | ((Config_Ptr->edge)<<6);
    14fc:	ae e4       	ldi	r26, 0x4E	; 78
    14fe:	b0 e0       	ldi	r27, 0x00	; 0
    1500:	ee e4       	ldi	r30, 0x4E	; 78
    1502:	f0 e0       	ldi	r31, 0x00	; 0
    1504:	80 81       	ld	r24, Z
    1506:	28 2f       	mov	r18, r24
    1508:	2f 7b       	andi	r18, 0xBF	; 191
    150a:	e9 81       	ldd	r30, Y+1	; 0x01
    150c:	fa 81       	ldd	r31, Y+2	; 0x02
    150e:	81 81       	ldd	r24, Z+1	; 0x01
    1510:	88 2f       	mov	r24, r24
    1512:	90 e0       	ldi	r25, 0x00	; 0
    1514:	00 24       	eor	r0, r0
    1516:	96 95       	lsr	r25
    1518:	87 95       	ror	r24
    151a:	07 94       	ror	r0
    151c:	96 95       	lsr	r25
    151e:	87 95       	ror	r24
    1520:	07 94       	ror	r0
    1522:	98 2f       	mov	r25, r24
    1524:	80 2d       	mov	r24, r0
    1526:	82 2b       	or	r24, r18
    1528:	8c 93       	st	X, r24

	/* Initial Value for Timer1 */
	TCNT1 = 0;
    152a:	ec e4       	ldi	r30, 0x4C	; 76
    152c:	f0 e0       	ldi	r31, 0x00	; 0
    152e:	11 82       	std	Z+1, r1	; 0x01
    1530:	10 82       	st	Z, r1

	/* Initial Value for the input capture register */
	ICR1 = 0;
    1532:	e6 e4       	ldi	r30, 0x46	; 70
    1534:	f0 e0       	ldi	r31, 0x00	; 0
    1536:	11 82       	std	Z+1, r1	; 0x01
    1538:	10 82       	st	Z, r1

	/* Enable the Input Capture interrupt to generate an interrupt when edge is detected on ICP1/PD6 pin */
	TIMSK |= (1<<TICIE1);
    153a:	a7 e5       	ldi	r26, 0x57	; 87
    153c:	b0 e0       	ldi	r27, 0x00	; 0
    153e:	e7 e5       	ldi	r30, 0x57	; 87
    1540:	f0 e0       	ldi	r31, 0x00	; 0
    1542:	80 81       	ld	r24, Z
    1544:	80 62       	ori	r24, 0x20	; 32
    1546:	8c 93       	st	X, r24
}
    1548:	0f 90       	pop	r0
    154a:	0f 90       	pop	r0
    154c:	cf 91       	pop	r28
    154e:	df 91       	pop	r29
    1550:	08 95       	ret

00001552 <ICU1_setCallBack>:

/*
 * Description: Function to set the Call Back function address.
 */
void ICU1_setCallBack(void(*a_ptr)(void))
{
    1552:	df 93       	push	r29
    1554:	cf 93       	push	r28
    1556:	00 d0       	rcall	.+0      	; 0x1558 <ICU1_setCallBack+0x6>
    1558:	cd b7       	in	r28, 0x3d	; 61
    155a:	de b7       	in	r29, 0x3e	; 62
    155c:	9a 83       	std	Y+2, r25	; 0x02
    155e:	89 83       	std	Y+1, r24	; 0x01
	/* Save the address of the Call back function in a global variable */
	g_ICU1_callBackPtr = a_ptr;
    1560:	89 81       	ldd	r24, Y+1	; 0x01
    1562:	9a 81       	ldd	r25, Y+2	; 0x02
    1564:	90 93 b9 02 	sts	0x02B9, r25
    1568:	80 93 b8 02 	sts	0x02B8, r24
}
    156c:	0f 90       	pop	r0
    156e:	0f 90       	pop	r0
    1570:	cf 91       	pop	r28
    1572:	df 91       	pop	r29
    1574:	08 95       	ret

00001576 <ICU1_setEdgeDetectionType>:

/*
 * Description: Function to set the required edge detection.
 */
void ICU1_setEdgeDetectionType( Icu_EdgeType a_edgeType)
{
    1576:	df 93       	push	r29
    1578:	cf 93       	push	r28
    157a:	0f 92       	push	r0
    157c:	cd b7       	in	r28, 0x3d	; 61
    157e:	de b7       	in	r29, 0x3e	; 62
    1580:	89 83       	std	Y+1, r24	; 0x01
	/*
	 * insert the required edge type in ICES1 bit in TCCR1B Register
	 */
	TCCR1B = (TCCR1B & 0xBF) | (a_edgeType<<6);
    1582:	ae e4       	ldi	r26, 0x4E	; 78
    1584:	b0 e0       	ldi	r27, 0x00	; 0
    1586:	ee e4       	ldi	r30, 0x4E	; 78
    1588:	f0 e0       	ldi	r31, 0x00	; 0
    158a:	80 81       	ld	r24, Z
    158c:	28 2f       	mov	r18, r24
    158e:	2f 7b       	andi	r18, 0xBF	; 191
    1590:	89 81       	ldd	r24, Y+1	; 0x01
    1592:	88 2f       	mov	r24, r24
    1594:	90 e0       	ldi	r25, 0x00	; 0
    1596:	00 24       	eor	r0, r0
    1598:	96 95       	lsr	r25
    159a:	87 95       	ror	r24
    159c:	07 94       	ror	r0
    159e:	96 95       	lsr	r25
    15a0:	87 95       	ror	r24
    15a2:	07 94       	ror	r0
    15a4:	98 2f       	mov	r25, r24
    15a6:	80 2d       	mov	r24, r0
    15a8:	82 2b       	or	r24, r18
    15aa:	8c 93       	st	X, r24
}
    15ac:	0f 90       	pop	r0
    15ae:	cf 91       	pop	r28
    15b0:	df 91       	pop	r29
    15b2:	08 95       	ret

000015b4 <ICU1_getInputCaptureValue>:
/*
 * Description: Function to get the Timer1 Value when the input is captured
 *              The value stored at Input Capture Register ICR1
 */
uint16 ICU1_getInputCaptureValue(void)
{
    15b4:	df 93       	push	r29
    15b6:	cf 93       	push	r28
    15b8:	cd b7       	in	r28, 0x3d	; 61
    15ba:	de b7       	in	r29, 0x3e	; 62
	return ICR1;
    15bc:	e6 e4       	ldi	r30, 0x46	; 70
    15be:	f0 e0       	ldi	r31, 0x00	; 0
    15c0:	80 81       	ld	r24, Z
    15c2:	91 81       	ldd	r25, Z+1	; 0x01
}
    15c4:	cf 91       	pop	r28
    15c6:	df 91       	pop	r29
    15c8:	08 95       	ret

000015ca <ICU1_clearTimerValue>:

/*
 * Description: Function to clear the Timer1 Value to start count from ZERO
 */
void ICU1_clearTimerValue(void)
{
    15ca:	df 93       	push	r29
    15cc:	cf 93       	push	r28
    15ce:	cd b7       	in	r28, 0x3d	; 61
    15d0:	de b7       	in	r29, 0x3e	; 62
	TCNT1 = 0;
    15d2:	ec e4       	ldi	r30, 0x4C	; 76
    15d4:	f0 e0       	ldi	r31, 0x00	; 0
    15d6:	11 82       	std	Z+1, r1	; 0x01
    15d8:	10 82       	st	Z, r1
}
    15da:	cf 91       	pop	r28
    15dc:	df 91       	pop	r29
    15de:	08 95       	ret

000015e0 <ICU1_DeInit>:

/*
 * Description: Function to disable the Timer1 to stop the ICU Driver
 */
void ICU1_DeInit(void)
{
    15e0:	df 93       	push	r29
    15e2:	cf 93       	push	r28
    15e4:	cd b7       	in	r28, 0x3d	; 61
    15e6:	de b7       	in	r29, 0x3e	; 62
	/* Clear All Timer1 Registers */
	TCCR1A = 0;
    15e8:	ef e4       	ldi	r30, 0x4F	; 79
    15ea:	f0 e0       	ldi	r31, 0x00	; 0
    15ec:	10 82       	st	Z, r1
	TCCR1B = 0;
    15ee:	ee e4       	ldi	r30, 0x4E	; 78
    15f0:	f0 e0       	ldi	r31, 0x00	; 0
    15f2:	10 82       	st	Z, r1
	TCCR1C = 0;
    15f4:	ea e7       	ldi	r30, 0x7A	; 122
    15f6:	f0 e0       	ldi	r31, 0x00	; 0
    15f8:	10 82       	st	Z, r1
	TCNT1 = 0;
    15fa:	ec e4       	ldi	r30, 0x4C	; 76
    15fc:	f0 e0       	ldi	r31, 0x00	; 0
    15fe:	11 82       	std	Z+1, r1	; 0x01
    1600:	10 82       	st	Z, r1
	ICR1 = 0;
    1602:	e6 e4       	ldi	r30, 0x46	; 70
    1604:	f0 e0       	ldi	r31, 0x00	; 0
    1606:	11 82       	std	Z+1, r1	; 0x01
    1608:	10 82       	st	Z, r1

	/* Disable the Input Capture interrupt */
	ETIMSK &= ~(1<<TICIE1);
    160a:	ad e7       	ldi	r26, 0x7D	; 125
    160c:	b0 e0       	ldi	r27, 0x00	; 0
    160e:	ed e7       	ldi	r30, 0x7D	; 125
    1610:	f0 e0       	ldi	r31, 0x00	; 0
    1612:	80 81       	ld	r24, Z
    1614:	8f 7d       	andi	r24, 0xDF	; 223
    1616:	8c 93       	st	X, r24
}
    1618:	cf 91       	pop	r28
    161a:	df 91       	pop	r29
    161c:	08 95       	ret

0000161e <ICU3_init>:
* 	2. Set the required edge detection.
* 	3. Enable the Input Capture Interrupt.
* 	4. Initialize Timer1 Registers
*/
void ICU3_init(const ICU_ConfigType * Config_Ptr)
{
    161e:	df 93       	push	r29
    1620:	cf 93       	push	r28
    1622:	00 d0       	rcall	.+0      	; 0x1624 <ICU3_init+0x6>
    1624:	cd b7       	in	r28, 0x3d	; 61
    1626:	de b7       	in	r29, 0x3e	; 62
    1628:	9a 83       	std	Y+2, r25	; 0x02
    162a:	89 83       	std	Y+1, r24	; 0x01
	/* Configure ICP3/PE3 as i/p pin */
	CLEAR_BIT(DDRE,PE7);
    162c:	a2 e2       	ldi	r26, 0x22	; 34
    162e:	b0 e0       	ldi	r27, 0x00	; 0
    1630:	e2 e2       	ldi	r30, 0x22	; 34
    1632:	f0 e0       	ldi	r31, 0x00	; 0
    1634:	80 81       	ld	r24, Z
    1636:	8f 77       	andi	r24, 0x7F	; 127
    1638:	8c 93       	st	X, r24
	//SET_BIT(PORTE,PE7);

	/* Timer1 always operates in Normal Mode */
	TCCR3C = (1<<FOC3A) | (1<<FOC3B) | (1<<FOC3C);
    163a:	ec e8       	ldi	r30, 0x8C	; 140
    163c:	f0 e0       	ldi	r31, 0x00	; 0
    163e:	80 ee       	ldi	r24, 0xE0	; 224
    1640:	80 83       	st	Z, r24

	/*
	 * insert the required clock value in the first three bits (CS30, CS31 and CS32)
	 * of TCCR1B Register
	 */
	TCCR3B = (TCCR3B & 0xF8) | (Config_Ptr->clock);
    1642:	aa e8       	ldi	r26, 0x8A	; 138
    1644:	b0 e0       	ldi	r27, 0x00	; 0
    1646:	ea e8       	ldi	r30, 0x8A	; 138
    1648:	f0 e0       	ldi	r31, 0x00	; 0
    164a:	80 81       	ld	r24, Z
    164c:	98 2f       	mov	r25, r24
    164e:	98 7f       	andi	r25, 0xF8	; 248
    1650:	e9 81       	ldd	r30, Y+1	; 0x01
    1652:	fa 81       	ldd	r31, Y+2	; 0x02
    1654:	80 81       	ld	r24, Z
    1656:	89 2b       	or	r24, r25
    1658:	8c 93       	st	X, r24
	/*
    * insert the required edge type in ICES3 bit in TCCR3B Register
	 */
	TCCR3B = (TCCR3B & 0xBF) | ((Config_Ptr->edge)<<6);
    165a:	aa e8       	ldi	r26, 0x8A	; 138
    165c:	b0 e0       	ldi	r27, 0x00	; 0
    165e:	ea e8       	ldi	r30, 0x8A	; 138
    1660:	f0 e0       	ldi	r31, 0x00	; 0
    1662:	80 81       	ld	r24, Z
    1664:	28 2f       	mov	r18, r24
    1666:	2f 7b       	andi	r18, 0xBF	; 191
    1668:	e9 81       	ldd	r30, Y+1	; 0x01
    166a:	fa 81       	ldd	r31, Y+2	; 0x02
    166c:	81 81       	ldd	r24, Z+1	; 0x01
    166e:	88 2f       	mov	r24, r24
    1670:	90 e0       	ldi	r25, 0x00	; 0
    1672:	00 24       	eor	r0, r0
    1674:	96 95       	lsr	r25
    1676:	87 95       	ror	r24
    1678:	07 94       	ror	r0
    167a:	96 95       	lsr	r25
    167c:	87 95       	ror	r24
    167e:	07 94       	ror	r0
    1680:	98 2f       	mov	r25, r24
    1682:	80 2d       	mov	r24, r0
    1684:	82 2b       	or	r24, r18
    1686:	8c 93       	st	X, r24

	/* Initial Value for Timer1 */
	TCNT3 = 0;
    1688:	e8 e8       	ldi	r30, 0x88	; 136
    168a:	f0 e0       	ldi	r31, 0x00	; 0
    168c:	11 82       	std	Z+1, r1	; 0x01
    168e:	10 82       	st	Z, r1

	/* Initial Value for the input capture register */
	ICR3 = 0;
    1690:	e0 e8       	ldi	r30, 0x80	; 128
    1692:	f0 e0       	ldi	r31, 0x00	; 0
    1694:	11 82       	std	Z+1, r1	; 0x01
    1696:	10 82       	st	Z, r1

	/* Enable the Input Capture interrupt to generate an interrupt when edge is detected on ICP1/PD6 pin */
	ETIMSK |= (1<<TICIE3);
    1698:	ad e7       	ldi	r26, 0x7D	; 125
    169a:	b0 e0       	ldi	r27, 0x00	; 0
    169c:	ed e7       	ldi	r30, 0x7D	; 125
    169e:	f0 e0       	ldi	r31, 0x00	; 0
    16a0:	80 81       	ld	r24, Z
    16a2:	80 62       	ori	r24, 0x20	; 32
    16a4:	8c 93       	st	X, r24
}
    16a6:	0f 90       	pop	r0
    16a8:	0f 90       	pop	r0
    16aa:	cf 91       	pop	r28
    16ac:	df 91       	pop	r29
    16ae:	08 95       	ret

000016b0 <ICU3_setCallBack>:

/*
* Description: Function to set the Call Back function address.
*/
void ICU3_setCallBack(void(*a_ptr)(void))
{
    16b0:	df 93       	push	r29
    16b2:	cf 93       	push	r28
    16b4:	00 d0       	rcall	.+0      	; 0x16b6 <ICU3_setCallBack+0x6>
    16b6:	cd b7       	in	r28, 0x3d	; 61
    16b8:	de b7       	in	r29, 0x3e	; 62
    16ba:	9a 83       	std	Y+2, r25	; 0x02
    16bc:	89 83       	std	Y+1, r24	; 0x01
	/* Save the address of the Call back function in a global variable */
	g_ICU3_callBackPtr = a_ptr;
    16be:	89 81       	ldd	r24, Y+1	; 0x01
    16c0:	9a 81       	ldd	r25, Y+2	; 0x02
    16c2:	90 93 bb 02 	sts	0x02BB, r25
    16c6:	80 93 ba 02 	sts	0x02BA, r24
}
    16ca:	0f 90       	pop	r0
    16cc:	0f 90       	pop	r0
    16ce:	cf 91       	pop	r28
    16d0:	df 91       	pop	r29
    16d2:	08 95       	ret

000016d4 <ICU3_setEdgeDetectionType>:

/*
* Description: Function to set the required edge detection.
*/
void ICU3_setEdgeDetectionType(Icu_EdgeType a_edgeType)
{
    16d4:	df 93       	push	r29
    16d6:	cf 93       	push	r28
    16d8:	0f 92       	push	r0
    16da:	cd b7       	in	r28, 0x3d	; 61
    16dc:	de b7       	in	r29, 0x3e	; 62
    16de:	89 83       	std	Y+1, r24	; 0x01
	/*
	 * insert the required edge type in ICES1 bit in TCCR1B Register
	 */
	TCCR3B = (TCCR3B & 0xBF) | (a_edgeType<<6);
    16e0:	aa e8       	ldi	r26, 0x8A	; 138
    16e2:	b0 e0       	ldi	r27, 0x00	; 0
    16e4:	ea e8       	ldi	r30, 0x8A	; 138
    16e6:	f0 e0       	ldi	r31, 0x00	; 0
    16e8:	80 81       	ld	r24, Z
    16ea:	28 2f       	mov	r18, r24
    16ec:	2f 7b       	andi	r18, 0xBF	; 191
    16ee:	89 81       	ldd	r24, Y+1	; 0x01
    16f0:	88 2f       	mov	r24, r24
    16f2:	90 e0       	ldi	r25, 0x00	; 0
    16f4:	00 24       	eor	r0, r0
    16f6:	96 95       	lsr	r25
    16f8:	87 95       	ror	r24
    16fa:	07 94       	ror	r0
    16fc:	96 95       	lsr	r25
    16fe:	87 95       	ror	r24
    1700:	07 94       	ror	r0
    1702:	98 2f       	mov	r25, r24
    1704:	80 2d       	mov	r24, r0
    1706:	82 2b       	or	r24, r18
    1708:	8c 93       	st	X, r24
}
    170a:	0f 90       	pop	r0
    170c:	cf 91       	pop	r28
    170e:	df 91       	pop	r29
    1710:	08 95       	ret

00001712 <ICU3_getInputCaptureValue>:
/*
* Description: Function to get the Timer1 Value when the input is captured
*              The value stored at Input Capture Register ICR1
*/
uint16 ICU3_getInputCaptureValue(void)
{
    1712:	df 93       	push	r29
    1714:	cf 93       	push	r28
    1716:	cd b7       	in	r28, 0x3d	; 61
    1718:	de b7       	in	r29, 0x3e	; 62
	return ICR3;
    171a:	e0 e8       	ldi	r30, 0x80	; 128
    171c:	f0 e0       	ldi	r31, 0x00	; 0
    171e:	80 81       	ld	r24, Z
    1720:	91 81       	ldd	r25, Z+1	; 0x01
}
    1722:	cf 91       	pop	r28
    1724:	df 91       	pop	r29
    1726:	08 95       	ret

00001728 <ICU3_clearTimerValue>:

/*
* Description: Function to clear the Timer1 Value to start count from ZERO
*/
void ICU3_clearTimerValue(void)
{
    1728:	df 93       	push	r29
    172a:	cf 93       	push	r28
    172c:	cd b7       	in	r28, 0x3d	; 61
    172e:	de b7       	in	r29, 0x3e	; 62
	TCNT3 = 0;
    1730:	e8 e8       	ldi	r30, 0x88	; 136
    1732:	f0 e0       	ldi	r31, 0x00	; 0
    1734:	11 82       	std	Z+1, r1	; 0x01
    1736:	10 82       	st	Z, r1
}
    1738:	cf 91       	pop	r28
    173a:	df 91       	pop	r29
    173c:	08 95       	ret

0000173e <ICU3_DeInit>:

/*
* Description: Function to disable the Timer1 to stop the ICU Driver
*/
void ICU3_DeInit(void)
{
    173e:	df 93       	push	r29
    1740:	cf 93       	push	r28
    1742:	cd b7       	in	r28, 0x3d	; 61
    1744:	de b7       	in	r29, 0x3e	; 62
	/* Clear All Timer1 Registers */
	TCCR3A = 0;
    1746:	eb e8       	ldi	r30, 0x8B	; 139
    1748:	f0 e0       	ldi	r31, 0x00	; 0
    174a:	10 82       	st	Z, r1
	TCCR3B = 0;
    174c:	ea e8       	ldi	r30, 0x8A	; 138
    174e:	f0 e0       	ldi	r31, 0x00	; 0
    1750:	10 82       	st	Z, r1
	TCCR3C = 0;
    1752:	ec e8       	ldi	r30, 0x8C	; 140
    1754:	f0 e0       	ldi	r31, 0x00	; 0
    1756:	10 82       	st	Z, r1
	TCNT3 = 0;
    1758:	e8 e8       	ldi	r30, 0x88	; 136
    175a:	f0 e0       	ldi	r31, 0x00	; 0
    175c:	11 82       	std	Z+1, r1	; 0x01
    175e:	10 82       	st	Z, r1
	ICR3 = 0;
    1760:	e0 e8       	ldi	r30, 0x80	; 128
    1762:	f0 e0       	ldi	r31, 0x00	; 0
    1764:	11 82       	std	Z+1, r1	; 0x01
    1766:	10 82       	st	Z, r1

	/* Disable the Input Capture interrupt */
	ETIMSK &= ~(1<<TICIE3);
    1768:	ad e7       	ldi	r26, 0x7D	; 125
    176a:	b0 e0       	ldi	r27, 0x00	; 0
    176c:	ed e7       	ldi	r30, 0x7D	; 125
    176e:	f0 e0       	ldi	r31, 0x00	; 0
    1770:	80 81       	ld	r24, Z
    1772:	8f 7d       	andi	r24, 0xDF	; 223
    1774:	8c 93       	st	X, r24
}
    1776:	cf 91       	pop	r28
    1778:	df 91       	pop	r29
    177a:	08 95       	ret

0000177c <__vector_1>:
#include "INT.h"

static void (*g_INT_callBackPtr)(void) = NULL_PTR;

ISR(INT0_vect)
{
    177c:	1f 92       	push	r1
    177e:	0f 92       	push	r0
    1780:	0f b6       	in	r0, 0x3f	; 63
    1782:	0f 92       	push	r0
    1784:	00 90 5b 00 	lds	r0, 0x005B
    1788:	0f 92       	push	r0
    178a:	11 24       	eor	r1, r1
    178c:	2f 93       	push	r18
    178e:	3f 93       	push	r19
    1790:	4f 93       	push	r20
    1792:	5f 93       	push	r21
    1794:	6f 93       	push	r22
    1796:	7f 93       	push	r23
    1798:	8f 93       	push	r24
    179a:	9f 93       	push	r25
    179c:	af 93       	push	r26
    179e:	bf 93       	push	r27
    17a0:	ef 93       	push	r30
    17a2:	ff 93       	push	r31
    17a4:	df 93       	push	r29
    17a6:	cf 93       	push	r28
    17a8:	cd b7       	in	r28, 0x3d	; 61
    17aa:	de b7       	in	r29, 0x3e	; 62
	if(g_INT_callBackPtr != NULL_PTR)
    17ac:	80 91 bc 02 	lds	r24, 0x02BC
    17b0:	90 91 bd 02 	lds	r25, 0x02BD
    17b4:	00 97       	sbiw	r24, 0x00	; 0
    17b6:	29 f0       	breq	.+10     	; 0x17c2 <__vector_1+0x46>
		{
			/* Call The Call Back function in the application after the timer value = OCR0 Value*/
			(*g_INT_callBackPtr)() ;
    17b8:	e0 91 bc 02 	lds	r30, 0x02BC
    17bc:	f0 91 bd 02 	lds	r31, 0x02BD
    17c0:	09 95       	icall
		}
}
    17c2:	cf 91       	pop	r28
    17c4:	df 91       	pop	r29
    17c6:	ff 91       	pop	r31
    17c8:	ef 91       	pop	r30
    17ca:	bf 91       	pop	r27
    17cc:	af 91       	pop	r26
    17ce:	9f 91       	pop	r25
    17d0:	8f 91       	pop	r24
    17d2:	7f 91       	pop	r23
    17d4:	6f 91       	pop	r22
    17d6:	5f 91       	pop	r21
    17d8:	4f 91       	pop	r20
    17da:	3f 91       	pop	r19
    17dc:	2f 91       	pop	r18
    17de:	0f 90       	pop	r0
    17e0:	00 92 5b 00 	sts	0x005B, r0
    17e4:	0f 90       	pop	r0
    17e6:	0f be       	out	0x3f, r0	; 63
    17e8:	0f 90       	pop	r0
    17ea:	1f 90       	pop	r1
    17ec:	18 95       	reti

000017ee <INT0_init>:

void INT0_init(void)
{
    17ee:	df 93       	push	r29
    17f0:	cf 93       	push	r28
    17f2:	cd b7       	in	r28, 0x3d	; 61
    17f4:	de b7       	in	r29, 0x3e	; 62
	SET_BIT(EICRA,ISC00);
    17f6:	aa e6       	ldi	r26, 0x6A	; 106
    17f8:	b0 e0       	ldi	r27, 0x00	; 0
    17fa:	ea e6       	ldi	r30, 0x6A	; 106
    17fc:	f0 e0       	ldi	r31, 0x00	; 0
    17fe:	80 81       	ld	r24, Z
    1800:	81 60       	ori	r24, 0x01	; 1
    1802:	8c 93       	st	X, r24
	SET_BIT(EICRA,ISC01);
    1804:	aa e6       	ldi	r26, 0x6A	; 106
    1806:	b0 e0       	ldi	r27, 0x00	; 0
    1808:	ea e6       	ldi	r30, 0x6A	; 106
    180a:	f0 e0       	ldi	r31, 0x00	; 0
    180c:	80 81       	ld	r24, Z
    180e:	82 60       	ori	r24, 0x02	; 2
    1810:	8c 93       	st	X, r24
	SET_BIT(EIMSK,INT0);
    1812:	a9 e5       	ldi	r26, 0x59	; 89
    1814:	b0 e0       	ldi	r27, 0x00	; 0
    1816:	e9 e5       	ldi	r30, 0x59	; 89
    1818:	f0 e0       	ldi	r31, 0x00	; 0
    181a:	80 81       	ld	r24, Z
    181c:	81 60       	ori	r24, 0x01	; 1
    181e:	8c 93       	st	X, r24
	SET_BIT(PORTD,PD0);
    1820:	a2 e3       	ldi	r26, 0x32	; 50
    1822:	b0 e0       	ldi	r27, 0x00	; 0
    1824:	e2 e3       	ldi	r30, 0x32	; 50
    1826:	f0 e0       	ldi	r31, 0x00	; 0
    1828:	80 81       	ld	r24, Z
    182a:	81 60       	ori	r24, 0x01	; 1
    182c:	8c 93       	st	X, r24

}
    182e:	cf 91       	pop	r28
    1830:	df 91       	pop	r29
    1832:	08 95       	ret

00001834 <INT0_setCallBack>:



void INT0_setCallBack(void (*ptr)(void))
{
    1834:	df 93       	push	r29
    1836:	cf 93       	push	r28
    1838:	00 d0       	rcall	.+0      	; 0x183a <INT0_setCallBack+0x6>
    183a:	cd b7       	in	r28, 0x3d	; 61
    183c:	de b7       	in	r29, 0x3e	; 62
    183e:	9a 83       	std	Y+2, r25	; 0x02
    1840:	89 83       	std	Y+1, r24	; 0x01
	g_INT_callBackPtr= ptr;
    1842:	89 81       	ldd	r24, Y+1	; 0x01
    1844:	9a 81       	ldd	r25, Y+2	; 0x02
    1846:	90 93 bd 02 	sts	0x02BD, r25
    184a:	80 93 bc 02 	sts	0x02BC, r24
}
    184e:	0f 90       	pop	r0
    1850:	0f 90       	pop	r0
    1852:	cf 91       	pop	r28
    1854:	df 91       	pop	r29
    1856:	08 95       	ret

00001858 <__vector_15>:

/*
 *  Description : Interrupt Service Routine for TIMER0 CTC Mode
 */
ISR(TIMER0_COMP_vect)
{
    1858:	1f 92       	push	r1
    185a:	0f 92       	push	r0
    185c:	0f b6       	in	r0, 0x3f	; 63
    185e:	0f 92       	push	r0
    1860:	00 90 5b 00 	lds	r0, 0x005B
    1864:	0f 92       	push	r0
    1866:	11 24       	eor	r1, r1
    1868:	2f 93       	push	r18
    186a:	3f 93       	push	r19
    186c:	4f 93       	push	r20
    186e:	5f 93       	push	r21
    1870:	6f 93       	push	r22
    1872:	7f 93       	push	r23
    1874:	8f 93       	push	r24
    1876:	9f 93       	push	r25
    1878:	af 93       	push	r26
    187a:	bf 93       	push	r27
    187c:	ef 93       	push	r30
    187e:	ff 93       	push	r31
    1880:	df 93       	push	r29
    1882:	cf 93       	push	r28
    1884:	cd b7       	in	r28, 0x3d	; 61
    1886:	de b7       	in	r29, 0x3e	; 62
	if(g_TIMER0_callBackPtr != NULL_PTR)
    1888:	80 91 be 02 	lds	r24, 0x02BE
    188c:	90 91 bf 02 	lds	r25, 0x02BF
    1890:	00 97       	sbiw	r24, 0x00	; 0
    1892:	29 f0       	breq	.+10     	; 0x189e <__vector_15+0x46>
	{
		/* Call The Call Back function in the application after the timer value = OCR0 Value*/
		(*g_TIMER0_callBackPtr)() ;
    1894:	e0 91 be 02 	lds	r30, 0x02BE
    1898:	f0 91 bf 02 	lds	r31, 0x02BF
    189c:	09 95       	icall
	}
}
    189e:	cf 91       	pop	r28
    18a0:	df 91       	pop	r29
    18a2:	ff 91       	pop	r31
    18a4:	ef 91       	pop	r30
    18a6:	bf 91       	pop	r27
    18a8:	af 91       	pop	r26
    18aa:	9f 91       	pop	r25
    18ac:	8f 91       	pop	r24
    18ae:	7f 91       	pop	r23
    18b0:	6f 91       	pop	r22
    18b2:	5f 91       	pop	r21
    18b4:	4f 91       	pop	r20
    18b6:	3f 91       	pop	r19
    18b8:	2f 91       	pop	r18
    18ba:	0f 90       	pop	r0
    18bc:	00 92 5b 00 	sts	0x005B, r0
    18c0:	0f 90       	pop	r0
    18c2:	0f be       	out	0x3f, r0	; 63
    18c4:	0f 90       	pop	r0
    18c6:	1f 90       	pop	r1
    18c8:	18 95       	reti

000018ca <__vector_16>:

/*
 *  Description : Interrupt Service Routine for TIMER0 OverFlow(Normal) Mode
 */
ISR(TIMER0_OVF_vect)
{
    18ca:	1f 92       	push	r1
    18cc:	0f 92       	push	r0
    18ce:	0f b6       	in	r0, 0x3f	; 63
    18d0:	0f 92       	push	r0
    18d2:	00 90 5b 00 	lds	r0, 0x005B
    18d6:	0f 92       	push	r0
    18d8:	11 24       	eor	r1, r1
    18da:	2f 93       	push	r18
    18dc:	3f 93       	push	r19
    18de:	4f 93       	push	r20
    18e0:	5f 93       	push	r21
    18e2:	6f 93       	push	r22
    18e4:	7f 93       	push	r23
    18e6:	8f 93       	push	r24
    18e8:	9f 93       	push	r25
    18ea:	af 93       	push	r26
    18ec:	bf 93       	push	r27
    18ee:	ef 93       	push	r30
    18f0:	ff 93       	push	r31
    18f2:	df 93       	push	r29
    18f4:	cf 93       	push	r28
    18f6:	cd b7       	in	r28, 0x3d	; 61
    18f8:	de b7       	in	r29, 0x3e	; 62
	if(g_TIMER0_callBackPtr != NULL_PTR)
    18fa:	80 91 be 02 	lds	r24, 0x02BE
    18fe:	90 91 bf 02 	lds	r25, 0x02BF
    1902:	00 97       	sbiw	r24, 0x00	; 0
    1904:	29 f0       	breq	.+10     	; 0x1910 <__vector_16+0x46>
	{
		/* Call The Call Back function in the application after the timer value = 1023 */
		(*g_TIMER0_callBackPtr)() ;
    1906:	e0 91 be 02 	lds	r30, 0x02BE
    190a:	f0 91 bf 02 	lds	r31, 0x02BF
    190e:	09 95       	icall
	}
}
    1910:	cf 91       	pop	r28
    1912:	df 91       	pop	r29
    1914:	ff 91       	pop	r31
    1916:	ef 91       	pop	r30
    1918:	bf 91       	pop	r27
    191a:	af 91       	pop	r26
    191c:	9f 91       	pop	r25
    191e:	8f 91       	pop	r24
    1920:	7f 91       	pop	r23
    1922:	6f 91       	pop	r22
    1924:	5f 91       	pop	r21
    1926:	4f 91       	pop	r20
    1928:	3f 91       	pop	r19
    192a:	2f 91       	pop	r18
    192c:	0f 90       	pop	r0
    192e:	00 92 5b 00 	sts	0x005B, r0
    1932:	0f 90       	pop	r0
    1934:	0f be       	out	0x3f, r0	; 63
    1936:	0f 90       	pop	r0
    1938:	1f 90       	pop	r1
    193a:	18 95       	reti

0000193c <__vector_9>:

/*
 *  Description : Interrupt Service Routine for TIMER2 CTC Mode
 */
ISR(TIMER2_COMP_vect)
{
    193c:	1f 92       	push	r1
    193e:	0f 92       	push	r0
    1940:	0f b6       	in	r0, 0x3f	; 63
    1942:	0f 92       	push	r0
    1944:	00 90 5b 00 	lds	r0, 0x005B
    1948:	0f 92       	push	r0
    194a:	11 24       	eor	r1, r1
    194c:	2f 93       	push	r18
    194e:	3f 93       	push	r19
    1950:	4f 93       	push	r20
    1952:	5f 93       	push	r21
    1954:	6f 93       	push	r22
    1956:	7f 93       	push	r23
    1958:	8f 93       	push	r24
    195a:	9f 93       	push	r25
    195c:	af 93       	push	r26
    195e:	bf 93       	push	r27
    1960:	ef 93       	push	r30
    1962:	ff 93       	push	r31
    1964:	df 93       	push	r29
    1966:	cf 93       	push	r28
    1968:	cd b7       	in	r28, 0x3d	; 61
    196a:	de b7       	in	r29, 0x3e	; 62
	if(g_TIMER2_callBackPtr != NULL_PTR)
    196c:	80 91 c0 02 	lds	r24, 0x02C0
    1970:	90 91 c1 02 	lds	r25, 0x02C1
    1974:	00 97       	sbiw	r24, 0x00	; 0
    1976:	29 f0       	breq	.+10     	; 0x1982 <__vector_9+0x46>
	{
		/* Call The Call Back function in the application after the timer value = OCR0 Value*/
		(*g_TIMER2_callBackPtr)() ;
    1978:	e0 91 c0 02 	lds	r30, 0x02C0
    197c:	f0 91 c1 02 	lds	r31, 0x02C1
    1980:	09 95       	icall
	}
}
    1982:	cf 91       	pop	r28
    1984:	df 91       	pop	r29
    1986:	ff 91       	pop	r31
    1988:	ef 91       	pop	r30
    198a:	bf 91       	pop	r27
    198c:	af 91       	pop	r26
    198e:	9f 91       	pop	r25
    1990:	8f 91       	pop	r24
    1992:	7f 91       	pop	r23
    1994:	6f 91       	pop	r22
    1996:	5f 91       	pop	r21
    1998:	4f 91       	pop	r20
    199a:	3f 91       	pop	r19
    199c:	2f 91       	pop	r18
    199e:	0f 90       	pop	r0
    19a0:	00 92 5b 00 	sts	0x005B, r0
    19a4:	0f 90       	pop	r0
    19a6:	0f be       	out	0x3f, r0	; 63
    19a8:	0f 90       	pop	r0
    19aa:	1f 90       	pop	r1
    19ac:	18 95       	reti

000019ae <__vector_10>:

/*
 *  Description : Interrupt Service Routine for TIMER2 OverFlow(Normal) Mode
 */
ISR(TIMER2_OVF_vect)
{
    19ae:	1f 92       	push	r1
    19b0:	0f 92       	push	r0
    19b2:	0f b6       	in	r0, 0x3f	; 63
    19b4:	0f 92       	push	r0
    19b6:	00 90 5b 00 	lds	r0, 0x005B
    19ba:	0f 92       	push	r0
    19bc:	11 24       	eor	r1, r1
    19be:	2f 93       	push	r18
    19c0:	3f 93       	push	r19
    19c2:	4f 93       	push	r20
    19c4:	5f 93       	push	r21
    19c6:	6f 93       	push	r22
    19c8:	7f 93       	push	r23
    19ca:	8f 93       	push	r24
    19cc:	9f 93       	push	r25
    19ce:	af 93       	push	r26
    19d0:	bf 93       	push	r27
    19d2:	ef 93       	push	r30
    19d4:	ff 93       	push	r31
    19d6:	df 93       	push	r29
    19d8:	cf 93       	push	r28
    19da:	cd b7       	in	r28, 0x3d	; 61
    19dc:	de b7       	in	r29, 0x3e	; 62
	if(g_TIMER2_callBackPtr != NULL_PTR)
    19de:	80 91 c0 02 	lds	r24, 0x02C0
    19e2:	90 91 c1 02 	lds	r25, 0x02C1
    19e6:	00 97       	sbiw	r24, 0x00	; 0
    19e8:	29 f0       	breq	.+10     	; 0x19f4 <__vector_10+0x46>
	{
		/* Call The Call Back function in the application after the timer value = 1023 */
		(*g_TIMER2_callBackPtr)() ;
    19ea:	e0 91 c0 02 	lds	r30, 0x02C0
    19ee:	f0 91 c1 02 	lds	r31, 0x02C1
    19f2:	09 95       	icall
	}
}
    19f4:	cf 91       	pop	r28
    19f6:	df 91       	pop	r29
    19f8:	ff 91       	pop	r31
    19fa:	ef 91       	pop	r30
    19fc:	bf 91       	pop	r27
    19fe:	af 91       	pop	r26
    1a00:	9f 91       	pop	r25
    1a02:	8f 91       	pop	r24
    1a04:	7f 91       	pop	r23
    1a06:	6f 91       	pop	r22
    1a08:	5f 91       	pop	r21
    1a0a:	4f 91       	pop	r20
    1a0c:	3f 91       	pop	r19
    1a0e:	2f 91       	pop	r18
    1a10:	0f 90       	pop	r0
    1a12:	00 92 5b 00 	sts	0x005B, r0
    1a16:	0f 90       	pop	r0
    1a18:	0f be       	out	0x3f, r0	; 63
    1a1a:	0f 90       	pop	r0
    1a1c:	1f 90       	pop	r1
    1a1e:	18 95       	reti

00001a20 <__vector_12>:

/*
 *  Description : Interrupt Service Routine for TIMER1 CTC Mode
 */
ISR(TIMER1_COMPA_vect)
{
    1a20:	1f 92       	push	r1
    1a22:	0f 92       	push	r0
    1a24:	0f b6       	in	r0, 0x3f	; 63
    1a26:	0f 92       	push	r0
    1a28:	00 90 5b 00 	lds	r0, 0x005B
    1a2c:	0f 92       	push	r0
    1a2e:	11 24       	eor	r1, r1
    1a30:	2f 93       	push	r18
    1a32:	3f 93       	push	r19
    1a34:	4f 93       	push	r20
    1a36:	5f 93       	push	r21
    1a38:	6f 93       	push	r22
    1a3a:	7f 93       	push	r23
    1a3c:	8f 93       	push	r24
    1a3e:	9f 93       	push	r25
    1a40:	af 93       	push	r26
    1a42:	bf 93       	push	r27
    1a44:	ef 93       	push	r30
    1a46:	ff 93       	push	r31
    1a48:	df 93       	push	r29
    1a4a:	cf 93       	push	r28
    1a4c:	cd b7       	in	r28, 0x3d	; 61
    1a4e:	de b7       	in	r29, 0x3e	; 62
	if(g_TIMER1_callBackPtr != NULL_PTR)
    1a50:	80 91 c2 02 	lds	r24, 0x02C2
    1a54:	90 91 c3 02 	lds	r25, 0x02C3
    1a58:	00 97       	sbiw	r24, 0x00	; 0
    1a5a:	29 f0       	breq	.+10     	; 0x1a66 <__vector_12+0x46>
	{
		/* Call The Call Back function in the application after the timer value = OCR1A Value*/
		(*g_TIMER1_callBackPtr)() ;
    1a5c:	e0 91 c2 02 	lds	r30, 0x02C2
    1a60:	f0 91 c3 02 	lds	r31, 0x02C3
    1a64:	09 95       	icall
	}
}
    1a66:	cf 91       	pop	r28
    1a68:	df 91       	pop	r29
    1a6a:	ff 91       	pop	r31
    1a6c:	ef 91       	pop	r30
    1a6e:	bf 91       	pop	r27
    1a70:	af 91       	pop	r26
    1a72:	9f 91       	pop	r25
    1a74:	8f 91       	pop	r24
    1a76:	7f 91       	pop	r23
    1a78:	6f 91       	pop	r22
    1a7a:	5f 91       	pop	r21
    1a7c:	4f 91       	pop	r20
    1a7e:	3f 91       	pop	r19
    1a80:	2f 91       	pop	r18
    1a82:	0f 90       	pop	r0
    1a84:	00 92 5b 00 	sts	0x005B, r0
    1a88:	0f 90       	pop	r0
    1a8a:	0f be       	out	0x3f, r0	; 63
    1a8c:	0f 90       	pop	r0
    1a8e:	1f 90       	pop	r1
    1a90:	18 95       	reti

00001a92 <__vector_13>:
/*
 *  Description : Interrupt Service Routine for TIMER1 CTC Mode
 */
ISR(TIMER1_COMPB_vect)
{
    1a92:	1f 92       	push	r1
    1a94:	0f 92       	push	r0
    1a96:	0f b6       	in	r0, 0x3f	; 63
    1a98:	0f 92       	push	r0
    1a9a:	00 90 5b 00 	lds	r0, 0x005B
    1a9e:	0f 92       	push	r0
    1aa0:	11 24       	eor	r1, r1
    1aa2:	2f 93       	push	r18
    1aa4:	3f 93       	push	r19
    1aa6:	4f 93       	push	r20
    1aa8:	5f 93       	push	r21
    1aaa:	6f 93       	push	r22
    1aac:	7f 93       	push	r23
    1aae:	8f 93       	push	r24
    1ab0:	9f 93       	push	r25
    1ab2:	af 93       	push	r26
    1ab4:	bf 93       	push	r27
    1ab6:	ef 93       	push	r30
    1ab8:	ff 93       	push	r31
    1aba:	df 93       	push	r29
    1abc:	cf 93       	push	r28
    1abe:	cd b7       	in	r28, 0x3d	; 61
    1ac0:	de b7       	in	r29, 0x3e	; 62
	if(g_TIMER1_callBackPtr != NULL_PTR)
    1ac2:	80 91 c2 02 	lds	r24, 0x02C2
    1ac6:	90 91 c3 02 	lds	r25, 0x02C3
    1aca:	00 97       	sbiw	r24, 0x00	; 0
    1acc:	29 f0       	breq	.+10     	; 0x1ad8 <__vector_13+0x46>
	{
		/* Call The Call Back function in the application after the timer value = OCR1B Value*/
		(*g_TIMER1_callBackPtr)() ;
    1ace:	e0 91 c2 02 	lds	r30, 0x02C2
    1ad2:	f0 91 c3 02 	lds	r31, 0x02C3
    1ad6:	09 95       	icall
	}
}
    1ad8:	cf 91       	pop	r28
    1ada:	df 91       	pop	r29
    1adc:	ff 91       	pop	r31
    1ade:	ef 91       	pop	r30
    1ae0:	bf 91       	pop	r27
    1ae2:	af 91       	pop	r26
    1ae4:	9f 91       	pop	r25
    1ae6:	8f 91       	pop	r24
    1ae8:	7f 91       	pop	r23
    1aea:	6f 91       	pop	r22
    1aec:	5f 91       	pop	r21
    1aee:	4f 91       	pop	r20
    1af0:	3f 91       	pop	r19
    1af2:	2f 91       	pop	r18
    1af4:	0f 90       	pop	r0
    1af6:	00 92 5b 00 	sts	0x005B, r0
    1afa:	0f 90       	pop	r0
    1afc:	0f be       	out	0x3f, r0	; 63
    1afe:	0f 90       	pop	r0
    1b00:	1f 90       	pop	r1
    1b02:	18 95       	reti

00001b04 <__vector_24>:
/*
 *  Description : Interrupt Service Routine for TIMER1 CTC Mode
 */
ISR(TIMER1_COMPC_vect)
{
    1b04:	1f 92       	push	r1
    1b06:	0f 92       	push	r0
    1b08:	0f b6       	in	r0, 0x3f	; 63
    1b0a:	0f 92       	push	r0
    1b0c:	00 90 5b 00 	lds	r0, 0x005B
    1b10:	0f 92       	push	r0
    1b12:	11 24       	eor	r1, r1
    1b14:	2f 93       	push	r18
    1b16:	3f 93       	push	r19
    1b18:	4f 93       	push	r20
    1b1a:	5f 93       	push	r21
    1b1c:	6f 93       	push	r22
    1b1e:	7f 93       	push	r23
    1b20:	8f 93       	push	r24
    1b22:	9f 93       	push	r25
    1b24:	af 93       	push	r26
    1b26:	bf 93       	push	r27
    1b28:	ef 93       	push	r30
    1b2a:	ff 93       	push	r31
    1b2c:	df 93       	push	r29
    1b2e:	cf 93       	push	r28
    1b30:	cd b7       	in	r28, 0x3d	; 61
    1b32:	de b7       	in	r29, 0x3e	; 62
	if(g_TIMER1_callBackPtr != NULL_PTR)
    1b34:	80 91 c2 02 	lds	r24, 0x02C2
    1b38:	90 91 c3 02 	lds	r25, 0x02C3
    1b3c:	00 97       	sbiw	r24, 0x00	; 0
    1b3e:	29 f0       	breq	.+10     	; 0x1b4a <__vector_24+0x46>
	{
		/* Call The Call Back function in the application after the timer value = OCR1C Value*/
		(*g_TIMER1_callBackPtr)() ;
    1b40:	e0 91 c2 02 	lds	r30, 0x02C2
    1b44:	f0 91 c3 02 	lds	r31, 0x02C3
    1b48:	09 95       	icall
	}
}
    1b4a:	cf 91       	pop	r28
    1b4c:	df 91       	pop	r29
    1b4e:	ff 91       	pop	r31
    1b50:	ef 91       	pop	r30
    1b52:	bf 91       	pop	r27
    1b54:	af 91       	pop	r26
    1b56:	9f 91       	pop	r25
    1b58:	8f 91       	pop	r24
    1b5a:	7f 91       	pop	r23
    1b5c:	6f 91       	pop	r22
    1b5e:	5f 91       	pop	r21
    1b60:	4f 91       	pop	r20
    1b62:	3f 91       	pop	r19
    1b64:	2f 91       	pop	r18
    1b66:	0f 90       	pop	r0
    1b68:	00 92 5b 00 	sts	0x005B, r0
    1b6c:	0f 90       	pop	r0
    1b6e:	0f be       	out	0x3f, r0	; 63
    1b70:	0f 90       	pop	r0
    1b72:	1f 90       	pop	r1
    1b74:	18 95       	reti

00001b76 <__vector_14>:

/*
 *  Description : Interrupt Service Routine for TIMER1 OverFlow(Normal) Mode
 */
ISR(TIMER1_OVF_vect)
{
    1b76:	1f 92       	push	r1
    1b78:	0f 92       	push	r0
    1b7a:	0f b6       	in	r0, 0x3f	; 63
    1b7c:	0f 92       	push	r0
    1b7e:	00 90 5b 00 	lds	r0, 0x005B
    1b82:	0f 92       	push	r0
    1b84:	11 24       	eor	r1, r1
    1b86:	2f 93       	push	r18
    1b88:	3f 93       	push	r19
    1b8a:	4f 93       	push	r20
    1b8c:	5f 93       	push	r21
    1b8e:	6f 93       	push	r22
    1b90:	7f 93       	push	r23
    1b92:	8f 93       	push	r24
    1b94:	9f 93       	push	r25
    1b96:	af 93       	push	r26
    1b98:	bf 93       	push	r27
    1b9a:	ef 93       	push	r30
    1b9c:	ff 93       	push	r31
    1b9e:	df 93       	push	r29
    1ba0:	cf 93       	push	r28
    1ba2:	cd b7       	in	r28, 0x3d	; 61
    1ba4:	de b7       	in	r29, 0x3e	; 62
	if(g_TIMER1_callBackPtr != NULL_PTR)
    1ba6:	80 91 c2 02 	lds	r24, 0x02C2
    1baa:	90 91 c3 02 	lds	r25, 0x02C3
    1bae:	00 97       	sbiw	r24, 0x00	; 0
    1bb0:	29 f0       	breq	.+10     	; 0x1bbc <__vector_14+0x46>
	{
		/* Call The Call Back function in the application after the timer value = 65,535 */
		(*g_TIMER1_callBackPtr)() ;
    1bb2:	e0 91 c2 02 	lds	r30, 0x02C2
    1bb6:	f0 91 c3 02 	lds	r31, 0x02C3
    1bba:	09 95       	icall
	}
}
    1bbc:	cf 91       	pop	r28
    1bbe:	df 91       	pop	r29
    1bc0:	ff 91       	pop	r31
    1bc2:	ef 91       	pop	r30
    1bc4:	bf 91       	pop	r27
    1bc6:	af 91       	pop	r26
    1bc8:	9f 91       	pop	r25
    1bca:	8f 91       	pop	r24
    1bcc:	7f 91       	pop	r23
    1bce:	6f 91       	pop	r22
    1bd0:	5f 91       	pop	r21
    1bd2:	4f 91       	pop	r20
    1bd4:	3f 91       	pop	r19
    1bd6:	2f 91       	pop	r18
    1bd8:	0f 90       	pop	r0
    1bda:	00 92 5b 00 	sts	0x005B, r0
    1bde:	0f 90       	pop	r0
    1be0:	0f be       	out	0x3f, r0	; 63
    1be2:	0f 90       	pop	r0
    1be4:	1f 90       	pop	r1
    1be6:	18 95       	reti

00001be8 <__vector_26>:

ISR(TIMER3_COMPA_vect)
{
    1be8:	1f 92       	push	r1
    1bea:	0f 92       	push	r0
    1bec:	0f b6       	in	r0, 0x3f	; 63
    1bee:	0f 92       	push	r0
    1bf0:	00 90 5b 00 	lds	r0, 0x005B
    1bf4:	0f 92       	push	r0
    1bf6:	11 24       	eor	r1, r1
    1bf8:	2f 93       	push	r18
    1bfa:	3f 93       	push	r19
    1bfc:	4f 93       	push	r20
    1bfe:	5f 93       	push	r21
    1c00:	6f 93       	push	r22
    1c02:	7f 93       	push	r23
    1c04:	8f 93       	push	r24
    1c06:	9f 93       	push	r25
    1c08:	af 93       	push	r26
    1c0a:	bf 93       	push	r27
    1c0c:	ef 93       	push	r30
    1c0e:	ff 93       	push	r31
    1c10:	df 93       	push	r29
    1c12:	cf 93       	push	r28
    1c14:	cd b7       	in	r28, 0x3d	; 61
    1c16:	de b7       	in	r29, 0x3e	; 62
	if(g_TIMER3_callBackPtr != NULL_PTR)
    1c18:	80 91 c4 02 	lds	r24, 0x02C4
    1c1c:	90 91 c5 02 	lds	r25, 0x02C5
    1c20:	00 97       	sbiw	r24, 0x00	; 0
    1c22:	29 f0       	breq	.+10     	; 0x1c2e <__vector_26+0x46>
	{
		/* Call The Call Back function in the application after the timer value = OCR3A Value*/
		(*g_TIMER3_callBackPtr)() ;
    1c24:	e0 91 c4 02 	lds	r30, 0x02C4
    1c28:	f0 91 c5 02 	lds	r31, 0x02C5
    1c2c:	09 95       	icall
	}
}
    1c2e:	cf 91       	pop	r28
    1c30:	df 91       	pop	r29
    1c32:	ff 91       	pop	r31
    1c34:	ef 91       	pop	r30
    1c36:	bf 91       	pop	r27
    1c38:	af 91       	pop	r26
    1c3a:	9f 91       	pop	r25
    1c3c:	8f 91       	pop	r24
    1c3e:	7f 91       	pop	r23
    1c40:	6f 91       	pop	r22
    1c42:	5f 91       	pop	r21
    1c44:	4f 91       	pop	r20
    1c46:	3f 91       	pop	r19
    1c48:	2f 91       	pop	r18
    1c4a:	0f 90       	pop	r0
    1c4c:	00 92 5b 00 	sts	0x005B, r0
    1c50:	0f 90       	pop	r0
    1c52:	0f be       	out	0x3f, r0	; 63
    1c54:	0f 90       	pop	r0
    1c56:	1f 90       	pop	r1
    1c58:	18 95       	reti

00001c5a <__vector_27>:
ISR(TIMER3_COMPB_vect)
{
    1c5a:	1f 92       	push	r1
    1c5c:	0f 92       	push	r0
    1c5e:	0f b6       	in	r0, 0x3f	; 63
    1c60:	0f 92       	push	r0
    1c62:	00 90 5b 00 	lds	r0, 0x005B
    1c66:	0f 92       	push	r0
    1c68:	11 24       	eor	r1, r1
    1c6a:	2f 93       	push	r18
    1c6c:	3f 93       	push	r19
    1c6e:	4f 93       	push	r20
    1c70:	5f 93       	push	r21
    1c72:	6f 93       	push	r22
    1c74:	7f 93       	push	r23
    1c76:	8f 93       	push	r24
    1c78:	9f 93       	push	r25
    1c7a:	af 93       	push	r26
    1c7c:	bf 93       	push	r27
    1c7e:	ef 93       	push	r30
    1c80:	ff 93       	push	r31
    1c82:	df 93       	push	r29
    1c84:	cf 93       	push	r28
    1c86:	cd b7       	in	r28, 0x3d	; 61
    1c88:	de b7       	in	r29, 0x3e	; 62
	if(g_TIMER3_callBackPtr != NULL_PTR)
    1c8a:	80 91 c4 02 	lds	r24, 0x02C4
    1c8e:	90 91 c5 02 	lds	r25, 0x02C5
    1c92:	00 97       	sbiw	r24, 0x00	; 0
    1c94:	29 f0       	breq	.+10     	; 0x1ca0 <__vector_27+0x46>
	{
		/* Call The Call Back function in the application after the timer value = OCR3B Value*/
		(*g_TIMER3_callBackPtr)() ;
    1c96:	e0 91 c4 02 	lds	r30, 0x02C4
    1c9a:	f0 91 c5 02 	lds	r31, 0x02C5
    1c9e:	09 95       	icall
	}
}
    1ca0:	cf 91       	pop	r28
    1ca2:	df 91       	pop	r29
    1ca4:	ff 91       	pop	r31
    1ca6:	ef 91       	pop	r30
    1ca8:	bf 91       	pop	r27
    1caa:	af 91       	pop	r26
    1cac:	9f 91       	pop	r25
    1cae:	8f 91       	pop	r24
    1cb0:	7f 91       	pop	r23
    1cb2:	6f 91       	pop	r22
    1cb4:	5f 91       	pop	r21
    1cb6:	4f 91       	pop	r20
    1cb8:	3f 91       	pop	r19
    1cba:	2f 91       	pop	r18
    1cbc:	0f 90       	pop	r0
    1cbe:	00 92 5b 00 	sts	0x005B, r0
    1cc2:	0f 90       	pop	r0
    1cc4:	0f be       	out	0x3f, r0	; 63
    1cc6:	0f 90       	pop	r0
    1cc8:	1f 90       	pop	r1
    1cca:	18 95       	reti

00001ccc <__vector_28>:
ISR(TIMER3_COMPC_vect)
{
    1ccc:	1f 92       	push	r1
    1cce:	0f 92       	push	r0
    1cd0:	0f b6       	in	r0, 0x3f	; 63
    1cd2:	0f 92       	push	r0
    1cd4:	00 90 5b 00 	lds	r0, 0x005B
    1cd8:	0f 92       	push	r0
    1cda:	11 24       	eor	r1, r1
    1cdc:	2f 93       	push	r18
    1cde:	3f 93       	push	r19
    1ce0:	4f 93       	push	r20
    1ce2:	5f 93       	push	r21
    1ce4:	6f 93       	push	r22
    1ce6:	7f 93       	push	r23
    1ce8:	8f 93       	push	r24
    1cea:	9f 93       	push	r25
    1cec:	af 93       	push	r26
    1cee:	bf 93       	push	r27
    1cf0:	ef 93       	push	r30
    1cf2:	ff 93       	push	r31
    1cf4:	df 93       	push	r29
    1cf6:	cf 93       	push	r28
    1cf8:	cd b7       	in	r28, 0x3d	; 61
    1cfa:	de b7       	in	r29, 0x3e	; 62
	if(g_TIMER3_callBackPtr != NULL_PTR)
    1cfc:	80 91 c4 02 	lds	r24, 0x02C4
    1d00:	90 91 c5 02 	lds	r25, 0x02C5
    1d04:	00 97       	sbiw	r24, 0x00	; 0
    1d06:	29 f0       	breq	.+10     	; 0x1d12 <__vector_28+0x46>
	{
		/* Call The Call Back function in the application after the timer value = OCR3C Value*/
		(*g_TIMER3_callBackPtr)() ;
    1d08:	e0 91 c4 02 	lds	r30, 0x02C4
    1d0c:	f0 91 c5 02 	lds	r31, 0x02C5
    1d10:	09 95       	icall
	}
}
    1d12:	cf 91       	pop	r28
    1d14:	df 91       	pop	r29
    1d16:	ff 91       	pop	r31
    1d18:	ef 91       	pop	r30
    1d1a:	bf 91       	pop	r27
    1d1c:	af 91       	pop	r26
    1d1e:	9f 91       	pop	r25
    1d20:	8f 91       	pop	r24
    1d22:	7f 91       	pop	r23
    1d24:	6f 91       	pop	r22
    1d26:	5f 91       	pop	r21
    1d28:	4f 91       	pop	r20
    1d2a:	3f 91       	pop	r19
    1d2c:	2f 91       	pop	r18
    1d2e:	0f 90       	pop	r0
    1d30:	00 92 5b 00 	sts	0x005B, r0
    1d34:	0f 90       	pop	r0
    1d36:	0f be       	out	0x3f, r0	; 63
    1d38:	0f 90       	pop	r0
    1d3a:	1f 90       	pop	r1
    1d3c:	18 95       	reti

00001d3e <__vector_29>:

/*
 *  Description : Interrupt Service Routine for TIMER3 OverFlow(Normal) Mode
 */
ISR(TIMER3_OVF_vect)
{
    1d3e:	1f 92       	push	r1
    1d40:	0f 92       	push	r0
    1d42:	0f b6       	in	r0, 0x3f	; 63
    1d44:	0f 92       	push	r0
    1d46:	00 90 5b 00 	lds	r0, 0x005B
    1d4a:	0f 92       	push	r0
    1d4c:	11 24       	eor	r1, r1
    1d4e:	2f 93       	push	r18
    1d50:	3f 93       	push	r19
    1d52:	4f 93       	push	r20
    1d54:	5f 93       	push	r21
    1d56:	6f 93       	push	r22
    1d58:	7f 93       	push	r23
    1d5a:	8f 93       	push	r24
    1d5c:	9f 93       	push	r25
    1d5e:	af 93       	push	r26
    1d60:	bf 93       	push	r27
    1d62:	ef 93       	push	r30
    1d64:	ff 93       	push	r31
    1d66:	df 93       	push	r29
    1d68:	cf 93       	push	r28
    1d6a:	cd b7       	in	r28, 0x3d	; 61
    1d6c:	de b7       	in	r29, 0x3e	; 62
	if(g_TIMER3_callBackPtr != NULL_PTR)
    1d6e:	80 91 c4 02 	lds	r24, 0x02C4
    1d72:	90 91 c5 02 	lds	r25, 0x02C5
    1d76:	00 97       	sbiw	r24, 0x00	; 0
    1d78:	29 f0       	breq	.+10     	; 0x1d84 <__vector_29+0x46>
	{
		/* Call The Call Back function in the application after the timer value = 65,535 */
		(*g_TIMER3_callBackPtr)() ;
    1d7a:	e0 91 c4 02 	lds	r30, 0x02C4
    1d7e:	f0 91 c5 02 	lds	r31, 0x02C5
    1d82:	09 95       	icall
	}
}
    1d84:	cf 91       	pop	r28
    1d86:	df 91       	pop	r29
    1d88:	ff 91       	pop	r31
    1d8a:	ef 91       	pop	r30
    1d8c:	bf 91       	pop	r27
    1d8e:	af 91       	pop	r26
    1d90:	9f 91       	pop	r25
    1d92:	8f 91       	pop	r24
    1d94:	7f 91       	pop	r23
    1d96:	6f 91       	pop	r22
    1d98:	5f 91       	pop	r21
    1d9a:	4f 91       	pop	r20
    1d9c:	3f 91       	pop	r19
    1d9e:	2f 91       	pop	r18
    1da0:	0f 90       	pop	r0
    1da2:	00 92 5b 00 	sts	0x005B, r0
    1da6:	0f 90       	pop	r0
    1da8:	0f be       	out	0x3f, r0	; 63
    1daa:	0f 90       	pop	r0
    1dac:	1f 90       	pop	r1
    1dae:	18 95       	reti

00001db0 <TIMER0_init>:
          -  2. Configure Control Register TCCR0 depending on
                desired configurations
          -  3. Enable Interrupts depending on selected mode
          ----------------------------------------------------*/
void TIMER0_init (TIMER_ConfigType *config_ptr)
{
    1db0:	df 93       	push	r29
    1db2:	cf 93       	push	r28
    1db4:	00 d0       	rcall	.+0      	; 0x1db6 <TIMER0_init+0x6>
    1db6:	00 d0       	rcall	.+0      	; 0x1db8 <TIMER0_init+0x8>
    1db8:	cd b7       	in	r28, 0x3d	; 61
    1dba:	de b7       	in	r29, 0x3e	; 62
    1dbc:	9a 83       	std	Y+2, r25	; 0x02
    1dbe:	89 83       	std	Y+1, r24	; 0x01
	g_T0clock = (config_ptr ->clock);
    1dc0:	e9 81       	ldd	r30, Y+1	; 0x01
    1dc2:	fa 81       	ldd	r31, Y+2	; 0x02
    1dc4:	80 81       	ld	r24, Z
    1dc6:	80 93 c6 02 	sts	0x02C6, r24

	/* Set Timer initial value to 0 */
	TCNT0 = 0;
    1dca:	e2 e5       	ldi	r30, 0x52	; 82
    1dcc:	f0 e0       	ldi	r31, 0x00	; 0
    1dce:	10 82       	st	Z, r1
-  1. FOC0 = 1 in non-PWM modes so mask it with selected mode
-  2. WGM01:0(bit3,6) Waveform generation mode
-  3. COM01:0 Compare match output mode (OC)
-  3. CS02:0 Clock Select
----------------------------------------------------*/
	TCCR0 = (((config_ptr ->mode)<<FOC0)& 0x80) | (((config_ptr ->mode)<<WGM00)& 0x40)
    1dd0:	a3 e5       	ldi	r26, 0x53	; 83
    1dd2:	b0 e0       	ldi	r27, 0x00	; 0
    1dd4:	e9 81       	ldd	r30, Y+1	; 0x01
    1dd6:	fa 81       	ldd	r31, Y+2	; 0x02
    1dd8:	81 81       	ldd	r24, Z+1	; 0x01
    1dda:	88 2f       	mov	r24, r24
    1ddc:	90 e0       	ldi	r25, 0x00	; 0
    1dde:	96 95       	lsr	r25
    1de0:	98 2f       	mov	r25, r24
    1de2:	88 27       	eor	r24, r24
    1de4:	97 95       	ror	r25
    1de6:	87 95       	ror	r24
    1de8:	28 2f       	mov	r18, r24
    1dea:	e9 81       	ldd	r30, Y+1	; 0x01
    1dec:	fa 81       	ldd	r31, Y+2	; 0x02
    1dee:	81 81       	ldd	r24, Z+1	; 0x01
    1df0:	88 2f       	mov	r24, r24
    1df2:	90 e0       	ldi	r25, 0x00	; 0
    1df4:	00 24       	eor	r0, r0
    1df6:	96 95       	lsr	r25
    1df8:	87 95       	ror	r24
    1dfa:	07 94       	ror	r0
    1dfc:	96 95       	lsr	r25
    1dfe:	87 95       	ror	r24
    1e00:	07 94       	ror	r0
    1e02:	98 2f       	mov	r25, r24
    1e04:	80 2d       	mov	r24, r0
    1e06:	80 74       	andi	r24, 0x40	; 64
    1e08:	28 2b       	or	r18, r24
    1e0a:	e9 81       	ldd	r30, Y+1	; 0x01
    1e0c:	fa 81       	ldd	r31, Y+2	; 0x02
    1e0e:	81 81       	ldd	r24, Z+1	; 0x01
    1e10:	88 2f       	mov	r24, r24
    1e12:	90 e0       	ldi	r25, 0x00	; 0
    1e14:	88 0f       	add	r24, r24
    1e16:	99 1f       	adc	r25, r25
    1e18:	88 0f       	add	r24, r24
    1e1a:	99 1f       	adc	r25, r25
    1e1c:	88 70       	andi	r24, 0x08	; 8
    1e1e:	28 2b       	or	r18, r24
    1e20:	e9 81       	ldd	r30, Y+1	; 0x01
    1e22:	fa 81       	ldd	r31, Y+2	; 0x02
    1e24:	84 81       	ldd	r24, Z+4	; 0x04
    1e26:	88 2f       	mov	r24, r24
    1e28:	90 e0       	ldi	r25, 0x00	; 0
    1e2a:	82 95       	swap	r24
    1e2c:	92 95       	swap	r25
    1e2e:	90 7f       	andi	r25, 0xF0	; 240
    1e30:	98 27       	eor	r25, r24
    1e32:	80 7f       	andi	r24, 0xF0	; 240
    1e34:	98 27       	eor	r25, r24
    1e36:	92 2f       	mov	r25, r18
    1e38:	98 2b       	or	r25, r24
    1e3a:	e9 81       	ldd	r30, Y+1	; 0x01
    1e3c:	fa 81       	ldd	r31, Y+2	; 0x02
    1e3e:	80 81       	ld	r24, Z
    1e40:	89 2b       	or	r24, r25
    1e42:	8c 93       	st	X, r24
			| (((config_ptr ->mode)<<(WGM01-1)) & 0x08)
			| ((config_ptr ->OC)<<COM00) | ((config_ptr ->clock)<<CS00);

	/* Enable Timer overflow Interrupt if NORMAL mode selected */
	if (config_ptr ->mode == NORMAL)
    1e44:	e9 81       	ldd	r30, Y+1	; 0x01
    1e46:	fa 81       	ldd	r31, Y+2	; 0x02
    1e48:	81 81       	ldd	r24, Z+1	; 0x01
    1e4a:	88 23       	and	r24, r24
    1e4c:	41 f4       	brne	.+16     	; 0x1e5e <TIMER0_init+0xae>
	{
		SET_BIT (TIMSK,TOIE0);                  /* Timer overflow Interrupt Enable */
    1e4e:	a7 e5       	ldi	r26, 0x57	; 87
    1e50:	b0 e0       	ldi	r27, 0x00	; 0
    1e52:	e7 e5       	ldi	r30, 0x57	; 87
    1e54:	f0 e0       	ldi	r31, 0x00	; 0
    1e56:	80 81       	ld	r24, Z
    1e58:	81 60       	ori	r24, 0x01	; 1
    1e5a:	8c 93       	st	X, r24
    1e5c:	52 c0       	rjmp	.+164    	; 0x1f02 <TIMER0_init+0x152>
	}

	/* Enable Compare match Interrupt if Compare mode selected */
	else if (config_ptr ->mode == COMP)
    1e5e:	e9 81       	ldd	r30, Y+1	; 0x01
    1e60:	fa 81       	ldd	r31, Y+2	; 0x02
    1e62:	81 81       	ldd	r24, Z+1	; 0x01
    1e64:	82 30       	cpi	r24, 0x02	; 2
    1e66:	79 f4       	brne	.+30     	; 0x1e86 <TIMER0_init+0xd6>
	{
		SET_BIT (TIMSK,OCIE0);                  /* Compare match Interrupt Enable */
    1e68:	a7 e5       	ldi	r26, 0x57	; 87
    1e6a:	b0 e0       	ldi	r27, 0x00	; 0
    1e6c:	e7 e5       	ldi	r30, 0x57	; 87
    1e6e:	f0 e0       	ldi	r31, 0x00	; 0
    1e70:	80 81       	ld	r24, Z
    1e72:	82 60       	ori	r24, 0x02	; 2
    1e74:	8c 93       	st	X, r24
		OCR0 = (uint8)(config_ptr ->OCRValue); /* Compare Value */
    1e76:	a1 e5       	ldi	r26, 0x51	; 81
    1e78:	b0 e0       	ldi	r27, 0x00	; 0
    1e7a:	e9 81       	ldd	r30, Y+1	; 0x01
    1e7c:	fa 81       	ldd	r31, Y+2	; 0x02
    1e7e:	82 81       	ldd	r24, Z+2	; 0x02
    1e80:	93 81       	ldd	r25, Z+3	; 0x03
    1e82:	8c 93       	st	X, r24
    1e84:	3e c0       	rjmp	.+124    	; 0x1f02 <TIMER0_init+0x152>
	}

	/* Square wave generator (Toggle) */
	else if ((config_ptr ->mode == COMP) & (config_ptr ->OC == TOGGLE))
    1e86:	e9 81       	ldd	r30, Y+1	; 0x01
    1e88:	fa 81       	ldd	r31, Y+2	; 0x02
    1e8a:	81 81       	ldd	r24, Z+1	; 0x01
    1e8c:	1c 82       	std	Y+4, r1	; 0x04
    1e8e:	82 30       	cpi	r24, 0x02	; 2
    1e90:	11 f4       	brne	.+4      	; 0x1e96 <TIMER0_init+0xe6>
    1e92:	81 e0       	ldi	r24, 0x01	; 1
    1e94:	8c 83       	std	Y+4, r24	; 0x04
    1e96:	e9 81       	ldd	r30, Y+1	; 0x01
    1e98:	fa 81       	ldd	r31, Y+2	; 0x02
    1e9a:	84 81       	ldd	r24, Z+4	; 0x04
    1e9c:	1b 82       	std	Y+3, r1	; 0x03
    1e9e:	81 30       	cpi	r24, 0x01	; 1
    1ea0:	11 f4       	brne	.+4      	; 0x1ea6 <TIMER0_init+0xf6>
    1ea2:	91 e0       	ldi	r25, 0x01	; 1
    1ea4:	9b 83       	std	Y+3, r25	; 0x03
    1ea6:	8c 81       	ldd	r24, Y+4	; 0x04
    1ea8:	9b 81       	ldd	r25, Y+3	; 0x03
    1eaa:	89 23       	and	r24, r25
    1eac:	88 23       	and	r24, r24
    1eae:	b1 f0       	breq	.+44     	; 0x1edc <TIMER0_init+0x12c>
	{
		SET_BIT (TIMSK,OCIE0);                  /* Compare match Interrupt Enable */
    1eb0:	a7 e5       	ldi	r26, 0x57	; 87
    1eb2:	b0 e0       	ldi	r27, 0x00	; 0
    1eb4:	e7 e5       	ldi	r30, 0x57	; 87
    1eb6:	f0 e0       	ldi	r31, 0x00	; 0
    1eb8:	80 81       	ld	r24, Z
    1eba:	82 60       	ori	r24, 0x02	; 2
    1ebc:	8c 93       	st	X, r24
		SET_BIT (DDRB,PB4);                     /* Configure PB4/OC0 Pin as output pin */
    1ebe:	a7 e3       	ldi	r26, 0x37	; 55
    1ec0:	b0 e0       	ldi	r27, 0x00	; 0
    1ec2:	e7 e3       	ldi	r30, 0x37	; 55
    1ec4:	f0 e0       	ldi	r31, 0x00	; 0
    1ec6:	80 81       	ld	r24, Z
    1ec8:	80 61       	ori	r24, 0x10	; 16
    1eca:	8c 93       	st	X, r24
		OCR0 = (uint8)(config_ptr ->OCRValue); /* Compare Value */
    1ecc:	a1 e5       	ldi	r26, 0x51	; 81
    1ece:	b0 e0       	ldi	r27, 0x00	; 0
    1ed0:	e9 81       	ldd	r30, Y+1	; 0x01
    1ed2:	fa 81       	ldd	r31, Y+2	; 0x02
    1ed4:	82 81       	ldd	r24, Z+2	; 0x02
    1ed6:	93 81       	ldd	r25, Z+3	; 0x03
    1ed8:	8c 93       	st	X, r24
    1eda:	13 c0       	rjmp	.+38     	; 0x1f02 <TIMER0_init+0x152>
	}

	/* PWM mode specials */
	else if (config_ptr ->mode == PWM)
    1edc:	e9 81       	ldd	r30, Y+1	; 0x01
    1ede:	fa 81       	ldd	r31, Y+2	; 0x02
    1ee0:	81 81       	ldd	r24, Z+1	; 0x01
    1ee2:	83 30       	cpi	r24, 0x03	; 3
    1ee4:	71 f4       	brne	.+28     	; 0x1f02 <TIMER0_init+0x152>
	{
		SET_BIT (DDRB,PB4);                     /* Configure PB4/OC0 Pin as output pin */
    1ee6:	a7 e3       	ldi	r26, 0x37	; 55
    1ee8:	b0 e0       	ldi	r27, 0x00	; 0
    1eea:	e7 e3       	ldi	r30, 0x37	; 55
    1eec:	f0 e0       	ldi	r31, 0x00	; 0
    1eee:	80 81       	ld	r24, Z
    1ef0:	80 61       	ori	r24, 0x10	; 16
    1ef2:	8c 93       	st	X, r24
		OCR0 = (uint8)(config_ptr ->OCRValue); /* Duty Cycle Value */
    1ef4:	a1 e5       	ldi	r26, 0x51	; 81
    1ef6:	b0 e0       	ldi	r27, 0x00	; 0
    1ef8:	e9 81       	ldd	r30, Y+1	; 0x01
    1efa:	fa 81       	ldd	r31, Y+2	; 0x02
    1efc:	82 81       	ldd	r24, Z+2	; 0x02
    1efe:	93 81       	ldd	r25, Z+3	; 0x03
    1f00:	8c 93       	st	X, r24
	}
}
    1f02:	0f 90       	pop	r0
    1f04:	0f 90       	pop	r0
    1f06:	0f 90       	pop	r0
    1f08:	0f 90       	pop	r0
    1f0a:	cf 91       	pop	r28
    1f0c:	df 91       	pop	r29
    1f0e:	08 95       	ret

00001f10 <TIMER0_resetTimer>:

         /*------------------- Description --------------------
                  Function to reset timer to 0 again
          ----------------------------------------------------*/
void TIMER0_resetTimer(void)
{
    1f10:	df 93       	push	r29
    1f12:	cf 93       	push	r28
    1f14:	cd b7       	in	r28, 0x3d	; 61
    1f16:	de b7       	in	r29, 0x3e	; 62
	TCNT0 = 0;
    1f18:	e2 e5       	ldi	r30, 0x52	; 82
    1f1a:	f0 e0       	ldi	r31, 0x00	; 0
    1f1c:	10 82       	st	Z, r1
}
    1f1e:	cf 91       	pop	r28
    1f20:	df 91       	pop	r29
    1f22:	08 95       	ret

00001f24 <TIMER0_stopTimer>:

         /*------------------- Description --------------------
              Function to stop timer (Set Clock to NO_CLOCK)
          ----------------------------------------------------*/
void TIMER0_stopTimer(void)
{
    1f24:	df 93       	push	r29
    1f26:	cf 93       	push	r28
    1f28:	cd b7       	in	r28, 0x3d	; 61
    1f2a:	de b7       	in	r29, 0x3e	; 62
	/* Clear Clock Bits */
	TCCR0 &= 0xF8;
    1f2c:	a3 e5       	ldi	r26, 0x53	; 83
    1f2e:	b0 e0       	ldi	r27, 0x00	; 0
    1f30:	e3 e5       	ldi	r30, 0x53	; 83
    1f32:	f0 e0       	ldi	r31, 0x00	; 0
    1f34:	80 81       	ld	r24, Z
    1f36:	88 7f       	andi	r24, 0xF8	; 248
    1f38:	8c 93       	st	X, r24
}
    1f3a:	cf 91       	pop	r28
    1f3c:	df 91       	pop	r29
    1f3e:	08 95       	ret

00001f40 <TIMER0_restartTimer>:

         /*------------------- Description --------------------
          Function to start timer (Set Clock to g_TIMER0_Clock)
          ----------------------------------------------------*/
void TIMER0_restartTimer(void)
{
    1f40:	df 93       	push	r29
    1f42:	cf 93       	push	r28
    1f44:	cd b7       	in	r28, 0x3d	; 61
    1f46:	de b7       	in	r29, 0x3e	; 62
	/* Clear Clock Bits */
	TCCR0 &= 0xF8 ;
    1f48:	a3 e5       	ldi	r26, 0x53	; 83
    1f4a:	b0 e0       	ldi	r27, 0x00	; 0
    1f4c:	e3 e5       	ldi	r30, 0x53	; 83
    1f4e:	f0 e0       	ldi	r31, 0x00	; 0
    1f50:	80 81       	ld	r24, Z
    1f52:	88 7f       	andi	r24, 0xF8	; 248
    1f54:	8c 93       	st	X, r24

	/* Set Clock Bits */
	TCCR0 |= (g_T0clock << CS00 ) ;
    1f56:	a3 e5       	ldi	r26, 0x53	; 83
    1f58:	b0 e0       	ldi	r27, 0x00	; 0
    1f5a:	e3 e5       	ldi	r30, 0x53	; 83
    1f5c:	f0 e0       	ldi	r31, 0x00	; 0
    1f5e:	90 81       	ld	r25, Z
    1f60:	80 91 c6 02 	lds	r24, 0x02C6
    1f64:	89 2b       	or	r24, r25
    1f66:	8c 93       	st	X, r24
}
    1f68:	cf 91       	pop	r28
    1f6a:	df 91       	pop	r29
    1f6c:	08 95       	ret

00001f6e <TIMER0_ticks>:

         /*------------------- Description --------------------
              Function to change compare value/duty cycle
          ----------------------------------------------------*/
void TIMER0_ticks(const uint8 Ticks)
{
    1f6e:	df 93       	push	r29
    1f70:	cf 93       	push	r28
    1f72:	0f 92       	push	r0
    1f74:	cd b7       	in	r28, 0x3d	; 61
    1f76:	de b7       	in	r29, 0x3e	; 62
    1f78:	89 83       	std	Y+1, r24	; 0x01
	OCR0 = Ticks;
    1f7a:	e1 e5       	ldi	r30, 0x51	; 81
    1f7c:	f0 e0       	ldi	r31, 0x00	; 0
    1f7e:	89 81       	ldd	r24, Y+1	; 0x01
    1f80:	80 83       	st	Z, r24
}
    1f82:	0f 90       	pop	r0
    1f84:	cf 91       	pop	r28
    1f86:	df 91       	pop	r29
    1f88:	08 95       	ret

00001f8a <TIMER0_callBack>:

         /*------------------- Description --------------------
             Function to call back function to be use in ISR
          ----------------------------------------------------*/
void TIMER0_callBack (void (*ptr)(void))
{
    1f8a:	df 93       	push	r29
    1f8c:	cf 93       	push	r28
    1f8e:	00 d0       	rcall	.+0      	; 0x1f90 <TIMER0_callBack+0x6>
    1f90:	cd b7       	in	r28, 0x3d	; 61
    1f92:	de b7       	in	r29, 0x3e	; 62
    1f94:	9a 83       	std	Y+2, r25	; 0x02
    1f96:	89 83       	std	Y+1, r24	; 0x01
	/* Save the address of the function to be Called back  in a global variable */
	g_TIMER0_callBackPtr = ptr;
    1f98:	89 81       	ldd	r24, Y+1	; 0x01
    1f9a:	9a 81       	ldd	r25, Y+2	; 0x02
    1f9c:	90 93 bf 02 	sts	0x02BF, r25
    1fa0:	80 93 be 02 	sts	0x02BE, r24
}
    1fa4:	0f 90       	pop	r0
    1fa6:	0f 90       	pop	r0
    1fa8:	cf 91       	pop	r28
    1faa:	df 91       	pop	r29
    1fac:	08 95       	ret

00001fae <TIMER0_deinit>:

         /*------------------- Description --------------------
             Function to call back function to be use in ISR
          ----------------------------------------------------*/
void TIMER0_deinit (void)
{
    1fae:	df 93       	push	r29
    1fb0:	cf 93       	push	r28
    1fb2:	cd b7       	in	r28, 0x3d	; 61
    1fb4:	de b7       	in	r29, 0x3e	; 62
	TCCR0 = 0x00;
    1fb6:	e3 e5       	ldi	r30, 0x53	; 83
    1fb8:	f0 e0       	ldi	r31, 0x00	; 0
    1fba:	10 82       	st	Z, r1
}
    1fbc:	cf 91       	pop	r28
    1fbe:	df 91       	pop	r29
    1fc0:	08 95       	ret

00001fc2 <TIMER2_init>:
          -  2. Configure Control Register TCCR2 depending on
                desired configurations
          -  3. Enable Interrupts depending on selected mode
          ----------------------------------------------------*/
void TIMER2_init (TIMER_ConfigType *config_ptr)
{
    1fc2:	df 93       	push	r29
    1fc4:	cf 93       	push	r28
    1fc6:	00 d0       	rcall	.+0      	; 0x1fc8 <TIMER2_init+0x6>
    1fc8:	cd b7       	in	r28, 0x3d	; 61
    1fca:	de b7       	in	r29, 0x3e	; 62
    1fcc:	9a 83       	std	Y+2, r25	; 0x02
    1fce:	89 83       	std	Y+1, r24	; 0x01
	g_T2clock = (config_ptr ->clock);
    1fd0:	e9 81       	ldd	r30, Y+1	; 0x01
    1fd2:	fa 81       	ldd	r31, Y+2	; 0x02
    1fd4:	80 81       	ld	r24, Z
    1fd6:	80 93 c8 02 	sts	0x02C8, r24
	/* Set Timer initial value to 0 */
	TCNT2 = 0;
    1fda:	e4 e4       	ldi	r30, 0x44	; 68
    1fdc:	f0 e0       	ldi	r31, 0x00	; 0
    1fde:	10 82       	st	Z, r1
-  1. FOC2 = 1 in non-PWM modes so mask it with selected mode
-  2. WGM21:0(bit3,6) Waveform generation mode
-  3. COM21:0 Compare match output mode (OC)
-  3. CS22:0 Clock Select
----------------------------------------------------*/
	TCCR2 = (((config_ptr ->mode)<<FOC2)& 0x80) | (((config_ptr ->mode)<<WGM20)& 0x40)
    1fe0:	a5 e4       	ldi	r26, 0x45	; 69
    1fe2:	b0 e0       	ldi	r27, 0x00	; 0
    1fe4:	e9 81       	ldd	r30, Y+1	; 0x01
    1fe6:	fa 81       	ldd	r31, Y+2	; 0x02
    1fe8:	81 81       	ldd	r24, Z+1	; 0x01
    1fea:	88 2f       	mov	r24, r24
    1fec:	90 e0       	ldi	r25, 0x00	; 0
    1fee:	96 95       	lsr	r25
    1ff0:	98 2f       	mov	r25, r24
    1ff2:	88 27       	eor	r24, r24
    1ff4:	97 95       	ror	r25
    1ff6:	87 95       	ror	r24
    1ff8:	28 2f       	mov	r18, r24
    1ffa:	e9 81       	ldd	r30, Y+1	; 0x01
    1ffc:	fa 81       	ldd	r31, Y+2	; 0x02
    1ffe:	81 81       	ldd	r24, Z+1	; 0x01
    2000:	88 2f       	mov	r24, r24
    2002:	90 e0       	ldi	r25, 0x00	; 0
    2004:	00 24       	eor	r0, r0
    2006:	96 95       	lsr	r25
    2008:	87 95       	ror	r24
    200a:	07 94       	ror	r0
    200c:	96 95       	lsr	r25
    200e:	87 95       	ror	r24
    2010:	07 94       	ror	r0
    2012:	98 2f       	mov	r25, r24
    2014:	80 2d       	mov	r24, r0
    2016:	80 74       	andi	r24, 0x40	; 64
    2018:	28 2b       	or	r18, r24
    201a:	e9 81       	ldd	r30, Y+1	; 0x01
    201c:	fa 81       	ldd	r31, Y+2	; 0x02
    201e:	81 81       	ldd	r24, Z+1	; 0x01
    2020:	88 2f       	mov	r24, r24
    2022:	90 e0       	ldi	r25, 0x00	; 0
    2024:	88 0f       	add	r24, r24
    2026:	99 1f       	adc	r25, r25
    2028:	88 0f       	add	r24, r24
    202a:	99 1f       	adc	r25, r25
    202c:	88 70       	andi	r24, 0x08	; 8
    202e:	28 2b       	or	r18, r24
    2030:	e9 81       	ldd	r30, Y+1	; 0x01
    2032:	fa 81       	ldd	r31, Y+2	; 0x02
    2034:	84 81       	ldd	r24, Z+4	; 0x04
    2036:	88 2f       	mov	r24, r24
    2038:	90 e0       	ldi	r25, 0x00	; 0
    203a:	82 95       	swap	r24
    203c:	92 95       	swap	r25
    203e:	90 7f       	andi	r25, 0xF0	; 240
    2040:	98 27       	eor	r25, r24
    2042:	80 7f       	andi	r24, 0xF0	; 240
    2044:	98 27       	eor	r25, r24
    2046:	92 2f       	mov	r25, r18
    2048:	98 2b       	or	r25, r24
    204a:	e9 81       	ldd	r30, Y+1	; 0x01
    204c:	fa 81       	ldd	r31, Y+2	; 0x02
    204e:	80 81       	ld	r24, Z
    2050:	89 2b       	or	r24, r25
    2052:	8c 93       	st	X, r24
			| (((config_ptr ->mode)<<(WGM21-1)) & 0x08)
			| ((config_ptr ->OC)<<COM20) | ((config_ptr ->clock)<<CS20);

	/* Enable Timer overflow Interrupt if NORMAL mode selected */
	if (config_ptr ->mode == NORMAL)
    2054:	e9 81       	ldd	r30, Y+1	; 0x01
    2056:	fa 81       	ldd	r31, Y+2	; 0x02
    2058:	81 81       	ldd	r24, Z+1	; 0x01
    205a:	88 23       	and	r24, r24
    205c:	41 f4       	brne	.+16     	; 0x206e <TIMER2_init+0xac>
	{
		SET_BIT (TIMSK,TOIE2);                  /* Timer overflow Interrupt Enable */
    205e:	a7 e5       	ldi	r26, 0x57	; 87
    2060:	b0 e0       	ldi	r27, 0x00	; 0
    2062:	e7 e5       	ldi	r30, 0x57	; 87
    2064:	f0 e0       	ldi	r31, 0x00	; 0
    2066:	80 81       	ld	r24, Z
    2068:	80 64       	ori	r24, 0x40	; 64
    206a:	8c 93       	st	X, r24
    206c:	2e c0       	rjmp	.+92     	; 0x20ca <TIMER2_init+0x108>
	}

	/* Enable Compare match Interrupt if Compare mode selected */
	else if (config_ptr ->mode == COMP)
    206e:	e9 81       	ldd	r30, Y+1	; 0x01
    2070:	fa 81       	ldd	r31, Y+2	; 0x02
    2072:	81 81       	ldd	r24, Z+1	; 0x01
    2074:	82 30       	cpi	r24, 0x02	; 2
    2076:	b1 f4       	brne	.+44     	; 0x20a4 <TIMER2_init+0xe2>
	{
		SET_BIT (TIMSK,OCIE2);
    2078:	a7 e5       	ldi	r26, 0x57	; 87
    207a:	b0 e0       	ldi	r27, 0x00	; 0
    207c:	e7 e5       	ldi	r30, 0x57	; 87
    207e:	f0 e0       	ldi	r31, 0x00	; 0
    2080:	80 81       	ld	r24, Z
    2082:	80 68       	ori	r24, 0x80	; 128
    2084:	8c 93       	st	X, r24
		SET_BIT (DDRB,PB7);                    /* Compare match Interrupt Enable */
    2086:	a7 e3       	ldi	r26, 0x37	; 55
    2088:	b0 e0       	ldi	r27, 0x00	; 0
    208a:	e7 e3       	ldi	r30, 0x37	; 55
    208c:	f0 e0       	ldi	r31, 0x00	; 0
    208e:	80 81       	ld	r24, Z
    2090:	80 68       	ori	r24, 0x80	; 128
    2092:	8c 93       	st	X, r24
		OCR2 = (uint8)(config_ptr ->OCRValue); /* Compare Value */
    2094:	a3 e4       	ldi	r26, 0x43	; 67
    2096:	b0 e0       	ldi	r27, 0x00	; 0
    2098:	e9 81       	ldd	r30, Y+1	; 0x01
    209a:	fa 81       	ldd	r31, Y+2	; 0x02
    209c:	82 81       	ldd	r24, Z+2	; 0x02
    209e:	93 81       	ldd	r25, Z+3	; 0x03
    20a0:	8c 93       	st	X, r24
    20a2:	13 c0       	rjmp	.+38     	; 0x20ca <TIMER2_init+0x108>
	}

	/* PWM mode specials */
	else if (config_ptr ->mode == PWM)
    20a4:	e9 81       	ldd	r30, Y+1	; 0x01
    20a6:	fa 81       	ldd	r31, Y+2	; 0x02
    20a8:	81 81       	ldd	r24, Z+1	; 0x01
    20aa:	83 30       	cpi	r24, 0x03	; 3
    20ac:	71 f4       	brne	.+28     	; 0x20ca <TIMER2_init+0x108>
	{
		SET_BIT (DDRB,PB7);                     /* Configure PB7/OC2 Pin as output pin */
    20ae:	a7 e3       	ldi	r26, 0x37	; 55
    20b0:	b0 e0       	ldi	r27, 0x00	; 0
    20b2:	e7 e3       	ldi	r30, 0x37	; 55
    20b4:	f0 e0       	ldi	r31, 0x00	; 0
    20b6:	80 81       	ld	r24, Z
    20b8:	80 68       	ori	r24, 0x80	; 128
    20ba:	8c 93       	st	X, r24
		OCR2 = (uint8)(config_ptr ->OCRValue); /* Duty Cycle Value */
    20bc:	a3 e4       	ldi	r26, 0x43	; 67
    20be:	b0 e0       	ldi	r27, 0x00	; 0
    20c0:	e9 81       	ldd	r30, Y+1	; 0x01
    20c2:	fa 81       	ldd	r31, Y+2	; 0x02
    20c4:	82 81       	ldd	r24, Z+2	; 0x02
    20c6:	93 81       	ldd	r25, Z+3	; 0x03
    20c8:	8c 93       	st	X, r24
	}
}
    20ca:	0f 90       	pop	r0
    20cc:	0f 90       	pop	r0
    20ce:	cf 91       	pop	r28
    20d0:	df 91       	pop	r29
    20d2:	08 95       	ret

000020d4 <TIMER2_resetTimer>:

         /*------------------- Description --------------------
                  Function to reset timer to 0 again
          ----------------------------------------------------*/
void TIMER2_resetTimer(void)
{
    20d4:	df 93       	push	r29
    20d6:	cf 93       	push	r28
    20d8:	cd b7       	in	r28, 0x3d	; 61
    20da:	de b7       	in	r29, 0x3e	; 62
	TCNT2 = 0;
    20dc:	e4 e4       	ldi	r30, 0x44	; 68
    20de:	f0 e0       	ldi	r31, 0x00	; 0
    20e0:	10 82       	st	Z, r1
}
    20e2:	cf 91       	pop	r28
    20e4:	df 91       	pop	r29
    20e6:	08 95       	ret

000020e8 <TIMER2_stopTimer>:

         /*------------------- Description --------------------
              Function to stop timer (Set Clock to NO_CLOCK)
          ----------------------------------------------------*/
void TIMER2_stopTimer(void)
{
    20e8:	df 93       	push	r29
    20ea:	cf 93       	push	r28
    20ec:	cd b7       	in	r28, 0x3d	; 61
    20ee:	de b7       	in	r29, 0x3e	; 62
	/* Clear Clock Bits */
	TCCR2 &= 0xF8;
    20f0:	a5 e4       	ldi	r26, 0x45	; 69
    20f2:	b0 e0       	ldi	r27, 0x00	; 0
    20f4:	e5 e4       	ldi	r30, 0x45	; 69
    20f6:	f0 e0       	ldi	r31, 0x00	; 0
    20f8:	80 81       	ld	r24, Z
    20fa:	88 7f       	andi	r24, 0xF8	; 248
    20fc:	8c 93       	st	X, r24
}
    20fe:	cf 91       	pop	r28
    2100:	df 91       	pop	r29
    2102:	08 95       	ret

00002104 <TIMER2_restartTimer>:

         /*------------------- Description --------------------
          Function to start timer (Set Clock to g_TIMER2_Clock)
          ----------------------------------------------------*/
void TIMER2_restartTimer(void)
{
    2104:	df 93       	push	r29
    2106:	cf 93       	push	r28
    2108:	cd b7       	in	r28, 0x3d	; 61
    210a:	de b7       	in	r29, 0x3e	; 62
	/* Clear Clock Bits */
	TCCR2 &= 0xF8 ;
    210c:	a5 e4       	ldi	r26, 0x45	; 69
    210e:	b0 e0       	ldi	r27, 0x00	; 0
    2110:	e5 e4       	ldi	r30, 0x45	; 69
    2112:	f0 e0       	ldi	r31, 0x00	; 0
    2114:	80 81       	ld	r24, Z
    2116:	88 7f       	andi	r24, 0xF8	; 248
    2118:	8c 93       	st	X, r24

	/* Set Clock Bits */
	TCCR2 |= (g_T2clock << CS00 ) ;
    211a:	a5 e4       	ldi	r26, 0x45	; 69
    211c:	b0 e0       	ldi	r27, 0x00	; 0
    211e:	e5 e4       	ldi	r30, 0x45	; 69
    2120:	f0 e0       	ldi	r31, 0x00	; 0
    2122:	90 81       	ld	r25, Z
    2124:	80 91 c8 02 	lds	r24, 0x02C8
    2128:	89 2b       	or	r24, r25
    212a:	8c 93       	st	X, r24
}
    212c:	cf 91       	pop	r28
    212e:	df 91       	pop	r29
    2130:	08 95       	ret

00002132 <TIMER2_ticks>:

         /*------------------- Description --------------------
              Function to change compare value/duty cycle
          ----------------------------------------------------*/
void TIMER2_ticks(const uint8 Ticks)
{
    2132:	df 93       	push	r29
    2134:	cf 93       	push	r28
    2136:	0f 92       	push	r0
    2138:	cd b7       	in	r28, 0x3d	; 61
    213a:	de b7       	in	r29, 0x3e	; 62
    213c:	89 83       	std	Y+1, r24	; 0x01
	OCR2 = Ticks;
    213e:	e3 e4       	ldi	r30, 0x43	; 67
    2140:	f0 e0       	ldi	r31, 0x00	; 0
    2142:	89 81       	ldd	r24, Y+1	; 0x01
    2144:	80 83       	st	Z, r24
}
    2146:	0f 90       	pop	r0
    2148:	cf 91       	pop	r28
    214a:	df 91       	pop	r29
    214c:	08 95       	ret

0000214e <TIMER2_callBack>:

         /*------------------- Description --------------------
             Function to call back function to be use in ISR
          ----------------------------------------------------*/
void TIMER2_callBack (void (*ptr)(void))
{
    214e:	df 93       	push	r29
    2150:	cf 93       	push	r28
    2152:	00 d0       	rcall	.+0      	; 0x2154 <TIMER2_callBack+0x6>
    2154:	cd b7       	in	r28, 0x3d	; 61
    2156:	de b7       	in	r29, 0x3e	; 62
    2158:	9a 83       	std	Y+2, r25	; 0x02
    215a:	89 83       	std	Y+1, r24	; 0x01
	/* Save the address of the function to be Called back  in a global variable */
	g_TIMER2_callBackPtr = ptr;
    215c:	89 81       	ldd	r24, Y+1	; 0x01
    215e:	9a 81       	ldd	r25, Y+2	; 0x02
    2160:	90 93 c1 02 	sts	0x02C1, r25
    2164:	80 93 c0 02 	sts	0x02C0, r24
}
    2168:	0f 90       	pop	r0
    216a:	0f 90       	pop	r0
    216c:	cf 91       	pop	r28
    216e:	df 91       	pop	r29
    2170:	08 95       	ret

00002172 <TIMER2_deinit>:

         /*------------------- Description --------------------
             Function to call back function to be use in ISR
          ----------------------------------------------------*/
void TIMER2_deinit (void)
{
    2172:	df 93       	push	r29
    2174:	cf 93       	push	r28
    2176:	cd b7       	in	r28, 0x3d	; 61
    2178:	de b7       	in	r29, 0x3e	; 62
	TCCR2 = 0x00;
    217a:	e5 e4       	ldi	r30, 0x45	; 69
    217c:	f0 e0       	ldi	r31, 0x00	; 0
    217e:	10 82       	st	Z, r1
}
    2180:	cf 91       	pop	r28
    2182:	df 91       	pop	r29
    2184:	08 95       	ret

00002186 <TIMER1_init>:
 * 	4. Set OC1A/OC1B Pin Mode in Square Mode
 * 	5. Enable the Timer Normal-Compare Interrupt.
 * 	6. Initialize TIMER1 Registers
 */
void TIMER1_init(TIMER_ConfigType *Config_ptr)
{
    2186:	df 93       	push	r29
    2188:	cf 93       	push	r28
    218a:	00 d0       	rcall	.+0      	; 0x218c <TIMER1_init+0x6>
    218c:	cd b7       	in	r28, 0x3d	; 61
    218e:	de b7       	in	r29, 0x3e	; 62
    2190:	9a 83       	std	Y+2, r25	; 0x02
    2192:	89 83       	std	Y+1, r24	; 0x01
	/* set a global variable for clock to use it in
	 * restart timer function */
	g_T1clock = Config_ptr->clock ;
    2194:	e9 81       	ldd	r30, Y+1	; 0x01
    2196:	fa 81       	ldd	r31, Y+2	; 0x02
    2198:	80 81       	ld	r24, Z
    219a:	80 93 c7 02 	sts	0x02C7, r24

	/* Set TIMER1 In Normal Mode */
	if (Config_ptr->mode == NORMAL)
    219e:	e9 81       	ldd	r30, Y+1	; 0x01
    21a0:	fa 81       	ldd	r31, Y+2	; 0x02
    21a2:	81 81       	ldd	r24, Z+1	; 0x01
    21a4:	88 23       	and	r24, r24
    21a6:	b1 f4       	brne	.+44     	; 0x21d4 <TIMER1_init+0x4e>
	{
		/* Set Timer initial value to 0 */
		TCNT1 = 0;
    21a8:	ec e4       	ldi	r30, 0x4C	; 76
    21aa:	f0 e0       	ldi	r31, 0x00	; 0
    21ac:	11 82       	std	Z+1, r1	; 0x01
    21ae:	10 82       	st	Z, r1

		/*  Enable TIMER1 Overflow Interrupt */
		TIMSK |= (1<<TOIE1);
    21b0:	a7 e5       	ldi	r26, 0x57	; 87
    21b2:	b0 e0       	ldi	r27, 0x00	; 0
    21b4:	e7 e5       	ldi	r30, 0x57	; 87
    21b6:	f0 e0       	ldi	r31, 0x00	; 0
    21b8:	80 81       	ld	r24, Z
    21ba:	84 60       	ori	r24, 0x04	; 4
    21bc:	8c 93       	st	X, r24
		 * 4. clock 		=> CS12 & CS11 & CS10
		 * TCCR1A => COM1A1 COM1A0 COM1B1 COM1B0 FOC1A FOC1B WGM11 WGM10
		 * TCCR1B => ICNC1 ICES1  WGM13 WGM12 CS12 CS11 CS10
		 */

		TCCR1C = (1<<FOC1A) | (1<<FOC1B) | (1<<FOC1C) ;
    21be:	ea e7       	ldi	r30, 0x7A	; 122
    21c0:	f0 e0       	ldi	r31, 0x00	; 0
    21c2:	80 ee       	ldi	r24, 0xE0	; 224
    21c4:	80 83       	st	Z, r24
		TCCR1B = ((Config_ptr->clock) << CS10) ;
    21c6:	ae e4       	ldi	r26, 0x4E	; 78
    21c8:	b0 e0       	ldi	r27, 0x00	; 0
    21ca:	e9 81       	ldd	r30, Y+1	; 0x01
    21cc:	fa 81       	ldd	r31, Y+2	; 0x02
    21ce:	80 81       	ld	r24, Z
    21d0:	8c 93       	st	X, r24
    21d2:	58 c1       	rjmp	.+688    	; 0x2484 <TIMER1_init+0x2fe>
	}

	/* Set TIMER1 In Compare Mode with OCR1A Value */
	else if (Config_ptr->mode == COMP)
    21d4:	e9 81       	ldd	r30, Y+1	; 0x01
    21d6:	fa 81       	ldd	r31, Y+2	; 0x02
    21d8:	81 81       	ldd	r24, Z+1	; 0x01
    21da:	82 30       	cpi	r24, 0x02	; 2
    21dc:	09 f0       	breq	.+2      	; 0x21e0 <TIMER1_init+0x5a>
    21de:	63 c0       	rjmp	.+198    	; 0x22a6 <TIMER1_init+0x120>
	{

		/* Channels interrupt Enable */
		TIMSK |= (1 << OCIE1A) | (1 << OCIE1B) | (1 << OCIE1C);
    21e0:	a7 e5       	ldi	r26, 0x57	; 87
    21e2:	b0 e0       	ldi	r27, 0x00	; 0
    21e4:	e7 e5       	ldi	r30, 0x57	; 87
    21e6:	f0 e0       	ldi	r31, 0x00	; 0
    21e8:	80 81       	ld	r24, Z
    21ea:	89 61       	ori	r24, 0x19	; 25
    21ec:	8c 93       	st	X, r24

		/* Initial Value of The Timer TCNT*/
		TCNT1 = 0;
    21ee:	ec e4       	ldi	r30, 0x4C	; 76
    21f0:	f0 e0       	ldi	r31, 0x00	; 0
    21f2:	11 82       	std	Z+1, r1	; 0x01
    21f4:	10 82       	st	Z, r1

		/* Compare Value for Channel A */
		OCR1A = Config_ptr->OCRValue;
    21f6:	aa e4       	ldi	r26, 0x4A	; 74
    21f8:	b0 e0       	ldi	r27, 0x00	; 0
    21fa:	e9 81       	ldd	r30, Y+1	; 0x01
    21fc:	fa 81       	ldd	r31, Y+2	; 0x02
    21fe:	82 81       	ldd	r24, Z+2	; 0x02
    2200:	93 81       	ldd	r25, Z+3	; 0x03
    2202:	11 96       	adiw	r26, 0x01	; 1
    2204:	9c 93       	st	X, r25
    2206:	8e 93       	st	-X, r24
		/* Compare Value for Channel B */
		OCR1B = Config_ptr->OCR1BValue;
    2208:	a8 e4       	ldi	r26, 0x48	; 72
    220a:	b0 e0       	ldi	r27, 0x00	; 0
    220c:	e9 81       	ldd	r30, Y+1	; 0x01
    220e:	fa 81       	ldd	r31, Y+2	; 0x02
    2210:	85 81       	ldd	r24, Z+5	; 0x05
    2212:	96 81       	ldd	r25, Z+6	; 0x06
    2214:	11 96       	adiw	r26, 0x01	; 1
    2216:	9c 93       	st	X, r25
    2218:	8e 93       	st	-X, r24
		/* Compare Value for Channel C */
		OCR1C = Config_ptr->OCR1CValue;
    221a:	a8 e7       	ldi	r26, 0x78	; 120
    221c:	b0 e0       	ldi	r27, 0x00	; 0
    221e:	e9 81       	ldd	r30, Y+1	; 0x01
    2220:	fa 81       	ldd	r31, Y+2	; 0x02
    2222:	80 85       	ldd	r24, Z+8	; 0x08
    2224:	91 85       	ldd	r25, Z+9	; 0x09
    2226:	11 96       	adiw	r26, 0x01	; 1
    2228:	9c 93       	st	X, r25
    222a:	8e 93       	st	-X, r24
		/* using ICR1 as Top Value for Duty Cycle for all Channels
		 * Duty Cycle for PWM Mode = OCR1x/ICR1 */
		ICR1 = Config_ptr->ICR1Value;
    222c:	a6 e4       	ldi	r26, 0x46	; 70
    222e:	b0 e0       	ldi	r27, 0x00	; 0
    2230:	e9 81       	ldd	r30, Y+1	; 0x01
    2232:	fa 81       	ldd	r31, Y+2	; 0x02
    2234:	83 85       	ldd	r24, Z+11	; 0x0b
    2236:	94 85       	ldd	r25, Z+12	; 0x0c
    2238:	11 96       	adiw	r26, 0x01	; 1
    223a:	9c 93       	st	X, r25
    223c:	8e 93       	st	-X, r24
		 * TCCR1A => COM1A1 COM1A0 COM1B1 COM1B0 COM1C1 COM1C0 WGM11 WGM10
		 * TCCR1B => ICNC1 ICES1  WGM13 WGM12 CS12 CS11 CS10
		 * TCCR1C => FOC1A FOC1B FOC1C
		 */

		TCCR1A = ((Config_ptr->OC) << COM1A0) | ((Config_ptr->OC1B) << COM1B0)
    223e:	af e4       	ldi	r26, 0x4F	; 79
    2240:	b0 e0       	ldi	r27, 0x00	; 0
    2242:	e9 81       	ldd	r30, Y+1	; 0x01
    2244:	fa 81       	ldd	r31, Y+2	; 0x02
    2246:	84 81       	ldd	r24, Z+4	; 0x04
    2248:	88 2f       	mov	r24, r24
    224a:	90 e0       	ldi	r25, 0x00	; 0
    224c:	00 24       	eor	r0, r0
    224e:	96 95       	lsr	r25
    2250:	87 95       	ror	r24
    2252:	07 94       	ror	r0
    2254:	96 95       	lsr	r25
    2256:	87 95       	ror	r24
    2258:	07 94       	ror	r0
    225a:	98 2f       	mov	r25, r24
    225c:	80 2d       	mov	r24, r0
    225e:	28 2f       	mov	r18, r24
    2260:	e9 81       	ldd	r30, Y+1	; 0x01
    2262:	fa 81       	ldd	r31, Y+2	; 0x02
    2264:	87 81       	ldd	r24, Z+7	; 0x07
    2266:	88 2f       	mov	r24, r24
    2268:	90 e0       	ldi	r25, 0x00	; 0
    226a:	82 95       	swap	r24
    226c:	92 95       	swap	r25
    226e:	90 7f       	andi	r25, 0xF0	; 240
    2270:	98 27       	eor	r25, r24
    2272:	80 7f       	andi	r24, 0xF0	; 240
    2274:	98 27       	eor	r25, r24
    2276:	28 2b       	or	r18, r24
    2278:	e9 81       	ldd	r30, Y+1	; 0x01
    227a:	fa 81       	ldd	r31, Y+2	; 0x02
    227c:	82 85       	ldd	r24, Z+10	; 0x0a
    227e:	88 2f       	mov	r24, r24
    2280:	90 e0       	ldi	r25, 0x00	; 0
    2282:	88 0f       	add	r24, r24
    2284:	99 1f       	adc	r25, r25
    2286:	88 0f       	add	r24, r24
    2288:	99 1f       	adc	r25, r25
    228a:	82 2b       	or	r24, r18
    228c:	8c 93       	st	X, r24
				| ((Config_ptr->OC1C) << COM1C0);
		TCCR1B = (1 << WGM12) | ((Config_ptr->clock) << CS10);
    228e:	ae e4       	ldi	r26, 0x4E	; 78
    2290:	b0 e0       	ldi	r27, 0x00	; 0
    2292:	e9 81       	ldd	r30, Y+1	; 0x01
    2294:	fa 81       	ldd	r31, Y+2	; 0x02
    2296:	80 81       	ld	r24, Z
    2298:	88 60       	ori	r24, 0x08	; 8
    229a:	8c 93       	st	X, r24
		TCCR1C = (1 << FOC1A) | (1 << FOC1B) | (1 << FOC1C);
    229c:	ea e7       	ldi	r30, 0x7A	; 122
    229e:	f0 e0       	ldi	r31, 0x00	; 0
    22a0:	80 ee       	ldi	r24, 0xE0	; 224
    22a2:	80 83       	st	Z, r24
    22a4:	ef c0       	rjmp	.+478    	; 0x2484 <TIMER1_init+0x2fe>
	}

	/* Set TIMER1 In CTC Square Wave Mode */
	else if (Config_ptr->mode == CTC)
    22a6:	e9 81       	ldd	r30, Y+1	; 0x01
    22a8:	fa 81       	ldd	r31, Y+2	; 0x02
    22aa:	81 81       	ldd	r24, Z+1	; 0x01
    22ac:	81 30       	cpi	r24, 0x01	; 1
    22ae:	09 f0       	breq	.+2      	; 0x22b2 <TIMER1_init+0x12c>
    22b0:	6f c0       	rjmp	.+222    	; 0x2390 <TIMER1_init+0x20a>
	{
		/* Set pin PB5/OC1A as output pin */
		SET_BIT (DDRB,PB5);
    22b2:	a7 e3       	ldi	r26, 0x37	; 55
    22b4:	b0 e0       	ldi	r27, 0x00	; 0
    22b6:	e7 e3       	ldi	r30, 0x37	; 55
    22b8:	f0 e0       	ldi	r31, 0x00	; 0
    22ba:	80 81       	ld	r24, Z
    22bc:	80 62       	ori	r24, 0x20	; 32
    22be:	8c 93       	st	X, r24
		/* Set pin PB6/OC1B as output pin */
		SET_BIT (DDRB,PB6);
    22c0:	a7 e3       	ldi	r26, 0x37	; 55
    22c2:	b0 e0       	ldi	r27, 0x00	; 0
    22c4:	e7 e3       	ldi	r30, 0x37	; 55
    22c6:	f0 e0       	ldi	r31, 0x00	; 0
    22c8:	80 81       	ld	r24, Z
    22ca:	80 64       	ori	r24, 0x40	; 64
    22cc:	8c 93       	st	X, r24
		/* Set pin PB7/OC1A/OC2 as output pin */
		SET_BIT (DDRB,PB7);
    22ce:	a7 e3       	ldi	r26, 0x37	; 55
    22d0:	b0 e0       	ldi	r27, 0x00	; 0
    22d2:	e7 e3       	ldi	r30, 0x37	; 55
    22d4:	f0 e0       	ldi	r31, 0x00	; 0
    22d6:	80 81       	ld	r24, Z
    22d8:	80 68       	ori	r24, 0x80	; 128
    22da:	8c 93       	st	X, r24

		/* Channels interrupt Enable */
		TIMSK |= (1<<OCIE1A) | (1<<OCIE1B) | (1<<OCIE1C);
    22dc:	a7 e5       	ldi	r26, 0x57	; 87
    22de:	b0 e0       	ldi	r27, 0x00	; 0
    22e0:	e7 e5       	ldi	r30, 0x57	; 87
    22e2:	f0 e0       	ldi	r31, 0x00	; 0
    22e4:	80 81       	ld	r24, Z
    22e6:	89 61       	ori	r24, 0x19	; 25
    22e8:	8c 93       	st	X, r24

		/* Initial Value of The Timer TCNT*/
		TCNT1 = 0 ;
    22ea:	ec e4       	ldi	r30, 0x4C	; 76
    22ec:	f0 e0       	ldi	r31, 0x00	; 0
    22ee:	11 82       	std	Z+1, r1	; 0x01
    22f0:	10 82       	st	Z, r1

		/* Compare Value for Channel A */
		OCR1A = Config_ptr->OCRValue ;
    22f2:	aa e4       	ldi	r26, 0x4A	; 74
    22f4:	b0 e0       	ldi	r27, 0x00	; 0
    22f6:	e9 81       	ldd	r30, Y+1	; 0x01
    22f8:	fa 81       	ldd	r31, Y+2	; 0x02
    22fa:	82 81       	ldd	r24, Z+2	; 0x02
    22fc:	93 81       	ldd	r25, Z+3	; 0x03
    22fe:	11 96       	adiw	r26, 0x01	; 1
    2300:	9c 93       	st	X, r25
    2302:	8e 93       	st	-X, r24
		/* Compare Value for Channel B */
		OCR1B = Config_ptr->OCR1BValue;
    2304:	a8 e4       	ldi	r26, 0x48	; 72
    2306:	b0 e0       	ldi	r27, 0x00	; 0
    2308:	e9 81       	ldd	r30, Y+1	; 0x01
    230a:	fa 81       	ldd	r31, Y+2	; 0x02
    230c:	85 81       	ldd	r24, Z+5	; 0x05
    230e:	96 81       	ldd	r25, Z+6	; 0x06
    2310:	11 96       	adiw	r26, 0x01	; 1
    2312:	9c 93       	st	X, r25
    2314:	8e 93       	st	-X, r24
		/* Compare Value for Channel C */
		OCR1C = Config_ptr->OCR1CValue;
    2316:	a8 e7       	ldi	r26, 0x78	; 120
    2318:	b0 e0       	ldi	r27, 0x00	; 0
    231a:	e9 81       	ldd	r30, Y+1	; 0x01
    231c:	fa 81       	ldd	r31, Y+2	; 0x02
    231e:	80 85       	ldd	r24, Z+8	; 0x08
    2320:	91 85       	ldd	r25, Z+9	; 0x09
    2322:	11 96       	adiw	r26, 0x01	; 1
    2324:	9c 93       	st	X, r25
    2326:	8e 93       	st	-X, r24
		 * TCCR1A => COM1A1 COM1A0 COM1B1 COM1B0 COM1C1 COM1C0 WGM11 WGM10
		 * TCCR1B => ICNC1 ICES1  WGM13 WGM12 CS12 CS11 CS10
		 * TCCR1C => FOC1A FOC1B FOC1C
		 */

		TCCR1A = ((Config_ptr->OC) << COM1A0) | ((Config_ptr->OC1B) << COM1B0) | ((Config_ptr->OC1C) << COM1C0);
    2328:	af e4       	ldi	r26, 0x4F	; 79
    232a:	b0 e0       	ldi	r27, 0x00	; 0
    232c:	e9 81       	ldd	r30, Y+1	; 0x01
    232e:	fa 81       	ldd	r31, Y+2	; 0x02
    2330:	84 81       	ldd	r24, Z+4	; 0x04
    2332:	88 2f       	mov	r24, r24
    2334:	90 e0       	ldi	r25, 0x00	; 0
    2336:	00 24       	eor	r0, r0
    2338:	96 95       	lsr	r25
    233a:	87 95       	ror	r24
    233c:	07 94       	ror	r0
    233e:	96 95       	lsr	r25
    2340:	87 95       	ror	r24
    2342:	07 94       	ror	r0
    2344:	98 2f       	mov	r25, r24
    2346:	80 2d       	mov	r24, r0
    2348:	28 2f       	mov	r18, r24
    234a:	e9 81       	ldd	r30, Y+1	; 0x01
    234c:	fa 81       	ldd	r31, Y+2	; 0x02
    234e:	87 81       	ldd	r24, Z+7	; 0x07
    2350:	88 2f       	mov	r24, r24
    2352:	90 e0       	ldi	r25, 0x00	; 0
    2354:	82 95       	swap	r24
    2356:	92 95       	swap	r25
    2358:	90 7f       	andi	r25, 0xF0	; 240
    235a:	98 27       	eor	r25, r24
    235c:	80 7f       	andi	r24, 0xF0	; 240
    235e:	98 27       	eor	r25, r24
    2360:	28 2b       	or	r18, r24
    2362:	e9 81       	ldd	r30, Y+1	; 0x01
    2364:	fa 81       	ldd	r31, Y+2	; 0x02
    2366:	82 85       	ldd	r24, Z+10	; 0x0a
    2368:	88 2f       	mov	r24, r24
    236a:	90 e0       	ldi	r25, 0x00	; 0
    236c:	88 0f       	add	r24, r24
    236e:	99 1f       	adc	r25, r25
    2370:	88 0f       	add	r24, r24
    2372:	99 1f       	adc	r25, r25
    2374:	82 2b       	or	r24, r18
    2376:	8c 93       	st	X, r24
		TCCR1B = (1<<WGM12) | ((Config_ptr->clock) << CS10) ;
    2378:	ae e4       	ldi	r26, 0x4E	; 78
    237a:	b0 e0       	ldi	r27, 0x00	; 0
    237c:	e9 81       	ldd	r30, Y+1	; 0x01
    237e:	fa 81       	ldd	r31, Y+2	; 0x02
    2380:	80 81       	ld	r24, Z
    2382:	88 60       	ori	r24, 0x08	; 8
    2384:	8c 93       	st	X, r24
		TCCR1C = (1<<FOC1A) | (1<<FOC1B) | (1<<FOC1C);
    2386:	ea e7       	ldi	r30, 0x7A	; 122
    2388:	f0 e0       	ldi	r31, 0x00	; 0
    238a:	80 ee       	ldi	r24, 0xE0	; 224
    238c:	80 83       	st	Z, r24
    238e:	7a c0       	rjmp	.+244    	; 0x2484 <TIMER1_init+0x2fe>
	}

	/* Set TIMER1 In PWM Mode with Duty Cycle */
	else if (Config_ptr->mode == PWM)
    2390:	e9 81       	ldd	r30, Y+1	; 0x01
    2392:	fa 81       	ldd	r31, Y+2	; 0x02
    2394:	81 81       	ldd	r24, Z+1	; 0x01
    2396:	83 30       	cpi	r24, 0x03	; 3
    2398:	09 f0       	breq	.+2      	; 0x239c <TIMER1_init+0x216>
    239a:	74 c0       	rjmp	.+232    	; 0x2484 <TIMER1_init+0x2fe>
	{
		/* Set pin PB5/OC1A as output pin */
		SET_BIT (DDRB,PB5);
    239c:	a7 e3       	ldi	r26, 0x37	; 55
    239e:	b0 e0       	ldi	r27, 0x00	; 0
    23a0:	e7 e3       	ldi	r30, 0x37	; 55
    23a2:	f0 e0       	ldi	r31, 0x00	; 0
    23a4:	80 81       	ld	r24, Z
    23a6:	80 62       	ori	r24, 0x20	; 32
    23a8:	8c 93       	st	X, r24
		/* Set pin PB6/OC1B as output pin */
		SET_BIT (DDRB,PB6);
    23aa:	a7 e3       	ldi	r26, 0x37	; 55
    23ac:	b0 e0       	ldi	r27, 0x00	; 0
    23ae:	e7 e3       	ldi	r30, 0x37	; 55
    23b0:	f0 e0       	ldi	r31, 0x00	; 0
    23b2:	80 81       	ld	r24, Z
    23b4:	80 64       	ori	r24, 0x40	; 64
    23b6:	8c 93       	st	X, r24
		/* Set pin PB7/OC1A/OC2 as output pin */
		SET_BIT (DDRB,PB7);
    23b8:	a7 e3       	ldi	r26, 0x37	; 55
    23ba:	b0 e0       	ldi	r27, 0x00	; 0
    23bc:	e7 e3       	ldi	r30, 0x37	; 55
    23be:	f0 e0       	ldi	r31, 0x00	; 0
    23c0:	80 81       	ld	r24, Z
    23c2:	80 68       	ori	r24, 0x80	; 128
    23c4:	8c 93       	st	X, r24

		/* Initial Value of The Timer TCNT*/
		TCNT1 = 0 ;
    23c6:	ec e4       	ldi	r30, 0x4C	; 76
    23c8:	f0 e0       	ldi	r31, 0x00	; 0
    23ca:	11 82       	std	Z+1, r1	; 0x01
    23cc:	10 82       	st	Z, r1

		TIMSK |= (1<<OCIE1A) | (1<<OCIE1B) | (1<<OCIE1C);
    23ce:	a7 e5       	ldi	r26, 0x57	; 87
    23d0:	b0 e0       	ldi	r27, 0x00	; 0
    23d2:	e7 e5       	ldi	r30, 0x57	; 87
    23d4:	f0 e0       	ldi	r31, 0x00	; 0
    23d6:	80 81       	ld	r24, Z
    23d8:	89 61       	ori	r24, 0x19	; 25
    23da:	8c 93       	st	X, r24

		/* Duty Cycle Value for Channel A */
		OCR1A = Config_ptr->OCRValue;
    23dc:	aa e4       	ldi	r26, 0x4A	; 74
    23de:	b0 e0       	ldi	r27, 0x00	; 0
    23e0:	e9 81       	ldd	r30, Y+1	; 0x01
    23e2:	fa 81       	ldd	r31, Y+2	; 0x02
    23e4:	82 81       	ldd	r24, Z+2	; 0x02
    23e6:	93 81       	ldd	r25, Z+3	; 0x03
    23e8:	11 96       	adiw	r26, 0x01	; 1
    23ea:	9c 93       	st	X, r25
    23ec:	8e 93       	st	-X, r24
		/* Duty Cycle Value for Channel B */
		OCR1B = Config_ptr->OCR1BValue;
    23ee:	a8 e4       	ldi	r26, 0x48	; 72
    23f0:	b0 e0       	ldi	r27, 0x00	; 0
    23f2:	e9 81       	ldd	r30, Y+1	; 0x01
    23f4:	fa 81       	ldd	r31, Y+2	; 0x02
    23f6:	85 81       	ldd	r24, Z+5	; 0x05
    23f8:	96 81       	ldd	r25, Z+6	; 0x06
    23fa:	11 96       	adiw	r26, 0x01	; 1
    23fc:	9c 93       	st	X, r25
    23fe:	8e 93       	st	-X, r24
		/* Duty Cycle Value for Channel C */
		OCR1C = Config_ptr->OCR1CValue;
    2400:	a8 e7       	ldi	r26, 0x78	; 120
    2402:	b0 e0       	ldi	r27, 0x00	; 0
    2404:	e9 81       	ldd	r30, Y+1	; 0x01
    2406:	fa 81       	ldd	r31, Y+2	; 0x02
    2408:	80 85       	ldd	r24, Z+8	; 0x08
    240a:	91 85       	ldd	r25, Z+9	; 0x09
    240c:	11 96       	adiw	r26, 0x01	; 1
    240e:	9c 93       	st	X, r25
    2410:	8e 93       	st	-X, r24

		/* using ICR1 as Top Value for Duty Cycle for all Channels
		 * Duty Cycle for PWM Mode = OCR1x/ICR1 */
		ICR1 = Config_ptr->ICR1Value;
    2412:	a6 e4       	ldi	r26, 0x46	; 70
    2414:	b0 e0       	ldi	r27, 0x00	; 0
    2416:	e9 81       	ldd	r30, Y+1	; 0x01
    2418:	fa 81       	ldd	r31, Y+2	; 0x02
    241a:	83 85       	ldd	r24, Z+11	; 0x0b
    241c:	94 85       	ldd	r25, Z+12	; 0x0c
    241e:	11 96       	adiw	r26, 0x01	; 1
    2420:	9c 93       	st	X, r25
    2422:	8e 93       	st	-X, r24
		 * 4. clock 		=> CS12 & CS11 & CS10
		 * TCCR1A => COM1A1 COM1A0 COM1B1 COM1B0 COM1C1 COM1C0 WGM11 WGM10
		 * TCCR1B => ICNC1 ICES1  WGM13 WGM12 CS12 CS11 CS10
		 *
		 */
		TCCR1A = ((Config_ptr->OC) << COM1A0) | ((Config_ptr->OC1B) << COM1B0)
    2424:	af e4       	ldi	r26, 0x4F	; 79
    2426:	b0 e0       	ldi	r27, 0x00	; 0
    2428:	e9 81       	ldd	r30, Y+1	; 0x01
    242a:	fa 81       	ldd	r31, Y+2	; 0x02
    242c:	84 81       	ldd	r24, Z+4	; 0x04
    242e:	88 2f       	mov	r24, r24
    2430:	90 e0       	ldi	r25, 0x00	; 0
    2432:	00 24       	eor	r0, r0
    2434:	96 95       	lsr	r25
    2436:	87 95       	ror	r24
    2438:	07 94       	ror	r0
    243a:	96 95       	lsr	r25
    243c:	87 95       	ror	r24
    243e:	07 94       	ror	r0
    2440:	98 2f       	mov	r25, r24
    2442:	80 2d       	mov	r24, r0
    2444:	28 2f       	mov	r18, r24
    2446:	e9 81       	ldd	r30, Y+1	; 0x01
    2448:	fa 81       	ldd	r31, Y+2	; 0x02
    244a:	87 81       	ldd	r24, Z+7	; 0x07
    244c:	88 2f       	mov	r24, r24
    244e:	90 e0       	ldi	r25, 0x00	; 0
    2450:	82 95       	swap	r24
    2452:	92 95       	swap	r25
    2454:	90 7f       	andi	r25, 0xF0	; 240
    2456:	98 27       	eor	r25, r24
    2458:	80 7f       	andi	r24, 0xF0	; 240
    245a:	98 27       	eor	r25, r24
    245c:	28 2b       	or	r18, r24
    245e:	e9 81       	ldd	r30, Y+1	; 0x01
    2460:	fa 81       	ldd	r31, Y+2	; 0x02
    2462:	82 85       	ldd	r24, Z+10	; 0x0a
    2464:	88 2f       	mov	r24, r24
    2466:	90 e0       	ldi	r25, 0x00	; 0
    2468:	88 0f       	add	r24, r24
    246a:	99 1f       	adc	r25, r25
    246c:	88 0f       	add	r24, r24
    246e:	99 1f       	adc	r25, r25
    2470:	82 2b       	or	r24, r18
    2472:	82 60       	ori	r24, 0x02	; 2
    2474:	8c 93       	st	X, r24
				|((Config_ptr->OC1C) << COM1C0) | (1<<WGM11);

		TCCR1B = (1<<WGM13) | (1<<WGM12) | ((Config_ptr->clock) << CS10) ;
    2476:	ae e4       	ldi	r26, 0x4E	; 78
    2478:	b0 e0       	ldi	r27, 0x00	; 0
    247a:	e9 81       	ldd	r30, Y+1	; 0x01
    247c:	fa 81       	ldd	r31, Y+2	; 0x02
    247e:	80 81       	ld	r24, Z
    2480:	88 61       	ori	r24, 0x18	; 24
    2482:	8c 93       	st	X, r24
	}
}
    2484:	0f 90       	pop	r0
    2486:	0f 90       	pop	r0
    2488:	cf 91       	pop	r28
    248a:	df 91       	pop	r29
    248c:	08 95       	ret

0000248e <TIMER1_resetTimer>:

/*
 * Description: Function to clear the TIMER1 Value to start count from ZERO
 */
void TIMER1_resetTimer(void)
{
    248e:	df 93       	push	r29
    2490:	cf 93       	push	r28
    2492:	cd b7       	in	r28, 0x3d	; 61
    2494:	de b7       	in	r29, 0x3e	; 62
	TCNT1 = 0;
    2496:	ec e4       	ldi	r30, 0x4C	; 76
    2498:	f0 e0       	ldi	r31, 0x00	; 0
    249a:	11 82       	std	Z+1, r1	; 0x01
    249c:	10 82       	st	Z, r1
}
    249e:	cf 91       	pop	r28
    24a0:	df 91       	pop	r29
    24a2:	08 95       	ret

000024a4 <TIMER1_stopTimer>:
 * Description: Function to Stop the TIMER1
 * CLEAR CS12 CS11 CS10
 * TCCR1B => ICNC1 ICES1  WGM13 WGM12 CS12 CS11 CS10
 */
void TIMER1_stopTimer(void)
{
    24a4:	df 93       	push	r29
    24a6:	cf 93       	push	r28
    24a8:	cd b7       	in	r28, 0x3d	; 61
    24aa:	de b7       	in	r29, 0x3e	; 62
	/* Clear Clock Bits */
	TCCR1B &= 0xF8 ;
    24ac:	ae e4       	ldi	r26, 0x4E	; 78
    24ae:	b0 e0       	ldi	r27, 0x00	; 0
    24b0:	ee e4       	ldi	r30, 0x4E	; 78
    24b2:	f0 e0       	ldi	r31, 0x00	; 0
    24b4:	80 81       	ld	r24, Z
    24b6:	88 7f       	andi	r24, 0xF8	; 248
    24b8:	8c 93       	st	X, r24
}
    24ba:	cf 91       	pop	r28
    24bc:	df 91       	pop	r29
    24be:	08 95       	ret

000024c0 <TIMER1_restartTimer>:
 * Description: Function to Restart the TIMER1
 * CLEAR CS12 CS11 CS10
 * TCCR1B => ICNC1 ICES1  WGM13 WGM12 CS12 CS11 CS10
 */
void TIMER1_restartTimer(void)
{
    24c0:	df 93       	push	r29
    24c2:	cf 93       	push	r28
    24c4:	cd b7       	in	r28, 0x3d	; 61
    24c6:	de b7       	in	r29, 0x3e	; 62
	/* Clear Clock Bits */
	TCCR1B &= 0xF8 ;
    24c8:	ae e4       	ldi	r26, 0x4E	; 78
    24ca:	b0 e0       	ldi	r27, 0x00	; 0
    24cc:	ee e4       	ldi	r30, 0x4E	; 78
    24ce:	f0 e0       	ldi	r31, 0x00	; 0
    24d0:	80 81       	ld	r24, Z
    24d2:	88 7f       	andi	r24, 0xF8	; 248
    24d4:	8c 93       	st	X, r24

	/* Set Clock Bits */
	TCCR1B |= ( g_T1clock << CS10) ;
    24d6:	ae e4       	ldi	r26, 0x4E	; 78
    24d8:	b0 e0       	ldi	r27, 0x00	; 0
    24da:	ee e4       	ldi	r30, 0x4E	; 78
    24dc:	f0 e0       	ldi	r31, 0x00	; 0
    24de:	90 81       	ld	r25, Z
    24e0:	80 91 c7 02 	lds	r24, 0x02C7
    24e4:	89 2b       	or	r24, r25
    24e6:	8c 93       	st	X, r24
}
    24e8:	cf 91       	pop	r28
    24ea:	df 91       	pop	r29
    24ec:	08 95       	ret

000024ee <TIMER1_Ticks>:
/*
 * Description: Function to Change Ticks (Compare Value) of Timer
 * 				using also to Change Duty Cycle in PWM Mode
 */
void TIMER1_Ticks(const uint16 Ticks1A, const uint16 Ticks1B)
{
    24ee:	df 93       	push	r29
    24f0:	cf 93       	push	r28
    24f2:	00 d0       	rcall	.+0      	; 0x24f4 <TIMER1_Ticks+0x6>
    24f4:	00 d0       	rcall	.+0      	; 0x24f6 <TIMER1_Ticks+0x8>
    24f6:	cd b7       	in	r28, 0x3d	; 61
    24f8:	de b7       	in	r29, 0x3e	; 62
    24fa:	9a 83       	std	Y+2, r25	; 0x02
    24fc:	89 83       	std	Y+1, r24	; 0x01
    24fe:	7c 83       	std	Y+4, r23	; 0x04
    2500:	6b 83       	std	Y+3, r22	; 0x03
	OCR1A = Ticks1A;
    2502:	ea e4       	ldi	r30, 0x4A	; 74
    2504:	f0 e0       	ldi	r31, 0x00	; 0
    2506:	89 81       	ldd	r24, Y+1	; 0x01
    2508:	9a 81       	ldd	r25, Y+2	; 0x02
    250a:	91 83       	std	Z+1, r25	; 0x01
    250c:	80 83       	st	Z, r24
	OCR1B = Ticks1B;
    250e:	e8 e4       	ldi	r30, 0x48	; 72
    2510:	f0 e0       	ldi	r31, 0x00	; 0
    2512:	8b 81       	ldd	r24, Y+3	; 0x03
    2514:	9c 81       	ldd	r25, Y+4	; 0x04
    2516:	91 83       	std	Z+1, r25	; 0x01
    2518:	80 83       	st	Z, r24
}
    251a:	0f 90       	pop	r0
    251c:	0f 90       	pop	r0
    251e:	0f 90       	pop	r0
    2520:	0f 90       	pop	r0
    2522:	cf 91       	pop	r28
    2524:	df 91       	pop	r29
    2526:	08 95       	ret

00002528 <TIMER1_setCallBack>:

/*
 * Description: Function to set the Call Back function address for TIMER2 .
 */
void TIMER1_setCallBack(void(*a_ptr)(void))
{
    2528:	df 93       	push	r29
    252a:	cf 93       	push	r28
    252c:	00 d0       	rcall	.+0      	; 0x252e <TIMER1_setCallBack+0x6>
    252e:	cd b7       	in	r28, 0x3d	; 61
    2530:	de b7       	in	r29, 0x3e	; 62
    2532:	9a 83       	std	Y+2, r25	; 0x02
    2534:	89 83       	std	Y+1, r24	; 0x01
	/* Save the address of the Call back function in a global variable */
	g_TIMER1_callBackPtr = a_ptr;
    2536:	89 81       	ldd	r24, Y+1	; 0x01
    2538:	9a 81       	ldd	r25, Y+2	; 0x02
    253a:	90 93 c3 02 	sts	0x02C3, r25
    253e:	80 93 c2 02 	sts	0x02C2, r24
}
    2542:	0f 90       	pop	r0
    2544:	0f 90       	pop	r0
    2546:	cf 91       	pop	r28
    2548:	df 91       	pop	r29
    254a:	08 95       	ret

0000254c <TIMER1_deinit>:

         /*------------------- Description --------------------
           Function to cancel the initializations of the timer
          ----------------------------------------------------*/
void TIMER1_deinit (void)
{
    254c:	df 93       	push	r29
    254e:	cf 93       	push	r28
    2550:	cd b7       	in	r28, 0x3d	; 61
    2552:	de b7       	in	r29, 0x3e	; 62
	TCCR1A = 0x00;
    2554:	ef e4       	ldi	r30, 0x4F	; 79
    2556:	f0 e0       	ldi	r31, 0x00	; 0
    2558:	10 82       	st	Z, r1
	TCCR1B = 0x00;
    255a:	ee e4       	ldi	r30, 0x4E	; 78
    255c:	f0 e0       	ldi	r31, 0x00	; 0
    255e:	10 82       	st	Z, r1
	TCCR1C = 0x00;
    2560:	ea e7       	ldi	r30, 0x7A	; 122
    2562:	f0 e0       	ldi	r31, 0x00	; 0
    2564:	10 82       	st	Z, r1
}
    2566:	cf 91       	pop	r28
    2568:	df 91       	pop	r29
    256a:	08 95       	ret

0000256c <TIMER3_init>:
 * 	4. Set OC1A/OC1B Pin Mode in Square Mode
 * 	5. Enable the Timer Normal-Compare Interrupt.
 * 	6. Initialize TIMER1 Registers
 */
void TIMER3_init(TIMER_ConfigType *Config_ptr)
{
    256c:	df 93       	push	r29
    256e:	cf 93       	push	r28
    2570:	00 d0       	rcall	.+0      	; 0x2572 <TIMER3_init+0x6>
    2572:	cd b7       	in	r28, 0x3d	; 61
    2574:	de b7       	in	r29, 0x3e	; 62
    2576:	9a 83       	std	Y+2, r25	; 0x02
    2578:	89 83       	std	Y+1, r24	; 0x01
	/* set a global variable for clock to use it in
	 * restart timer function */
	g_T3clock = Config_ptr->clock ;
    257a:	e9 81       	ldd	r30, Y+1	; 0x01
    257c:	fa 81       	ldd	r31, Y+2	; 0x02
    257e:	80 81       	ld	r24, Z
    2580:	80 93 c9 02 	sts	0x02C9, r24

	/* Set TIMER1 In Normal Mode */
	if (Config_ptr->mode == NORMAL)
    2584:	e9 81       	ldd	r30, Y+1	; 0x01
    2586:	fa 81       	ldd	r31, Y+2	; 0x02
    2588:	81 81       	ldd	r24, Z+1	; 0x01
    258a:	88 23       	and	r24, r24
    258c:	b1 f4       	brne	.+44     	; 0x25ba <TIMER3_init+0x4e>
	{
		/* Set Timer initial value to 0 */
		TCNT3 = 0;
    258e:	e8 e8       	ldi	r30, 0x88	; 136
    2590:	f0 e0       	ldi	r31, 0x00	; 0
    2592:	11 82       	std	Z+1, r1	; 0x01
    2594:	10 82       	st	Z, r1

		/*  Enable TIMER3 Overflow Interrupt */
		TIMSK |= (1<<TOIE3);
    2596:	a7 e5       	ldi	r26, 0x57	; 87
    2598:	b0 e0       	ldi	r27, 0x00	; 0
    259a:	e7 e5       	ldi	r30, 0x57	; 87
    259c:	f0 e0       	ldi	r31, 0x00	; 0
    259e:	80 81       	ld	r24, Z
    25a0:	84 60       	ori	r24, 0x04	; 4
    25a2:	8c 93       	st	X, r24
		 * 4. clock 		=> CS32 & CS31 & CS30
		 * TCCR3A => COM3A1 COM3A0 COM3B1 COM3B0 FOC3A FOC3B WGM31 WGM30
		 * TCCR3B => ICNC3 ICES3  WGM33 WGM32 CS32 CS31 CS30
		 */

		TCCR3C = (1<<FOC3A) | (1<<FOC3B) | (1<<FOC3C) ;
    25a4:	ec e8       	ldi	r30, 0x8C	; 140
    25a6:	f0 e0       	ldi	r31, 0x00	; 0
    25a8:	80 ee       	ldi	r24, 0xE0	; 224
    25aa:	80 83       	st	Z, r24
		TCCR3B = ((Config_ptr->clock) << CS30) ;
    25ac:	aa e8       	ldi	r26, 0x8A	; 138
    25ae:	b0 e0       	ldi	r27, 0x00	; 0
    25b0:	e9 81       	ldd	r30, Y+1	; 0x01
    25b2:	fa 81       	ldd	r31, Y+2	; 0x02
    25b4:	80 81       	ld	r24, Z
    25b6:	8c 93       	st	X, r24
    25b8:	64 c1       	rjmp	.+712    	; 0x2882 <TIMER3_init+0x316>
	}

	/* Set TIMER3 In Compare Mode with OCR1A Value */
	else if (Config_ptr->mode == COMP)
    25ba:	e9 81       	ldd	r30, Y+1	; 0x01
    25bc:	fa 81       	ldd	r31, Y+2	; 0x02
    25be:	81 81       	ldd	r24, Z+1	; 0x01
    25c0:	82 30       	cpi	r24, 0x02	; 2
    25c2:	09 f0       	breq	.+2      	; 0x25c6 <TIMER3_init+0x5a>
    25c4:	6f c0       	rjmp	.+222    	; 0x26a4 <TIMER3_init+0x138>
	{
		/* Set pin PE3/OC3A as output pin */
		SET_BIT (DDRE,PE3);
    25c6:	a2 e2       	ldi	r26, 0x22	; 34
    25c8:	b0 e0       	ldi	r27, 0x00	; 0
    25ca:	e2 e2       	ldi	r30, 0x22	; 34
    25cc:	f0 e0       	ldi	r31, 0x00	; 0
    25ce:	80 81       	ld	r24, Z
    25d0:	88 60       	ori	r24, 0x08	; 8
    25d2:	8c 93       	st	X, r24
		/* Set pin PE4/OC3B/INT4 as output pin */
		SET_BIT (DDRE,PE4);
    25d4:	a2 e2       	ldi	r26, 0x22	; 34
    25d6:	b0 e0       	ldi	r27, 0x00	; 0
    25d8:	e2 e2       	ldi	r30, 0x22	; 34
    25da:	f0 e0       	ldi	r31, 0x00	; 0
    25dc:	80 81       	ld	r24, Z
    25de:	80 61       	ori	r24, 0x10	; 16
    25e0:	8c 93       	st	X, r24
		/* Set pin PE5/OC3C/INT5 as output pin */
		SET_BIT (DDRE,PE5);
    25e2:	a2 e2       	ldi	r26, 0x22	; 34
    25e4:	b0 e0       	ldi	r27, 0x00	; 0
    25e6:	e2 e2       	ldi	r30, 0x22	; 34
    25e8:	f0 e0       	ldi	r31, 0x00	; 0
    25ea:	80 81       	ld	r24, Z
    25ec:	80 62       	ori	r24, 0x20	; 32
    25ee:	8c 93       	st	X, r24

		/* Channels interrupt Enable */
		TIMSK |= (1<<OCIE3A) | (1<<OCIE3B) | (1<<OCIE3C);
    25f0:	a7 e5       	ldi	r26, 0x57	; 87
    25f2:	b0 e0       	ldi	r27, 0x00	; 0
    25f4:	e7 e5       	ldi	r30, 0x57	; 87
    25f6:	f0 e0       	ldi	r31, 0x00	; 0
    25f8:	80 81       	ld	r24, Z
    25fa:	8a 61       	ori	r24, 0x1A	; 26
    25fc:	8c 93       	st	X, r24

		/* Initial Value of The Timer TCNT*/
		TCNT3 = 0 ;
    25fe:	e8 e8       	ldi	r30, 0x88	; 136
    2600:	f0 e0       	ldi	r31, 0x00	; 0
    2602:	11 82       	std	Z+1, r1	; 0x01
    2604:	10 82       	st	Z, r1

		/* Compare Value for Channel A */
		OCR3A = Config_ptr->OCRValue ;
    2606:	a6 e8       	ldi	r26, 0x86	; 134
    2608:	b0 e0       	ldi	r27, 0x00	; 0
    260a:	e9 81       	ldd	r30, Y+1	; 0x01
    260c:	fa 81       	ldd	r31, Y+2	; 0x02
    260e:	82 81       	ldd	r24, Z+2	; 0x02
    2610:	93 81       	ldd	r25, Z+3	; 0x03
    2612:	11 96       	adiw	r26, 0x01	; 1
    2614:	9c 93       	st	X, r25
    2616:	8e 93       	st	-X, r24
		/* Compare Value for Channel B */
		OCR3B = Config_ptr->OCR1BValue;
    2618:	a4 e8       	ldi	r26, 0x84	; 132
    261a:	b0 e0       	ldi	r27, 0x00	; 0
    261c:	e9 81       	ldd	r30, Y+1	; 0x01
    261e:	fa 81       	ldd	r31, Y+2	; 0x02
    2620:	85 81       	ldd	r24, Z+5	; 0x05
    2622:	96 81       	ldd	r25, Z+6	; 0x06
    2624:	11 96       	adiw	r26, 0x01	; 1
    2626:	9c 93       	st	X, r25
    2628:	8e 93       	st	-X, r24
		/* Compare Value for Channel C */
		OCR3C = Config_ptr->OCR1CValue;
    262a:	a2 e8       	ldi	r26, 0x82	; 130
    262c:	b0 e0       	ldi	r27, 0x00	; 0
    262e:	e9 81       	ldd	r30, Y+1	; 0x01
    2630:	fa 81       	ldd	r31, Y+2	; 0x02
    2632:	80 85       	ldd	r24, Z+8	; 0x08
    2634:	91 85       	ldd	r25, Z+9	; 0x09
    2636:	11 96       	adiw	r26, 0x01	; 1
    2638:	9c 93       	st	X, r25
    263a:	8e 93       	st	-X, r24
		 * TCCR3A => COM3A1 COM3A0 COM3B1 COM3B0 COM3C1 COM3C0 WGM31 WGM30
		 * TCCR3B => ICNC3 ICES3  WGM33 WGM32 CS32 CS31 CS30
		 * TCCR3C => FOC3A FOC3B FOC3C
		 */

		TCCR3A = ((Config_ptr->OC) << COM3A0) | ((Config_ptr->OC1B) << COM3B0) | ((Config_ptr->OC1C) << COM3C0);
    263c:	ab e8       	ldi	r26, 0x8B	; 139
    263e:	b0 e0       	ldi	r27, 0x00	; 0
    2640:	e9 81       	ldd	r30, Y+1	; 0x01
    2642:	fa 81       	ldd	r31, Y+2	; 0x02
    2644:	84 81       	ldd	r24, Z+4	; 0x04
    2646:	88 2f       	mov	r24, r24
    2648:	90 e0       	ldi	r25, 0x00	; 0
    264a:	00 24       	eor	r0, r0
    264c:	96 95       	lsr	r25
    264e:	87 95       	ror	r24
    2650:	07 94       	ror	r0
    2652:	96 95       	lsr	r25
    2654:	87 95       	ror	r24
    2656:	07 94       	ror	r0
    2658:	98 2f       	mov	r25, r24
    265a:	80 2d       	mov	r24, r0
    265c:	28 2f       	mov	r18, r24
    265e:	e9 81       	ldd	r30, Y+1	; 0x01
    2660:	fa 81       	ldd	r31, Y+2	; 0x02
    2662:	87 81       	ldd	r24, Z+7	; 0x07
    2664:	88 2f       	mov	r24, r24
    2666:	90 e0       	ldi	r25, 0x00	; 0
    2668:	82 95       	swap	r24
    266a:	92 95       	swap	r25
    266c:	90 7f       	andi	r25, 0xF0	; 240
    266e:	98 27       	eor	r25, r24
    2670:	80 7f       	andi	r24, 0xF0	; 240
    2672:	98 27       	eor	r25, r24
    2674:	28 2b       	or	r18, r24
    2676:	e9 81       	ldd	r30, Y+1	; 0x01
    2678:	fa 81       	ldd	r31, Y+2	; 0x02
    267a:	82 85       	ldd	r24, Z+10	; 0x0a
    267c:	88 2f       	mov	r24, r24
    267e:	90 e0       	ldi	r25, 0x00	; 0
    2680:	88 0f       	add	r24, r24
    2682:	99 1f       	adc	r25, r25
    2684:	88 0f       	add	r24, r24
    2686:	99 1f       	adc	r25, r25
    2688:	82 2b       	or	r24, r18
    268a:	8c 93       	st	X, r24
		TCCR3B = (1<<WGM33) | (1<<WGM32) | ((Config_ptr->clock) << CS30) ;
    268c:	aa e8       	ldi	r26, 0x8A	; 138
    268e:	b0 e0       	ldi	r27, 0x00	; 0
    2690:	e9 81       	ldd	r30, Y+1	; 0x01
    2692:	fa 81       	ldd	r31, Y+2	; 0x02
    2694:	80 81       	ld	r24, Z
    2696:	88 61       	ori	r24, 0x18	; 24
    2698:	8c 93       	st	X, r24
		TCCR3C = (1<<FOC3A) | (1<<FOC3B) | (1<<FOC3C);
    269a:	ec e8       	ldi	r30, 0x8C	; 140
    269c:	f0 e0       	ldi	r31, 0x00	; 0
    269e:	80 ee       	ldi	r24, 0xE0	; 224
    26a0:	80 83       	st	Z, r24
    26a2:	ef c0       	rjmp	.+478    	; 0x2882 <TIMER3_init+0x316>
	}

	/* Set TIMER3 In CTC Square Wave Mode */
	else if (Config_ptr->mode == CTC)
    26a4:	e9 81       	ldd	r30, Y+1	; 0x01
    26a6:	fa 81       	ldd	r31, Y+2	; 0x02
    26a8:	81 81       	ldd	r24, Z+1	; 0x01
    26aa:	81 30       	cpi	r24, 0x01	; 1
    26ac:	09 f0       	breq	.+2      	; 0x26b0 <TIMER3_init+0x144>
    26ae:	6f c0       	rjmp	.+222    	; 0x278e <TIMER3_init+0x222>
	{
		/* Set pin PE3/OC3A as output pin */
		SET_BIT (DDRE,PE3);
    26b0:	a2 e2       	ldi	r26, 0x22	; 34
    26b2:	b0 e0       	ldi	r27, 0x00	; 0
    26b4:	e2 e2       	ldi	r30, 0x22	; 34
    26b6:	f0 e0       	ldi	r31, 0x00	; 0
    26b8:	80 81       	ld	r24, Z
    26ba:	88 60       	ori	r24, 0x08	; 8
    26bc:	8c 93       	st	X, r24
		/* Set pin PE4/OC3B/INT4 as output pin */
		SET_BIT (DDRE,PE4);
    26be:	a2 e2       	ldi	r26, 0x22	; 34
    26c0:	b0 e0       	ldi	r27, 0x00	; 0
    26c2:	e2 e2       	ldi	r30, 0x22	; 34
    26c4:	f0 e0       	ldi	r31, 0x00	; 0
    26c6:	80 81       	ld	r24, Z
    26c8:	80 61       	ori	r24, 0x10	; 16
    26ca:	8c 93       	st	X, r24
		/* Set pin PE5/OC3C/INT5 as output pin */
		SET_BIT (DDRE,PE5);
    26cc:	a2 e2       	ldi	r26, 0x22	; 34
    26ce:	b0 e0       	ldi	r27, 0x00	; 0
    26d0:	e2 e2       	ldi	r30, 0x22	; 34
    26d2:	f0 e0       	ldi	r31, 0x00	; 0
    26d4:	80 81       	ld	r24, Z
    26d6:	80 62       	ori	r24, 0x20	; 32
    26d8:	8c 93       	st	X, r24

		/* Channels interrupt Enable */
		TIMSK |= (1<<OCIE3A) | (1<<OCIE3B) | (1<<OCIE3C);
    26da:	a7 e5       	ldi	r26, 0x57	; 87
    26dc:	b0 e0       	ldi	r27, 0x00	; 0
    26de:	e7 e5       	ldi	r30, 0x57	; 87
    26e0:	f0 e0       	ldi	r31, 0x00	; 0
    26e2:	80 81       	ld	r24, Z
    26e4:	8a 61       	ori	r24, 0x1A	; 26
    26e6:	8c 93       	st	X, r24

		/* Initial Value of The Timer TCNT*/
		TCNT3 = 0 ;
    26e8:	e8 e8       	ldi	r30, 0x88	; 136
    26ea:	f0 e0       	ldi	r31, 0x00	; 0
    26ec:	11 82       	std	Z+1, r1	; 0x01
    26ee:	10 82       	st	Z, r1

		/* Compare Value for Channel A */
		OCR3A = Config_ptr->OCRValue ;
    26f0:	a6 e8       	ldi	r26, 0x86	; 134
    26f2:	b0 e0       	ldi	r27, 0x00	; 0
    26f4:	e9 81       	ldd	r30, Y+1	; 0x01
    26f6:	fa 81       	ldd	r31, Y+2	; 0x02
    26f8:	82 81       	ldd	r24, Z+2	; 0x02
    26fa:	93 81       	ldd	r25, Z+3	; 0x03
    26fc:	11 96       	adiw	r26, 0x01	; 1
    26fe:	9c 93       	st	X, r25
    2700:	8e 93       	st	-X, r24
		/* Compare Value for Channel B */
		OCR3B = Config_ptr->OCR1BValue;
    2702:	a4 e8       	ldi	r26, 0x84	; 132
    2704:	b0 e0       	ldi	r27, 0x00	; 0
    2706:	e9 81       	ldd	r30, Y+1	; 0x01
    2708:	fa 81       	ldd	r31, Y+2	; 0x02
    270a:	85 81       	ldd	r24, Z+5	; 0x05
    270c:	96 81       	ldd	r25, Z+6	; 0x06
    270e:	11 96       	adiw	r26, 0x01	; 1
    2710:	9c 93       	st	X, r25
    2712:	8e 93       	st	-X, r24
		/* Compare Value for Channel C */
		OCR3C = Config_ptr->OCR1CValue;
    2714:	a2 e8       	ldi	r26, 0x82	; 130
    2716:	b0 e0       	ldi	r27, 0x00	; 0
    2718:	e9 81       	ldd	r30, Y+1	; 0x01
    271a:	fa 81       	ldd	r31, Y+2	; 0x02
    271c:	80 85       	ldd	r24, Z+8	; 0x08
    271e:	91 85       	ldd	r25, Z+9	; 0x09
    2720:	11 96       	adiw	r26, 0x01	; 1
    2722:	9c 93       	st	X, r25
    2724:	8e 93       	st	-X, r24
		 * TCCR3A => COM3A1 COM3A0 COM3B1 COM3B0 COM3C1 COM3C0 WGM31 WGM30
		 * TCCR3B => ICNC3 ICES3  WGM33 WGM32 CS32 CS31 CS30
		 * TCCR3C => FOC3A FOC3B FOC3C
		 */

		TCCR3A = ((Config_ptr->OC) << COM3A0) | ((Config_ptr->OC1B) << COM3B0) | ((Config_ptr->OC1C) << COM3C0);
    2726:	ab e8       	ldi	r26, 0x8B	; 139
    2728:	b0 e0       	ldi	r27, 0x00	; 0
    272a:	e9 81       	ldd	r30, Y+1	; 0x01
    272c:	fa 81       	ldd	r31, Y+2	; 0x02
    272e:	84 81       	ldd	r24, Z+4	; 0x04
    2730:	88 2f       	mov	r24, r24
    2732:	90 e0       	ldi	r25, 0x00	; 0
    2734:	00 24       	eor	r0, r0
    2736:	96 95       	lsr	r25
    2738:	87 95       	ror	r24
    273a:	07 94       	ror	r0
    273c:	96 95       	lsr	r25
    273e:	87 95       	ror	r24
    2740:	07 94       	ror	r0
    2742:	98 2f       	mov	r25, r24
    2744:	80 2d       	mov	r24, r0
    2746:	28 2f       	mov	r18, r24
    2748:	e9 81       	ldd	r30, Y+1	; 0x01
    274a:	fa 81       	ldd	r31, Y+2	; 0x02
    274c:	87 81       	ldd	r24, Z+7	; 0x07
    274e:	88 2f       	mov	r24, r24
    2750:	90 e0       	ldi	r25, 0x00	; 0
    2752:	82 95       	swap	r24
    2754:	92 95       	swap	r25
    2756:	90 7f       	andi	r25, 0xF0	; 240
    2758:	98 27       	eor	r25, r24
    275a:	80 7f       	andi	r24, 0xF0	; 240
    275c:	98 27       	eor	r25, r24
    275e:	28 2b       	or	r18, r24
    2760:	e9 81       	ldd	r30, Y+1	; 0x01
    2762:	fa 81       	ldd	r31, Y+2	; 0x02
    2764:	82 85       	ldd	r24, Z+10	; 0x0a
    2766:	88 2f       	mov	r24, r24
    2768:	90 e0       	ldi	r25, 0x00	; 0
    276a:	88 0f       	add	r24, r24
    276c:	99 1f       	adc	r25, r25
    276e:	88 0f       	add	r24, r24
    2770:	99 1f       	adc	r25, r25
    2772:	82 2b       	or	r24, r18
    2774:	8c 93       	st	X, r24
		TCCR3B = (1<<WGM32) | ((Config_ptr->clock) << CS30) ;
    2776:	aa e8       	ldi	r26, 0x8A	; 138
    2778:	b0 e0       	ldi	r27, 0x00	; 0
    277a:	e9 81       	ldd	r30, Y+1	; 0x01
    277c:	fa 81       	ldd	r31, Y+2	; 0x02
    277e:	80 81       	ld	r24, Z
    2780:	88 60       	ori	r24, 0x08	; 8
    2782:	8c 93       	st	X, r24
		TCCR3C = (1<<FOC3A) | (1<<FOC3B) | (1<<FOC3C);
    2784:	ec e8       	ldi	r30, 0x8C	; 140
    2786:	f0 e0       	ldi	r31, 0x00	; 0
    2788:	80 ee       	ldi	r24, 0xE0	; 224
    278a:	80 83       	st	Z, r24
    278c:	7a c0       	rjmp	.+244    	; 0x2882 <TIMER3_init+0x316>
	}

	/* Set TIMER1 In PWM Mode with Duty Cycle */
	else if (Config_ptr->mode == PWM)
    278e:	e9 81       	ldd	r30, Y+1	; 0x01
    2790:	fa 81       	ldd	r31, Y+2	; 0x02
    2792:	81 81       	ldd	r24, Z+1	; 0x01
    2794:	83 30       	cpi	r24, 0x03	; 3
    2796:	09 f0       	breq	.+2      	; 0x279a <TIMER3_init+0x22e>
    2798:	74 c0       	rjmp	.+232    	; 0x2882 <TIMER3_init+0x316>
	{
		/* Set pin PE3/OC3A as output pin */
		SET_BIT (DDRE,PE3);
    279a:	a2 e2       	ldi	r26, 0x22	; 34
    279c:	b0 e0       	ldi	r27, 0x00	; 0
    279e:	e2 e2       	ldi	r30, 0x22	; 34
    27a0:	f0 e0       	ldi	r31, 0x00	; 0
    27a2:	80 81       	ld	r24, Z
    27a4:	88 60       	ori	r24, 0x08	; 8
    27a6:	8c 93       	st	X, r24
		/* Set pin PE4/OC3B/INT4 as output pin */
		SET_BIT (DDRE,PE4);
    27a8:	a2 e2       	ldi	r26, 0x22	; 34
    27aa:	b0 e0       	ldi	r27, 0x00	; 0
    27ac:	e2 e2       	ldi	r30, 0x22	; 34
    27ae:	f0 e0       	ldi	r31, 0x00	; 0
    27b0:	80 81       	ld	r24, Z
    27b2:	80 61       	ori	r24, 0x10	; 16
    27b4:	8c 93       	st	X, r24
		/* Set pin PE5/OC3C/INT5 as output pin */
		SET_BIT (DDRE,PE5);
    27b6:	a2 e2       	ldi	r26, 0x22	; 34
    27b8:	b0 e0       	ldi	r27, 0x00	; 0
    27ba:	e2 e2       	ldi	r30, 0x22	; 34
    27bc:	f0 e0       	ldi	r31, 0x00	; 0
    27be:	80 81       	ld	r24, Z
    27c0:	80 62       	ori	r24, 0x20	; 32
    27c2:	8c 93       	st	X, r24

		/* Channels interrupt Enable */
		TIMSK |= (1<<OCIE3A) | (1<<OCIE3B) | (1<<OCIE3C);
    27c4:	a7 e5       	ldi	r26, 0x57	; 87
    27c6:	b0 e0       	ldi	r27, 0x00	; 0
    27c8:	e7 e5       	ldi	r30, 0x57	; 87
    27ca:	f0 e0       	ldi	r31, 0x00	; 0
    27cc:	80 81       	ld	r24, Z
    27ce:	8a 61       	ori	r24, 0x1A	; 26
    27d0:	8c 93       	st	X, r24

		/* Initial Value of The Timer TCNT*/
		TCNT3 = 0 ;
    27d2:	e8 e8       	ldi	r30, 0x88	; 136
    27d4:	f0 e0       	ldi	r31, 0x00	; 0
    27d6:	11 82       	std	Z+1, r1	; 0x01
    27d8:	10 82       	st	Z, r1

		/* Duty Cycle Value for Channel A */
		OCR3A = Config_ptr->OCRValue;
    27da:	a6 e8       	ldi	r26, 0x86	; 134
    27dc:	b0 e0       	ldi	r27, 0x00	; 0
    27de:	e9 81       	ldd	r30, Y+1	; 0x01
    27e0:	fa 81       	ldd	r31, Y+2	; 0x02
    27e2:	82 81       	ldd	r24, Z+2	; 0x02
    27e4:	93 81       	ldd	r25, Z+3	; 0x03
    27e6:	11 96       	adiw	r26, 0x01	; 1
    27e8:	9c 93       	st	X, r25
    27ea:	8e 93       	st	-X, r24
		/* Duty Cycle Value for Channel B */
		OCR3B = Config_ptr->OCR1BValue;
    27ec:	a4 e8       	ldi	r26, 0x84	; 132
    27ee:	b0 e0       	ldi	r27, 0x00	; 0
    27f0:	e9 81       	ldd	r30, Y+1	; 0x01
    27f2:	fa 81       	ldd	r31, Y+2	; 0x02
    27f4:	85 81       	ldd	r24, Z+5	; 0x05
    27f6:	96 81       	ldd	r25, Z+6	; 0x06
    27f8:	11 96       	adiw	r26, 0x01	; 1
    27fa:	9c 93       	st	X, r25
    27fc:	8e 93       	st	-X, r24
		/* Duty Cycle Value for Channel C */
		OCR3C = Config_ptr->OCR1CValue;
    27fe:	a2 e8       	ldi	r26, 0x82	; 130
    2800:	b0 e0       	ldi	r27, 0x00	; 0
    2802:	e9 81       	ldd	r30, Y+1	; 0x01
    2804:	fa 81       	ldd	r31, Y+2	; 0x02
    2806:	80 85       	ldd	r24, Z+8	; 0x08
    2808:	91 85       	ldd	r25, Z+9	; 0x09
    280a:	11 96       	adiw	r26, 0x01	; 1
    280c:	9c 93       	st	X, r25
    280e:	8e 93       	st	-X, r24

		/* using ICR1 as Top Value for Duty Cycle for all Channels
		 * Duty Cycle for PWM Mode = OCR1x/ICR1 */
		ICR3 = Config_ptr->ICR1Value;
    2810:	a0 e8       	ldi	r26, 0x80	; 128
    2812:	b0 e0       	ldi	r27, 0x00	; 0
    2814:	e9 81       	ldd	r30, Y+1	; 0x01
    2816:	fa 81       	ldd	r31, Y+2	; 0x02
    2818:	83 85       	ldd	r24, Z+11	; 0x0b
    281a:	94 85       	ldd	r25, Z+12	; 0x0c
    281c:	11 96       	adiw	r26, 0x01	; 1
    281e:	9c 93       	st	X, r25
    2820:	8e 93       	st	-X, r24
		 * 4. clock 		=> CS32 & CS31 & CS30
		 * TCCR3A => COM3A1 COM3A0 COM3B1 COM3B0 COM3C1 COM3C0 WGM31 WGM30
		 * TCCR3B => ICNC3 ICES3  WGM33 WGM32 CS32 CS31 CS30
		 *
		 */
		TCCR3A = ((Config_ptr->OC) << COM3A0) | ((Config_ptr->OC1B) << COM3B0)
    2822:	ab e8       	ldi	r26, 0x8B	; 139
    2824:	b0 e0       	ldi	r27, 0x00	; 0
    2826:	e9 81       	ldd	r30, Y+1	; 0x01
    2828:	fa 81       	ldd	r31, Y+2	; 0x02
    282a:	84 81       	ldd	r24, Z+4	; 0x04
    282c:	88 2f       	mov	r24, r24
    282e:	90 e0       	ldi	r25, 0x00	; 0
    2830:	00 24       	eor	r0, r0
    2832:	96 95       	lsr	r25
    2834:	87 95       	ror	r24
    2836:	07 94       	ror	r0
    2838:	96 95       	lsr	r25
    283a:	87 95       	ror	r24
    283c:	07 94       	ror	r0
    283e:	98 2f       	mov	r25, r24
    2840:	80 2d       	mov	r24, r0
    2842:	28 2f       	mov	r18, r24
    2844:	e9 81       	ldd	r30, Y+1	; 0x01
    2846:	fa 81       	ldd	r31, Y+2	; 0x02
    2848:	87 81       	ldd	r24, Z+7	; 0x07
    284a:	88 2f       	mov	r24, r24
    284c:	90 e0       	ldi	r25, 0x00	; 0
    284e:	82 95       	swap	r24
    2850:	92 95       	swap	r25
    2852:	90 7f       	andi	r25, 0xF0	; 240
    2854:	98 27       	eor	r25, r24
    2856:	80 7f       	andi	r24, 0xF0	; 240
    2858:	98 27       	eor	r25, r24
    285a:	28 2b       	or	r18, r24
    285c:	e9 81       	ldd	r30, Y+1	; 0x01
    285e:	fa 81       	ldd	r31, Y+2	; 0x02
    2860:	82 85       	ldd	r24, Z+10	; 0x0a
    2862:	88 2f       	mov	r24, r24
    2864:	90 e0       	ldi	r25, 0x00	; 0
    2866:	88 0f       	add	r24, r24
    2868:	99 1f       	adc	r25, r25
    286a:	88 0f       	add	r24, r24
    286c:	99 1f       	adc	r25, r25
    286e:	82 2b       	or	r24, r18
    2870:	82 60       	ori	r24, 0x02	; 2
    2872:	8c 93       	st	X, r24
				|((Config_ptr->OC1C) << COM3C0) | (1<<WGM31);

		TCCR3B = (1<<WGM33) | (1<<WGM32) | ((Config_ptr->clock) << CS30) ;
    2874:	aa e8       	ldi	r26, 0x8A	; 138
    2876:	b0 e0       	ldi	r27, 0x00	; 0
    2878:	e9 81       	ldd	r30, Y+1	; 0x01
    287a:	fa 81       	ldd	r31, Y+2	; 0x02
    287c:	80 81       	ld	r24, Z
    287e:	88 61       	ori	r24, 0x18	; 24
    2880:	8c 93       	st	X, r24
	}
}
    2882:	0f 90       	pop	r0
    2884:	0f 90       	pop	r0
    2886:	cf 91       	pop	r28
    2888:	df 91       	pop	r29
    288a:	08 95       	ret

0000288c <TIMER3_resetTimer>:
/*
 * Description: Function to clear the TIMER1 Value to start count from ZERO
 */
void TIMER3_resetTimer(void)
{
    288c:	df 93       	push	r29
    288e:	cf 93       	push	r28
    2890:	cd b7       	in	r28, 0x3d	; 61
    2892:	de b7       	in	r29, 0x3e	; 62
	TCNT3 = 0;
    2894:	e8 e8       	ldi	r30, 0x88	; 136
    2896:	f0 e0       	ldi	r31, 0x00	; 0
    2898:	11 82       	std	Z+1, r1	; 0x01
    289a:	10 82       	st	Z, r1
}
    289c:	cf 91       	pop	r28
    289e:	df 91       	pop	r29
    28a0:	08 95       	ret

000028a2 <TIMER3_stopTimer>:
 * Description: Function to Stop the TIMER1
 * CLEAR CS12 CS11 CS10
 * TCCR1B => ICNC1 ICES1  WGM13 WGM12 CS12 CS11 CS10
 */
void TIMER3_stopTimer(void)
{
    28a2:	df 93       	push	r29
    28a4:	cf 93       	push	r28
    28a6:	cd b7       	in	r28, 0x3d	; 61
    28a8:	de b7       	in	r29, 0x3e	; 62
	/* Clear Clock Bits */
	TCCR3B &= 0xF8 ;
    28aa:	aa e8       	ldi	r26, 0x8A	; 138
    28ac:	b0 e0       	ldi	r27, 0x00	; 0
    28ae:	ea e8       	ldi	r30, 0x8A	; 138
    28b0:	f0 e0       	ldi	r31, 0x00	; 0
    28b2:	80 81       	ld	r24, Z
    28b4:	88 7f       	andi	r24, 0xF8	; 248
    28b6:	8c 93       	st	X, r24
}
    28b8:	cf 91       	pop	r28
    28ba:	df 91       	pop	r29
    28bc:	08 95       	ret

000028be <TIMER3_restartTimer>:
 * Description: Function to Restart the TIMER1
 * CLEAR CS12 CS11 CS10
 * TCCR1B => ICNC1 ICES1  WGM13 WGM12 CS12 CS11 CS10
 */
void TIMER3_restartTimer(void)
{
    28be:	df 93       	push	r29
    28c0:	cf 93       	push	r28
    28c2:	cd b7       	in	r28, 0x3d	; 61
    28c4:	de b7       	in	r29, 0x3e	; 62
	/* Clear Clock Bits */
	TCCR3B &= 0xF8 ;
    28c6:	aa e8       	ldi	r26, 0x8A	; 138
    28c8:	b0 e0       	ldi	r27, 0x00	; 0
    28ca:	ea e8       	ldi	r30, 0x8A	; 138
    28cc:	f0 e0       	ldi	r31, 0x00	; 0
    28ce:	80 81       	ld	r24, Z
    28d0:	88 7f       	andi	r24, 0xF8	; 248
    28d2:	8c 93       	st	X, r24

	/* Set Clock Bits */
	TCCR3B |= ( g_T3clock << CS30) ;
    28d4:	aa e8       	ldi	r26, 0x8A	; 138
    28d6:	b0 e0       	ldi	r27, 0x00	; 0
    28d8:	ea e8       	ldi	r30, 0x8A	; 138
    28da:	f0 e0       	ldi	r31, 0x00	; 0
    28dc:	90 81       	ld	r25, Z
    28de:	80 91 c9 02 	lds	r24, 0x02C9
    28e2:	89 2b       	or	r24, r25
    28e4:	8c 93       	st	X, r24
}
    28e6:	cf 91       	pop	r28
    28e8:	df 91       	pop	r29
    28ea:	08 95       	ret

000028ec <TIMER3_Ticks>:
/*
 * Description: Function to Change Ticks (Compare Value) of Timer
 * 				using also to Change Duty Cycle in PWM Mode
 */
void TIMER3_Ticks(const uint16 Ticks3A, const uint16 Ticks3B)
{
    28ec:	df 93       	push	r29
    28ee:	cf 93       	push	r28
    28f0:	00 d0       	rcall	.+0      	; 0x28f2 <TIMER3_Ticks+0x6>
    28f2:	00 d0       	rcall	.+0      	; 0x28f4 <TIMER3_Ticks+0x8>
    28f4:	cd b7       	in	r28, 0x3d	; 61
    28f6:	de b7       	in	r29, 0x3e	; 62
    28f8:	9a 83       	std	Y+2, r25	; 0x02
    28fa:	89 83       	std	Y+1, r24	; 0x01
    28fc:	7c 83       	std	Y+4, r23	; 0x04
    28fe:	6b 83       	std	Y+3, r22	; 0x03
	OCR3A = Ticks3A;
    2900:	e6 e8       	ldi	r30, 0x86	; 134
    2902:	f0 e0       	ldi	r31, 0x00	; 0
    2904:	89 81       	ldd	r24, Y+1	; 0x01
    2906:	9a 81       	ldd	r25, Y+2	; 0x02
    2908:	91 83       	std	Z+1, r25	; 0x01
    290a:	80 83       	st	Z, r24
	OCR3B = Ticks3B;
    290c:	e4 e8       	ldi	r30, 0x84	; 132
    290e:	f0 e0       	ldi	r31, 0x00	; 0
    2910:	8b 81       	ldd	r24, Y+3	; 0x03
    2912:	9c 81       	ldd	r25, Y+4	; 0x04
    2914:	91 83       	std	Z+1, r25	; 0x01
    2916:	80 83       	st	Z, r24
}
    2918:	0f 90       	pop	r0
    291a:	0f 90       	pop	r0
    291c:	0f 90       	pop	r0
    291e:	0f 90       	pop	r0
    2920:	cf 91       	pop	r28
    2922:	df 91       	pop	r29
    2924:	08 95       	ret

00002926 <TIMER3_setCallBack>:

/*
 * Description: Function to set the Call Back function address for TIMER2 .
 */
void TIMER3_setCallBack(void(*a_ptr)(void))
{
    2926:	df 93       	push	r29
    2928:	cf 93       	push	r28
    292a:	00 d0       	rcall	.+0      	; 0x292c <TIMER3_setCallBack+0x6>
    292c:	cd b7       	in	r28, 0x3d	; 61
    292e:	de b7       	in	r29, 0x3e	; 62
    2930:	9a 83       	std	Y+2, r25	; 0x02
    2932:	89 83       	std	Y+1, r24	; 0x01
	/* Save the address of the Call back function in a global variable */
	g_TIMER3_callBackPtr = a_ptr;
    2934:	89 81       	ldd	r24, Y+1	; 0x01
    2936:	9a 81       	ldd	r25, Y+2	; 0x02
    2938:	90 93 c5 02 	sts	0x02C5, r25
    293c:	80 93 c4 02 	sts	0x02C4, r24
}
    2940:	0f 90       	pop	r0
    2942:	0f 90       	pop	r0
    2944:	cf 91       	pop	r28
    2946:	df 91       	pop	r29
    2948:	08 95       	ret

0000294a <TIMER3_deinit>:

         /*------------------- Description --------------------
           Function to cancel the initializations of the timer
          ----------------------------------------------------*/
void TIMER3_deinit (void)
{
    294a:	df 93       	push	r29
    294c:	cf 93       	push	r28
    294e:	cd b7       	in	r28, 0x3d	; 61
    2950:	de b7       	in	r29, 0x3e	; 62
	TCCR1A = 0x00;
    2952:	ef e4       	ldi	r30, 0x4F	; 79
    2954:	f0 e0       	ldi	r31, 0x00	; 0
    2956:	10 82       	st	Z, r1
	TCCR1B = 0x00;
    2958:	ee e4       	ldi	r30, 0x4E	; 78
    295a:	f0 e0       	ldi	r31, 0x00	; 0
    295c:	10 82       	st	Z, r1
	TCCR1C = 0x00;
    295e:	ea e7       	ldi	r30, 0x7A	; 122
    2960:	f0 e0       	ldi	r31, 0x00	; 0
    2962:	10 82       	st	Z, r1
}
    2964:	cf 91       	pop	r28
    2966:	df 91       	pop	r29
    2968:	08 95       	ret

0000296a <UART0_init>:
          -  2. Select stop bit.
          -  3. Select data size.
          -  4. Set baud rate.
          ----------------------------------------------------*/
void UART0_init (const UART_ConfigType *config_ptr)
{
    296a:	0f 93       	push	r16
    296c:	1f 93       	push	r17
    296e:	df 93       	push	r29
    2970:	cf 93       	push	r28
    2972:	00 d0       	rcall	.+0      	; 0x2974 <UART0_init+0xa>
    2974:	cd b7       	in	r28, 0x3d	; 61
    2976:	de b7       	in	r29, 0x3e	; 62
    2978:	9a 83       	std	Y+2, r25	; 0x02
    297a:	89 83       	std	Y+1, r24	; 0x01
	/* U2X0 = 1 for double transmission speed for Asynchronous */
	UCSR0A = (1<<U2X0);
    297c:	eb e2       	ldi	r30, 0x2B	; 43
    297e:	f0 e0       	ldi	r31, 0x00	; 0
    2980:	82 e0       	ldi	r24, 0x02	; 2
    2982:	80 83       	st	Z, r24
	 - UDRIE0 = 0 Disable Data Register Empty Interrupt Enable
	 - RXEN0  = 1 Receiver Enable
	 - TXEN0  = 1 Transmitter Enable
	 - UCSZ02 & RXB80 & TXB80 Used for 9-bit data mode
     ----------------------------------------------------------*/
	UCSR0B = (1<<RXEN0) | (1<<TXEN0);
    2984:	ea e2       	ldi	r30, 0x2A	; 42
    2986:	f0 e0       	ldi	r31, 0x00	; 0
    2988:	88 e1       	ldi	r24, 0x18	; 24
    298a:	80 83       	st	Z, r24

	if ((config_ptr -> data_size) == 7)
    298c:	e9 81       	ldd	r30, Y+1	; 0x01
    298e:	fa 81       	ldd	r31, Y+2	; 0x02
    2990:	82 81       	ldd	r24, Z+2	; 0x02
    2992:	87 30       	cpi	r24, 0x07	; 7
    2994:	39 f4       	brne	.+14     	; 0x29a4 <UART0_init+0x3a>
	{
	UCSR0B |= (1<<UCSZ02) | (1<<RXB80) | (1<<TXB80);
    2996:	aa e2       	ldi	r26, 0x2A	; 42
    2998:	b0 e0       	ldi	r27, 0x00	; 0
    299a:	ea e2       	ldi	r30, 0x2A	; 42
    299c:	f0 e0       	ldi	r31, 0x00	; 0
    299e:	80 81       	ld	r24, Z
    29a0:	87 60       	ori	r24, 0x07	; 7
    29a2:	8c 93       	st	X, r24
	 - UPM01:0    Parity Mode Selected
	 - USB0S      Stop Bit Selected
	 - UCPOL0   = 0 (Used with the Synchronous operation only)
	 - UCSZ01:0   Data Size Selected
     ----------------------------------------------------------*/
	UCSR0C = ((config_ptr -> parity_mode)  <<UPM00) |
    29a4:	a5 e9       	ldi	r26, 0x95	; 149
    29a6:	b0 e0       	ldi	r27, 0x00	; 0
    29a8:	e9 81       	ldd	r30, Y+1	; 0x01
    29aa:	fa 81       	ldd	r31, Y+2	; 0x02
    29ac:	80 81       	ld	r24, Z
    29ae:	88 2f       	mov	r24, r24
    29b0:	90 e0       	ldi	r25, 0x00	; 0
    29b2:	82 95       	swap	r24
    29b4:	92 95       	swap	r25
    29b6:	90 7f       	andi	r25, 0xF0	; 240
    29b8:	98 27       	eor	r25, r24
    29ba:	80 7f       	andi	r24, 0xF0	; 240
    29bc:	98 27       	eor	r25, r24
    29be:	28 2f       	mov	r18, r24
    29c0:	e9 81       	ldd	r30, Y+1	; 0x01
    29c2:	fa 81       	ldd	r31, Y+2	; 0x02
    29c4:	81 81       	ldd	r24, Z+1	; 0x01
    29c6:	88 2f       	mov	r24, r24
    29c8:	90 e0       	ldi	r25, 0x00	; 0
    29ca:	88 0f       	add	r24, r24
    29cc:	99 1f       	adc	r25, r25
    29ce:	88 0f       	add	r24, r24
    29d0:	99 1f       	adc	r25, r25
    29d2:	88 0f       	add	r24, r24
    29d4:	99 1f       	adc	r25, r25
    29d6:	28 2b       	or	r18, r24
    29d8:	e9 81       	ldd	r30, Y+1	; 0x01
    29da:	fa 81       	ldd	r31, Y+2	; 0x02
    29dc:	82 81       	ldd	r24, Z+2	; 0x02
    29de:	88 2f       	mov	r24, r24
    29e0:	90 e0       	ldi	r25, 0x00	; 0
    29e2:	83 70       	andi	r24, 0x03	; 3
    29e4:	90 70       	andi	r25, 0x00	; 0
    29e6:	88 0f       	add	r24, r24
    29e8:	99 1f       	adc	r25, r25
    29ea:	82 2b       	or	r24, r18
    29ec:	8c 93       	st	X, r24

	/*Equation for calculating UBRR depending on baud rate
	 - UBRR0L for the least 8-bits
	 - UBBR0H for the most 4-bits
	 */
	UBRR0L = (((F_CPU/((config_ptr -> baud_rate) * 8))-1));
    29ee:	09 e2       	ldi	r16, 0x29	; 41
    29f0:	10 e0       	ldi	r17, 0x00	; 0
    29f2:	e9 81       	ldd	r30, Y+1	; 0x01
    29f4:	fa 81       	ldd	r31, Y+2	; 0x02
    29f6:	83 81       	ldd	r24, Z+3	; 0x03
    29f8:	94 81       	ldd	r25, Z+4	; 0x04
    29fa:	a5 81       	ldd	r26, Z+5	; 0x05
    29fc:	b6 81       	ldd	r27, Z+6	; 0x06
    29fe:	88 0f       	add	r24, r24
    2a00:	99 1f       	adc	r25, r25
    2a02:	aa 1f       	adc	r26, r26
    2a04:	bb 1f       	adc	r27, r27
    2a06:	88 0f       	add	r24, r24
    2a08:	99 1f       	adc	r25, r25
    2a0a:	aa 1f       	adc	r26, r26
    2a0c:	bb 1f       	adc	r27, r27
    2a0e:	88 0f       	add	r24, r24
    2a10:	99 1f       	adc	r25, r25
    2a12:	aa 1f       	adc	r26, r26
    2a14:	bb 1f       	adc	r27, r27
    2a16:	9c 01       	movw	r18, r24
    2a18:	ad 01       	movw	r20, r26
    2a1a:	80 e0       	ldi	r24, 0x00	; 0
    2a1c:	94 e2       	ldi	r25, 0x24	; 36
    2a1e:	a4 ef       	ldi	r26, 0xF4	; 244
    2a20:	b0 e0       	ldi	r27, 0x00	; 0
    2a22:	bc 01       	movw	r22, r24
    2a24:	cd 01       	movw	r24, r26
    2a26:	0e 94 a5 16 	call	0x2d4a	; 0x2d4a <__udivmodsi4>
    2a2a:	da 01       	movw	r26, r20
    2a2c:	c9 01       	movw	r24, r18
    2a2e:	81 50       	subi	r24, 0x01	; 1
    2a30:	f8 01       	movw	r30, r16
    2a32:	80 83       	st	Z, r24
	UBRR0H = ((((F_CPU/((config_ptr -> baud_rate) * 8))-1)) >> 8);
    2a34:	00 e9       	ldi	r16, 0x90	; 144
    2a36:	10 e0       	ldi	r17, 0x00	; 0
    2a38:	e9 81       	ldd	r30, Y+1	; 0x01
    2a3a:	fa 81       	ldd	r31, Y+2	; 0x02
    2a3c:	83 81       	ldd	r24, Z+3	; 0x03
    2a3e:	94 81       	ldd	r25, Z+4	; 0x04
    2a40:	a5 81       	ldd	r26, Z+5	; 0x05
    2a42:	b6 81       	ldd	r27, Z+6	; 0x06
    2a44:	88 0f       	add	r24, r24
    2a46:	99 1f       	adc	r25, r25
    2a48:	aa 1f       	adc	r26, r26
    2a4a:	bb 1f       	adc	r27, r27
    2a4c:	88 0f       	add	r24, r24
    2a4e:	99 1f       	adc	r25, r25
    2a50:	aa 1f       	adc	r26, r26
    2a52:	bb 1f       	adc	r27, r27
    2a54:	88 0f       	add	r24, r24
    2a56:	99 1f       	adc	r25, r25
    2a58:	aa 1f       	adc	r26, r26
    2a5a:	bb 1f       	adc	r27, r27
    2a5c:	9c 01       	movw	r18, r24
    2a5e:	ad 01       	movw	r20, r26
    2a60:	80 e0       	ldi	r24, 0x00	; 0
    2a62:	94 e2       	ldi	r25, 0x24	; 36
    2a64:	a4 ef       	ldi	r26, 0xF4	; 244
    2a66:	b0 e0       	ldi	r27, 0x00	; 0
    2a68:	bc 01       	movw	r22, r24
    2a6a:	cd 01       	movw	r24, r26
    2a6c:	0e 94 a5 16 	call	0x2d4a	; 0x2d4a <__udivmodsi4>
    2a70:	da 01       	movw	r26, r20
    2a72:	c9 01       	movw	r24, r18
    2a74:	01 97       	sbiw	r24, 0x01	; 1
    2a76:	a1 09       	sbc	r26, r1
    2a78:	b1 09       	sbc	r27, r1
    2a7a:	89 2f       	mov	r24, r25
    2a7c:	9a 2f       	mov	r25, r26
    2a7e:	ab 2f       	mov	r26, r27
    2a80:	bb 27       	eor	r27, r27
    2a82:	f8 01       	movw	r30, r16
    2a84:	80 83       	st	Z, r24
}
    2a86:	0f 90       	pop	r0
    2a88:	0f 90       	pop	r0
    2a8a:	cf 91       	pop	r28
    2a8c:	df 91       	pop	r29
    2a8e:	1f 91       	pop	r17
    2a90:	0f 91       	pop	r16
    2a92:	08 95       	ret

00002a94 <UART0_sendByte>:
          -  Function to send a byte
          -  1. Receive desired byte to be sent
          -  2. Use Polling method
          ----------------------------------------------------*/
void UART0_sendByte (const uint8 data)
{
    2a94:	df 93       	push	r29
    2a96:	cf 93       	push	r28
    2a98:	0f 92       	push	r0
    2a9a:	cd b7       	in	r28, 0x3d	; 61
    2a9c:	de b7       	in	r29, 0x3e	; 62
    2a9e:	89 83       	std	Y+1, r24	; 0x01
	/* UDRE0 is 1 when the buffer is empty and ready to receive
	 * new data, So wait until the flag is 1*/
	while (CHECK_CLEAR(UCSR0A,UDRE0)){}
    2aa0:	eb e2       	ldi	r30, 0x2B	; 43
    2aa2:	f0 e0       	ldi	r31, 0x00	; 0
    2aa4:	80 81       	ld	r24, Z
    2aa6:	88 2f       	mov	r24, r24
    2aa8:	90 e0       	ldi	r25, 0x00	; 0
    2aaa:	80 72       	andi	r24, 0x20	; 32
    2aac:	90 70       	andi	r25, 0x00	; 0
    2aae:	00 97       	sbiw	r24, 0x00	; 0
    2ab0:	b9 f3       	breq	.-18     	; 0x2aa0 <UART0_sendByte+0xc>
	/* Write data into UDR register */
	UDR0 = data;
    2ab2:	ec e2       	ldi	r30, 0x2C	; 44
    2ab4:	f0 e0       	ldi	r31, 0x00	; 0
    2ab6:	89 81       	ldd	r24, Y+1	; 0x01
    2ab8:	80 83       	st	Z, r24
}
    2aba:	0f 90       	pop	r0
    2abc:	cf 91       	pop	r28
    2abe:	df 91       	pop	r29
    2ac0:	08 95       	ret

00002ac2 <UART0_receiveByte>:
          -  Function to receive a byte
          -  1. Return data into UDR
          -  2. Use Polling method
          ----------------------------------------------------*/
uint8 UART0_receiveByte (void)
{
    2ac2:	df 93       	push	r29
    2ac4:	cf 93       	push	r28
    2ac6:	cd b7       	in	r28, 0x3d	; 61
    2ac8:	de b7       	in	r29, 0x3e	; 62
	/* RXC0 is 1 when there are unread in a receive buffer
	 * (Receive Completed), So wait until the flag is 1*/
	while (CHECK_CLEAR(UCSR0A,RXC0)){}
    2aca:	eb e2       	ldi	r30, 0x2B	; 43
    2acc:	f0 e0       	ldi	r31, 0x00	; 0
    2ace:	80 81       	ld	r24, Z
    2ad0:	88 23       	and	r24, r24
    2ad2:	dc f7       	brge	.-10     	; 0x2aca <UART0_receiveByte+0x8>
	/* return data from UDR register */
	return UDR0;
    2ad4:	ec e2       	ldi	r30, 0x2C	; 44
    2ad6:	f0 e0       	ldi	r31, 0x00	; 0
    2ad8:	80 81       	ld	r24, Z
}
    2ada:	cf 91       	pop	r28
    2adc:	df 91       	pop	r29
    2ade:	08 95       	ret

00002ae0 <UART0_sendString>:
         /*------------------- Description --------------------
           -  Function to send a String
           -  1. Receive desired string to be sent into pointer
           ----------------------------------------------------*/
void UART0_sendString (const uint8 *str)
{
    2ae0:	df 93       	push	r29
    2ae2:	cf 93       	push	r28
    2ae4:	00 d0       	rcall	.+0      	; 0x2ae6 <UART0_sendString+0x6>
    2ae6:	cd b7       	in	r28, 0x3d	; 61
    2ae8:	de b7       	in	r29, 0x3e	; 62
    2aea:	9a 83       	std	Y+2, r25	; 0x02
    2aec:	89 83       	std	Y+1, r24	; 0x01
    2aee:	0a c0       	rjmp	.+20     	; 0x2b04 <UART0_sendString+0x24>
	while (*str != '\0')
	{
		UART0_sendByte(*str);
    2af0:	e9 81       	ldd	r30, Y+1	; 0x01
    2af2:	fa 81       	ldd	r31, Y+2	; 0x02
    2af4:	80 81       	ld	r24, Z
    2af6:	0e 94 4a 15 	call	0x2a94	; 0x2a94 <UART0_sendByte>
		str++;
    2afa:	89 81       	ldd	r24, Y+1	; 0x01
    2afc:	9a 81       	ldd	r25, Y+2	; 0x02
    2afe:	01 96       	adiw	r24, 0x01	; 1
    2b00:	9a 83       	std	Y+2, r25	; 0x02
    2b02:	89 83       	std	Y+1, r24	; 0x01
           -  Function to send a String
           -  1. Receive desired string to be sent into pointer
           ----------------------------------------------------*/
void UART0_sendString (const uint8 *str)
{
	while (*str != '\0')
    2b04:	e9 81       	ldd	r30, Y+1	; 0x01
    2b06:	fa 81       	ldd	r31, Y+2	; 0x02
    2b08:	80 81       	ld	r24, Z
    2b0a:	88 23       	and	r24, r24
    2b0c:	89 f7       	brne	.-30     	; 0x2af0 <UART0_sendString+0x10>
	{
		UART0_sendByte(*str);
		str++;
	}
}
    2b0e:	0f 90       	pop	r0
    2b10:	0f 90       	pop	r0
    2b12:	cf 91       	pop	r28
    2b14:	df 91       	pop	r29
    2b16:	08 95       	ret

00002b18 <UART0_receiveString>:
         -  Function to receive a String
         -  1. Receive desired string to be sent into pointer
         -  2. Use Polling method
         ----------------------------------------------------*/
void UART0_receiveString (uint8 *str)
{
    2b18:	df 93       	push	r29
    2b1a:	cf 93       	push	r28
    2b1c:	00 d0       	rcall	.+0      	; 0x2b1e <UART0_receiveString+0x6>
    2b1e:	cd b7       	in	r28, 0x3d	; 61
    2b20:	de b7       	in	r29, 0x3e	; 62
    2b22:	9a 83       	std	Y+2, r25	; 0x02
    2b24:	89 83       	std	Y+1, r24	; 0x01
	str = UART0_receiveByte;
    2b26:	81 e6       	ldi	r24, 0x61	; 97
    2b28:	95 e1       	ldi	r25, 0x15	; 21
    2b2a:	9a 83       	std	Y+2, r25	; 0x02
    2b2c:	89 83       	std	Y+1, r24	; 0x01
    2b2e:	09 c0       	rjmp	.+18     	; 0x2b42 <UART0_receiveString+0x2a>
	while (*str != '#')
	{
		str++;
    2b30:	89 81       	ldd	r24, Y+1	; 0x01
    2b32:	9a 81       	ldd	r25, Y+2	; 0x02
    2b34:	01 96       	adiw	r24, 0x01	; 1
    2b36:	9a 83       	std	Y+2, r25	; 0x02
    2b38:	89 83       	std	Y+1, r24	; 0x01
		str = UART0_receiveByte;
    2b3a:	81 e6       	ldi	r24, 0x61	; 97
    2b3c:	95 e1       	ldi	r25, 0x15	; 21
    2b3e:	9a 83       	std	Y+2, r25	; 0x02
    2b40:	89 83       	std	Y+1, r24	; 0x01
         -  2. Use Polling method
         ----------------------------------------------------*/
void UART0_receiveString (uint8 *str)
{
	str = UART0_receiveByte;
	while (*str != '#')
    2b42:	e9 81       	ldd	r30, Y+1	; 0x01
    2b44:	fa 81       	ldd	r31, Y+2	; 0x02
    2b46:	80 81       	ld	r24, Z
    2b48:	83 32       	cpi	r24, 0x23	; 35
    2b4a:	91 f7       	brne	.-28     	; 0x2b30 <UART0_receiveString+0x18>
	{
		str++;
		str = UART0_receiveByte;
	}
	str = '\0';
    2b4c:	1a 82       	std	Y+2, r1	; 0x02
    2b4e:	19 82       	std	Y+1, r1	; 0x01
}
    2b50:	0f 90       	pop	r0
    2b52:	0f 90       	pop	r0
    2b54:	cf 91       	pop	r28
    2b56:	df 91       	pop	r29
    2b58:	08 95       	ret

00002b5a <UART1_init>:
          -  2. Select stop bit.
          -  3. Select data size.
          -  4. Set baud rate.
          ----------------------------------------------------*/
void UART1_init (const UART_ConfigType *config_ptr)
{
    2b5a:	0f 93       	push	r16
    2b5c:	1f 93       	push	r17
    2b5e:	df 93       	push	r29
    2b60:	cf 93       	push	r28
    2b62:	00 d0       	rcall	.+0      	; 0x2b64 <UART1_init+0xa>
    2b64:	cd b7       	in	r28, 0x3d	; 61
    2b66:	de b7       	in	r29, 0x3e	; 62
    2b68:	9a 83       	std	Y+2, r25	; 0x02
    2b6a:	89 83       	std	Y+1, r24	; 0x01
	/* U2X1 = 1 for double transmission speed for Asynchronous */
	UCSR1A = (1<<U2X1);
    2b6c:	eb e9       	ldi	r30, 0x9B	; 155
    2b6e:	f0 e0       	ldi	r31, 0x00	; 0
    2b70:	82 e0       	ldi	r24, 0x02	; 2
    2b72:	80 83       	st	Z, r24
	 - UDRIE1 = 0 Disable Data Register Empty Interrupt Enable
	 - RXEN1  = 1 Receiver Enable
	 - TXEN1  = 1 Transmitter Enable
	 - UCSZ12 & RXB81 & TXB81 Used for 9-bit data mode
     ----------------------------------------------------------*/
	UCSR1B = (1<<RXEN1) | (1<<TXEN1);
    2b74:	ea e9       	ldi	r30, 0x9A	; 154
    2b76:	f0 e0       	ldi	r31, 0x00	; 0
    2b78:	88 e1       	ldi	r24, 0x18	; 24
    2b7a:	80 83       	st	Z, r24

	if ((config_ptr -> data_size) == 7)
    2b7c:	e9 81       	ldd	r30, Y+1	; 0x01
    2b7e:	fa 81       	ldd	r31, Y+2	; 0x02
    2b80:	82 81       	ldd	r24, Z+2	; 0x02
    2b82:	87 30       	cpi	r24, 0x07	; 7
    2b84:	39 f4       	brne	.+14     	; 0x2b94 <UART1_init+0x3a>
	{
	UCSR1B |= (1<<UCSZ12) | (1<<RXB81) | (1<<TXB81);
    2b86:	aa e9       	ldi	r26, 0x9A	; 154
    2b88:	b0 e0       	ldi	r27, 0x00	; 0
    2b8a:	ea e9       	ldi	r30, 0x9A	; 154
    2b8c:	f0 e0       	ldi	r31, 0x00	; 0
    2b8e:	80 81       	ld	r24, Z
    2b90:	87 60       	ori	r24, 0x07	; 7
    2b92:	8c 93       	st	X, r24
	 - UPM11:0    Parity Mode Selected
	 - USB1S      Stop Bit Selected
	 - UCPOL1   = 0 (Used with the Synchronous operation only)
	 - UCSZ11:0   Data Size Selected
     ----------------------------------------------------------*/
	UCSR0C = ((config_ptr -> parity_mode)  <<UPM10) |
    2b94:	a5 e9       	ldi	r26, 0x95	; 149
    2b96:	b0 e0       	ldi	r27, 0x00	; 0
    2b98:	e9 81       	ldd	r30, Y+1	; 0x01
    2b9a:	fa 81       	ldd	r31, Y+2	; 0x02
    2b9c:	80 81       	ld	r24, Z
    2b9e:	88 2f       	mov	r24, r24
    2ba0:	90 e0       	ldi	r25, 0x00	; 0
    2ba2:	82 95       	swap	r24
    2ba4:	92 95       	swap	r25
    2ba6:	90 7f       	andi	r25, 0xF0	; 240
    2ba8:	98 27       	eor	r25, r24
    2baa:	80 7f       	andi	r24, 0xF0	; 240
    2bac:	98 27       	eor	r25, r24
    2bae:	28 2f       	mov	r18, r24
    2bb0:	e9 81       	ldd	r30, Y+1	; 0x01
    2bb2:	fa 81       	ldd	r31, Y+2	; 0x02
    2bb4:	81 81       	ldd	r24, Z+1	; 0x01
    2bb6:	88 2f       	mov	r24, r24
    2bb8:	90 e0       	ldi	r25, 0x00	; 0
    2bba:	88 0f       	add	r24, r24
    2bbc:	99 1f       	adc	r25, r25
    2bbe:	88 0f       	add	r24, r24
    2bc0:	99 1f       	adc	r25, r25
    2bc2:	88 0f       	add	r24, r24
    2bc4:	99 1f       	adc	r25, r25
    2bc6:	28 2b       	or	r18, r24
    2bc8:	e9 81       	ldd	r30, Y+1	; 0x01
    2bca:	fa 81       	ldd	r31, Y+2	; 0x02
    2bcc:	82 81       	ldd	r24, Z+2	; 0x02
    2bce:	88 2f       	mov	r24, r24
    2bd0:	90 e0       	ldi	r25, 0x00	; 0
    2bd2:	83 70       	andi	r24, 0x03	; 3
    2bd4:	90 70       	andi	r25, 0x00	; 0
    2bd6:	88 0f       	add	r24, r24
    2bd8:	99 1f       	adc	r25, r25
    2bda:	82 2b       	or	r24, r18
    2bdc:	8c 93       	st	X, r24

	/*Equation for calculating UBRR depending on baud rate
	 - UBRR1L for the least 8-bits
	 - UBBR1H for the most 4-bits
	 */
	UBRR1L = (((F_CPU/((config_ptr -> baud_rate) * 8))-1));
    2bde:	09 e9       	ldi	r16, 0x99	; 153
    2be0:	10 e0       	ldi	r17, 0x00	; 0
    2be2:	e9 81       	ldd	r30, Y+1	; 0x01
    2be4:	fa 81       	ldd	r31, Y+2	; 0x02
    2be6:	83 81       	ldd	r24, Z+3	; 0x03
    2be8:	94 81       	ldd	r25, Z+4	; 0x04
    2bea:	a5 81       	ldd	r26, Z+5	; 0x05
    2bec:	b6 81       	ldd	r27, Z+6	; 0x06
    2bee:	88 0f       	add	r24, r24
    2bf0:	99 1f       	adc	r25, r25
    2bf2:	aa 1f       	adc	r26, r26
    2bf4:	bb 1f       	adc	r27, r27
    2bf6:	88 0f       	add	r24, r24
    2bf8:	99 1f       	adc	r25, r25
    2bfa:	aa 1f       	adc	r26, r26
    2bfc:	bb 1f       	adc	r27, r27
    2bfe:	88 0f       	add	r24, r24
    2c00:	99 1f       	adc	r25, r25
    2c02:	aa 1f       	adc	r26, r26
    2c04:	bb 1f       	adc	r27, r27
    2c06:	9c 01       	movw	r18, r24
    2c08:	ad 01       	movw	r20, r26
    2c0a:	80 e0       	ldi	r24, 0x00	; 0
    2c0c:	94 e2       	ldi	r25, 0x24	; 36
    2c0e:	a4 ef       	ldi	r26, 0xF4	; 244
    2c10:	b0 e0       	ldi	r27, 0x00	; 0
    2c12:	bc 01       	movw	r22, r24
    2c14:	cd 01       	movw	r24, r26
    2c16:	0e 94 a5 16 	call	0x2d4a	; 0x2d4a <__udivmodsi4>
    2c1a:	da 01       	movw	r26, r20
    2c1c:	c9 01       	movw	r24, r18
    2c1e:	81 50       	subi	r24, 0x01	; 1
    2c20:	f8 01       	movw	r30, r16
    2c22:	80 83       	st	Z, r24
	UBRR1H = ((((F_CPU/((config_ptr -> baud_rate) * 8))-1)) >> 8);
    2c24:	08 e9       	ldi	r16, 0x98	; 152
    2c26:	10 e0       	ldi	r17, 0x00	; 0
    2c28:	e9 81       	ldd	r30, Y+1	; 0x01
    2c2a:	fa 81       	ldd	r31, Y+2	; 0x02
    2c2c:	83 81       	ldd	r24, Z+3	; 0x03
    2c2e:	94 81       	ldd	r25, Z+4	; 0x04
    2c30:	a5 81       	ldd	r26, Z+5	; 0x05
    2c32:	b6 81       	ldd	r27, Z+6	; 0x06
    2c34:	88 0f       	add	r24, r24
    2c36:	99 1f       	adc	r25, r25
    2c38:	aa 1f       	adc	r26, r26
    2c3a:	bb 1f       	adc	r27, r27
    2c3c:	88 0f       	add	r24, r24
    2c3e:	99 1f       	adc	r25, r25
    2c40:	aa 1f       	adc	r26, r26
    2c42:	bb 1f       	adc	r27, r27
    2c44:	88 0f       	add	r24, r24
    2c46:	99 1f       	adc	r25, r25
    2c48:	aa 1f       	adc	r26, r26
    2c4a:	bb 1f       	adc	r27, r27
    2c4c:	9c 01       	movw	r18, r24
    2c4e:	ad 01       	movw	r20, r26
    2c50:	80 e0       	ldi	r24, 0x00	; 0
    2c52:	94 e2       	ldi	r25, 0x24	; 36
    2c54:	a4 ef       	ldi	r26, 0xF4	; 244
    2c56:	b0 e0       	ldi	r27, 0x00	; 0
    2c58:	bc 01       	movw	r22, r24
    2c5a:	cd 01       	movw	r24, r26
    2c5c:	0e 94 a5 16 	call	0x2d4a	; 0x2d4a <__udivmodsi4>
    2c60:	da 01       	movw	r26, r20
    2c62:	c9 01       	movw	r24, r18
    2c64:	01 97       	sbiw	r24, 0x01	; 1
    2c66:	a1 09       	sbc	r26, r1
    2c68:	b1 09       	sbc	r27, r1
    2c6a:	89 2f       	mov	r24, r25
    2c6c:	9a 2f       	mov	r25, r26
    2c6e:	ab 2f       	mov	r26, r27
    2c70:	bb 27       	eor	r27, r27
    2c72:	f8 01       	movw	r30, r16
    2c74:	80 83       	st	Z, r24
}
    2c76:	0f 90       	pop	r0
    2c78:	0f 90       	pop	r0
    2c7a:	cf 91       	pop	r28
    2c7c:	df 91       	pop	r29
    2c7e:	1f 91       	pop	r17
    2c80:	0f 91       	pop	r16
    2c82:	08 95       	ret

00002c84 <UART1_sendByte>:
          -  Function to send a byte
          -  1. Receive desired byte to be sent
          -  2. Use Polling method
          ----------------------------------------------------*/
void UART1_sendByte (const uint8 data)
{
    2c84:	df 93       	push	r29
    2c86:	cf 93       	push	r28
    2c88:	0f 92       	push	r0
    2c8a:	cd b7       	in	r28, 0x3d	; 61
    2c8c:	de b7       	in	r29, 0x3e	; 62
    2c8e:	89 83       	std	Y+1, r24	; 0x01
	/* UDRE1 is 1 when the buffer is empty and ready to receive
	 * new data, So wait until the flag is 1*/
	while (CHECK_CLEAR(UCSR1A,UDRE1)){}
    2c90:	eb e9       	ldi	r30, 0x9B	; 155
    2c92:	f0 e0       	ldi	r31, 0x00	; 0
    2c94:	80 81       	ld	r24, Z
    2c96:	88 2f       	mov	r24, r24
    2c98:	90 e0       	ldi	r25, 0x00	; 0
    2c9a:	80 72       	andi	r24, 0x20	; 32
    2c9c:	90 70       	andi	r25, 0x00	; 0
    2c9e:	00 97       	sbiw	r24, 0x00	; 0
    2ca0:	b9 f3       	breq	.-18     	; 0x2c90 <UART1_sendByte+0xc>
	/* Write data into UDR register */
	UDR1 = data;
    2ca2:	ec e9       	ldi	r30, 0x9C	; 156
    2ca4:	f0 e0       	ldi	r31, 0x00	; 0
    2ca6:	89 81       	ldd	r24, Y+1	; 0x01
    2ca8:	80 83       	st	Z, r24
}
    2caa:	0f 90       	pop	r0
    2cac:	cf 91       	pop	r28
    2cae:	df 91       	pop	r29
    2cb0:	08 95       	ret

00002cb2 <UART1_receiveByte>:
          -  Function to receive a byte
          -  1. Return data into UDR
          -  2. Use Polling method
          ----------------------------------------------------*/
uint8 UART1_receiveByte (void)
{
    2cb2:	df 93       	push	r29
    2cb4:	cf 93       	push	r28
    2cb6:	cd b7       	in	r28, 0x3d	; 61
    2cb8:	de b7       	in	r29, 0x3e	; 62
	/* RXC1 is 1 when there are unread in a receive buffer
	 * (Receive Completed), So wait until the flag is 1*/
	while (CHECK_CLEAR(UCSR1A,RXC1)){}
    2cba:	eb e9       	ldi	r30, 0x9B	; 155
    2cbc:	f0 e0       	ldi	r31, 0x00	; 0
    2cbe:	80 81       	ld	r24, Z
    2cc0:	88 23       	and	r24, r24
    2cc2:	dc f7       	brge	.-10     	; 0x2cba <UART1_receiveByte+0x8>
	/* return data from UDR register */
	return UDR1;
    2cc4:	ec e9       	ldi	r30, 0x9C	; 156
    2cc6:	f0 e0       	ldi	r31, 0x00	; 0
    2cc8:	80 81       	ld	r24, Z
}
    2cca:	cf 91       	pop	r28
    2ccc:	df 91       	pop	r29
    2cce:	08 95       	ret

00002cd0 <UART1_sendString>:
         /*------------------- Description --------------------
           -  Function to send a String
           -  1. Receive desired string to be sent into pointer
           ----------------------------------------------------*/
void UART1_sendString (const uint8 *str)
{
    2cd0:	df 93       	push	r29
    2cd2:	cf 93       	push	r28
    2cd4:	00 d0       	rcall	.+0      	; 0x2cd6 <UART1_sendString+0x6>
    2cd6:	cd b7       	in	r28, 0x3d	; 61
    2cd8:	de b7       	in	r29, 0x3e	; 62
    2cda:	9a 83       	std	Y+2, r25	; 0x02
    2cdc:	89 83       	std	Y+1, r24	; 0x01
    2cde:	0a c0       	rjmp	.+20     	; 0x2cf4 <UART1_sendString+0x24>
	while (*str != '\0')
	{
		UART1_sendByte(*str);
    2ce0:	e9 81       	ldd	r30, Y+1	; 0x01
    2ce2:	fa 81       	ldd	r31, Y+2	; 0x02
    2ce4:	80 81       	ld	r24, Z
    2ce6:	0e 94 42 16 	call	0x2c84	; 0x2c84 <UART1_sendByte>
		str++;
    2cea:	89 81       	ldd	r24, Y+1	; 0x01
    2cec:	9a 81       	ldd	r25, Y+2	; 0x02
    2cee:	01 96       	adiw	r24, 0x01	; 1
    2cf0:	9a 83       	std	Y+2, r25	; 0x02
    2cf2:	89 83       	std	Y+1, r24	; 0x01
           -  Function to send a String
           -  1. Receive desired string to be sent into pointer
           ----------------------------------------------------*/
void UART1_sendString (const uint8 *str)
{
	while (*str != '\0')
    2cf4:	e9 81       	ldd	r30, Y+1	; 0x01
    2cf6:	fa 81       	ldd	r31, Y+2	; 0x02
    2cf8:	80 81       	ld	r24, Z
    2cfa:	88 23       	and	r24, r24
    2cfc:	89 f7       	brne	.-30     	; 0x2ce0 <UART1_sendString+0x10>
	{
		UART1_sendByte(*str);
		str++;
	}
}
    2cfe:	0f 90       	pop	r0
    2d00:	0f 90       	pop	r0
    2d02:	cf 91       	pop	r28
    2d04:	df 91       	pop	r29
    2d06:	08 95       	ret

00002d08 <UART1_receiveString>:
         -  Function to receive a String
         -  1. Receive desired string to be sent into pointer
         -  2. Use Polling method
         ----------------------------------------------------*/
void UART1_receiveString (uint8 *str)
{
    2d08:	df 93       	push	r29
    2d0a:	cf 93       	push	r28
    2d0c:	00 d0       	rcall	.+0      	; 0x2d0e <UART1_receiveString+0x6>
    2d0e:	cd b7       	in	r28, 0x3d	; 61
    2d10:	de b7       	in	r29, 0x3e	; 62
    2d12:	9a 83       	std	Y+2, r25	; 0x02
    2d14:	89 83       	std	Y+1, r24	; 0x01
	str = UART1_receiveByte;
    2d16:	89 e5       	ldi	r24, 0x59	; 89
    2d18:	96 e1       	ldi	r25, 0x16	; 22
    2d1a:	9a 83       	std	Y+2, r25	; 0x02
    2d1c:	89 83       	std	Y+1, r24	; 0x01
    2d1e:	09 c0       	rjmp	.+18     	; 0x2d32 <UART1_receiveString+0x2a>
	while (*str != '#')
	{
		str++;
    2d20:	89 81       	ldd	r24, Y+1	; 0x01
    2d22:	9a 81       	ldd	r25, Y+2	; 0x02
    2d24:	01 96       	adiw	r24, 0x01	; 1
    2d26:	9a 83       	std	Y+2, r25	; 0x02
    2d28:	89 83       	std	Y+1, r24	; 0x01
		str = UART1_receiveByte;
    2d2a:	89 e5       	ldi	r24, 0x59	; 89
    2d2c:	96 e1       	ldi	r25, 0x16	; 22
    2d2e:	9a 83       	std	Y+2, r25	; 0x02
    2d30:	89 83       	std	Y+1, r24	; 0x01
         -  2. Use Polling method
         ----------------------------------------------------*/
void UART1_receiveString (uint8 *str)
{
	str = UART1_receiveByte;
	while (*str != '#')
    2d32:	e9 81       	ldd	r30, Y+1	; 0x01
    2d34:	fa 81       	ldd	r31, Y+2	; 0x02
    2d36:	80 81       	ld	r24, Z
    2d38:	83 32       	cpi	r24, 0x23	; 35
    2d3a:	91 f7       	brne	.-28     	; 0x2d20 <UART1_receiveString+0x18>
	{
		str++;
		str = UART1_receiveByte;
	}
	str = '\0';
    2d3c:	1a 82       	std	Y+2, r1	; 0x02
    2d3e:	19 82       	std	Y+1, r1	; 0x01
}
    2d40:	0f 90       	pop	r0
    2d42:	0f 90       	pop	r0
    2d44:	cf 91       	pop	r28
    2d46:	df 91       	pop	r29
    2d48:	08 95       	ret

00002d4a <__udivmodsi4>:
    2d4a:	a1 e2       	ldi	r26, 0x21	; 33
    2d4c:	1a 2e       	mov	r1, r26
    2d4e:	aa 1b       	sub	r26, r26
    2d50:	bb 1b       	sub	r27, r27
    2d52:	fd 01       	movw	r30, r26
    2d54:	0d c0       	rjmp	.+26     	; 0x2d70 <__udivmodsi4_ep>

00002d56 <__udivmodsi4_loop>:
    2d56:	aa 1f       	adc	r26, r26
    2d58:	bb 1f       	adc	r27, r27
    2d5a:	ee 1f       	adc	r30, r30
    2d5c:	ff 1f       	adc	r31, r31
    2d5e:	a2 17       	cp	r26, r18
    2d60:	b3 07       	cpc	r27, r19
    2d62:	e4 07       	cpc	r30, r20
    2d64:	f5 07       	cpc	r31, r21
    2d66:	20 f0       	brcs	.+8      	; 0x2d70 <__udivmodsi4_ep>
    2d68:	a2 1b       	sub	r26, r18
    2d6a:	b3 0b       	sbc	r27, r19
    2d6c:	e4 0b       	sbc	r30, r20
    2d6e:	f5 0b       	sbc	r31, r21

00002d70 <__udivmodsi4_ep>:
    2d70:	66 1f       	adc	r22, r22
    2d72:	77 1f       	adc	r23, r23
    2d74:	88 1f       	adc	r24, r24
    2d76:	99 1f       	adc	r25, r25
    2d78:	1a 94       	dec	r1
    2d7a:	69 f7       	brne	.-38     	; 0x2d56 <__udivmodsi4_loop>
    2d7c:	60 95       	com	r22
    2d7e:	70 95       	com	r23
    2d80:	80 95       	com	r24
    2d82:	90 95       	com	r25
    2d84:	9b 01       	movw	r18, r22
    2d86:	ac 01       	movw	r20, r24
    2d88:	bd 01       	movw	r22, r26
    2d8a:	cf 01       	movw	r24, r30
    2d8c:	08 95       	ret

00002d8e <__prologue_saves__>:
    2d8e:	2f 92       	push	r2
    2d90:	3f 92       	push	r3
    2d92:	4f 92       	push	r4
    2d94:	5f 92       	push	r5
    2d96:	6f 92       	push	r6
    2d98:	7f 92       	push	r7
    2d9a:	8f 92       	push	r8
    2d9c:	9f 92       	push	r9
    2d9e:	af 92       	push	r10
    2da0:	bf 92       	push	r11
    2da2:	cf 92       	push	r12
    2da4:	df 92       	push	r13
    2da6:	ef 92       	push	r14
    2da8:	ff 92       	push	r15
    2daa:	0f 93       	push	r16
    2dac:	1f 93       	push	r17
    2dae:	cf 93       	push	r28
    2db0:	df 93       	push	r29
    2db2:	cd b7       	in	r28, 0x3d	; 61
    2db4:	de b7       	in	r29, 0x3e	; 62
    2db6:	ca 1b       	sub	r28, r26
    2db8:	db 0b       	sbc	r29, r27
    2dba:	0f b6       	in	r0, 0x3f	; 63
    2dbc:	f8 94       	cli
    2dbe:	de bf       	out	0x3e, r29	; 62
    2dc0:	0f be       	out	0x3f, r0	; 63
    2dc2:	cd bf       	out	0x3d, r28	; 61
    2dc4:	09 94       	ijmp

00002dc6 <__epilogue_restores__>:
    2dc6:	2a 88       	ldd	r2, Y+18	; 0x12
    2dc8:	39 88       	ldd	r3, Y+17	; 0x11
    2dca:	48 88       	ldd	r4, Y+16	; 0x10
    2dcc:	5f 84       	ldd	r5, Y+15	; 0x0f
    2dce:	6e 84       	ldd	r6, Y+14	; 0x0e
    2dd0:	7d 84       	ldd	r7, Y+13	; 0x0d
    2dd2:	8c 84       	ldd	r8, Y+12	; 0x0c
    2dd4:	9b 84       	ldd	r9, Y+11	; 0x0b
    2dd6:	aa 84       	ldd	r10, Y+10	; 0x0a
    2dd8:	b9 84       	ldd	r11, Y+9	; 0x09
    2dda:	c8 84       	ldd	r12, Y+8	; 0x08
    2ddc:	df 80       	ldd	r13, Y+7	; 0x07
    2dde:	ee 80       	ldd	r14, Y+6	; 0x06
    2de0:	fd 80       	ldd	r15, Y+5	; 0x05
    2de2:	0c 81       	ldd	r16, Y+4	; 0x04
    2de4:	1b 81       	ldd	r17, Y+3	; 0x03
    2de6:	aa 81       	ldd	r26, Y+2	; 0x02
    2de8:	b9 81       	ldd	r27, Y+1	; 0x01
    2dea:	ce 0f       	add	r28, r30
    2dec:	d1 1d       	adc	r29, r1
    2dee:	0f b6       	in	r0, 0x3f	; 63
    2df0:	f8 94       	cli
    2df2:	de bf       	out	0x3e, r29	; 62
    2df4:	0f be       	out	0x3f, r0	; 63
    2df6:	cd bf       	out	0x3d, r28	; 61
    2df8:	ed 01       	movw	r28, r26
    2dfa:	08 95       	ret

00002dfc <sprintf>:
    2dfc:	0f 93       	push	r16
    2dfe:	1f 93       	push	r17
    2e00:	df 93       	push	r29
    2e02:	cf 93       	push	r28
    2e04:	cd b7       	in	r28, 0x3d	; 61
    2e06:	de b7       	in	r29, 0x3e	; 62
    2e08:	2e 97       	sbiw	r28, 0x0e	; 14
    2e0a:	0f b6       	in	r0, 0x3f	; 63
    2e0c:	f8 94       	cli
    2e0e:	de bf       	out	0x3e, r29	; 62
    2e10:	0f be       	out	0x3f, r0	; 63
    2e12:	cd bf       	out	0x3d, r28	; 61
    2e14:	0d 89       	ldd	r16, Y+21	; 0x15
    2e16:	1e 89       	ldd	r17, Y+22	; 0x16
    2e18:	86 e0       	ldi	r24, 0x06	; 6
    2e1a:	8c 83       	std	Y+4, r24	; 0x04
    2e1c:	1a 83       	std	Y+2, r17	; 0x02
    2e1e:	09 83       	std	Y+1, r16	; 0x01
    2e20:	8f ef       	ldi	r24, 0xFF	; 255
    2e22:	9f e7       	ldi	r25, 0x7F	; 127
    2e24:	9e 83       	std	Y+6, r25	; 0x06
    2e26:	8d 83       	std	Y+5, r24	; 0x05
    2e28:	9e 01       	movw	r18, r28
    2e2a:	27 5e       	subi	r18, 0xE7	; 231
    2e2c:	3f 4f       	sbci	r19, 0xFF	; 255
    2e2e:	ce 01       	movw	r24, r28
    2e30:	01 96       	adiw	r24, 0x01	; 1
    2e32:	6f 89       	ldd	r22, Y+23	; 0x17
    2e34:	78 8d       	ldd	r23, Y+24	; 0x18
    2e36:	a9 01       	movw	r20, r18
    2e38:	0e 94 2f 17 	call	0x2e5e	; 0x2e5e <vfprintf>
    2e3c:	2f 81       	ldd	r18, Y+7	; 0x07
    2e3e:	38 85       	ldd	r19, Y+8	; 0x08
    2e40:	02 0f       	add	r16, r18
    2e42:	13 1f       	adc	r17, r19
    2e44:	f8 01       	movw	r30, r16
    2e46:	10 82       	st	Z, r1
    2e48:	2e 96       	adiw	r28, 0x0e	; 14
    2e4a:	0f b6       	in	r0, 0x3f	; 63
    2e4c:	f8 94       	cli
    2e4e:	de bf       	out	0x3e, r29	; 62
    2e50:	0f be       	out	0x3f, r0	; 63
    2e52:	cd bf       	out	0x3d, r28	; 61
    2e54:	cf 91       	pop	r28
    2e56:	df 91       	pop	r29
    2e58:	1f 91       	pop	r17
    2e5a:	0f 91       	pop	r16
    2e5c:	08 95       	ret

00002e5e <vfprintf>:
    2e5e:	2f 92       	push	r2
    2e60:	3f 92       	push	r3
    2e62:	4f 92       	push	r4
    2e64:	5f 92       	push	r5
    2e66:	6f 92       	push	r6
    2e68:	7f 92       	push	r7
    2e6a:	8f 92       	push	r8
    2e6c:	9f 92       	push	r9
    2e6e:	af 92       	push	r10
    2e70:	bf 92       	push	r11
    2e72:	cf 92       	push	r12
    2e74:	df 92       	push	r13
    2e76:	ef 92       	push	r14
    2e78:	ff 92       	push	r15
    2e7a:	0f 93       	push	r16
    2e7c:	1f 93       	push	r17
    2e7e:	df 93       	push	r29
    2e80:	cf 93       	push	r28
    2e82:	cd b7       	in	r28, 0x3d	; 61
    2e84:	de b7       	in	r29, 0x3e	; 62
    2e86:	2b 97       	sbiw	r28, 0x0b	; 11
    2e88:	0f b6       	in	r0, 0x3f	; 63
    2e8a:	f8 94       	cli
    2e8c:	de bf       	out	0x3e, r29	; 62
    2e8e:	0f be       	out	0x3f, r0	; 63
    2e90:	cd bf       	out	0x3d, r28	; 61
    2e92:	3c 01       	movw	r6, r24
    2e94:	2b 01       	movw	r4, r22
    2e96:	5a 01       	movw	r10, r20
    2e98:	fc 01       	movw	r30, r24
    2e9a:	17 82       	std	Z+7, r1	; 0x07
    2e9c:	16 82       	std	Z+6, r1	; 0x06
    2e9e:	83 81       	ldd	r24, Z+3	; 0x03
    2ea0:	81 fd       	sbrc	r24, 1
    2ea2:	03 c0       	rjmp	.+6      	; 0x2eaa <vfprintf+0x4c>
    2ea4:	6f ef       	ldi	r22, 0xFF	; 255
    2ea6:	7f ef       	ldi	r23, 0xFF	; 255
    2ea8:	c6 c1       	rjmp	.+908    	; 0x3236 <vfprintf+0x3d8>
    2eaa:	9a e0       	ldi	r25, 0x0A	; 10
    2eac:	89 2e       	mov	r8, r25
    2eae:	1e 01       	movw	r2, r28
    2eb0:	08 94       	sec
    2eb2:	21 1c       	adc	r2, r1
    2eb4:	31 1c       	adc	r3, r1
    2eb6:	f3 01       	movw	r30, r6
    2eb8:	23 81       	ldd	r18, Z+3	; 0x03
    2eba:	f2 01       	movw	r30, r4
    2ebc:	23 fd       	sbrc	r18, 3
    2ebe:	85 91       	lpm	r24, Z+
    2ec0:	23 ff       	sbrs	r18, 3
    2ec2:	81 91       	ld	r24, Z+
    2ec4:	2f 01       	movw	r4, r30
    2ec6:	88 23       	and	r24, r24
    2ec8:	09 f4       	brne	.+2      	; 0x2ecc <vfprintf+0x6e>
    2eca:	b2 c1       	rjmp	.+868    	; 0x3230 <vfprintf+0x3d2>
    2ecc:	85 32       	cpi	r24, 0x25	; 37
    2ece:	39 f4       	brne	.+14     	; 0x2ede <vfprintf+0x80>
    2ed0:	23 fd       	sbrc	r18, 3
    2ed2:	85 91       	lpm	r24, Z+
    2ed4:	23 ff       	sbrs	r18, 3
    2ed6:	81 91       	ld	r24, Z+
    2ed8:	2f 01       	movw	r4, r30
    2eda:	85 32       	cpi	r24, 0x25	; 37
    2edc:	29 f4       	brne	.+10     	; 0x2ee8 <vfprintf+0x8a>
    2ede:	90 e0       	ldi	r25, 0x00	; 0
    2ee0:	b3 01       	movw	r22, r6
    2ee2:	0e 94 4b 19 	call	0x3296	; 0x3296 <fputc>
    2ee6:	e7 cf       	rjmp	.-50     	; 0x2eb6 <vfprintf+0x58>
    2ee8:	98 2f       	mov	r25, r24
    2eea:	ff 24       	eor	r15, r15
    2eec:	ee 24       	eor	r14, r14
    2eee:	99 24       	eor	r9, r9
    2ef0:	ff e1       	ldi	r31, 0x1F	; 31
    2ef2:	ff 15       	cp	r31, r15
    2ef4:	d0 f0       	brcs	.+52     	; 0x2f2a <vfprintf+0xcc>
    2ef6:	9b 32       	cpi	r25, 0x2B	; 43
    2ef8:	69 f0       	breq	.+26     	; 0x2f14 <vfprintf+0xb6>
    2efa:	9c 32       	cpi	r25, 0x2C	; 44
    2efc:	28 f4       	brcc	.+10     	; 0x2f08 <vfprintf+0xaa>
    2efe:	90 32       	cpi	r25, 0x20	; 32
    2f00:	59 f0       	breq	.+22     	; 0x2f18 <vfprintf+0xba>
    2f02:	93 32       	cpi	r25, 0x23	; 35
    2f04:	91 f4       	brne	.+36     	; 0x2f2a <vfprintf+0xcc>
    2f06:	0e c0       	rjmp	.+28     	; 0x2f24 <vfprintf+0xc6>
    2f08:	9d 32       	cpi	r25, 0x2D	; 45
    2f0a:	49 f0       	breq	.+18     	; 0x2f1e <vfprintf+0xc0>
    2f0c:	90 33       	cpi	r25, 0x30	; 48
    2f0e:	69 f4       	brne	.+26     	; 0x2f2a <vfprintf+0xcc>
    2f10:	41 e0       	ldi	r20, 0x01	; 1
    2f12:	24 c0       	rjmp	.+72     	; 0x2f5c <vfprintf+0xfe>
    2f14:	52 e0       	ldi	r21, 0x02	; 2
    2f16:	f5 2a       	or	r15, r21
    2f18:	84 e0       	ldi	r24, 0x04	; 4
    2f1a:	f8 2a       	or	r15, r24
    2f1c:	28 c0       	rjmp	.+80     	; 0x2f6e <vfprintf+0x110>
    2f1e:	98 e0       	ldi	r25, 0x08	; 8
    2f20:	f9 2a       	or	r15, r25
    2f22:	25 c0       	rjmp	.+74     	; 0x2f6e <vfprintf+0x110>
    2f24:	e0 e1       	ldi	r30, 0x10	; 16
    2f26:	fe 2a       	or	r15, r30
    2f28:	22 c0       	rjmp	.+68     	; 0x2f6e <vfprintf+0x110>
    2f2a:	f7 fc       	sbrc	r15, 7
    2f2c:	29 c0       	rjmp	.+82     	; 0x2f80 <vfprintf+0x122>
    2f2e:	89 2f       	mov	r24, r25
    2f30:	80 53       	subi	r24, 0x30	; 48
    2f32:	8a 30       	cpi	r24, 0x0A	; 10
    2f34:	70 f4       	brcc	.+28     	; 0x2f52 <vfprintf+0xf4>
    2f36:	f6 fe       	sbrs	r15, 6
    2f38:	05 c0       	rjmp	.+10     	; 0x2f44 <vfprintf+0xe6>
    2f3a:	98 9c       	mul	r9, r8
    2f3c:	90 2c       	mov	r9, r0
    2f3e:	11 24       	eor	r1, r1
    2f40:	98 0e       	add	r9, r24
    2f42:	15 c0       	rjmp	.+42     	; 0x2f6e <vfprintf+0x110>
    2f44:	e8 9c       	mul	r14, r8
    2f46:	e0 2c       	mov	r14, r0
    2f48:	11 24       	eor	r1, r1
    2f4a:	e8 0e       	add	r14, r24
    2f4c:	f0 e2       	ldi	r31, 0x20	; 32
    2f4e:	ff 2a       	or	r15, r31
    2f50:	0e c0       	rjmp	.+28     	; 0x2f6e <vfprintf+0x110>
    2f52:	9e 32       	cpi	r25, 0x2E	; 46
    2f54:	29 f4       	brne	.+10     	; 0x2f60 <vfprintf+0x102>
    2f56:	f6 fc       	sbrc	r15, 6
    2f58:	6b c1       	rjmp	.+726    	; 0x3230 <vfprintf+0x3d2>
    2f5a:	40 e4       	ldi	r20, 0x40	; 64
    2f5c:	f4 2a       	or	r15, r20
    2f5e:	07 c0       	rjmp	.+14     	; 0x2f6e <vfprintf+0x110>
    2f60:	9c 36       	cpi	r25, 0x6C	; 108
    2f62:	19 f4       	brne	.+6      	; 0x2f6a <vfprintf+0x10c>
    2f64:	50 e8       	ldi	r21, 0x80	; 128
    2f66:	f5 2a       	or	r15, r21
    2f68:	02 c0       	rjmp	.+4      	; 0x2f6e <vfprintf+0x110>
    2f6a:	98 36       	cpi	r25, 0x68	; 104
    2f6c:	49 f4       	brne	.+18     	; 0x2f80 <vfprintf+0x122>
    2f6e:	f2 01       	movw	r30, r4
    2f70:	23 fd       	sbrc	r18, 3
    2f72:	95 91       	lpm	r25, Z+
    2f74:	23 ff       	sbrs	r18, 3
    2f76:	91 91       	ld	r25, Z+
    2f78:	2f 01       	movw	r4, r30
    2f7a:	99 23       	and	r25, r25
    2f7c:	09 f0       	breq	.+2      	; 0x2f80 <vfprintf+0x122>
    2f7e:	b8 cf       	rjmp	.-144    	; 0x2ef0 <vfprintf+0x92>
    2f80:	89 2f       	mov	r24, r25
    2f82:	85 54       	subi	r24, 0x45	; 69
    2f84:	83 30       	cpi	r24, 0x03	; 3
    2f86:	18 f0       	brcs	.+6      	; 0x2f8e <vfprintf+0x130>
    2f88:	80 52       	subi	r24, 0x20	; 32
    2f8a:	83 30       	cpi	r24, 0x03	; 3
    2f8c:	38 f4       	brcc	.+14     	; 0x2f9c <vfprintf+0x13e>
    2f8e:	44 e0       	ldi	r20, 0x04	; 4
    2f90:	50 e0       	ldi	r21, 0x00	; 0
    2f92:	a4 0e       	add	r10, r20
    2f94:	b5 1e       	adc	r11, r21
    2f96:	5f e3       	ldi	r21, 0x3F	; 63
    2f98:	59 83       	std	Y+1, r21	; 0x01
    2f9a:	0f c0       	rjmp	.+30     	; 0x2fba <vfprintf+0x15c>
    2f9c:	93 36       	cpi	r25, 0x63	; 99
    2f9e:	31 f0       	breq	.+12     	; 0x2fac <vfprintf+0x14e>
    2fa0:	93 37       	cpi	r25, 0x73	; 115
    2fa2:	79 f0       	breq	.+30     	; 0x2fc2 <vfprintf+0x164>
    2fa4:	93 35       	cpi	r25, 0x53	; 83
    2fa6:	09 f0       	breq	.+2      	; 0x2faa <vfprintf+0x14c>
    2fa8:	56 c0       	rjmp	.+172    	; 0x3056 <vfprintf+0x1f8>
    2faa:	20 c0       	rjmp	.+64     	; 0x2fec <vfprintf+0x18e>
    2fac:	f5 01       	movw	r30, r10
    2fae:	80 81       	ld	r24, Z
    2fb0:	89 83       	std	Y+1, r24	; 0x01
    2fb2:	42 e0       	ldi	r20, 0x02	; 2
    2fb4:	50 e0       	ldi	r21, 0x00	; 0
    2fb6:	a4 0e       	add	r10, r20
    2fb8:	b5 1e       	adc	r11, r21
    2fba:	61 01       	movw	r12, r2
    2fbc:	01 e0       	ldi	r16, 0x01	; 1
    2fbe:	10 e0       	ldi	r17, 0x00	; 0
    2fc0:	12 c0       	rjmp	.+36     	; 0x2fe6 <vfprintf+0x188>
    2fc2:	f5 01       	movw	r30, r10
    2fc4:	c0 80       	ld	r12, Z
    2fc6:	d1 80       	ldd	r13, Z+1	; 0x01
    2fc8:	f6 fc       	sbrc	r15, 6
    2fca:	03 c0       	rjmp	.+6      	; 0x2fd2 <vfprintf+0x174>
    2fcc:	6f ef       	ldi	r22, 0xFF	; 255
    2fce:	7f ef       	ldi	r23, 0xFF	; 255
    2fd0:	02 c0       	rjmp	.+4      	; 0x2fd6 <vfprintf+0x178>
    2fd2:	69 2d       	mov	r22, r9
    2fd4:	70 e0       	ldi	r23, 0x00	; 0
    2fd6:	42 e0       	ldi	r20, 0x02	; 2
    2fd8:	50 e0       	ldi	r21, 0x00	; 0
    2fda:	a4 0e       	add	r10, r20
    2fdc:	b5 1e       	adc	r11, r21
    2fde:	c6 01       	movw	r24, r12
    2fe0:	0e 94 40 19 	call	0x3280	; 0x3280 <strnlen>
    2fe4:	8c 01       	movw	r16, r24
    2fe6:	5f e7       	ldi	r21, 0x7F	; 127
    2fe8:	f5 22       	and	r15, r21
    2fea:	14 c0       	rjmp	.+40     	; 0x3014 <vfprintf+0x1b6>
    2fec:	f5 01       	movw	r30, r10
    2fee:	c0 80       	ld	r12, Z
    2ff0:	d1 80       	ldd	r13, Z+1	; 0x01
    2ff2:	f6 fc       	sbrc	r15, 6
    2ff4:	03 c0       	rjmp	.+6      	; 0x2ffc <vfprintf+0x19e>
    2ff6:	6f ef       	ldi	r22, 0xFF	; 255
    2ff8:	7f ef       	ldi	r23, 0xFF	; 255
    2ffa:	02 c0       	rjmp	.+4      	; 0x3000 <vfprintf+0x1a2>
    2ffc:	69 2d       	mov	r22, r9
    2ffe:	70 e0       	ldi	r23, 0x00	; 0
    3000:	42 e0       	ldi	r20, 0x02	; 2
    3002:	50 e0       	ldi	r21, 0x00	; 0
    3004:	a4 0e       	add	r10, r20
    3006:	b5 1e       	adc	r11, r21
    3008:	c6 01       	movw	r24, r12
    300a:	0e 94 35 19 	call	0x326a	; 0x326a <strnlen_P>
    300e:	8c 01       	movw	r16, r24
    3010:	50 e8       	ldi	r21, 0x80	; 128
    3012:	f5 2a       	or	r15, r21
    3014:	f3 fe       	sbrs	r15, 3
    3016:	07 c0       	rjmp	.+14     	; 0x3026 <vfprintf+0x1c8>
    3018:	1a c0       	rjmp	.+52     	; 0x304e <vfprintf+0x1f0>
    301a:	80 e2       	ldi	r24, 0x20	; 32
    301c:	90 e0       	ldi	r25, 0x00	; 0
    301e:	b3 01       	movw	r22, r6
    3020:	0e 94 4b 19 	call	0x3296	; 0x3296 <fputc>
    3024:	ea 94       	dec	r14
    3026:	8e 2d       	mov	r24, r14
    3028:	90 e0       	ldi	r25, 0x00	; 0
    302a:	08 17       	cp	r16, r24
    302c:	19 07       	cpc	r17, r25
    302e:	a8 f3       	brcs	.-22     	; 0x301a <vfprintf+0x1bc>
    3030:	0e c0       	rjmp	.+28     	; 0x304e <vfprintf+0x1f0>
    3032:	f6 01       	movw	r30, r12
    3034:	f7 fc       	sbrc	r15, 7
    3036:	85 91       	lpm	r24, Z+
    3038:	f7 fe       	sbrs	r15, 7
    303a:	81 91       	ld	r24, Z+
    303c:	6f 01       	movw	r12, r30
    303e:	90 e0       	ldi	r25, 0x00	; 0
    3040:	b3 01       	movw	r22, r6
    3042:	0e 94 4b 19 	call	0x3296	; 0x3296 <fputc>
    3046:	e1 10       	cpse	r14, r1
    3048:	ea 94       	dec	r14
    304a:	01 50       	subi	r16, 0x01	; 1
    304c:	10 40       	sbci	r17, 0x00	; 0
    304e:	01 15       	cp	r16, r1
    3050:	11 05       	cpc	r17, r1
    3052:	79 f7       	brne	.-34     	; 0x3032 <vfprintf+0x1d4>
    3054:	ea c0       	rjmp	.+468    	; 0x322a <vfprintf+0x3cc>
    3056:	94 36       	cpi	r25, 0x64	; 100
    3058:	11 f0       	breq	.+4      	; 0x305e <vfprintf+0x200>
    305a:	99 36       	cpi	r25, 0x69	; 105
    305c:	69 f5       	brne	.+90     	; 0x30b8 <vfprintf+0x25a>
    305e:	f7 fe       	sbrs	r15, 7
    3060:	08 c0       	rjmp	.+16     	; 0x3072 <vfprintf+0x214>
    3062:	f5 01       	movw	r30, r10
    3064:	20 81       	ld	r18, Z
    3066:	31 81       	ldd	r19, Z+1	; 0x01
    3068:	42 81       	ldd	r20, Z+2	; 0x02
    306a:	53 81       	ldd	r21, Z+3	; 0x03
    306c:	84 e0       	ldi	r24, 0x04	; 4
    306e:	90 e0       	ldi	r25, 0x00	; 0
    3070:	0a c0       	rjmp	.+20     	; 0x3086 <vfprintf+0x228>
    3072:	f5 01       	movw	r30, r10
    3074:	80 81       	ld	r24, Z
    3076:	91 81       	ldd	r25, Z+1	; 0x01
    3078:	9c 01       	movw	r18, r24
    307a:	44 27       	eor	r20, r20
    307c:	37 fd       	sbrc	r19, 7
    307e:	40 95       	com	r20
    3080:	54 2f       	mov	r21, r20
    3082:	82 e0       	ldi	r24, 0x02	; 2
    3084:	90 e0       	ldi	r25, 0x00	; 0
    3086:	a8 0e       	add	r10, r24
    3088:	b9 1e       	adc	r11, r25
    308a:	9f e6       	ldi	r25, 0x6F	; 111
    308c:	f9 22       	and	r15, r25
    308e:	57 ff       	sbrs	r21, 7
    3090:	09 c0       	rjmp	.+18     	; 0x30a4 <vfprintf+0x246>
    3092:	50 95       	com	r21
    3094:	40 95       	com	r20
    3096:	30 95       	com	r19
    3098:	21 95       	neg	r18
    309a:	3f 4f       	sbci	r19, 0xFF	; 255
    309c:	4f 4f       	sbci	r20, 0xFF	; 255
    309e:	5f 4f       	sbci	r21, 0xFF	; 255
    30a0:	e0 e8       	ldi	r30, 0x80	; 128
    30a2:	fe 2a       	or	r15, r30
    30a4:	ca 01       	movw	r24, r20
    30a6:	b9 01       	movw	r22, r18
    30a8:	a1 01       	movw	r20, r2
    30aa:	2a e0       	ldi	r18, 0x0A	; 10
    30ac:	30 e0       	ldi	r19, 0x00	; 0
    30ae:	0e 94 77 19 	call	0x32ee	; 0x32ee <__ultoa_invert>
    30b2:	d8 2e       	mov	r13, r24
    30b4:	d2 18       	sub	r13, r2
    30b6:	40 c0       	rjmp	.+128    	; 0x3138 <vfprintf+0x2da>
    30b8:	95 37       	cpi	r25, 0x75	; 117
    30ba:	29 f4       	brne	.+10     	; 0x30c6 <vfprintf+0x268>
    30bc:	1f 2d       	mov	r17, r15
    30be:	1f 7e       	andi	r17, 0xEF	; 239
    30c0:	2a e0       	ldi	r18, 0x0A	; 10
    30c2:	30 e0       	ldi	r19, 0x00	; 0
    30c4:	1d c0       	rjmp	.+58     	; 0x3100 <vfprintf+0x2a2>
    30c6:	1f 2d       	mov	r17, r15
    30c8:	19 7f       	andi	r17, 0xF9	; 249
    30ca:	9f 36       	cpi	r25, 0x6F	; 111
    30cc:	61 f0       	breq	.+24     	; 0x30e6 <vfprintf+0x288>
    30ce:	90 37       	cpi	r25, 0x70	; 112
    30d0:	20 f4       	brcc	.+8      	; 0x30da <vfprintf+0x27c>
    30d2:	98 35       	cpi	r25, 0x58	; 88
    30d4:	09 f0       	breq	.+2      	; 0x30d8 <vfprintf+0x27a>
    30d6:	ac c0       	rjmp	.+344    	; 0x3230 <vfprintf+0x3d2>
    30d8:	0f c0       	rjmp	.+30     	; 0x30f8 <vfprintf+0x29a>
    30da:	90 37       	cpi	r25, 0x70	; 112
    30dc:	39 f0       	breq	.+14     	; 0x30ec <vfprintf+0x28e>
    30de:	98 37       	cpi	r25, 0x78	; 120
    30e0:	09 f0       	breq	.+2      	; 0x30e4 <vfprintf+0x286>
    30e2:	a6 c0       	rjmp	.+332    	; 0x3230 <vfprintf+0x3d2>
    30e4:	04 c0       	rjmp	.+8      	; 0x30ee <vfprintf+0x290>
    30e6:	28 e0       	ldi	r18, 0x08	; 8
    30e8:	30 e0       	ldi	r19, 0x00	; 0
    30ea:	0a c0       	rjmp	.+20     	; 0x3100 <vfprintf+0x2a2>
    30ec:	10 61       	ori	r17, 0x10	; 16
    30ee:	14 fd       	sbrc	r17, 4
    30f0:	14 60       	ori	r17, 0x04	; 4
    30f2:	20 e1       	ldi	r18, 0x10	; 16
    30f4:	30 e0       	ldi	r19, 0x00	; 0
    30f6:	04 c0       	rjmp	.+8      	; 0x3100 <vfprintf+0x2a2>
    30f8:	14 fd       	sbrc	r17, 4
    30fa:	16 60       	ori	r17, 0x06	; 6
    30fc:	20 e1       	ldi	r18, 0x10	; 16
    30fe:	32 e0       	ldi	r19, 0x02	; 2
    3100:	17 ff       	sbrs	r17, 7
    3102:	08 c0       	rjmp	.+16     	; 0x3114 <vfprintf+0x2b6>
    3104:	f5 01       	movw	r30, r10
    3106:	60 81       	ld	r22, Z
    3108:	71 81       	ldd	r23, Z+1	; 0x01
    310a:	82 81       	ldd	r24, Z+2	; 0x02
    310c:	93 81       	ldd	r25, Z+3	; 0x03
    310e:	44 e0       	ldi	r20, 0x04	; 4
    3110:	50 e0       	ldi	r21, 0x00	; 0
    3112:	08 c0       	rjmp	.+16     	; 0x3124 <vfprintf+0x2c6>
    3114:	f5 01       	movw	r30, r10
    3116:	80 81       	ld	r24, Z
    3118:	91 81       	ldd	r25, Z+1	; 0x01
    311a:	bc 01       	movw	r22, r24
    311c:	80 e0       	ldi	r24, 0x00	; 0
    311e:	90 e0       	ldi	r25, 0x00	; 0
    3120:	42 e0       	ldi	r20, 0x02	; 2
    3122:	50 e0       	ldi	r21, 0x00	; 0
    3124:	a4 0e       	add	r10, r20
    3126:	b5 1e       	adc	r11, r21
    3128:	a1 01       	movw	r20, r2
    312a:	0e 94 77 19 	call	0x32ee	; 0x32ee <__ultoa_invert>
    312e:	d8 2e       	mov	r13, r24
    3130:	d2 18       	sub	r13, r2
    3132:	8f e7       	ldi	r24, 0x7F	; 127
    3134:	f8 2e       	mov	r15, r24
    3136:	f1 22       	and	r15, r17
    3138:	f6 fe       	sbrs	r15, 6
    313a:	0b c0       	rjmp	.+22     	; 0x3152 <vfprintf+0x2f4>
    313c:	5e ef       	ldi	r21, 0xFE	; 254
    313e:	f5 22       	and	r15, r21
    3140:	d9 14       	cp	r13, r9
    3142:	38 f4       	brcc	.+14     	; 0x3152 <vfprintf+0x2f4>
    3144:	f4 fe       	sbrs	r15, 4
    3146:	07 c0       	rjmp	.+14     	; 0x3156 <vfprintf+0x2f8>
    3148:	f2 fc       	sbrc	r15, 2
    314a:	05 c0       	rjmp	.+10     	; 0x3156 <vfprintf+0x2f8>
    314c:	8f ee       	ldi	r24, 0xEF	; 239
    314e:	f8 22       	and	r15, r24
    3150:	02 c0       	rjmp	.+4      	; 0x3156 <vfprintf+0x2f8>
    3152:	1d 2d       	mov	r17, r13
    3154:	01 c0       	rjmp	.+2      	; 0x3158 <vfprintf+0x2fa>
    3156:	19 2d       	mov	r17, r9
    3158:	f4 fe       	sbrs	r15, 4
    315a:	0d c0       	rjmp	.+26     	; 0x3176 <vfprintf+0x318>
    315c:	fe 01       	movw	r30, r28
    315e:	ed 0d       	add	r30, r13
    3160:	f1 1d       	adc	r31, r1
    3162:	80 81       	ld	r24, Z
    3164:	80 33       	cpi	r24, 0x30	; 48
    3166:	19 f4       	brne	.+6      	; 0x316e <vfprintf+0x310>
    3168:	99 ee       	ldi	r25, 0xE9	; 233
    316a:	f9 22       	and	r15, r25
    316c:	08 c0       	rjmp	.+16     	; 0x317e <vfprintf+0x320>
    316e:	1f 5f       	subi	r17, 0xFF	; 255
    3170:	f2 fe       	sbrs	r15, 2
    3172:	05 c0       	rjmp	.+10     	; 0x317e <vfprintf+0x320>
    3174:	03 c0       	rjmp	.+6      	; 0x317c <vfprintf+0x31e>
    3176:	8f 2d       	mov	r24, r15
    3178:	86 78       	andi	r24, 0x86	; 134
    317a:	09 f0       	breq	.+2      	; 0x317e <vfprintf+0x320>
    317c:	1f 5f       	subi	r17, 0xFF	; 255
    317e:	0f 2d       	mov	r16, r15
    3180:	f3 fc       	sbrc	r15, 3
    3182:	14 c0       	rjmp	.+40     	; 0x31ac <vfprintf+0x34e>
    3184:	f0 fe       	sbrs	r15, 0
    3186:	0f c0       	rjmp	.+30     	; 0x31a6 <vfprintf+0x348>
    3188:	1e 15       	cp	r17, r14
    318a:	10 f0       	brcs	.+4      	; 0x3190 <vfprintf+0x332>
    318c:	9d 2c       	mov	r9, r13
    318e:	0b c0       	rjmp	.+22     	; 0x31a6 <vfprintf+0x348>
    3190:	9d 2c       	mov	r9, r13
    3192:	9e 0c       	add	r9, r14
    3194:	91 1a       	sub	r9, r17
    3196:	1e 2d       	mov	r17, r14
    3198:	06 c0       	rjmp	.+12     	; 0x31a6 <vfprintf+0x348>
    319a:	80 e2       	ldi	r24, 0x20	; 32
    319c:	90 e0       	ldi	r25, 0x00	; 0
    319e:	b3 01       	movw	r22, r6
    31a0:	0e 94 4b 19 	call	0x3296	; 0x3296 <fputc>
    31a4:	1f 5f       	subi	r17, 0xFF	; 255
    31a6:	1e 15       	cp	r17, r14
    31a8:	c0 f3       	brcs	.-16     	; 0x319a <vfprintf+0x33c>
    31aa:	04 c0       	rjmp	.+8      	; 0x31b4 <vfprintf+0x356>
    31ac:	1e 15       	cp	r17, r14
    31ae:	10 f4       	brcc	.+4      	; 0x31b4 <vfprintf+0x356>
    31b0:	e1 1a       	sub	r14, r17
    31b2:	01 c0       	rjmp	.+2      	; 0x31b6 <vfprintf+0x358>
    31b4:	ee 24       	eor	r14, r14
    31b6:	04 ff       	sbrs	r16, 4
    31b8:	0f c0       	rjmp	.+30     	; 0x31d8 <vfprintf+0x37a>
    31ba:	80 e3       	ldi	r24, 0x30	; 48
    31bc:	90 e0       	ldi	r25, 0x00	; 0
    31be:	b3 01       	movw	r22, r6
    31c0:	0e 94 4b 19 	call	0x3296	; 0x3296 <fputc>
    31c4:	02 ff       	sbrs	r16, 2
    31c6:	1d c0       	rjmp	.+58     	; 0x3202 <vfprintf+0x3a4>
    31c8:	01 fd       	sbrc	r16, 1
    31ca:	03 c0       	rjmp	.+6      	; 0x31d2 <vfprintf+0x374>
    31cc:	88 e7       	ldi	r24, 0x78	; 120
    31ce:	90 e0       	ldi	r25, 0x00	; 0
    31d0:	0e c0       	rjmp	.+28     	; 0x31ee <vfprintf+0x390>
    31d2:	88 e5       	ldi	r24, 0x58	; 88
    31d4:	90 e0       	ldi	r25, 0x00	; 0
    31d6:	0b c0       	rjmp	.+22     	; 0x31ee <vfprintf+0x390>
    31d8:	80 2f       	mov	r24, r16
    31da:	86 78       	andi	r24, 0x86	; 134
    31dc:	91 f0       	breq	.+36     	; 0x3202 <vfprintf+0x3a4>
    31de:	01 ff       	sbrs	r16, 1
    31e0:	02 c0       	rjmp	.+4      	; 0x31e6 <vfprintf+0x388>
    31e2:	8b e2       	ldi	r24, 0x2B	; 43
    31e4:	01 c0       	rjmp	.+2      	; 0x31e8 <vfprintf+0x38a>
    31e6:	80 e2       	ldi	r24, 0x20	; 32
    31e8:	f7 fc       	sbrc	r15, 7
    31ea:	8d e2       	ldi	r24, 0x2D	; 45
    31ec:	90 e0       	ldi	r25, 0x00	; 0
    31ee:	b3 01       	movw	r22, r6
    31f0:	0e 94 4b 19 	call	0x3296	; 0x3296 <fputc>
    31f4:	06 c0       	rjmp	.+12     	; 0x3202 <vfprintf+0x3a4>
    31f6:	80 e3       	ldi	r24, 0x30	; 48
    31f8:	90 e0       	ldi	r25, 0x00	; 0
    31fa:	b3 01       	movw	r22, r6
    31fc:	0e 94 4b 19 	call	0x3296	; 0x3296 <fputc>
    3200:	9a 94       	dec	r9
    3202:	d9 14       	cp	r13, r9
    3204:	c0 f3       	brcs	.-16     	; 0x31f6 <vfprintf+0x398>
    3206:	da 94       	dec	r13
    3208:	f1 01       	movw	r30, r2
    320a:	ed 0d       	add	r30, r13
    320c:	f1 1d       	adc	r31, r1
    320e:	80 81       	ld	r24, Z
    3210:	90 e0       	ldi	r25, 0x00	; 0
    3212:	b3 01       	movw	r22, r6
    3214:	0e 94 4b 19 	call	0x3296	; 0x3296 <fputc>
    3218:	dd 20       	and	r13, r13
    321a:	a9 f7       	brne	.-22     	; 0x3206 <vfprintf+0x3a8>
    321c:	06 c0       	rjmp	.+12     	; 0x322a <vfprintf+0x3cc>
    321e:	80 e2       	ldi	r24, 0x20	; 32
    3220:	90 e0       	ldi	r25, 0x00	; 0
    3222:	b3 01       	movw	r22, r6
    3224:	0e 94 4b 19 	call	0x3296	; 0x3296 <fputc>
    3228:	ea 94       	dec	r14
    322a:	ee 20       	and	r14, r14
    322c:	c1 f7       	brne	.-16     	; 0x321e <vfprintf+0x3c0>
    322e:	43 ce       	rjmp	.-890    	; 0x2eb6 <vfprintf+0x58>
    3230:	f3 01       	movw	r30, r6
    3232:	66 81       	ldd	r22, Z+6	; 0x06
    3234:	77 81       	ldd	r23, Z+7	; 0x07
    3236:	cb 01       	movw	r24, r22
    3238:	2b 96       	adiw	r28, 0x0b	; 11
    323a:	0f b6       	in	r0, 0x3f	; 63
    323c:	f8 94       	cli
    323e:	de bf       	out	0x3e, r29	; 62
    3240:	0f be       	out	0x3f, r0	; 63
    3242:	cd bf       	out	0x3d, r28	; 61
    3244:	cf 91       	pop	r28
    3246:	df 91       	pop	r29
    3248:	1f 91       	pop	r17
    324a:	0f 91       	pop	r16
    324c:	ff 90       	pop	r15
    324e:	ef 90       	pop	r14
    3250:	df 90       	pop	r13
    3252:	cf 90       	pop	r12
    3254:	bf 90       	pop	r11
    3256:	af 90       	pop	r10
    3258:	9f 90       	pop	r9
    325a:	8f 90       	pop	r8
    325c:	7f 90       	pop	r7
    325e:	6f 90       	pop	r6
    3260:	5f 90       	pop	r5
    3262:	4f 90       	pop	r4
    3264:	3f 90       	pop	r3
    3266:	2f 90       	pop	r2
    3268:	08 95       	ret

0000326a <strnlen_P>:
    326a:	fc 01       	movw	r30, r24
    326c:	05 90       	lpm	r0, Z+
    326e:	61 50       	subi	r22, 0x01	; 1
    3270:	70 40       	sbci	r23, 0x00	; 0
    3272:	01 10       	cpse	r0, r1
    3274:	d8 f7       	brcc	.-10     	; 0x326c <strnlen_P+0x2>
    3276:	80 95       	com	r24
    3278:	90 95       	com	r25
    327a:	8e 0f       	add	r24, r30
    327c:	9f 1f       	adc	r25, r31
    327e:	08 95       	ret

00003280 <strnlen>:
    3280:	fc 01       	movw	r30, r24
    3282:	61 50       	subi	r22, 0x01	; 1
    3284:	70 40       	sbci	r23, 0x00	; 0
    3286:	01 90       	ld	r0, Z+
    3288:	01 10       	cpse	r0, r1
    328a:	d8 f7       	brcc	.-10     	; 0x3282 <strnlen+0x2>
    328c:	80 95       	com	r24
    328e:	90 95       	com	r25
    3290:	8e 0f       	add	r24, r30
    3292:	9f 1f       	adc	r25, r31
    3294:	08 95       	ret

00003296 <fputc>:
    3296:	0f 93       	push	r16
    3298:	1f 93       	push	r17
    329a:	cf 93       	push	r28
    329c:	df 93       	push	r29
    329e:	8c 01       	movw	r16, r24
    32a0:	eb 01       	movw	r28, r22
    32a2:	8b 81       	ldd	r24, Y+3	; 0x03
    32a4:	81 ff       	sbrs	r24, 1
    32a6:	1b c0       	rjmp	.+54     	; 0x32de <fputc+0x48>
    32a8:	82 ff       	sbrs	r24, 2
    32aa:	0d c0       	rjmp	.+26     	; 0x32c6 <fputc+0x30>
    32ac:	2e 81       	ldd	r18, Y+6	; 0x06
    32ae:	3f 81       	ldd	r19, Y+7	; 0x07
    32b0:	8c 81       	ldd	r24, Y+4	; 0x04
    32b2:	9d 81       	ldd	r25, Y+5	; 0x05
    32b4:	28 17       	cp	r18, r24
    32b6:	39 07       	cpc	r19, r25
    32b8:	64 f4       	brge	.+24     	; 0x32d2 <fputc+0x3c>
    32ba:	e8 81       	ld	r30, Y
    32bc:	f9 81       	ldd	r31, Y+1	; 0x01
    32be:	01 93       	st	Z+, r16
    32c0:	f9 83       	std	Y+1, r31	; 0x01
    32c2:	e8 83       	st	Y, r30
    32c4:	06 c0       	rjmp	.+12     	; 0x32d2 <fputc+0x3c>
    32c6:	e8 85       	ldd	r30, Y+8	; 0x08
    32c8:	f9 85       	ldd	r31, Y+9	; 0x09
    32ca:	80 2f       	mov	r24, r16
    32cc:	09 95       	icall
    32ce:	89 2b       	or	r24, r25
    32d0:	31 f4       	brne	.+12     	; 0x32de <fputc+0x48>
    32d2:	8e 81       	ldd	r24, Y+6	; 0x06
    32d4:	9f 81       	ldd	r25, Y+7	; 0x07
    32d6:	01 96       	adiw	r24, 0x01	; 1
    32d8:	9f 83       	std	Y+7, r25	; 0x07
    32da:	8e 83       	std	Y+6, r24	; 0x06
    32dc:	02 c0       	rjmp	.+4      	; 0x32e2 <fputc+0x4c>
    32de:	0f ef       	ldi	r16, 0xFF	; 255
    32e0:	1f ef       	ldi	r17, 0xFF	; 255
    32e2:	c8 01       	movw	r24, r16
    32e4:	df 91       	pop	r29
    32e6:	cf 91       	pop	r28
    32e8:	1f 91       	pop	r17
    32ea:	0f 91       	pop	r16
    32ec:	08 95       	ret

000032ee <__ultoa_invert>:
    32ee:	fa 01       	movw	r30, r20
    32f0:	aa 27       	eor	r26, r26
    32f2:	28 30       	cpi	r18, 0x08	; 8
    32f4:	51 f1       	breq	.+84     	; 0x334a <__ultoa_invert+0x5c>
    32f6:	20 31       	cpi	r18, 0x10	; 16
    32f8:	81 f1       	breq	.+96     	; 0x335a <__ultoa_invert+0x6c>
    32fa:	e8 94       	clt
    32fc:	6f 93       	push	r22
    32fe:	6e 7f       	andi	r22, 0xFE	; 254
    3300:	6e 5f       	subi	r22, 0xFE	; 254
    3302:	7f 4f       	sbci	r23, 0xFF	; 255
    3304:	8f 4f       	sbci	r24, 0xFF	; 255
    3306:	9f 4f       	sbci	r25, 0xFF	; 255
    3308:	af 4f       	sbci	r26, 0xFF	; 255
    330a:	b1 e0       	ldi	r27, 0x01	; 1
    330c:	3e d0       	rcall	.+124    	; 0x338a <__ultoa_invert+0x9c>
    330e:	b4 e0       	ldi	r27, 0x04	; 4
    3310:	3c d0       	rcall	.+120    	; 0x338a <__ultoa_invert+0x9c>
    3312:	67 0f       	add	r22, r23
    3314:	78 1f       	adc	r23, r24
    3316:	89 1f       	adc	r24, r25
    3318:	9a 1f       	adc	r25, r26
    331a:	a1 1d       	adc	r26, r1
    331c:	68 0f       	add	r22, r24
    331e:	79 1f       	adc	r23, r25
    3320:	8a 1f       	adc	r24, r26
    3322:	91 1d       	adc	r25, r1
    3324:	a1 1d       	adc	r26, r1
    3326:	6a 0f       	add	r22, r26
    3328:	71 1d       	adc	r23, r1
    332a:	81 1d       	adc	r24, r1
    332c:	91 1d       	adc	r25, r1
    332e:	a1 1d       	adc	r26, r1
    3330:	20 d0       	rcall	.+64     	; 0x3372 <__ultoa_invert+0x84>
    3332:	09 f4       	brne	.+2      	; 0x3336 <__ultoa_invert+0x48>
    3334:	68 94       	set
    3336:	3f 91       	pop	r19
    3338:	2a e0       	ldi	r18, 0x0A	; 10
    333a:	26 9f       	mul	r18, r22
    333c:	11 24       	eor	r1, r1
    333e:	30 19       	sub	r19, r0
    3340:	30 5d       	subi	r19, 0xD0	; 208
    3342:	31 93       	st	Z+, r19
    3344:	de f6       	brtc	.-74     	; 0x32fc <__ultoa_invert+0xe>
    3346:	cf 01       	movw	r24, r30
    3348:	08 95       	ret
    334a:	46 2f       	mov	r20, r22
    334c:	47 70       	andi	r20, 0x07	; 7
    334e:	40 5d       	subi	r20, 0xD0	; 208
    3350:	41 93       	st	Z+, r20
    3352:	b3 e0       	ldi	r27, 0x03	; 3
    3354:	0f d0       	rcall	.+30     	; 0x3374 <__ultoa_invert+0x86>
    3356:	c9 f7       	brne	.-14     	; 0x334a <__ultoa_invert+0x5c>
    3358:	f6 cf       	rjmp	.-20     	; 0x3346 <__ultoa_invert+0x58>
    335a:	46 2f       	mov	r20, r22
    335c:	4f 70       	andi	r20, 0x0F	; 15
    335e:	40 5d       	subi	r20, 0xD0	; 208
    3360:	4a 33       	cpi	r20, 0x3A	; 58
    3362:	18 f0       	brcs	.+6      	; 0x336a <__ultoa_invert+0x7c>
    3364:	49 5d       	subi	r20, 0xD9	; 217
    3366:	31 fd       	sbrc	r19, 1
    3368:	40 52       	subi	r20, 0x20	; 32
    336a:	41 93       	st	Z+, r20
    336c:	02 d0       	rcall	.+4      	; 0x3372 <__ultoa_invert+0x84>
    336e:	a9 f7       	brne	.-22     	; 0x335a <__ultoa_invert+0x6c>
    3370:	ea cf       	rjmp	.-44     	; 0x3346 <__ultoa_invert+0x58>
    3372:	b4 e0       	ldi	r27, 0x04	; 4
    3374:	a6 95       	lsr	r26
    3376:	97 95       	ror	r25
    3378:	87 95       	ror	r24
    337a:	77 95       	ror	r23
    337c:	67 95       	ror	r22
    337e:	ba 95       	dec	r27
    3380:	c9 f7       	brne	.-14     	; 0x3374 <__ultoa_invert+0x86>
    3382:	00 97       	sbiw	r24, 0x00	; 0
    3384:	61 05       	cpc	r22, r1
    3386:	71 05       	cpc	r23, r1
    3388:	08 95       	ret
    338a:	9b 01       	movw	r18, r22
    338c:	ac 01       	movw	r20, r24
    338e:	0a 2e       	mov	r0, r26
    3390:	06 94       	lsr	r0
    3392:	57 95       	ror	r21
    3394:	47 95       	ror	r20
    3396:	37 95       	ror	r19
    3398:	27 95       	ror	r18
    339a:	ba 95       	dec	r27
    339c:	c9 f7       	brne	.-14     	; 0x3390 <__ultoa_invert+0xa2>
    339e:	62 0f       	add	r22, r18
    33a0:	73 1f       	adc	r23, r19
    33a2:	84 1f       	adc	r24, r20
    33a4:	95 1f       	adc	r25, r21
    33a6:	a0 1d       	adc	r26, r0
    33a8:	08 95       	ret

000033aa <_exit>:
    33aa:	f8 94       	cli

000033ac <__stop_program>:
    33ac:	ff cf       	rjmp	.-2      	; 0x33ac <__stop_program>
