Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Feb 25 21:40:34 2025
| Host         : KOMPUTER running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file pwm_platform_control_sets_placed.rpt
| Design       : pwm_platform
| Device       : xc7z010
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     5 |
| Unused register locations in slices containing registers |    21 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            1 |
|      3 |            1 |
|      7 |            1 |
|     11 |            1 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              22 |           14 |
| No           | No                    | Yes                    |               3 |            3 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              11 |            4 |
| Yes          | No                    | Yes                    |               7 |            3 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+----------------------------------------------+--------------------------------------------+------------------+----------------+
|   Clock Signal   |                 Enable Signal                |              Set/Reset Signal              | Slice Load Count | Bel Load Count |
+------------------+----------------------------------------------+--------------------------------------------+------------------+----------------+
|  clk_mmcm_1_BUFG |                                              |                                            |                1 |              1 |
|  clk_mmcm_2_BUFG |                                              | centered_pwm_1channel/cnt/pwm_c_enable_reg |                3 |              3 |
|  clk_mmcm_2_BUFG | centered_pwm_1channel/cnt/counter[6]_i_1_n_0 | centered_pwm_1channel/cnt/pwm_c_enable_reg |                3 |              7 |
|  clk_mmcm_2_BUFG | cos_tab_gen/angle[10]_i_1_n_0                |                                            |                4 |             11 |
|  clk_mmcm_2_BUFG |                                              |                                            |               13 |             22 |
+------------------+----------------------------------------------+--------------------------------------------+------------------+----------------+


