<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Group Instance : \TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         16_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.colResizable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  westLayout = $('div.ui-layout-west').layout({
    north__paneSelector: ".ui-layout-west-inner-north",
    center__paneSelector: ".ui-layout-west-inner-center", 
    north__size: 100,
    spacing_open: 4,
    spacing_closed: 4
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
  $("table").colResizable({    liveDrag:true,
    fixed:false,
    draggingClass:"dragging"
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>
<a name="inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         16_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"></a>
</div>
<div class="ui-layout-west">
<div class="ui-layout-west-inner-center">
<div name='\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         16_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         16_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage" >\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         16_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         16_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         16_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage" >Variables</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         16_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage">Variables for Group Instance  \TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         16_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage
</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         16_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit"  onclick="checkLink(this)" target="detailFrame">ea_bit</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">2</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         17_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage'>
<a name="inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         17_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         17_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage" >\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         17_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         17_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         17_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage" >Variables</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         17_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage">Variables for Group Instance  \TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         17_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage
</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         17_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit"  onclick="checkLink(this)" target="detailFrame">ea_bit</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">2</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         18_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage'>
<a name="inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         18_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         18_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage" >\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         18_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         18_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         18_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage" >Variables</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         18_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage">Variables for Group Instance  \TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         18_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage
</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         18_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit"  onclick="checkLink(this)" target="detailFrame">ea_bit</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">2</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         19_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage'>
<a name="inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         19_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         19_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage" >\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         19_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         19_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         19_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage" >Variables</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         19_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage">Variables for Group Instance  \TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         19_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage
</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         19_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit"  onclick="checkLink(this)" target="detailFrame">ea_bit</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">2</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         20_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage'>
<a name="inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         20_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         20_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage" >\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         20_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         20_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         20_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage" >Variables</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         20_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage">Variables for Group Instance  \TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         20_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage
</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         20_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit"  onclick="checkLink(this)" target="detailFrame">ea_bit</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">2</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         21_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage'>
<a name="inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         21_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         21_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage" >\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         21_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         21_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         21_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage" >Variables</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         21_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage">Variables for Group Instance  \TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         21_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage
</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         21_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit"  onclick="checkLink(this)" target="detailFrame">ea_bit</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">2</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         22_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage'>
<a name="inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         22_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         22_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage" >\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         22_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         22_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         22_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage" >Variables</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         22_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage">Variables for Group Instance  \TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         22_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage
</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         22_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit"  onclick="checkLink(this)" target="detailFrame">ea_bit</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">2</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         23_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage'>
<a name="inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         23_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         23_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage" >\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         23_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         23_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         23_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage" >Variables</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         23_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage">Variables for Group Instance  \TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         23_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage
</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         23_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit"  onclick="checkLink(this)" target="detailFrame">ea_bit</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">2</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         24_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage'>
<a name="inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         24_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         24_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage" >\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         24_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         24_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         24_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage" >Variables</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         24_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage">Variables for Group Instance  \TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         24_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage
</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         24_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit"  onclick="checkLink(this)" target="detailFrame">ea_bit</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">2</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         25_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage'>
<a name="inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         25_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         25_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage" >\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         25_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         25_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         25_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage" >Variables</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         25_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage">Variables for Group Instance  \TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         25_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage
</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         25_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit"  onclick="checkLink(this)" target="detailFrame">ea_bit</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">2</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         26_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage'>
<a name="inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         26_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         26_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage" >\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         26_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         26_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         26_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage" >Variables</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         26_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage">Variables for Group Instance  \TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         26_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage
</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         26_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit"  onclick="checkLink(this)" target="detailFrame">ea_bit</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">2</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         27_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage'>
<a name="inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         27_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         27_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage" >\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         27_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         27_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         27_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage" >Variables</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         27_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage">Variables for Group Instance  \TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         27_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage
</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         27_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit"  onclick="checkLink(this)" target="detailFrame">ea_bit</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">2</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         28_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage'>
<a name="inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         28_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         28_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage" >\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         28_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         28_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         28_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage" >Variables</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         28_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage">Variables for Group Instance  \TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         28_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage
</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         28_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit"  onclick="checkLink(this)" target="detailFrame">ea_bit</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">2</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         29_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage'>
<a name="inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         29_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         29_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage" >\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         29_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         29_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         29_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage" >Variables</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         29_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage">Variables for Group Instance  \TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         29_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage
</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         29_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit"  onclick="checkLink(this)" target="detailFrame">ea_bit</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">2</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         30_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage'>
<a name="inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         30_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         30_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage" >\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         30_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         30_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         30_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage" >Variables</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         30_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage">Variables for Group Instance  \TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         30_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage
</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         30_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit"  onclick="checkLink(this)" target="detailFrame">ea_bit</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">2</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         31_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage'>
<a name="inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         31_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         31_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage" >\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         31_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         31_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         31_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage" >Variables</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         31_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage">Variables for Group Instance  \TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         31_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage
</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         31_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit"  onclick="checkLink(this)" target="detailFrame">ea_bit</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">2</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_          0_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage'>
<a name="inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_          0_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_          0_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage" >\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_          0_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_          0_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_          0_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage" >Variables</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_          0_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage">Variables for Group Instance  \TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_          0_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage
</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_          0_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit"  onclick="checkLink(this)" target="detailFrame">ea_bit</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">2</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_          1_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage'>
<a name="inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_          1_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_          1_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage" >\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_          1_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_          1_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_          1_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage" >Variables</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_          1_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage">Variables for Group Instance  \TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_          1_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage
</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_          1_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit"  onclick="checkLink(this)" target="detailFrame">ea_bit</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">2</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_          2_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage'>
<a name="inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_          2_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_          2_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage" >\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_          2_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_          2_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_          2_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage" >Variables</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_          2_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage">Variables for Group Instance  \TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_          2_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage
</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_          2_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit"  onclick="checkLink(this)" target="detailFrame">ea_bit</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">2</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_          3_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage'>
<a name="inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_          3_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_          3_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage" >\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_          3_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_          3_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_          3_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage" >Variables</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_          3_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage">Variables for Group Instance  \TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_          3_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage
</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_          3_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit"  onclick="checkLink(this)" target="detailFrame">ea_bit</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">2</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_          5_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage'>
<a name="inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_          5_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_          5_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage" >\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_          5_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_          5_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_          5_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage" >Variables</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_          5_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage">Variables for Group Instance  \TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_          5_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage
</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_          5_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit"  onclick="checkLink(this)" target="detailFrame">ea_bit</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">2</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_          6_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage'>
<a name="inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_          6_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_          6_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage" >\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_          6_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_          6_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_          6_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage" >Variables</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_          6_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage">Variables for Group Instance  \TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_          6_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage
</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_          6_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit"  onclick="checkLink(this)" target="detailFrame">ea_bit</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">2</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_          7_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage'>
<a name="inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_          7_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_          7_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage" >\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_          7_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_          7_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_          7_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage" >Variables</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_          7_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage">Variables for Group Instance  \TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_          7_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage
</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_          7_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit"  onclick="checkLink(this)" target="detailFrame">ea_bit</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">2</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_          8_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage'>
<a name="inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_          8_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_          8_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage" >\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_          8_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_          8_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_          8_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage" >Variables</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_          8_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage">Variables for Group Instance  \TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_          8_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage
</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_          8_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit"  onclick="checkLink(this)" target="detailFrame">ea_bit</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">2</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_          9_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage'>
<a name="inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_          9_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_          9_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage" >\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_          9_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_          9_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_          9_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage" >Variables</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_          9_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage">Variables for Group Instance  \TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_          9_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage
</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_          9_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit"  onclick="checkLink(this)" target="detailFrame">ea_bit</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">2</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         10_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage'>
<a name="inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         10_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         10_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage" >\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         10_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         10_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         10_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage" >Variables</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         10_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage">Variables for Group Instance  \TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         10_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage
</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         10_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit"  onclick="checkLink(this)" target="detailFrame">ea_bit</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">2</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         11_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage'>
<a name="inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         11_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         11_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage" >\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         11_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         11_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         11_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage" >Variables</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         11_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage">Variables for Group Instance  \TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         11_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage
</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         11_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit"  onclick="checkLink(this)" target="detailFrame">ea_bit</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">2</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         13_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage'>
<a name="inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         13_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         13_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage" >\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         13_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         13_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         13_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage" >Variables</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         13_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage">Variables for Group Instance  \TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         13_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage
</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         13_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit"  onclick="checkLink(this)" target="detailFrame">ea_bit</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">2</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         14_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage'>
<a name="inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         14_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         14_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage" >\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         14_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         14_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         14_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage" >Variables</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         14_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage">Variables for Group Instance  \TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         14_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage
</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         14_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit"  onclick="checkLink(this)" target="detailFrame">ea_bit</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">2</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         15_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage'>
<a name="inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         15_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         15_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage" >\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         15_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         15_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         15_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage" >Variables</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         15_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage">Variables for Group Instance  \TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         15_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage
</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         15_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit"  onclick="checkLink(this)" target="detailFrame">ea_bit</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">2</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         16_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage'>
<a name="inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         16_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         16_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage" >\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         16_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         16_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         16_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage" >Variables</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         16_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage">Variables for Group Instance  \TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         16_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage
</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         16_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit"  onclick="checkLink(this)" target="detailFrame">ea_bit</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">2</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         17_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage'>
<a name="inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         17_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         17_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage" >\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         17_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         17_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         17_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage" >Variables</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         17_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage">Variables for Group Instance  \TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         17_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage
</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         17_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit"  onclick="checkLink(this)" target="detailFrame">ea_bit</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">2</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         19_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage'>
<a name="inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         19_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         19_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage" >\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         19_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         19_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         19_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage" >Variables</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         19_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage">Variables for Group Instance  \TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         19_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage
</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         19_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit"  onclick="checkLink(this)" target="detailFrame">ea_bit</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">2</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         21_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage'>
<a name="inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         21_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         21_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage" >\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         21_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         21_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         21_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage" >Variables</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         21_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage">Variables for Group Instance  \TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         21_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage
</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         21_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit"  onclick="checkLink(this)" target="detailFrame">ea_bit</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">2</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         23_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage'>
<a name="inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         23_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         23_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage" >\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         23_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         23_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         23_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage" >Variables</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         23_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage">Variables for Group Instance  \TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         23_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage
</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         23_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit"  onclick="checkLink(this)" target="detailFrame">ea_bit</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">2</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         28_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage'>
<a name="inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         28_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         28_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage" >\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         28_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         28_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         28_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage" >Variables</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         28_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage">Variables for Group Instance  \TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         28_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage
</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         28_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit"  onclick="checkLink(this)" target="detailFrame">ea_bit</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">2</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         31_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage'>
<a name="inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         31_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         31_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage" >\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         31_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         31_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         31_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage" >Variables</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         31_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage">Variables for Group Instance  \TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         31_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage
</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         31_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit"  onclick="checkLink(this)" target="detailFrame">ea_bit</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">2</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         35_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage'>
<a name="inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         35_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         35_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage" >\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         35_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         35_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         35_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage" >Variables</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         35_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage">Variables for Group Instance  \TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         35_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage
</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         35_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit"  onclick="checkLink(this)" target="detailFrame">ea_bit</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">2</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         36_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage'>
<a name="inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         36_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         36_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage" >\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         36_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         36_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         36_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage" >Variables</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         36_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage">Variables for Group Instance  \TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         36_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage
</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         36_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit"  onclick="checkLink(this)" target="detailFrame">ea_bit</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">2</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         37_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage'>
<a name="inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         37_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         37_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage" >\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         37_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         37_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         37_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage" >Variables</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         37_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage">Variables for Group Instance  \TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         37_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage
</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         37_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit"  onclick="checkLink(this)" target="detailFrame">ea_bit</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">2</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         38_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage'>
<a name="inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         38_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         38_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage" >\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         38_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         38_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         38_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage" >Variables</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         38_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage">Variables for Group Instance  \TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         38_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage
</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         38_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit"  onclick="checkLink(this)" target="detailFrame">ea_bit</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">2</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         41_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage'>
<a name="inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         41_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         41_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage" >\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         41_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         41_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         41_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage" >Variables</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         41_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage">Variables for Group Instance  \TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         41_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage
</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         41_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit"  onclick="checkLink(this)" target="detailFrame">ea_bit</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">2</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         42_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage'>
<a name="inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         42_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         42_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage" >\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         42_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         42_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         42_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage" >Variables</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         42_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage">Variables for Group Instance  \TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         42_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage
</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         42_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit"  onclick="checkLink(this)" target="detailFrame">ea_bit</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">2</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         44_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage'>
<a name="inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         44_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         44_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage" >\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         44_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         44_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         44_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage" >Variables</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         44_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage">Variables for Group Instance  \TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         44_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage
</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         44_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit"  onclick="checkLink(this)" target="detailFrame">ea_bit</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">2</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         46_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage'>
<a name="inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         46_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         46_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage" >\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         46_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         46_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         46_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage" >Variables</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         46_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage">Variables for Group Instance  \TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         46_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage
</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         46_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit"  onclick="checkLink(this)" target="detailFrame">ea_bit</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">2</td>
<td></td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-west-inner-north">
<a href="grp146.html" >Go back</a><br clear=all>
<span class=titlename>Group Instances:</span>
<br clear=all>
<a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         16_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         16_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         16_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a><br>
<a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         17_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         17_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         17_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a><br>
<a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         18_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         18_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         18_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a><br>
<a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         19_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         19_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         19_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a><br>
<a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         20_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         20_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         20_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a><br>
<a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         21_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         21_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         21_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a><br>
<a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         22_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         22_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         22_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a><br>
<a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         23_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         23_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         23_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a><br>
<a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         24_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         24_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         24_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a><br>
<a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         25_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         25_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         25_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a><br>
<a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         26_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         26_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         26_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a><br>
<a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         27_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         27_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         27_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a><br>
<a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         28_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         28_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         28_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a><br>
<a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         29_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         29_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         29_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a><br>
<a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         30_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         30_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         30_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a><br>
<a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         31_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         31_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         31_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a><br>
<a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_          0_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_          0_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_          0_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a><br>
<a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_          1_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_          1_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_          1_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a><br>
<a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_          2_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_          2_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_          2_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a><br>
<a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_          3_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_          3_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_          3_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a><br>
<a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_          5_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_          5_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_          5_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a><br>
<a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_          6_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_          6_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_          6_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a><br>
<a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_          7_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_          7_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_          7_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a><br>
<a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_          8_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_          8_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_          8_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a><br>
<a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_          9_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_          9_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_          9_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a><br>
<a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         10_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         10_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         10_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a><br>
<a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         11_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         11_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         11_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a><br>
<a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         13_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         13_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         13_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a><br>
<a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         14_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         14_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         14_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a><br>
<a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         15_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         15_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         15_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a><br>
<a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         16_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         16_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         16_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a><br>
<a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         17_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         17_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         17_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a><br>
<a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         19_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         19_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         19_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a><br>
<a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         21_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         21_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         21_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a><br>
<a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         23_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         23_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         23_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a><br>
<a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         28_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         28_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         28_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a><br>
<a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         31_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         31_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         31_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a><br>
<a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         35_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         35_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         35_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a><br>
<a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         36_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         36_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         36_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a><br>
<a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         37_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         37_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         37_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a><br>
<a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         38_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         38_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         38_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a><br>
<a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         41_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         41_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         41_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a><br>
<a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         42_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         42_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         42_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a><br>
<a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         44_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         44_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         44_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a><br>
<a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         46_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         46_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         46_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a><br>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         16_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         16_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit"></a><span class="repname" id="inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         16_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit">Summary for Variable ea_bit</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>Automatically Generated Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for ea_bit</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td class="rt">18476</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[1]</td>
<td class="rt">18654</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         17_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         17_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit"></a><span class="repname" id="inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         17_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit">Summary for Variable ea_bit</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>Automatically Generated Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for ea_bit</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td class="rt">18537</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[1]</td>
<td class="rt">18593</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         18_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         18_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit"></a><span class="repname" id="inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         18_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit">Summary for Variable ea_bit</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>Automatically Generated Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for ea_bit</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td class="rt">18609</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[1]</td>
<td class="rt">18521</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         19_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         19_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit"></a><span class="repname" id="inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         19_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit">Summary for Variable ea_bit</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>Automatically Generated Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for ea_bit</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td class="rt">18486</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[1]</td>
<td class="rt">18644</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         20_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         20_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit"></a><span class="repname" id="inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         20_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit">Summary for Variable ea_bit</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>Automatically Generated Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for ea_bit</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td class="rt">18783</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[1]</td>
<td class="rt">18347</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         21_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         21_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit"></a><span class="repname" id="inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         21_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit">Summary for Variable ea_bit</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>Automatically Generated Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for ea_bit</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td class="rt">18742</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[1]</td>
<td class="rt">18388</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         22_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         22_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit"></a><span class="repname" id="inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         22_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit">Summary for Variable ea_bit</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>Automatically Generated Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for ea_bit</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td class="rt">18437</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[1]</td>
<td class="rt">18693</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         23_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         23_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit"></a><span class="repname" id="inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         23_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit">Summary for Variable ea_bit</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>Automatically Generated Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for ea_bit</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td class="rt">18535</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[1]</td>
<td class="rt">18595</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         24_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         24_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit"></a><span class="repname" id="inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         24_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit">Summary for Variable ea_bit</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>Automatically Generated Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for ea_bit</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td class="rt">18394</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[1]</td>
<td class="rt">18736</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         25_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         25_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit"></a><span class="repname" id="inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         25_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit">Summary for Variable ea_bit</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>Automatically Generated Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for ea_bit</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td class="rt">18612</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[1]</td>
<td class="rt">18518</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         26_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         26_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit"></a><span class="repname" id="inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         26_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit">Summary for Variable ea_bit</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>Automatically Generated Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for ea_bit</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td class="rt">18533</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[1]</td>
<td class="rt">18597</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         27_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         27_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit"></a><span class="repname" id="inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         27_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit">Summary for Variable ea_bit</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>Automatically Generated Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for ea_bit</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td class="rt">18655</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[1]</td>
<td class="rt">18475</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         28_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         28_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit"></a><span class="repname" id="inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         28_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit">Summary for Variable ea_bit</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>Automatically Generated Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for ea_bit</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td class="rt">18499</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[1]</td>
<td class="rt">18631</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         29_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         29_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit"></a><span class="repname" id="inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         29_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit">Summary for Variable ea_bit</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>Automatically Generated Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for ea_bit</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td class="rt">18511</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[1]</td>
<td class="rt">18619</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         30_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         30_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit"></a><span class="repname" id="inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         30_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit">Summary for Variable ea_bit</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>Automatically Generated Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for ea_bit</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td class="rt">18707</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[1]</td>
<td class="rt">18423</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         31_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         31_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit"></a><span class="repname" id="inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         31_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit">Summary for Variable ea_bit</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>Automatically Generated Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for ea_bit</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td class="rt">18555</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[1]</td>
<td class="rt">18575</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_          0_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_          0_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit"></a><span class="repname" id="inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_          0_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit">Summary for Variable ea_bit</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>Automatically Generated Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for ea_bit</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td class="rt">30202</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[1]</td>
<td class="rt">6928</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_          1_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_          1_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit"></a><span class="repname" id="inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_          1_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit">Summary for Variable ea_bit</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>Automatically Generated Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for ea_bit</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td class="rt">30202</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[1]</td>
<td class="rt">6928</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_          2_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_          2_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit"></a><span class="repname" id="inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_          2_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit">Summary for Variable ea_bit</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>Automatically Generated Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for ea_bit</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td class="rt">32566</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[1]</td>
<td class="rt">4564</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_          3_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_          3_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit"></a><span class="repname" id="inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_          3_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit">Summary for Variable ea_bit</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>Automatically Generated Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for ea_bit</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td class="rt">30202</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[1]</td>
<td class="rt">6928</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_          5_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_          5_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit"></a><span class="repname" id="inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_          5_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit">Summary for Variable ea_bit</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>Automatically Generated Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for ea_bit</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td class="rt">30202</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[1]</td>
<td class="rt">6928</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_          6_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_          6_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit"></a><span class="repname" id="inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_          6_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit">Summary for Variable ea_bit</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>Automatically Generated Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for ea_bit</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td class="rt">32566</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[1]</td>
<td class="rt">4564</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_          7_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_          7_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit"></a><span class="repname" id="inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_          7_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit">Summary for Variable ea_bit</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>Automatically Generated Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for ea_bit</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td class="rt">30202</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[1]</td>
<td class="rt">6928</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_          8_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_          8_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit"></a><span class="repname" id="inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_          8_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit">Summary for Variable ea_bit</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>Automatically Generated Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for ea_bit</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td class="rt">30202</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[1]</td>
<td class="rt">6928</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_          9_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_          9_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit"></a><span class="repname" id="inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_          9_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit">Summary for Variable ea_bit</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>Automatically Generated Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for ea_bit</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td class="rt">32484</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[1]</td>
<td class="rt">4646</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         10_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         10_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit"></a><span class="repname" id="inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         10_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit">Summary for Variable ea_bit</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>Automatically Generated Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for ea_bit</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td class="rt">32566</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[1]</td>
<td class="rt">4564</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         11_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         11_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit"></a><span class="repname" id="inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         11_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit">Summary for Variable ea_bit</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>Automatically Generated Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for ea_bit</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td class="rt">30202</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[1]</td>
<td class="rt">6928</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         13_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         13_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit"></a><span class="repname" id="inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         13_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit">Summary for Variable ea_bit</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>Automatically Generated Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for ea_bit</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td class="rt">32484</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[1]</td>
<td class="rt">4646</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         14_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         14_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit"></a><span class="repname" id="inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         14_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit">Summary for Variable ea_bit</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>Automatically Generated Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for ea_bit</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td class="rt">32566</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[1]</td>
<td class="rt">4564</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         15_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         15_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit"></a><span class="repname" id="inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         15_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit">Summary for Variable ea_bit</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>Automatically Generated Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for ea_bit</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td class="rt">30202</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[1]</td>
<td class="rt">6928</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         16_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         16_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit"></a><span class="repname" id="inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         16_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit">Summary for Variable ea_bit</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>Automatically Generated Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for ea_bit</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td class="rt">34848</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[1]</td>
<td class="rt">2282</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         17_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         17_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit"></a><span class="repname" id="inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         17_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit">Summary for Variable ea_bit</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>Automatically Generated Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for ea_bit</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td class="rt">34848</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[1]</td>
<td class="rt">2282</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         19_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         19_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit"></a><span class="repname" id="inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         19_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit">Summary for Variable ea_bit</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>Automatically Generated Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for ea_bit</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td class="rt">34848</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[1]</td>
<td class="rt">2282</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         21_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         21_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit"></a><span class="repname" id="inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         21_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit">Summary for Variable ea_bit</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>Automatically Generated Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for ea_bit</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td class="rt">34848</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[1]</td>
<td class="rt">2282</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         23_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         23_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit"></a><span class="repname" id="inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         23_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit">Summary for Variable ea_bit</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>Automatically Generated Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for ea_bit</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td class="rt">34848</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[1]</td>
<td class="rt">2282</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         28_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         28_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit"></a><span class="repname" id="inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         28_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit">Summary for Variable ea_bit</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>Automatically Generated Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for ea_bit</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td class="rt">34848</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[1]</td>
<td class="rt">2282</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         31_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         31_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit"></a><span class="repname" id="inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         31_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit">Summary for Variable ea_bit</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>Automatically Generated Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for ea_bit</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td class="rt">34848</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[1]</td>
<td class="rt">2282</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         35_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         35_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit"></a><span class="repname" id="inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         35_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit">Summary for Variable ea_bit</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>Automatically Generated Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for ea_bit</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td class="rt">34848</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[1]</td>
<td class="rt">2282</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         36_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         36_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit"></a><span class="repname" id="inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         36_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit">Summary for Variable ea_bit</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>Automatically Generated Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for ea_bit</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td class="rt">34848</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[1]</td>
<td class="rt">2282</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         37_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         37_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit"></a><span class="repname" id="inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         37_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit">Summary for Variable ea_bit</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>Automatically Generated Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for ea_bit</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td class="rt">34848</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[1]</td>
<td class="rt">2282</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         38_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         38_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit"></a><span class="repname" id="inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         38_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit">Summary for Variable ea_bit</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>Automatically Generated Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for ea_bit</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td class="rt">34848</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[1]</td>
<td class="rt">2282</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         41_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         41_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit"></a><span class="repname" id="inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         41_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit">Summary for Variable ea_bit</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>Automatically Generated Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for ea_bit</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td class="rt">34848</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[1]</td>
<td class="rt">2282</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         42_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         42_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit"></a><span class="repname" id="inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         42_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit">Summary for Variable ea_bit</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>Automatically Generated Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for ea_bit</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td class="rt">34848</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[1]</td>
<td class="rt">2282</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         44_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         44_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit"></a><span class="repname" id="inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         44_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit">Summary for Variable ea_bit</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>Automatically Generated Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for ea_bit</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td class="rt">34848</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[1]</td>
<td class="rt">2282</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         46_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         46_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit"></a><span class="repname" id="inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         46_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit">Summary for Variable ea_bit</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>Automatically Generated Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for ea_bit</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td class="rt">34848</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[1]</td>
<td class="rt">2282</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         16_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         16_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit">Variable : ea_bit</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         17_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         17_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit">Variable : ea_bit</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         18_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         18_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit">Variable : ea_bit</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         19_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         19_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit">Variable : ea_bit</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         20_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         20_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit">Variable : ea_bit</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         21_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         21_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit">Variable : ea_bit</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         22_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         22_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit">Variable : ea_bit</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         23_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         23_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit">Variable : ea_bit</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         24_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         24_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit">Variable : ea_bit</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         25_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         25_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit">Variable : ea_bit</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         26_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         26_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit">Variable : ea_bit</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         27_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         27_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit">Variable : ea_bit</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         28_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         28_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit">Variable : ea_bit</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         29_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         29_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit">Variable : ea_bit</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         30_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         30_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit">Variable : ea_bit</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         31_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         31_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit">Variable : ea_bit</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_          0_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_          0_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit">Variable : ea_bit</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_          1_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_          1_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit">Variable : ea_bit</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_          2_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_          2_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit">Variable : ea_bit</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_          3_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_          3_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit">Variable : ea_bit</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_          5_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_          5_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit">Variable : ea_bit</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_          6_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_          6_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit">Variable : ea_bit</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_          7_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_          7_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit">Variable : ea_bit</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_          8_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_          8_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit">Variable : ea_bit</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_          9_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_          9_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit">Variable : ea_bit</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         10_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         10_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit">Variable : ea_bit</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         11_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         11_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit">Variable : ea_bit</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         13_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         13_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit">Variable : ea_bit</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         14_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         14_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit">Variable : ea_bit</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         15_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         15_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit">Variable : ea_bit</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         16_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         16_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit">Variable : ea_bit</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         17_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         17_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit">Variable : ea_bit</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         19_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         19_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit">Variable : ea_bit</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         21_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         21_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit">Variable : ea_bit</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         23_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         23_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit">Variable : ea_bit</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         28_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         28_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit">Variable : ea_bit</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         31_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         31_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit">Variable : ea_bit</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         35_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         35_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit">Variable : ea_bit</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         36_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         36_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit">Variable : ea_bit</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         37_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         37_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit">Variable : ea_bit</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         38_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         38_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit">Variable : ea_bit</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         41_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         41_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit">Variable : ea_bit</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         42_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         42_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit">Variable : ea_bit</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         44_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         44_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit">Variable : ea_bit</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         46_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         46_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit">Variable : ea_bit</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
