;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.2
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* Rx */
Rx__0__INTTYPE EQU CYREG_PICU2_INTTYPE6
Rx__0__MASK EQU 0x40
Rx__0__PC EQU CYREG_PRT2_PC6
Rx__0__PORT EQU 2
Rx__0__SHIFT EQU 6
Rx__AG EQU CYREG_PRT2_AG
Rx__AMUX EQU CYREG_PRT2_AMUX
Rx__BIE EQU CYREG_PRT2_BIE
Rx__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Rx__BYP EQU CYREG_PRT2_BYP
Rx__CTL EQU CYREG_PRT2_CTL
Rx__DM0 EQU CYREG_PRT2_DM0
Rx__DM1 EQU CYREG_PRT2_DM1
Rx__DM2 EQU CYREG_PRT2_DM2
Rx__DR EQU CYREG_PRT2_DR
Rx__INP_DIS EQU CYREG_PRT2_INP_DIS
Rx__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Rx__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Rx__LCD_EN EQU CYREG_PRT2_LCD_EN
Rx__MASK EQU 0x40
Rx__PORT EQU 2
Rx__PRT EQU CYREG_PRT2_PRT
Rx__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Rx__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Rx__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Rx__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Rx__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Rx__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Rx__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Rx__PS EQU CYREG_PRT2_PS
Rx__SHIFT EQU 6
Rx__SLW EQU CYREG_PRT2_SLW

/* Tx */
Tx__0__INTTYPE EQU CYREG_PICU12_INTTYPE6
Tx__0__MASK EQU 0x40
Tx__0__PC EQU CYREG_PRT12_PC6
Tx__0__PORT EQU 12
Tx__0__SHIFT EQU 6
Tx__AG EQU CYREG_PRT12_AG
Tx__BIE EQU CYREG_PRT12_BIE
Tx__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Tx__BYP EQU CYREG_PRT12_BYP
Tx__DM0 EQU CYREG_PRT12_DM0
Tx__DM1 EQU CYREG_PRT12_DM1
Tx__DM2 EQU CYREG_PRT12_DM2
Tx__DR EQU CYREG_PRT12_DR
Tx__INP_DIS EQU CYREG_PRT12_INP_DIS
Tx__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Tx__MASK EQU 0x40
Tx__PORT EQU 12
Tx__PRT EQU CYREG_PRT12_PRT
Tx__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Tx__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Tx__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Tx__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Tx__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Tx__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Tx__PS EQU CYREG_PRT12_PS
Tx__SHIFT EQU 6
Tx__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Tx__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Tx__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Tx__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Tx__SLW EQU CYREG_PRT12_SLW

/* UART */
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB10_11_CTL
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB10_11_CTL
UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB10_11_CTL
UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB10_11_CTL
UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB10_11_MSK
UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB10_11_MSK
UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB10_11_MSK
UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB10_11_MSK
UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
UART_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B0_UDB10_CTL
UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB10_ST_CTL
UART_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B0_UDB10_CTL
UART_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B0_UDB10_ST_CTL
UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
UART_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B0_UDB10_MSK
UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB10_11_ST
UART_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B0_UDB10_MSK
UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB10_ST_CTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB10_ST_CTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B0_UDB10_ST
UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB12_13_A0
UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB12_13_A1
UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB12_13_D0
UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB12_13_D1
UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB12_13_F0
UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB12_13_F1
UART_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB12_A0_A1
UART_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B0_UDB12_A0
UART_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B0_UDB12_A1
UART_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB12_D0_D1
UART_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B0_UDB12_D0
UART_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B0_UDB12_D1
UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
UART_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB12_F0_F1
UART_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B0_UDB12_F0
UART_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B0_UDB12_F1
UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
UART_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB11_12_ST
UART_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_BUART_sRX_RxSts__3__POS EQU 3
UART_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_BUART_sRX_RxSts__4__POS EQU 4
UART_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_BUART_sRX_RxSts__5__POS EQU 5
UART_BUART_sRX_RxSts__MASK EQU 0x38
UART_BUART_sRX_RxSts__MASK_REG EQU CYREG_B0_UDB11_MSK
UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
UART_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B0_UDB11_ST
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB09_10_A0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB09_10_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB09_10_D0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB09_10_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB09_10_F0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB09_10_F1
UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB09_A0_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB09_A0
UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB09_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB09_D0_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB09_D0
UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB09_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB09_F0_F1
UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB09_F0
UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB09_F1
UART_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
UART_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB09_10_A0
UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB09_10_A1
UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB09_10_D0
UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB09_10_D1
UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB09_10_F0
UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB09_10_F1
UART_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB09_A0_A1
UART_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B1_UDB09_A0
UART_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B1_UDB09_A1
UART_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB09_D0_D1
UART_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B1_UDB09_D0
UART_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B1_UDB09_D1
UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
UART_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB09_F0_F1
UART_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B1_UDB09_F0
UART_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B1_UDB09_F1
UART_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_BUART_sTX_TxSts__0__POS EQU 0
UART_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_BUART_sTX_TxSts__1__POS EQU 1
UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
UART_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB09_10_ST
UART_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_BUART_sTX_TxSts__2__POS EQU 2
UART_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_BUART_sTX_TxSts__3__POS EQU 3
UART_BUART_sTX_TxSts__MASK EQU 0x0F
UART_BUART_sTX_TxSts__MASK_REG EQU CYREG_B1_UDB09_MSK
UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
UART_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B1_UDB09_ST
UART_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
UART_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
UART_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
UART_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_IntClock__INDEX EQU 0x00
UART_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_IntClock__PM_ACT_MSK EQU 0x01
UART_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_IntClock__PM_STBY_MSK EQU 0x01
UART_RXInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
UART_RXInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
UART_RXInternalInterrupt__INTC_MASK EQU 0x01
UART_RXInternalInterrupt__INTC_NUMBER EQU 0
UART_RXInternalInterrupt__INTC_PRIOR_NUM EQU 7
UART_RXInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
UART_RXInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
UART_RXInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
UART_TXInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
UART_TXInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
UART_TXInternalInterrupt__INTC_MASK EQU 0x02
UART_TXInternalInterrupt__INTC_NUMBER EQU 1
UART_TXInternalInterrupt__INTC_PRIOR_NUM EQU 7
UART_TXInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
UART_TXInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
UART_TXInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Pin_A */
Pin_A__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
Pin_A__0__MASK EQU 0x01
Pin_A__0__PC EQU CYREG_PRT0_PC0
Pin_A__0__PORT EQU 0
Pin_A__0__SHIFT EQU 0
Pin_A__AG EQU CYREG_PRT0_AG
Pin_A__AMUX EQU CYREG_PRT0_AMUX
Pin_A__BIE EQU CYREG_PRT0_BIE
Pin_A__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pin_A__BYP EQU CYREG_PRT0_BYP
Pin_A__CTL EQU CYREG_PRT0_CTL
Pin_A__DM0 EQU CYREG_PRT0_DM0
Pin_A__DM1 EQU CYREG_PRT0_DM1
Pin_A__DM2 EQU CYREG_PRT0_DM2
Pin_A__DR EQU CYREG_PRT0_DR
Pin_A__INP_DIS EQU CYREG_PRT0_INP_DIS
Pin_A__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Pin_A__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pin_A__LCD_EN EQU CYREG_PRT0_LCD_EN
Pin_A__MASK EQU 0x01
Pin_A__PORT EQU 0
Pin_A__PRT EQU CYREG_PRT0_PRT
Pin_A__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pin_A__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pin_A__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pin_A__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pin_A__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pin_A__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pin_A__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pin_A__PS EQU CYREG_PRT0_PS
Pin_A__SHIFT EQU 0
Pin_A__SLW EQU CYREG_PRT0_SLW

/* Pin_X */
Pin_X__0__INTTYPE EQU CYREG_PICU0_INTTYPE3
Pin_X__0__MASK EQU 0x08
Pin_X__0__PC EQU CYREG_PRT0_PC3
Pin_X__0__PORT EQU 0
Pin_X__0__SHIFT EQU 3
Pin_X__AG EQU CYREG_PRT0_AG
Pin_X__AMUX EQU CYREG_PRT0_AMUX
Pin_X__BIE EQU CYREG_PRT0_BIE
Pin_X__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pin_X__BYP EQU CYREG_PRT0_BYP
Pin_X__CTL EQU CYREG_PRT0_CTL
Pin_X__DM0 EQU CYREG_PRT0_DM0
Pin_X__DM1 EQU CYREG_PRT0_DM1
Pin_X__DM2 EQU CYREG_PRT0_DM2
Pin_X__DR EQU CYREG_PRT0_DR
Pin_X__INP_DIS EQU CYREG_PRT0_INP_DIS
Pin_X__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Pin_X__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pin_X__LCD_EN EQU CYREG_PRT0_LCD_EN
Pin_X__MASK EQU 0x08
Pin_X__PORT EQU 0
Pin_X__PRT EQU CYREG_PRT0_PRT
Pin_X__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pin_X__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pin_X__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pin_X__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pin_X__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pin_X__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pin_X__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pin_X__PS EQU CYREG_PRT0_PS
Pin_X__SHIFT EQU 3
Pin_X__SLW EQU CYREG_PRT0_SLW

/* Pin_Y */
Pin_Y__0__INTTYPE EQU CYREG_PICU0_INTTYPE2
Pin_Y__0__MASK EQU 0x04
Pin_Y__0__PC EQU CYREG_PRT0_PC2
Pin_Y__0__PORT EQU 0
Pin_Y__0__SHIFT EQU 2
Pin_Y__AG EQU CYREG_PRT0_AG
Pin_Y__AMUX EQU CYREG_PRT0_AMUX
Pin_Y__BIE EQU CYREG_PRT0_BIE
Pin_Y__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pin_Y__BYP EQU CYREG_PRT0_BYP
Pin_Y__CTL EQU CYREG_PRT0_CTL
Pin_Y__DM0 EQU CYREG_PRT0_DM0
Pin_Y__DM1 EQU CYREG_PRT0_DM1
Pin_Y__DM2 EQU CYREG_PRT0_DM2
Pin_Y__DR EQU CYREG_PRT0_DR
Pin_Y__INP_DIS EQU CYREG_PRT0_INP_DIS
Pin_Y__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Pin_Y__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pin_Y__LCD_EN EQU CYREG_PRT0_LCD_EN
Pin_Y__MASK EQU 0x04
Pin_Y__PORT EQU 0
Pin_Y__PRT EQU CYREG_PRT0_PRT
Pin_Y__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pin_Y__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pin_Y__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pin_Y__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pin_Y__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pin_Y__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pin_Y__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pin_Y__PS EQU CYREG_PRT0_PS
Pin_Y__SHIFT EQU 2
Pin_Y__SLW EQU CYREG_PRT0_SLW

/* Pin_Z */
Pin_Z__0__INTTYPE EQU CYREG_PICU0_INTTYPE1
Pin_Z__0__MASK EQU 0x02
Pin_Z__0__PC EQU CYREG_PRT0_PC1
Pin_Z__0__PORT EQU 0
Pin_Z__0__SHIFT EQU 1
Pin_Z__AG EQU CYREG_PRT0_AG
Pin_Z__AMUX EQU CYREG_PRT0_AMUX
Pin_Z__BIE EQU CYREG_PRT0_BIE
Pin_Z__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pin_Z__BYP EQU CYREG_PRT0_BYP
Pin_Z__CTL EQU CYREG_PRT0_CTL
Pin_Z__DM0 EQU CYREG_PRT0_DM0
Pin_Z__DM1 EQU CYREG_PRT0_DM1
Pin_Z__DM2 EQU CYREG_PRT0_DM2
Pin_Z__DR EQU CYREG_PRT0_DR
Pin_Z__INP_DIS EQU CYREG_PRT0_INP_DIS
Pin_Z__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Pin_Z__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pin_Z__LCD_EN EQU CYREG_PRT0_LCD_EN
Pin_Z__MASK EQU 0x02
Pin_Z__PORT EQU 0
Pin_Z__PRT EQU CYREG_PRT0_PRT
Pin_Z__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pin_Z__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pin_Z__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pin_Z__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pin_Z__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pin_Z__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pin_Z__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pin_Z__PS EQU CYREG_PRT0_PS
Pin_Z__SHIFT EQU 1
Pin_Z__SLW EQU CYREG_PRT0_SLW

/* TX_EN */
TX_EN__0__INTTYPE EQU CYREG_PICU2_INTTYPE7
TX_EN__0__MASK EQU 0x80
TX_EN__0__PC EQU CYREG_PRT2_PC7
TX_EN__0__PORT EQU 2
TX_EN__0__SHIFT EQU 7
TX_EN__AG EQU CYREG_PRT2_AG
TX_EN__AMUX EQU CYREG_PRT2_AMUX
TX_EN__BIE EQU CYREG_PRT2_BIE
TX_EN__BIT_MASK EQU CYREG_PRT2_BIT_MASK
TX_EN__BYP EQU CYREG_PRT2_BYP
TX_EN__CTL EQU CYREG_PRT2_CTL
TX_EN__DM0 EQU CYREG_PRT2_DM0
TX_EN__DM1 EQU CYREG_PRT2_DM1
TX_EN__DM2 EQU CYREG_PRT2_DM2
TX_EN__DR EQU CYREG_PRT2_DR
TX_EN__INP_DIS EQU CYREG_PRT2_INP_DIS
TX_EN__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
TX_EN__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
TX_EN__LCD_EN EQU CYREG_PRT2_LCD_EN
TX_EN__MASK EQU 0x80
TX_EN__PORT EQU 2
TX_EN__PRT EQU CYREG_PRT2_PRT
TX_EN__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
TX_EN__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
TX_EN__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
TX_EN__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
TX_EN__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
TX_EN__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
TX_EN__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
TX_EN__PS EQU CYREG_PRT2_PS
TX_EN__SHIFT EQU 7
TX_EN__SLW EQU CYREG_PRT2_SLW

/* Pin_X1 */
Pin_X1__0__INTTYPE EQU CYREG_PICU3_INTTYPE2
Pin_X1__0__MASK EQU 0x04
Pin_X1__0__PC EQU CYREG_PRT3_PC2
Pin_X1__0__PORT EQU 3
Pin_X1__0__SHIFT EQU 2
Pin_X1__AG EQU CYREG_PRT3_AG
Pin_X1__AMUX EQU CYREG_PRT3_AMUX
Pin_X1__BIE EQU CYREG_PRT3_BIE
Pin_X1__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Pin_X1__BYP EQU CYREG_PRT3_BYP
Pin_X1__CTL EQU CYREG_PRT3_CTL
Pin_X1__DM0 EQU CYREG_PRT3_DM0
Pin_X1__DM1 EQU CYREG_PRT3_DM1
Pin_X1__DM2 EQU CYREG_PRT3_DM2
Pin_X1__DR EQU CYREG_PRT3_DR
Pin_X1__INP_DIS EQU CYREG_PRT3_INP_DIS
Pin_X1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Pin_X1__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Pin_X1__LCD_EN EQU CYREG_PRT3_LCD_EN
Pin_X1__MASK EQU 0x04
Pin_X1__PORT EQU 3
Pin_X1__PRT EQU CYREG_PRT3_PRT
Pin_X1__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Pin_X1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Pin_X1__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Pin_X1__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Pin_X1__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Pin_X1__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Pin_X1__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Pin_X1__PS EQU CYREG_PRT3_PS
Pin_X1__SHIFT EQU 2
Pin_X1__SLW EQU CYREG_PRT3_SLW

/* Clock_1 */
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x01
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x02
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x02

/* Pin_LED */
Pin_LED__0__INTTYPE EQU CYREG_PICU3_INTTYPE3
Pin_LED__0__MASK EQU 0x08
Pin_LED__0__PC EQU CYREG_PRT3_PC3
Pin_LED__0__PORT EQU 3
Pin_LED__0__SHIFT EQU 3
Pin_LED__AG EQU CYREG_PRT3_AG
Pin_LED__AMUX EQU CYREG_PRT3_AMUX
Pin_LED__BIE EQU CYREG_PRT3_BIE
Pin_LED__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Pin_LED__BYP EQU CYREG_PRT3_BYP
Pin_LED__CTL EQU CYREG_PRT3_CTL
Pin_LED__DM0 EQU CYREG_PRT3_DM0
Pin_LED__DM1 EQU CYREG_PRT3_DM1
Pin_LED__DM2 EQU CYREG_PRT3_DM2
Pin_LED__DR EQU CYREG_PRT3_DR
Pin_LED__INP_DIS EQU CYREG_PRT3_INP_DIS
Pin_LED__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Pin_LED__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Pin_LED__LCD_EN EQU CYREG_PRT3_LCD_EN
Pin_LED__MASK EQU 0x08
Pin_LED__PORT EQU 3
Pin_LED__PRT EQU CYREG_PRT3_PRT
Pin_LED__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Pin_LED__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Pin_LED__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Pin_LED__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Pin_LED__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Pin_LED__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Pin_LED__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Pin_LED__PS EQU CYREG_PRT3_PS
Pin_LED__SHIFT EQU 3
Pin_LED__SLW EQU CYREG_PRT3_SLW

/* Pin_SW1 */
Pin_SW1__0__INTTYPE EQU CYREG_PICU2_INTTYPE3
Pin_SW1__0__MASK EQU 0x08
Pin_SW1__0__PC EQU CYREG_PRT2_PC3
Pin_SW1__0__PORT EQU 2
Pin_SW1__0__SHIFT EQU 3
Pin_SW1__AG EQU CYREG_PRT2_AG
Pin_SW1__AMUX EQU CYREG_PRT2_AMUX
Pin_SW1__BIE EQU CYREG_PRT2_BIE
Pin_SW1__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Pin_SW1__BYP EQU CYREG_PRT2_BYP
Pin_SW1__CTL EQU CYREG_PRT2_CTL
Pin_SW1__DM0 EQU CYREG_PRT2_DM0
Pin_SW1__DM1 EQU CYREG_PRT2_DM1
Pin_SW1__DM2 EQU CYREG_PRT2_DM2
Pin_SW1__DR EQU CYREG_PRT2_DR
Pin_SW1__INP_DIS EQU CYREG_PRT2_INP_DIS
Pin_SW1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Pin_SW1__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Pin_SW1__LCD_EN EQU CYREG_PRT2_LCD_EN
Pin_SW1__MASK EQU 0x08
Pin_SW1__PORT EQU 2
Pin_SW1__PRT EQU CYREG_PRT2_PRT
Pin_SW1__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Pin_SW1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Pin_SW1__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Pin_SW1__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Pin_SW1__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Pin_SW1__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Pin_SW1__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Pin_SW1__PS EQU CYREG_PRT2_PS
Pin_SW1__SHIFT EQU 3
Pin_SW1__SLW EQU CYREG_PRT2_SLW

/* Pin_SW2 */
Pin_SW2__0__INTTYPE EQU CYREG_PICU2_INTTYPE2
Pin_SW2__0__MASK EQU 0x04
Pin_SW2__0__PC EQU CYREG_PRT2_PC2
Pin_SW2__0__PORT EQU 2
Pin_SW2__0__SHIFT EQU 2
Pin_SW2__AG EQU CYREG_PRT2_AG
Pin_SW2__AMUX EQU CYREG_PRT2_AMUX
Pin_SW2__BIE EQU CYREG_PRT2_BIE
Pin_SW2__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Pin_SW2__BYP EQU CYREG_PRT2_BYP
Pin_SW2__CTL EQU CYREG_PRT2_CTL
Pin_SW2__DM0 EQU CYREG_PRT2_DM0
Pin_SW2__DM1 EQU CYREG_PRT2_DM1
Pin_SW2__DM2 EQU CYREG_PRT2_DM2
Pin_SW2__DR EQU CYREG_PRT2_DR
Pin_SW2__INP_DIS EQU CYREG_PRT2_INP_DIS
Pin_SW2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Pin_SW2__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Pin_SW2__LCD_EN EQU CYREG_PRT2_LCD_EN
Pin_SW2__MASK EQU 0x04
Pin_SW2__PORT EQU 2
Pin_SW2__PRT EQU CYREG_PRT2_PRT
Pin_SW2__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Pin_SW2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Pin_SW2__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Pin_SW2__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Pin_SW2__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Pin_SW2__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Pin_SW2__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Pin_SW2__PS EQU CYREG_PRT2_PS
Pin_SW2__SHIFT EQU 2
Pin_SW2__SLW EQU CYREG_PRT2_SLW

/* Pin_TP5 */
Pin_TP5__0__INTTYPE EQU CYREG_PICU2_INTTYPE1
Pin_TP5__0__MASK EQU 0x02
Pin_TP5__0__PC EQU CYREG_PRT2_PC1
Pin_TP5__0__PORT EQU 2
Pin_TP5__0__SHIFT EQU 1
Pin_TP5__AG EQU CYREG_PRT2_AG
Pin_TP5__AMUX EQU CYREG_PRT2_AMUX
Pin_TP5__BIE EQU CYREG_PRT2_BIE
Pin_TP5__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Pin_TP5__BYP EQU CYREG_PRT2_BYP
Pin_TP5__CTL EQU CYREG_PRT2_CTL
Pin_TP5__DM0 EQU CYREG_PRT2_DM0
Pin_TP5__DM1 EQU CYREG_PRT2_DM1
Pin_TP5__DM2 EQU CYREG_PRT2_DM2
Pin_TP5__DR EQU CYREG_PRT2_DR
Pin_TP5__INP_DIS EQU CYREG_PRT2_INP_DIS
Pin_TP5__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Pin_TP5__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Pin_TP5__LCD_EN EQU CYREG_PRT2_LCD_EN
Pin_TP5__MASK EQU 0x02
Pin_TP5__PORT EQU 2
Pin_TP5__PRT EQU CYREG_PRT2_PRT
Pin_TP5__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Pin_TP5__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Pin_TP5__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Pin_TP5__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Pin_TP5__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Pin_TP5__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Pin_TP5__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Pin_TP5__PS EQU CYREG_PRT2_PS
Pin_TP5__SHIFT EQU 1
Pin_TP5__SLW EQU CYREG_PRT2_SLW

/* Pin_TP6 */
Pin_TP6__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
Pin_TP6__0__MASK EQU 0x01
Pin_TP6__0__PC EQU CYREG_PRT2_PC0
Pin_TP6__0__PORT EQU 2
Pin_TP6__0__SHIFT EQU 0
Pin_TP6__AG EQU CYREG_PRT2_AG
Pin_TP6__AMUX EQU CYREG_PRT2_AMUX
Pin_TP6__BIE EQU CYREG_PRT2_BIE
Pin_TP6__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Pin_TP6__BYP EQU CYREG_PRT2_BYP
Pin_TP6__CTL EQU CYREG_PRT2_CTL
Pin_TP6__DM0 EQU CYREG_PRT2_DM0
Pin_TP6__DM1 EQU CYREG_PRT2_DM1
Pin_TP6__DM2 EQU CYREG_PRT2_DM2
Pin_TP6__DR EQU CYREG_PRT2_DR
Pin_TP6__INP_DIS EQU CYREG_PRT2_INP_DIS
Pin_TP6__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Pin_TP6__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Pin_TP6__LCD_EN EQU CYREG_PRT2_LCD_EN
Pin_TP6__MASK EQU 0x01
Pin_TP6__PORT EQU 2
Pin_TP6__PRT EQU CYREG_PRT2_PRT
Pin_TP6__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Pin_TP6__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Pin_TP6__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Pin_TP6__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Pin_TP6__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Pin_TP6__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Pin_TP6__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Pin_TP6__PS EQU CYREG_PRT2_PS
Pin_TP6__SHIFT EQU 0
Pin_TP6__SLW EQU CYREG_PRT2_SLW

/* Pin_TP7 */
Pin_TP7__0__INTTYPE EQU CYREG_PICU0_INTTYPE7
Pin_TP7__0__MASK EQU 0x80
Pin_TP7__0__PC EQU CYREG_PRT0_PC7
Pin_TP7__0__PORT EQU 0
Pin_TP7__0__SHIFT EQU 7
Pin_TP7__AG EQU CYREG_PRT0_AG
Pin_TP7__AMUX EQU CYREG_PRT0_AMUX
Pin_TP7__BIE EQU CYREG_PRT0_BIE
Pin_TP7__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pin_TP7__BYP EQU CYREG_PRT0_BYP
Pin_TP7__CTL EQU CYREG_PRT0_CTL
Pin_TP7__DM0 EQU CYREG_PRT0_DM0
Pin_TP7__DM1 EQU CYREG_PRT0_DM1
Pin_TP7__DM2 EQU CYREG_PRT0_DM2
Pin_TP7__DR EQU CYREG_PRT0_DR
Pin_TP7__INP_DIS EQU CYREG_PRT0_INP_DIS
Pin_TP7__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Pin_TP7__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pin_TP7__LCD_EN EQU CYREG_PRT0_LCD_EN
Pin_TP7__MASK EQU 0x80
Pin_TP7__PORT EQU 0
Pin_TP7__PRT EQU CYREG_PRT0_PRT
Pin_TP7__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pin_TP7__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pin_TP7__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pin_TP7__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pin_TP7__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pin_TP7__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pin_TP7__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pin_TP7__PS EQU CYREG_PRT0_PS
Pin_TP7__SHIFT EQU 7
Pin_TP7__SLW EQU CYREG_PRT0_SLW

/* Pin_X10 */
Pin_X10__0__INTTYPE EQU CYREG_PICU3_INTTYPE1
Pin_X10__0__MASK EQU 0x02
Pin_X10__0__PC EQU CYREG_PRT3_PC1
Pin_X10__0__PORT EQU 3
Pin_X10__0__SHIFT EQU 1
Pin_X10__AG EQU CYREG_PRT3_AG
Pin_X10__AMUX EQU CYREG_PRT3_AMUX
Pin_X10__BIE EQU CYREG_PRT3_BIE
Pin_X10__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Pin_X10__BYP EQU CYREG_PRT3_BYP
Pin_X10__CTL EQU CYREG_PRT3_CTL
Pin_X10__DM0 EQU CYREG_PRT3_DM0
Pin_X10__DM1 EQU CYREG_PRT3_DM1
Pin_X10__DM2 EQU CYREG_PRT3_DM2
Pin_X10__DR EQU CYREG_PRT3_DR
Pin_X10__INP_DIS EQU CYREG_PRT3_INP_DIS
Pin_X10__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Pin_X10__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Pin_X10__LCD_EN EQU CYREG_PRT3_LCD_EN
Pin_X10__MASK EQU 0x02
Pin_X10__PORT EQU 3
Pin_X10__PRT EQU CYREG_PRT3_PRT
Pin_X10__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Pin_X10__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Pin_X10__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Pin_X10__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Pin_X10__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Pin_X10__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Pin_X10__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Pin_X10__PS EQU CYREG_PRT3_PS
Pin_X10__SHIFT EQU 1
Pin_X10__SLW EQU CYREG_PRT3_SLW

/* USBUART */
USBUART_arb_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_arb_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_arb_int__INTC_MASK EQU 0x400000
USBUART_arb_int__INTC_NUMBER EQU 22
USBUART_arb_int__INTC_PRIOR_NUM EQU 7
USBUART_arb_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_22
USBUART_arb_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_arb_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_bus_reset__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_bus_reset__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_bus_reset__INTC_MASK EQU 0x800000
USBUART_bus_reset__INTC_NUMBER EQU 23
USBUART_bus_reset__INTC_PRIOR_NUM EQU 7
USBUART_bus_reset__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_23
USBUART_bus_reset__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_bus_reset__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_Dm__0__INTTYPE EQU CYREG_PICU15_INTTYPE7
USBUART_Dm__0__MASK EQU 0x80
USBUART_Dm__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC1
USBUART_Dm__0__PORT EQU 15
USBUART_Dm__0__SHIFT EQU 7
USBUART_Dm__AG EQU CYREG_PRT15_AG
USBUART_Dm__AMUX EQU CYREG_PRT15_AMUX
USBUART_Dm__BIE EQU CYREG_PRT15_BIE
USBUART_Dm__BIT_MASK EQU CYREG_PRT15_BIT_MASK
USBUART_Dm__BYP EQU CYREG_PRT15_BYP
USBUART_Dm__CTL EQU CYREG_PRT15_CTL
USBUART_Dm__DM0 EQU CYREG_PRT15_DM0
USBUART_Dm__DM1 EQU CYREG_PRT15_DM1
USBUART_Dm__DM2 EQU CYREG_PRT15_DM2
USBUART_Dm__DR EQU CYREG_PRT15_DR
USBUART_Dm__INP_DIS EQU CYREG_PRT15_INP_DIS
USBUART_Dm__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
USBUART_Dm__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
USBUART_Dm__LCD_EN EQU CYREG_PRT15_LCD_EN
USBUART_Dm__MASK EQU 0x80
USBUART_Dm__PORT EQU 15
USBUART_Dm__PRT EQU CYREG_PRT15_PRT
USBUART_Dm__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
USBUART_Dm__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
USBUART_Dm__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
USBUART_Dm__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
USBUART_Dm__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
USBUART_Dm__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
USBUART_Dm__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
USBUART_Dm__PS EQU CYREG_PRT15_PS
USBUART_Dm__SHIFT EQU 7
USBUART_Dm__SLW EQU CYREG_PRT15_SLW
USBUART_Dp__0__INTTYPE EQU CYREG_PICU15_INTTYPE6
USBUART_Dp__0__MASK EQU 0x40
USBUART_Dp__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC0
USBUART_Dp__0__PORT EQU 15
USBUART_Dp__0__SHIFT EQU 6
USBUART_Dp__AG EQU CYREG_PRT15_AG
USBUART_Dp__AMUX EQU CYREG_PRT15_AMUX
USBUART_Dp__BIE EQU CYREG_PRT15_BIE
USBUART_Dp__BIT_MASK EQU CYREG_PRT15_BIT_MASK
USBUART_Dp__BYP EQU CYREG_PRT15_BYP
USBUART_Dp__CTL EQU CYREG_PRT15_CTL
USBUART_Dp__DM0 EQU CYREG_PRT15_DM0
USBUART_Dp__DM1 EQU CYREG_PRT15_DM1
USBUART_Dp__DM2 EQU CYREG_PRT15_DM2
USBUART_Dp__DR EQU CYREG_PRT15_DR
USBUART_Dp__INP_DIS EQU CYREG_PRT15_INP_DIS
USBUART_Dp__INTSTAT EQU CYREG_PICU15_INTSTAT
USBUART_Dp__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
USBUART_Dp__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
USBUART_Dp__LCD_EN EQU CYREG_PRT15_LCD_EN
USBUART_Dp__MASK EQU 0x40
USBUART_Dp__PORT EQU 15
USBUART_Dp__PRT EQU CYREG_PRT15_PRT
USBUART_Dp__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
USBUART_Dp__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
USBUART_Dp__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
USBUART_Dp__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
USBUART_Dp__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
USBUART_Dp__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
USBUART_Dp__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
USBUART_Dp__PS EQU CYREG_PRT15_PS
USBUART_Dp__SHIFT EQU 6
USBUART_Dp__SLW EQU CYREG_PRT15_SLW
USBUART_Dp__SNAP EQU CYREG_PICU_15_SNAP_15
USBUART_dp_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_dp_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_dp_int__INTC_MASK EQU 0x1000
USBUART_dp_int__INTC_NUMBER EQU 12
USBUART_dp_int__INTC_PRIOR_NUM EQU 7
USBUART_dp_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_12
USBUART_dp_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_dp_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_ep_0__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_ep_0__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_ep_0__INTC_MASK EQU 0x1000000
USBUART_ep_0__INTC_NUMBER EQU 24
USBUART_ep_0__INTC_PRIOR_NUM EQU 7
USBUART_ep_0__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_24
USBUART_ep_0__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_ep_0__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_ep_1__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_ep_1__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_ep_1__INTC_MASK EQU 0x04
USBUART_ep_1__INTC_NUMBER EQU 2
USBUART_ep_1__INTC_PRIOR_NUM EQU 7
USBUART_ep_1__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
USBUART_ep_1__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_ep_1__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_ep_2__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_ep_2__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_ep_2__INTC_MASK EQU 0x08
USBUART_ep_2__INTC_NUMBER EQU 3
USBUART_ep_2__INTC_PRIOR_NUM EQU 7
USBUART_ep_2__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
USBUART_ep_2__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_ep_2__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_ep_3__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_ep_3__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_ep_3__INTC_MASK EQU 0x10
USBUART_ep_3__INTC_NUMBER EQU 4
USBUART_ep_3__INTC_PRIOR_NUM EQU 7
USBUART_ep_3__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_4
USBUART_ep_3__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_ep_3__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_sof_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_sof_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_sof_int__INTC_MASK EQU 0x200000
USBUART_sof_int__INTC_NUMBER EQU 21
USBUART_sof_int__INTC_PRIOR_NUM EQU 7
USBUART_sof_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_21
USBUART_sof_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_sof_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_USB__ARB_CFG EQU CYREG_USB_ARB_CFG
USBUART_USB__ARB_EP1_CFG EQU CYREG_USB_ARB_EP1_CFG
USBUART_USB__ARB_EP1_INT_EN EQU CYREG_USB_ARB_EP1_INT_EN
USBUART_USB__ARB_EP1_SR EQU CYREG_USB_ARB_EP1_SR
USBUART_USB__ARB_EP2_CFG EQU CYREG_USB_ARB_EP2_CFG
USBUART_USB__ARB_EP2_INT_EN EQU CYREG_USB_ARB_EP2_INT_EN
USBUART_USB__ARB_EP2_SR EQU CYREG_USB_ARB_EP2_SR
USBUART_USB__ARB_EP3_CFG EQU CYREG_USB_ARB_EP3_CFG
USBUART_USB__ARB_EP3_INT_EN EQU CYREG_USB_ARB_EP3_INT_EN
USBUART_USB__ARB_EP3_SR EQU CYREG_USB_ARB_EP3_SR
USBUART_USB__ARB_EP4_CFG EQU CYREG_USB_ARB_EP4_CFG
USBUART_USB__ARB_EP4_INT_EN EQU CYREG_USB_ARB_EP4_INT_EN
USBUART_USB__ARB_EP4_SR EQU CYREG_USB_ARB_EP4_SR
USBUART_USB__ARB_EP5_CFG EQU CYREG_USB_ARB_EP5_CFG
USBUART_USB__ARB_EP5_INT_EN EQU CYREG_USB_ARB_EP5_INT_EN
USBUART_USB__ARB_EP5_SR EQU CYREG_USB_ARB_EP5_SR
USBUART_USB__ARB_EP6_CFG EQU CYREG_USB_ARB_EP6_CFG
USBUART_USB__ARB_EP6_INT_EN EQU CYREG_USB_ARB_EP6_INT_EN
USBUART_USB__ARB_EP6_SR EQU CYREG_USB_ARB_EP6_SR
USBUART_USB__ARB_EP7_CFG EQU CYREG_USB_ARB_EP7_CFG
USBUART_USB__ARB_EP7_INT_EN EQU CYREG_USB_ARB_EP7_INT_EN
USBUART_USB__ARB_EP7_SR EQU CYREG_USB_ARB_EP7_SR
USBUART_USB__ARB_EP8_CFG EQU CYREG_USB_ARB_EP8_CFG
USBUART_USB__ARB_EP8_INT_EN EQU CYREG_USB_ARB_EP8_INT_EN
USBUART_USB__ARB_EP8_SR EQU CYREG_USB_ARB_EP8_SR
USBUART_USB__ARB_INT_EN EQU CYREG_USB_ARB_INT_EN
USBUART_USB__ARB_INT_SR EQU CYREG_USB_ARB_INT_SR
USBUART_USB__ARB_RW1_DR EQU CYREG_USB_ARB_RW1_DR
USBUART_USB__ARB_RW1_RA EQU CYREG_USB_ARB_RW1_RA
USBUART_USB__ARB_RW1_RA_MSB EQU CYREG_USB_ARB_RW1_RA_MSB
USBUART_USB__ARB_RW1_WA EQU CYREG_USB_ARB_RW1_WA
USBUART_USB__ARB_RW1_WA_MSB EQU CYREG_USB_ARB_RW1_WA_MSB
USBUART_USB__ARB_RW2_DR EQU CYREG_USB_ARB_RW2_DR
USBUART_USB__ARB_RW2_RA EQU CYREG_USB_ARB_RW2_RA
USBUART_USB__ARB_RW2_RA_MSB EQU CYREG_USB_ARB_RW2_RA_MSB
USBUART_USB__ARB_RW2_WA EQU CYREG_USB_ARB_RW2_WA
USBUART_USB__ARB_RW2_WA_MSB EQU CYREG_USB_ARB_RW2_WA_MSB
USBUART_USB__ARB_RW3_DR EQU CYREG_USB_ARB_RW3_DR
USBUART_USB__ARB_RW3_RA EQU CYREG_USB_ARB_RW3_RA
USBUART_USB__ARB_RW3_RA_MSB EQU CYREG_USB_ARB_RW3_RA_MSB
USBUART_USB__ARB_RW3_WA EQU CYREG_USB_ARB_RW3_WA
USBUART_USB__ARB_RW3_WA_MSB EQU CYREG_USB_ARB_RW3_WA_MSB
USBUART_USB__ARB_RW4_DR EQU CYREG_USB_ARB_RW4_DR
USBUART_USB__ARB_RW4_RA EQU CYREG_USB_ARB_RW4_RA
USBUART_USB__ARB_RW4_RA_MSB EQU CYREG_USB_ARB_RW4_RA_MSB
USBUART_USB__ARB_RW4_WA EQU CYREG_USB_ARB_RW4_WA
USBUART_USB__ARB_RW4_WA_MSB EQU CYREG_USB_ARB_RW4_WA_MSB
USBUART_USB__ARB_RW5_DR EQU CYREG_USB_ARB_RW5_DR
USBUART_USB__ARB_RW5_RA EQU CYREG_USB_ARB_RW5_RA
USBUART_USB__ARB_RW5_RA_MSB EQU CYREG_USB_ARB_RW5_RA_MSB
USBUART_USB__ARB_RW5_WA EQU CYREG_USB_ARB_RW5_WA
USBUART_USB__ARB_RW5_WA_MSB EQU CYREG_USB_ARB_RW5_WA_MSB
USBUART_USB__ARB_RW6_DR EQU CYREG_USB_ARB_RW6_DR
USBUART_USB__ARB_RW6_RA EQU CYREG_USB_ARB_RW6_RA
USBUART_USB__ARB_RW6_RA_MSB EQU CYREG_USB_ARB_RW6_RA_MSB
USBUART_USB__ARB_RW6_WA EQU CYREG_USB_ARB_RW6_WA
USBUART_USB__ARB_RW6_WA_MSB EQU CYREG_USB_ARB_RW6_WA_MSB
USBUART_USB__ARB_RW7_DR EQU CYREG_USB_ARB_RW7_DR
USBUART_USB__ARB_RW7_RA EQU CYREG_USB_ARB_RW7_RA
USBUART_USB__ARB_RW7_RA_MSB EQU CYREG_USB_ARB_RW7_RA_MSB
USBUART_USB__ARB_RW7_WA EQU CYREG_USB_ARB_RW7_WA
USBUART_USB__ARB_RW7_WA_MSB EQU CYREG_USB_ARB_RW7_WA_MSB
USBUART_USB__ARB_RW8_DR EQU CYREG_USB_ARB_RW8_DR
USBUART_USB__ARB_RW8_RA EQU CYREG_USB_ARB_RW8_RA
USBUART_USB__ARB_RW8_RA_MSB EQU CYREG_USB_ARB_RW8_RA_MSB
USBUART_USB__ARB_RW8_WA EQU CYREG_USB_ARB_RW8_WA
USBUART_USB__ARB_RW8_WA_MSB EQU CYREG_USB_ARB_RW8_WA_MSB
USBUART_USB__BUF_SIZE EQU CYREG_USB_BUF_SIZE
USBUART_USB__BUS_RST_CNT EQU CYREG_USB_BUS_RST_CNT
USBUART_USB__CR0 EQU CYREG_USB_CR0
USBUART_USB__CR1 EQU CYREG_USB_CR1
USBUART_USB__CWA EQU CYREG_USB_CWA
USBUART_USB__CWA_MSB EQU CYREG_USB_CWA_MSB
USBUART_USB__DMA_THRES EQU CYREG_USB_DMA_THRES
USBUART_USB__DMA_THRES_MSB EQU CYREG_USB_DMA_THRES_MSB
USBUART_USB__DYN_RECONFIG EQU CYREG_USB_DYN_RECONFIG
USBUART_USB__EP_ACTIVE EQU CYREG_USB_EP_ACTIVE
USBUART_USB__EP_TYPE EQU CYREG_USB_EP_TYPE
USBUART_USB__EP0_CNT EQU CYREG_USB_EP0_CNT
USBUART_USB__EP0_CR EQU CYREG_USB_EP0_CR
USBUART_USB__EP0_DR0 EQU CYREG_USB_EP0_DR0
USBUART_USB__EP0_DR1 EQU CYREG_USB_EP0_DR1
USBUART_USB__EP0_DR2 EQU CYREG_USB_EP0_DR2
USBUART_USB__EP0_DR3 EQU CYREG_USB_EP0_DR3
USBUART_USB__EP0_DR4 EQU CYREG_USB_EP0_DR4
USBUART_USB__EP0_DR5 EQU CYREG_USB_EP0_DR5
USBUART_USB__EP0_DR6 EQU CYREG_USB_EP0_DR6
USBUART_USB__EP0_DR7 EQU CYREG_USB_EP0_DR7
USBUART_USB__MEM_DATA EQU CYREG_USB_MEM_DATA_MBASE
USBUART_USB__PM_ACT_CFG EQU CYREG_PM_ACT_CFG5
USBUART_USB__PM_ACT_MSK EQU 0x01
USBUART_USB__PM_STBY_CFG EQU CYREG_PM_STBY_CFG5
USBUART_USB__PM_STBY_MSK EQU 0x01
USBUART_USB__SIE_EP_INT_EN EQU CYREG_USB_SIE_EP_INT_EN
USBUART_USB__SIE_EP_INT_SR EQU CYREG_USB_SIE_EP_INT_SR
USBUART_USB__SIE_EP1_CNT0 EQU CYREG_USB_SIE_EP1_CNT0
USBUART_USB__SIE_EP1_CNT1 EQU CYREG_USB_SIE_EP1_CNT1
USBUART_USB__SIE_EP1_CR0 EQU CYREG_USB_SIE_EP1_CR0
USBUART_USB__SIE_EP2_CNT0 EQU CYREG_USB_SIE_EP2_CNT0
USBUART_USB__SIE_EP2_CNT1 EQU CYREG_USB_SIE_EP2_CNT1
USBUART_USB__SIE_EP2_CR0 EQU CYREG_USB_SIE_EP2_CR0
USBUART_USB__SIE_EP3_CNT0 EQU CYREG_USB_SIE_EP3_CNT0
USBUART_USB__SIE_EP3_CNT1 EQU CYREG_USB_SIE_EP3_CNT1
USBUART_USB__SIE_EP3_CR0 EQU CYREG_USB_SIE_EP3_CR0
USBUART_USB__SIE_EP4_CNT0 EQU CYREG_USB_SIE_EP4_CNT0
USBUART_USB__SIE_EP4_CNT1 EQU CYREG_USB_SIE_EP4_CNT1
USBUART_USB__SIE_EP4_CR0 EQU CYREG_USB_SIE_EP4_CR0
USBUART_USB__SIE_EP5_CNT0 EQU CYREG_USB_SIE_EP5_CNT0
USBUART_USB__SIE_EP5_CNT1 EQU CYREG_USB_SIE_EP5_CNT1
USBUART_USB__SIE_EP5_CR0 EQU CYREG_USB_SIE_EP5_CR0
USBUART_USB__SIE_EP6_CNT0 EQU CYREG_USB_SIE_EP6_CNT0
USBUART_USB__SIE_EP6_CNT1 EQU CYREG_USB_SIE_EP6_CNT1
USBUART_USB__SIE_EP6_CR0 EQU CYREG_USB_SIE_EP6_CR0
USBUART_USB__SIE_EP7_CNT0 EQU CYREG_USB_SIE_EP7_CNT0
USBUART_USB__SIE_EP7_CNT1 EQU CYREG_USB_SIE_EP7_CNT1
USBUART_USB__SIE_EP7_CR0 EQU CYREG_USB_SIE_EP7_CR0
USBUART_USB__SIE_EP8_CNT0 EQU CYREG_USB_SIE_EP8_CNT0
USBUART_USB__SIE_EP8_CNT1 EQU CYREG_USB_SIE_EP8_CNT1
USBUART_USB__SIE_EP8_CR0 EQU CYREG_USB_SIE_EP8_CR0
USBUART_USB__SOF0 EQU CYREG_USB_SOF0
USBUART_USB__SOF1 EQU CYREG_USB_SOF1
USBUART_USB__USB_CLK_EN EQU CYREG_USB_USB_CLK_EN
USBUART_USB__USBIO_CR0 EQU CYREG_USB_USBIO_CR0
USBUART_USB__USBIO_CR1 EQU CYREG_USB_USBIO_CR1

/* Pin_X100 */
Pin_X100__0__INTTYPE EQU CYREG_PICU3_INTTYPE0
Pin_X100__0__MASK EQU 0x01
Pin_X100__0__PC EQU CYREG_PRT3_PC0
Pin_X100__0__PORT EQU 3
Pin_X100__0__SHIFT EQU 0
Pin_X100__AG EQU CYREG_PRT3_AG
Pin_X100__AMUX EQU CYREG_PRT3_AMUX
Pin_X100__BIE EQU CYREG_PRT3_BIE
Pin_X100__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Pin_X100__BYP EQU CYREG_PRT3_BYP
Pin_X100__CTL EQU CYREG_PRT3_CTL
Pin_X100__DM0 EQU CYREG_PRT3_DM0
Pin_X100__DM1 EQU CYREG_PRT3_DM1
Pin_X100__DM2 EQU CYREG_PRT3_DM2
Pin_X100__DR EQU CYREG_PRT3_DR
Pin_X100__INP_DIS EQU CYREG_PRT3_INP_DIS
Pin_X100__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Pin_X100__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Pin_X100__LCD_EN EQU CYREG_PRT3_LCD_EN
Pin_X100__MASK EQU 0x01
Pin_X100__PORT EQU 3
Pin_X100__PRT EQU CYREG_PRT3_PRT
Pin_X100__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Pin_X100__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Pin_X100__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Pin_X100__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Pin_X100__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Pin_X100__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Pin_X100__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Pin_X100__PS EQU CYREG_PRT3_PS
Pin_X100__SHIFT EQU 0
Pin_X100__SLW EQU CYREG_PRT3_SLW

/* Pin_EN_SW */
Pin_EN_SW__0__INTTYPE EQU CYREG_PICU0_INTTYPE4
Pin_EN_SW__0__MASK EQU 0x10
Pin_EN_SW__0__PC EQU CYREG_PRT0_PC4
Pin_EN_SW__0__PORT EQU 0
Pin_EN_SW__0__SHIFT EQU 4
Pin_EN_SW__AG EQU CYREG_PRT0_AG
Pin_EN_SW__AMUX EQU CYREG_PRT0_AMUX
Pin_EN_SW__BIE EQU CYREG_PRT0_BIE
Pin_EN_SW__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pin_EN_SW__BYP EQU CYREG_PRT0_BYP
Pin_EN_SW__CTL EQU CYREG_PRT0_CTL
Pin_EN_SW__DM0 EQU CYREG_PRT0_DM0
Pin_EN_SW__DM1 EQU CYREG_PRT0_DM1
Pin_EN_SW__DM2 EQU CYREG_PRT0_DM2
Pin_EN_SW__DR EQU CYREG_PRT0_DR
Pin_EN_SW__INP_DIS EQU CYREG_PRT0_INP_DIS
Pin_EN_SW__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Pin_EN_SW__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pin_EN_SW__LCD_EN EQU CYREG_PRT0_LCD_EN
Pin_EN_SW__MASK EQU 0x10
Pin_EN_SW__PORT EQU 0
Pin_EN_SW__PRT EQU CYREG_PRT0_PRT
Pin_EN_SW__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pin_EN_SW__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pin_EN_SW__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pin_EN_SW__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pin_EN_SW__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pin_EN_SW__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pin_EN_SW__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pin_EN_SW__PS EQU CYREG_PRT0_PS
Pin_EN_SW__SHIFT EQU 4
Pin_EN_SW__SLW EQU CYREG_PRT0_SLW

/* Pin_ESTOP */
Pin_ESTOP__0__INTTYPE EQU CYREG_PICU3_INTTYPE7
Pin_ESTOP__0__MASK EQU 0x80
Pin_ESTOP__0__PC EQU CYREG_PRT3_PC7
Pin_ESTOP__0__PORT EQU 3
Pin_ESTOP__0__SHIFT EQU 7
Pin_ESTOP__AG EQU CYREG_PRT3_AG
Pin_ESTOP__AMUX EQU CYREG_PRT3_AMUX
Pin_ESTOP__BIE EQU CYREG_PRT3_BIE
Pin_ESTOP__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Pin_ESTOP__BYP EQU CYREG_PRT3_BYP
Pin_ESTOP__CTL EQU CYREG_PRT3_CTL
Pin_ESTOP__DM0 EQU CYREG_PRT3_DM0
Pin_ESTOP__DM1 EQU CYREG_PRT3_DM1
Pin_ESTOP__DM2 EQU CYREG_PRT3_DM2
Pin_ESTOP__DR EQU CYREG_PRT3_DR
Pin_ESTOP__INP_DIS EQU CYREG_PRT3_INP_DIS
Pin_ESTOP__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Pin_ESTOP__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Pin_ESTOP__LCD_EN EQU CYREG_PRT3_LCD_EN
Pin_ESTOP__MASK EQU 0x80
Pin_ESTOP__PORT EQU 3
Pin_ESTOP__PRT EQU CYREG_PRT3_PRT
Pin_ESTOP__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Pin_ESTOP__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Pin_ESTOP__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Pin_ESTOP__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Pin_ESTOP__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Pin_ESTOP__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Pin_ESTOP__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Pin_ESTOP__PS EQU CYREG_PRT3_PS
Pin_ESTOP__SHIFT EQU 7
Pin_ESTOP__SLW EQU CYREG_PRT3_SLW

/* Pin_MPG_An */
Pin_MPG_An__0__INTTYPE EQU CYREG_PICU1_INTTYPE3
Pin_MPG_An__0__MASK EQU 0x08
Pin_MPG_An__0__PC EQU CYREG_PRT1_PC3
Pin_MPG_An__0__PORT EQU 1
Pin_MPG_An__0__SHIFT EQU 3
Pin_MPG_An__AG EQU CYREG_PRT1_AG
Pin_MPG_An__AMUX EQU CYREG_PRT1_AMUX
Pin_MPG_An__BIE EQU CYREG_PRT1_BIE
Pin_MPG_An__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Pin_MPG_An__BYP EQU CYREG_PRT1_BYP
Pin_MPG_An__CTL EQU CYREG_PRT1_CTL
Pin_MPG_An__DM0 EQU CYREG_PRT1_DM0
Pin_MPG_An__DM1 EQU CYREG_PRT1_DM1
Pin_MPG_An__DM2 EQU CYREG_PRT1_DM2
Pin_MPG_An__DR EQU CYREG_PRT1_DR
Pin_MPG_An__INP_DIS EQU CYREG_PRT1_INP_DIS
Pin_MPG_An__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Pin_MPG_An__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Pin_MPG_An__LCD_EN EQU CYREG_PRT1_LCD_EN
Pin_MPG_An__MASK EQU 0x08
Pin_MPG_An__PORT EQU 1
Pin_MPG_An__PRT EQU CYREG_PRT1_PRT
Pin_MPG_An__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Pin_MPG_An__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Pin_MPG_An__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Pin_MPG_An__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Pin_MPG_An__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Pin_MPG_An__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Pin_MPG_An__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Pin_MPG_An__PS EQU CYREG_PRT1_PS
Pin_MPG_An__SHIFT EQU 3
Pin_MPG_An__SLW EQU CYREG_PRT1_SLW

/* Pin_MPG_Ap */
Pin_MPG_Ap__0__INTTYPE EQU CYREG_PICU1_INTTYPE2
Pin_MPG_Ap__0__MASK EQU 0x04
Pin_MPG_Ap__0__PC EQU CYREG_PRT1_PC2
Pin_MPG_Ap__0__PORT EQU 1
Pin_MPG_Ap__0__SHIFT EQU 2
Pin_MPG_Ap__AG EQU CYREG_PRT1_AG
Pin_MPG_Ap__AMUX EQU CYREG_PRT1_AMUX
Pin_MPG_Ap__BIE EQU CYREG_PRT1_BIE
Pin_MPG_Ap__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Pin_MPG_Ap__BYP EQU CYREG_PRT1_BYP
Pin_MPG_Ap__CTL EQU CYREG_PRT1_CTL
Pin_MPG_Ap__DM0 EQU CYREG_PRT1_DM0
Pin_MPG_Ap__DM1 EQU CYREG_PRT1_DM1
Pin_MPG_Ap__DM2 EQU CYREG_PRT1_DM2
Pin_MPG_Ap__DR EQU CYREG_PRT1_DR
Pin_MPG_Ap__INP_DIS EQU CYREG_PRT1_INP_DIS
Pin_MPG_Ap__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Pin_MPG_Ap__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Pin_MPG_Ap__LCD_EN EQU CYREG_PRT1_LCD_EN
Pin_MPG_Ap__MASK EQU 0x04
Pin_MPG_Ap__PORT EQU 1
Pin_MPG_Ap__PRT EQU CYREG_PRT1_PRT
Pin_MPG_Ap__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Pin_MPG_Ap__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Pin_MPG_Ap__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Pin_MPG_Ap__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Pin_MPG_Ap__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Pin_MPG_Ap__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Pin_MPG_Ap__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Pin_MPG_Ap__PS EQU CYREG_PRT1_PS
Pin_MPG_Ap__SHIFT EQU 2
Pin_MPG_Ap__SLW EQU CYREG_PRT1_SLW

/* Pin_MPG_Bn */
Pin_MPG_Bn__0__INTTYPE EQU CYREG_PICU1_INTTYPE5
Pin_MPG_Bn__0__MASK EQU 0x20
Pin_MPG_Bn__0__PC EQU CYREG_PRT1_PC5
Pin_MPG_Bn__0__PORT EQU 1
Pin_MPG_Bn__0__SHIFT EQU 5
Pin_MPG_Bn__AG EQU CYREG_PRT1_AG
Pin_MPG_Bn__AMUX EQU CYREG_PRT1_AMUX
Pin_MPG_Bn__BIE EQU CYREG_PRT1_BIE
Pin_MPG_Bn__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Pin_MPG_Bn__BYP EQU CYREG_PRT1_BYP
Pin_MPG_Bn__CTL EQU CYREG_PRT1_CTL
Pin_MPG_Bn__DM0 EQU CYREG_PRT1_DM0
Pin_MPG_Bn__DM1 EQU CYREG_PRT1_DM1
Pin_MPG_Bn__DM2 EQU CYREG_PRT1_DM2
Pin_MPG_Bn__DR EQU CYREG_PRT1_DR
Pin_MPG_Bn__INP_DIS EQU CYREG_PRT1_INP_DIS
Pin_MPG_Bn__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Pin_MPG_Bn__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Pin_MPG_Bn__LCD_EN EQU CYREG_PRT1_LCD_EN
Pin_MPG_Bn__MASK EQU 0x20
Pin_MPG_Bn__PORT EQU 1
Pin_MPG_Bn__PRT EQU CYREG_PRT1_PRT
Pin_MPG_Bn__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Pin_MPG_Bn__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Pin_MPG_Bn__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Pin_MPG_Bn__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Pin_MPG_Bn__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Pin_MPG_Bn__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Pin_MPG_Bn__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Pin_MPG_Bn__PS EQU CYREG_PRT1_PS
Pin_MPG_Bn__SHIFT EQU 5
Pin_MPG_Bn__SLW EQU CYREG_PRT1_SLW

/* Pin_MPG_Bp */
Pin_MPG_Bp__0__INTTYPE EQU CYREG_PICU1_INTTYPE4
Pin_MPG_Bp__0__MASK EQU 0x10
Pin_MPG_Bp__0__PC EQU CYREG_PRT1_PC4
Pin_MPG_Bp__0__PORT EQU 1
Pin_MPG_Bp__0__SHIFT EQU 4
Pin_MPG_Bp__AG EQU CYREG_PRT1_AG
Pin_MPG_Bp__AMUX EQU CYREG_PRT1_AMUX
Pin_MPG_Bp__BIE EQU CYREG_PRT1_BIE
Pin_MPG_Bp__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Pin_MPG_Bp__BYP EQU CYREG_PRT1_BYP
Pin_MPG_Bp__CTL EQU CYREG_PRT1_CTL
Pin_MPG_Bp__DM0 EQU CYREG_PRT1_DM0
Pin_MPG_Bp__DM1 EQU CYREG_PRT1_DM1
Pin_MPG_Bp__DM2 EQU CYREG_PRT1_DM2
Pin_MPG_Bp__DR EQU CYREG_PRT1_DR
Pin_MPG_Bp__INP_DIS EQU CYREG_PRT1_INP_DIS
Pin_MPG_Bp__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Pin_MPG_Bp__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Pin_MPG_Bp__LCD_EN EQU CYREG_PRT1_LCD_EN
Pin_MPG_Bp__MASK EQU 0x10
Pin_MPG_Bp__PORT EQU 1
Pin_MPG_Bp__PRT EQU CYREG_PRT1_PRT
Pin_MPG_Bp__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Pin_MPG_Bp__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Pin_MPG_Bp__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Pin_MPG_Bp__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Pin_MPG_Bp__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Pin_MPG_Bp__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Pin_MPG_Bp__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Pin_MPG_Bp__PS EQU CYREG_PRT1_PS
Pin_MPG_Bp__SHIFT EQU 4
Pin_MPG_Bp__SLW EQU CYREG_PRT1_SLW

/* isr_Loc_Dec */
isr_Loc_Dec__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_Loc_Dec__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_Loc_Dec__INTC_MASK EQU 0x20
isr_Loc_Dec__INTC_NUMBER EQU 5
isr_Loc_Dec__INTC_PRIOR_NUM EQU 7
isr_Loc_Dec__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_5
isr_Loc_Dec__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_Loc_Dec__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* isr_Loc_Inc */
isr_Loc_Inc__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_Loc_Inc__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_Loc_Inc__INTC_MASK EQU 0x40
isr_Loc_Inc__INTC_NUMBER EQU 6
isr_Loc_Inc__INTC_PRIOR_NUM EQU 7
isr_Loc_Inc__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_6
isr_Loc_Inc__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_Loc_Inc__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* isr_Rem_Dec */
isr_Rem_Dec__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_Rem_Dec__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_Rem_Dec__INTC_MASK EQU 0x80
isr_Rem_Dec__INTC_NUMBER EQU 7
isr_Rem_Dec__INTC_PRIOR_NUM EQU 7
isr_Rem_Dec__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_7
isr_Rem_Dec__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_Rem_Dec__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* isr_Rem_Inc */
isr_Rem_Inc__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_Rem_Inc__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_Rem_Inc__INTC_MASK EQU 0x100
isr_Rem_Inc__INTC_NUMBER EQU 8
isr_Rem_Inc__INTC_PRIOR_NUM EQU 7
isr_Rem_Inc__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_8
isr_Rem_Inc__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_Rem_Inc__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Pin_LocMPG_A */
Pin_LocMPG_A__0__INTTYPE EQU CYREG_PICU2_INTTYPE5
Pin_LocMPG_A__0__MASK EQU 0x20
Pin_LocMPG_A__0__PC EQU CYREG_PRT2_PC5
Pin_LocMPG_A__0__PORT EQU 2
Pin_LocMPG_A__0__SHIFT EQU 5
Pin_LocMPG_A__AG EQU CYREG_PRT2_AG
Pin_LocMPG_A__AMUX EQU CYREG_PRT2_AMUX
Pin_LocMPG_A__BIE EQU CYREG_PRT2_BIE
Pin_LocMPG_A__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Pin_LocMPG_A__BYP EQU CYREG_PRT2_BYP
Pin_LocMPG_A__CTL EQU CYREG_PRT2_CTL
Pin_LocMPG_A__DM0 EQU CYREG_PRT2_DM0
Pin_LocMPG_A__DM1 EQU CYREG_PRT2_DM1
Pin_LocMPG_A__DM2 EQU CYREG_PRT2_DM2
Pin_LocMPG_A__DR EQU CYREG_PRT2_DR
Pin_LocMPG_A__INP_DIS EQU CYREG_PRT2_INP_DIS
Pin_LocMPG_A__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Pin_LocMPG_A__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Pin_LocMPG_A__LCD_EN EQU CYREG_PRT2_LCD_EN
Pin_LocMPG_A__MASK EQU 0x20
Pin_LocMPG_A__PORT EQU 2
Pin_LocMPG_A__PRT EQU CYREG_PRT2_PRT
Pin_LocMPG_A__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Pin_LocMPG_A__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Pin_LocMPG_A__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Pin_LocMPG_A__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Pin_LocMPG_A__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Pin_LocMPG_A__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Pin_LocMPG_A__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Pin_LocMPG_A__PS EQU CYREG_PRT2_PS
Pin_LocMPG_A__SHIFT EQU 5
Pin_LocMPG_A__SLW EQU CYREG_PRT2_SLW

/* Pin_LocMPG_B */
Pin_LocMPG_B__0__INTTYPE EQU CYREG_PICU2_INTTYPE4
Pin_LocMPG_B__0__MASK EQU 0x10
Pin_LocMPG_B__0__PC EQU CYREG_PRT2_PC4
Pin_LocMPG_B__0__PORT EQU 2
Pin_LocMPG_B__0__SHIFT EQU 4
Pin_LocMPG_B__AG EQU CYREG_PRT2_AG
Pin_LocMPG_B__AMUX EQU CYREG_PRT2_AMUX
Pin_LocMPG_B__BIE EQU CYREG_PRT2_BIE
Pin_LocMPG_B__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Pin_LocMPG_B__BYP EQU CYREG_PRT2_BYP
Pin_LocMPG_B__CTL EQU CYREG_PRT2_CTL
Pin_LocMPG_B__DM0 EQU CYREG_PRT2_DM0
Pin_LocMPG_B__DM1 EQU CYREG_PRT2_DM1
Pin_LocMPG_B__DM2 EQU CYREG_PRT2_DM2
Pin_LocMPG_B__DR EQU CYREG_PRT2_DR
Pin_LocMPG_B__INP_DIS EQU CYREG_PRT2_INP_DIS
Pin_LocMPG_B__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Pin_LocMPG_B__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Pin_LocMPG_B__LCD_EN EQU CYREG_PRT2_LCD_EN
Pin_LocMPG_B__MASK EQU 0x10
Pin_LocMPG_B__PORT EQU 2
Pin_LocMPG_B__PRT EQU CYREG_PRT2_PRT
Pin_LocMPG_B__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Pin_LocMPG_B__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Pin_LocMPG_B__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Pin_LocMPG_B__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Pin_LocMPG_B__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Pin_LocMPG_B__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Pin_LocMPG_B__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Pin_LocMPG_B__PS EQU CYREG_PRT2_PS
Pin_LocMPG_B__SHIFT EQU 4
Pin_LocMPG_B__SLW EQU CYREG_PRT2_SLW

/* Pin_RemMPG_Ap */
Pin_RemMPG_Ap__0__INTTYPE EQU CYREG_PICU0_INTTYPE6
Pin_RemMPG_Ap__0__MASK EQU 0x40
Pin_RemMPG_Ap__0__PC EQU CYREG_PRT0_PC6
Pin_RemMPG_Ap__0__PORT EQU 0
Pin_RemMPG_Ap__0__SHIFT EQU 6
Pin_RemMPG_Ap__AG EQU CYREG_PRT0_AG
Pin_RemMPG_Ap__AMUX EQU CYREG_PRT0_AMUX
Pin_RemMPG_Ap__BIE EQU CYREG_PRT0_BIE
Pin_RemMPG_Ap__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pin_RemMPG_Ap__BYP EQU CYREG_PRT0_BYP
Pin_RemMPG_Ap__CTL EQU CYREG_PRT0_CTL
Pin_RemMPG_Ap__DM0 EQU CYREG_PRT0_DM0
Pin_RemMPG_Ap__DM1 EQU CYREG_PRT0_DM1
Pin_RemMPG_Ap__DM2 EQU CYREG_PRT0_DM2
Pin_RemMPG_Ap__DR EQU CYREG_PRT0_DR
Pin_RemMPG_Ap__INP_DIS EQU CYREG_PRT0_INP_DIS
Pin_RemMPG_Ap__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Pin_RemMPG_Ap__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pin_RemMPG_Ap__LCD_EN EQU CYREG_PRT0_LCD_EN
Pin_RemMPG_Ap__MASK EQU 0x40
Pin_RemMPG_Ap__PORT EQU 0
Pin_RemMPG_Ap__PRT EQU CYREG_PRT0_PRT
Pin_RemMPG_Ap__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pin_RemMPG_Ap__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pin_RemMPG_Ap__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pin_RemMPG_Ap__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pin_RemMPG_Ap__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pin_RemMPG_Ap__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pin_RemMPG_Ap__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pin_RemMPG_Ap__PS EQU CYREG_PRT0_PS
Pin_RemMPG_Ap__SHIFT EQU 6
Pin_RemMPG_Ap__SLW EQU CYREG_PRT0_SLW

/* Pin_RemMPG_Bp */
Pin_RemMPG_Bp__0__INTTYPE EQU CYREG_PICU0_INTTYPE5
Pin_RemMPG_Bp__0__MASK EQU 0x20
Pin_RemMPG_Bp__0__PC EQU CYREG_PRT0_PC5
Pin_RemMPG_Bp__0__PORT EQU 0
Pin_RemMPG_Bp__0__SHIFT EQU 5
Pin_RemMPG_Bp__AG EQU CYREG_PRT0_AG
Pin_RemMPG_Bp__AMUX EQU CYREG_PRT0_AMUX
Pin_RemMPG_Bp__BIE EQU CYREG_PRT0_BIE
Pin_RemMPG_Bp__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pin_RemMPG_Bp__BYP EQU CYREG_PRT0_BYP
Pin_RemMPG_Bp__CTL EQU CYREG_PRT0_CTL
Pin_RemMPG_Bp__DM0 EQU CYREG_PRT0_DM0
Pin_RemMPG_Bp__DM1 EQU CYREG_PRT0_DM1
Pin_RemMPG_Bp__DM2 EQU CYREG_PRT0_DM2
Pin_RemMPG_Bp__DR EQU CYREG_PRT0_DR
Pin_RemMPG_Bp__INP_DIS EQU CYREG_PRT0_INP_DIS
Pin_RemMPG_Bp__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Pin_RemMPG_Bp__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pin_RemMPG_Bp__LCD_EN EQU CYREG_PRT0_LCD_EN
Pin_RemMPG_Bp__MASK EQU 0x20
Pin_RemMPG_Bp__PORT EQU 0
Pin_RemMPG_Bp__PRT EQU CYREG_PRT0_PRT
Pin_RemMPG_Bp__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pin_RemMPG_Bp__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pin_RemMPG_Bp__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pin_RemMPG_Bp__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pin_RemMPG_Bp__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pin_RemMPG_Bp__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pin_RemMPG_Bp__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pin_RemMPG_Bp__PS EQU CYREG_PRT0_PS
Pin_RemMPG_Bp__SHIFT EQU 5
Pin_RemMPG_Bp__SLW EQU CYREG_PRT0_SLW

/* Control_Reg_MPG */
Control_Reg_MPG_Sync_ctrl_reg__0__MASK EQU 0x01
Control_Reg_MPG_Sync_ctrl_reg__0__POS EQU 0
Control_Reg_MPG_Sync_ctrl_reg__1__MASK EQU 0x02
Control_Reg_MPG_Sync_ctrl_reg__1__POS EQU 1
Control_Reg_MPG_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
Control_Reg_MPG_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB09_10_CTL
Control_Reg_MPG_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB09_10_CTL
Control_Reg_MPG_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB09_10_CTL
Control_Reg_MPG_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB09_10_CTL
Control_Reg_MPG_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB09_10_MSK
Control_Reg_MPG_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB09_10_MSK
Control_Reg_MPG_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB09_10_MSK
Control_Reg_MPG_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB09_10_MSK
Control_Reg_MPG_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
Control_Reg_MPG_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB09_CTL
Control_Reg_MPG_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB09_ST_CTL
Control_Reg_MPG_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB09_CTL
Control_Reg_MPG_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB09_ST_CTL
Control_Reg_MPG_Sync_ctrl_reg__MASK EQU 0x03
Control_Reg_MPG_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
Control_Reg_MPG_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
Control_Reg_MPG_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB09_MSK

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 21
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E126069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 21
CYDEV_CHIP_MEMBER_4D EQU 16
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 22
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 20
CYDEV_CHIP_MEMBER_4I EQU 26
CYDEV_CHIP_MEMBER_4J EQU 17
CYDEV_CHIP_MEMBER_4K EQU 18
CYDEV_CHIP_MEMBER_4L EQU 25
CYDEV_CHIP_MEMBER_4M EQU 24
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 23
CYDEV_CHIP_MEMBER_4Q EQU 14
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 19
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 15
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 27
CYDEV_CHIP_MEMBER_FM3 EQU 31
CYDEV_CHIP_MEMBER_FM4 EQU 32
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 28
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 29
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 30
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x000001E3
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 2
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP EQU 1
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
