#--  Synopsys, Inc.
#--  Version O-2018.09G-SP1-1-Beta1
#--  Project file D:\proj\g2ar18eq144_psram\src\psram_memory_interface\temp\PSRAM\rev_1\scratchproject.prs

#project files
add_file -verilog "D:/Gowin/Gowin_V1.9.1.01Beta/IDE/ipcore/PSRAM/data/PSRAM_TOP.v"
add_file -verilog "D:/Gowin/Gowin_V1.9.1.01Beta/IDE/ipcore/PSRAM/data/psram_code.v"



#implementation: "rev_1"
impl -add D:\proj\g2ar18eq144_psram\src\psram_memory_interface\temp\PSRAM\rev_1 -type fpga

#
#implementation attributes

set_option -project_relative_includes 1
set_option -include_path {D:/proj/g2ar18eq144_psram/src/psram_memory_interface/temp/PSRAM/}
set_option -include_path {D:/Gowin/Gowin_V1.9.1.01Beta/IDE/ipcore/PSRAM/data;D:/proj/g2ar18eq144_psram/src/psram_memory_interface/temp/PSRAM}

#device options
set_option -technology GOWIN-GW2AR
set_option -part GW2AR_18
set_option -package eLQFP144
set_option -speed_grade -8
set_option -part_companion ""

#compilation/mapping options

# hdl_compiler_options
set_option -distributed_compile 0

# mapper_without_write_options
set_option -frequency auto
set_option -srs_instrumentation 1

# mapper_options
set_option -write_verilog 0
set_option -write_vhdl 0

# GOWIN-GW2AR
set_option -maxfan 10000
set_option -rw_check_on_ram 1
set_option -disable_io_insertion 1
set_option -pipe 1
set_option -retiming 0
set_option -update_models_cp 0
set_option -fix_gated_and_generated_clocks 1
set_option -run_prop_extract 1

# NFilter
set_option -no_sequential_opt 0

# sequential_optimization_options
set_option -symbolic_fsm_compiler 1

# Compiler Options
set_option -compiler_compatible 0
set_option -resource_sharing 1

# Compiler Options
set_option -auto_infer_blackbox 0

#automatic place and route (vendor) options
set_option -write_apr_constraint 1

#set result format/file last
project -result_file "D:/proj/g2ar18eq144_psram/src/psram_memory_interface/temp/PSRAM/rev_1/psram_memory_interface.vm"
impl -active "rev_1"
