#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55ab4a179030 .scope module, "test_bench" "test_bench" 2 3;
 .timescale 0 0;
v0x55ab4a1c2930_0 .var "CLK", 0 0;
v0x55ab4a1c2a60_0 .var "RESET", 0 0;
S_0x55ab4a179fa0 .scope module, "mycpu" "cpu" 2 5, 3 6 0, S_0x55ab4a179030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK"
    .port_info 1 /INPUT 1 "RESET"
v0x55ab4a1c18d0_0 .net "ALU_OPP", 2 0, v0x55ab4a1be300_0;  1 drivers
v0x55ab4a1c1a00_0 .net "ALU_RESULT", 7 0, v0x55ab4a1bf1d0_0;  1 drivers
v0x55ab4a1c1b10_0 .net "CLK", 0 0, v0x55ab4a1c2930_0;  1 drivers
v0x55ab4a1c1bb0_0 .net "COMPLEMENT", 7 0, v0x55ab4a1bf7a0_0;  1 drivers
v0x55ab4a1c1ca0_0 .net "IMMEDIATAE", 7 0, L_0x55ab4a1c3100;  1 drivers
v0x55ab4a1c1e00_0 .net "IMMEDIATAE_SELECT", 0 0, v0x55ab4a1be540_0;  1 drivers
v0x55ab4a1c1ef0_0 .net "OPERAND1", 7 0, v0x55ab4a1bfe90_0;  1 drivers
v0x55ab4a1c2000_0 .net "OUT1_ADD", 2 0, L_0x55ab4a1c3240;  1 drivers
v0x55ab4a1c2110_0 .net "OUT2_ADD", 2 0, L_0x55ab4a1c3370;  1 drivers
v0x55ab4a1c2260_0 .net "REG_OUT1", 7 0, L_0x55ab4a1c3680;  1 drivers
v0x55ab4a1c2370_0 .net "REG_OUT2", 7 0, L_0x55ab4a1c3a00;  1 drivers
v0x55ab4a1c2430_0 .net "RES1", 7 0, v0x55ab4a1c16b0_0;  1 drivers
v0x55ab4a1c2540_0 .net "RESET", 0 0, v0x55ab4a1c2a60_0;  1 drivers
v0x55ab4a1c25e0_0 .net "SUB_SELECT", 0 0, v0x55ab4a1bea40_0;  1 drivers
L_0x7f7f625a3060 .delay 1 (1,1,1) L_0x7f7f625a3060/d;
L_0x7f7f625a3060/d .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55ab4a1c26d0_0 .net "WRITE", 0 0, L_0x7f7f625a3060;  1 drivers
v0x55ab4a1c27c0_0 .net "WRITE_ADD", 2 0, L_0x55ab4a1c3410;  1 drivers
S_0x55ab4a188e20 .scope module, "my_main_control" "main_control" 3 12, 4 5 0, S_0x55ab4a179fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK"
    .port_info 1 /INPUT 1 "RESET"
    .port_info 2 /OUTPUT 3 "ALU_OP"
    .port_info 3 /OUTPUT 1 "SUB_SELECT"
    .port_info 4 /OUTPUT 1 "IMMEDIATAE_SELECT"
    .port_info 5 /OUTPUT 1 "WRITE"
    .port_info 6 /OUTPUT 8 "IMMEDIATAE"
    .port_info 7 /OUTPUT 3 "OUT1_ADD"
    .port_info 8 /OUTPUT 3 "OUT2_ADD"
    .port_info 9 /OUTPUT 3 "WRITE_ADD"
v0x55ab4a1be300_0 .var "ALU_OP", 2 0;
v0x55ab4a1be3e0_0 .net "CLK", 0 0, v0x55ab4a1c2930_0;  alias, 1 drivers
v0x55ab4a1be4a0_0 .net "IMMEDIATAE", 7 0, L_0x55ab4a1c3100;  alias, 1 drivers
v0x55ab4a1be540_0 .var "IMMEDIATAE_SELECT", 0 0;
v0x55ab4a1be5e0_0 .net "INSTRUCTION", 31 0, L_0x55ab4a1c2eb0;  1 drivers
v0x55ab4a1be6f0_0 .net "OUT1_ADD", 2 0, L_0x55ab4a1c3240;  alias, 1 drivers
v0x55ab4a1be7b0_0 .net "OUT2_ADD", 2 0, L_0x55ab4a1c3370;  alias, 1 drivers
v0x55ab4a1be890_0 .net "PC", 31 0, v0x55ab4a1be010_0;  1 drivers
v0x55ab4a1be9a0_0 .net "RESET", 0 0, v0x55ab4a1c2a60_0;  alias, 1 drivers
v0x55ab4a1bea40_0 .var "SUB_SELECT", 0 0;
v0x55ab4a1beae0_0 .net "WRITE", 0 0, L_0x7f7f625a3060;  alias, 1 drivers
v0x55ab4a1beba0_0 .net "WRITE_ADD", 2 0, L_0x55ab4a1c3410;  alias, 1 drivers
E_0x55ab4a18ed40 .event edge, v0x55ab4a17a8e0_0;
L_0x55ab4a1c3100 .delay 8 (1,1,1) L_0x55ab4a1c3100/d;
L_0x55ab4a1c3100/d .part L_0x55ab4a1c2eb0, 0, 8;
L_0x55ab4a1c3240 .part L_0x55ab4a1c2eb0, 8, 3;
L_0x55ab4a1c3370 .part L_0x55ab4a1c2eb0, 0, 3;
L_0x55ab4a1c3410 .part L_0x55ab4a1c2eb0, 16, 3;
S_0x55ab4a1890a0 .scope module, "myinstruction_gen" "instruction_gen" 4 22, 5 2 0, S_0x55ab4a188e20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PC"
    .port_info 1 /OUTPUT 32 "INSTRUCTION"
L_0x55ab4a1c2eb0/d .functor BUFZ 32, L_0x55ab4a1c2e10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55ab4a1c2eb0 .delay 32 (2,2,2) L_0x55ab4a1c2eb0/d;
v0x55ab4a17a8e0_0 .net "INSTRUCTION", 31 0, L_0x55ab4a1c2eb0;  alias, 1 drivers
v0x55ab4a17bd40_0 .net "PC", 31 0, v0x55ab4a1be010_0;  alias, 1 drivers
v0x55ab4a1bd700_0 .net *"_s1", 3 0, L_0x55ab4a1c2c20;  1 drivers
L_0x7f7f625a3018 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x55ab4a1bd7c0_0 .net *"_s5", 2 0, L_0x7f7f625a3018;  1 drivers
v0x55ab4a1bd8a0_0 .net *"_s6", 31 0, L_0x55ab4a1c2e10;  1 drivers
v0x55ab4a1bd9d0 .array "memory", 0 6, 31 0;
v0x55ab4a1bda90_0 .net "rom_adr", 6 0, L_0x55ab4a1c2d50;  1 drivers
L_0x55ab4a1c2c20 .part v0x55ab4a1be010_0, 2, 4;
L_0x55ab4a1c2d50 .concat [ 4 3 0 0], L_0x55ab4a1c2c20, L_0x7f7f625a3018;
L_0x55ab4a1c2e10 .array/port v0x55ab4a1bd9d0, L_0x55ab4a1c2d50;
S_0x55ab4a1bdbd0 .scope module, "program_counter" "pc" 4 21, 6 2 0, S_0x55ab4a188e20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK"
    .port_info 1 /INPUT 1 "RESET"
    .port_info 2 /OUTPUT 32 "OUT"
v0x55ab4a1bde50_0 .net "CLK", 0 0, v0x55ab4a1c2930_0;  alias, 1 drivers
v0x55ab4a1bdf30_0 .var "IN", 31 0;
v0x55ab4a1be010_0 .var "IN2", 31 0;
v0x55ab4a1be0d0_0 .net "OUT", 31 0, v0x55ab4a1be010_0;  alias, 1 drivers
v0x55ab4a1be190_0 .net "RESET", 0 0, v0x55ab4a1c2a60_0;  alias, 1 drivers
E_0x55ab4a18ef80 .event posedge, v0x55ab4a1be190_0;
E_0x55ab4a19ff20 .event posedge, v0x55ab4a1bde50_0;
S_0x55ab4a1bedc0 .scope module, "myalu" "alu" 3 17, 7 2 0, S_0x55ab4a179fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1"
    .port_info 1 /INPUT 8 "DATA2"
    .port_info 2 /OUTPUT 8 "RESULT"
    .port_info 3 /INPUT 3 "SELECT"
v0x55ab4a1beff0_0 .net "DATA1", 0 7, L_0x55ab4a1c3680;  alias, 1 drivers
v0x55ab4a1bf0f0_0 .net "DATA2", 0 7, v0x55ab4a1bfe90_0;  alias, 1 drivers
v0x55ab4a1bf1d0_0 .var "RESULT", 0 7;
v0x55ab4a1bf290_0 .net "SELECT", 0 2, v0x55ab4a1be300_0;  alias, 1 drivers
E_0x55ab4a1a0470 .event edge, v0x55ab4a1be300_0, v0x55ab4a1bf0f0_0, v0x55ab4a1beff0_0;
S_0x55ab4a1bf410 .scope module, "mycomp" "complement" 3 14, 8 2 0, S_0x55ab4a179fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN"
    .port_info 1 /OUTPUT 8 "OUT"
v0x55ab4a1bf6a0_0 .net "IN", 7 0, L_0x55ab4a1c3a00;  alias, 1 drivers
v0x55ab4a1bf7a0_0 .var "OUT", 7 0;
v0x55ab4a1bf880_0 .var/i "i", 31 0;
E_0x55ab4a1bf620 .event edge, v0x55ab4a1bf6a0_0;
S_0x55ab4a1bf9d0 .scope module, "myimmediate" "sub_mux" 3 16, 9 2 0, S_0x55ab4a179fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN0"
    .port_info 1 /INPUT 8 "IN1"
    .port_info 2 /INPUT 1 "SELECT"
    .port_info 3 /OUTPUT 8 "OUT"
v0x55ab4a1bfca0_0 .net "IN0", 7 0, v0x55ab4a1c16b0_0;  alias, 1 drivers
v0x55ab4a1bfda0_0 .net "IN1", 7 0, L_0x55ab4a1c3100;  alias, 1 drivers
v0x55ab4a1bfe90_0 .var "OUT", 7 0;
v0x55ab4a1bff90_0 .net "SELECT", 0 0, v0x55ab4a1be540_0;  alias, 1 drivers
E_0x55ab4a1bfc40 .event edge, v0x55ab4a1be4a0_0, v0x55ab4a1bfca0_0, v0x55ab4a1be540_0;
S_0x55ab4a1c00b0 .scope module, "myreg" "reg_file" 3 13, 10 3 0, S_0x55ab4a179fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 3 "writeAddr"
    .port_info 4 /INPUT 8 "writeData"
    .port_info 5 /INPUT 3 "readAddrA"
    .port_info 6 /OUTPUT 8 "readDataA"
    .port_info 7 /INPUT 3 "readAddrB"
    .port_info 8 /OUTPUT 8 "readDataB"
L_0x55ab4a1c3680/d .functor BUFZ 8, L_0x55ab4a1c34b0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x55ab4a1c3680 .delay 8 (2,2,2) L_0x55ab4a1c3680/d;
L_0x55ab4a1c3a00/d .functor BUFZ 8, L_0x55ab4a1c37e0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x55ab4a1c3a00 .delay 8 (2,2,2) L_0x55ab4a1c3a00/d;
v0x55ab4a1c0400_0 .net *"_s0", 7 0, L_0x55ab4a1c34b0;  1 drivers
v0x55ab4a1c0500_0 .net *"_s10", 4 0, L_0x55ab4a1c3880;  1 drivers
L_0x7f7f625a30f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55ab4a1c05e0_0 .net *"_s13", 1 0, L_0x7f7f625a30f0;  1 drivers
v0x55ab4a1c06a0_0 .net *"_s2", 4 0, L_0x55ab4a1c3550;  1 drivers
L_0x7f7f625a30a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55ab4a1c0780_0 .net *"_s5", 1 0, L_0x7f7f625a30a8;  1 drivers
v0x55ab4a1c08b0_0 .net *"_s8", 7 0, L_0x55ab4a1c37e0;  1 drivers
v0x55ab4a1c0990_0 .net "clk", 0 0, v0x55ab4a1c2930_0;  alias, 1 drivers
v0x55ab4a1c0a80_0 .net "readAddrA", 2 0, L_0x55ab4a1c3240;  alias, 1 drivers
v0x55ab4a1c0b40_0 .net "readAddrB", 2 0, L_0x55ab4a1c3370;  alias, 1 drivers
v0x55ab4a1c0be0_0 .net "readDataA", 7 0, L_0x55ab4a1c3680;  alias, 1 drivers
v0x55ab4a1c0c80_0 .net "readDataB", 7 0, L_0x55ab4a1c3a00;  alias, 1 drivers
v0x55ab4a1c0d50 .array "regfile", 7 0, 7 0;
v0x55ab4a1c0df0_0 .net "reset", 0 0, v0x55ab4a1c2a60_0;  alias, 1 drivers
v0x55ab4a1c0e90_0 .net "write", 0 0, L_0x7f7f625a3060;  alias, 1 drivers
v0x55ab4a1c0f30_0 .net "writeAddr", 2 0, L_0x55ab4a1c3410;  alias, 1 drivers
v0x55ab4a1c1000_0 .net "writeData", 7 0, v0x55ab4a1bf1d0_0;  alias, 1 drivers
L_0x55ab4a1c34b0 .array/port v0x55ab4a1c0d50, L_0x55ab4a1c3550;
L_0x55ab4a1c3550 .concat [ 3 2 0 0], L_0x55ab4a1c3240, L_0x7f7f625a30a8;
L_0x55ab4a1c37e0 .array/port v0x55ab4a1c0d50, L_0x55ab4a1c3880;
L_0x55ab4a1c3880 .concat [ 3 2 0 0], L_0x55ab4a1c3370, L_0x7f7f625a30f0;
S_0x55ab4a1c1220 .scope module, "mysub" "sub_mux" 3 15, 9 2 0, S_0x55ab4a179fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN0"
    .port_info 1 /INPUT 8 "IN1"
    .port_info 2 /INPUT 1 "SELECT"
    .port_info 3 /OUTPUT 8 "OUT"
v0x55ab4a1c14c0_0 .net "IN0", 7 0, L_0x55ab4a1c3a00;  alias, 1 drivers
v0x55ab4a1c15f0_0 .net "IN1", 7 0, v0x55ab4a1bf7a0_0;  alias, 1 drivers
v0x55ab4a1c16b0_0 .var "OUT", 7 0;
v0x55ab4a1c17b0_0 .net "SELECT", 0 0, v0x55ab4a1bea40_0;  alias, 1 drivers
E_0x55ab4a1c1440 .event edge, v0x55ab4a1bf7a0_0, v0x55ab4a1bf6a0_0, v0x55ab4a1bea40_0;
    .scope S_0x55ab4a1bdbd0;
T_0 ;
    %wait E_0x55ab4a19ff20;
    %delay 1, 0;
    %load/vec4 v0x55ab4a1bdf30_0;
    %assign/vec4 v0x55ab4a1be010_0, 0;
    %delay 2, 0;
    %load/vec4 v0x55ab4a1bdf30_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x55ab4a1bdf30_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55ab4a1bdbd0;
T_1 ;
    %wait E_0x55ab4a18ef80;
    %delay 1, 0;
    %load/vec4 v0x55ab4a1be190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %delay 2, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55ab4a1bdf30_0, 0;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55ab4a1890a0;
T_2 ;
    %vpi_call 5 10 "$readmemb", "test.prog", v0x55ab4a1bd9d0, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000000110 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x55ab4a188e20;
T_3 ;
    %wait E_0x55ab4a18ed40;
    %delay 1, 0;
    %load/vec4 v0x55ab4a1be5e0_0;
    %parti/s 4, 24, 6;
    %cmpi/e 0, 0, 4;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ab4a1be540_0, 0, 1;
T_3.0 ;
    %load/vec4 v0x55ab4a1be5e0_0;
    %parti/s 4, 24, 6;
    %cmpi/ne 0, 0, 4;
    %jmp/0xz  T_3.2, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ab4a1be540_0, 0, 1;
T_3.2 ;
    %load/vec4 v0x55ab4a1be5e0_0;
    %parti/s 3, 24, 6;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_3.4, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ab4a1bea40_0, 0, 1;
T_3.4 ;
    %load/vec4 v0x55ab4a1be5e0_0;
    %parti/s 3, 24, 6;
    %cmpi/ne 3, 0, 3;
    %jmp/0xz  T_3.6, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ab4a1bea40_0, 0, 1;
T_3.6 ;
    %load/vec4 v0x55ab4a1be5e0_0;
    %parti/s 4, 24, 6;
    %cmpi/e 0, 0, 4;
    %jmp/0xz  T_3.8, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55ab4a1be300_0, 0, 3;
T_3.8 ;
    %load/vec4 v0x55ab4a1be5e0_0;
    %parti/s 4, 24, 6;
    %cmpi/e 1, 0, 4;
    %jmp/0xz  T_3.10, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55ab4a1be300_0, 0, 3;
T_3.10 ;
    %load/vec4 v0x55ab4a1be5e0_0;
    %parti/s 4, 24, 6;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_3.12, 4;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55ab4a1be300_0, 0, 3;
T_3.12 ;
    %load/vec4 v0x55ab4a1be5e0_0;
    %parti/s 4, 24, 6;
    %cmpi/e 3, 0, 4;
    %jmp/0xz  T_3.14, 4;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55ab4a1be300_0, 0, 3;
T_3.14 ;
    %load/vec4 v0x55ab4a1be5e0_0;
    %parti/s 4, 24, 6;
    %cmpi/e 4, 0, 4;
    %jmp/0xz  T_3.16, 4;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55ab4a1be300_0, 0, 3;
T_3.16 ;
    %load/vec4 v0x55ab4a1be5e0_0;
    %parti/s 4, 24, 6;
    %cmpi/e 5, 0, 4;
    %jmp/0xz  T_3.18, 4;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x55ab4a1be300_0, 0, 3;
T_3.18 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x55ab4a1c00b0;
T_4 ;
    %wait E_0x55ab4a19ff20;
    %load/vec4 v0x55ab4a1c0e90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %delay 2, 0;
    %load/vec4 v0x55ab4a1c1000_0;
    %load/vec4 v0x55ab4a1c0f30_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ab4a1c0d50, 0, 4;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x55ab4a1c00b0;
T_5 ;
    %wait E_0x55ab4a18ef80;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ab4a1c0d50, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ab4a1c0d50, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ab4a1c0d50, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ab4a1c0d50, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ab4a1c0d50, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ab4a1c0d50, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ab4a1c0d50, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ab4a1c0d50, 0, 4;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55ab4a1bf410;
T_6 ;
    %wait E_0x55ab4a1bf620;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55ab4a1bf880_0, 0, 32;
T_6.0 ;
    %load/vec4 v0x55ab4a1bf880_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v0x55ab4a1bf6a0_0;
    %load/vec4 v0x55ab4a1bf880_0;
    %part/s 1;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x55ab4a1bf880_0;
    %store/vec4 v0x55ab4a1bf7a0_0, 4, 1;
T_6.2 ;
    %load/vec4 v0x55ab4a1bf6a0_0;
    %load/vec4 v0x55ab4a1bf880_0;
    %part/s 1;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.4, 4;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x55ab4a1bf880_0;
    %store/vec4 v0x55ab4a1bf7a0_0, 4, 1;
T_6.4 ;
    %load/vec4 v0x55ab4a1bf880_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55ab4a1bf880_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %load/vec4 v0x55ab4a1bf7a0_0;
    %addi 1, 0, 8;
    %store/vec4 v0x55ab4a1bf7a0_0, 0, 8;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x55ab4a1c1220;
T_7 ;
    %wait E_0x55ab4a1c1440;
    %load/vec4 v0x55ab4a1c17b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x55ab4a1c14c0_0;
    %store/vec4 v0x55ab4a1c16b0_0, 0, 8;
T_7.0 ;
    %load/vec4 v0x55ab4a1c17b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x55ab4a1c15f0_0;
    %store/vec4 v0x55ab4a1c16b0_0, 0, 8;
T_7.2 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x55ab4a1bf9d0;
T_8 ;
    %wait E_0x55ab4a1bfc40;
    %load/vec4 v0x55ab4a1bff90_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0x55ab4a1bfca0_0;
    %store/vec4 v0x55ab4a1bfe90_0, 0, 8;
T_8.0 ;
    %load/vec4 v0x55ab4a1bff90_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v0x55ab4a1bfda0_0;
    %store/vec4 v0x55ab4a1bfe90_0, 0, 8;
T_8.2 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x55ab4a1bedc0;
T_9 ;
    %wait E_0x55ab4a1a0470;
    %delay 1, 0;
    %load/vec4 v0x55ab4a1bf290_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x55ab4a1bf0f0_0;
    %store/vec4 v0x55ab4a1bf1d0_0, 0, 8;
T_9.0 ;
    %load/vec4 v0x55ab4a1bf290_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_9.2, 4;
    %delay 1, 0;
    %load/vec4 v0x55ab4a1beff0_0;
    %load/vec4 v0x55ab4a1bf0f0_0;
    %add;
    %store/vec4 v0x55ab4a1bf1d0_0, 0, 8;
T_9.2 ;
    %load/vec4 v0x55ab4a1bf290_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_9.4, 4;
    %delay 1, 0;
    %load/vec4 v0x55ab4a1beff0_0;
    %load/vec4 v0x55ab4a1bf0f0_0;
    %and;
    %store/vec4 v0x55ab4a1bf1d0_0, 0, 8;
T_9.4 ;
    %load/vec4 v0x55ab4a1bf290_0;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_9.6, 4;
    %delay 1, 0;
    %load/vec4 v0x55ab4a1beff0_0;
    %load/vec4 v0x55ab4a1bf0f0_0;
    %or;
    %store/vec4 v0x55ab4a1bf1d0_0, 0, 8;
T_9.6 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x55ab4a179030;
T_10 ;
    %vpi_call 2 9 "$dumpfile", "wavedata12.vcd" {0 0 0};
    %vpi_call 2 10 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55ab4a179030 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ab4a1c2930_0, 0, 1;
    %delay 3, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ab4a1c2a60_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ab4a1c2a60_0, 0, 1;
    %delay 75, 0;
    %vpi_call 2 17 "$finish" {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x55ab4a179030;
T_11 ;
    %delay 5, 0;
    %load/vec4 v0x55ab4a1c2930_0;
    %inv;
    %store/vec4 v0x55ab4a1c2930_0, 0, 1;
    %jmp T_11;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "test_bench.v";
    "./cpu.v";
    "./main_control.v";
    "./instruction.v";
    "./pc.v";
    "./alu.v";
    "./2s_complement.v";
    "./sub_mux.v";
    "./reg_file.v";
