Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Dec 21 23:40:41 2021
| Host         : DESKTOP-QMBGBBR running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    18 |
|    Minimum number of control sets                        |    18 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    70 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    18 |
| >= 0 to < 4        |     8 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              24 |           16 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              76 |           21 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              78 |           26 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------+--------------------------+-----------------------------------+------------------+----------------+
|   Clock Signal  |       Enable Signal      |          Set/Reset Signal         | Slice Load Count | Bel Load Count |
+-----------------+--------------------------+-----------------------------------+------------------+----------------+
|  clk_div/clk_1k |                          |                                   |                1 |              1 |
|  clk_div/CLK    | dynamic/led[2]_i_2_n_0   | lpu/SR[1]                         |                1 |              1 |
|  clk_div/CLK    | dynamic/led[0]_i_1_n_0   | lpu/reset                         |                1 |              1 |
|  clk_div/CLK    | dynamic/led[4]_i_2_n_0   | dynamic/led[4]_i_1_n_0            |                1 |              1 |
|  clk_div/CLK    | dynamic/led[1]_i_2_n_0   | lpu/SR[0]                         |                1 |              1 |
|  clk_div/CLK    | lpu/state_reg[1]_1[0]    | lpu/SR[2]                         |                1 |              1 |
|  clk_IBUF_BUFG  | lpu/buzzer1_out          | lpu/buzzer_i_1_n_0                |                1 |              1 |
|  clk_div/CLK    |                          |                                   |                1 |              2 |
|  clk_div/CLK    | lpu/E[0]                 | lpu/reset                         |                1 |              4 |
|  clk_IBUF_BUFG  |                          | lpu/floor[1]_i_1_n_0              |                3 |              4 |
|  clk_IBUF_BUFG  | lpu/led_drive[3]_i_1_n_0 | lpu/floor[1]_i_1_n_0              |                2 |              4 |
|  clk_div/clk_50 |                          |                                   |                4 |              8 |
|  clk_IBUF_BUFG  |                          |                                   |               10 |             13 |
|  clk_IBUF_BUFG  |                          | clk_div/clk_div_cnt_1[24]_i_1_n_0 |                6 |             24 |
|  clk_IBUF_BUFG  |                          | clk_div/clk_div_cnt_2[24]_i_1_n_0 |                6 |             24 |
|  clk_IBUF_BUFG  |                          | clk_div/clk_div_cnt_3[24]_i_1_n_0 |                6 |             24 |
|  clk_IBUF_BUFG  | lpu/buzzer1_out          | lpu/floor[1]_i_1_n_0              |                8 |             32 |
|  clk_IBUF_BUFG  | lpu/reset                | lpu/count[31]_i_1_n_0             |                9 |             32 |
+-----------------+--------------------------+-----------------------------------+------------------+----------------+


