;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 28-Oct-15 01:06:10 PM
;----------------------------------------------

;Address Opcode 	ASM
____SysVT:
0x0000	0xFFFC2000  	536936444
0x0004	0x10D90000  	4313
0x0008	0x0F0D0000  	3853
0x000C	0x0F0D0000  	3853
0x0010	0x0F0D0000  	3853
0x0014	0x0F0D0000  	3853
0x0018	0x0F0D0000  	3853
0x001C	0x0F0D0000  	3853
0x0020	0x0F0D0000  	3853
0x0024	0x0F0D0000  	3853
0x0028	0x0F0D0000  	3853
0x002C	0x0F0D0000  	3853
0x0030	0x0F0D0000  	3853
0x0034	0x0F0D0000  	3853
0x0038	0x0F0D0000  	3853
0x003C	0x0F0D0000  	3853
0x0040	0x0F0D0000  	3853
0x0044	0x0F0D0000  	3853
0x0048	0x0F0D0000  	3853
0x004C	0x0F0D0000  	3853
0x0050	0x0F0D0000  	3853
0x0054	0x0F0D0000  	3853
0x0058	0x0F0D0000  	3853
0x005C	0x0F0D0000  	3853
0x0060	0x0F0D0000  	3853
0x0064	0x0F0D0000  	3853
0x0068	0x0F0D0000  	3853
0x006C	0x0F0D0000  	3853
0x0070	0x0F0D0000  	3853
0x0074	0x0F0D0000  	3853
0x0078	0x0F0D0000  	3853
0x007C	0x0F0D0000  	3853
0x0080	0x0F0D0000  	3853
0x0084	0x0F0D0000  	3853
0x0088	0x0F0D0000  	3853
0x008C	0x0F0D0000  	3853
0x0090	0x0F0D0000  	3853
0x0094	0x0F0D0000  	3853
0x0098	0x0F0D0000  	3853
0x009C	0x0F0D0000  	3853
0x00A0	0x0F0D0000  	3853
0x00A4	0x0F0D0000  	3853
0x00A8	0x0F0D0000  	3853
0x00AC	0x0F0D0000  	3853
0x00B0	0x0F150000  	3861
0x00B4	0x0F0D0000  	3853
0x00B8	0x0F0D0000  	3853
0x00BC	0x0F0D0000  	3853
0x00C0	0x0F0D0000  	3853
0x00C4	0x0F0D0000  	3853
0x00C8	0x0F0D0000  	3853
0x00CC	0x0F0D0000  	3853
0x00D0	0x0F0D0000  	3853
0x00D4	0x0F0D0000  	3853
0x00D8	0x0F0D0000  	3853
0x00DC	0x0F0D0000  	3853
0x00E0	0x0F0D0000  	3853
0x00E4	0x0F0D0000  	3853
0x00E8	0x0F0D0000  	3853
0x00EC	0x0F0D0000  	3853
0x00F0	0x0F0D0000  	3853
0x00F4	0x0F0D0000  	3853
0x00F8	0x0F0D0000  	3853
0x00FC	0x0F0D0000  	3853
0x0100	0x0F0D0000  	3853
0x0104	0x0F0D0000  	3853
0x0108	0x0F0D0000  	3853
0x010C	0x0F0D0000  	3853
0x0110	0x0F0D0000  	3853
0x0114	0x0F0D0000  	3853
0x0118	0x0F0D0000  	3853
0x011C	0x0F0D0000  	3853
0x0120	0x0F0D0000  	3853
0x0124	0x0F0D0000  	3853
0x0128	0x0F0D0000  	3853
0x012C	0x0F0D0000  	3853
; end of ____SysVT
_main:
;Ex_7.c, 66 :: 		void main()
0x10D8	0xB08B    SUB	SP, SP, #44
0x10DA	0xF7FFFF83  BL	4068
0x10DE	0xF000F901  BL	4836
0x10E2	0xF7FFFF75  BL	4048
0x10E6	0xF000F8BD  BL	4708
;Ex_7.c, 68 :: 		unsigned char duty_cycle = 0;
;Ex_7.c, 69 :: 		signed int pwm = 100;
; pwm start address is: 4 (R1)
0x10EA	0xF2400164  MOVW	R1, #100
0x10EE	0xB209    SXTH	R1, R1
;Ex_7.c, 73 :: 		setup();
0x10F0	0xF8AD1000  STRH	R1, [SP, #0]
; pwm end address is: 4 (R1)
0x10F4	0xF7FFFE4C  BL	_setup+0
0x10F8	0xF9BD1000  LDRSH	R1, [SP, #0]
;Ex_7.c, 75 :: 		while(1)
L_main6:
;Ex_7.c, 77 :: 		if(get_GPIOD_pin_state(14))
; pwm start address is: 4 (R1)
0x10FC	0x484C    LDR	R0, [PC, #304]
0x10FE	0x6800    LDR	R0, [R0, #0]
0x1100	0xF4004080  AND	R0, R0, #16384
0x1104	0xB110    CBZ	R0, L__main174
;Ex_7.c, 79 :: 		pwm += 50;
0x1106	0x3132    ADDS	R1, #50
0x1108	0xB209    SXTH	R1, R1
; pwm end address is: 4 (R1)
;Ex_7.c, 80 :: 		}
0x110A	0xE7FF    B	L_main8
L__main174:
;Ex_7.c, 77 :: 		if(get_GPIOD_pin_state(14))
;Ex_7.c, 80 :: 		}
L_main8:
;Ex_7.c, 82 :: 		if(pwm >= 3550)
; pwm start address is: 4 (R1)
0x110C	0xF64050DE  MOVW	R0, #3550
0x1110	0x4281    CMP	R1, R0
0x1112	0xDB03    BLT	L__main175
;Ex_7.c, 84 :: 		pwm = 3550;
0x1114	0xF64051DE  MOVW	R1, #3550
0x1118	0xB209    SXTH	R1, R1
; pwm end address is: 4 (R1)
;Ex_7.c, 85 :: 		}
0x111A	0xE7FF    B	L_main9
L__main175:
;Ex_7.c, 82 :: 		if(pwm >= 3550)
;Ex_7.c, 85 :: 		}
L_main9:
;Ex_7.c, 87 :: 		if(get_GPIOD_pin_state(15))
; pwm start address is: 4 (R1)
0x111C	0x4844    LDR	R0, [PC, #272]
0x111E	0x6800    LDR	R0, [R0, #0]
0x1120	0xF4004000  AND	R0, R0, #32768
0x1124	0xB120    CBZ	R0, L__main176
;Ex_7.c, 89 :: 		pwm -= 50;
0x1126	0xF1A10832  SUB	R8, R1, #50
0x112A	0xFA0FF888  SXTH	R8, R8
; pwm end address is: 4 (R1)
; pwm start address is: 32 (R8)
; pwm end address is: 32 (R8)
;Ex_7.c, 90 :: 		}
0x112E	0xE001    B	L_main10
L__main176:
;Ex_7.c, 87 :: 		if(get_GPIOD_pin_state(15))
0x1130	0xFA0FF881  SXTH	R8, R1
;Ex_7.c, 90 :: 		}
L_main10:
;Ex_7.c, 92 :: 		if(pwm <= 50)
; pwm start address is: 32 (R8)
0x1134	0xF1B80F32  CMP	R8, #50
0x1138	0xDC04    BGT	L__main177
;Ex_7.c, 94 :: 		pwm = 50;
0x113A	0xF2400832  MOVW	R8, #50
0x113E	0xFA0FF888  SXTH	R8, R8
; pwm end address is: 32 (R8)
;Ex_7.c, 95 :: 		}
0x1142	0xE7FF    B	L_main11
L__main177:
;Ex_7.c, 92 :: 		if(pwm <= 50)
;Ex_7.c, 95 :: 		}
L_main11:
;Ex_7.c, 97 :: 		TIM3_CCR1 = pwm;
; pwm start address is: 32 (R8)
0x1144	0x483B    LDR	R0, [PC, #236]
0x1146	0xF8C08000  STR	R8, [R0, #0]
;Ex_7.c, 99 :: 		duty_cycle = (((float)d / (float)t) * 100);
0x114A	0x483B    LDR	R0, [PC, #236]
0x114C	0x8800    LDRH	R0, [R0, #0]
0x114E	0xF7FFFEC7  BL	__UnsignedIntegralToFloat+0
0x1152	0x900A    STR	R0, [SP, #40]
0x1154	0x4839    LDR	R0, [PC, #228]
0x1156	0x8800    LDRH	R0, [R0, #0]
0x1158	0xF7FFFEC2  BL	__UnsignedIntegralToFloat+0
0x115C	0x9009    STR	R0, [SP, #36]
0x115E	0x980A    LDR	R0, [SP, #40]
0x1160	0x9100    STR	R1, [SP, #0]
0x1162	0x9909    LDR	R1, [SP, #36]
0x1164	0x460A    MOV	R2, R1
0x1166	0xF7FFFE69  BL	__Div_FP+0
0x116A	0x9900    LDR	R1, [SP, #0]
0x116C	0x4A34    LDR	R2, [PC, #208]
0x116E	0xF7FFFD29  BL	__Mul_FP+0
0x1172	0xF7FFFD03  BL	__FloatToUnsignedIntegral+0
0x1176	0xB2C0    UXTB	R0, R0
; duty_cycle start address is: 24 (R6)
0x1178	0xB2C6    UXTB	R6, R0
;Ex_7.c, 101 :: 		lcd_out(1, 7, "      ");
0x117A	0x2020    MOVS	R0, #32
0x117C	0xF88D0013  STRB	R0, [SP, #19]
0x1180	0x2020    MOVS	R0, #32
0x1182	0xF88D0014  STRB	R0, [SP, #20]
0x1186	0x2020    MOVS	R0, #32
0x1188	0xF88D0015  STRB	R0, [SP, #21]
0x118C	0x2020    MOVS	R0, #32
0x118E	0xF88D0016  STRB	R0, [SP, #22]
0x1192	0x2020    MOVS	R0, #32
0x1194	0xF88D0017  STRB	R0, [SP, #23]
0x1198	0x2020    MOVS	R0, #32
0x119A	0xF88D0018  STRB	R0, [SP, #24]
0x119E	0x2000    MOVS	R0, #0
0x11A0	0xF88D0019  STRB	R0, [SP, #25]
0x11A4	0xF10D0013  ADD	R0, SP, #19
0x11A8	0x4602    MOV	R2, R0
0x11AA	0x2107    MOVS	R1, #7
0x11AC	0x2001    MOVS	R0, #1
0x11AE	0xF7FFFA03  BL	_Lcd_Out+0
;Ex_7.c, 102 :: 		WordToStr(t, txt);
0x11B2	0xA901    ADD	R1, SP, #4
0x11B4	0x4821    LDR	R0, [PC, #132]
0x11B6	0x8800    LDRH	R0, [R0, #0]
0x11B8	0xF7FFFD4A  BL	_WordToStr+0
;Ex_7.c, 103 :: 		lcd_out(1, 7, txt);
0x11BC	0xA801    ADD	R0, SP, #4
0x11BE	0x4602    MOV	R2, R0
0x11C0	0x2107    MOVS	R1, #7
0x11C2	0x2001    MOVS	R0, #1
0x11C4	0xF7FFF9F8  BL	_Lcd_Out+0
;Ex_7.c, 105 :: 		lcd_out(2, 7, "        ");
0x11C8	0xF10D0B1A  ADD	R11, SP, #26
0x11CC	0xF10B0A09  ADD	R10, R11, #9
0x11D0	0xF8DFC070  LDR	R12, [PC, #112]
0x11D4	0xF7FFFDB4  BL	___CC2DW+0
0x11D8	0xF10D001A  ADD	R0, SP, #26
0x11DC	0x4602    MOV	R2, R0
0x11DE	0x2107    MOVS	R1, #7
0x11E0	0x2002    MOVS	R0, #2
0x11E2	0xF7FFF9E9  BL	_Lcd_Out+0
;Ex_7.c, 106 :: 		WordToStr(d, txt);
0x11E6	0xA901    ADD	R1, SP, #4
0x11E8	0x4813    LDR	R0, [PC, #76]
0x11EA	0x8800    LDRH	R0, [R0, #0]
0x11EC	0xF7FFFD30  BL	_WordToStr+0
;Ex_7.c, 107 :: 		lcd_out(2, 7, txt);
0x11F0	0xA801    ADD	R0, SP, #4
0x11F2	0x4602    MOV	R2, R0
0x11F4	0x2107    MOVS	R1, #7
0x11F6	0x2002    MOVS	R0, #2
0x11F8	0xF7FFF9DE  BL	_Lcd_Out+0
;Ex_7.c, 109 :: 		ByteToStr(duty_cycle, txt);
0x11FC	0xA801    ADD	R0, SP, #4
0x11FE	0x4601    MOV	R1, R0
0x1200	0xB2F0    UXTB	R0, R6
; duty_cycle end address is: 24 (R6)
0x1202	0xF7FFFD75  BL	_ByteToStr+0
;Ex_7.c, 110 :: 		lcd_out(2, 14, txt);
0x1206	0xA801    ADD	R0, SP, #4
0x1208	0x4602    MOV	R2, R0
0x120A	0x210E    MOVS	R1, #14
0x120C	0x2002    MOVS	R0, #2
0x120E	0xF7FFF9D3  BL	_Lcd_Out+0
;Ex_7.c, 112 :: 		delay_ms(600);
0x1212	0xF64D47FF  MOVW	R7, #56575
0x1216	0xF2C0076D  MOVT	R7, #109
L_main12:
0x121A	0x1E7F    SUBS	R7, R7, #1
0x121C	0xD1FD    BNE	L_main12
0x121E	0xBF00    NOP
0x1220	0xBF00    NOP
0x1222	0xBF00    NOP
0x1224	0xBF00    NOP
0x1226	0xBF00    NOP
;Ex_7.c, 113 :: 		};
0x1228	0xFA0FF188  SXTH	R1, R8
; pwm end address is: 32 (R8)
0x122C	0xE766    B	L_main6
;Ex_7.c, 114 :: 		}
L_end_main:
L__main_end_loop:
0x122E	0xE7FE    B	L__main_end_loop
0x1230	0x14084001  	GPIOD_IDR+0
0x1234	0x04344000  	TIM3_CCR1+0
0x1238	0x00002000  	_d+0
0x123C	0x00022000  	_t+0
0x1240	0x000042C8  	#1120403456
0x1244	0x124F0000  	?ICS?lstr2_Ex_7+0
; end of _main
___CC2DW:
;__Lib_System_101_102_103.c, 27 :: 		
0x0D40	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 29 :: 		
L_loopDW:
;__Lib_System_101_102_103.c, 30 :: 		
0x0D42	0xF81C9B01  LDRB	R9, [R12], #1
;__Lib_System_101_102_103.c, 31 :: 		
0x0D46	0xF80B9B01  STRB	R9, [R11], #1
;__Lib_System_101_102_103.c, 32 :: 		
0x0D4A	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_101_102_103.c, 33 :: 		
0x0D4E	0xD1F8    BNE	L_loopDW
;__Lib_System_101_102_103.c, 35 :: 		
L_end___CC2DW:
0x0D50	0xB001    ADD	SP, SP, #4
0x0D52	0x4770    BX	LR
; end of ___CC2DW
___FillZeros:
;__Lib_System_101_102_103.c, 69 :: 		
0x0D54	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 71 :: 		
0x0D56	0xF04F0900  MOV	R9, #0
;__Lib_System_101_102_103.c, 72 :: 		
0x0D5A	0xF04F0C00  MOV	R12, #0
;__Lib_System_101_102_103.c, 73 :: 		
0x0D5E	0xEBBD0F0A  CMP	SP, R10, LSL #0
;__Lib_System_101_102_103.c, 74 :: 		
0x0D62	0xDC04    BGT	L_loopFZs
;__Lib_System_101_102_103.c, 75 :: 		
0x0D64	0xEBBD0F0B  CMP	SP, R11, LSL #0
;__Lib_System_101_102_103.c, 76 :: 		
0x0D68	0xDB01    BLT	L_loopFZs
;__Lib_System_101_102_103.c, 77 :: 		
0x0D6A	0x46D4    MOV	R12, R10
;__Lib_System_101_102_103.c, 78 :: 		
0x0D6C	0x46EA    MOV	R10, SP
;__Lib_System_101_102_103.c, 79 :: 		
L_loopFZs:
;__Lib_System_101_102_103.c, 80 :: 		
0x0D6E	0xF84B9B04  STR	R9, [R11], #4
;__Lib_System_101_102_103.c, 81 :: 		
0x0D72	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_101_102_103.c, 82 :: 		
0x0D76	0xD1FA    BNE	L_loopFZs
;__Lib_System_101_102_103.c, 83 :: 		
0x0D78	0xEBBC0F0A  CMP	R12, R10, LSL #0
;__Lib_System_101_102_103.c, 84 :: 		
0x0D7C	0xDD05    BLE	L_norep
;__Lib_System_101_102_103.c, 85 :: 		
0x0D7E	0x46E2    MOV	R10, R12
;__Lib_System_101_102_103.c, 86 :: 		
0x0D80	0xF8D9B000  LDR	R11, [R9, #0]
;__Lib_System_101_102_103.c, 87 :: 		
0x0D84	0xF10B0B04  ADD	R11, R11, #4
;__Lib_System_101_102_103.c, 88 :: 		
0x0D88	0xE7F1    B	L_loopFZs
;__Lib_System_101_102_103.c, 89 :: 		
L_norep:
;__Lib_System_101_102_103.c, 91 :: 		
L_end___FillZeros:
0x0D8A	0xB001    ADD	SP, SP, #4
0x0D8C	0x4770    BX	LR
; end of ___FillZeros
_setup:
;Ex_7.c, 117 :: 		void setup()
0x0D90	0xB085    SUB	SP, SP, #20
0x0D92	0xF8CDE000  STR	LR, [SP, #0]
;Ex_7.c, 119 :: 		setup_IO();
0x0D96	0xF7FFFCE1  BL	_setup_IO+0
;Ex_7.c, 121 :: 		setup_TIM2();
0x0D9A	0xF7FFFC47  BL	_setup_TIM2+0
;Ex_7.c, 122 :: 		setup_TIM3();
0x0D9E	0xF7FFFEB9  BL	_setup_TIM3+0
;Ex_7.c, 124 :: 		Lcd_Init();
0x0DA2	0xF7FFFD91  BL	_Lcd_Init+0
;Ex_7.c, 125 :: 		Lcd_Cmd(_LCD_CLEAR);
0x0DA6	0x2001    MOVS	R0, #1
0x0DA8	0xF7FFFBA0  BL	_Lcd_Cmd+0
;Ex_7.c, 126 :: 		Lcd_Cmd(_LCD_CURSOR_OFF);
0x0DAC	0x200C    MOVS	R0, #12
0x0DAE	0xF7FFFB9D  BL	_Lcd_Cmd+0
;Ex_7.c, 127 :: 		lcd_out(1, 1, "P/us:");
0x0DB2	0x2050    MOVS	R0, #80
0x0DB4	0xF88D0004  STRB	R0, [SP, #4]
0x0DB8	0x202F    MOVS	R0, #47
0x0DBA	0xF88D0005  STRB	R0, [SP, #5]
0x0DBE	0x2075    MOVS	R0, #117
0x0DC0	0xF88D0006  STRB	R0, [SP, #6]
0x0DC4	0x2073    MOVS	R0, #115
0x0DC6	0xF88D0007  STRB	R0, [SP, #7]
0x0DCA	0x203A    MOVS	R0, #58
0x0DCC	0xF88D0008  STRB	R0, [SP, #8]
0x0DD0	0x2000    MOVS	R0, #0
0x0DD2	0xF88D0009  STRB	R0, [SP, #9]
0x0DD6	0xA801    ADD	R0, SP, #4
0x0DD8	0x4602    MOV	R2, R0
0x0DDA	0x2101    MOVS	R1, #1
0x0DDC	0x2001    MOVS	R0, #1
0x0DDE	0xF7FFFBEB  BL	_Lcd_Out+0
;Ex_7.c, 128 :: 		lcd_out(2, 1, "D/us:");
0x0DE2	0x2044    MOVS	R0, #68
0x0DE4	0xF88D000A  STRB	R0, [SP, #10]
0x0DE8	0x202F    MOVS	R0, #47
0x0DEA	0xF88D000B  STRB	R0, [SP, #11]
0x0DEE	0x2075    MOVS	R0, #117
0x0DF0	0xF88D000C  STRB	R0, [SP, #12]
0x0DF4	0x2073    MOVS	R0, #115
0x0DF6	0xF88D000D  STRB	R0, [SP, #13]
0x0DFA	0x203A    MOVS	R0, #58
0x0DFC	0xF88D000E  STRB	R0, [SP, #14]
0x0E00	0x2000    MOVS	R0, #0
0x0E02	0xF88D000F  STRB	R0, [SP, #15]
0x0E06	0xF10D000A  ADD	R0, SP, #10
0x0E0A	0x4602    MOV	R2, R0
0x0E0C	0x2101    MOVS	R1, #1
0x0E0E	0x2002    MOVS	R0, #2
0x0E10	0xF7FFFBD2  BL	_Lcd_Out+0
;Ex_7.c, 129 :: 		lcd_out(1, 15, "D%");
0x0E14	0x2044    MOVS	R0, #68
0x0E16	0xF88D0010  STRB	R0, [SP, #16]
0x0E1A	0x2025    MOVS	R0, #37
0x0E1C	0xF88D0011  STRB	R0, [SP, #17]
0x0E20	0x2000    MOVS	R0, #0
0x0E22	0xF88D0012  STRB	R0, [SP, #18]
0x0E26	0xA804    ADD	R0, SP, #16
0x0E28	0x4602    MOV	R2, R0
0x0E2A	0x210F    MOVS	R1, #15
0x0E2C	0x2001    MOVS	R0, #1
0x0E2E	0xF7FFFBC3  BL	_Lcd_Out+0
;Ex_7.c, 130 :: 		}
L_end_setup:
0x0E32	0xF8DDE000  LDR	LR, [SP, #0]
0x0E36	0xB005    ADD	SP, SP, #20
0x0E38	0x4770    BX	LR
; end of _setup
_setup_IO:
;Ex_7.c, 133 :: 		void setup_IO()
;Ex_7.c, 135 :: 		AFIO_enable(true);
0x075C	0x2201    MOVS	R2, #1
0x075E	0x4853    LDR	R0, [PC, #332]
0x0760	0x6002    STR	R2, [R0, #0]
;Ex_7.c, 136 :: 		AFIO_remap(TIM2_not_remapped);
0x0762	0x4853    LDR	R0, [PC, #332]
0x0764	0x6801    LDR	R1, [R0, #0]
0x0766	0x4852    LDR	R0, [PC, #328]
0x0768	0x6001    STR	R1, [R0, #0]
;Ex_7.c, 138 :: 		enable_GPIOA(true);
0x076A	0x4852    LDR	R0, [PC, #328]
0x076C	0x6002    STR	R2, [R0, #0]
;Ex_7.c, 139 :: 		setup_GPIOA(0, digital_input);
0x076E	0x4852    LDR	R0, [PC, #328]
0x0770	0x6801    LDR	R1, [R0, #0]
0x0772	0xF06F000F  MVN	R0, #15
0x0776	0x4001    ANDS	R1, R0
0x0778	0x484F    LDR	R0, [PC, #316]
0x077A	0x6001    STR	R1, [R0, #0]
0x077C	0x484E    LDR	R0, [PC, #312]
0x077E	0x6800    LDR	R0, [R0, #0]
0x0780	0xF0400108  ORR	R1, R0, #8
0x0784	0x484C    LDR	R0, [PC, #304]
0x0786	0x6001    STR	R1, [R0, #0]
L_setup_IO23:
;Ex_7.c, 140 :: 		enable_pull_down_GPIOA(0);
0x0788	0x484C    LDR	R0, [PC, #304]
0x078A	0x6800    LDR	R0, [R0, #0]
0x078C	0xF00001FE  AND	R1, R0, #254
0x0790	0x484A    LDR	R0, [PC, #296]
0x0792	0x6001    STR	R1, [R0, #0]
;Ex_7.c, 141 :: 		setup_GPIOA(1, digital_input);
0x0794	0x4848    LDR	R0, [PC, #288]
0x0796	0x6800    LDR	R0, [R0, #0]
0x0798	0xF000010F  AND	R1, R0, #15
0x079C	0x4846    LDR	R0, [PC, #280]
0x079E	0x6001    STR	R1, [R0, #0]
0x07A0	0x4845    LDR	R0, [PC, #276]
0x07A2	0x6800    LDR	R0, [R0, #0]
0x07A4	0xF0400180  ORR	R1, R0, #128
0x07A8	0x4843    LDR	R0, [PC, #268]
0x07AA	0x6001    STR	R1, [R0, #0]
L_setup_IO36:
;Ex_7.c, 142 :: 		enable_pull_down_GPIOA(1);
0x07AC	0x4843    LDR	R0, [PC, #268]
0x07AE	0x6801    LDR	R1, [R0, #0]
0x07B0	0xF06F0002  MVN	R0, #2
0x07B4	0x4001    ANDS	R1, R0
0x07B6	0x4841    LDR	R0, [PC, #260]
0x07B8	0x6001    STR	R1, [R0, #0]
;Ex_7.c, 143 :: 		setup_GPIOA(6, (AFIO_PP_output | output_mode_high_speed));
0x07BA	0x483F    LDR	R0, [PC, #252]
0x07BC	0x6801    LDR	R1, [R0, #0]
0x07BE	0xF06F6070  MVN	R0, #251658240
0x07C2	0x4001    ANDS	R1, R0
0x07C4	0x483C    LDR	R0, [PC, #240]
0x07C6	0x6001    STR	R1, [R0, #0]
0x07C8	0x483B    LDR	R0, [PC, #236]
0x07CA	0x6800    LDR	R0, [R0, #0]
0x07CC	0xF0406130  ORR	R1, R0, #184549376
0x07D0	0x4839    LDR	R0, [PC, #228]
0x07D2	0x6001    STR	R1, [R0, #0]
L_setup_IO49:
;Ex_7.c, 145 :: 		enable_GPIOD(true);
0x07D4	0x2101    MOVS	R1, #1
0x07D6	0x483A    LDR	R0, [PC, #232]
0x07D8	0x6001    STR	R1, [R0, #0]
;Ex_7.c, 146 :: 		setup_GPIOD(8, (GPIO_PP_output | output_mode_low_speed));
L_setup_IO56:
0x07DA	0x483A    LDR	R0, [PC, #232]
0x07DC	0x6801    LDR	R1, [R0, #0]
0x07DE	0xF06F000F  MVN	R0, #15
0x07E2	0x4001    ANDS	R1, R0
0x07E4	0x4837    LDR	R0, [PC, #220]
0x07E6	0x6001    STR	R1, [R0, #0]
0x07E8	0x4836    LDR	R0, [PC, #216]
0x07EA	0x6800    LDR	R0, [R0, #0]
0x07EC	0xF0400102  ORR	R1, R0, #2
0x07F0	0x4834    LDR	R0, [PC, #208]
0x07F2	0x6001    STR	R1, [R0, #0]
;Ex_7.c, 147 :: 		setup_GPIOD(9, (GPIO_PP_output | output_mode_low_speed));
L_setup_IO67:
0x07F4	0x4833    LDR	R0, [PC, #204]
0x07F6	0x6800    LDR	R0, [R0, #0]
0x07F8	0xF000010F  AND	R1, R0, #15
0x07FC	0x4831    LDR	R0, [PC, #196]
0x07FE	0x6001    STR	R1, [R0, #0]
0x0800	0x4830    LDR	R0, [PC, #192]
0x0802	0x6800    LDR	R0, [R0, #0]
0x0804	0xF0400120  ORR	R1, R0, #32
0x0808	0x482E    LDR	R0, [PC, #184]
0x080A	0x6001    STR	R1, [R0, #0]
;Ex_7.c, 148 :: 		setup_GPIOD(10, (GPIO_PP_output | output_mode_low_speed));
L_setup_IO78:
0x080C	0x482D    LDR	R0, [PC, #180]
0x080E	0x6801    LDR	R1, [R0, #0]
0x0810	0xF46F6070  MVN	R0, #3840
0x0814	0x4001    ANDS	R1, R0
0x0816	0x482B    LDR	R0, [PC, #172]
0x0818	0x6001    STR	R1, [R0, #0]
0x081A	0x482A    LDR	R0, [PC, #168]
0x081C	0x6800    LDR	R0, [R0, #0]
0x081E	0xF4407100  ORR	R1, R0, #512
0x0822	0x4828    LDR	R0, [PC, #160]
0x0824	0x6001    STR	R1, [R0, #0]
;Ex_7.c, 149 :: 		setup_GPIOD(11, (GPIO_PP_output | output_mode_low_speed));
L_setup_IO89:
0x0826	0x4827    LDR	R0, [PC, #156]
0x0828	0x6801    LDR	R1, [R0, #0]
0x082A	0xF64070FF  MOVW	R0, #4095
0x082E	0x4001    ANDS	R1, R0
0x0830	0x4824    LDR	R0, [PC, #144]
0x0832	0x6001    STR	R1, [R0, #0]
0x0834	0x4823    LDR	R0, [PC, #140]
0x0836	0x6800    LDR	R0, [R0, #0]
0x0838	0xF4405100  ORR	R1, R0, #8192
0x083C	0x4821    LDR	R0, [PC, #132]
0x083E	0x6001    STR	R1, [R0, #0]
;Ex_7.c, 150 :: 		setup_GPIOD(12, (GPIO_PP_output | output_mode_low_speed));
L_setup_IO100:
0x0840	0x4820    LDR	R0, [PC, #128]
0x0842	0x6801    LDR	R1, [R0, #0]
0x0844	0xF46F2070  MVN	R0, #983040
0x0848	0x4001    ANDS	R1, R0
0x084A	0x481E    LDR	R0, [PC, #120]
0x084C	0x6001    STR	R1, [R0, #0]
0x084E	0x481D    LDR	R0, [PC, #116]
0x0850	0x6800    LDR	R0, [R0, #0]
0x0852	0xF4403100  ORR	R1, R0, #131072
0x0856	0x481B    LDR	R0, [PC, #108]
0x0858	0x6001    STR	R1, [R0, #0]
;Ex_7.c, 151 :: 		setup_GPIOD(13, (GPIO_PP_output | output_mode_low_speed));
L_setup_IO111:
0x085A	0x481A    LDR	R0, [PC, #104]
0x085C	0x6801    LDR	R1, [R0, #0]
0x085E	0xF46F0070  MVN	R0, #15728640
0x0862	0x4001    ANDS	R1, R0
0x0864	0x4817    LDR	R0, [PC, #92]
0x0866	0x6001    STR	R1, [R0, #0]
0x0868	0x4816    LDR	R0, [PC, #88]
0x086A	0x6800    LDR	R0, [R0, #0]
0x086C	0xF4401100  ORR	R1, R0, #2097152
0x0870	0x4814    LDR	R0, [PC, #80]
0x0872	0x6001    STR	R1, [R0, #0]
;Ex_7.c, 153 :: 		setup_GPIOD(14, input_without_pull_resistors);
L_setup_IO122:
0x0874	0x4813    LDR	R0, [PC, #76]
0x0876	0x6801    LDR	R1, [R0, #0]
0x0878	0xF06F6070  MVN	R0, #251658240
0x087C	0x4001    ANDS	R1, R0
0x087E	0x4811    LDR	R0, [PC, #68]
0x0880	0x6001    STR	R1, [R0, #0]
0x0882	0x4810    LDR	R0, [PC, #64]
0x0884	0x6800    LDR	R0, [R0, #0]
0x0886	0xF0406180  ORR	R1, R0, #67108864
0x088A	0x480E    LDR	R0, [PC, #56]
0x088C	0x6001    STR	R1, [R0, #0]
;Ex_7.c, 154 :: 		setup_GPIOD(15, input_without_pull_resistors);
L_setup_IO133:
0x088E	0x480D    LDR	R0, [PC, #52]
0x0890	0x6801    LDR	R1, [R0, #0]
0x0892	0xF06F4070  MVN	R0, #-268435456
0x0896	0x4001    ANDS	R1, R0
0x0898	0x480A    LDR	R0, [PC, #40]
0x089A	0x6001    STR	R1, [R0, #0]
0x089C	0x4809    LDR	R0, [PC, #36]
0x089E	0x6800    LDR	R0, [R0, #0]
0x08A0	0xF0404180  ORR	R1, R0, #1073741824
0x08A4	0x4807    LDR	R0, [PC, #28]
0x08A6	0x6001    STR	R1, [R0, #0]
;Ex_7.c, 155 :: 		}
L_end_setup_IO:
0x08A8	0x4770    BX	LR
0x08AA	0xBF00    NOP
0x08AC	0x03004242  	RCC_APB2ENRbits+0
0x08B0	0x00044001  	AFIO_MAPR+0
0x08B4	0x03084242  	RCC_APB2ENRbits+0
0x08B8	0x08004001  	GPIOA_CRL+0
0x08BC	0x080C4001  	GPIOA_ODR+0
0x08C0	0x03144242  	RCC_APB2ENRbits+0
0x08C4	0x14044001  	GPIOD_CRH+0
; end of _setup_IO
_setup_TIM2:
;Ex_7.c, 158 :: 		void setup_TIM2()
0x062C	0xB081    SUB	SP, SP, #4
0x062E	0xF8CDE000  STR	LR, [SP, #0]
;Ex_7.c, 160 :: 		enable_TIM2(true);
0x0632	0x2301    MOVS	R3, #1
0x0634	0x483B    LDR	R0, [PC, #236]
0x0636	0x6003    STR	R3, [R0, #0]
;Ex_7.c, 161 :: 		enable_TIM2_counter(false);
0x0638	0x2200    MOVS	R2, #0
0x063A	0x483B    LDR	R0, [PC, #236]
0x063C	0x6002    STR	R2, [R0, #0]
;Ex_7.c, 162 :: 		TIM2_ARR = 0xFFFF;
0x063E	0xF64F71FF  MOVW	R1, #65535
0x0642	0x483A    LDR	R0, [PC, #232]
0x0644	0x6001    STR	R1, [R0, #0]
;Ex_7.c, 163 :: 		TIM2_PSC = 71;
0x0646	0x2147    MOVS	R1, #71
0x0648	0x4839    LDR	R0, [PC, #228]
0x064A	0x6001    STR	R1, [R0, #0]
;Ex_7.c, 164 :: 		set_TIM2_counting_direction(up_counting);
0x064C	0x4839    LDR	R0, [PC, #228]
0x064E	0x6002    STR	R2, [R0, #0]
;Ex_7.c, 165 :: 		set_TIM2_clock_division(clock_division_tCK_INT);
0x0650	0x4839    LDR	R0, [PC, #228]
0x0652	0x6801    LDR	R1, [R0, #0]
0x0654	0xF46F7040  MVN	R0, #768
0x0658	0x4001    ANDS	R1, R0
0x065A	0x4837    LDR	R0, [PC, #220]
0x065C	0x6001    STR	R1, [R0, #0]
0x065E	0x4836    LDR	R0, [PC, #216]
0x0660	0x6801    LDR	R1, [R0, #0]
0x0662	0x4835    LDR	R0, [PC, #212]
0x0664	0x6001    STR	R1, [R0, #0]
;Ex_7.c, 166 :: 		set_TIM2_CC1_selection(CC1_input_IC1_on_TI1);
0x0666	0x4835    LDR	R0, [PC, #212]
0x0668	0x6801    LDR	R1, [R0, #0]
0x066A	0xF06F0003  MVN	R0, #3
0x066E	0x4001    ANDS	R1, R0
0x0670	0x4832    LDR	R0, [PC, #200]
0x0672	0x6001    STR	R1, [R0, #0]
0x0674	0x4831    LDR	R0, [PC, #196]
0x0676	0x6800    LDR	R0, [R0, #0]
0x0678	0xF0400101  ORR	R1, R0, #1
0x067C	0x482F    LDR	R0, [PC, #188]
0x067E	0x6001    STR	R1, [R0, #0]
;Ex_7.c, 167 :: 		set_TIM2_CC2_selection(CC2_input_IC2_on_TI1);
0x0680	0x482E    LDR	R0, [PC, #184]
0x0682	0x6801    LDR	R1, [R0, #0]
0x0684	0xF46F7040  MVN	R0, #768
0x0688	0x4001    ANDS	R1, R0
0x068A	0x482C    LDR	R0, [PC, #176]
0x068C	0x6001    STR	R1, [R0, #0]
0x068E	0x482B    LDR	R0, [PC, #172]
0x0690	0x6800    LDR	R0, [R0, #0]
0x0692	0xF4407100  ORR	R1, R0, #512
0x0696	0x4829    LDR	R0, [PC, #164]
0x0698	0x6001    STR	R1, [R0, #0]
;Ex_7.c, 168 :: 		set_TIM2_CC1_state_and_polarity(enable, rising_edge);
0x069A	0x4829    LDR	R0, [PC, #164]
0x069C	0x6003    STR	R3, [R0, #0]
0x069E	0x4829    LDR	R0, [PC, #164]
0x06A0	0x6002    STR	R2, [R0, #0]
;Ex_7.c, 169 :: 		set_TIM2_CC2_state_and_polarity(enable, falling_edge);
0x06A2	0x4829    LDR	R0, [PC, #164]
0x06A4	0x6003    STR	R3, [R0, #0]
0x06A6	0x4829    LDR	R0, [PC, #164]
0x06A8	0x6003    STR	R3, [R0, #0]
;Ex_7.c, 170 :: 		set_TIM2_IC1_input_prescalar(0);
0x06AA	0x4829    LDR	R0, [PC, #164]
0x06AC	0x6801    LDR	R1, [R0, #0]
0x06AE	0xF06F000C  MVN	R0, #12
0x06B2	0x4001    ANDS	R1, R0
0x06B4	0x4826    LDR	R0, [PC, #152]
0x06B6	0x6001    STR	R1, [R0, #0]
0x06B8	0x4825    LDR	R0, [PC, #148]
0x06BA	0x6801    LDR	R1, [R0, #0]
0x06BC	0x4824    LDR	R0, [PC, #144]
0x06BE	0x6001    STR	R1, [R0, #0]
;Ex_7.c, 171 :: 		set_TIM2_IC2_input_prescalar(0);
0x06C0	0x4823    LDR	R0, [PC, #140]
0x06C2	0x6801    LDR	R1, [R0, #0]
0x06C4	0xF46F6040  MVN	R0, #3072
0x06C8	0x4001    ANDS	R1, R0
0x06CA	0x4821    LDR	R0, [PC, #132]
0x06CC	0x6001    STR	R1, [R0, #0]
0x06CE	0x4820    LDR	R0, [PC, #128]
0x06D0	0x6801    LDR	R1, [R0, #0]
0x06D2	0x481F    LDR	R0, [PC, #124]
0x06D4	0x6001    STR	R1, [R0, #0]
;Ex_7.c, 172 :: 		set_TIM2_IC1_filter(0);
0x06D6	0x481E    LDR	R0, [PC, #120]
0x06D8	0x6800    LDR	R0, [R0, #0]
0x06DA	0xF000010F  AND	R1, R0, #15
0x06DE	0x481C    LDR	R0, [PC, #112]
0x06E0	0x6001    STR	R1, [R0, #0]
0x06E2	0x481B    LDR	R0, [PC, #108]
0x06E4	0x6801    LDR	R1, [R0, #0]
0x06E6	0x481A    LDR	R0, [PC, #104]
0x06E8	0x6001    STR	R1, [R0, #0]
;Ex_7.c, 173 :: 		set_TIM2_IC2_filter(0);
0x06EA	0x4819    LDR	R0, [PC, #100]
0x06EC	0x6801    LDR	R1, [R0, #0]
0x06EE	0xF64070FF  MOVW	R0, #4095
0x06F2	0x4001    ANDS	R1, R0
0x06F4	0x4816    LDR	R0, [PC, #88]
0x06F6	0x6001    STR	R1, [R0, #0]
0x06F8	0x4815    LDR	R0, [PC, #84]
0x06FA	0x6801    LDR	R1, [R0, #0]
0x06FC	0x4814    LDR	R0, [PC, #80]
0x06FE	0x6001    STR	R1, [R0, #0]
;Ex_7.c, 174 :: 		enable_TIM2_CC1_interrupt(true);
0x0700	0x4814    LDR	R0, [PC, #80]
0x0702	0x6003    STR	R3, [R0, #0]
;Ex_7.c, 175 :: 		enable_TIM2_CC2_interrupt(true);
0x0704	0x4814    LDR	R0, [PC, #80]
0x0706	0x6003    STR	R3, [R0, #0]
;Ex_7.c, 176 :: 		NVIC_IntEnable(IVT_INT_TIM2);
0x0708	0xF240002C  MOVW	R0, #44
0x070C	0xF7FFFD5E  BL	_NVIC_IntEnable+0
;Ex_7.c, 177 :: 		EnableInterrupts();
0x0710	0xF7FFFD54  BL	_EnableInterrupts+0
;Ex_7.c, 178 :: 		enable_TIM2_counter(true);
0x0714	0x2101    MOVS	R1, #1
0x0716	0x4804    LDR	R0, [PC, #16]
0x0718	0x6001    STR	R1, [R0, #0]
;Ex_7.c, 179 :: 		}
L_end_setup_TIM2:
0x071A	0xF8DDE000  LDR	LR, [SP, #0]
0x071E	0xB001    ADD	SP, SP, #4
0x0720	0x4770    BX	LR
0x0722	0xBF00    NOP
0x0724	0x03804242  	RCC_APB1ENRbits+0
0x0728	0x00004200  	TIM2_CR1bits+0
0x072C	0x002C4000  	TIM2_ARR+0
0x0730	0x00284000  	TIM2_PSC+0
0x0734	0x00104200  	TIM2_CR1bits+0
0x0738	0x00004000  	TIM2_CR1+0
0x073C	0x00184000  	TIM2_CCMR1_Output+0
0x0740	0x04004200  	TIM2_CCERbits+0
0x0744	0x04044200  	TIM2_CCERbits+0
0x0748	0x04104200  	TIM2_CCERbits+0
0x074C	0x04144200  	TIM2_CCERbits+0
0x0750	0x00184000  	TIM2_CCMR1_Input+0
0x0754	0x01844200  	TIM2_DIERbits+0
0x0758	0x01884200  	TIM2_DIERbits+0
; end of _setup_TIM2
_NVIC_IntEnable:
;__Lib_System_101_102_103.c, 155 :: 		
; ivt start address is: 0 (R0)
0x01CC	0xB081    SUB	SP, SP, #4
; ivt end address is: 0 (R0)
; ivt start address is: 0 (R0)
;__Lib_System_101_102_103.c, 167 :: 		
0x01CE	0x2804    CMP	R0, #4
0x01D0	0xD106    BNE	L_NVIC_IntEnable6
; ivt end address is: 0 (R0)
;__Lib_System_101_102_103.c, 172 :: 		
0x01D2	0x4919    LDR	R1, [PC, #100]
0x01D4	0x6809    LDR	R1, [R1, #0]
0x01D6	0xF4413280  ORR	R2, R1, #65536
0x01DA	0x4917    LDR	R1, [PC, #92]
0x01DC	0x600A    STR	R2, [R1, #0]
;__Lib_System_101_102_103.c, 173 :: 		
0x01DE	0xE028    B	L_NVIC_IntEnable7
L_NVIC_IntEnable6:
;__Lib_System_101_102_103.c, 174 :: 		
; ivt start address is: 0 (R0)
0x01E0	0x2805    CMP	R0, #5
0x01E2	0xD106    BNE	L_NVIC_IntEnable8
; ivt end address is: 0 (R0)
;__Lib_System_101_102_103.c, 179 :: 		
0x01E4	0x4914    LDR	R1, [PC, #80]
0x01E6	0x6809    LDR	R1, [R1, #0]
0x01E8	0xF4413200  ORR	R2, R1, #131072
0x01EC	0x4912    LDR	R1, [PC, #72]
0x01EE	0x600A    STR	R2, [R1, #0]
;__Lib_System_101_102_103.c, 180 :: 		
0x01F0	0xE01F    B	L_NVIC_IntEnable9
L_NVIC_IntEnable8:
;__Lib_System_101_102_103.c, 181 :: 		
; ivt start address is: 0 (R0)
0x01F2	0x2806    CMP	R0, #6
0x01F4	0xD106    BNE	L_NVIC_IntEnable10
; ivt end address is: 0 (R0)
;__Lib_System_101_102_103.c, 186 :: 		
0x01F6	0x4910    LDR	R1, [PC, #64]
0x01F8	0x6809    LDR	R1, [R1, #0]
0x01FA	0xF4412280  ORR	R2, R1, #262144
0x01FE	0x490E    LDR	R1, [PC, #56]
0x0200	0x600A    STR	R2, [R1, #0]
;__Lib_System_101_102_103.c, 187 :: 		
0x0202	0xE016    B	L_NVIC_IntEnable11
L_NVIC_IntEnable10:
;__Lib_System_101_102_103.c, 188 :: 		
; ivt start address is: 0 (R0)
0x0204	0x280F    CMP	R0, #15
0x0206	0xD106    BNE	L_NVIC_IntEnable12
; ivt end address is: 0 (R0)
;__Lib_System_101_102_103.c, 193 :: 		
0x0208	0x490C    LDR	R1, [PC, #48]
0x020A	0x6809    LDR	R1, [R1, #0]
0x020C	0xF0410202  ORR	R2, R1, #2
0x0210	0x490A    LDR	R1, [PC, #40]
0x0212	0x600A    STR	R2, [R1, #0]
;__Lib_System_101_102_103.c, 194 :: 		
0x0214	0xE00D    B	L_NVIC_IntEnable13
L_NVIC_IntEnable12:
;__Lib_System_101_102_103.c, 195 :: 		
; ivt start address is: 0 (R0)
0x0216	0x2810    CMP	R0, #16
0x0218	0xD30B    BCC	L_NVIC_IntEnable14
;__Lib_System_101_102_103.c, 200 :: 		
0x021A	0xF2A00410  SUBW	R4, R0, #16
; ivt end address is: 0 (R0)
0x021E	0x0961    LSRS	R1, R4, #5
0x0220	0x008A    LSLS	R2, R1, #2
0x0222	0x4907    LDR	R1, [PC, #28]
0x0224	0x188B    ADDS	R3, R1, R2
;__Lib_System_101_102_103.c, 201 :: 		
0x0226	0xF004021F  AND	R2, R4, #31
0x022A	0xF04F0101  MOV	R1, #1
0x022E	0x4091    LSLS	R1, R2
0x0230	0x6019    STR	R1, [R3, #0]
;__Lib_System_101_102_103.c, 202 :: 		
L_NVIC_IntEnable14:
L_NVIC_IntEnable13:
L_NVIC_IntEnable11:
L_NVIC_IntEnable9:
L_NVIC_IntEnable7:
;__Lib_System_101_102_103.c, 203 :: 		
L_end_NVIC_IntEnable:
0x0232	0xB001    ADD	SP, SP, #4
0x0234	0x4770    BX	LR
0x0236	0xBF00    NOP
0x0238	0xED24E000  	NVIC_SHCSR+0
0x023C	0xE010E000  	NVIC_SYSTICKCSR+0
0x0240	0xE100E000  	NVIC_SETENA0+0
; end of _NVIC_IntEnable
_EnableInterrupts:
;__Lib_System_101_102_103.c, 106 :: 		
0x01BC	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 109 :: 		
0x01BE	0xF3EF8C10  MRS	R12, #16
0x01C2	0x4660    MOV	R0, R12
; result start address is: 0 (R0)
;__Lib_System_101_102_103.c, 110 :: 		
0x01C4	0xB662    CPSIE	i
;__Lib_System_101_102_103.c, 112 :: 		
; result end address is: 0 (R0)
;__Lib_System_101_102_103.c, 113 :: 		
L_end_EnableInterrupts:
0x01C6	0xB001    ADD	SP, SP, #4
0x01C8	0x4770    BX	LR
; end of _EnableInterrupts
_setup_TIM3:
;Ex_7.c, 182 :: 		void setup_TIM3()
;Ex_7.c, 184 :: 		enable_TIM3(true);
0x0B14	0x2201    MOVS	R2, #1
0x0B16	0x4811    LDR	R0, [PC, #68]
0x0B18	0x6002    STR	R2, [R0, #0]
;Ex_7.c, 185 :: 		enable_TIM3_counter(false);
0x0B1A	0x2100    MOVS	R1, #0
0x0B1C	0x4810    LDR	R0, [PC, #64]
0x0B1E	0x6001    STR	R1, [R0, #0]
;Ex_7.c, 186 :: 		set_TIM3_counting_direction(up_counting);
0x0B20	0x4810    LDR	R0, [PC, #64]
0x0B22	0x6001    STR	R1, [R0, #0]
;Ex_7.c, 187 :: 		TIM3_ARR = 3599;
0x0B24	0xF640610F  MOVW	R1, #3599
0x0B28	0x480F    LDR	R0, [PC, #60]
0x0B2A	0x6001    STR	R1, [R0, #0]
;Ex_7.c, 188 :: 		TIM3_PSC = 0;
0x0B2C	0x2100    MOVS	R1, #0
0x0B2E	0x480F    LDR	R0, [PC, #60]
0x0B30	0x6001    STR	R1, [R0, #0]
;Ex_7.c, 189 :: 		set_TIM3_OC1_compare_mode(PWM_mode_2);
0x0B32	0x480F    LDR	R0, [PC, #60]
0x0B34	0x6801    LDR	R1, [R0, #0]
0x0B36	0xF06F0070  MVN	R0, #112
0x0B3A	0x4001    ANDS	R1, R0
0x0B3C	0x480C    LDR	R0, [PC, #48]
0x0B3E	0x6001    STR	R1, [R0, #0]
0x0B40	0x480B    LDR	R0, [PC, #44]
0x0B42	0x6800    LDR	R0, [R0, #0]
0x0B44	0xF0400170  ORR	R1, R0, #112
0x0B48	0x4809    LDR	R0, [PC, #36]
0x0B4A	0x6001    STR	R1, [R0, #0]
;Ex_7.c, 190 :: 		set_TIM3_CC1_state_and_polarity(enable, active_low);
0x0B4C	0x4809    LDR	R0, [PC, #36]
0x0B4E	0x6002    STR	R2, [R0, #0]
0x0B50	0x4809    LDR	R0, [PC, #36]
0x0B52	0x6002    STR	R2, [R0, #0]
;Ex_7.c, 191 :: 		enable_TIM3_counter(true);
0x0B54	0x4802    LDR	R0, [PC, #8]
0x0B56	0x6002    STR	R2, [R0, #0]
;Ex_7.c, 192 :: 		}
L_end_setup_TIM3:
0x0B58	0x4770    BX	LR
0x0B5A	0xBF00    NOP
0x0B5C	0x03844242  	RCC_APB1ENRbits+0
0x0B60	0x80004200  	TIM3_CR1bits+0
0x0B64	0x80104200  	TIM3_CR1bits+0
0x0B68	0x042C4000  	TIM3_ARR+0
0x0B6C	0x04284000  	TIM3_PSC+0
0x0B70	0x04184000  	TIM3_CCMR1_Output+0
0x0B74	0x84004200  	TIM3_CCERbits+0
0x0B78	0x84044200  	TIM3_CCERbits+0
; end of _setup_TIM3
_Lcd_Init:
;__Lib_Lcd.c, 77 :: 		
0x08C8	0xB086    SUB	SP, SP, #24
0x08CA	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_Lcd.c, 80 :: 		
0x08CE	0xF241400C  MOVW	R0, #lo_addr(LCD_EN+0)
;__Lib_Lcd.c, 81 :: 		
0x08D2	0xF2C40001  MOVT	R0, #hi_addr(LCD_EN+0)
;__Lib_Lcd.c, 82 :: 		
0x08D6	0xF04F0101  MOV	R1, #1
;__Lib_Lcd.c, 83 :: 		
0x08DA	0xEA4F2141  LSL	R1, R1, BitPos(LCD_EN+0)
;__Lib_Lcd.c, 85 :: 		
0x08DE	0x4A85    LDR	R2, [PC, #532]
0x08E0	0xB289    UXTH	R1, R1
0x08E2	0xF7FFFCAF  BL	_GPIO_Config+0
;__Lib_Lcd.c, 88 :: 		
0x08E6	0xF241400C  MOVW	R0, #lo_addr(LCD_RS+0)
;__Lib_Lcd.c, 89 :: 		
0x08EA	0xF2C40001  MOVT	R0, #hi_addr(LCD_RS+0)
;__Lib_Lcd.c, 90 :: 		
0x08EE	0xF04F0101  MOV	R1, #1
;__Lib_Lcd.c, 91 :: 		
0x08F2	0xEA4F2101  LSL	R1, R1, BitPos(LCD_RS+0)
;__Lib_Lcd.c, 93 :: 		
0x08F6	0x4A7F    LDR	R2, [PC, #508]
0x08F8	0xB289    UXTH	R1, R1
0x08FA	0xF7FFFCA3  BL	_GPIO_Config+0
;__Lib_Lcd.c, 96 :: 		
0x08FE	0xF241400C  MOVW	R0, #lo_addr(LCD_D4+0)
;__Lib_Lcd.c, 97 :: 		
0x0902	0xF2C40001  MOVT	R0, #hi_addr(LCD_D4+0)
;__Lib_Lcd.c, 98 :: 		
0x0906	0xF04F0101  MOV	R1, #1
;__Lib_Lcd.c, 99 :: 		
0x090A	0xEA4F2181  LSL	R1, R1, BitPos(LCD_D4+0)
;__Lib_Lcd.c, 101 :: 		
0x090E	0x4A79    LDR	R2, [PC, #484]
0x0910	0xB289    UXTH	R1, R1
0x0912	0xF7FFFC97  BL	_GPIO_Config+0
;__Lib_Lcd.c, 104 :: 		
0x0916	0xF241400C  MOVW	R0, #lo_addr(LCD_D5+0)
;__Lib_Lcd.c, 105 :: 		
0x091A	0xF2C40001  MOVT	R0, #hi_addr(LCD_D5+0)
;__Lib_Lcd.c, 106 :: 		
0x091E	0xF04F0101  MOV	R1, #1
;__Lib_Lcd.c, 107 :: 		
0x0922	0xEA4F21C1  LSL	R1, R1, BitPos(LCD_D5+0)
;__Lib_Lcd.c, 109 :: 		
0x0926	0x4A73    LDR	R2, [PC, #460]
0x0928	0xB289    UXTH	R1, R1
0x092A	0xF7FFFC8B  BL	_GPIO_Config+0
;__Lib_Lcd.c, 112 :: 		
0x092E	0xF241400C  MOVW	R0, #lo_addr(LCD_D6+0)
;__Lib_Lcd.c, 113 :: 		
0x0932	0xF2C40001  MOVT	R0, #hi_addr(LCD_D6+0)
;__Lib_Lcd.c, 114 :: 		
0x0936	0xF04F0101  MOV	R1, #1
;__Lib_Lcd.c, 115 :: 		
0x093A	0xEA4F3101  LSL	R1, R1, BitPos(LCD_D6+0)
;__Lib_Lcd.c, 117 :: 		
0x093E	0x4A6D    LDR	R2, [PC, #436]
0x0940	0xB289    UXTH	R1, R1
0x0942	0xF7FFFC7F  BL	_GPIO_Config+0
;__Lib_Lcd.c, 120 :: 		
0x0946	0xF241400C  MOVW	R0, #lo_addr(LCD_D7+0)
;__Lib_Lcd.c, 121 :: 		
0x094A	0xF2C40001  MOVT	R0, #hi_addr(LCD_D7+0)
;__Lib_Lcd.c, 122 :: 		
0x094E	0xF04F0101  MOV	R1, #1
;__Lib_Lcd.c, 123 :: 		
0x0952	0xEA4F3141  LSL	R1, R1, BitPos(LCD_D7+0)
;__Lib_Lcd.c, 125 :: 		
0x0956	0x4A67    LDR	R2, [PC, #412]
0x0958	0xB289    UXTH	R1, R1
0x095A	0xF7FFFC73  BL	_GPIO_Config+0
;__Lib_Lcd.c, 127 :: 		
0x095E	0x2100    MOVS	R1, #0
0x0960	0xB249    SXTB	R1, R1
0x0962	0x4865    LDR	R0, [PC, #404]
0x0964	0x9005    STR	R0, [SP, #20]
0x0966	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 128 :: 		
0x0968	0x4864    LDR	R0, [PC, #400]
0x096A	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 129 :: 		
0x096C	0x4864    LDR	R0, [PC, #400]
0x096E	0x9004    STR	R0, [SP, #16]
0x0970	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 130 :: 		
0x0972	0x4864    LDR	R0, [PC, #400]
0x0974	0x9003    STR	R0, [SP, #12]
0x0976	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 131 :: 		
0x0978	0x4863    LDR	R0, [PC, #396]
0x097A	0x9002    STR	R0, [SP, #8]
0x097C	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 132 :: 		
0x097E	0x4863    LDR	R0, [PC, #396]
0x0980	0x9001    STR	R0, [SP, #4]
0x0982	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 134 :: 		
0x0984	0xF7FFFD58  BL	_Delay_5500us+0
;__Lib_Lcd.c, 135 :: 		
0x0988	0xF7FFFD56  BL	_Delay_5500us+0
;__Lib_Lcd.c, 136 :: 		
0x098C	0xF7FFFD54  BL	_Delay_5500us+0
;__Lib_Lcd.c, 139 :: 		
0x0990	0x2101    MOVS	R1, #1
0x0992	0xB249    SXTB	R1, R1
0x0994	0x485C    LDR	R0, [PC, #368]
0x0996	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 140 :: 		
0x0998	0x9801    LDR	R0, [SP, #4]
0x099A	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 141 :: 		
0x099C	0x9805    LDR	R0, [SP, #20]
0x099E	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 142 :: 		
0x09A0	0xF7FFFD56  BL	_Delay_1us+0
;__Lib_Lcd.c, 143 :: 		
0x09A4	0x2100    MOVS	R1, #0
0x09A6	0xB249    SXTB	R1, R1
0x09A8	0x4853    LDR	R0, [PC, #332]
0x09AA	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 144 :: 		
0x09AC	0xF7FFFD44  BL	_Delay_5500us+0
;__Lib_Lcd.c, 146 :: 		
0x09B0	0x2101    MOVS	R1, #1
0x09B2	0xB249    SXTB	R1, R1
0x09B4	0x4850    LDR	R0, [PC, #320]
0x09B6	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 147 :: 		
0x09B8	0xF7FFFD4A  BL	_Delay_1us+0
;__Lib_Lcd.c, 148 :: 		
0x09BC	0x2100    MOVS	R1, #0
0x09BE	0xB249    SXTB	R1, R1
0x09C0	0x484D    LDR	R0, [PC, #308]
0x09C2	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 149 :: 		
0x09C4	0xF7FFFD38  BL	_Delay_5500us+0
;__Lib_Lcd.c, 151 :: 		
0x09C8	0x2101    MOVS	R1, #1
0x09CA	0xB249    SXTB	R1, R1
0x09CC	0x484A    LDR	R0, [PC, #296]
0x09CE	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 152 :: 		
0x09D0	0xF7FFFD3E  BL	_Delay_1us+0
;__Lib_Lcd.c, 153 :: 		
0x09D4	0x2100    MOVS	R1, #0
0x09D6	0xB249    SXTB	R1, R1
0x09D8	0x4847    LDR	R0, [PC, #284]
0x09DA	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 154 :: 		
0x09DC	0xF7FFFD2C  BL	_Delay_5500us+0
;__Lib_Lcd.c, 157 :: 		
0x09E0	0x2100    MOVS	R1, #0
0x09E2	0xB249    SXTB	R1, R1
0x09E4	0x4849    LDR	R0, [PC, #292]
0x09E6	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 158 :: 		
0x09E8	0x2101    MOVS	R1, #1
0x09EA	0xB249    SXTB	R1, R1
0x09EC	0x9805    LDR	R0, [SP, #20]
0x09EE	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 159 :: 		
0x09F0	0xF7FFFD2E  BL	_Delay_1us+0
;__Lib_Lcd.c, 160 :: 		
0x09F4	0x2100    MOVS	R1, #0
0x09F6	0xB249    SXTB	R1, R1
0x09F8	0x483F    LDR	R0, [PC, #252]
0x09FA	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 161 :: 		
0x09FC	0xF7FFFD1C  BL	_Delay_5500us+0
;__Lib_Lcd.c, 164 :: 		
0x0A00	0x2101    MOVS	R1, #1
0x0A02	0xB249    SXTB	R1, R1
0x0A04	0x483C    LDR	R0, [PC, #240]
0x0A06	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 165 :: 		
0x0A08	0xF7FFFD22  BL	_Delay_1us+0
;__Lib_Lcd.c, 166 :: 		
0x0A0C	0x2100    MOVS	R1, #0
0x0A0E	0xB249    SXTB	R1, R1
0x0A10	0x4839    LDR	R0, [PC, #228]
0x0A12	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 168 :: 		
0x0A14	0x9802    LDR	R0, [SP, #8]
0x0A16	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 169 :: 		
0x0A18	0x2101    MOVS	R1, #1
0x0A1A	0xB249    SXTB	R1, R1
0x0A1C	0x9804    LDR	R0, [SP, #16]
0x0A1E	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 170 :: 		
0x0A20	0x9805    LDR	R0, [SP, #20]
0x0A22	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 171 :: 		
0x0A24	0xF7FFFD14  BL	_Delay_1us+0
;__Lib_Lcd.c, 172 :: 		
0x0A28	0x2100    MOVS	R1, #0
0x0A2A	0xB249    SXTB	R1, R1
0x0A2C	0x4832    LDR	R0, [PC, #200]
0x0A2E	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 173 :: 		
0x0A30	0xF7FFFD02  BL	_Delay_5500us+0
;__Lib_Lcd.c, 176 :: 		
0x0A34	0x2100    MOVS	R1, #0
0x0A36	0xB249    SXTB	R1, R1
0x0A38	0x4831    LDR	R0, [PC, #196]
0x0A3A	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 177 :: 		
0x0A3C	0x2101    MOVS	R1, #1
0x0A3E	0xB249    SXTB	R1, R1
0x0A40	0x9801    LDR	R0, [SP, #4]
0x0A42	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 178 :: 		
0x0A44	0x9805    LDR	R0, [SP, #20]
0x0A46	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 179 :: 		
0x0A48	0xF7FFFD02  BL	_Delay_1us+0
;__Lib_Lcd.c, 180 :: 		
0x0A4C	0x2100    MOVS	R1, #0
0x0A4E	0xB249    SXTB	R1, R1
0x0A50	0x4829    LDR	R0, [PC, #164]
0x0A52	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 182 :: 		
0x0A54	0x9801    LDR	R0, [SP, #4]
0x0A56	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 183 :: 		
0x0A58	0x2101    MOVS	R1, #1
0x0A5A	0xB249    SXTB	R1, R1
0x0A5C	0x9805    LDR	R0, [SP, #20]
0x0A5E	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 184 :: 		
0x0A60	0xF7FFFCF6  BL	_Delay_1us+0
;__Lib_Lcd.c, 185 :: 		
0x0A64	0x2100    MOVS	R1, #0
0x0A66	0xB249    SXTB	R1, R1
0x0A68	0x4823    LDR	R0, [PC, #140]
0x0A6A	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 186 :: 		
0x0A6C	0xF7FFFCE4  BL	_Delay_5500us+0
;__Lib_Lcd.c, 189 :: 		
0x0A70	0x2101    MOVS	R1, #1
0x0A72	0xB249    SXTB	R1, R1
0x0A74	0x4820    LDR	R0, [PC, #128]
0x0A76	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 190 :: 		
0x0A78	0xF7FFFCEA  BL	_Delay_1us+0
;__Lib_Lcd.c, 191 :: 		
0x0A7C	0x2100    MOVS	R1, #0
0x0A7E	0xB249    SXTB	R1, R1
0x0A80	0x481D    LDR	R0, [PC, #116]
0x0A82	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 193 :: 		
0x0A84	0x2101    MOVS	R1, #1
0x0A86	0xB249    SXTB	R1, R1
0x0A88	0x9801    LDR	R0, [SP, #4]
0x0A8A	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 194 :: 		
0x0A8C	0x9805    LDR	R0, [SP, #20]
0x0A8E	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 195 :: 		
0x0A90	0xF7FFFCDE  BL	_Delay_1us+0
;__Lib_Lcd.c, 196 :: 		
0x0A94	0x2100    MOVS	R1, #0
0x0A96	0xB249    SXTB	R1, R1
0x0A98	0x4817    LDR	R0, [PC, #92]
0x0A9A	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 197 :: 		
0x0A9C	0xF7FFFCCC  BL	_Delay_5500us+0
;__Lib_Lcd.c, 200 :: 		
0x0AA0	0x2100    MOVS	R1, #0
0x0AA2	0xB249    SXTB	R1, R1
0x0AA4	0x4819    LDR	R0, [PC, #100]
0x0AA6	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 201 :: 		
0x0AA8	0x2101    MOVS	R1, #1
0x0AAA	0xB249    SXTB	R1, R1
0x0AAC	0x9805    LDR	R0, [SP, #20]
0x0AAE	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 202 :: 		
0x0AB0	0xF7FFFCCE  BL	_Delay_1us+0
;__Lib_Lcd.c, 203 :: 		
0x0AB4	0x2100    MOVS	R1, #0
0x0AB6	0xB249    SXTB	R1, R1
0x0AB8	0x480F    LDR	R0, [PC, #60]
0x0ABA	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 205 :: 		
0x0ABC	0x2101    MOVS	R1, #1
0x0ABE	0xB249    SXTB	R1, R1
0x0AC0	0x9804    LDR	R0, [SP, #16]
0x0AC2	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 206 :: 		
0x0AC4	0x9803    LDR	R0, [SP, #12]
0x0AC6	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 207 :: 		
0x0AC8	0x9802    LDR	R0, [SP, #8]
0x0ACA	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 208 :: 		
0x0ACC	0x9801    LDR	R0, [SP, #4]
0x0ACE	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 209 :: 		
0x0AD0	0x9805    LDR	R0, [SP, #20]
0x0AD2	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 210 :: 		
0x0AD4	0xF7FFFCBC  BL	_Delay_1us+0
;__Lib_Lcd.c, 211 :: 		
0x0AD8	0x2100    MOVS	R1, #0
0x0ADA	0xB249    SXTB	R1, R1
0x0ADC	0x4806    LDR	R0, [PC, #24]
0x0ADE	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 213 :: 		
0x0AE0	0xF7FFFCAA  BL	_Delay_5500us+0
;__Lib_Lcd.c, 215 :: 		
0x0AE4	0x2101    MOVS	R1, #1
0x0AE6	0xB249    SXTB	R1, R1
0x0AE8	0x4809    LDR	R0, [PC, #36]
0x0AEA	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 216 :: 		
L_end_Lcd_Init:
0x0AEC	0xF8DDE000  LDR	LR, [SP, #0]
0x0AF0	0xB006    ADD	SP, SP, #24
0x0AF2	0x4770    BX	LR
0x0AF4	0x00140008  	#524308
0x0AF8	0x81A44222  	LCD_EN+0
0x0AFC	0x81A04222  	LCD_RS+0
0x0B00	0x81B44222  	LCD_D7+0
0x0B04	0x81B04222  	LCD_D6+0
0x0B08	0x81AC4222  	LCD_D5+0
0x0B0C	0x81A84222  	LCD_D4+0
0x0B10	0x01402200  	__Lib_Lcd_cmd_status+0
; end of _Lcd_Init
_GPIO_Config:
;__Lib_GPIO_32F10x.c, 124 :: 		
; config start address is: 8 (R2)
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x0244	0xB081    SUB	SP, SP, #4
0x0246	0xF8CDE000  STR	LR, [SP, #0]
0x024A	0xB28C    UXTH	R4, R1
0x024C	0x4615    MOV	R5, R2
; config end address is: 8 (R2)
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 16 (R4)
; config start address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 129 :: 		
0x024E	0x4B77    LDR	R3, [PC, #476]
0x0250	0xEA000303  AND	R3, R0, R3, LSL #0
; port end address is: 0 (R0)
; port start address is: 24 (R6)
0x0254	0x461E    MOV	R6, R3
;__Lib_GPIO_32F10x.c, 131 :: 		
0x0256	0x4618    MOV	R0, R3
0x0258	0xF7FFFF6A  BL	_GPIO_Clk_Enable+0
;__Lib_GPIO_32F10x.c, 134 :: 		
0x025C	0xF1B40FFF  CMP	R4, #255
0x0260	0xD10C    BNE	L_GPIO_Config18
;__Lib_GPIO_32F10x.c, 135 :: 		
0x0262	0x4B73    LDR	R3, [PC, #460]
0x0264	0x429D    CMP	R5, R3
0x0266	0xD103    BNE	L_GPIO_Config19
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 136 :: 		
0x0268	0xF04F3333  MOV	R3, #858993459
0x026C	0x6033    STR	R3, [R6, #0]
; port end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 137 :: 		
0x026E	0xE0D9    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 138 :: 		
L_GPIO_Config19:
;__Lib_GPIO_32F10x.c, 139 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
0x0270	0x2D42    CMP	R5, #66
0x0272	0xD103    BNE	L_GPIO_Config20
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 140 :: 		
0x0274	0xF04F3344  MOV	R3, #1145324612
0x0278	0x6033    STR	R3, [R6, #0]
; port end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 141 :: 		
0x027A	0xE0D3    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 142 :: 		
L_GPIO_Config20:
;__Lib_GPIO_32F10x.c, 143 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
L_GPIO_Config18:
;__Lib_GPIO_32F10x.c, 145 :: 		
0x027C	0xF64F73FF  MOVW	R3, #65535
0x0280	0x429C    CMP	R4, R3
0x0282	0xD114    BNE	L_GPIO_Config21
;__Lib_GPIO_32F10x.c, 146 :: 		
0x0284	0x4B6A    LDR	R3, [PC, #424]
0x0286	0x429D    CMP	R5, R3
0x0288	0xD107    BNE	L_GPIO_Config22
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 147 :: 		
0x028A	0xF04F3333  MOV	R3, #858993459
0x028E	0x6033    STR	R3, [R6, #0]
;__Lib_GPIO_32F10x.c, 148 :: 		
0x0290	0x1D34    ADDS	R4, R6, #4
; port end address is: 24 (R6)
0x0292	0xF04F3333  MOV	R3, #858993459
0x0296	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 149 :: 		
0x0298	0xE0C4    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 150 :: 		
L_GPIO_Config22:
;__Lib_GPIO_32F10x.c, 151 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
0x029A	0x2D42    CMP	R5, #66
0x029C	0xD107    BNE	L_GPIO_Config23
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 152 :: 		
0x029E	0xF04F3344  MOV	R3, #1145324612
0x02A2	0x6033    STR	R3, [R6, #0]
;__Lib_GPIO_32F10x.c, 153 :: 		
0x02A4	0x1D34    ADDS	R4, R6, #4
; port end address is: 24 (R6)
0x02A6	0xF04F3344  MOV	R3, #1145324612
0x02AA	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 154 :: 		
0x02AC	0xE0BA    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 155 :: 		
L_GPIO_Config23:
;__Lib_GPIO_32F10x.c, 156 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
L_GPIO_Config21:
;__Lib_GPIO_32F10x.c, 158 :: 		
; currentmode start address is: 4 (R1)
0x02AE	0x2100    MOVS	R1, #0
;__Lib_GPIO_32F10x.c, 159 :: 		
; speed start address is: 0 (R0)
0x02B0	0x2000    MOVS	R0, #0
;__Lib_GPIO_32F10x.c, 161 :: 		
0x02B2	0xF0050301  AND	R3, R5, #1
0x02B6	0xB10B    CBZ	R3, L_GPIO_Config24
;__Lib_GPIO_32F10x.c, 162 :: 		
0x02B8	0x2100    MOVS	R1, #0
0x02BA	0xE01D    B	L_GPIO_Config25
L_GPIO_Config24:
;__Lib_GPIO_32F10x.c, 163 :: 		
0x02BC	0xF0050302  AND	R3, R5, #2
0x02C0	0xB133    CBZ	R3, L_GPIO_Config26
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 164 :: 		
0x02C2	0xF40573C0  AND	R3, R5, #384
0x02C6	0xB10B    CBZ	R3, L_GPIO_Config27
;__Lib_GPIO_32F10x.c, 165 :: 		
; currentmode start address is: 4 (R1)
0x02C8	0x2108    MOVS	R1, #8
; currentmode end address is: 4 (R1)
0x02CA	0xE000    B	L_GPIO_Config28
L_GPIO_Config27:
;__Lib_GPIO_32F10x.c, 167 :: 		
; currentmode start address is: 4 (R1)
0x02CC	0x2104    MOVS	R1, #4
; currentmode end address is: 4 (R1)
L_GPIO_Config28:
;__Lib_GPIO_32F10x.c, 168 :: 		
; currentmode start address is: 4 (R1)
0x02CE	0xE013    B	L_GPIO_Config29
L_GPIO_Config26:
;__Lib_GPIO_32F10x.c, 169 :: 		
0x02D0	0xF0050304  AND	R3, R5, #4
0x02D4	0xB133    CBZ	R3, L_GPIO_Config30
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 170 :: 		
0x02D6	0xF0050320  AND	R3, R5, #32
0x02DA	0xB10B    CBZ	R3, L_GPIO_Config31
;__Lib_GPIO_32F10x.c, 171 :: 		
; currentmode start address is: 4 (R1)
0x02DC	0x2104    MOVS	R1, #4
; currentmode end address is: 4 (R1)
0x02DE	0xE000    B	L_GPIO_Config32
L_GPIO_Config31:
;__Lib_GPIO_32F10x.c, 173 :: 		
; currentmode start address is: 4 (R1)
0x02E0	0x2100    MOVS	R1, #0
; currentmode end address is: 4 (R1)
L_GPIO_Config32:
;__Lib_GPIO_32F10x.c, 174 :: 		
; currentmode start address is: 4 (R1)
0x02E2	0xE009    B	L_GPIO_Config33
L_GPIO_Config30:
;__Lib_GPIO_32F10x.c, 175 :: 		
0x02E4	0xF0050308  AND	R3, R5, #8
0x02E8	0xB133    CBZ	R3, L__GPIO_Config100
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 176 :: 		
0x02EA	0xF0050320  AND	R3, R5, #32
0x02EE	0xB10B    CBZ	R3, L_GPIO_Config35
;__Lib_GPIO_32F10x.c, 177 :: 		
; currentmode start address is: 4 (R1)
0x02F0	0x210C    MOVS	R1, #12
; currentmode end address is: 4 (R1)
0x02F2	0xE000    B	L_GPIO_Config36
L_GPIO_Config35:
;__Lib_GPIO_32F10x.c, 179 :: 		
; currentmode start address is: 4 (R1)
0x02F4	0x2108    MOVS	R1, #8
; currentmode end address is: 4 (R1)
L_GPIO_Config36:
;__Lib_GPIO_32F10x.c, 180 :: 		
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
0x02F6	0xE7FF    B	L_GPIO_Config34
L__GPIO_Config100:
;__Lib_GPIO_32F10x.c, 175 :: 		
;__Lib_GPIO_32F10x.c, 180 :: 		
L_GPIO_Config34:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config33:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config29:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config25:
;__Lib_GPIO_32F10x.c, 182 :: 		
; currentmode start address is: 4 (R1)
0x02F8	0x4B4E    LDR	R3, [PC, #312]
0x02FA	0xEA050303  AND	R3, R5, R3, LSL #0
0x02FE	0xB10B    CBZ	R3, L_GPIO_Config37
;__Lib_GPIO_32F10x.c, 183 :: 		
0x0300	0x2003    MOVS	R0, #3
0x0302	0xE009    B	L_GPIO_Config38
L_GPIO_Config37:
;__Lib_GPIO_32F10x.c, 184 :: 		
0x0304	0xF4057300  AND	R3, R5, #512
0x0308	0xB10B    CBZ	R3, L_GPIO_Config39
;__Lib_GPIO_32F10x.c, 185 :: 		
0x030A	0x2002    MOVS	R0, #2
0x030C	0xE004    B	L_GPIO_Config40
L_GPIO_Config39:
;__Lib_GPIO_32F10x.c, 186 :: 		
0x030E	0xF4056380  AND	R3, R5, #1024
0x0312	0xB10B    CBZ	R3, L__GPIO_Config101
;__Lib_GPIO_32F10x.c, 187 :: 		
0x0314	0x2001    MOVS	R0, #1
; speed end address is: 0 (R0)
0x0316	0xE7FF    B	L_GPIO_Config41
L__GPIO_Config101:
;__Lib_GPIO_32F10x.c, 186 :: 		
;__Lib_GPIO_32F10x.c, 187 :: 		
L_GPIO_Config41:
; speed start address is: 0 (R0)
; speed end address is: 0 (R0)
L_GPIO_Config40:
; speed start address is: 0 (R0)
; speed end address is: 0 (R0)
L_GPIO_Config38:
;__Lib_GPIO_32F10x.c, 189 :: 		
; speed start address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 195 :: 		
0x0318	0xF005030C  AND	R3, R5, #12
0x031C	0xB10B    CBZ	R3, L__GPIO_Config102
;__Lib_GPIO_32F10x.c, 198 :: 		
0x031E	0x4301    ORRS	R1, R0
; speed end address is: 0 (R0)
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 199 :: 		
0x0320	0xE7FF    B	L_GPIO_Config42
L__GPIO_Config102:
;__Lib_GPIO_32F10x.c, 195 :: 		
;__Lib_GPIO_32F10x.c, 199 :: 		
L_GPIO_Config42:
;__Lib_GPIO_32F10x.c, 201 :: 		
; currentmode start address is: 4 (R1)
0x0322	0xF00403FF  AND	R3, R4, #255
0x0326	0xB29B    UXTH	R3, R3
0x0328	0x2B00    CMP	R3, #0
0x032A	0xD03B    BEQ	L__GPIO_Config104
;__Lib_GPIO_32F10x.c, 202 :: 		
0x032C	0x6837    LDR	R7, [R6, #0]
; tmpreg start address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 204 :: 		
; pinpos start address is: 0 (R0)
0x032E	0x2000    MOVS	R0, #0
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
; currentmode end address is: 4 (R1)
; tmpreg end address is: 28 (R7)
; pinpos end address is: 0 (R0)
; port end address is: 24 (R6)
0x0330	0xFA1FF884  UXTH	R8, R4
0x0334	0x4632    MOV	R2, R6
0x0336	0x462E    MOV	R6, R5
L_GPIO_Config44:
; pinpos start address is: 0 (R0)
; tmpreg start address is: 28 (R7)
; currentmode start address is: 4 (R1)
; port start address is: 8 (R2)
; config start address is: 24 (R6)
; pin_mask start address is: 32 (R8)
0x0338	0x2808    CMP	R0, #8
0x033A	0xD22C    BCS	L_GPIO_Config45
;__Lib_GPIO_32F10x.c, 206 :: 		
0x033C	0xF04F0301  MOV	R3, #1
0x0340	0xFA03F400  LSL	R4, R3, R0
;__Lib_GPIO_32F10x.c, 208 :: 		
0x0344	0xEA080304  AND	R3, R8, R4, LSL #0
;__Lib_GPIO_32F10x.c, 210 :: 		
0x0348	0x42A3    CMP	R3, R4
0x034A	0xD122    BNE	L__GPIO_Config103
;__Lib_GPIO_32F10x.c, 212 :: 		
0x034C	0x0085    LSLS	R5, R0, #2
;__Lib_GPIO_32F10x.c, 214 :: 		
0x034E	0xF04F030F  MOV	R3, #15
0x0352	0x40AB    LSLS	R3, R5
;__Lib_GPIO_32F10x.c, 215 :: 		
0x0354	0x43DB    MVN	R3, R3
0x0356	0xEA070403  AND	R4, R7, R3, LSL #0
; tmpreg end address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 218 :: 		
0x035A	0xFA01F305  LSL	R3, R1, R5
0x035E	0xEA440303  ORR	R3, R4, R3, LSL #0
; tmpreg start address is: 20 (R5)
0x0362	0x461D    MOV	R5, R3
;__Lib_GPIO_32F10x.c, 221 :: 		
0x0364	0xF4067381  AND	R3, R6, #258
0x0368	0xF5B37F81  CMP	R3, #258
0x036C	0xD105    BNE	L_GPIO_Config48
;__Lib_GPIO_32F10x.c, 223 :: 		
0x036E	0xF2020414  ADDW	R4, R2, #20
0x0372	0xF04F0301  MOV	R3, #1
0x0376	0x4083    LSLS	R3, R0
0x0378	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 224 :: 		
L_GPIO_Config48:
;__Lib_GPIO_32F10x.c, 226 :: 		
0x037A	0xF0060382  AND	R3, R6, #130
0x037E	0x2B82    CMP	R3, #130
0x0380	0xD105    BNE	L_GPIO_Config49
;__Lib_GPIO_32F10x.c, 228 :: 		
0x0382	0xF2020410  ADDW	R4, R2, #16
0x0386	0xF04F0301  MOV	R3, #1
0x038A	0x4083    LSLS	R3, R0
0x038C	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 229 :: 		
L_GPIO_Config49:
;__Lib_GPIO_32F10x.c, 230 :: 		
0x038E	0x462F    MOV	R7, R5
0x0390	0xE7FF    B	L_GPIO_Config47
; tmpreg end address is: 20 (R5)
L__GPIO_Config103:
;__Lib_GPIO_32F10x.c, 210 :: 		
;__Lib_GPIO_32F10x.c, 230 :: 		
L_GPIO_Config47:
;__Lib_GPIO_32F10x.c, 204 :: 		
; tmpreg start address is: 28 (R7)
0x0392	0x1C40    ADDS	R0, R0, #1
;__Lib_GPIO_32F10x.c, 231 :: 		
; pinpos end address is: 0 (R0)
0x0394	0xE7D0    B	L_GPIO_Config44
L_GPIO_Config45:
;__Lib_GPIO_32F10x.c, 232 :: 		
0x0396	0x6017    STR	R7, [R2, #0]
; currentmode end address is: 4 (R1)
; port end address is: 8 (R2)
; config end address is: 24 (R6)
; pin_mask end address is: 32 (R8)
; tmpreg end address is: 28 (R7)
0x0398	0xFA1FF088  UXTH	R0, R8
0x039C	0x460F    MOV	R7, R1
0x039E	0x4631    MOV	R1, R6
0x03A0	0x4616    MOV	R6, R2
;__Lib_GPIO_32F10x.c, 234 :: 		
0x03A2	0xE002    B	L_GPIO_Config43
L__GPIO_Config104:
;__Lib_GPIO_32F10x.c, 201 :: 		
0x03A4	0x460F    MOV	R7, R1
0x03A6	0x4629    MOV	R1, R5
0x03A8	0xB2A0    UXTH	R0, R4
;__Lib_GPIO_32F10x.c, 234 :: 		
L_GPIO_Config43:
;__Lib_GPIO_32F10x.c, 238 :: 		
; currentmode start address is: 28 (R7)
; port start address is: 24 (R6)
; config start address is: 4 (R1)
; pin_mask start address is: 0 (R0)
0x03AA	0xF1B00FFF  CMP	R0, #255
0x03AE	0xD939    BLS	L_GPIO_Config50
;__Lib_GPIO_32F10x.c, 240 :: 		
0x03B0	0x1D33    ADDS	R3, R6, #4
0x03B2	0xF8D38000  LDR	R8, [R3, #0]
; tmpreg start address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 241 :: 		
; pinpos start address is: 8 (R2)
0x03B6	0x2200    MOVS	R2, #0
; port end address is: 24 (R6)
; tmpreg end address is: 32 (R8)
; pinpos end address is: 8 (R2)
L_GPIO_Config51:
; pinpos start address is: 8 (R2)
; tmpreg start address is: 32 (R8)
; pin_mask start address is: 0 (R0)
; pin_mask end address is: 0 (R0)
; config start address is: 4 (R1)
; config end address is: 4 (R1)
; port start address is: 24 (R6)
; currentmode start address is: 28 (R7)
; currentmode end address is: 28 (R7)
0x03B8	0x2A08    CMP	R2, #8
0x03BA	0xD230    BCS	L_GPIO_Config52
; pin_mask end address is: 0 (R0)
; config end address is: 4 (R1)
; currentmode end address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 243 :: 		
; currentmode start address is: 28 (R7)
; config start address is: 4 (R1)
; pin_mask start address is: 0 (R0)
0x03BC	0xF2020408  ADDW	R4, R2, #8
0x03C0	0xF04F0301  MOV	R3, #1
0x03C4	0xFA03F404  LSL	R4, R3, R4
;__Lib_GPIO_32F10x.c, 245 :: 		
0x03C8	0xEA000304  AND	R3, R0, R4, LSL #0
;__Lib_GPIO_32F10x.c, 246 :: 		
0x03CC	0x42A3    CMP	R3, R4
0x03CE	0xD124    BNE	L__GPIO_Config105
;__Lib_GPIO_32F10x.c, 248 :: 		
0x03D0	0x0095    LSLS	R5, R2, #2
;__Lib_GPIO_32F10x.c, 250 :: 		
0x03D2	0xF04F030F  MOV	R3, #15
0x03D6	0x40AB    LSLS	R3, R5
;__Lib_GPIO_32F10x.c, 251 :: 		
0x03D8	0x43DB    MVN	R3, R3
0x03DA	0xEA080803  AND	R8, R8, R3, LSL #0
; tmpreg end address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 254 :: 		
0x03DE	0xFA07F305  LSL	R3, R7, R5
0x03E2	0xEA480803  ORR	R8, R8, R3, LSL #0
; tmpreg start address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 257 :: 		
0x03E6	0xF4017381  AND	R3, R1, #258
0x03EA	0xF5B37F81  CMP	R3, #258
0x03EE	0xD107    BNE	L_GPIO_Config55
;__Lib_GPIO_32F10x.c, 259 :: 		
0x03F0	0xF2060514  ADDW	R5, R6, #20
0x03F4	0xF2020408  ADDW	R4, R2, #8
0x03F8	0xF04F0301  MOV	R3, #1
0x03FC	0x40A3    LSLS	R3, R4
0x03FE	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F10x.c, 260 :: 		
L_GPIO_Config55:
;__Lib_GPIO_32F10x.c, 262 :: 		
0x0400	0xF0010382  AND	R3, R1, #130
0x0404	0x2B82    CMP	R3, #130
0x0406	0xD107    BNE	L_GPIO_Config56
;__Lib_GPIO_32F10x.c, 264 :: 		
0x0408	0xF2060510  ADDW	R5, R6, #16
0x040C	0xF2020408  ADDW	R4, R2, #8
0x0410	0xF04F0301  MOV	R3, #1
0x0414	0x40A3    LSLS	R3, R4
0x0416	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F10x.c, 265 :: 		
L_GPIO_Config56:
;__Lib_GPIO_32F10x.c, 266 :: 		
0x0418	0xE7FF    B	L_GPIO_Config54
; tmpreg end address is: 32 (R8)
L__GPIO_Config105:
;__Lib_GPIO_32F10x.c, 246 :: 		
;__Lib_GPIO_32F10x.c, 266 :: 		
L_GPIO_Config54:
;__Lib_GPIO_32F10x.c, 241 :: 		
; tmpreg start address is: 32 (R8)
0x041A	0x1C52    ADDS	R2, R2, #1
;__Lib_GPIO_32F10x.c, 267 :: 		
; pin_mask end address is: 0 (R0)
; config end address is: 4 (R1)
; currentmode end address is: 28 (R7)
; pinpos end address is: 8 (R2)
0x041C	0xE7CC    B	L_GPIO_Config51
L_GPIO_Config52:
;__Lib_GPIO_32F10x.c, 268 :: 		
0x041E	0x1D33    ADDS	R3, R6, #4
; port end address is: 24 (R6)
0x0420	0xF8C38000  STR	R8, [R3, #0]
; tmpreg end address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 269 :: 		
L_GPIO_Config50:
;__Lib_GPIO_32F10x.c, 270 :: 		
L_end_GPIO_Config:
0x0424	0xF8DDE000  LDR	LR, [SP, #0]
0x0428	0xB001    ADD	SP, SP, #4
0x042A	0x4770    BX	LR
0x042C	0xFC00FFFF  	#-1024
0x0430	0x00140008  	#524308
0x0434	0x08000008  	#526336
; end of _GPIO_Config
_GPIO_Clk_Enable:
;__Lib_GPIO_32F10x.c, 83 :: 		
; gpio_port start address is: 0 (R0)
0x0130	0xB081    SUB	SP, SP, #4
; gpio_port end address is: 0 (R0)
; gpio_port start address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 85 :: 		
0x0132	0x4919    LDR	R1, [PC, #100]
0x0134	0xEA000101  AND	R1, R0, R1, LSL #0
; gpio_port end address is: 0 (R0)
; prt start address is: 0 (R0)
0x0138	0x4608    MOV	R0, R1
;__Lib_GPIO_32F10x.c, 86 :: 		
; pos start address is: 8 (R2)
0x013A	0x2200    MOVS	R2, #0
;__Lib_GPIO_32F10x.c, 87 :: 		
0x013C	0xE00E    B	L_GPIO_Clk_Enable0
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 88 :: 		
L_GPIO_Clk_Enable2:
; pos start address is: 0 (R0)
0x013E	0x2004    MOVS	R0, #4
; pos end address is: 0 (R0)
0x0140	0xE022    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 89 :: 		
L_GPIO_Clk_Enable3:
; pos start address is: 0 (R0)
0x0142	0x2008    MOVS	R0, #8
; pos end address is: 0 (R0)
0x0144	0xE020    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 90 :: 		
L_GPIO_Clk_Enable4:
; pos start address is: 0 (R0)
0x0146	0x2010    MOVS	R0, #16
; pos end address is: 0 (R0)
0x0148	0xE01E    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 91 :: 		
L_GPIO_Clk_Enable5:
; pos start address is: 0 (R0)
0x014A	0x2020    MOVS	R0, #32
; pos end address is: 0 (R0)
0x014C	0xE01C    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 92 :: 		
L_GPIO_Clk_Enable6:
; pos start address is: 0 (R0)
0x014E	0x2040    MOVS	R0, #64
; pos end address is: 0 (R0)
0x0150	0xE01A    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 93 :: 		
L_GPIO_Clk_Enable7:
; pos start address is: 0 (R0)
0x0152	0x2080    MOVS	R0, #128
; pos end address is: 0 (R0)
0x0154	0xE018    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 94 :: 		
L_GPIO_Clk_Enable8:
; pos start address is: 0 (R0)
0x0156	0xF2401000  MOVW	R0, #256
; pos end address is: 0 (R0)
0x015A	0xE015    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 95 :: 		
L_GPIO_Clk_Enable0:
; pos start address is: 8 (R2)
; prt start address is: 0 (R0)
0x015C	0x490F    LDR	R1, [PC, #60]
0x015E	0x4288    CMP	R0, R1
0x0160	0xD0ED    BEQ	L_GPIO_Clk_Enable2
0x0162	0x490F    LDR	R1, [PC, #60]
0x0164	0x4288    CMP	R0, R1
0x0166	0xD0EC    BEQ	L_GPIO_Clk_Enable3
0x0168	0x490E    LDR	R1, [PC, #56]
0x016A	0x4288    CMP	R0, R1
0x016C	0xD0EB    BEQ	L_GPIO_Clk_Enable4
0x016E	0x490E    LDR	R1, [PC, #56]
0x0170	0x4288    CMP	R0, R1
0x0172	0xD0EA    BEQ	L_GPIO_Clk_Enable5
0x0174	0x490D    LDR	R1, [PC, #52]
0x0176	0x4288    CMP	R0, R1
0x0178	0xD0E9    BEQ	L_GPIO_Clk_Enable6
0x017A	0x490D    LDR	R1, [PC, #52]
0x017C	0x4288    CMP	R0, R1
0x017E	0xD0E8    BEQ	L_GPIO_Clk_Enable7
0x0180	0x490C    LDR	R1, [PC, #48]
0x0182	0x4288    CMP	R0, R1
0x0184	0xD0E7    BEQ	L_GPIO_Clk_Enable8
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
0x0186	0x4610    MOV	R0, R2
L_GPIO_Clk_Enable1:
;__Lib_GPIO_32F10x.c, 97 :: 		
; pos start address is: 0 (R0)
0x0188	0x490B    LDR	R1, [PC, #44]
0x018A	0x6809    LDR	R1, [R1, #0]
0x018C	0xEA410200  ORR	R2, R1, R0, LSL #0
; pos end address is: 0 (R0)
0x0190	0x4909    LDR	R1, [PC, #36]
0x0192	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 98 :: 		
L_end_GPIO_Clk_Enable:
0x0194	0xB001    ADD	SP, SP, #4
0x0196	0x4770    BX	LR
0x0198	0xFC00FFFF  	#-1024
0x019C	0x08004001  	#1073809408
0x01A0	0x0C004001  	#1073810432
0x01A4	0x10004001  	#1073811456
0x01A8	0x14004001  	#1073812480
0x01AC	0x18004001  	#1073813504
0x01B0	0x1C004001  	#1073814528
0x01B4	0x20004001  	#1073815552
0x01B8	0x10184002  	RCC_APB2ENR+0
; end of _GPIO_Clk_Enable
_Delay_5500us:
;__Lib_Delays.c, 37 :: 		void Delay_5500us() {
;__Lib_Delays.c, 38 :: 		Delay_us(5500);
0x0438	0xF24017CF  MOVW	R7, #463
0x043C	0xF2C00701  MOVT	R7, #1
L_Delay_5500us12:
0x0440	0x1E7F    SUBS	R7, R7, #1
0x0442	0xD1FD    BNE	L_Delay_5500us12
0x0444	0xBF00    NOP
0x0446	0xBF00    NOP
0x0448	0xBF00    NOP
0x044A	0xBF00    NOP
0x044C	0xBF00    NOP
;__Lib_Delays.c, 39 :: 		}
L_end_Delay_5500us:
0x044E	0x4770    BX	LR
; end of _Delay_5500us
_Delay_1us:
;__Lib_Delays.c, 13 :: 		void Delay_1us() {
;__Lib_Delays.c, 14 :: 		Delay_us(1);
0x0450	0xF240070B  MOVW	R7, #11
0x0454	0xF2C00700  MOVT	R7, #0
L_Delay_1us0:
0x0458	0x1E7F    SUBS	R7, R7, #1
0x045A	0xD1FD    BNE	L_Delay_1us0
0x045C	0xBF00    NOP
0x045E	0xBF00    NOP
0x0460	0xBF00    NOP
0x0462	0xBF00    NOP
0x0464	0xBF00    NOP
;__Lib_Delays.c, 15 :: 		}
L_end_Delay_1us:
0x0466	0x4770    BX	LR
; end of _Delay_1us
_Lcd_Cmd:
;__Lib_Lcd.c, 11 :: 		
; out_char start address is: 0 (R0)
0x04EC	0xB088    SUB	SP, SP, #32
0x04EE	0xF8CDE000  STR	LR, [SP, #0]
; out_char end address is: 0 (R0)
; out_char start address is: 0 (R0)
;__Lib_Lcd.c, 13 :: 		
0x04F2	0xF3C012C0  UBFX	R2, R0, #7, #1
0x04F6	0x4929    LDR	R1, [PC, #164]
0x04F8	0x9107    STR	R1, [SP, #28]
0x04FA	0x600A    STR	R2, [R1, #0]
;__Lib_Lcd.c, 14 :: 		
0x04FC	0xF3C01280  UBFX	R2, R0, #6, #1
0x0500	0x4927    LDR	R1, [PC, #156]
0x0502	0x9106    STR	R1, [SP, #24]
0x0504	0x600A    STR	R2, [R1, #0]
;__Lib_Lcd.c, 15 :: 		
0x0506	0xF3C01240  UBFX	R2, R0, #5, #1
0x050A	0x4926    LDR	R1, [PC, #152]
0x050C	0x9105    STR	R1, [SP, #20]
0x050E	0x600A    STR	R2, [R1, #0]
;__Lib_Lcd.c, 16 :: 		
0x0510	0xF3C01200  UBFX	R2, R0, #4, #1
0x0514	0x4924    LDR	R1, [PC, #144]
0x0516	0x9104    STR	R1, [SP, #16]
0x0518	0x600A    STR	R2, [R1, #0]
;__Lib_Lcd.c, 18 :: 		
0x051A	0x4A24    LDR	R2, [PC, #144]
0x051C	0x9203    STR	R2, [SP, #12]
0x051E	0x6811    LDR	R1, [R2, #0]
0x0520	0xF0810201  EOR	R2, R1, #1
0x0524	0x4922    LDR	R1, [PC, #136]
0x0526	0x9102    STR	R1, [SP, #8]
0x0528	0x600A    STR	R2, [R1, #0]
;__Lib_Lcd.c, 21 :: 		
0x052A	0x2201    MOVS	R2, #1
0x052C	0xB252    SXTB	R2, R2
0x052E	0x4921    LDR	R1, [PC, #132]
0x0530	0x9101    STR	R1, [SP, #4]
0x0532	0x600A    STR	R2, [R1, #0]
;__Lib_Lcd.c, 22 :: 		
0x0534	0xF7FFFF8C  BL	_Delay_1us+0
;__Lib_Lcd.c, 23 :: 		
0x0538	0x2200    MOVS	R2, #0
0x053A	0xB252    SXTB	R2, R2
0x053C	0x491D    LDR	R1, [PC, #116]
0x053E	0x600A    STR	R2, [R1, #0]
;__Lib_Lcd.c, 26 :: 		
0x0540	0xF3C002C0  UBFX	R2, R0, #3, #1
0x0544	0x9907    LDR	R1, [SP, #28]
0x0546	0x600A    STR	R2, [R1, #0]
;__Lib_Lcd.c, 27 :: 		
0x0548	0xF3C00280  UBFX	R2, R0, #2, #1
0x054C	0x9906    LDR	R1, [SP, #24]
0x054E	0x600A    STR	R2, [R1, #0]
;__Lib_Lcd.c, 28 :: 		
0x0550	0xF3C00240  UBFX	R2, R0, #1, #1
0x0554	0x9905    LDR	R1, [SP, #20]
0x0556	0x600A    STR	R2, [R1, #0]
;__Lib_Lcd.c, 29 :: 		
0x0558	0xF3C00200  UBFX	R2, R0, #0, #1
; out_char end address is: 0 (R0)
0x055C	0x9904    LDR	R1, [SP, #16]
0x055E	0x600A    STR	R2, [R1, #0]
;__Lib_Lcd.c, 31 :: 		
0x0560	0x9903    LDR	R1, [SP, #12]
0x0562	0x460A    MOV	R2, R1
0x0564	0x6811    LDR	R1, [R2, #0]
0x0566	0xF0810201  EOR	R2, R1, #1
0x056A	0x9902    LDR	R1, [SP, #8]
0x056C	0x600A    STR	R2, [R1, #0]
;__Lib_Lcd.c, 33 :: 		
0x056E	0x2201    MOVS	R2, #1
0x0570	0xB252    SXTB	R2, R2
0x0572	0x9901    LDR	R1, [SP, #4]
0x0574	0x600A    STR	R2, [R1, #0]
;__Lib_Lcd.c, 34 :: 		
0x0576	0xF7FFFF6B  BL	_Delay_1us+0
;__Lib_Lcd.c, 35 :: 		
0x057A	0x2200    MOVS	R2, #0
0x057C	0xB252    SXTB	R2, R2
0x057E	0x490D    LDR	R1, [PC, #52]
0x0580	0x600A    STR	R2, [R1, #0]
;__Lib_Lcd.c, 37 :: 		
0x0582	0x9903    LDR	R1, [SP, #12]
0x0584	0x460A    MOV	R2, R1
0x0586	0x6811    LDR	R1, [R2, #0]
0x0588	0xB111    CBZ	R1, L_Lcd_Cmd0
;__Lib_Lcd.c, 38 :: 		
0x058A	0xF7FFFF55  BL	_Delay_5500us+0
0x058E	0xE001    B	L_Lcd_Cmd1
L_Lcd_Cmd0:
;__Lib_Lcd.c, 40 :: 		
0x0590	0xF7FFFF7E  BL	_Delay_50us+0
L_Lcd_Cmd1:
;__Lib_Lcd.c, 41 :: 		
L_end_Lcd_Cmd:
0x0594	0xF8DDE000  LDR	LR, [SP, #0]
0x0598	0xB008    ADD	SP, SP, #32
0x059A	0x4770    BX	LR
0x059C	0x81B44222  	LCD_D7+0
0x05A0	0x81B04222  	LCD_D6+0
0x05A4	0x81AC4222  	LCD_D5+0
0x05A8	0x81A84222  	LCD_D4+0
0x05AC	0x01402200  	__Lib_Lcd_cmd_status+0
0x05B0	0x81A04222  	LCD_RS+0
0x05B4	0x81A44222  	LCD_EN+0
; end of _Lcd_Cmd
_Delay_50us:
;__Lib_Delays.c, 25 :: 		void Delay_50us() {
;__Lib_Delays.c, 26 :: 		Delay_us(50);
0x0490	0xF2402757  MOVW	R7, #599
0x0494	0xF2C00700  MOVT	R7, #0
L_Delay_50us6:
0x0498	0x1E7F    SUBS	R7, R7, #1
0x049A	0xD1FD    BNE	L_Delay_50us6
0x049C	0xBF00    NOP
0x049E	0xBF00    NOP
0x04A0	0xBF00    NOP
0x04A2	0xBF00    NOP
0x04A4	0xBF00    NOP
;__Lib_Delays.c, 27 :: 		}
L_end_Delay_50us:
0x04A6	0x4770    BX	LR
; end of _Delay_50us
_Lcd_Out:
;__Lib_Lcd.c, 218 :: 		
; text start address is: 8 (R2)
; column start address is: 4 (R1)
; row start address is: 0 (R0)
0x05B8	0xB081    SUB	SP, SP, #4
0x05BA	0xF8CDE000  STR	LR, [SP, #0]
0x05BE	0x4615    MOV	R5, R2
; text end address is: 8 (R2)
; column end address is: 4 (R1)
; row end address is: 0 (R0)
; row start address is: 0 (R0)
; column start address is: 4 (R1)
; text start address is: 20 (R5)
;__Lib_Lcd.c, 221 :: 		
0x05C0	0xE009    B	L_Lcd_Out11
; row end address is: 0 (R0)
;__Lib_Lcd.c, 222 :: 		
L_Lcd_Out13:
; row start address is: 0 (R0)
0x05C2	0x2080    MOVS	R0, #128
; row end address is: 0 (R0)
0x05C4	0xE010    B	L_Lcd_Out12
;__Lib_Lcd.c, 223 :: 		
L_Lcd_Out14:
; row start address is: 0 (R0)
0x05C6	0x20C0    MOVS	R0, #192
; row end address is: 0 (R0)
0x05C8	0xE00E    B	L_Lcd_Out12
;__Lib_Lcd.c, 224 :: 		
L_Lcd_Out15:
; row start address is: 0 (R0)
0x05CA	0x2094    MOVS	R0, #148
; row end address is: 0 (R0)
0x05CC	0xE00C    B	L_Lcd_Out12
;__Lib_Lcd.c, 225 :: 		
L_Lcd_Out16:
; row start address is: 0 (R0)
0x05CE	0x20D4    MOVS	R0, #212
; row end address is: 0 (R0)
0x05D0	0xE00A    B	L_Lcd_Out12
;__Lib_Lcd.c, 226 :: 		
L_Lcd_Out17:
; row start address is: 0 (R0)
0x05D2	0x2080    MOVS	R0, #128
;__Lib_Lcd.c, 227 :: 		
0x05D4	0xE008    B	L_Lcd_Out12
L_Lcd_Out11:
0x05D6	0x2801    CMP	R0, #1
0x05D8	0xD0F3    BEQ	L_Lcd_Out13
0x05DA	0x2802    CMP	R0, #2
0x05DC	0xD0F3    BEQ	L_Lcd_Out14
0x05DE	0x2803    CMP	R0, #3
0x05E0	0xD0F3    BEQ	L_Lcd_Out15
0x05E2	0x2804    CMP	R0, #4
0x05E4	0xD0F3    BEQ	L_Lcd_Out16
; row end address is: 0 (R0)
0x05E6	0xE7F4    B	L_Lcd_Out17
L_Lcd_Out12:
;__Lib_Lcd.c, 228 :: 		
; row start address is: 0 (R0)
0x05E8	0x1E4B    SUBS	R3, R1, #1
0x05EA	0xB21B    SXTH	R3, R3
; column end address is: 4 (R1)
0x05EC	0x18C3    ADDS	R3, R0, R3
; row end address is: 0 (R0)
;__Lib_Lcd.c, 230 :: 		
0x05EE	0xB2D8    UXTB	R0, R3
0x05F0	0xF7FFFF7C  BL	_Lcd_Cmd+0
;__Lib_Lcd.c, 231 :: 		
0x05F4	0x2400    MOVS	R4, #0
0x05F6	0xB264    SXTB	R4, R4
0x05F8	0x4B0B    LDR	R3, [PC, #44]
0x05FA	0x601C    STR	R4, [R3, #0]
;__Lib_Lcd.c, 232 :: 		
; i start address is: 0 (R0)
0x05FC	0x2000    MOVS	R0, #0
; text end address is: 20 (R5)
; i end address is: 0 (R0)
0x05FE	0x462C    MOV	R4, R5
0x0600	0xB2C5    UXTB	R5, R0
;__Lib_Lcd.c, 233 :: 		
L_Lcd_Out18:
; i start address is: 20 (R5)
; text start address is: 16 (R4)
0x0602	0x1963    ADDS	R3, R4, R5
0x0604	0x781B    LDRB	R3, [R3, #0]
0x0606	0xB13B    CBZ	R3, L_Lcd_Out19
;__Lib_Lcd.c, 234 :: 		
0x0608	0x1963    ADDS	R3, R4, R5
0x060A	0x781B    LDRB	R3, [R3, #0]
0x060C	0xB2D8    UXTB	R0, R3
0x060E	0xF7FFFF2B  BL	_Lcd_Chr_CP+0
0x0612	0x1C6D    ADDS	R5, R5, #1
0x0614	0xB2ED    UXTB	R5, R5
; text end address is: 16 (R4)
; i end address is: 20 (R5)
0x0616	0xE7F4    B	L_Lcd_Out18
L_Lcd_Out19:
;__Lib_Lcd.c, 235 :: 		
0x0618	0x2401    MOVS	R4, #1
0x061A	0xB264    SXTB	R4, R4
0x061C	0x4B02    LDR	R3, [PC, #8]
0x061E	0x601C    STR	R4, [R3, #0]
;__Lib_Lcd.c, 236 :: 		
L_end_Lcd_Out:
0x0620	0xF8DDE000  LDR	LR, [SP, #0]
0x0624	0xB001    ADD	SP, SP, #4
0x0626	0x4770    BX	LR
0x0628	0x01402200  	__Lib_Lcd_cmd_status+0
; end of _Lcd_Out
_Lcd_Chr_CP:
;__Lib_Lcd.c, 43 :: 		
; out_char start address is: 0 (R0)
0x0468	0xB081    SUB	SP, SP, #4
0x046A	0xF8CDE000  STR	LR, [SP, #0]
; out_char end address is: 0 (R0)
; out_char start address is: 0 (R0)
;__Lib_Lcd.c, 45 :: 		
0x046E	0x2200    MOVS	R2, #0
0x0470	0xB252    SXTB	R2, R2
0x0472	0x4906    LDR	R1, [PC, #24]
0x0474	0x600A    STR	R2, [R1, #0]
;__Lib_Lcd.c, 46 :: 		
; out_char end address is: 0 (R0)
0x0476	0xF000F839  BL	_Lcd_Cmd+0
;__Lib_Lcd.c, 47 :: 		
0x047A	0x2201    MOVS	R2, #1
0x047C	0xB252    SXTB	R2, R2
0x047E	0x4903    LDR	R1, [PC, #12]
0x0480	0x600A    STR	R2, [R1, #0]
;__Lib_Lcd.c, 48 :: 		
L_end_Lcd_Chr_CP:
0x0482	0xF8DDE000  LDR	LR, [SP, #0]
0x0486	0xB001    ADD	SP, SP, #4
0x0488	0x4770    BX	LR
0x048A	0xBF00    NOP
0x048C	0x01402200  	__Lib_Lcd_cmd_status+0
; end of _Lcd_Chr_CP
__UnsignedIntegralToFloat:
;__Lib_MathDouble.c, 262 :: 		
0x0EE0	0xB081    SUB	SP, SP, #4
;__Lib_MathDouble.c, 264 :: 		
0x0EE2	0x2800    CMP	R0, #0
;__Lib_MathDouble.c, 265 :: 		
0x0EE4	0xBF08    IT	EQ
;__Lib_MathDouble.c, 267 :: 		
0x0EE6	0xE00F    BEQ	__me_lab_end
;__Lib_MathDouble.c, 269 :: 		
0x0EE8	0xB502    PUSH	(R1, R14)
;__Lib_MathDouble.c, 271 :: 		
0x0EEA	0xF04F029E  MOV	R2, #158
;__Lib_MathDouble.c, 272 :: 		
0x0EEE	0xD402    BMI	__me_label_cont
;__Lib_MathDouble.c, 274 :: 		
__me_loop:
0x0EF0	0x1E52    SUBS	R2, R2, #1
;__Lib_MathDouble.c, 275 :: 		
0x0EF2	0x0040    LSLS	R0, R0, #1
;__Lib_MathDouble.c, 277 :: 		
0x0EF4	0xD5FC    BPL	__me_loop
;__Lib_MathDouble.c, 279 :: 		
__me_label_cont:
0x0EF6	0x3080    ADDS	R0, #128
;__Lib_MathDouble.c, 280 :: 		
0x0EF8	0xBF2C    ITE	CS
;__Lib_MathDouble.c, 281 :: 		
0x0EFA	0x1C52    ADDCS	R2, R2, #1
;__Lib_MathDouble.c, 282 :: 		
0x0EFC	0x0040    LSLCC	R0, R0, #1
;__Lib_MathDouble.c, 284 :: 		
0x0EFE	0x0A40    LSRS	R0, R0, #9
;__Lib_MathDouble.c, 285 :: 		
0x0F00	0xEA4050C2  ORR	R0, R0, R2, LSL #23
;__Lib_MathDouble.c, 287 :: 		
0x0F04	0xE8BD4002  POP	(R1, R14)
;__Lib_MathDouble.c, 288 :: 		
__me_lab_end:
;__Lib_MathDouble.c, 290 :: 		
L_end__UnsignedIntegralToFloat:
0x0F08	0xB001    ADD	SP, SP, #4
0x0F0A	0x4770    BX	LR
; end of __UnsignedIntegralToFloat
__Div_FP:
;__Lib_MathDouble.c, 743 :: 		
0x0E3C	0xB081    SUB	SP, SP, #4
;__Lib_MathDouble.c, 745 :: 		
0x0E3E	0xB5FA    PUSH	(R1, R3, R4, R5, R6, R7, R14)
;__Lib_MathDouble.c, 746 :: 		
0x0E40	0xEA900602  EORS	R6, R0, R2, LSL #0
;__Lib_MathDouble.c, 747 :: 		
0x0E44	0xBF4C    ITE	MI
;__Lib_MathDouble.c, 748 :: 		
0x0E46	0xF04F4600  MOVMI	R6, #-2147483648
;__Lib_MathDouble.c, 749 :: 		
0x0E4A	0xF04F0600  MOVPL	R6, #0
;__Lib_MathDouble.c, 751 :: 		
0x0E4E	0x0201    LSLS	R1, R0, #8
;__Lib_MathDouble.c, 752 :: 		
0x0E50	0x0043    LSLS	R3, R0, #1
;__Lib_MathDouble.c, 753 :: 		
0x0E52	0x0E1B    LSRS	R3, R3, #24
;__Lib_MathDouble.c, 754 :: 		
0x0E54	0xBF12    ITEE	NE
;__Lib_MathDouble.c, 755 :: 		
0x0E56	0xF0414100  ORRNE	R1, R1, #-2147483648
;__Lib_MathDouble.c, 757 :: 		
0x0E5A	0xF04F0000  MOVEQ	R0, #0
;__Lib_MathDouble.c, 759 :: 		
0x0E5E	0xE03B    BEQ	__me_lab_end
;__Lib_MathDouble.c, 761 :: 		
0x0E60	0x2BFF    CMP	R3, #255
;__Lib_MathDouble.c, 762 :: 		
0x0E62	0xD035    BEQ	__me_ovfl
;__Lib_MathDouble.c, 764 :: 		
0x0E64	0xEA5F2402  LSLS	R4, R2, #8
;__Lib_MathDouble.c, 765 :: 		
0x0E68	0xEA5F0542  LSLS	R5, R2, #1
;__Lib_MathDouble.c, 766 :: 		
0x0E6C	0xEA5F6515  LSRS	R5, R5, #24
;__Lib_MathDouble.c, 767 :: 		
0x0E70	0xBF11    ITEEE	NE
;__Lib_MathDouble.c, 769 :: 		
0x0E72	0xF0444400  ORRNE	R4, R4, #-2147483648
;__Lib_MathDouble.c, 770 :: 		
0x0E76	0xF04F40FF  MOVEQ	R0, #2139095040
;__Lib_MathDouble.c, 771 :: 		
0x0E7A	0x4330    ORREQ	R0, R6
;__Lib_MathDouble.c, 773 :: 		
0x0E7C	0xE02C    BEQ	__me_lab_end
;__Lib_MathDouble.c, 775 :: 		
0x0E7E	0x2DFF    CMP	R5, #255
;__Lib_MathDouble.c, 776 :: 		
0x0E80	0xD026    BEQ	__me_ovfl
;__Lib_MathDouble.c, 778 :: 		
0x0E82	0x1B5B    SUBS	R3, R3, R5
;__Lib_MathDouble.c, 781 :: 		
0x0E84	0x2000    MOVS	R0, #0
;__Lib_MathDouble.c, 782 :: 		
0x0E86	0x2720    MOVS	R7, #32
;__Lib_MathDouble.c, 783 :: 		
0x0E88	0x0864    LSRS	R4, R4, #1
;__Lib_MathDouble.c, 784 :: 		
0x0E8A	0x0849    LSRS	R1, R1, #1
;__Lib_MathDouble.c, 786 :: 		
__me_fdiv_:
;__Lib_MathDouble.c, 788 :: 		
0x0E8C	0x42A1    CMP	R1, R4
;__Lib_MathDouble.c, 790 :: 		
0x0E8E	0xEB400000  ADC	R0, R0, R0, LSL #0
;__Lib_MathDouble.c, 791 :: 		
0x0E92	0xBF28    IT	CS
;__Lib_MathDouble.c, 792 :: 		
0x0E94	0x1B09    SUBCS	R1, R1, R4
;__Lib_MathDouble.c, 793 :: 		
0x0E96	0x1E7F    SUBS	R7, R7, #1
;__Lib_MathDouble.c, 794 :: 		
0x0E98	0xD004    BEQ	__me_flb1_
;__Lib_MathDouble.c, 795 :: 		
0x0E9A	0x2900    CMP	R1, #0
;__Lib_MathDouble.c, 796 :: 		
0x0E9C	0xBF18    IT	NE
;__Lib_MathDouble.c, 797 :: 		
0x0E9E	0x0049    LSLNE	R1, R1, #1
;__Lib_MathDouble.c, 798 :: 		
0x0EA0	0xD1F4    BNE	__me_fdiv_
;__Lib_MathDouble.c, 800 :: 		
0x0EA2	0x40B8    LSLS	R0, R7
;__Lib_MathDouble.c, 802 :: 		
__me_flb1_:
0x0EA4	0xF0104F00  TST	R0, #-2147483648
;__Lib_MathDouble.c, 803 :: 		
0x0EA8	0xBF04    ITT	EQ
;__Lib_MathDouble.c, 804 :: 		
0x0EAA	0x0040    LSLEQ	R0, R0, #1
;__Lib_MathDouble.c, 805 :: 		
0x0EAC	0xF1B30301  SUBSEQ	R3, R3, #1
;__Lib_MathDouble.c, 807 :: 		
0x0EB0	0x3080    ADDS	R0, #128
;__Lib_MathDouble.c, 808 :: 		
0x0EB2	0xBF2C    ITE	CS
;__Lib_MathDouble.c, 809 :: 		
0x0EB4	0x1C5B    ADDCS	R3, R3, #1
;__Lib_MathDouble.c, 810 :: 		
0x0EB6	0x0040    LSLCC	R0, R0, #1
;__Lib_MathDouble.c, 812 :: 		
__me_flb2_:
0x0EB8	0x337F    ADDS	R3, #127
;__Lib_MathDouble.c, 813 :: 		
0x0EBA	0xBFDC    ITT	LE
;__Lib_MathDouble.c, 814 :: 		
0x0EBC	0xF04F0000  MOVLE	R0, #0
;__Lib_MathDouble.c, 816 :: 		
0x0EC0	0xE00A    BLE	__me_lab_end
;__Lib_MathDouble.c, 818 :: 		
0x0EC2	0x2BFF    CMP	R3, #255
;__Lib_MathDouble.c, 819 :: 		
0x0EC4	0xD204    BCS	__me_ovfl
;__Lib_MathDouble.c, 821 :: 		
0x0EC6	0x0A40    LSRS	R0, R0, #9
;__Lib_MathDouble.c, 822 :: 		
0x0EC8	0xEA4050C3  ORR	R0, R0, R3, LSL #23
;__Lib_MathDouble.c, 823 :: 		
0x0ECC	0x4330    ORRS	R0, R6
;__Lib_MathDouble.c, 826 :: 		
0x0ECE	0xE003    B	__me_lab_end
;__Lib_MathDouble.c, 828 :: 		
__me_ovfl:
0x0ED0	0x27FF    MOVS	R7, #255
;__Lib_MathDouble.c, 829 :: 		
0x0ED2	0x05FF    LSLS	R7, R7, #23
;__Lib_MathDouble.c, 830 :: 		
0x0ED4	0xEA560007  ORRS	R0, R6, R7, LSL #0
;__Lib_MathDouble.c, 831 :: 		
__me_lab_end:
;__Lib_MathDouble.c, 832 :: 		
0x0ED8	0xE8BD40FA  POP	(R1, R3, R4, R5, R6, R7, R14)
;__Lib_MathDouble.c, 834 :: 		
L_end__Div_FP:
0x0EDC	0xB001    ADD	SP, SP, #4
0x0EDE	0x4770    BX	LR
; end of __Div_FP
__Mul_FP:
;__Lib_MathDouble.c, 666 :: 		
0x0BC4	0xB081    SUB	SP, SP, #4
;__Lib_MathDouble.c, 668 :: 		
0x0BC6	0xB5FA    PUSH	(R1, R3, R4, R5, R6, R7, R14)
;__Lib_MathDouble.c, 670 :: 		
0x0BC8	0xEA900602  EORS	R6, R0, R2, LSL #0
;__Lib_MathDouble.c, 671 :: 		
0x0BCC	0xBF4C    ITE	MI
;__Lib_MathDouble.c, 672 :: 		
0x0BCE	0xF04F4600  MOVMI	R6, #-2147483648
;__Lib_MathDouble.c, 673 :: 		
0x0BD2	0xF04F0600  MOVPL	R6, #0
;__Lib_MathDouble.c, 675 :: 		
0x0BD6	0xEA4F2100  LSL	R1, R0, #8
;__Lib_MathDouble.c, 676 :: 		
0x0BDA	0xEA4F0340  LSL	R3, R0, #1
;__Lib_MathDouble.c, 677 :: 		
0x0BDE	0x0E1B    LSRS	R3, R3, #24
;__Lib_MathDouble.c, 678 :: 		
0x0BE0	0xBF12    ITEE	NE
;__Lib_MathDouble.c, 679 :: 		
0x0BE2	0xF0414100  ORRNE	R1, R1, #-2147483648
;__Lib_MathDouble.c, 681 :: 		
0x0BE6	0xF04F0000  MOVEQ	R0, #0
;__Lib_MathDouble.c, 683 :: 		
0x0BEA	0xE02C    BEQ	__me_lab_end
;__Lib_MathDouble.c, 685 :: 		
0x0BEC	0x2BFF    CMP	R3, #255
;__Lib_MathDouble.c, 686 :: 		
0x0BEE	0xD026    BEQ	__me_ovfl
;__Lib_MathDouble.c, 688 :: 		
0x0BF0	0xEA4F2402  LSL	R4, R2, #8
;__Lib_MathDouble.c, 689 :: 		
0x0BF4	0xEA4F0542  LSL	R5, R2, #1
;__Lib_MathDouble.c, 690 :: 		
0x0BF8	0x0E2D    LSRS	R5, R5, #24
;__Lib_MathDouble.c, 691 :: 		
0x0BFA	0xBF12    ITEE	NE
;__Lib_MathDouble.c, 692 :: 		
0x0BFC	0xF0444400  ORRNE	R4, R4, #-2147483648
;__Lib_MathDouble.c, 694 :: 		
0x0C00	0xF04F0000  MOVEQ	R0, #0
;__Lib_MathDouble.c, 696 :: 		
0x0C04	0xE01F    BEQ	__me_lab_end
;__Lib_MathDouble.c, 698 :: 		
0x0C06	0x2DFF    CMP	R5, #255
;__Lib_MathDouble.c, 699 :: 		
0x0C08	0xD019    BEQ	__me_ovfl
;__Lib_MathDouble.c, 701 :: 		
0x0C0A	0x195B    ADDS	R3, R3, R5
;__Lib_MathDouble.c, 703 :: 		
0x0C0C	0xFBA15404  UMULL	R5, R4, R1, R4
;__Lib_MathDouble.c, 705 :: 		
0x0C10	0x2C00    CMP	R4, #0
;__Lib_MathDouble.c, 706 :: 		
0x0C12	0xBF5C    ITT	PL
;__Lib_MathDouble.c, 707 :: 		
0x0C14	0x0064    LSLPL	R4, R4, #1
;__Lib_MathDouble.c, 708 :: 		
0x0C16	0x1E5B    SUBPL	R3, R3, #1
;__Lib_MathDouble.c, 710 :: 		
0x0C18	0x3480    ADDS	R4, #128
;__Lib_MathDouble.c, 711 :: 		
0x0C1A	0xBF24    ITT	CS
;__Lib_MathDouble.c, 712 :: 		
0x0C1C	0x1C5B    ADDCS	R3, R3, #1
;__Lib_MathDouble.c, 713 :: 		
0x0C1E	0x0864    LSRCS	R4, R4, #1
;__Lib_MathDouble.c, 715 :: 		
0x0C20	0x3B7E    SUBS	R3, #126
;__Lib_MathDouble.c, 716 :: 		
0x0C22	0xBFDC    ITT	LE
;__Lib_MathDouble.c, 717 :: 		
0x0C24	0xF04F0000  MOVLE	R0, #0
;__Lib_MathDouble.c, 719 :: 		
0x0C28	0xE00D    BLE	__me_lab_end
;__Lib_MathDouble.c, 721 :: 		
0x0C2A	0x2BFF    CMP	R3, #255
;__Lib_MathDouble.c, 722 :: 		
0x0C2C	0xD207    BCS	__me_ovfl
;__Lib_MathDouble.c, 724 :: 		
0x0C2E	0xEA4F2014  LSR	R0, R4, #8
;__Lib_MathDouble.c, 725 :: 		
0x0C32	0xF4300000  BICS	R0, R0, #8388608
;__Lib_MathDouble.c, 726 :: 		
0x0C36	0xEA4050C3  ORR	R0, R0, R3, LSL #23
;__Lib_MathDouble.c, 727 :: 		
0x0C3A	0x4330    ORRS	R0, R6
;__Lib_MathDouble.c, 730 :: 		
0x0C3C	0xE003    B	__me_lab_end
;__Lib_MathDouble.c, 732 :: 		
__me_ovfl:
0x0C3E	0x27FF    MOVS	R7, #255
;__Lib_MathDouble.c, 733 :: 		
0x0C40	0x05FF    LSLS	R7, R7, #23
;__Lib_MathDouble.c, 734 :: 		
0x0C42	0xEA460007  ORR	R0, R6, R7, LSL #0
;__Lib_MathDouble.c, 735 :: 		
__me_lab_end:
;__Lib_MathDouble.c, 736 :: 		
0x0C46	0xE8BD40FA  POP	(R1, R3, R4, R5, R6, R7, R14)
;__Lib_MathDouble.c, 738 :: 		
L_end__Mul_FP:
0x0C4A	0xB001    ADD	SP, SP, #4
0x0C4C	0x4770    BX	LR
; end of __Mul_FP
__FloatToUnsignedIntegral:
;__Lib_MathDouble.c, 45 :: 		
0x0B7C	0xB081    SUB	SP, SP, #4
0x0B7E	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_MathDouble.c, 47 :: 		
0x0B82	0xB502    PUSH	(R1, R14)
;__Lib_MathDouble.c, 49 :: 		
0x0B84	0x2800    CMP	R0, #0
;__Lib_MathDouble.c, 50 :: 		
0x0B86	0xD502    BPL	__me_label_pos
;__Lib_MathDouble.c, 51 :: 		
0x0B88	0xF7FFFC8E  BL	__FloatToSignedIntegral+0
;__Lib_MathDouble.c, 52 :: 		
0x0B8C	0xE013    B	__me_endLab
;__Lib_MathDouble.c, 55 :: 		
__me_label_pos:
0x0B8E	0xEA4F0140  LSL	R1, R0, #1
;__Lib_MathDouble.c, 56 :: 		
0x0B92	0xEA4F6111  LSR	R1, R1, #24
;__Lib_MathDouble.c, 58 :: 		
0x0B96	0x397F    SUBS	R1, #127
;__Lib_MathDouble.c, 59 :: 		
0x0B98	0xBF3C    ITT	CC
;__Lib_MathDouble.c, 60 :: 		
0x0B9A	0xF04F0000  MOVCC	R0, #0
;__Lib_MathDouble.c, 62 :: 		
0x0B9E	0xE00A    BCC	__me_endLab
;__Lib_MathDouble.c, 64 :: 		
0x0BA0	0xF1D1011F  RSBS	R1, R1, #31
;__Lib_MathDouble.c, 65 :: 		
0x0BA4	0xD305    BCC	__me_ovfl
;__Lib_MathDouble.c, 67 :: 		
0x0BA6	0xEA4F2000  LSL	R0, R0, #8
;__Lib_MathDouble.c, 68 :: 		
0x0BAA	0xF0404000  ORR	R0, R0, #-2147483648
;__Lib_MathDouble.c, 70 :: 		
0x0BAE	0x40C8    LSRS	R0, R1
;__Lib_MathDouble.c, 73 :: 		
0x0BB0	0xE001    B	__me_endLab
;__Lib_MathDouble.c, 75 :: 		
__me_ovfl:
0x0BB2	0x2000    MOVS	R0, #0
;__Lib_MathDouble.c, 76 :: 		
0x0BB4	0x1E40    SUBS	R0, R0, #1
;__Lib_MathDouble.c, 78 :: 		
__me_endLab:
;__Lib_MathDouble.c, 79 :: 		
0x0BB6	0xE8BD4002  POP	(R1, R14)
;__Lib_MathDouble.c, 82 :: 		
L_end__FloatToUnsignedIntegral:
0x0BBA	0xF8DDE000  LDR	LR, [SP, #0]
0x0BBE	0xB001    ADD	SP, SP, #4
0x0BC0	0x4770    BX	LR
; end of __FloatToUnsignedIntegral
__FloatToSignedIntegral:
;__Lib_MathDouble.c, 4 :: 		
0x04A8	0xB081    SUB	SP, SP, #4
;__Lib_MathDouble.c, 6 :: 		
0x04AA	0xB506    PUSH	(R1, R2, R14)
;__Lib_MathDouble.c, 8 :: 		
0x04AC	0xEA4F0240  LSL	R2, R0, #1
;__Lib_MathDouble.c, 9 :: 		
0x04B0	0xEA4F6212  LSR	R2, R2, #24
;__Lib_MathDouble.c, 11 :: 		
0x04B4	0x3A7F    SUBS	R2, #127
;__Lib_MathDouble.c, 12 :: 		
0x04B6	0xBF44    ITT	MI
;__Lib_MathDouble.c, 13 :: 		
0x04B8	0xF04F0000  MOVMI	R0, #0
;__Lib_MathDouble.c, 15 :: 		
0x04BC	0xE011    BMI	__me_lab_end
;__Lib_MathDouble.c, 17 :: 		
0x04BE	0xF1D2021F  RSBS	R2, R2, #31
;__Lib_MathDouble.c, 18 :: 		
0x04C2	0xD909    BLS	__me_ovfl
;__Lib_MathDouble.c, 20 :: 		
0x04C4	0xEA4F2100  LSL	R1, R0, #8
;__Lib_MathDouble.c, 21 :: 		
0x04C8	0xF0414100  ORR	R1, R1, #-2147483648
;__Lib_MathDouble.c, 23 :: 		
0x04CC	0x40D1    LSRS	R1, R2
;__Lib_MathDouble.c, 25 :: 		
0x04CE	0x2800    CMP	R0, #0
;__Lib_MathDouble.c, 26 :: 		
0x04D0	0xBF4C    ITE	MI
;__Lib_MathDouble.c, 27 :: 		
0x04D2	0x4248    RSBMI	R0, R1, #0
;__Lib_MathDouble.c, 28 :: 		
0x04D4	0x4608    MOVPL	R0, R1
;__Lib_MathDouble.c, 31 :: 		
0x04D6	0xE004    B	__me_lab_end
;__Lib_MathDouble.c, 33 :: 		
__me_ovfl:
0x04D8	0x2800    CMP	R0, #0
;__Lib_MathDouble.c, 34 :: 		
0x04DA	0xF04F4000  MOV	R0, #-2147483648
;__Lib_MathDouble.c, 35 :: 		
0x04DE	0xBF58    IT	PL
;__Lib_MathDouble.c, 36 :: 		
0x04E0	0x1E40    SUBPL	R0, R0, #1
;__Lib_MathDouble.c, 37 :: 		
__me_lab_end:
;__Lib_MathDouble.c, 38 :: 		
0x04E2	0xE8BD4006  POP	(R1, R2, R14)
;__Lib_MathDouble.c, 40 :: 		
L_end__FloatToSignedIntegral:
0x04E6	0xB001    ADD	SP, SP, #4
0x04E8	0x4770    BX	LR
; end of __FloatToSignedIntegral
_WordToStr:
;__Lib_Conversions.c, 114 :: 		
; output start address is: 4 (R1)
; input start address is: 0 (R0)
0x0C50	0xB081    SUB	SP, SP, #4
0x0C52	0x460A    MOV	R2, R1
0x0C54	0xB281    UXTH	R1, R0
; output end address is: 4 (R1)
; input end address is: 0 (R0)
; input start address is: 4 (R1)
; output start address is: 8 (R2)
;__Lib_Conversions.c, 119 :: 		
; len start address is: 0 (R0)
0x0C56	0x2000    MOVS	R0, #0
; input end address is: 4 (R1)
; output end address is: 8 (R2)
; len end address is: 0 (R0)
0x0C58	0xB28D    UXTH	R5, R1
0x0C5A	0x4611    MOV	R1, R2
L_WordToStr11:
; len start address is: 0 (R0)
; output start address is: 4 (R1)
; input start address is: 20 (R5)
0x0C5C	0x2805    CMP	R0, #5
0x0C5E	0xD205    BCS	L_WordToStr12
;__Lib_Conversions.c, 120 :: 		
0x0C60	0x180B    ADDS	R3, R1, R0
0x0C62	0x2220    MOVS	R2, #32
0x0C64	0x701A    STRB	R2, [R3, #0]
;__Lib_Conversions.c, 119 :: 		
0x0C66	0x1C40    ADDS	R0, R0, #1
0x0C68	0xB2C0    UXTB	R0, R0
;__Lib_Conversions.c, 120 :: 		
0x0C6A	0xE7F7    B	L_WordToStr11
L_WordToStr12:
;__Lib_Conversions.c, 121 :: 		
0x0C6C	0x180B    ADDS	R3, R1, R0
0x0C6E	0x2200    MOVS	R2, #0
0x0C70	0x701A    STRB	R2, [R3, #0]
0x0C72	0x1E40    SUBS	R0, R0, #1
0x0C74	0xB2C0    UXTB	R0, R0
; output end address is: 4 (R1)
; len end address is: 0 (R0)
;__Lib_Conversions.c, 123 :: 		
L_WordToStr14:
;__Lib_Conversions.c, 124 :: 		
; len start address is: 0 (R0)
; input start address is: 20 (R5)
; output start address is: 4 (R1)
0x0C76	0x180C    ADDS	R4, R1, R0
0x0C78	0x230A    MOVS	R3, #10
0x0C7A	0xFBB5F2F3  UDIV	R2, R5, R3
0x0C7E	0xFB035212  MLS	R2, R3, R2, R5
0x0C82	0xB292    UXTH	R2, R2
0x0C84	0x3230    ADDS	R2, #48
0x0C86	0x7022    STRB	R2, [R4, #0]
;__Lib_Conversions.c, 125 :: 		
0x0C88	0x220A    MOVS	R2, #10
0x0C8A	0xFBB5F2F2  UDIV	R2, R5, R2
0x0C8E	0xB292    UXTH	R2, R2
0x0C90	0xB295    UXTH	R5, R2
; input end address is: 20 (R5)
;__Lib_Conversions.c, 126 :: 		
0x0C92	0xB902    CBNZ	R2, L_WordToStr16
; output end address is: 4 (R1)
; input end address is: 20 (R5)
; len end address is: 0 (R0)
;__Lib_Conversions.c, 127 :: 		
0x0C94	0xE002    B	L_WordToStr15
L_WordToStr16:
;__Lib_Conversions.c, 128 :: 		
; len start address is: 0 (R0)
; input start address is: 20 (R5)
; output start address is: 4 (R1)
0x0C96	0x1E40    SUBS	R0, R0, #1
0x0C98	0xB2C0    UXTB	R0, R0
;__Lib_Conversions.c, 129 :: 		
; output end address is: 4 (R1)
; input end address is: 20 (R5)
; len end address is: 0 (R0)
0x0C9A	0xE7EC    B	L_WordToStr14
L_WordToStr15:
;__Lib_Conversions.c, 130 :: 		
L_end_WordToStr:
0x0C9C	0xB001    ADD	SP, SP, #4
0x0C9E	0x4770    BX	LR
; end of _WordToStr
_ByteToStr:
;__Lib_Conversions.c, 82 :: 		
; output start address is: 4 (R1)
; input start address is: 0 (R0)
0x0CF0	0xB081    SUB	SP, SP, #4
0x0CF2	0x460A    MOV	R2, R1
; output end address is: 4 (R1)
; input end address is: 0 (R0)
; input start address is: 0 (R0)
; output start address is: 8 (R2)
;__Lib_Conversions.c, 85 :: 		
; DigitPos start address is: 4 (R1)
0x0CF4	0x2100    MOVS	R1, #0
; input end address is: 0 (R0)
; output end address is: 8 (R2)
; DigitPos end address is: 4 (R1)
0x0CF6	0xB2C5    UXTB	R5, R0
0x0CF8	0x4610    MOV	R0, R2
L_ByteToStr0:
; DigitPos start address is: 4 (R1)
; output start address is: 0 (R0)
; input start address is: 20 (R5)
0x0CFA	0x2903    CMP	R1, #3
0x0CFC	0xD205    BCS	L_ByteToStr1
;__Lib_Conversions.c, 86 :: 		
0x0CFE	0x1843    ADDS	R3, R0, R1
0x0D00	0x2220    MOVS	R2, #32
0x0D02	0x701A    STRB	R2, [R3, #0]
;__Lib_Conversions.c, 85 :: 		
0x0D04	0x1C49    ADDS	R1, R1, #1
0x0D06	0xB2C9    UXTB	R1, R1
;__Lib_Conversions.c, 86 :: 		
0x0D08	0xE7F7    B	L_ByteToStr0
L_ByteToStr1:
;__Lib_Conversions.c, 88 :: 		
0x0D0A	0x1843    ADDS	R3, R0, R1
0x0D0C	0x2200    MOVS	R2, #0
0x0D0E	0x701A    STRB	R2, [R3, #0]
0x0D10	0x1E49    SUBS	R1, R1, #1
0x0D12	0xB2C9    UXTB	R1, R1
; output end address is: 0 (R0)
; DigitPos end address is: 4 (R1)
;__Lib_Conversions.c, 90 :: 		
L_ByteToStr3:
;__Lib_Conversions.c, 91 :: 		
; DigitPos start address is: 4 (R1)
; input start address is: 20 (R5)
; output start address is: 0 (R0)
0x0D14	0x1844    ADDS	R4, R0, R1
0x0D16	0x230A    MOVS	R3, #10
0x0D18	0xFBB5F2F3  UDIV	R2, R5, R3
0x0D1C	0xFB035212  MLS	R2, R3, R2, R5
0x0D20	0xB2D2    UXTB	R2, R2
0x0D22	0x3230    ADDS	R2, #48
0x0D24	0x7022    STRB	R2, [R4, #0]
;__Lib_Conversions.c, 92 :: 		
0x0D26	0x220A    MOVS	R2, #10
0x0D28	0xFBB5F2F2  UDIV	R2, R5, R2
0x0D2C	0xB2D2    UXTB	R2, R2
0x0D2E	0xB2D5    UXTB	R5, R2
; input end address is: 20 (R5)
;__Lib_Conversions.c, 93 :: 		
0x0D30	0xB902    CBNZ	R2, L_ByteToStr5
; output end address is: 0 (R0)
; input end address is: 20 (R5)
; DigitPos end address is: 4 (R1)
;__Lib_Conversions.c, 94 :: 		
0x0D32	0xE002    B	L_ByteToStr4
L_ByteToStr5:
;__Lib_Conversions.c, 95 :: 		
; DigitPos start address is: 4 (R1)
; input start address is: 20 (R5)
; output start address is: 0 (R0)
0x0D34	0x1E49    SUBS	R1, R1, #1
0x0D36	0xB2C9    UXTB	R1, R1
;__Lib_Conversions.c, 96 :: 		
; output end address is: 0 (R0)
; input end address is: 20 (R5)
; DigitPos end address is: 4 (R1)
0x0D38	0xE7EC    B	L_ByteToStr3
L_ByteToStr4:
;__Lib_Conversions.c, 97 :: 		
L_end_ByteToStr:
0x0D3A	0xB001    ADD	SP, SP, #4
0x0D3C	0x4770    BX	LR
; end of _ByteToStr
__Lib_System_101_102_103_InitialSetUpRCCRCC2:
;__Lib_System_101_102_103.c, 369 :: 		
0x0FE4	0xB082    SUB	SP, SP, #8
0x0FE6	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_System_101_102_103.c, 372 :: 		
; ulRCC_CR start address is: 8 (R2)
0x0FEA	0x4A33    LDR	R2, [PC, #204]
;__Lib_System_101_102_103.c, 373 :: 		
; ulRCC_CFGR start address is: 12 (R3)
0x0FEC	0x4B33    LDR	R3, [PC, #204]
;__Lib_System_101_102_103.c, 374 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0FEE	0x4934    LDR	R1, [PC, #208]
;__Lib_System_101_102_103.c, 381 :: 		
0x0FF0	0xF64B3080  MOVW	R0, #48000
0x0FF4	0x4281    CMP	R1, R0
0x0FF6	0xD906    BLS	L___Lib_System_101_102_103_InitialSetUpRCCRCC231
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_101_102_103.c, 382 :: 		
0x0FF8	0x4832    LDR	R0, [PC, #200]
0x0FFA	0x6800    LDR	R0, [R0, #0]
0x0FFC	0xF0400102  ORR	R1, R0, #2
0x1000	0x4830    LDR	R0, [PC, #192]
0x1002	0x6001    STR	R1, [R0, #0]
0x1004	0xE011    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC232
L___Lib_System_101_102_103_InitialSetUpRCCRCC231:
;__Lib_System_101_102_103.c, 383 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1006	0xF64550C0  MOVW	R0, #24000
0x100A	0x4281    CMP	R1, R0
0x100C	0xD906    BLS	L___Lib_System_101_102_103_InitialSetUpRCCRCC233
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_101_102_103.c, 384 :: 		
0x100E	0x482D    LDR	R0, [PC, #180]
0x1010	0x6800    LDR	R0, [R0, #0]
0x1012	0xF0400101  ORR	R1, R0, #1
0x1016	0x482B    LDR	R0, [PC, #172]
0x1018	0x6001    STR	R1, [R0, #0]
0x101A	0xE006    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC234
L___Lib_System_101_102_103_InitialSetUpRCCRCC233:
;__Lib_System_101_102_103.c, 386 :: 		
0x101C	0x4829    LDR	R0, [PC, #164]
0x101E	0x6801    LDR	R1, [R0, #0]
0x1020	0xF06F0007  MVN	R0, #7
0x1024	0x4001    ANDS	R1, R0
0x1026	0x4827    LDR	R0, [PC, #156]
0x1028	0x6001    STR	R1, [R0, #0]
L___Lib_System_101_102_103_InitialSetUpRCCRCC234:
L___Lib_System_101_102_103_InitialSetUpRCCRCC232:
;__Lib_System_101_102_103.c, 388 :: 		
0x102A	0xF7FFFE39  BL	__Lib_System_101_102_103_SystemClockSetDefault+0
;__Lib_System_101_102_103.c, 390 :: 		
0x102E	0x4826    LDR	R0, [PC, #152]
0x1030	0x6003    STR	R3, [R0, #0]
;__Lib_System_101_102_103.c, 391 :: 		
0x1032	0x4826    LDR	R0, [PC, #152]
0x1034	0xEA020100  AND	R1, R2, R0, LSL #0
0x1038	0x4825    LDR	R0, [PC, #148]
0x103A	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 393 :: 		
0x103C	0xF0020001  AND	R0, R2, #1
0x1040	0xB140    CBZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC246
; ulRCC_CFGR end address is: 12 (R3)
; ulRCC_CR end address is: 8 (R2)
0x1042	0x4619    MOV	R1, R3
;__Lib_System_101_102_103.c, 394 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC236:
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x1044	0x4822    LDR	R0, [PC, #136]
0x1046	0x6800    LDR	R0, [R0, #0]
0x1048	0xF0000002  AND	R0, R0, #2
0x104C	0x2800    CMP	R0, #0
0x104E	0xD100    BNE	L___Lib_System_101_102_103_InitialSetUpRCCRCC237
;__Lib_System_101_102_103.c, 395 :: 		
0x1050	0xE7F8    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC236
L___Lib_System_101_102_103_InitialSetUpRCCRCC237:
;__Lib_System_101_102_103.c, 396 :: 		
; ulRCC_CFGR end address is: 4 (R1)
0x1052	0xE000    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC235
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_101_102_103_InitialSetUpRCCRCC246:
;__Lib_System_101_102_103.c, 393 :: 		
0x1054	0x4619    MOV	R1, R3
;__Lib_System_101_102_103.c, 396 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC235:
;__Lib_System_101_102_103.c, 398 :: 		
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x1056	0xF4023080  AND	R0, R2, #65536
0x105A	0xB148    CBZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC247
; ulRCC_CR end address is: 8 (R2)
; ulRCC_CFGR end address is: 4 (R1)
;__Lib_System_101_102_103.c, 399 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC239:
; ulRCC_CR start address is: 8 (R2)
; ulRCC_CFGR start address is: 4 (R1)
0x105C	0x481C    LDR	R0, [PC, #112]
0x105E	0x6800    LDR	R0, [R0, #0]
0x1060	0xF4003000  AND	R0, R0, #131072
0x1064	0xB900    CBNZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC240
;__Lib_System_101_102_103.c, 400 :: 		
0x1066	0xE7F9    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC239
L___Lib_System_101_102_103_InitialSetUpRCCRCC240:
;__Lib_System_101_102_103.c, 401 :: 		
0x1068	0x9201    STR	R2, [SP, #4]
; ulRCC_CFGR end address is: 4 (R1)
0x106A	0x460A    MOV	R2, R1
0x106C	0x9901    LDR	R1, [SP, #4]
0x106E	0xE002    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC238
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_101_102_103_InitialSetUpRCCRCC247:
;__Lib_System_101_102_103.c, 398 :: 		
0x1070	0x9101    STR	R1, [SP, #4]
0x1072	0x4611    MOV	R1, R2
0x1074	0x9A01    LDR	R2, [SP, #4]
;__Lib_System_101_102_103.c, 401 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC238:
;__Lib_System_101_102_103.c, 403 :: 		
; ulRCC_CR start address is: 4 (R1)
; ulRCC_CFGR start address is: 8 (R2)
0x1076	0xF0017080  AND	R0, R1, #16777216
; ulRCC_CR end address is: 4 (R1)
0x107A	0xB170    CBZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC248
;__Lib_System_101_102_103.c, 404 :: 		
0x107C	0x4814    LDR	R0, [PC, #80]
0x107E	0x6800    LDR	R0, [R0, #0]
0x1080	0xF0407180  ORR	R1, R0, #16777216
0x1084	0x4812    LDR	R0, [PC, #72]
0x1086	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 8 (R2)
0x1088	0x4611    MOV	R1, R2
;__Lib_System_101_102_103.c, 405 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC242:
; ulRCC_CFGR start address is: 4 (R1)
0x108A	0x4811    LDR	R0, [PC, #68]
0x108C	0x6800    LDR	R0, [R0, #0]
0x108E	0xF0007000  AND	R0, R0, #33554432
0x1092	0xB900    CBNZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC243
;__Lib_System_101_102_103.c, 406 :: 		
0x1094	0xE7F9    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC242
L___Lib_System_101_102_103_InitialSetUpRCCRCC243:
;__Lib_System_101_102_103.c, 407 :: 		
0x1096	0x460A    MOV	R2, R1
0x1098	0xE7FF    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC241
; ulRCC_CFGR end address is: 4 (R1)
L___Lib_System_101_102_103_InitialSetUpRCCRCC248:
;__Lib_System_101_102_103.c, 403 :: 		
;__Lib_System_101_102_103.c, 407 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC241:
;__Lib_System_101_102_103.c, 410 :: 		
; ulRCC_CFGR start address is: 8 (R2)
; ulRCC_CFGR end address is: 8 (R2)
L___Lib_System_101_102_103_InitialSetUpRCCRCC244:
; ulRCC_CFGR start address is: 8 (R2)
0x109A	0x480B    LDR	R0, [PC, #44]
0x109C	0x6800    LDR	R0, [R0, #0]
0x109E	0xF000010C  AND	R1, R0, #12
0x10A2	0x0090    LSLS	R0, R2, #2
0x10A4	0xF000000C  AND	R0, R0, #12
0x10A8	0x4281    CMP	R1, R0
0x10AA	0xD000    BEQ	L___Lib_System_101_102_103_InitialSetUpRCCRCC245
;__Lib_System_101_102_103.c, 411 :: 		
; ulRCC_CFGR end address is: 8 (R2)
0x10AC	0xE7F5    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC244
L___Lib_System_101_102_103_InitialSetUpRCCRCC245:
;__Lib_System_101_102_103.c, 413 :: 		
L_end_InitialSetUpRCCRCC2:
0x10AE	0xF8DDE000  LDR	LR, [SP, #0]
0x10B2	0xB002    ADD	SP, SP, #8
0x10B4	0x4770    BX	LR
0x10B6	0xBF00    NOP
0x10B8	0x00810109  	#17367169
0x10BC	0xC402001D  	#1950722
0x10C0	0x19400001  	#72000
0x10C4	0x20004002  	FLASH_ACR+0
0x10C8	0x10044002  	RCC_CFGR+0
0x10CC	0xFFFF000F  	#1048575
0x10D0	0x10004002  	RCC_CR+0
; end of __Lib_System_101_102_103_InitialSetUpRCCRCC2
__Lib_System_101_102_103_SystemClockSetDefault:
;__Lib_System_101_102_103.c, 348 :: 		
0x0CA0	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 351 :: 		
0x0CA2	0x480F    LDR	R0, [PC, #60]
0x0CA4	0x6800    LDR	R0, [R0, #0]
0x0CA6	0xF0400101  ORR	R1, R0, #1
0x0CAA	0x480D    LDR	R0, [PC, #52]
0x0CAC	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 354 :: 		
0x0CAE	0x490D    LDR	R1, [PC, #52]
0x0CB0	0x480D    LDR	R0, [PC, #52]
0x0CB2	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 357 :: 		
0x0CB4	0x480A    LDR	R0, [PC, #40]
0x0CB6	0x6801    LDR	R1, [R0, #0]
0x0CB8	0x480C    LDR	R0, [PC, #48]
0x0CBA	0x4001    ANDS	R1, R0
0x0CBC	0x4808    LDR	R0, [PC, #32]
0x0CBE	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 360 :: 		
0x0CC0	0x4807    LDR	R0, [PC, #28]
0x0CC2	0x6801    LDR	R1, [R0, #0]
0x0CC4	0xF46F2080  MVN	R0, #262144
0x0CC8	0x4001    ANDS	R1, R0
0x0CCA	0x4805    LDR	R0, [PC, #20]
0x0CCC	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 363 :: 		
0x0CCE	0x4806    LDR	R0, [PC, #24]
0x0CD0	0x6801    LDR	R1, [R0, #0]
0x0CD2	0xF46F00FE  MVN	R0, #8323072
0x0CD6	0x4001    ANDS	R1, R0
0x0CD8	0x4803    LDR	R0, [PC, #12]
0x0CDA	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 367 :: 		
L_end_SystemClockSetDefault:
0x0CDC	0xB001    ADD	SP, SP, #4
0x0CDE	0x4770    BX	LR
0x0CE0	0x10004002  	RCC_CR+0
0x0CE4	0x0000F8FF  	#-117506048
0x0CE8	0x10044002  	RCC_CFGR+0
0x0CEC	0xFFFFFEF6  	#-17367041
; end of __Lib_System_101_102_103_SystemClockSetDefault
__Lib_System_101_102_103_InitialSetUpFosc:
;__Lib_System_101_102_103.c, 415 :: 		
0x0FD0	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 416 :: 		
0x0FD2	0x4902    LDR	R1, [PC, #8]
0x0FD4	0x4802    LDR	R0, [PC, #8]
0x0FD6	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 417 :: 		
L_end_InitialSetUpFosc:
0x0FD8	0xB001    ADD	SP, SP, #4
0x0FDA	0x4770    BX	LR
0x0FDC	0x19400001  	#72000
0x0FE0	0x000C2000  	___System_CLOCK_IN_KHZ+0
; end of __Lib_System_101_102_103_InitialSetUpFosc
___GenExcept:
;__Lib_System_101_102_103.c, 298 :: 		
0x0F0C	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 299 :: 		
L___GenExcept27:
0x0F0E	0xE7FE    B	L___GenExcept27
;__Lib_System_101_102_103.c, 300 :: 		
L_end___GenExcept:
0x0F10	0xB001    ADD	SP, SP, #4
0x0F12	0x4770    BX	LR
; end of ___GenExcept
0x1264	0xB500    PUSH	(R14)
0x1266	0xF8DFB014  LDR	R11, [PC, #20]
0x126A	0xF8DFA014  LDR	R10, [PC, #20]
0x126E	0xF8DFC014  LDR	R12, [PC, #20]
0x1272	0xF7FFFD65  BL	3392
0x1276	0xBD00    POP	(R15)
0x1278	0x4770    BX	LR
0x127A	0xBF00    NOP
0x127C	0x00002000  	#536870912
0x1280	0x000A2000  	#536870922
0x1284	0x12580000  	#4696
0x12E4	0xB500    PUSH	(R14)
0x12E6	0xF8DFB010  LDR	R11, [PC, #16]
0x12EA	0xF8DFA010  LDR	R10, [PC, #16]
0x12EE	0xF7FFFD31  BL	3412
0x12F2	0xBD00    POP	(R15)
0x12F4	0x4770    BX	LR
0x12F6	0xBF00    NOP
0x12F8	0x00002000  	#536870912
0x12FC	0x00102000  	#536870928
_TIM2_ISR:
;Ex_7.c, 31 :: 		ics ICS_AUTO
;Ex_7.c, 33 :: 		if(TIM2_SRbits.CC1IF == 1)
0x0F14	0x4925    LDR	R1, [PC, #148]
0x0F16	0x6808    LDR	R0, [R1, #0]
0x0F18	0x2800    CMP	R0, #0
0x0F1A	0xD01F    BEQ	L_TIM2_ISR0
;Ex_7.c, 35 :: 		TIM2_SRbits.CC1IF = 0;
0x0F1C	0x2100    MOVS	R1, #0
0x0F1E	0x4823    LDR	R0, [PC, #140]
0x0F20	0x6001    STR	R1, [R0, #0]
;Ex_7.c, 36 :: 		start_time = TIM2_CCR1;
0x0F22	0x4823    LDR	R0, [PC, #140]
0x0F24	0x6800    LDR	R0, [R0, #0]
0x0F26	0x4A23    LDR	R2, [PC, #140]
0x0F28	0x8010    STRH	R0, [R2, #0]
;Ex_7.c, 38 :: 		if(start_time > second_rise)
0x0F2A	0x4823    LDR	R0, [PC, #140]
0x0F2C	0x8801    LDRH	R1, [R0, #0]
0x0F2E	0x4610    MOV	R0, R2
0x0F30	0x8800    LDRH	R0, [R0, #0]
0x0F32	0x4288    CMP	R0, R1
0x0F34	0xD907    BLS	L_TIM2_ISR1
;Ex_7.c, 40 :: 		t = (start_time - second_rise);
0x0F36	0x4820    LDR	R0, [PC, #128]
0x0F38	0x8801    LDRH	R1, [R0, #0]
0x0F3A	0x481E    LDR	R0, [PC, #120]
0x0F3C	0x8800    LDRH	R0, [R0, #0]
0x0F3E	0x1A41    SUB	R1, R0, R1
0x0F40	0x481E    LDR	R0, [PC, #120]
0x0F42	0x8001    STRH	R1, [R0, #0]
;Ex_7.c, 41 :: 		}
0x0F44	0xE00A    B	L_TIM2_ISR2
L_TIM2_ISR1:
;Ex_7.c, 44 :: 		t = (0xFFFF - start_time + second_rise);
0x0F46	0x481B    LDR	R0, [PC, #108]
0x0F48	0x8801    LDRH	R1, [R0, #0]
0x0F4A	0xF64F70FF  MOVW	R0, #65535
0x0F4E	0x1A41    SUB	R1, R0, R1
0x0F50	0xB289    UXTH	R1, R1
0x0F52	0x4819    LDR	R0, [PC, #100]
0x0F54	0x8800    LDRH	R0, [R0, #0]
0x0F56	0x1809    ADDS	R1, R1, R0
0x0F58	0x4818    LDR	R0, [PC, #96]
0x0F5A	0x8001    STRH	R1, [R0, #0]
;Ex_7.c, 45 :: 		}
L_TIM2_ISR2:
;Ex_7.c, 46 :: 		}
L_TIM2_ISR0:
;Ex_7.c, 47 :: 		if(TIM2_SRbits.CC2IF == 1)
0x0F5C	0x4918    LDR	R1, [PC, #96]
0x0F5E	0x6808    LDR	R0, [R1, #0]
0x0F60	0xB1F0    CBZ	R0, L_TIM2_ISR3
;Ex_7.c, 49 :: 		TIM2_SRbits.CC2IF = 0;
0x0F62	0x2100    MOVS	R1, #0
0x0F64	0x4816    LDR	R0, [PC, #88]
0x0F66	0x6001    STR	R1, [R0, #0]
;Ex_7.c, 50 :: 		end_time = TIM2_CCR2;
0x0F68	0x4816    LDR	R0, [PC, #88]
0x0F6A	0x6801    LDR	R1, [R0, #0]
0x0F6C	0x4816    LDR	R0, [PC, #88]
0x0F6E	0x8001    STRH	R1, [R0, #0]
;Ex_7.c, 52 :: 		if(start_time < end_time)
0x0F70	0x8801    LDRH	R1, [R0, #0]
0x0F72	0x4810    LDR	R0, [PC, #64]
0x0F74	0x8800    LDRH	R0, [R0, #0]
0x0F76	0x4288    CMP	R0, R1
0x0F78	0xD207    BCS	L_TIM2_ISR4
;Ex_7.c, 54 :: 		d = (end_time - start_time);
0x0F7A	0x480E    LDR	R0, [PC, #56]
0x0F7C	0x8801    LDRH	R1, [R0, #0]
0x0F7E	0x4812    LDR	R0, [PC, #72]
0x0F80	0x8800    LDRH	R0, [R0, #0]
0x0F82	0x1A41    SUB	R1, R0, R1
0x0F84	0x4811    LDR	R0, [PC, #68]
0x0F86	0x8001    STRH	R1, [R0, #0]
;Ex_7.c, 55 :: 		}
0x0F88	0xE00A    B	L_TIM2_ISR5
L_TIM2_ISR4:
;Ex_7.c, 58 :: 		d = (0xFFFF - end_time + start_time);
0x0F8A	0x480F    LDR	R0, [PC, #60]
0x0F8C	0x8801    LDRH	R1, [R0, #0]
0x0F8E	0xF64F70FF  MOVW	R0, #65535
0x0F92	0x1A41    SUB	R1, R0, R1
0x0F94	0xB289    UXTH	R1, R1
0x0F96	0x4807    LDR	R0, [PC, #28]
0x0F98	0x8800    LDRH	R0, [R0, #0]
0x0F9A	0x1809    ADDS	R1, R1, R0
0x0F9C	0x480B    LDR	R0, [PC, #44]
0x0F9E	0x8001    STRH	R1, [R0, #0]
;Ex_7.c, 59 :: 		}
L_TIM2_ISR5:
;Ex_7.c, 60 :: 		}
L_TIM2_ISR3:
;Ex_7.c, 62 :: 		second_rise = start_time;
0x0FA0	0x4804    LDR	R0, [PC, #16]
0x0FA2	0x8801    LDRH	R1, [R0, #0]
0x0FA4	0x4804    LDR	R0, [PC, #16]
0x0FA6	0x8001    STRH	R1, [R0, #0]
;Ex_7.c, 63 :: 		}
L_end_TIM2_ISR:
0x0FA8	0x4770    BX	LR
0x0FAA	0xBF00    NOP
0x0FAC	0x02044200  	TIM2_SRbits+0
0x0FB0	0x00344000  	TIM2_CCR1+0
0x0FB4	0x00042000  	_start_time+0
0x0FB8	0x00062000  	_second_rise+0
0x0FBC	0x00022000  	_t+0
0x0FC0	0x02084200  	TIM2_SRbits+0
0x0FC4	0x00384000  	TIM2_CCR2+0
0x0FC8	0x00082000  	_end_time+0
0x0FCC	0x00002000  	_d+0
; end of _TIM2_ISR
;,0 :: _initBlock_0 [16]
; Containing: ?ICS?lstr1_Ex_7 [7]
;             ?ICS?lstr2_Ex_7 [9]
0x1248	0x20202020 ;_initBlock_0+0 : ?ICS?lstr1_Ex_7 at 0x1248
0x124C	0x20002020 ;_initBlock_0+4 : ?ICS?lstr2_Ex_7 at 0x124F
0x1250	0x20202020 ;_initBlock_0+8
0x1254	0x00202020 ;_initBlock_0+12
; end of _initBlock_0
;Ex_7.c,0 :: ?ICS_d [2]
0x1258	0x0000 ;?ICS_d+0
; end of ?ICS_d
;Ex_7.c,0 :: ?ICS_t [2]
0x125A	0x0000 ;?ICS_t+0
; end of ?ICS_t
;Ex_7.c,0 :: ?ICS_start_time [2]
0x125C	0x0000 ;?ICS_start_time+0
; end of ?ICS_start_time
;Ex_7.c,0 :: ?ICS_second_rise [2]
0x125E	0x0000 ;?ICS_second_rise+0
; end of ?ICS_second_rise
;Ex_7.c,0 :: ?ICS_end_time [2]
0x1260	0x0000 ;?ICS_end_time+0
; end of ?ICS_end_time
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0130     [140]    _GPIO_Clk_Enable
0x01BC      [14]    _EnableInterrupts
0x01CC     [120]    _NVIC_IntEnable
0x0244     [500]    _GPIO_Config
0x0438      [24]    _Delay_5500us
0x0450      [24]    _Delay_1us
0x0468      [40]    _Lcd_Chr_CP
0x0490      [24]    _Delay_50us
0x04A8      [66]    __FloatToSignedIntegral
0x04EC     [204]    _Lcd_Cmd
0x05B8     [116]    _Lcd_Out
0x062C     [304]    _setup_TIM2
0x075C     [364]    _setup_IO
0x08C8     [588]    _Lcd_Init
0x0B14     [104]    _setup_TIM3
0x0B7C      [70]    __FloatToUnsignedIntegral
0x0BC4     [138]    __Mul_FP
0x0C50      [80]    _WordToStr
0x0CA0      [80]    __Lib_System_101_102_103_SystemClockSetDefault
0x0CF0      [78]    _ByteToStr
0x0D40      [20]    ___CC2DW
0x0D54      [58]    ___FillZeros
0x0D90     [170]    _setup
0x0E3C     [164]    __Div_FP
0x0EE0      [44]    __UnsignedIntegralToFloat
0x0F0C       [8]    ___GenExcept
0x0F14     [188]    _TIM2_ISR
0x0FD0      [20]    __Lib_System_101_102_103_InitialSetUpFosc
0x0FE4     [240]    __Lib_System_101_102_103_InitialSetUpRCCRCC2
0x10D8     [368]    _main
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x20000000       [2]    _d
0x20000002       [2]    _t
0x20000004       [2]    _start_time
0x20000006       [2]    _second_rise
0x20000008       [2]    _end_time
0x2000000A       [0]    __Lib_Lcd_cmd_status
0x2000000C       [4]    ___System_CLOCK_IN_KHZ
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x1248       [7]    ?ICS?lstr1_Ex_7
0x124F       [9]    ?ICS?lstr2_Ex_7
0x1258       [2]    ?ICS_d
0x125A       [2]    ?ICS_t
0x125C       [2]    ?ICS_start_time
0x125E       [2]    ?ICS_second_rise
0x1260       [2]    ?ICS_end_time
