

================================================================
== Vivado HLS Report for 'challenge'
================================================================
* Date:           Wed Mar 27 17:22:41 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        Dilithium.prj
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a200tfbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.812|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------+------------------------+------+------+------+------+---------+
        |                                   |                        |   Latency   |   Interval  | Pipeline|
        |              Instance             |         Module         |  min |  max |  min |  max |   Type  |
        +-----------------------------------+------------------------+------+------+------+------+---------+
        |grp_keccak_absorb_2_fu_345         |keccak_absorb_2         |  2386|  2386|  2386|  2386|   none  |
        |grp_keccak_squeezeblocks_2_fu_353  |keccak_squeezeblocks_2  |   241|   241|   241|   241|   none  |
        +-----------------------------------+------------------------+------+------+------+------+---------+

        * Loop: 
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |             |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1     |    96|    96|         2|          -|          -|    48|    no    |
        |- Loop 2     |  1290|  1290|       258|          -|          -|     5|    no    |
        | + Loop 2.1  |   256|   256|         2|          -|          -|   128|    no    |
        |- Loop 3     |    16|    16|         2|          -|          -|     8|    no    |
        |- Loop 4     |   256|   256|         1|          -|          -|   256|    no    |
        |- Loop 5     |     ?|     ?|         ?|          -|          -|    60|    no    |
        | + Loop 5.1  |     ?|     ?|  4 ~ 245 |          -|          -|     ?|    no    |
        +-------------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 1
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 19
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!tmp)
	4  / (tmp)
3 --> 
	2  / true
4 --> 
	7  / (tmp_209)
	5  / (!tmp_209)
5 --> 
	6  / (!tmp_i)
	4  / (tmp_i)
6 --> 
	5  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / (!tmp_212)
	12  / (tmp_212)
11 --> 
	10  / true
12 --> 
	12  / (!tmp_218)
	13  / (tmp_218)
13 --> 
	14  / (!exitcond)
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	14  / (tmp_222)
	18  / (!tmp_222)
18 --> 
	19  / true
19 --> 
	13  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.77>
ST_1 : Operation 20 [1/1] (2.77ns)   --->   "%inbuf = alloca [688 x i8], align 16" [sign.c:71]   --->   Operation 20 'alloca' 'inbuf' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_1 : Operation 21 [1/1] (2.77ns)   --->   "%outbuf = alloca [136 x i8], align 16" [sign.c:72]   --->   Operation 21 'alloca' 'outbuf' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_1 : Operation 22 [1/1] (2.77ns)   --->   "%state = alloca [25 x i64], align 16" [sign.c:73]   --->   Operation 22 'alloca' 'state' <Predicate = true> <Delay = 2.77>
ST_1 : Operation 23 [1/1] (1.35ns)   --->   "br label %1" [sign.c:75]   --->   Operation 23 'br' <Predicate = true> <Delay = 1.35>

State 2 <SV = 1> <Delay = 1.83>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%i = phi i6 [ 0, %0 ], [ %i_107, %2 ]"   --->   Operation 24 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.22ns)   --->   "%tmp = icmp eq i6 %i, -16" [sign.c:75]   --->   Operation 25 'icmp' 'tmp' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 48, i64 48, i64 48)"   --->   Operation 26 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.60ns)   --->   "%i_107 = add i6 %i, 1" [sign.c:75]   --->   Operation 27 'add' 'i_107' <Predicate = true> <Delay = 1.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "br i1 %tmp, label %.preheader6.preheader, label %2" [sign.c:75]   --->   Operation 28 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%sum1 = call i7 @_ssdm_op_BitConcatenate.i7.i1.i6(i1 true, i6 %i)" [sign.c:75]   --->   Operation 29 'bitconcatenate' 'sum1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%sum_cast = zext i7 %sum1 to i64" [sign.c:75]   --->   Operation 30 'zext' 'sum_cast' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%mu_addr = getelementptr [112 x i8]* %mu, i64 0, i64 %sum_cast" [sign.c:76]   --->   Operation 31 'getelementptr' 'mu_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 32 [2/2] (1.83ns)   --->   "%mu_load = load i8* %mu_addr, align 1" [sign.c:76]   --->   Operation 32 'load' 'mu_load' <Predicate = (!tmp)> <Delay = 1.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_2 : Operation 33 [1/1] (1.35ns)   --->   "br label %.preheader6" [sign.c:77]   --->   Operation 33 'br' <Predicate = (tmp)> <Delay = 1.35>

State 3 <SV = 2> <Delay = 4.60>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_s = zext i6 %i to i64" [sign.c:76]   --->   Operation 34 'zext' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/2] (1.83ns)   --->   "%mu_load = load i8* %mu_addr, align 1" [sign.c:76]   --->   Operation 35 'load' 'mu_load' <Predicate = true> <Delay = 1.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%inbuf_addr = getelementptr inbounds [688 x i8]* %inbuf, i64 0, i64 %tmp_s" [sign.c:76]   --->   Operation 36 'getelementptr' 'inbuf_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (2.77ns)   --->   "store i8 %mu_load, i8* %inbuf_addr, align 1" [sign.c:76]   --->   Operation 37 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "br label %1" [sign.c:75]   --->   Operation 38 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 1.35>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%i_1 = phi i3 [ %i_108, %.preheader6.loopexit ], [ 0, %.preheader6.preheader ]"   --->   Operation 39 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (1.00ns)   --->   "%tmp_209 = icmp eq i3 %i_1, -3" [sign.c:77]   --->   Operation 40 'icmp' 'tmp_209' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%empty_124 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)"   --->   Operation 41 'speclooptripcount' 'empty_124' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (1.34ns)   --->   "%i_108 = add i3 %i_1, 1" [sign.c:77]   --->   Operation 42 'add' 'i_108' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "br i1 %tmp_209, label %6, label %3" [sign.c:77]   --->   Operation 43 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_210 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %i_1, i7 0)" [sign.c:78]   --->   Operation 44 'bitconcatenate' 'tmp_210' <Predicate = (!tmp_209)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%p_sum1 = or i10 %tmp_210, 48" [sign.c:78]   --->   Operation 45 'or' 'p_sum1' <Predicate = (!tmp_209)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%p_sum1_cast = zext i10 %p_sum1 to i11" [sign.c:78]   --->   Operation 46 'zext' 'p_sum1_cast' <Predicate = (!tmp_209)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (1.35ns)   --->   "br label %4" [poly.c:647->sign.c:78]   --->   Operation 47 'br' <Predicate = (!tmp_209)> <Delay = 1.35>
ST_4 : Operation 48 [2/2] (0.00ns)   --->   "call fastcc void @keccak_absorb.2([25 x i64]* %state, [688 x i8]* %inbuf)" [fips202.c:476->sign.c:80]   --->   Operation 48 'call' <Predicate = (tmp_209)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 3> <Delay = 2.77>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%i_i = phi i8 [ 0, %3 ], [ %i_21, %5 ]"   --->   Operation 49 'phi' 'i_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (1.24ns)   --->   "%tmp_i = icmp eq i8 %i_i, -128" [poly.c:647->sign.c:78]   --->   Operation 50 'icmp' 'tmp_i' <Predicate = true> <Delay = 1.24> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%empty_125 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 51 'speclooptripcount' 'empty_125' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (1.71ns)   --->   "%i_21 = add i8 %i_i, 1" [poly.c:647->sign.c:78]   --->   Operation 52 'add' 'i_21' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "br i1 %tmp_i, label %.preheader6.loopexit, label %5" [poly.c:647->sign.c:78]   --->   Operation 53 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_235 = trunc i8 %i_i to i7" [poly.c:647->sign.c:78]   --->   Operation 54 'trunc' 'tmp_235' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_236 = shl i8 %i_i, 1" [poly.c:648->sign.c:78]   --->   Operation 55 'shl' 'tmp_236' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_238 = call i11 @_ssdm_op_BitConcatenate.i11.i3.i7.i1(i3 %i_1, i7 %tmp_235, i1 false)" [sign.c:77]   --->   Operation 56 'bitconcatenate' 'tmp_238' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_239 = zext i11 %tmp_238 to i64" [poly.c:648->sign.c:78]   --->   Operation 57 'zext' 'tmp_239' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%w1_vec_coeffs_addr = getelementptr [1280 x i32]* %w1_vec_coeffs, i64 0, i64 %tmp_239" [poly.c:648->sign.c:78]   --->   Operation 58 'getelementptr' 'w1_vec_coeffs_addr' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_5 : Operation 59 [2/2] (2.77ns)   --->   "%w1_vec_coeffs_load = load i32* %w1_vec_coeffs_addr, align 4" [poly.c:648->sign.c:78]   --->   Operation 59 'load' 'w1_vec_coeffs_load' <Predicate = (!tmp_i)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_76_i = or i8 %tmp_236, 1" [poly.c:648->sign.c:78]   --->   Operation 60 'or' 'tmp_76_i' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_240 = call i11 @_ssdm_op_BitConcatenate.i11.i3.i8(i3 %i_1, i8 %tmp_76_i)" [sign.c:77]   --->   Operation 61 'bitconcatenate' 'tmp_240' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_241 = zext i11 %tmp_240 to i64" [poly.c:648->sign.c:78]   --->   Operation 62 'zext' 'tmp_241' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%w1_vec_coeffs_addr_1 = getelementptr [1280 x i32]* %w1_vec_coeffs, i64 0, i64 %tmp_241" [poly.c:648->sign.c:78]   --->   Operation 63 'getelementptr' 'w1_vec_coeffs_addr_1' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_5 : Operation 64 [2/2] (2.77ns)   --->   "%w1_vec_coeffs_load_1 = load i32* %w1_vec_coeffs_addr_1, align 4" [poly.c:648->sign.c:78]   --->   Operation 64 'load' 'w1_vec_coeffs_load_1' <Predicate = (!tmp_i)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_79_i_cast = zext i8 %i_i to i11" [poly.c:647->sign.c:78]   --->   Operation 65 'zext' 'tmp_79_i_cast' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (1.74ns)   --->   "%sum_i = add i11 %tmp_79_i_cast, %p_sum1_cast" [poly.c:647->sign.c:78]   --->   Operation 66 'add' 'sum_i' <Predicate = (!tmp_i)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "br label %.preheader6"   --->   Operation 67 'br' <Predicate = (tmp_i)> <Delay = 0.00>

State 6 <SV = 4> <Delay = 6.34>
ST_6 : Operation 68 [1/2] (2.77ns)   --->   "%w1_vec_coeffs_load = load i32* %w1_vec_coeffs_addr, align 4" [poly.c:648->sign.c:78]   --->   Operation 68 'load' 'w1_vec_coeffs_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_6 : Operation 69 [1/2] (2.77ns)   --->   "%w1_vec_coeffs_load_1 = load i32* %w1_vec_coeffs_addr_1, align 4" [poly.c:648->sign.c:78]   --->   Operation 69 'load' 'w1_vec_coeffs_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_237 = trunc i32 %w1_vec_coeffs_load to i8" [poly.c:648->sign.c:78]   --->   Operation 70 'trunc' 'tmp_237' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_242 = trunc i32 %w1_vec_coeffs_load_1 to i4" [poly.c:648->sign.c:78]   --->   Operation 71 'trunc' 'tmp_242' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_11_i = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %tmp_242, i4 0)" [poly.c:648->sign.c:78]   --->   Operation 72 'bitconcatenate' 'tmp_11_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (0.80ns)   --->   "%tmp_78_i = or i8 %tmp_11_i, %tmp_237" [poly.c:648->sign.c:78]   --->   Operation 73 'or' 'tmp_78_i' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%sum_i_cast = zext i11 %sum_i to i64" [poly.c:647->sign.c:78]   --->   Operation 74 'zext' 'sum_i_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%inbuf_addr_4 = getelementptr [688 x i8]* %inbuf, i64 0, i64 %sum_i_cast" [poly.c:648->sign.c:78]   --->   Operation 75 'getelementptr' 'inbuf_addr_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (2.77ns)   --->   "store i8 %tmp_78_i, i8* %inbuf_addr_4, align 1" [poly.c:648->sign.c:78]   --->   Operation 76 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "br label %4" [poly.c:647->sign.c:78]   --->   Operation 77 'br' <Predicate = true> <Delay = 0.00>

State 7 <SV = 3> <Delay = 0.00>
ST_7 : Operation 78 [1/2] (0.00ns)   --->   "call fastcc void @keccak_absorb.2([25 x i64]* %state, [688 x i8]* %inbuf)" [fips202.c:476->sign.c:80]   --->   Operation 78 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 4> <Delay = 1.35>
ST_8 : Operation 79 [2/2] (1.35ns)   --->   "call fastcc void @keccak_squeezeblocks.2([136 x i8]* %outbuf, [25 x i64]* %state)" [fips202.c:495->sign.c:81]   --->   Operation 79 'call' <Predicate = true> <Delay = 1.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 5> <Delay = 1.35>
ST_9 : Operation 80 [1/2] (0.00ns)   --->   "call fastcc void @keccak_squeezeblocks.2([136 x i8]* %outbuf, [25 x i64]* %state)" [fips202.c:495->sign.c:81]   --->   Operation 80 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 81 [1/1] (1.35ns)   --->   "br label %7" [sign.c:84]   --->   Operation 81 'br' <Predicate = true> <Delay = 1.35>

State 10 <SV = 6> <Delay = 2.77>
ST_10 : Operation 82 [1/1] (0.00ns)   --->   "%i_2 = phi i4 [ 0, %6 ], [ %i_109, %8 ]"   --->   Operation 82 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 83 [1/1] (0.00ns)   --->   "%signs = phi i64 [ 0, %6 ], [ %signs_1, %8 ]"   --->   Operation 83 'phi' 'signs' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 84 [1/1] (1.21ns)   --->   "%tmp_212 = icmp eq i4 %i_2, -8" [sign.c:84]   --->   Operation 84 'icmp' 'tmp_212' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 85 [1/1] (0.00ns)   --->   "%empty_126 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 85 'speclooptripcount' 'empty_126' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 86 [1/1] (1.49ns)   --->   "%i_109 = add i4 %i_2, 1" [sign.c:84]   --->   Operation 86 'add' 'i_109' <Predicate = true> <Delay = 1.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 87 [1/1] (0.00ns)   --->   "br i1 %tmp_212, label %.preheader5.preheader, label %8" [sign.c:84]   --->   Operation 87 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_213 = zext i4 %i_2 to i64" [sign.c:85]   --->   Operation 88 'zext' 'tmp_213' <Predicate = (!tmp_212)> <Delay = 0.00>
ST_10 : Operation 89 [1/1] (0.00ns)   --->   "%outbuf_addr = getelementptr inbounds [136 x i8]* %outbuf, i64 0, i64 %tmp_213" [sign.c:85]   --->   Operation 89 'getelementptr' 'outbuf_addr' <Predicate = (!tmp_212)> <Delay = 0.00>
ST_10 : Operation 90 [2/2] (2.77ns)   --->   "%outbuf_load = load i8* %outbuf_addr, align 1" [sign.c:85]   --->   Operation 90 'load' 'outbuf_load' <Predicate = (!tmp_212)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_10 : Operation 91 [1/1] (1.35ns)   --->   "br label %.preheader5" [sign.c:90]   --->   Operation 91 'br' <Predicate = (tmp_212)> <Delay = 1.35>

State 11 <SV = 7> <Delay = 5.19>
ST_11 : Operation 92 [1/2] (2.77ns)   --->   "%outbuf_load = load i8* %outbuf_addr, align 1" [sign.c:85]   --->   Operation 92 'load' 'outbuf_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_11 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node signs_1)   --->   "%tmp_214 = zext i8 %outbuf_load to i64" [sign.c:85]   --->   Operation 93 'zext' 'tmp_214' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node signs_1)   --->   "%tmp_234 = trunc i4 %i_2 to i3" [sign.c:84]   --->   Operation 94 'trunc' 'tmp_234' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node signs_1)   --->   "%tmp_215 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %tmp_234, i3 0)" [sign.c:85]   --->   Operation 95 'bitconcatenate' 'tmp_215' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node signs_1)   --->   "%tmp_216 = zext i6 %tmp_215 to i64" [sign.c:85]   --->   Operation 96 'zext' 'tmp_216' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node signs_1)   --->   "%tmp_217 = shl i64 %tmp_214, %tmp_216" [sign.c:85]   --->   Operation 97 'shl' 'tmp_217' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 98 [1/1] (2.42ns) (out node of the LUT)   --->   "%signs_1 = or i64 %tmp_217, %signs" [sign.c:85]   --->   Operation 98 'or' 'signs_1' <Predicate = true> <Delay = 2.42> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 99 [1/1] (0.00ns)   --->   "br label %7" [sign.c:84]   --->   Operation 99 'br' <Predicate = true> <Delay = 0.00>

State 12 <SV = 7> <Delay = 2.77>
ST_12 : Operation 100 [1/1] (0.00ns)   --->   "%i_3 = phi i9 [ %i_110, %9 ], [ 0, %.preheader5.preheader ]"   --->   Operation 100 'phi' 'i_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 101 [1/1] (1.34ns)   --->   "%tmp_218 = icmp eq i9 %i_3, -256" [sign.c:90]   --->   Operation 101 'icmp' 'tmp_218' <Predicate = true> <Delay = 1.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 102 [1/1] (0.00ns)   --->   "%empty_127 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 102 'speclooptripcount' 'empty_127' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 103 [1/1] (1.73ns)   --->   "%i_110 = add i9 %i_3, 1" [sign.c:90]   --->   Operation 103 'add' 'i_110' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 104 [1/1] (0.00ns)   --->   "br i1 %tmp_218, label %.preheader4.preheader, label %9" [sign.c:90]   --->   Operation 104 'br' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_219 = zext i9 %i_3 to i64" [sign.c:91]   --->   Operation 105 'zext' 'tmp_219' <Predicate = (!tmp_218)> <Delay = 0.00>
ST_12 : Operation 106 [1/1] (0.00ns)   --->   "%c_coeffs_addr = getelementptr [256 x i23]* %c_coeffs, i64 0, i64 %tmp_219" [sign.c:91]   --->   Operation 106 'getelementptr' 'c_coeffs_addr' <Predicate = (!tmp_218)> <Delay = 0.00>
ST_12 : Operation 107 [1/1] (2.77ns)   --->   "store i23 0, i23* %c_coeffs_addr, align 4" [sign.c:91]   --->   Operation 107 'store' <Predicate = (!tmp_218)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_12 : Operation 108 [1/1] (0.00ns)   --->   "br label %.preheader5" [sign.c:90]   --->   Operation 108 'br' <Predicate = (!tmp_218)> <Delay = 0.00>
ST_12 : Operation 109 [1/1] (1.35ns)   --->   "br label %.preheader4" [sign.c:93]   --->   Operation 109 'br' <Predicate = (tmp_218)> <Delay = 1.35>

State 13 <SV = 8> <Delay = 1.35>
ST_13 : Operation 110 [1/1] (0.00ns)   --->   "%i_4 = phi i9 [ %i_111, %11 ], [ 196, %.preheader4.preheader ]"   --->   Operation 110 'phi' 'i_4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 111 [1/1] (0.00ns)   --->   "%pos = phi i32 [ %pos_5, %11 ], [ 8, %.preheader4.preheader ]"   --->   Operation 111 'phi' 'pos' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 112 [1/1] (0.00ns)   --->   "%mask = phi i64 [ %mask_2, %11 ], [ 1, %.preheader4.preheader ]"   --->   Operation 112 'phi' 'mask' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 113 [1/1] (1.34ns)   --->   "%exitcond = icmp eq i9 %i_4, -256" [sign.c:93]   --->   Operation 113 'icmp' 'exitcond' <Predicate = true> <Delay = 1.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 114 [1/1] (0.00ns)   --->   "%empty_128 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 60, i64 60, i64 60)"   --->   Operation 114 'speclooptripcount' 'empty_128' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 115 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %12, label %.preheader.preheader" [sign.c:93]   --->   Operation 115 'br' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 116 [1/1] (1.35ns)   --->   "br label %.preheader" [sign.c:95]   --->   Operation 116 'br' <Predicate = (!exitcond)> <Delay = 1.35>
ST_13 : Operation 117 [1/1] (0.00ns)   --->   "ret void" [sign.c:107]   --->   Operation 117 'ret' <Predicate = (exitcond)> <Delay = 0.00>

State 14 <SV = 9> <Delay = 3.46>
ST_14 : Operation 118 [1/1] (0.00ns)   --->   "%pos_1 = phi i32 [ %pos_5, %.preheader._crit_edge ], [ %pos, %.preheader.preheader ]"   --->   Operation 118 'phi' 'pos_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 119 [1/1] (2.11ns)   --->   "%tmp_220 = icmp ugt i32 %pos_1, 135" [sign.c:95]   --->   Operation 119 'icmp' 'tmp_220' <Predicate = true> <Delay = 2.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 120 [1/1] (1.35ns)   --->   "br i1 %tmp_220, label %10, label %.preheader._crit_edge" [sign.c:95]   --->   Operation 120 'br' <Predicate = true> <Delay = 1.35>
ST_14 : Operation 121 [2/2] (1.35ns)   --->   "call fastcc void @keccak_squeezeblocks.2([136 x i8]* %outbuf, [25 x i64]* %state)" [fips202.c:495->sign.c:96]   --->   Operation 121 'call' <Predicate = (tmp_220)> <Delay = 1.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 10> <Delay = 1.35>
ST_15 : Operation 122 [1/2] (0.00ns)   --->   "call fastcc void @keccak_squeezeblocks.2([136 x i8]* %outbuf, [25 x i64]* %state)" [fips202.c:495->sign.c:96]   --->   Operation 122 'call' <Predicate = (tmp_220)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 123 [1/1] (1.35ns)   --->   "br label %.preheader._crit_edge" [sign.c:98]   --->   Operation 123 'br' <Predicate = (tmp_220)> <Delay = 1.35>

State 16 <SV = 11> <Delay = 2.77>
ST_16 : Operation 124 [1/1] (0.00ns)   --->   "%pos_2 = phi i32 [ 0, %10 ], [ %pos_1, %.preheader ]" [sign.c:100]   --->   Operation 124 'phi' 'pos_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 125 [1/1] (2.18ns)   --->   "%pos_5 = add i32 %pos_2, 1" [sign.c:100]   --->   Operation 125 'add' 'pos_5' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_221 = zext i32 %pos_2 to i64" [sign.c:100]   --->   Operation 126 'zext' 'tmp_221' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 127 [1/1] (0.00ns)   --->   "%outbuf_addr_1 = getelementptr inbounds [136 x i8]* %outbuf, i64 0, i64 %tmp_221" [sign.c:100]   --->   Operation 127 'getelementptr' 'outbuf_addr_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 128 [2/2] (2.77ns)   --->   "%outbuf_load_1 = load i8* %outbuf_addr_1, align 1" [sign.c:100]   --->   Operation 128 'load' 'outbuf_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 17 <SV = 12> <Delay = 5.54>
ST_17 : Operation 129 [1/2] (2.77ns)   --->   "%outbuf_load_1 = load i8* %outbuf_addr_1, align 1" [sign.c:100]   --->   Operation 129 'load' 'outbuf_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_17 : Operation 130 [1/1] (0.00ns)   --->   "%b_cast = zext i8 %outbuf_load_1 to i9" [sign.c:100]   --->   Operation 130 'zext' 'b_cast' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 131 [1/1] (1.34ns)   --->   "%tmp_222 = icmp ugt i9 %b_cast, %i_4" [sign.c:101]   --->   Operation 131 'icmp' 'tmp_222' <Predicate = true> <Delay = 1.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 132 [1/1] (0.00ns)   --->   "br i1 %tmp_222, label %.preheader, label %11" [sign.c:101]   --->   Operation 132 'br' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_223 = zext i8 %outbuf_load_1 to i64" [sign.c:103]   --->   Operation 133 'zext' 'tmp_223' <Predicate = (!tmp_222)> <Delay = 0.00>
ST_17 : Operation 134 [1/1] (0.00ns)   --->   "%c_coeffs_addr_1 = getelementptr [256 x i23]* %c_coeffs, i64 0, i64 %tmp_223" [sign.c:103]   --->   Operation 134 'getelementptr' 'c_coeffs_addr_1' <Predicate = (!tmp_222)> <Delay = 0.00>
ST_17 : Operation 135 [2/2] (2.77ns)   --->   "%c_coeffs_load = load i23* %c_coeffs_addr_1, align 4" [sign.c:103]   --->   Operation 135 'load' 'c_coeffs_load' <Predicate = (!tmp_222)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_17 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node tmp_226)   --->   "%tmp_225 = and i64 %mask, %signs" [sign.c:104]   --->   Operation 136 'and' 'tmp_225' <Predicate = (!tmp_222)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 137 [1/1] (2.34ns) (out node of the LUT)   --->   "%tmp_226 = icmp ne i64 %tmp_225, 0" [sign.c:104]   --->   Operation 137 'icmp' 'tmp_226' <Predicate = (!tmp_222)> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 138 [1/1] (0.00ns)   --->   "%mask_2 = shl i64 %mask, 1" [sign.c:105]   --->   Operation 138 'shl' 'mask_2' <Predicate = (!tmp_222)> <Delay = 0.00>

State 18 <SV = 13> <Delay = 5.54>
ST_18 : Operation 139 [1/2] (2.77ns)   --->   "%c_coeffs_load = load i23* %c_coeffs_addr_1, align 4" [sign.c:103]   --->   Operation 139 'load' 'c_coeffs_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_18 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_224 = zext i9 %i_4 to i64" [sign.c:103]   --->   Operation 140 'zext' 'tmp_224' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 141 [1/1] (0.00ns)   --->   "%c_coeffs_addr_2 = getelementptr [256 x i23]* %c_coeffs, i64 0, i64 %tmp_224" [sign.c:103]   --->   Operation 141 'getelementptr' 'c_coeffs_addr_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 142 [1/1] (2.77ns)   --->   "store i23 %c_coeffs_load, i23* %c_coeffs_addr_2, align 4" [sign.c:103]   --->   Operation 142 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_18 : Operation 143 [1/1] (1.73ns)   --->   "%i_111 = add i9 1, %i_4" [sign.c:93]   --->   Operation 143 'add' 'i_111' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 14> <Delay = 3.38>
ST_19 : Operation 144 [1/1] (0.61ns)   --->   "%tmp_318_cast_cast_ca = select i1 %tmp_226, i23 -8192, i23 1" [sign.c:104]   --->   Operation 144 'select' 'tmp_318_cast_cast_ca' <Predicate = true> <Delay = 0.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 145 [1/1] (2.77ns)   --->   "store i23 %tmp_318_cast_cast_ca, i23* %c_coeffs_addr_1, align 4" [sign.c:104]   --->   Operation 145 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_19 : Operation 146 [1/1] (0.00ns)   --->   "br label %.preheader4" [sign.c:93]   --->   Operation 146 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ c_coeffs]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ mu]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ w1_vec_coeffs]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ KeccakF_RoundConstan]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
inbuf                (alloca           ) [ 00111111000000000000]
outbuf               (alloca           ) [ 00111111111111111111]
state                (alloca           ) [ 00111111111111111111]
StgValue_23          (br               ) [ 01110000000000000000]
i                    (phi              ) [ 00110000000000000000]
tmp                  (icmp             ) [ 00110000000000000000]
empty                (speclooptripcount) [ 00000000000000000000]
i_107                (add              ) [ 01110000000000000000]
StgValue_28          (br               ) [ 00000000000000000000]
sum1                 (bitconcatenate   ) [ 00000000000000000000]
sum_cast             (zext             ) [ 00000000000000000000]
mu_addr              (getelementptr    ) [ 00010000000000000000]
StgValue_33          (br               ) [ 00111110000000000000]
tmp_s                (zext             ) [ 00000000000000000000]
mu_load              (load             ) [ 00000000000000000000]
inbuf_addr           (getelementptr    ) [ 00000000000000000000]
StgValue_37          (store            ) [ 00000000000000000000]
StgValue_38          (br               ) [ 01110000000000000000]
i_1                  (phi              ) [ 00001110000000000000]
tmp_209              (icmp             ) [ 00001110000000000000]
empty_124            (speclooptripcount) [ 00000000000000000000]
i_108                (add              ) [ 00101110000000000000]
StgValue_43          (br               ) [ 00000000000000000000]
tmp_210              (bitconcatenate   ) [ 00000000000000000000]
p_sum1               (or               ) [ 00000000000000000000]
p_sum1_cast          (zext             ) [ 00000110000000000000]
StgValue_47          (br               ) [ 00001110000000000000]
i_i                  (phi              ) [ 00000100000000000000]
tmp_i                (icmp             ) [ 00001110000000000000]
empty_125            (speclooptripcount) [ 00000000000000000000]
i_21                 (add              ) [ 00001110000000000000]
StgValue_53          (br               ) [ 00000000000000000000]
tmp_235              (trunc            ) [ 00000000000000000000]
tmp_236              (shl              ) [ 00000000000000000000]
tmp_238              (bitconcatenate   ) [ 00000000000000000000]
tmp_239              (zext             ) [ 00000000000000000000]
w1_vec_coeffs_addr   (getelementptr    ) [ 00000010000000000000]
tmp_76_i             (or               ) [ 00000000000000000000]
tmp_240              (bitconcatenate   ) [ 00000000000000000000]
tmp_241              (zext             ) [ 00000000000000000000]
w1_vec_coeffs_addr_1 (getelementptr    ) [ 00000010000000000000]
tmp_79_i_cast        (zext             ) [ 00000000000000000000]
sum_i                (add              ) [ 00000010000000000000]
StgValue_67          (br               ) [ 00101110000000000000]
w1_vec_coeffs_load   (load             ) [ 00000000000000000000]
w1_vec_coeffs_load_1 (load             ) [ 00000000000000000000]
tmp_237              (trunc            ) [ 00000000000000000000]
tmp_242              (trunc            ) [ 00000000000000000000]
tmp_11_i             (bitconcatenate   ) [ 00000000000000000000]
tmp_78_i             (or               ) [ 00000000000000000000]
sum_i_cast           (zext             ) [ 00000000000000000000]
inbuf_addr_4         (getelementptr    ) [ 00000000000000000000]
StgValue_76          (store            ) [ 00000000000000000000]
StgValue_77          (br               ) [ 00001110000000000000]
StgValue_78          (call             ) [ 00000000000000000000]
StgValue_80          (call             ) [ 00000000000000000000]
StgValue_81          (br               ) [ 00000000011100000000]
i_2                  (phi              ) [ 00000000001100000000]
signs                (phi              ) [ 00000000001111111111]
tmp_212              (icmp             ) [ 00000000001100000000]
empty_126            (speclooptripcount) [ 00000000000000000000]
i_109                (add              ) [ 00000000011100000000]
StgValue_87          (br               ) [ 00000000000000000000]
tmp_213              (zext             ) [ 00000000000000000000]
outbuf_addr          (getelementptr    ) [ 00000000000100000000]
StgValue_91          (br               ) [ 00000000001110000000]
outbuf_load          (load             ) [ 00000000000000000000]
tmp_214              (zext             ) [ 00000000000000000000]
tmp_234              (trunc            ) [ 00000000000000000000]
tmp_215              (bitconcatenate   ) [ 00000000000000000000]
tmp_216              (zext             ) [ 00000000000000000000]
tmp_217              (shl              ) [ 00000000000000000000]
signs_1              (or               ) [ 00000000011100000000]
StgValue_99          (br               ) [ 00000000011100000000]
i_3                  (phi              ) [ 00000000000010000000]
tmp_218              (icmp             ) [ 00000000000010000000]
empty_127            (speclooptripcount) [ 00000000000000000000]
i_110                (add              ) [ 00000000001010000000]
StgValue_104         (br               ) [ 00000000000000000000]
tmp_219              (zext             ) [ 00000000000000000000]
c_coeffs_addr        (getelementptr    ) [ 00000000000000000000]
StgValue_107         (store            ) [ 00000000000000000000]
StgValue_108         (br               ) [ 00000000001010000000]
StgValue_109         (br               ) [ 00000000000011111111]
i_4                  (phi              ) [ 00000000000001111110]
pos                  (phi              ) [ 00000000000001111100]
mask                 (phi              ) [ 00000000000001111100]
exitcond             (icmp             ) [ 00000000000001111111]
empty_128            (speclooptripcount) [ 00000000000000000000]
StgValue_115         (br               ) [ 00000000000000000000]
StgValue_116         (br               ) [ 00000000000001111111]
StgValue_117         (ret              ) [ 00000000000000000000]
pos_1                (phi              ) [ 00000000000000111000]
tmp_220              (icmp             ) [ 00000000000001111111]
StgValue_120         (br               ) [ 00000000000001111111]
StgValue_122         (call             ) [ 00000000000000000000]
StgValue_123         (br               ) [ 00000000000001111111]
pos_2                (phi              ) [ 00000000000000001000]
pos_5                (add              ) [ 00000000000011100111]
tmp_221              (zext             ) [ 00000000000000000000]
outbuf_addr_1        (getelementptr    ) [ 00000000000000000100]
outbuf_load_1        (load             ) [ 00000000000000000000]
b_cast               (zext             ) [ 00000000000000000000]
tmp_222              (icmp             ) [ 00000000000001111111]
StgValue_132         (br               ) [ 00000000000001111111]
tmp_223              (zext             ) [ 00000000000000000000]
c_coeffs_addr_1      (getelementptr    ) [ 00000000000000000011]
tmp_225              (and              ) [ 00000000000000000000]
tmp_226              (icmp             ) [ 00000000000000000011]
mask_2               (shl              ) [ 00000000000011000011]
c_coeffs_load        (load             ) [ 00000000000000000000]
tmp_224              (zext             ) [ 00000000000000000000]
c_coeffs_addr_2      (getelementptr    ) [ 00000000000000000000]
StgValue_142         (store            ) [ 00000000000000000000]
i_111                (add              ) [ 00000000000011000001]
tmp_318_cast_cast_ca (select           ) [ 00000000000000000000]
StgValue_145         (store            ) [ 00000000000000000000]
StgValue_146         (br               ) [ 00000000000011111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="c_coeffs">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c_coeffs"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="mu">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mu"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="w1_vec_coeffs">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w1_vec_coeffs"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="KeccakF_RoundConstan">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="KeccakF_RoundConstan"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i1.i6"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i3.i7"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="keccak_absorb.2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i3.i7.i1"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i3.i8"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="keccak_squeezeblocks.2"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1004" name="inbuf_alloca_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inbuf/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="outbuf_alloca_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="outbuf/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="state_alloca_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="state/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="mu_addr_gep_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="8" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="0" index="2" bw="7" slack="0"/>
<pin id="112" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mu_addr/2 "/>
</bind>
</comp>

<comp id="115" class="1004" name="grp_access_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="7" slack="0"/>
<pin id="117" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="118" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="119" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mu_load/2 "/>
</bind>
</comp>

<comp id="121" class="1004" name="inbuf_addr_gep_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="0" index="2" bw="6" slack="0"/>
<pin id="125" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inbuf_addr/3 "/>
</bind>
</comp>

<comp id="127" class="1004" name="grp_access_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="10" slack="0"/>
<pin id="129" dir="0" index="1" bw="8" slack="0"/>
<pin id="130" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="131" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_37/3 StgValue_76/6 "/>
</bind>
</comp>

<comp id="134" class="1004" name="w1_vec_coeffs_addr_gep_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="0" index="2" bw="11" slack="0"/>
<pin id="138" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w1_vec_coeffs_addr/5 "/>
</bind>
</comp>

<comp id="141" class="1004" name="grp_access_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="11" slack="0"/>
<pin id="143" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="144" dir="0" index="2" bw="0" slack="0"/>
<pin id="154" dir="0" index="4" bw="11" slack="2147483647"/>
<pin id="155" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="156" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="145" dir="1" index="3" bw="32" slack="0"/>
<pin id="157" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w1_vec_coeffs_load/5 w1_vec_coeffs_load_1/5 "/>
</bind>
</comp>

<comp id="147" class="1004" name="w1_vec_coeffs_addr_1_gep_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="32" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="0" index="2" bw="11" slack="0"/>
<pin id="151" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w1_vec_coeffs_addr_1/5 "/>
</bind>
</comp>

<comp id="159" class="1004" name="inbuf_addr_4_gep_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="0" index="2" bw="11" slack="0"/>
<pin id="163" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inbuf_addr_4/6 "/>
</bind>
</comp>

<comp id="166" class="1004" name="outbuf_addr_gep_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="0" index="2" bw="4" slack="0"/>
<pin id="170" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outbuf_addr/10 "/>
</bind>
</comp>

<comp id="172" class="1004" name="grp_access_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="8" slack="0"/>
<pin id="174" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="175" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="176" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="outbuf_load/10 outbuf_load_1/16 "/>
</bind>
</comp>

<comp id="178" class="1004" name="c_coeffs_addr_gep_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="23" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="0" index="2" bw="9" slack="0"/>
<pin id="182" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_coeffs_addr/12 "/>
</bind>
</comp>

<comp id="185" class="1004" name="grp_access_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="8" slack="0"/>
<pin id="187" dir="0" index="1" bw="23" slack="0"/>
<pin id="188" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="189" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="StgValue_107/12 c_coeffs_load/17 StgValue_142/18 StgValue_145/19 "/>
</bind>
</comp>

<comp id="192" class="1004" name="outbuf_addr_1_gep_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="0" index="2" bw="32" slack="0"/>
<pin id="196" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outbuf_addr_1/16 "/>
</bind>
</comp>

<comp id="199" class="1004" name="c_coeffs_addr_1_gep_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="23" slack="0"/>
<pin id="201" dir="0" index="1" bw="1" slack="0"/>
<pin id="202" dir="0" index="2" bw="8" slack="0"/>
<pin id="203" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_coeffs_addr_1/17 "/>
</bind>
</comp>

<comp id="207" class="1004" name="c_coeffs_addr_2_gep_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="23" slack="0"/>
<pin id="209" dir="0" index="1" bw="1" slack="0"/>
<pin id="210" dir="0" index="2" bw="9" slack="0"/>
<pin id="211" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_coeffs_addr_2/18 "/>
</bind>
</comp>

<comp id="216" class="1005" name="i_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="6" slack="1"/>
<pin id="218" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="220" class="1004" name="i_phi_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="1"/>
<pin id="222" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="223" dir="0" index="2" bw="6" slack="0"/>
<pin id="224" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="225" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="228" class="1005" name="i_1_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="3" slack="1"/>
<pin id="230" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="232" class="1004" name="i_1_phi_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="3" slack="0"/>
<pin id="234" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="235" dir="0" index="2" bw="1" slack="1"/>
<pin id="236" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="237" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/4 "/>
</bind>
</comp>

<comp id="240" class="1005" name="i_i_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="8" slack="1"/>
<pin id="242" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="i_i (phireg) "/>
</bind>
</comp>

<comp id="244" class="1004" name="i_i_phi_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="1"/>
<pin id="246" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="247" dir="0" index="2" bw="8" slack="0"/>
<pin id="248" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="249" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i/5 "/>
</bind>
</comp>

<comp id="251" class="1005" name="i_2_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="4" slack="1"/>
<pin id="253" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_2 (phireg) "/>
</bind>
</comp>

<comp id="255" class="1004" name="i_2_phi_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="1" slack="1"/>
<pin id="257" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="258" dir="0" index="2" bw="4" slack="0"/>
<pin id="259" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="260" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_2/10 "/>
</bind>
</comp>

<comp id="263" class="1005" name="signs_reg_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="64" slack="1"/>
<pin id="265" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="signs (phireg) "/>
</bind>
</comp>

<comp id="267" class="1004" name="signs_phi_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="1" slack="1"/>
<pin id="269" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="270" dir="0" index="2" bw="64" slack="1"/>
<pin id="271" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="272" dir="1" index="4" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="signs/10 "/>
</bind>
</comp>

<comp id="275" class="1005" name="i_3_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="9" slack="1"/>
<pin id="277" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i_3 (phireg) "/>
</bind>
</comp>

<comp id="279" class="1004" name="i_3_phi_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="9" slack="0"/>
<pin id="281" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="282" dir="0" index="2" bw="1" slack="1"/>
<pin id="283" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="284" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_3/12 "/>
</bind>
</comp>

<comp id="286" class="1005" name="i_4_reg_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="9" slack="1"/>
<pin id="288" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i_4 (phireg) "/>
</bind>
</comp>

<comp id="290" class="1004" name="i_4_phi_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="9" slack="1"/>
<pin id="292" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="293" dir="0" index="2" bw="9" slack="1"/>
<pin id="294" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="295" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_4/13 "/>
</bind>
</comp>

<comp id="298" class="1005" name="pos_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="32" slack="1"/>
<pin id="300" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="pos (phireg) "/>
</bind>
</comp>

<comp id="302" class="1004" name="pos_phi_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="32" slack="1"/>
<pin id="304" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="305" dir="0" index="2" bw="5" slack="1"/>
<pin id="306" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="307" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="pos/13 "/>
</bind>
</comp>

<comp id="310" class="1005" name="mask_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="64" slack="1"/>
<pin id="312" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mask (phireg) "/>
</bind>
</comp>

<comp id="314" class="1004" name="mask_phi_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="64" slack="1"/>
<pin id="316" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="317" dir="0" index="2" bw="1" slack="1"/>
<pin id="318" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="319" dir="1" index="4" bw="64" slack="4"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="mask/13 "/>
</bind>
</comp>

<comp id="322" class="1005" name="pos_1_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="32" slack="2"/>
<pin id="324" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="pos_1 (phireg) "/>
</bind>
</comp>

<comp id="325" class="1004" name="pos_1_phi_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="32" slack="1"/>
<pin id="327" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="328" dir="0" index="2" bw="32" slack="1"/>
<pin id="329" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="330" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="pos_1/14 "/>
</bind>
</comp>

<comp id="333" class="1005" name="pos_2_reg_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="32" slack="1"/>
<pin id="335" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="pos_2 (phireg) "/>
</bind>
</comp>

<comp id="337" class="1004" name="pos_2_phi_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="1" slack="1"/>
<pin id="339" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="340" dir="0" index="2" bw="32" slack="2"/>
<pin id="341" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="342" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="pos_2/16 "/>
</bind>
</comp>

<comp id="345" class="1004" name="grp_keccak_absorb_2_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="0" slack="0"/>
<pin id="347" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="348" dir="0" index="2" bw="8" slack="2147483647"/>
<pin id="349" dir="0" index="3" bw="64" slack="0"/>
<pin id="350" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_48/4 "/>
</bind>
</comp>

<comp id="353" class="1004" name="grp_keccak_squeezeblocks_2_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="0" slack="0"/>
<pin id="355" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="356" dir="0" index="2" bw="64" slack="2147483647"/>
<pin id="357" dir="0" index="3" bw="64" slack="0"/>
<pin id="358" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_79/8 StgValue_121/14 "/>
</bind>
</comp>

<comp id="361" class="1004" name="tmp_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="6" slack="0"/>
<pin id="363" dir="0" index="1" bw="5" slack="0"/>
<pin id="364" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="367" class="1004" name="i_107_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="6" slack="0"/>
<pin id="369" dir="0" index="1" bw="1" slack="0"/>
<pin id="370" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_107/2 "/>
</bind>
</comp>

<comp id="373" class="1004" name="sum1_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="7" slack="0"/>
<pin id="375" dir="0" index="1" bw="1" slack="0"/>
<pin id="376" dir="0" index="2" bw="6" slack="0"/>
<pin id="377" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="sum1/2 "/>
</bind>
</comp>

<comp id="381" class="1004" name="sum_cast_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="7" slack="0"/>
<pin id="383" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum_cast/2 "/>
</bind>
</comp>

<comp id="386" class="1004" name="tmp_s_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="6" slack="1"/>
<pin id="388" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="391" class="1004" name="tmp_209_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="3" slack="0"/>
<pin id="393" dir="0" index="1" bw="3" slack="0"/>
<pin id="394" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_209/4 "/>
</bind>
</comp>

<comp id="397" class="1004" name="i_108_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="3" slack="0"/>
<pin id="399" dir="0" index="1" bw="1" slack="0"/>
<pin id="400" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_108/4 "/>
</bind>
</comp>

<comp id="403" class="1004" name="tmp_210_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="10" slack="0"/>
<pin id="405" dir="0" index="1" bw="3" slack="0"/>
<pin id="406" dir="0" index="2" bw="1" slack="0"/>
<pin id="407" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_210/4 "/>
</bind>
</comp>

<comp id="411" class="1004" name="p_sum1_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="10" slack="0"/>
<pin id="413" dir="0" index="1" bw="7" slack="0"/>
<pin id="414" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="p_sum1/4 "/>
</bind>
</comp>

<comp id="417" class="1004" name="p_sum1_cast_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="10" slack="0"/>
<pin id="419" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_sum1_cast/4 "/>
</bind>
</comp>

<comp id="421" class="1004" name="tmp_i_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="8" slack="0"/>
<pin id="423" dir="0" index="1" bw="8" slack="0"/>
<pin id="424" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i/5 "/>
</bind>
</comp>

<comp id="427" class="1004" name="i_21_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="8" slack="0"/>
<pin id="429" dir="0" index="1" bw="1" slack="0"/>
<pin id="430" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_21/5 "/>
</bind>
</comp>

<comp id="433" class="1004" name="tmp_235_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="8" slack="0"/>
<pin id="435" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_235/5 "/>
</bind>
</comp>

<comp id="437" class="1004" name="tmp_236_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="8" slack="0"/>
<pin id="439" dir="0" index="1" bw="1" slack="0"/>
<pin id="440" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_236/5 "/>
</bind>
</comp>

<comp id="443" class="1004" name="tmp_238_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="11" slack="0"/>
<pin id="445" dir="0" index="1" bw="3" slack="1"/>
<pin id="446" dir="0" index="2" bw="7" slack="0"/>
<pin id="447" dir="0" index="3" bw="1" slack="0"/>
<pin id="448" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_238/5 "/>
</bind>
</comp>

<comp id="453" class="1004" name="tmp_239_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="11" slack="0"/>
<pin id="455" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_239/5 "/>
</bind>
</comp>

<comp id="458" class="1004" name="tmp_76_i_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="8" slack="0"/>
<pin id="460" dir="0" index="1" bw="1" slack="0"/>
<pin id="461" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_76_i/5 "/>
</bind>
</comp>

<comp id="464" class="1004" name="tmp_240_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="11" slack="0"/>
<pin id="466" dir="0" index="1" bw="3" slack="1"/>
<pin id="467" dir="0" index="2" bw="8" slack="0"/>
<pin id="468" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_240/5 "/>
</bind>
</comp>

<comp id="472" class="1004" name="tmp_241_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="11" slack="0"/>
<pin id="474" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_241/5 "/>
</bind>
</comp>

<comp id="477" class="1004" name="tmp_79_i_cast_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="8" slack="0"/>
<pin id="479" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_79_i_cast/5 "/>
</bind>
</comp>

<comp id="481" class="1004" name="sum_i_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="8" slack="0"/>
<pin id="483" dir="0" index="1" bw="10" slack="1"/>
<pin id="484" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_i/5 "/>
</bind>
</comp>

<comp id="486" class="1004" name="tmp_237_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="32" slack="0"/>
<pin id="488" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_237/6 "/>
</bind>
</comp>

<comp id="490" class="1004" name="tmp_242_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="32" slack="0"/>
<pin id="492" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_242/6 "/>
</bind>
</comp>

<comp id="494" class="1004" name="tmp_11_i_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="8" slack="0"/>
<pin id="496" dir="0" index="1" bw="4" slack="0"/>
<pin id="497" dir="0" index="2" bw="1" slack="0"/>
<pin id="498" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_11_i/6 "/>
</bind>
</comp>

<comp id="502" class="1004" name="tmp_78_i_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="8" slack="0"/>
<pin id="504" dir="0" index="1" bw="8" slack="0"/>
<pin id="505" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_78_i/6 "/>
</bind>
</comp>

<comp id="509" class="1004" name="sum_i_cast_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="11" slack="1"/>
<pin id="511" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum_i_cast/6 "/>
</bind>
</comp>

<comp id="513" class="1004" name="tmp_212_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="4" slack="0"/>
<pin id="515" dir="0" index="1" bw="4" slack="0"/>
<pin id="516" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_212/10 "/>
</bind>
</comp>

<comp id="519" class="1004" name="i_109_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="4" slack="0"/>
<pin id="521" dir="0" index="1" bw="1" slack="0"/>
<pin id="522" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_109/10 "/>
</bind>
</comp>

<comp id="525" class="1004" name="tmp_213_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="4" slack="0"/>
<pin id="527" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_213/10 "/>
</bind>
</comp>

<comp id="530" class="1004" name="tmp_214_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="8" slack="0"/>
<pin id="532" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_214/11 "/>
</bind>
</comp>

<comp id="534" class="1004" name="tmp_234_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="4" slack="1"/>
<pin id="536" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_234/11 "/>
</bind>
</comp>

<comp id="538" class="1004" name="tmp_215_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="6" slack="0"/>
<pin id="540" dir="0" index="1" bw="3" slack="0"/>
<pin id="541" dir="0" index="2" bw="1" slack="0"/>
<pin id="542" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_215/11 "/>
</bind>
</comp>

<comp id="546" class="1004" name="tmp_216_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="6" slack="0"/>
<pin id="548" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_216/11 "/>
</bind>
</comp>

<comp id="550" class="1004" name="tmp_217_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="8" slack="0"/>
<pin id="552" dir="0" index="1" bw="6" slack="0"/>
<pin id="553" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_217/11 "/>
</bind>
</comp>

<comp id="556" class="1004" name="signs_1_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="64" slack="0"/>
<pin id="558" dir="0" index="1" bw="64" slack="1"/>
<pin id="559" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="signs_1/11 "/>
</bind>
</comp>

<comp id="562" class="1004" name="tmp_218_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="9" slack="0"/>
<pin id="564" dir="0" index="1" bw="9" slack="0"/>
<pin id="565" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_218/12 "/>
</bind>
</comp>

<comp id="568" class="1004" name="i_110_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="9" slack="0"/>
<pin id="570" dir="0" index="1" bw="1" slack="0"/>
<pin id="571" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_110/12 "/>
</bind>
</comp>

<comp id="574" class="1004" name="tmp_219_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="9" slack="0"/>
<pin id="576" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_219/12 "/>
</bind>
</comp>

<comp id="579" class="1004" name="exitcond_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="9" slack="0"/>
<pin id="581" dir="0" index="1" bw="9" slack="0"/>
<pin id="582" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/13 "/>
</bind>
</comp>

<comp id="585" class="1004" name="tmp_220_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="32" slack="0"/>
<pin id="587" dir="0" index="1" bw="9" slack="0"/>
<pin id="588" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_220/14 "/>
</bind>
</comp>

<comp id="591" class="1004" name="pos_5_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="32" slack="0"/>
<pin id="593" dir="0" index="1" bw="1" slack="0"/>
<pin id="594" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="pos_5/16 "/>
</bind>
</comp>

<comp id="597" class="1004" name="tmp_221_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="32" slack="0"/>
<pin id="599" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_221/16 "/>
</bind>
</comp>

<comp id="602" class="1004" name="b_cast_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="8" slack="0"/>
<pin id="604" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="b_cast/17 "/>
</bind>
</comp>

<comp id="606" class="1004" name="tmp_222_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="8" slack="0"/>
<pin id="608" dir="0" index="1" bw="9" slack="4"/>
<pin id="609" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_222/17 "/>
</bind>
</comp>

<comp id="612" class="1004" name="tmp_223_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="8" slack="0"/>
<pin id="614" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_223/17 "/>
</bind>
</comp>

<comp id="617" class="1004" name="tmp_225_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="64" slack="4"/>
<pin id="619" dir="0" index="1" bw="64" slack="6"/>
<pin id="620" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_225/17 "/>
</bind>
</comp>

<comp id="623" class="1004" name="tmp_226_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="64" slack="0"/>
<pin id="625" dir="0" index="1" bw="1" slack="0"/>
<pin id="626" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_226/17 "/>
</bind>
</comp>

<comp id="629" class="1004" name="mask_2_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="64" slack="4"/>
<pin id="631" dir="0" index="1" bw="1" slack="0"/>
<pin id="632" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="mask_2/17 "/>
</bind>
</comp>

<comp id="635" class="1004" name="tmp_224_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="9" slack="5"/>
<pin id="637" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_224/18 "/>
</bind>
</comp>

<comp id="640" class="1004" name="i_111_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="1" slack="0"/>
<pin id="642" dir="0" index="1" bw="9" slack="5"/>
<pin id="643" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_111/18 "/>
</bind>
</comp>

<comp id="646" class="1004" name="tmp_318_cast_cast_ca_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="1" slack="2"/>
<pin id="648" dir="0" index="1" bw="14" slack="0"/>
<pin id="649" dir="0" index="2" bw="1" slack="0"/>
<pin id="650" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_318_cast_cast_ca/19 "/>
</bind>
</comp>

<comp id="657" class="1005" name="i_107_reg_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="6" slack="0"/>
<pin id="659" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i_107 "/>
</bind>
</comp>

<comp id="662" class="1005" name="mu_addr_reg_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="7" slack="1"/>
<pin id="664" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="mu_addr "/>
</bind>
</comp>

<comp id="670" class="1005" name="i_108_reg_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="3" slack="0"/>
<pin id="672" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_108 "/>
</bind>
</comp>

<comp id="675" class="1005" name="p_sum1_cast_reg_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="11" slack="1"/>
<pin id="677" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="p_sum1_cast "/>
</bind>
</comp>

<comp id="683" class="1005" name="i_21_reg_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="8" slack="0"/>
<pin id="685" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="i_21 "/>
</bind>
</comp>

<comp id="688" class="1005" name="w1_vec_coeffs_addr_reg_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="11" slack="1"/>
<pin id="690" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="w1_vec_coeffs_addr "/>
</bind>
</comp>

<comp id="693" class="1005" name="w1_vec_coeffs_addr_1_reg_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="11" slack="1"/>
<pin id="695" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="w1_vec_coeffs_addr_1 "/>
</bind>
</comp>

<comp id="698" class="1005" name="sum_i_reg_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="11" slack="1"/>
<pin id="700" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="sum_i "/>
</bind>
</comp>

<comp id="706" class="1005" name="i_109_reg_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="4" slack="0"/>
<pin id="708" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_109 "/>
</bind>
</comp>

<comp id="711" class="1005" name="outbuf_addr_reg_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="8" slack="1"/>
<pin id="713" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="outbuf_addr "/>
</bind>
</comp>

<comp id="716" class="1005" name="signs_1_reg_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="64" slack="1"/>
<pin id="718" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="signs_1 "/>
</bind>
</comp>

<comp id="724" class="1005" name="i_110_reg_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="9" slack="0"/>
<pin id="726" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i_110 "/>
</bind>
</comp>

<comp id="732" class="1005" name="tmp_220_reg_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="1" slack="1"/>
<pin id="734" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_220 "/>
</bind>
</comp>

<comp id="736" class="1005" name="pos_5_reg_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="32" slack="1"/>
<pin id="738" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="pos_5 "/>
</bind>
</comp>

<comp id="742" class="1005" name="outbuf_addr_1_reg_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="8" slack="1"/>
<pin id="744" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="outbuf_addr_1 "/>
</bind>
</comp>

<comp id="750" class="1005" name="c_coeffs_addr_1_reg_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="8" slack="1"/>
<pin id="752" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="c_coeffs_addr_1 "/>
</bind>
</comp>

<comp id="755" class="1005" name="tmp_226_reg_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="1" slack="2"/>
<pin id="757" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_226 "/>
</bind>
</comp>

<comp id="760" class="1005" name="mask_2_reg_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="64" slack="1"/>
<pin id="762" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mask_2 "/>
</bind>
</comp>

<comp id="765" class="1005" name="i_111_reg_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="9" slack="1"/>
<pin id="767" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i_111 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="99"><net_src comp="8" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="8" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="8" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="113"><net_src comp="2" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="24" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="120"><net_src comp="108" pin="3"/><net_sink comp="115" pin=0"/></net>

<net id="126"><net_src comp="24" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="132"><net_src comp="115" pin="3"/><net_sink comp="127" pin=1"/></net>

<net id="133"><net_src comp="121" pin="3"/><net_sink comp="127" pin=0"/></net>

<net id="139"><net_src comp="4" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="24" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="146"><net_src comp="134" pin="3"/><net_sink comp="141" pin=0"/></net>

<net id="152"><net_src comp="4" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="24" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="158"><net_src comp="147" pin="3"/><net_sink comp="141" pin=2"/></net>

<net id="164"><net_src comp="24" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="165"><net_src comp="159" pin="3"/><net_sink comp="127" pin=0"/></net>

<net id="171"><net_src comp="24" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="177"><net_src comp="166" pin="3"/><net_sink comp="172" pin=0"/></net>

<net id="183"><net_src comp="0" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="24" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="190"><net_src comp="78" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="191"><net_src comp="178" pin="3"/><net_sink comp="185" pin=0"/></net>

<net id="197"><net_src comp="24" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="198"><net_src comp="192" pin="3"/><net_sink comp="172" pin=0"/></net>

<net id="204"><net_src comp="0" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="205"><net_src comp="24" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="206"><net_src comp="199" pin="3"/><net_sink comp="185" pin=0"/></net>

<net id="212"><net_src comp="0" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="213"><net_src comp="24" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="214"><net_src comp="185" pin="3"/><net_sink comp="185" pin=1"/></net>

<net id="215"><net_src comp="207" pin="3"/><net_sink comp="185" pin=0"/></net>

<net id="219"><net_src comp="10" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="226"><net_src comp="216" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="227"><net_src comp="220" pin="4"/><net_sink comp="216" pin=0"/></net>

<net id="231"><net_src comp="26" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="238"><net_src comp="228" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="239"><net_src comp="232" pin="4"/><net_sink comp="228" pin=0"/></net>

<net id="243"><net_src comp="42" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="250"><net_src comp="240" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="254"><net_src comp="58" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="261"><net_src comp="251" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="262"><net_src comp="255" pin="4"/><net_sink comp="251" pin=0"/></net>

<net id="266"><net_src comp="24" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="273"><net_src comp="263" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="274"><net_src comp="267" pin="4"/><net_sink comp="263" pin=0"/></net>

<net id="278"><net_src comp="70" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="285"><net_src comp="275" pin="1"/><net_sink comp="279" pin=2"/></net>

<net id="289"><net_src comp="80" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="296"><net_src comp="286" pin="1"/><net_sink comp="290" pin=2"/></net>

<net id="297"><net_src comp="290" pin="4"/><net_sink comp="286" pin=0"/></net>

<net id="301"><net_src comp="82" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="308"><net_src comp="298" pin="1"/><net_sink comp="302" pin=2"/></net>

<net id="309"><net_src comp="302" pin="4"/><net_sink comp="298" pin=0"/></net>

<net id="313"><net_src comp="8" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="320"><net_src comp="310" pin="1"/><net_sink comp="314" pin=2"/></net>

<net id="321"><net_src comp="314" pin="4"/><net_sink comp="310" pin=0"/></net>

<net id="331"><net_src comp="298" pin="1"/><net_sink comp="325" pin=2"/></net>

<net id="332"><net_src comp="325" pin="4"/><net_sink comp="322" pin=0"/></net>

<net id="336"><net_src comp="88" pin="0"/><net_sink comp="333" pin=0"/></net>

<net id="343"><net_src comp="333" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="344"><net_src comp="322" pin="1"/><net_sink comp="337" pin=2"/></net>

<net id="351"><net_src comp="40" pin="0"/><net_sink comp="345" pin=0"/></net>

<net id="352"><net_src comp="6" pin="0"/><net_sink comp="345" pin=3"/></net>

<net id="359"><net_src comp="60" pin="0"/><net_sink comp="353" pin=0"/></net>

<net id="360"><net_src comp="6" pin="0"/><net_sink comp="353" pin=3"/></net>

<net id="365"><net_src comp="220" pin="4"/><net_sink comp="361" pin=0"/></net>

<net id="366"><net_src comp="12" pin="0"/><net_sink comp="361" pin=1"/></net>

<net id="371"><net_src comp="220" pin="4"/><net_sink comp="367" pin=0"/></net>

<net id="372"><net_src comp="18" pin="0"/><net_sink comp="367" pin=1"/></net>

<net id="378"><net_src comp="20" pin="0"/><net_sink comp="373" pin=0"/></net>

<net id="379"><net_src comp="22" pin="0"/><net_sink comp="373" pin=1"/></net>

<net id="380"><net_src comp="220" pin="4"/><net_sink comp="373" pin=2"/></net>

<net id="384"><net_src comp="373" pin="3"/><net_sink comp="381" pin=0"/></net>

<net id="385"><net_src comp="381" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="389"><net_src comp="216" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="395"><net_src comp="232" pin="4"/><net_sink comp="391" pin=0"/></net>

<net id="396"><net_src comp="28" pin="0"/><net_sink comp="391" pin=1"/></net>

<net id="401"><net_src comp="232" pin="4"/><net_sink comp="397" pin=0"/></net>

<net id="402"><net_src comp="32" pin="0"/><net_sink comp="397" pin=1"/></net>

<net id="408"><net_src comp="34" pin="0"/><net_sink comp="403" pin=0"/></net>

<net id="409"><net_src comp="232" pin="4"/><net_sink comp="403" pin=1"/></net>

<net id="410"><net_src comp="36" pin="0"/><net_sink comp="403" pin=2"/></net>

<net id="415"><net_src comp="403" pin="3"/><net_sink comp="411" pin=0"/></net>

<net id="416"><net_src comp="38" pin="0"/><net_sink comp="411" pin=1"/></net>

<net id="420"><net_src comp="411" pin="2"/><net_sink comp="417" pin=0"/></net>

<net id="425"><net_src comp="244" pin="4"/><net_sink comp="421" pin=0"/></net>

<net id="426"><net_src comp="44" pin="0"/><net_sink comp="421" pin=1"/></net>

<net id="431"><net_src comp="244" pin="4"/><net_sink comp="427" pin=0"/></net>

<net id="432"><net_src comp="48" pin="0"/><net_sink comp="427" pin=1"/></net>

<net id="436"><net_src comp="244" pin="4"/><net_sink comp="433" pin=0"/></net>

<net id="441"><net_src comp="244" pin="4"/><net_sink comp="437" pin=0"/></net>

<net id="442"><net_src comp="48" pin="0"/><net_sink comp="437" pin=1"/></net>

<net id="449"><net_src comp="50" pin="0"/><net_sink comp="443" pin=0"/></net>

<net id="450"><net_src comp="228" pin="1"/><net_sink comp="443" pin=1"/></net>

<net id="451"><net_src comp="433" pin="1"/><net_sink comp="443" pin=2"/></net>

<net id="452"><net_src comp="52" pin="0"/><net_sink comp="443" pin=3"/></net>

<net id="456"><net_src comp="443" pin="4"/><net_sink comp="453" pin=0"/></net>

<net id="457"><net_src comp="453" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="462"><net_src comp="437" pin="2"/><net_sink comp="458" pin=0"/></net>

<net id="463"><net_src comp="48" pin="0"/><net_sink comp="458" pin=1"/></net>

<net id="469"><net_src comp="54" pin="0"/><net_sink comp="464" pin=0"/></net>

<net id="470"><net_src comp="228" pin="1"/><net_sink comp="464" pin=1"/></net>

<net id="471"><net_src comp="458" pin="2"/><net_sink comp="464" pin=2"/></net>

<net id="475"><net_src comp="464" pin="3"/><net_sink comp="472" pin=0"/></net>

<net id="476"><net_src comp="472" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="480"><net_src comp="244" pin="4"/><net_sink comp="477" pin=0"/></net>

<net id="485"><net_src comp="477" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="489"><net_src comp="141" pin="3"/><net_sink comp="486" pin=0"/></net>

<net id="493"><net_src comp="141" pin="7"/><net_sink comp="490" pin=0"/></net>

<net id="499"><net_src comp="56" pin="0"/><net_sink comp="494" pin=0"/></net>

<net id="500"><net_src comp="490" pin="1"/><net_sink comp="494" pin=1"/></net>

<net id="501"><net_src comp="58" pin="0"/><net_sink comp="494" pin=2"/></net>

<net id="506"><net_src comp="494" pin="3"/><net_sink comp="502" pin=0"/></net>

<net id="507"><net_src comp="486" pin="1"/><net_sink comp="502" pin=1"/></net>

<net id="508"><net_src comp="502" pin="2"/><net_sink comp="127" pin=1"/></net>

<net id="512"><net_src comp="509" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="517"><net_src comp="255" pin="4"/><net_sink comp="513" pin=0"/></net>

<net id="518"><net_src comp="62" pin="0"/><net_sink comp="513" pin=1"/></net>

<net id="523"><net_src comp="255" pin="4"/><net_sink comp="519" pin=0"/></net>

<net id="524"><net_src comp="66" pin="0"/><net_sink comp="519" pin=1"/></net>

<net id="528"><net_src comp="255" pin="4"/><net_sink comp="525" pin=0"/></net>

<net id="529"><net_src comp="525" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="533"><net_src comp="172" pin="3"/><net_sink comp="530" pin=0"/></net>

<net id="537"><net_src comp="251" pin="1"/><net_sink comp="534" pin=0"/></net>

<net id="543"><net_src comp="68" pin="0"/><net_sink comp="538" pin=0"/></net>

<net id="544"><net_src comp="534" pin="1"/><net_sink comp="538" pin=1"/></net>

<net id="545"><net_src comp="26" pin="0"/><net_sink comp="538" pin=2"/></net>

<net id="549"><net_src comp="538" pin="3"/><net_sink comp="546" pin=0"/></net>

<net id="554"><net_src comp="530" pin="1"/><net_sink comp="550" pin=0"/></net>

<net id="555"><net_src comp="546" pin="1"/><net_sink comp="550" pin=1"/></net>

<net id="560"><net_src comp="550" pin="2"/><net_sink comp="556" pin=0"/></net>

<net id="561"><net_src comp="263" pin="1"/><net_sink comp="556" pin=1"/></net>

<net id="566"><net_src comp="279" pin="4"/><net_sink comp="562" pin=0"/></net>

<net id="567"><net_src comp="72" pin="0"/><net_sink comp="562" pin=1"/></net>

<net id="572"><net_src comp="279" pin="4"/><net_sink comp="568" pin=0"/></net>

<net id="573"><net_src comp="76" pin="0"/><net_sink comp="568" pin=1"/></net>

<net id="577"><net_src comp="279" pin="4"/><net_sink comp="574" pin=0"/></net>

<net id="578"><net_src comp="574" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="583"><net_src comp="290" pin="4"/><net_sink comp="579" pin=0"/></net>

<net id="584"><net_src comp="72" pin="0"/><net_sink comp="579" pin=1"/></net>

<net id="589"><net_src comp="325" pin="4"/><net_sink comp="585" pin=0"/></net>

<net id="590"><net_src comp="86" pin="0"/><net_sink comp="585" pin=1"/></net>

<net id="595"><net_src comp="337" pin="4"/><net_sink comp="591" pin=0"/></net>

<net id="596"><net_src comp="90" pin="0"/><net_sink comp="591" pin=1"/></net>

<net id="600"><net_src comp="337" pin="4"/><net_sink comp="597" pin=0"/></net>

<net id="601"><net_src comp="597" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="605"><net_src comp="172" pin="3"/><net_sink comp="602" pin=0"/></net>

<net id="610"><net_src comp="602" pin="1"/><net_sink comp="606" pin=0"/></net>

<net id="611"><net_src comp="286" pin="1"/><net_sink comp="606" pin=1"/></net>

<net id="615"><net_src comp="172" pin="3"/><net_sink comp="612" pin=0"/></net>

<net id="616"><net_src comp="612" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="621"><net_src comp="310" pin="1"/><net_sink comp="617" pin=0"/></net>

<net id="622"><net_src comp="263" pin="1"/><net_sink comp="617" pin=1"/></net>

<net id="627"><net_src comp="617" pin="2"/><net_sink comp="623" pin=0"/></net>

<net id="628"><net_src comp="24" pin="0"/><net_sink comp="623" pin=1"/></net>

<net id="633"><net_src comp="310" pin="1"/><net_sink comp="629" pin=0"/></net>

<net id="634"><net_src comp="8" pin="0"/><net_sink comp="629" pin=1"/></net>

<net id="638"><net_src comp="286" pin="1"/><net_sink comp="635" pin=0"/></net>

<net id="639"><net_src comp="635" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="644"><net_src comp="76" pin="0"/><net_sink comp="640" pin=0"/></net>

<net id="645"><net_src comp="286" pin="1"/><net_sink comp="640" pin=1"/></net>

<net id="651"><net_src comp="92" pin="0"/><net_sink comp="646" pin=1"/></net>

<net id="652"><net_src comp="94" pin="0"/><net_sink comp="646" pin=2"/></net>

<net id="653"><net_src comp="646" pin="3"/><net_sink comp="185" pin=1"/></net>

<net id="660"><net_src comp="367" pin="2"/><net_sink comp="657" pin=0"/></net>

<net id="661"><net_src comp="657" pin="1"/><net_sink comp="220" pin=2"/></net>

<net id="665"><net_src comp="108" pin="3"/><net_sink comp="662" pin=0"/></net>

<net id="666"><net_src comp="662" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="673"><net_src comp="397" pin="2"/><net_sink comp="670" pin=0"/></net>

<net id="674"><net_src comp="670" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="678"><net_src comp="417" pin="1"/><net_sink comp="675" pin=0"/></net>

<net id="679"><net_src comp="675" pin="1"/><net_sink comp="481" pin=1"/></net>

<net id="686"><net_src comp="427" pin="2"/><net_sink comp="683" pin=0"/></net>

<net id="687"><net_src comp="683" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="691"><net_src comp="134" pin="3"/><net_sink comp="688" pin=0"/></net>

<net id="692"><net_src comp="688" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="696"><net_src comp="147" pin="3"/><net_sink comp="693" pin=0"/></net>

<net id="697"><net_src comp="693" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="701"><net_src comp="481" pin="2"/><net_sink comp="698" pin=0"/></net>

<net id="702"><net_src comp="698" pin="1"/><net_sink comp="509" pin=0"/></net>

<net id="709"><net_src comp="519" pin="2"/><net_sink comp="706" pin=0"/></net>

<net id="710"><net_src comp="706" pin="1"/><net_sink comp="255" pin=2"/></net>

<net id="714"><net_src comp="166" pin="3"/><net_sink comp="711" pin=0"/></net>

<net id="715"><net_src comp="711" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="719"><net_src comp="556" pin="2"/><net_sink comp="716" pin=0"/></net>

<net id="720"><net_src comp="716" pin="1"/><net_sink comp="267" pin=2"/></net>

<net id="727"><net_src comp="568" pin="2"/><net_sink comp="724" pin=0"/></net>

<net id="728"><net_src comp="724" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="735"><net_src comp="585" pin="2"/><net_sink comp="732" pin=0"/></net>

<net id="739"><net_src comp="591" pin="2"/><net_sink comp="736" pin=0"/></net>

<net id="740"><net_src comp="736" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="741"><net_src comp="736" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="745"><net_src comp="192" pin="3"/><net_sink comp="742" pin=0"/></net>

<net id="746"><net_src comp="742" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="753"><net_src comp="199" pin="3"/><net_sink comp="750" pin=0"/></net>

<net id="754"><net_src comp="750" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="758"><net_src comp="623" pin="2"/><net_sink comp="755" pin=0"/></net>

<net id="759"><net_src comp="755" pin="1"/><net_sink comp="646" pin=0"/></net>

<net id="763"><net_src comp="629" pin="2"/><net_sink comp="760" pin=0"/></net>

<net id="764"><net_src comp="760" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="768"><net_src comp="640" pin="2"/><net_sink comp="765" pin=0"/></net>

<net id="769"><net_src comp="765" pin="1"/><net_sink comp="290" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: c_coeffs | {12 18 19 }
 - Input state : 
	Port: challenge : c_coeffs | {17 18 }
	Port: challenge : mu | {2 3 }
	Port: challenge : w1_vec_coeffs | {5 6 }
	Port: challenge : KeccakF_RoundConstan | {4 7 8 9 14 15 }
  - Chain level:
	State 1
	State 2
		tmp : 1
		i_107 : 1
		StgValue_28 : 2
		sum1 : 1
		sum_cast : 2
		mu_addr : 3
		mu_load : 4
	State 3
		inbuf_addr : 1
		StgValue_37 : 2
	State 4
		tmp_209 : 1
		i_108 : 1
		StgValue_43 : 2
		tmp_210 : 1
		p_sum1 : 2
		p_sum1_cast : 2
	State 5
		tmp_i : 1
		i_21 : 1
		StgValue_53 : 2
		tmp_235 : 1
		tmp_236 : 1
		tmp_238 : 2
		tmp_239 : 3
		w1_vec_coeffs_addr : 4
		w1_vec_coeffs_load : 5
		tmp_76_i : 1
		tmp_240 : 1
		tmp_241 : 2
		w1_vec_coeffs_addr_1 : 3
		w1_vec_coeffs_load_1 : 4
		tmp_79_i_cast : 1
		sum_i : 2
	State 6
		tmp_237 : 1
		tmp_242 : 1
		tmp_11_i : 2
		tmp_78_i : 3
		inbuf_addr_4 : 1
		StgValue_76 : 3
	State 7
	State 8
	State 9
	State 10
		tmp_212 : 1
		i_109 : 1
		StgValue_87 : 2
		tmp_213 : 1
		outbuf_addr : 2
		outbuf_load : 3
	State 11
		tmp_214 : 1
		tmp_215 : 1
		tmp_216 : 2
		tmp_217 : 3
		signs_1 : 4
	State 12
		tmp_218 : 1
		i_110 : 1
		StgValue_104 : 2
		tmp_219 : 1
		c_coeffs_addr : 2
		StgValue_107 : 3
	State 13
		exitcond : 1
		StgValue_115 : 2
	State 14
		tmp_220 : 1
		StgValue_120 : 2
	State 15
	State 16
		pos_5 : 1
		tmp_221 : 1
		outbuf_addr_1 : 2
		outbuf_load_1 : 3
	State 17
		b_cast : 1
		tmp_222 : 2
		StgValue_132 : 3
		tmp_223 : 1
		c_coeffs_addr_1 : 2
		c_coeffs_load : 3
	State 18
		c_coeffs_addr_2 : 1
		StgValue_142 : 2
	State 19
		StgValue_145 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------|---------|---------|---------|---------|
| Operation|          Functional Unit          |   BRAM  |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------|---------|---------|---------|---------|
|   call   |     grp_keccak_absorb_2_fu_345    |    1    | 31.6148 |   5437  |  17368  |
|          | grp_keccak_squeezeblocks_2_fu_353 |    0    | 16.9955 |   5057  |  16927  |
|----------|-----------------------------------|---------|---------|---------|---------|
|          |            i_107_fu_367           |    0    |    0    |    0    |    15   |
|          |            i_108_fu_397           |    0    |    0    |    0    |    12   |
|          |            i_21_fu_427            |    0    |    0    |    0    |    15   |
|    add   |            sum_i_fu_481           |    0    |    0    |    0    |    17   |
|          |            i_109_fu_519           |    0    |    0    |    0    |    13   |
|          |            i_110_fu_568           |    0    |    0    |    0    |    16   |
|          |            pos_5_fu_591           |    0    |    0    |    0    |    39   |
|          |            i_111_fu_640           |    0    |    0    |    0    |    16   |
|----------|-----------------------------------|---------|---------|---------|---------|
|          |             tmp_fu_361            |    0    |    0    |    0    |    11   |
|          |           tmp_209_fu_391          |    0    |    0    |    0    |    9    |
|          |            tmp_i_fu_421           |    0    |    0    |    0    |    11   |
|          |           tmp_212_fu_513          |    0    |    0    |    0    |    9    |
|   icmp   |           tmp_218_fu_562          |    0    |    0    |    0    |    13   |
|          |          exitcond_fu_579          |    0    |    0    |    0    |    13   |
|          |           tmp_220_fu_585          |    0    |    0    |    0    |    18   |
|          |           tmp_222_fu_606          |    0    |    0    |    0    |    13   |
|          |           tmp_226_fu_623          |    0    |    0    |    0    |    29   |
|----------|-----------------------------------|---------|---------|---------|---------|
|          |           p_sum1_fu_411           |    0    |    0    |    0    |    0    |
|    or    |          tmp_76_i_fu_458          |    0    |    0    |    0    |    0    |
|          |          tmp_78_i_fu_502          |    0    |    0    |    0    |    8    |
|          |           signs_1_fu_556          |    0    |    0    |    0    |    64   |
|----------|-----------------------------------|---------|---------|---------|---------|
|    and   |           tmp_225_fu_617          |    0    |    0    |    0    |    64   |
|----------|-----------------------------------|---------|---------|---------|---------|
|          |           tmp_236_fu_437          |    0    |    0    |    0    |    0    |
|    shl   |           tmp_217_fu_550          |    0    |    0    |    0    |    19   |
|          |           mask_2_fu_629           |    0    |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|
|  select  |    tmp_318_cast_cast_ca_fu_646    |    0    |    0    |    0    |    14   |
|----------|-----------------------------------|---------|---------|---------|---------|
|          |            sum1_fu_373            |    0    |    0    |    0    |    0    |
|          |           tmp_210_fu_403          |    0    |    0    |    0    |    0    |
|bitconcatenate|           tmp_238_fu_443          |    0    |    0    |    0    |    0    |
|          |           tmp_240_fu_464          |    0    |    0    |    0    |    0    |
|          |          tmp_11_i_fu_494          |    0    |    0    |    0    |    0    |
|          |           tmp_215_fu_538          |    0    |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|
|          |          sum_cast_fu_381          |    0    |    0    |    0    |    0    |
|          |            tmp_s_fu_386           |    0    |    0    |    0    |    0    |
|          |         p_sum1_cast_fu_417        |    0    |    0    |    0    |    0    |
|          |           tmp_239_fu_453          |    0    |    0    |    0    |    0    |
|          |           tmp_241_fu_472          |    0    |    0    |    0    |    0    |
|          |        tmp_79_i_cast_fu_477       |    0    |    0    |    0    |    0    |
|          |         sum_i_cast_fu_509         |    0    |    0    |    0    |    0    |
|   zext   |           tmp_213_fu_525          |    0    |    0    |    0    |    0    |
|          |           tmp_214_fu_530          |    0    |    0    |    0    |    0    |
|          |           tmp_216_fu_546          |    0    |    0    |    0    |    0    |
|          |           tmp_219_fu_574          |    0    |    0    |    0    |    0    |
|          |           tmp_221_fu_597          |    0    |    0    |    0    |    0    |
|          |           b_cast_fu_602           |    0    |    0    |    0    |    0    |
|          |           tmp_223_fu_612          |    0    |    0    |    0    |    0    |
|          |           tmp_224_fu_635          |    0    |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|
|          |           tmp_235_fu_433          |    0    |    0    |    0    |    0    |
|   trunc  |           tmp_237_fu_486          |    0    |    0    |    0    |    0    |
|          |           tmp_242_fu_490          |    0    |    0    |    0    |    0    |
|          |           tmp_234_fu_534          |    0    |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|
|   Total  |                                   |    1    | 48.6103 |  10494  |  34733  |
|----------|-----------------------------------|---------|---------|---------|---------|

Memories:
+------+--------+--------+--------+
|      |  BRAM  |   FF   |   LUT  |
+------+--------+--------+--------+
| inbuf|    1   |    0   |    0   |
|outbuf|    1   |    0   |    0   |
| state|    4   |    0   |    0   |
+------+--------+--------+--------+
| Total|    6   |    0   |    0   |
+------+--------+--------+--------+

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|   c_coeffs_addr_1_reg_750  |    8   |
|        i_107_reg_657       |    6   |
|        i_108_reg_670       |    3   |
|        i_109_reg_706       |    4   |
|        i_110_reg_724       |    9   |
|        i_111_reg_765       |    9   |
|         i_1_reg_228        |    3   |
|        i_21_reg_683        |    8   |
|         i_2_reg_251        |    4   |
|         i_3_reg_275        |    9   |
|         i_4_reg_286        |    9   |
|         i_i_reg_240        |    8   |
|          i_reg_216         |    6   |
|       mask_2_reg_760       |   64   |
|        mask_reg_310        |   64   |
|       mu_addr_reg_662      |    7   |
|    outbuf_addr_1_reg_742   |    8   |
|     outbuf_addr_reg_711    |    8   |
|     p_sum1_cast_reg_675    |   11   |
|        pos_1_reg_322       |   32   |
|        pos_2_reg_333       |   32   |
|        pos_5_reg_736       |   32   |
|         pos_reg_298        |   32   |
|       signs_1_reg_716      |   64   |
|        signs_reg_263       |   64   |
|        sum_i_reg_698       |   11   |
|       tmp_220_reg_732      |    1   |
|       tmp_226_reg_755      |    1   |
|w1_vec_coeffs_addr_1_reg_693|   11   |
| w1_vec_coeffs_addr_reg_688 |   11   |
+----------------------------+--------+
|            Total           |   539  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_115 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_127 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_127 |  p1  |   2  |   8  |   16   ||    9    |
| grp_access_fu_141 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_141 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_172 |  p0  |   4  |   8  |   32   ||    21   |
| grp_access_fu_185 |  p0  |   4  |   8  |   32   ||    21   |
| grp_access_fu_185 |  p1  |   3  |  23  |   69   ||    15   |
|     i_reg_216     |  p0  |   2  |   6  |   12   ||    9    |
|    i_1_reg_228    |  p0  |   2  |   3  |    6   ||    9    |
|    i_2_reg_251    |  p0  |   2  |   4  |    8   ||    9    |
|   signs_reg_263   |  p0  |   2  |  64  |   128  ||    9    |
|    i_4_reg_286    |  p0  |   2  |   9  |   18   ||    9    |
|    pos_reg_298    |  p0  |   2  |  32  |   64   ||    9    |
|    mask_reg_310   |  p0  |   2  |  64  |   128  ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   569  || 20.7588 ||   165   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |   48   |  10494 |  34733 |
|   Memory  |    6   |    -   |    0   |    0   |
|Multiplexer|    -   |   20   |    -   |   165  |
|  Register |    -   |    -   |   539  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    7   |   69   |  11033 |  34898 |
+-----------+--------+--------+--------+--------+
