\hypertarget{struct_c_o_m_p_o_p_t___type_def}{}\doxysection{COMPOPT\+\_\+\+Type\+Def Struct Reference}
\label{struct_c_o_m_p_o_p_t___type_def}\index{COMPOPT\_TypeDef@{COMPOPT\_TypeDef}}


Comparator.  




{\ttfamily \#include $<$stm32h723xx.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_c_o_m_p_o_p_t___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_c_o_m_p_o_p_t___type_def_acf674ae053e64084cecce714797481b5}{ICFR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_c_o_m_p_o_p_t___type_def_a75ade4a9b3d40781fd80ce3e6589e98b}{OR}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Comparator. 

\doxysubsection{Field Documentation}
\mbox{\Hypertarget{struct_c_o_m_p_o_p_t___type_def_acf674ae053e64084cecce714797481b5}\label{struct_c_o_m_p_o_p_t___type_def_acf674ae053e64084cecce714797481b5}} 
\index{COMPOPT\_TypeDef@{COMPOPT\_TypeDef}!ICFR@{ICFR}}
\index{ICFR@{ICFR}!COMPOPT\_TypeDef@{COMPOPT\_TypeDef}}
\doxysubsubsection{\texorpdfstring{ICFR}{ICFR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ICFR}

Comparator interrupt clear flag register, Address offset\+: 0x04 \mbox{\Hypertarget{struct_c_o_m_p_o_p_t___type_def_a75ade4a9b3d40781fd80ce3e6589e98b}\label{struct_c_o_m_p_o_p_t___type_def_a75ade4a9b3d40781fd80ce3e6589e98b}} 
\index{COMPOPT\_TypeDef@{COMPOPT\_TypeDef}!OR@{OR}}
\index{OR@{OR}!COMPOPT\_TypeDef@{COMPOPT\_TypeDef}}
\doxysubsubsection{\texorpdfstring{OR}{OR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t OR}

Comparator option register, Address offset\+: 0x08 \mbox{\Hypertarget{struct_c_o_m_p_o_p_t___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}\label{struct_c_o_m_p_o_p_t___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}} 
\index{COMPOPT\_TypeDef@{COMPOPT\_TypeDef}!SR@{SR}}
\index{SR@{SR}!COMPOPT\_TypeDef@{COMPOPT\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SR}{SR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SR}

Comparator status register, Address offset\+: 0x00 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/\+User\+\_\+4/\+STM32\+Cube\+IDE/workspace\+\_\+1.\+10.\+1/ethernet\+\_\+\+UDB/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+H7xx/\+Include/\mbox{\hyperlink{stm32h723xx_8h}{stm32h723xx.\+h}}\end{DoxyCompactItemize}
