

================================================================
== Vivado HLS Report for 'window_macc'
================================================================
* Date:           Mon Jul 15 11:51:16 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        yolo_conv_fp_2019_64_rec
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.493|        2.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    7|    7|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.38>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read17)" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:282]   --->   Operation 9 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read16)" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:282]   --->   Operation 10 'read' 'p_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_read_3 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read15)" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:282]   --->   Operation 11 'read' 'p_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_read_4 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read14)" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:282]   --->   Operation 12 'read' 'p_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_read_5 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read13)" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:282]   --->   Operation 13 'read' 'p_read_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_read_6 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read12)" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:282]   --->   Operation 14 'read' 'p_read_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_read_7 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read11)" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:282]   --->   Operation 15 'read' 'p_read_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_read_8 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read10)" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:282]   --->   Operation 16 'read' 'p_read_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_read_9 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read9)" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:282]   --->   Operation 17 'read' 'p_read_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_read_10 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read8)" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:282]   --->   Operation 18 'read' 'p_read_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_read_11 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read7)" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:282]   --->   Operation 19 'read' 'p_read_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_read_12 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read6)" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:282]   --->   Operation 20 'read' 'p_read_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_read_13 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read5)" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:282]   --->   Operation 21 'read' 'p_read_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_read_14 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read4)" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:282]   --->   Operation 22 'read' 'p_read_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_read_15 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read3)" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:282]   --->   Operation 23 'read' 'p_read_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_read_16 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read2)" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:282]   --->   Operation 24 'read' 'p_read_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_read_17 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read1)" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:282]   --->   Operation 25 'read' 'p_read_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_read18 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read)" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:282]   --->   Operation 26 'read' 'p_read18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%sext_ln1116 = sext i16 %p_read18 to i32" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:282]   --->   Operation 27 'sext' 'sext_ln1116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i16 %p_read_9 to i32" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:282]   --->   Operation 28 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1118 = mul nsw i32 %sext_ln1116, %sext_ln1118" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:282]   --->   Operation 29 'mul' 'mul_ln1118' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%sext_ln1116_1 = sext i16 %p_read_17 to i32" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:282]   --->   Operation 30 'sext' 'sext_ln1116_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i16 %p_read_8 to i32" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:282]   --->   Operation 31 'sext' 'sext_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1118_1 = mul nsw i32 %sext_ln1116_1, %sext_ln1118_1" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:282]   --->   Operation 32 'mul' 'mul_ln1118_1' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%sext_ln1116_2 = sext i16 %p_read_16 to i32" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:282]   --->   Operation 33 'sext' 'sext_ln1116_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%sext_ln1118_2 = sext i16 %p_read_7 to i32" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:282]   --->   Operation 34 'sext' 'sext_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1118_2 = mul nsw i32 %sext_ln1116_2, %sext_ln1118_2" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:282]   --->   Operation 35 'mul' 'mul_ln1118_2' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 2 <SV = 1> <Delay = 7.06>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i32 %mul_ln1118 to i33" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:282]   --->   Operation 36 'sext' 'sext_ln703' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%sext_ln703_1 = sext i32 %mul_ln1118_1 to i33" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:282]   --->   Operation 37 'sext' 'sext_ln703_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (2.55ns)   --->   "%add_ln1192 = add nsw i33 %sext_ln703, %sext_ln703_1" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:282]   --->   Operation 38 'add' 'add_ln1192' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i33.i32(i33 %add_ln1192, i32 32)" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:282]   --->   Operation 39 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (2.55ns)   --->   "%add_ln703 = add i32 %mul_ln1118_1, %mul_ln1118" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:282]   --->   Operation 40 'add' 'add_ln703' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_53 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln703, i32 31)" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:282]   --->   Operation 41 'bitselect' 'tmp_53' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node select_ln388)   --->   "%xor_ln786 = xor i1 %tmp_53, true" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:282]   --->   Operation 42 'xor' 'xor_ln786' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node select_ln388)   --->   "%and_ln786_1 = and i1 %tmp, %xor_ln786" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:282]   --->   Operation 43 'and' 'and_ln786_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_9)   --->   "%xor_ln340_8 = xor i1 %tmp, %tmp_53" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:282]   --->   Operation 44 'xor' 'xor_ln340_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_9)   --->   "%xor_ln340 = xor i1 %tmp, true" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:282]   --->   Operation 45 'xor' 'xor_ln340' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_9)   --->   "%or_ln340_1 = or i1 %tmp_53, %xor_ln340" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:282]   --->   Operation 46 'or' 'or_ln340_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_9)   --->   "%select_ln340 = select i1 %xor_ln340_8, i32 2147483647, i32 %add_ln703" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:282]   --->   Operation 47 'select' 'select_ln340' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln388 = select i1 %and_ln786_1, i32 -2147483648, i32 %add_ln703" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:282]   --->   Operation 48 'select' 'select_ln388' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_9 = select i1 %or_ln340_1, i32 %select_ln340, i32 %select_ln388" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:282]   --->   Operation 49 'select' 'select_ln340_9' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln703_2 = sext i32 %select_ln340_9 to i33" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:282]   --->   Operation 50 'sext' 'sext_ln703_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%sext_ln703_3 = sext i32 %mul_ln1118_2 to i33" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:282]   --->   Operation 51 'sext' 'sext_ln703_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (2.55ns)   --->   "%add_ln1192_1 = add nsw i33 %sext_ln703_2, %sext_ln703_3" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:282]   --->   Operation 52 'add' 'add_ln1192_1' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_54 = call i1 @_ssdm_op_BitSelect.i1.i33.i32(i33 %add_ln1192_1, i32 32)" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:282]   --->   Operation 53 'bitselect' 'tmp_54' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (2.55ns)   --->   "%add_ln703_1 = add i32 %mul_ln1118_2, %select_ln340_9" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:282]   --->   Operation 54 'add' 'add_ln703_1' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_55 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln703_1, i32 31)" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:282]   --->   Operation 55 'bitselect' 'tmp_55' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%sext_ln1116_3 = sext i16 %p_read_15 to i32" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:282]   --->   Operation 56 'sext' 'sext_ln1116_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%sext_ln1118_3 = sext i16 %p_read_6 to i32" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:282]   --->   Operation 57 'sext' 'sext_ln1118_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1118_3 = mul nsw i32 %sext_ln1116_3, %sext_ln1118_3" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:282]   --->   Operation 58 'mul' 'mul_ln1118_3' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 6.46>
ST_3 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_1)   --->   "%xor_ln786_1 = xor i1 %tmp_55, true" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:282]   --->   Operation 59 'xor' 'xor_ln786_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_1)   --->   "%and_ln786_2 = and i1 %tmp_54, %xor_ln786_1" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:282]   --->   Operation 60 'and' 'and_ln786_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_10)   --->   "%xor_ln340_9 = xor i1 %tmp_54, %tmp_55" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:282]   --->   Operation 61 'xor' 'xor_ln340_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_10)   --->   "%xor_ln340_1 = xor i1 %tmp_54, true" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:282]   --->   Operation 62 'xor' 'xor_ln340_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_10)   --->   "%or_ln340_2 = or i1 %tmp_55, %xor_ln340_1" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:282]   --->   Operation 63 'or' 'or_ln340_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_10)   --->   "%select_ln340_1 = select i1 %xor_ln340_9, i32 2147483647, i32 %add_ln703_1" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:282]   --->   Operation 64 'select' 'select_ln340_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln388_1 = select i1 %and_ln786_2, i32 -2147483648, i32 %add_ln703_1" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:282]   --->   Operation 65 'select' 'select_ln388_1' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_10 = select i1 %or_ln340_2, i32 %select_ln340_1, i32 %select_ln388_1" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:282]   --->   Operation 66 'select' 'select_ln340_10' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%sext_ln703_4 = sext i32 %select_ln340_10 to i33" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:282]   --->   Operation 67 'sext' 'sext_ln703_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%sext_ln703_5 = sext i32 %mul_ln1118_3 to i33" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:282]   --->   Operation 68 'sext' 'sext_ln703_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (2.55ns)   --->   "%add_ln1192_2 = add nsw i33 %sext_ln703_4, %sext_ln703_5" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:282]   --->   Operation 69 'add' 'add_ln1192_2' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_56 = call i1 @_ssdm_op_BitSelect.i1.i33.i32(i33 %add_ln1192_2, i32 32)" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:282]   --->   Operation 70 'bitselect' 'tmp_56' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (2.55ns)   --->   "%add_ln703_2 = add i32 %mul_ln1118_3, %select_ln340_10" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:282]   --->   Operation 71 'add' 'add_ln703_2' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_57 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln703_2, i32 31)" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:282]   --->   Operation 72 'bitselect' 'tmp_57' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_2)   --->   "%xor_ln786_2 = xor i1 %tmp_57, true" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:282]   --->   Operation 73 'xor' 'xor_ln786_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_2)   --->   "%and_ln786_3 = and i1 %tmp_56, %xor_ln786_2" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:282]   --->   Operation 74 'and' 'and_ln786_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_11)   --->   "%xor_ln340_10 = xor i1 %tmp_56, %tmp_57" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:282]   --->   Operation 75 'xor' 'xor_ln340_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_11)   --->   "%xor_ln340_2 = xor i1 %tmp_56, true" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:282]   --->   Operation 76 'xor' 'xor_ln340_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_11)   --->   "%or_ln340_3 = or i1 %tmp_57, %xor_ln340_2" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:282]   --->   Operation 77 'or' 'or_ln340_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_11)   --->   "%select_ln340_2 = select i1 %xor_ln340_10, i32 2147483647, i32 %add_ln703_2" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:282]   --->   Operation 78 'select' 'select_ln340_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln388_2 = select i1 %and_ln786_3, i32 -2147483648, i32 %add_ln703_2" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:282]   --->   Operation 79 'select' 'select_ln388_2' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_11 = select i1 %or_ln340_3, i32 %select_ln340_2, i32 %select_ln388_2" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:282]   --->   Operation 80 'select' 'select_ln340_11' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%sext_ln1116_4 = sext i16 %p_read_14 to i32" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:282]   --->   Operation 81 'sext' 'sext_ln1116_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%sext_ln1118_4 = sext i16 %p_read_5 to i32" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:282]   --->   Operation 82 'sext' 'sext_ln1118_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1118_4 = mul nsw i32 %sext_ln1116_4, %sext_ln1118_4" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:282]   --->   Operation 83 'mul' 'mul_ln1118_4' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%sext_ln1116_5 = sext i16 %p_read_13 to i32" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:282]   --->   Operation 84 'sext' 'sext_ln1116_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%sext_ln1118_5 = sext i16 %p_read_4 to i32" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:282]   --->   Operation 85 'sext' 'sext_ln1118_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1118_5 = mul nsw i32 %sext_ln1116_5, %sext_ln1118_5" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:282]   --->   Operation 86 'mul' 'mul_ln1118_5' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 7.06>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%sext_ln703_6 = sext i32 %select_ln340_11 to i33" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:282]   --->   Operation 87 'sext' 'sext_ln703_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%sext_ln703_7 = sext i32 %mul_ln1118_4 to i33" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:282]   --->   Operation 88 'sext' 'sext_ln703_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (2.55ns)   --->   "%add_ln1192_3 = add nsw i33 %sext_ln703_6, %sext_ln703_7" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:282]   --->   Operation 89 'add' 'add_ln1192_3' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_58 = call i1 @_ssdm_op_BitSelect.i1.i33.i32(i33 %add_ln1192_3, i32 32)" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:282]   --->   Operation 90 'bitselect' 'tmp_58' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (2.55ns)   --->   "%add_ln703_3 = add i32 %mul_ln1118_4, %select_ln340_11" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:282]   --->   Operation 91 'add' 'add_ln703_3' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_59 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln703_3, i32 31)" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:282]   --->   Operation 92 'bitselect' 'tmp_59' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_3)   --->   "%xor_ln786_3 = xor i1 %tmp_59, true" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:282]   --->   Operation 93 'xor' 'xor_ln786_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_3)   --->   "%and_ln786_4 = and i1 %tmp_58, %xor_ln786_3" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:282]   --->   Operation 94 'and' 'and_ln786_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_12)   --->   "%xor_ln340_11 = xor i1 %tmp_58, %tmp_59" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:282]   --->   Operation 95 'xor' 'xor_ln340_11' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_12)   --->   "%xor_ln340_3 = xor i1 %tmp_58, true" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:282]   --->   Operation 96 'xor' 'xor_ln340_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_12)   --->   "%or_ln340_4 = or i1 %tmp_59, %xor_ln340_3" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:282]   --->   Operation 97 'or' 'or_ln340_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_12)   --->   "%select_ln340_3 = select i1 %xor_ln340_11, i32 2147483647, i32 %add_ln703_3" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:282]   --->   Operation 98 'select' 'select_ln340_3' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 99 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln388_3 = select i1 %and_ln786_4, i32 -2147483648, i32 %add_ln703_3" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:282]   --->   Operation 99 'select' 'select_ln388_3' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 100 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_12 = select i1 %or_ln340_4, i32 %select_ln340_3, i32 %select_ln388_3" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:282]   --->   Operation 100 'select' 'select_ln340_12' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%sext_ln703_8 = sext i32 %select_ln340_12 to i33" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:282]   --->   Operation 101 'sext' 'sext_ln703_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%sext_ln703_9 = sext i32 %mul_ln1118_5 to i33" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:282]   --->   Operation 102 'sext' 'sext_ln703_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (2.55ns)   --->   "%add_ln1192_4 = add nsw i33 %sext_ln703_8, %sext_ln703_9" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:282]   --->   Operation 103 'add' 'add_ln1192_4' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_60 = call i1 @_ssdm_op_BitSelect.i1.i33.i32(i33 %add_ln1192_4, i32 32)" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:282]   --->   Operation 104 'bitselect' 'tmp_60' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (2.55ns)   --->   "%add_ln703_4 = add i32 %mul_ln1118_5, %select_ln340_12" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:282]   --->   Operation 105 'add' 'add_ln703_4' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_61 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln703_4, i32 31)" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:282]   --->   Operation 106 'bitselect' 'tmp_61' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%sext_ln1116_6 = sext i16 %p_read_12 to i32" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:282]   --->   Operation 107 'sext' 'sext_ln1116_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%sext_ln1118_6 = sext i16 %p_read_3 to i32" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:282]   --->   Operation 108 'sext' 'sext_ln1118_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1118_6 = mul nsw i32 %sext_ln1116_6, %sext_ln1118_6" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:282]   --->   Operation 109 'mul' 'mul_ln1118_6' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 6.46>
ST_5 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_4)   --->   "%xor_ln786_4 = xor i1 %tmp_61, true" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:282]   --->   Operation 110 'xor' 'xor_ln786_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_4)   --->   "%and_ln786_5 = and i1 %tmp_60, %xor_ln786_4" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:282]   --->   Operation 111 'and' 'and_ln786_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_13)   --->   "%xor_ln340_12 = xor i1 %tmp_60, %tmp_61" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:282]   --->   Operation 112 'xor' 'xor_ln340_12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_13)   --->   "%xor_ln340_4 = xor i1 %tmp_60, true" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:282]   --->   Operation 113 'xor' 'xor_ln340_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_13)   --->   "%or_ln340_5 = or i1 %tmp_61, %xor_ln340_4" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:282]   --->   Operation 114 'or' 'or_ln340_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_13)   --->   "%select_ln340_4 = select i1 %xor_ln340_12, i32 2147483647, i32 %add_ln703_4" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:282]   --->   Operation 115 'select' 'select_ln340_4' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 116 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln388_4 = select i1 %and_ln786_5, i32 -2147483648, i32 %add_ln703_4" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:282]   --->   Operation 116 'select' 'select_ln388_4' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 117 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_13 = select i1 %or_ln340_5, i32 %select_ln340_4, i32 %select_ln388_4" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:282]   --->   Operation 117 'select' 'select_ln340_13' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%sext_ln703_10 = sext i32 %select_ln340_13 to i33" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:282]   --->   Operation 118 'sext' 'sext_ln703_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%sext_ln703_11 = sext i32 %mul_ln1118_6 to i33" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:282]   --->   Operation 119 'sext' 'sext_ln703_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (2.55ns)   --->   "%add_ln1192_5 = add nsw i33 %sext_ln703_10, %sext_ln703_11" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:282]   --->   Operation 120 'add' 'add_ln1192_5' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_62 = call i1 @_ssdm_op_BitSelect.i1.i33.i32(i33 %add_ln1192_5, i32 32)" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:282]   --->   Operation 121 'bitselect' 'tmp_62' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 122 [1/1] (2.55ns)   --->   "%add_ln703_5 = add i32 %mul_ln1118_6, %select_ln340_13" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:282]   --->   Operation 122 'add' 'add_ln703_5' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_63 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln703_5, i32 31)" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:282]   --->   Operation 123 'bitselect' 'tmp_63' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_5)   --->   "%xor_ln786_5 = xor i1 %tmp_63, true" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:282]   --->   Operation 124 'xor' 'xor_ln786_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_5)   --->   "%and_ln786_6 = and i1 %tmp_62, %xor_ln786_5" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:282]   --->   Operation 125 'and' 'and_ln786_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_14)   --->   "%xor_ln340_13 = xor i1 %tmp_62, %tmp_63" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:282]   --->   Operation 126 'xor' 'xor_ln340_13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_14)   --->   "%xor_ln340_5 = xor i1 %tmp_62, true" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:282]   --->   Operation 127 'xor' 'xor_ln340_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_14)   --->   "%or_ln340_6 = or i1 %tmp_63, %xor_ln340_5" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:282]   --->   Operation 128 'or' 'or_ln340_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_14)   --->   "%select_ln340_5 = select i1 %xor_ln340_13, i32 2147483647, i32 %add_ln703_5" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:282]   --->   Operation 129 'select' 'select_ln340_5' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 130 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln388_5 = select i1 %and_ln786_6, i32 -2147483648, i32 %add_ln703_5" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:282]   --->   Operation 130 'select' 'select_ln388_5' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 131 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_14 = select i1 %or_ln340_6, i32 %select_ln340_5, i32 %select_ln388_5" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:282]   --->   Operation 131 'select' 'select_ln340_14' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 132 [1/1] (0.00ns)   --->   "%sext_ln1116_7 = sext i16 %p_read_11 to i32" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:282]   --->   Operation 132 'sext' 'sext_ln1116_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 133 [1/1] (0.00ns)   --->   "%sext_ln1118_7 = sext i16 %p_read_2 to i32" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:282]   --->   Operation 133 'sext' 'sext_ln1118_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 134 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1118_7 = mul nsw i32 %sext_ln1116_7, %sext_ln1118_7" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:282]   --->   Operation 134 'mul' 'mul_ln1118_7' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 135 [1/1] (0.00ns)   --->   "%sext_ln1116_8 = sext i16 %p_read_10 to i32" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:282]   --->   Operation 135 'sext' 'sext_ln1116_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 136 [1/1] (0.00ns)   --->   "%sext_ln1118_8 = sext i16 %p_read_1 to i32" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:282]   --->   Operation 136 'sext' 'sext_ln1118_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 137 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1118_8 = mul nsw i32 %sext_ln1116_8, %sext_ln1118_8" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:282]   --->   Operation 137 'mul' 'mul_ln1118_8' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 7.06>
ST_6 : Operation 138 [1/1] (0.00ns)   --->   "%sext_ln703_12 = sext i32 %select_ln340_14 to i33" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:282]   --->   Operation 138 'sext' 'sext_ln703_12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 139 [1/1] (0.00ns)   --->   "%sext_ln703_13 = sext i32 %mul_ln1118_7 to i33" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:282]   --->   Operation 139 'sext' 'sext_ln703_13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 140 [1/1] (2.55ns)   --->   "%add_ln1192_6 = add nsw i33 %sext_ln703_12, %sext_ln703_13" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:282]   --->   Operation 140 'add' 'add_ln1192_6' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_64 = call i1 @_ssdm_op_BitSelect.i1.i33.i32(i33 %add_ln1192_6, i32 32)" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:282]   --->   Operation 141 'bitselect' 'tmp_64' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 142 [1/1] (2.55ns)   --->   "%add_ln703_6 = add i32 %mul_ln1118_7, %select_ln340_14" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:282]   --->   Operation 142 'add' 'add_ln703_6' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_65 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln703_6, i32 31)" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:282]   --->   Operation 143 'bitselect' 'tmp_65' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_6)   --->   "%xor_ln786_6 = xor i1 %tmp_65, true" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:282]   --->   Operation 144 'xor' 'xor_ln786_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_6)   --->   "%and_ln786_7 = and i1 %tmp_64, %xor_ln786_6" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:282]   --->   Operation 145 'and' 'and_ln786_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_15)   --->   "%xor_ln340_14 = xor i1 %tmp_64, %tmp_65" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:282]   --->   Operation 146 'xor' 'xor_ln340_14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_15)   --->   "%xor_ln340_6 = xor i1 %tmp_64, true" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:282]   --->   Operation 147 'xor' 'xor_ln340_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_15)   --->   "%or_ln340_7 = or i1 %tmp_65, %xor_ln340_6" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:282]   --->   Operation 148 'or' 'or_ln340_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_15)   --->   "%select_ln340_6 = select i1 %xor_ln340_14, i32 2147483647, i32 %add_ln703_6" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:282]   --->   Operation 149 'select' 'select_ln340_6' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 150 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln388_6 = select i1 %and_ln786_7, i32 -2147483648, i32 %add_ln703_6" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:282]   --->   Operation 150 'select' 'select_ln388_6' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 151 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_15 = select i1 %or_ln340_7, i32 %select_ln340_6, i32 %select_ln388_6" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:282]   --->   Operation 151 'select' 'select_ln340_15' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 152 [1/1] (0.00ns)   --->   "%sext_ln703_14 = sext i32 %select_ln340_15 to i33" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:282]   --->   Operation 152 'sext' 'sext_ln703_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 153 [1/1] (0.00ns)   --->   "%sext_ln703_15 = sext i32 %mul_ln1118_8 to i33" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:282]   --->   Operation 153 'sext' 'sext_ln703_15' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 154 [1/1] (2.55ns)   --->   "%add_ln1192_7 = add nsw i33 %sext_ln703_14, %sext_ln703_15" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:282]   --->   Operation 154 'add' 'add_ln1192_7' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 155 [1/1] (0.00ns)   --->   "%tmp_66 = call i1 @_ssdm_op_BitSelect.i1.i33.i32(i33 %add_ln1192_7, i32 32)" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:282]   --->   Operation 155 'bitselect' 'tmp_66' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 156 [1/1] (2.55ns)   --->   "%add_ln703_7 = add i32 %mul_ln1118_8, %select_ln340_15" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:282]   --->   Operation 156 'add' 'add_ln703_7' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 157 [1/1] (0.00ns)   --->   "%tmp_67 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln703_7, i32 31)" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:282]   --->   Operation 157 'bitselect' 'tmp_67' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 7.49>
ST_7 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_7)   --->   "%xor_ln786_7 = xor i1 %tmp_67, true" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:282]   --->   Operation 158 'xor' 'xor_ln786_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_7)   --->   "%and_ln786_8 = and i1 %tmp_66, %xor_ln786_7" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:282]   --->   Operation 159 'and' 'and_ln786_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_16)   --->   "%xor_ln340_15 = xor i1 %tmp_66, %tmp_67" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:282]   --->   Operation 160 'xor' 'xor_ln340_15' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_16)   --->   "%xor_ln340_7 = xor i1 %tmp_66, true" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:282]   --->   Operation 161 'xor' 'xor_ln340_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_16)   --->   "%or_ln340_8 = or i1 %tmp_67, %xor_ln340_7" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:282]   --->   Operation 162 'or' 'or_ln340_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_16)   --->   "%select_ln340_7 = select i1 %xor_ln340_15, i32 2147483647, i32 %add_ln703_7" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:282]   --->   Operation 163 'select' 'select_ln340_7' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 164 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln388_7 = select i1 %and_ln786_8, i32 -2147483648, i32 %add_ln703_7" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:282]   --->   Operation 164 'select' 'select_ln388_7' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 165 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_16 = select i1 %or_ln340_8, i32 %select_ln340_7, i32 %select_ln388_7" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:282]   --->   Operation 165 'select' 'select_ln340_16' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 166 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %select_ln340_16, i32 31)" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:285]   --->   Operation 166 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_1)   --->   "%p_Val2_s = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %select_ln340_16, i32 8, i32 23)" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:285]   --->   Operation 167 'partselect' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_1)   --->   "%tmp_69 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %select_ln340_16, i32 8)" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:285]   --->   Operation 168 'bitselect' 'tmp_69' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 169 [1/1] (0.00ns)   --->   "%trunc_ln718 = trunc i32 %select_ln340_16 to i7" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:285]   --->   Operation 169 'trunc' 'trunc_ln718' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 170 [1/1] (1.48ns)   --->   "%r_1 = icmp ne i7 %trunc_ln718, 0" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:285]   --->   Operation 170 'icmp' 'r_1' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node carry_1)   --->   "%p_Result_2 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %select_ln340_16, i32 23)" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:285]   --->   Operation 171 'bitselect' 'p_Result_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_1)   --->   "%r = or i1 %r_1, %tmp_69" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:285]   --->   Operation 172 'or' 'r' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_1)   --->   "%tmp_71 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %select_ln340_16, i32 7)" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:285]   --->   Operation 173 'bitselect' 'tmp_71' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_1)   --->   "%and_ln415 = and i1 %tmp_71, %r" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:285]   --->   Operation 174 'and' 'and_ln415' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_1)   --->   "%zext_ln415 = zext i1 %and_ln415 to i16" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:285]   --->   Operation 175 'zext' 'zext_ln415' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 176 [1/1] (2.07ns) (out node of the LUT)   --->   "%p_Val2_1 = add i16 %zext_ln415, %p_Val2_s" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:285]   --->   Operation 176 'add' 'p_Val2_1' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node carry_1)   --->   "%tmp_72 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_1, i32 15)" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:285]   --->   Operation 177 'bitselect' 'tmp_72' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node carry_1)   --->   "%xor_ln416 = xor i1 %tmp_72, true" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:285]   --->   Operation 178 'xor' 'xor_ln416' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 179 [1/1] (0.97ns) (out node of the LUT)   --->   "%carry_1 = and i1 %p_Result_2, %xor_ln416" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:285]   --->   Operation 179 'and' 'carry_1' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 180 [1/1] (0.00ns)   --->   "%p_Result_3 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_1, i32 15)" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:285]   --->   Operation 180 'bitselect' 'p_Result_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 181 [1/1] (0.00ns)   --->   "%p_Result_s_51 = call i7 @_ssdm_op_PartSelect.i7.i32.i32.i32(i32 %select_ln340_16, i32 25, i32 31)" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:285]   --->   Operation 181 'partselect' 'p_Result_s_51' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 182 [1/1] (1.48ns)   --->   "%Range2_all_ones = icmp eq i7 %p_Result_s_51, -1" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:285]   --->   Operation 182 'icmp' 'Range2_all_ones' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 183 [1/1] (0.00ns)   --->   "%p_Result_1 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %select_ln340_16, i32 24, i32 31)" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:285]   --->   Operation 183 'partselect' 'p_Result_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 184 [1/1] (1.55ns)   --->   "%Range1_all_ones = icmp eq i8 %p_Result_1, -1" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:285]   --->   Operation 184 'icmp' 'Range1_all_ones' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 185 [1/1] (1.55ns)   --->   "%Range1_all_zeros = icmp eq i8 %p_Result_1, 0" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:285]   --->   Operation 185 'icmp' 'Range1_all_zeros' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%tmp_74 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %select_ln340_16, i32 24)" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:285]   --->   Operation 186 'bitselect' 'tmp_74' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%xor_ln779 = xor i1 %tmp_74, true" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:285]   --->   Operation 187 'xor' 'xor_ln779' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%and_ln779 = and i1 %Range2_all_ones, %xor_ln779" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:285]   --->   Operation 188 'and' 'and_ln779' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%deleted_ones = select i1 %carry_1, i1 %and_ln779, i1 %Range1_all_ones" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:285]   --->   Operation 189 'select' 'deleted_ones' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 190 [1/1] (0.99ns) (out node of the LUT)   --->   "%and_ln786 = and i1 %p_Result_3, %deleted_ones" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:285]   --->   Operation 190 'and' 'and_ln786' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.73>
ST_8 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node or_ln340)   --->   "%deleted_zeros = select i1 %carry_1, i1 %Range1_all_ones, i1 %Range1_all_zeros" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:285]   --->   Operation 191 'select' 'deleted_zeros' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 192 [1/1] (0.97ns)   --->   "%and_ln781 = and i1 %carry_1, %Range1_all_ones" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:285]   --->   Operation 192 'and' 'and_ln781' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node or_ln340)   --->   "%xor_ln785 = xor i1 %deleted_zeros, true" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:285]   --->   Operation 193 'xor' 'xor_ln785' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 194 [1/1] (0.00ns) (grouped into LUT with out node or_ln340)   --->   "%or_ln785 = or i1 %p_Result_3, %xor_ln785" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:285]   --->   Operation 194 'or' 'or_ln785' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 195 [1/1] (0.97ns)   --->   "%xor_ln785_1 = xor i1 %p_Result_s, true" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:285]   --->   Operation 195 'xor' 'xor_ln785_1' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 196 [1/1] (0.00ns) (grouped into LUT with out node or_ln340)   --->   "%overflow = and i1 %or_ln785, %xor_ln785_1" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:285]   --->   Operation 196 'and' 'overflow' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node underflow)   --->   "%or_ln786 = or i1 %and_ln781, %and_ln786" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:285]   --->   Operation 197 'or' 'or_ln786' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node underflow)   --->   "%xor_ln786_8 = xor i1 %or_ln786, true" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:285]   --->   Operation 198 'xor' 'xor_ln786_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 199 [1/1] (0.97ns) (out node of the LUT)   --->   "%underflow = and i1 %p_Result_s, %xor_ln786_8" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:285]   --->   Operation 199 'and' 'underflow' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 200 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln340 = or i1 %underflow, %overflow" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:285]   --->   Operation 200 'or' 'or_ln340' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 201 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_17)   --->   "%or_ln340_9 = or i1 %and_ln786, %xor_ln785_1" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:285]   --->   Operation 201 'or' 'or_ln340_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 202 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_17)   --->   "%or_ln340_10 = or i1 %or_ln340_9, %and_ln781" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:285]   --->   Operation 202 'or' 'or_ln340_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 203 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln340_8 = select i1 %or_ln340, i16 32767, i16 %p_Val2_1" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:285]   --->   Operation 203 'select' 'select_ln340_8' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 204 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_17)   --->   "%select_ln388_8 = select i1 %underflow, i16 -32768, i16 %p_Val2_1" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:285]   --->   Operation 204 'select' 'select_ln388_8' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 205 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_17 = select i1 %or_ln340_10, i16 %select_ln340_8, i16 %select_ln388_8" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:285]   --->   Operation 205 'select' 'select_ln340_17' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 206 [1/1] (0.00ns)   --->   "ret i16 %select_ln340_17" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:285]   --->   Operation 206 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2ns.

 <State 1>: 6.38ns
The critical path consists of the following:
	wire read on port 'p_read11' (yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:282) [25]  (0 ns)
	'mul' operation of DSP[59] ('mul_ln1118_2', yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:282) [59]  (6.38 ns)

 <State 2>: 7.06ns
The critical path consists of the following:
	'add' operation ('add_ln1192', yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:282) [45]  (2.55 ns)
	'and' operation ('and_ln786_1', yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:282) [50]  (0 ns)
	'select' operation ('select_ln388', yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:282) [55]  (0.978 ns)
	'select' operation ('select_ln340_9', yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:282) [56]  (0.978 ns)
	'add' operation ('add_ln1192_1', yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:282) [62]  (2.55 ns)

 <State 3>: 6.46ns
The critical path consists of the following:
	'xor' operation ('xor_ln786_1', yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:282) [66]  (0 ns)
	'and' operation ('and_ln786_2', yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:282) [67]  (0 ns)
	'select' operation ('select_ln388_1', yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:282) [72]  (0.978 ns)
	'select' operation ('select_ln340_10', yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:282) [73]  (0.978 ns)
	'add' operation ('add_ln703_2', yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:282) [81]  (2.55 ns)
	'select' operation ('select_ln388_2', yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:282) [89]  (0.978 ns)
	'select' operation ('select_ln340_11', yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:282) [90]  (0.978 ns)

 <State 4>: 7.06ns
The critical path consists of the following:
	'add' operation ('add_ln1192_3', yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:282) [96]  (2.55 ns)
	'and' operation ('and_ln786_4', yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:282) [101]  (0 ns)
	'select' operation ('select_ln388_3', yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:282) [106]  (0.978 ns)
	'select' operation ('select_ln340_12', yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:282) [107]  (0.978 ns)
	'add' operation ('add_ln1192_4', yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:282) [113]  (2.55 ns)

 <State 5>: 6.46ns
The critical path consists of the following:
	'xor' operation ('xor_ln786_4', yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:282) [117]  (0 ns)
	'and' operation ('and_ln786_5', yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:282) [118]  (0 ns)
	'select' operation ('select_ln388_4', yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:282) [123]  (0.978 ns)
	'select' operation ('select_ln340_13', yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:282) [124]  (0.978 ns)
	'add' operation ('add_ln703_5', yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:282) [132]  (2.55 ns)
	'select' operation ('select_ln388_5', yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:282) [140]  (0.978 ns)
	'select' operation ('select_ln340_14', yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:282) [141]  (0.978 ns)

 <State 6>: 7.06ns
The critical path consists of the following:
	'add' operation ('add_ln1192_6', yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:282) [147]  (2.55 ns)
	'and' operation ('and_ln786_7', yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:282) [152]  (0 ns)
	'select' operation ('select_ln388_6', yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:282) [157]  (0.978 ns)
	'select' operation ('select_ln340_15', yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:282) [158]  (0.978 ns)
	'add' operation ('add_ln1192_7', yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:282) [164]  (2.55 ns)

 <State 7>: 7.49ns
The critical path consists of the following:
	'xor' operation ('xor_ln786_7', yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:282) [168]  (0 ns)
	'and' operation ('and_ln786_8', yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:282) [169]  (0 ns)
	'select' operation ('select_ln388_7', yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:282) [174]  (0.978 ns)
	'select' operation ('select_ln340_16', yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:282) [175]  (0.978 ns)
	'icmp' operation ('r', yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:285) [180]  (1.49 ns)
	'or' operation ('r', yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:285) [182]  (0 ns)
	'and' operation ('and_ln415', yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:285) [184]  (0 ns)
	'add' operation ('__Val2__', yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:285) [186]  (2.08 ns)
	'xor' operation ('xor_ln416', yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:285) [188]  (0 ns)
	'and' operation ('carry', yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:285) [189]  (0.978 ns)
	'select' operation ('deleted_ones', yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:285) [200]  (0 ns)
	'and' operation ('and_ln786', yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:285) [206]  (0.993 ns)

 <State 8>: 4.73ns
The critical path consists of the following:
	'and' operation ('and_ln781', yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:285) [201]  (0.978 ns)
	'or' operation ('or_ln786', yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:285) [207]  (0 ns)
	'xor' operation ('xor_ln786_8', yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:285) [208]  (0 ns)
	'and' operation ('underflow', yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:285) [209]  (0.978 ns)
	'or' operation ('or_ln340', yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:285) [210]  (0.993 ns)
	'select' operation ('select_ln340_8', yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:285) [213]  (0.805 ns)
	'select' operation ('select_ln340_17', yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:285) [215]  (0.978 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
