csi-xmsim - CSI: Command line:
xmsim
    -f /home/dragos.pascu/Projects/ahb-arbiter-project/tb/xcelium.d/run.lnx8664.20.09.d/dragos.pascu_20477/xmsim.args
        -INPUT @source /sw/cadence/XCELIUM2009/tools/methodology/UVM/CDNS-1.1d/additions/sv/files/tcl/uvm_sim.tcl
        -uvmhome /sw/cadence/XCELIUM2009/tools/methodology/UVM/CDNS-1.1d
        -sv_lib /sw/cadence/XCELIUM2009/tools/methodology/UVM/CDNS-1.1d/additions/sv/lib/64bit/libuvmpli.so
        +UVM_TESTNAME=simple_write_test
        -gui
        -TCL
        -MESSAGES
        -SV_LIB /sw/cadence/XCELIUM2009/tools/methodology/UVM/CDNS-1.1d/additions/sv/lib/64bit/libuvmdpi.so
        +EMGRLOG xrun.log
        -XLSTIME 1660809942
        -XLKEEP
        -XLMODE ./xcelium.d/run.lnx8664.20.09.d
        -RUNMODE
        -CDSLIB ./xcelium.d/run.lnx8664.20.09.d/cds.lib
        -HDLVAR ./xcelium.d/run.lnx8664.20.09.d/hdl.var
        -XLNAME xrun
        -XLVERSION TOOL:	xrun(64)	20.09-s009
        -XLNAME ./xcelium.d/run.lnx8664.20.09.d/dragos.pascu_20477
    -CHECK_VERSION TOOL:	xrun(64)	20.09-s009
    -LOG_FD 4
    -LOG_FD_NAME xrun.log
    -cmdnopsim
    -runlock /home/dragos.pascu/Projects/ahb-arbiter-project/tb/xcelium.d/run.lnx8664.20.09.d/.xmlib.lock
    -runscratch /home/dragos.pascu/Projects/ahb-arbiter-project/tb/xcelium.d/run.lnx8664.20.09.d/dragos.pascu_20477

csi-xmsim - CSI: *F,INTERR: INTERNAL EXCEPTION
Observed simulation time : 5 NS + 133
-----------------------------------------------------------------
The tool has encountered an unexpected condition and must exit.
Contact Cadence Design Systems customer support about this
problem and provide enough information to help us reproduce it,
including the logfile that contains this error message.
  TOOL:	xmsim(64)	20.09-s009
  HOSTNAME: dragos.pascu
  OPERATING SYSTEM: Linux 3.10.0-1160.el7.x86_64 #1 SMP Mon Oct 19 16:18:59 UTC 2020 x86_64
  MESSAGE: xdlib_openPakLib: failed to seek end of bfp of library 'worklib'
-----------------------------------------------------------------

csi-xmsim - CSI: Cadence Support Investigation, recording details
External Code in function: <unavailable> offset -65511
External Code in function: <unavailable> offset -65536
Intermediate File: chole (IF_CHOLE) in verilog_package worklib.uvm_pkg:sv (VST)
Verilog Syntax Tree: identifier expression (VST_E_IDENTIFIER) in verilog_package worklib.uvm_pkg:sv (VST)
	File: /sw/cadence/XCELIUM2009/tools/methodology/UVM/CDNS-1.1d/sv/src/base/uvm_phase.svh, line 561, position 14
	Scope: uvm_pkg::uvm_phase::m_aa2string
	Decompile: aa
	Source  :     foreach (aa[ph]) begin
	Position:               ^
Verilog Syntax Tree: logic type (VST_T_LOGIC) in interface worklib.test_harness:sv (VST)
	Decompile: logic
Verilog Syntax Tree: indexed vector type (VST_T_INDEXED_VEC) in interface worklib.test_harness:sv (VST)
	Scope: test_harness
	Decompile: logic
Verilog Syntax Tree: static range (VST_R_STATIC_RANGE) in interface worklib.test_harness:sv (VST)
	Decompile: 1 to 0
Verilog Syntax Tree: logic type (VST_T_LOGIC) in verilog_package worklib.integration_pkg:sv (VST)
	Decompile: logic
Verilog Syntax Tree: package referral (VST_R_PACKAGE) in interface worklib.test_harness:sv (VST)
	Scope: integration_pkg
	Decompile: unspecified master_number
Verilog Syntax Tree: parameter declaration (VST_D_PARAMETER) in verilog_package worklib.integration_pkg:sv (VST)
	File: /home/dragos.pascu/Projects/ahb-arbiter-project/rtl/integration_pkg.sv, line 6, position 24
	Scope: integration_pkg
	Decompile: unspecified master_number
	Source  :   parameter master_number = 9;
	Position:                         ^
Verilog Syntax Tree: indexed vector type (VST_T_INDEXED_VEC) in verilog_package worklib.integration_pkg:sv (VST)
	Decompile: logic signed
Verilog Syntax Tree: unspecified type (VST_T_UNSPECIFIED) in verilog_package worklib.integration_pkg:sv (VST)
	Scope: integration_pkg
	Decompile: unspecified
Verilog Syntax Tree: class declaration (VST_D_CLASS) in verilog_package worklib.uvm_pkg:sv (VST)
	File: /sw/cadence/XCELIUM2009/tools/methodology/UVM/CDNS-1.1d/sv/src/comps/uvm_driver.svh, line 44, position 15
	Scope: uvm_pkg::uvm_driver
	Decompile: uvm_pkg::uvm_driver#(REQ,RSP)
	Source  : class uvm_driver #(type REQ=uvm_sequence_item,
	Position:                ^
Verilog Syntax Tree: class declaration (VST_D_CLASS) in verilog_package worklib.ahb_agent_pkg:sv (VST)
	File: /home/dragos.pascu/Projects/ahb-arbiter-project/agent/ahb_seq/ahb_transaction.sv, line 32, position 20
	Scope: ahb_agent_pkg::ahb_transaction
	Decompile: ahb_agent_pkg::ahb_transaction
	Source  : class ahb_transaction extends uvm_sequence_item;
	Position:                     ^
Intermediate File: string (IF_STRING) in interface worklib.test_harness:sv (VST)
	Decompile: hreset
Verilog Syntax Tree: class type (VST_T_CLASS) in verilog_package worklib.ahb_agent_pkg:sv (VST)
	File: /home/dragos.pascu/Projects/ahb-arbiter-project/agent/ahb_master_agent/ahb_master_driver.sv, line 1, position 58
	Scope: ahb_agent_pkg::ahb_master_driver
	Decompile: ahb_agent_pkg::ahb_transaction
	Source  : class ahb_master_driver extends uvm_driver#(ahb_transaction);
	Position:                                                           ^
Verilog Syntax Tree: register declaration (VST_D_REG) in verilog_package worklib.ahb_agent_pkg:sv (VST)
	File: /home/dragos.pascu/Projects/ahb-arbiter-project/agent/ahb_seq/ahb_transaction.sv, line 38, position 30
	Scope: ahb_agent_pkg::ahb_transaction
	Decompile: logic haddr
	Source  :         rand logic [31:0] haddr;
	Position:                               ^
Verilog Syntax Tree: indexed vector type (VST_T_INDEXED_VEC) in verilog_package worklib.ahb_agent_pkg:sv (VST)
	Scope: ahb_agent_pkg::ahb_transaction
	Decompile: logic
Verilog Syntax Tree: register declaration (VST_D_REG) in verilog_package worklib.uvm_pkg:sv (VST)
	File: /sw/cadence/XCELIUM2009/tools/methodology/UVM/CDNS-1.1d/sv/src/comps/uvm_driver.svh, line 65, position 8
	Scope: uvm_pkg::uvm_driver
	Decompile: REQ req
	Source  :   REQ req;
	Position:         ^
Verilog Syntax Tree: type parameter (VST_T_TYPE_PARAMETER) in verilog_package worklib.uvm_pkg:sv (VST)
	Scope: uvm_pkg::uvm_driver
	Decompile: REQ
Intermediate File: data block (IF_BLK) in snapshot worklib.top:sv (SSS)
Verilog Syntax Tree: identifier type (VST_T_IDENTIFIER) in verilog_package worklib.uvm_pkg:sv (VST)
	File: /sw/cadence/XCELIUM2009/tools/methodology/UVM/CDNS-1.1d/sv/src/comps/uvm_driver.svh, line 65, position 4
	Scope: uvm_pkg::uvm_driver
	Decompile: REQ
	Source  :   REQ req;
	Position:     ^
Verilog Syntax Tree: type parameter declaration (VST_D_TYPE_PARAMETER) in verilog_package worklib.uvm_pkg:sv (VST)
	File: /sw/cadence/XCELIUM2009/tools/methodology/UVM/CDNS-1.1d/sv/src/comps/uvm_driver.svh, line 45, position 26
	Scope: uvm_pkg::uvm_driver
	Decompile: RSP
	Source  :                    type RSP=REQ) extends uvm_component;
	Position:                           ^
Verilog Syntax Tree: package declaration (VST_D_PACKAGE) in verilog_package worklib.ahb_agent_pkg:sv (VST)
	File: /home/dragos.pascu/Projects/ahb-arbiter-project/agent/ahb_agent_pkg.sv, line 1, position 20
	Scope: ahb_agent_pkg
	Decompile: ahb_agent_pkg
	Source  : package ahb_agent_pkg;
	Position:                     ^
Simulator Snap Shot: gd (SSS_GD) in snapshot worklib.top:sv (SSS)
Verilog Syntax Tree: wire declaration (VST_D_WIRE) in interface worklib.test_harness:sv (VST)
	File: /home/dragos.pascu/Projects/ahb-arbiter-project/tb/test_harness.sv, line 1, position 47
	Scope: test_harness
	Decompile: logic hreset
	Source  : interface test_harness(input hclk, input  hreset);
	Position:                                                ^
Verilog Syntax Tree: wire declaration (VST_D_WIRE) in interface worklib.test_harness:sv (VST)
	File: /home/dragos.pascu/Projects/ahb-arbiter-project/tb/test_harness.sv, line 19, position 20
	Scope: test_harness
	Decompile: logic m_hsize
	Source  :     wire[2:0] m_hsize = 0;
	Position:                     ^
Simulator Snap Shot: root (SSS_ROOT) in snapshot worklib.top:sv (SSS)
Verilog Syntax Tree: overlay table (VST_OVERLAY_TABLE) in verilog_package worklib.uvm_pkg:sv (SIG) <0x3252c56a>
	Decompile: uvm_pkg::uvm_reg_mem_hdl_paths_seq
Verilog Syntax Tree: dpifunction declaration (VST_D_DPIFUNCTION) in verilog_package worklib.uvm_pkg:sv (VST)
	File: /sw/cadence/XCELIUM2009/tools/methodology/UVM/CDNS-1.1d/sv/src/dpi/uvm_hdl.svh, line 121, position 49
	Scope: uvm_pkg::uvm_hdl_read
	Decompile: unable to decompile type 801
	Source  :   import "DPI-C" context function int uvm_hdl_read(string path, output uvm_hdl_data_t value);
	Position:                                                  ^
Verilog Syntax Tree: overlay table (VST_OVERLAY_TABLE) in verilog_package worklib.uvm_pkg:sv (SIG) <0x69a8399e>
	Decompile: uvm_pkg::uvm_reg
User Code in function: <unavailable> offset 59267744
csi-xmsim - CSI: investigation complete took 0.306 secs, send this file to Cadence Support
