------- FILE kernel.asm LEVEL 1 PASS 2
      1  f800 ????						; Spider Web game for Atari VCS/2600
      2  f800 ????						; Created by D Cooper Dalrymple 2018 - dcdalrymple.com
      3  f800 ????						; Licensed under GNU LGPL V3.0
      4  f800 ????						; Last revision: September 5th, 2019
      5  f800 ????
      6  f800 ????				      processor	6502
------- FILE vcs.h LEVEL 2 PASS 2
      0  f800 ????				      include	"vcs.h"
      1  f800 ????						; VCS.H
      2  f800 ????						; Version 1.05, 13/November/2003
      3  f800 ????
      4  f800 ????	       00 69	   VERSION_VCS =	105
      5  f800 ????
      6  f800 ????						; THIS IS A PRELIMINARY RELEASE OF *THE* "STANDARD" VCS.H
      7  f800 ????						; THIS FILE IS EXPLICITLY SUPPORTED AS A DASM-PREFERRED COMPANION FILE
      8  f800 ????						; PLEASE DO *NOT* REDISTRIBUTE THIS FILE!
      9  f800 ????						;
     10  f800 ????						; This file defines hardware registers and memory mapping for the
     11  f800 ????						; Atari 2600. It is distributed as a companion machine-specific support package
     12  f800 ????						; for the DASM compiler. Updates to this file, DASM, and associated tools are
     13  f800 ????						; available at at http://www.atari2600.org/dasm
     14  f800 ????						;
     15  f800 ????						; Many thanks to the original author(s) of this file, and to everyone who has
     16  f800 ????						; contributed to understanding the Atari 2600.  If you take issue with the
     17  f800 ????						; contents, or naming of registers, please write to me (atari2600@taswegian.com)
     18  f800 ????						; with your views.  Please contribute, if you think you can improve this
     19  f800 ????						; file!
     20  f800 ????						;
     21  f800 ????						; Latest Revisions...
     22  f800 ????						; 1.05  13/NOV/2003	  - Correction to 1.04 - now functions as requested by MR.
     23  f800 ????						;			  - Added VERSION_VCS equate (which will reflect 100x version #)
     24  f800 ????						;			    This will allow conditional code to verify VCS.H being
     25  f800 ????						;			    used for code assembly.
     26  f800 ????						; 1.04  12/NOV/2003	 Added TIA_BASE_WRITE_ADDRESS and TIA_BASE_READ_ADDRESS for
     27  f800 ????						;			 convenient disassembly/reassembly compatibility for hardware
     28  f800 ????						;			 mirrored reading/writing differences.	This is more a
     29  f800 ????						;			 readability issue, and binary compatibility with disassembled
     30  f800 ????						;			 and reassembled sources.  Per Manuel Rotschkar's suggestion.
     31  f800 ????						; 1.03  12/MAY/2003	 Added SEG segment at end of file to fix old-code compatibility
     32  f800 ????						;			 which was broken by the use of segments in this file, as
     33  f800 ????						;			 reported by Manuel Polik on [stella] 11/MAY/2003
     34  f800 ????						; 1.02  22/MAR/2003	 Added TIMINT($285)
     35  f800 ????						; 1.01				Constant offset added to allow use for 3F-style bankswitching
     36  f800 ????						;						 - define TIA_BASE_ADDRESS as $40 for Tigervision carts, otherwise
     37  f800 ????						;						   it is safe to leave it undefined, and the base address will
     38  f800 ????						;						   be set to 0.  Thanks to Eckhard Stolberg for the suggestion.
     39  f800 ????						;			    Note, may use -DLABEL=EXPRESSION to define TIA_BASE_ADDRESS
     40  f800 ????						;			  - register definitions are now generated through assignment
     41  f800 ????						;			    in uninitialised segments.	This allows a changeable base
     42  f800 ????						;			    address architecture.
     43  f800 ????						; 1.0	22/MAR/2003		Initial release
     44  f800 ????
     45  f800 ????
     46  f800 ????						;-------------------------------------------------------------------------------
     47  f800 ????
     48  f800 ????						; TIA_BASE_ADDRESS
     49  f800 ????						; The TIA_BASE_ADDRESS defines the base address of access to TIA registers.
     50  f800 ????						; Normally 0, the base address should (externally, before including this file)
     51  f800 ????						; be set to $40 when creating 3F-bankswitched (and other?) cartridges.
     52  f800 ????						; The reason is that this bankswitching scheme treats any access to locations
     53  f800 ????						; < $40 as a bankswitch.
     54  f800 ????
     55  f800 ????			  -	      IFNCONST	TIA_BASE_ADDRESS
     56  f800 ????			  -TIA_BASE_ADDRESS =	0
     57  f800 ????				      ENDIF
     58  f800 ????
     59  f800 ????						; Note: The address may be defined on the command-line using the -D switch, eg:
     60  f800 ????						; dasm.exe code.asm -DTIA_BASE_ADDRESS=$40 -f3 -v5 -ocode.bin
     61  f800 ????						; *OR* by declaring the label before including this file, eg:
     62  f800 ????						; TIA_BASE_ADDRESS = $40
     63  f800 ????						;   include "vcs.h"
     64  f800 ????
     65  f800 ????						; Alternate read/write address capability - allows for some disassembly compatibility
     66  f800 ????						; usage ; to allow reassembly to binary perfect copies).  This is essentially catering
     67  f800 ????						; for the mirrored ROM hardware registers.
     68  f800 ????
     69  f800 ????						; Usage: As per above, define the TIA_BASE_READ_ADDRESS and/or TIA_BASE_WRITE_ADDRESS
     70  f800 ????						; using the -D command-line switch, as required.  If the addresses are not defined,
     71  f800 ????						; they defaut to the TIA_BASE_ADDRESS.
     72  f800 ????
     73  f800 ????			  -	      IFNCONST	TIA_BASE_READ_ADDRESS
     74  f800 ????			  -TIA_BASE_READ_ADDRESS =	TIA_BASE_ADDRESS
     75  f800 ????				      ENDIF
     76  f800 ????
     77  f800 ????			  -	      IFNCONST	TIA_BASE_WRITE_ADDRESS
     78  f800 ????			  -TIA_BASE_WRITE_ADDRESS =	TIA_BASE_ADDRESS
     79  f800 ????				      ENDIF
     80  f800 ????
     81  f800 ????						;-------------------------------------------------------------------------------
     82  f800 ????
     83 U002d ????				      SEG.U	TIA_REGISTERS_WRITE
     84 U0000					      ORG	TIA_BASE_WRITE_ADDRESS
     85 U0000
     86 U0000							; DO NOT CHANGE THE RELATIVE ORDERING OF REGISTERS!
     87 U0000
     88 U0000		       00	   VSYNC      ds	1	; $00	 0000 00x0   Vertical Sync Set-Clear
     89 U0001		       00	   VBLANK     ds	1	; $01	 xx00 00x0   Vertical Blank Set-Clear
     90 U0002		       00	   WSYNC      ds	1	; $02	 ---- ----   Wait for Horizontal Blank
     91 U0003		       00	   RSYNC      ds	1	; $03	 ---- ----   Reset Horizontal Sync Counter
     92 U0004		       00	   NUSIZ0     ds	1	; $04	 00xx 0xxx   Number-Size player/missle 0
     93 U0005		       00	   NUSIZ1     ds	1	; $05	 00xx 0xxx   Number-Size player/missle 1
     94 U0006		       00	   COLUP0     ds	1	; $06	 xxxx xxx0   Color-Luminance Player 0
     95 U0007		       00	   COLUP1     ds	1	; $07	 xxxx xxx0   Color-Luminance Player 1
     96 U0008		       00	   COLUPF     ds	1	; $08	 xxxx xxx0   Color-Luminance Playfield
     97 U0009		       00	   COLUBK     ds	1	; $09	 xxxx xxx0   Color-Luminance Background
     98 U000a		       00	   CTRLPF     ds	1	; $0A	 00xx 0xxx   Control Playfield, Ball, Collisions
     99 U000b		       00	   REFP0      ds	1	; $0B	 0000 x000   Reflection Player 0
    100 U000c		       00	   REFP1      ds	1	; $0C	 0000 x000   Reflection Player 1
    101 U000d		       00	   PF0	      ds	1	; $0D	 xxxx 0000   Playfield Register Byte 0
    102 U000e		       00	   PF1	      ds	1	; $0E	 xxxx xxxx   Playfield Register Byte 1
    103 U000f		       00	   PF2	      ds	1	; $0F	 xxxx xxxx   Playfield Register Byte 2
    104 U0010		       00	   RESP0      ds	1	; $10	 ---- ----   Reset Player 0
    105 U0011		       00	   RESP1      ds	1	; $11	 ---- ----   Reset Player 1
    106 U0012		       00	   RESM0      ds	1	; $12	 ---- ----   Reset Missle 0
    107 U0013		       00	   RESM1      ds	1	; $13	 ---- ----   Reset Missle 1
    108 U0014		       00	   RESBL      ds	1	; $14	 ---- ----   Reset Ball
    109 U0015		       00	   AUDC0      ds	1	; $15	 0000 xxxx   Audio Control 0
    110 U0016		       00	   AUDC1      ds	1	; $16	 0000 xxxx   Audio Control 1
    111 U0017		       00	   AUDF0      ds	1	; $17	 000x xxxx   Audio Frequency 0
    112 U0018		       00	   AUDF1      ds	1	; $18	 000x xxxx   Audio Frequency 1
    113 U0019		       00	   AUDV0      ds	1	; $19	 0000 xxxx   Audio Volume 0
    114 U001a		       00	   AUDV1      ds	1	; $1A	 0000 xxxx   Audio Volume 1
    115 U001b		       00	   GRP0       ds	1	; $1B	 xxxx xxxx   Graphics Register Player 0
    116 U001c		       00	   GRP1       ds	1	; $1C	 xxxx xxxx   Graphics Register Player 1
    117 U001d		       00	   ENAM0      ds	1	; $1D	 0000 00x0   Graphics Enable Missle 0
    118 U001e		       00	   ENAM1      ds	1	; $1E	 0000 00x0   Graphics Enable Missle 1
    119 U001f		       00	   ENABL      ds	1	; $1F	 0000 00x0   Graphics Enable Ball
    120 U0020		       00	   HMP0       ds	1	; $20	 xxxx 0000   Horizontal Motion Player 0
    121 U0021		       00	   HMP1       ds	1	; $21	 xxxx 0000   Horizontal Motion Player 1
    122 U0022		       00	   HMM0       ds	1	; $22	 xxxx 0000   Horizontal Motion Missle 0
    123 U0023		       00	   HMM1       ds	1	; $23	 xxxx 0000   Horizontal Motion Missle 1
    124 U0024		       00	   HMBL       ds	1	; $24	 xxxx 0000   Horizontal Motion Ball
    125 U0025		       00	   VDELP0     ds	1	; $25	 0000 000x   Vertical Delay Player 0
    126 U0026		       00	   VDELP1     ds	1	; $26	 0000 000x   Vertical Delay Player 1
    127 U0027		       00	   VDELBL     ds	1	; $27	 0000 000x   Vertical Delay Ball
    128 U0028		       00	   RESMP0     ds	1	; $28	 0000 00x0   Reset Missle 0 to Player 0
    129 U0029		       00	   RESMP1     ds	1	; $29	 0000 00x0   Reset Missle 1 to Player 1
    130 U002a		       00	   HMOVE      ds	1	; $2A	 ---- ----   Apply Horizontal Motion
    131 U002b		       00	   HMCLR      ds	1	; $2B	 ---- ----   Clear Horizontal Move Registers
    132 U002c		       00	   CXCLR      ds	1	; $2C	 ---- ----   Clear Collision Latches
    133 U002d
    134 U002d							;-------------------------------------------------------------------------------
    135 U002d
    136 U000e ????				      SEG.U	TIA_REGISTERS_READ
    137 U0000					      ORG	TIA_BASE_READ_ADDRESS
    138 U0000
    139 U0000							;											bit 7	 bit 6
    140 U0000		       00	   CXM0P      ds	1	; $00	     xx00 0000	     Read Collision  M0-P1   M0-P0
    141 U0001		       00	   CXM1P      ds	1	; $01	     xx00 0000			     M1-P0   M1-P1
    142 U0002		       00	   CXP0FB     ds	1	; $02	     xx00 0000			     P0-PF   P0-BL
    143 U0003		       00	   CXP1FB     ds	1	; $03	     xx00 0000			     P1-PF   P1-BL
    144 U0004		       00	   CXM0FB     ds	1	; $04	     xx00 0000			     M0-PF   M0-BL
    145 U0005		       00	   CXM1FB     ds	1	; $05	     xx00 0000			     M1-PF   M1-BL
    146 U0006		       00	   CXBLPF     ds	1	; $06	     x000 0000			     BL-PF   -----
    147 U0007		       00	   CXPPMM     ds	1	; $07	     xx00 0000			     P0-P1   M0-M1
    148 U0008		       00	   INPT0      ds	1	; $08	     x000 0000	     Read Pot Port 0
    149 U0009		       00	   INPT1      ds	1	; $09	     x000 0000	     Read Pot Port 1
    150 U000a		       00	   INPT2      ds	1	; $0A	     x000 0000	     Read Pot Port 2
    151 U000b		       00	   INPT3      ds	1	; $0B	     x000 0000	     Read Pot Port 3
    152 U000c		       00	   INPT4      ds	1	; $0C		x000 0000	 Read Input (Trigger) 0
    153 U000d		       00	   INPT5      ds	1	; $0D		x000 0000	 Read Input (Trigger) 1
    154 U000e
    155 U000e							;-------------------------------------------------------------------------------
    156 U000e
    157 U0298 ????				      SEG.U	RIOT
    158 U0280					      ORG	$280
    159 U0280
    160 U0280							; RIOT MEMORY MAP
    161 U0280
    162 U0280		       00	   SWCHA      ds	1	; $280      Port A data register for joysticks:
    163 U0281							;			Bits 4-7 for player 1.  Bits 0-3 for player 2.
    164 U0281
    165 U0281		       00	   SWACNT     ds	1	; $281      Port A data direction register (DDR)
    166 U0282		       00	   SWCHB      ds	1	; $282		Port B data (console switches)
    167 U0283		       00	   SWBCNT     ds	1	; $283      Port B DDR
    168 U0284		       00	   INTIM      ds	1	; $284		Timer output
    169 U0285
    170 U0285		       00	   TIMINT     ds	1	; $285
    171 U0286
    172 U0286							; Unused/undefined registers ($285-$294)
    173 U0286
    174 U0286		       00		      ds	1	; $286
    175 U0287		       00		      ds	1	; $287
    176 U0288		       00		      ds	1	; $288
    177 U0289		       00		      ds	1	; $289
    178 U028a		       00		      ds	1	; $28A
    179 U028b		       00		      ds	1	; $28B
    180 U028c		       00		      ds	1	; $28C
    181 U028d		       00		      ds	1	; $28D
    182 U028e		       00		      ds	1	; $28E
    183 U028f		       00		      ds	1	; $28F
    184 U0290		       00		      ds	1	; $290
    185 U0291		       00		      ds	1	; $291
    186 U0292		       00		      ds	1	; $292
    187 U0293		       00		      ds	1	; $293
    188 U0294
    189 U0294		       00	   TIM1T      ds	1	; $294		set 1 clock interval
    190 U0295		       00	   TIM8T      ds	1	; $295      set 8 clock interval
    191 U0296		       00	   TIM64T     ds	1	; $296      set 64 clock interval
    192 U0297		       00	   T1024T     ds	1	; $297      set 1024 clock interval
    193 U0298
    194 U0298							;-------------------------------------------------------------------------------
    195 U0298							; The following required for back-compatibility with code which does not use
    196 U0298							; segments.
    197 U0298
    198  f800 ????				      SEG
    199  f800 ????
    200  f800 ????						; EOF
------- FILE kernel.asm
------- FILE macro.h LEVEL 2 PASS 2
      0  f800 ????				      include	"macro.h"
      1  f800 ????						; MACRO.H
      2  f800 ????						; Version 1.06, 3/SEPTEMBER/2004
      3  f800 ????
      4  f800 ????	       00 6a	   VERSION_MACRO =	106
      5  f800 ????
      6  f800 ????						;
      7  f800 ????						; THIS FILE IS EXPLICITLY SUPPORTED AS A DASM-PREFERRED COMPANION FILE
      8  f800 ????						; PLEASE DO *NOT* REDISTRIBUTE MODIFIED VERSIONS OF THIS FILE!
      9  f800 ????						;
     10  f800 ????						; This file defines DASM macros useful for development for the Atari 2600.
     11  f800 ????						; It is distributed as a companion machine-specific support package
     12  f800 ????						; for the DASM compiler. Updates to this file, DASM, and associated tools are
     13  f800 ????						; available at at http://www.atari2600.org/dasm
     14  f800 ????						;
     15  f800 ????						; Many thanks to the people who have contributed.  If you take issue with the
     16  f800 ????						; contents, or would like to add something, please write to me
     17  f800 ????						; (atari2600@taswegian.com) with your contribution.
     18  f800 ????						;
     19  f800 ????						; Latest Revisions...
     20  f800 ????						;
     21  f800 ????						; 1.06  03/SEP/2004	 - nice revision of VERTICAL_BLANK (Edwin Blink)
     22  f800 ????						; 1.05  14/NOV/2003	 - Added VERSION_MACRO equate (which will reflect 100x version #)
     23  f800 ????						;			   This will allow conditional code to verify MACRO.H being
     24  f800 ????						;			   used for code assembly.
     25  f800 ????						; 1.04  13/NOV/2003	 - SET_POINTER macro added (16-bit address load)
     26  f800 ????						;
     27  f800 ????						; 1.03  23/JUN/2003	 - CLEAN_START macro added - clears TIA, RAM, registers
     28  f800 ????						;
     29  f800 ????						; 1.02  14/JUN/2003	 - VERTICAL_SYNC macro added
     30  f800 ????						;			   (standardised macro for vertical synch code)
     31  f800 ????						; 1.01  22/MAR/2003	 - SLEEP macro added.
     32  f800 ????						;			 - NO_ILLEGAL_OPCODES switch implemented
     33  f800 ????						; 1.0	22/MAR/2003		Initial release
     34  f800 ????
     35  f800 ????						; Note: These macros use illegal opcodes.  To disable illegal opcode usage,
     36  f800 ????						;   define the symbol NO_ILLEGAL_OPCODES (-DNO_ILLEGAL_OPCODES=1 on command-line).
     37  f800 ????						;   If you do not allow illegal opcode usage, you must include this file
     38  f800 ????						;   *after* including VCS.H (as the non-illegal opcodes access hardware
     39  f800 ????						;   registers and require them to be defined first).
     40  f800 ????
     41  f800 ????						; Available macros...
     42  f800 ????						;   SLEEP n		 - sleep for n cycles
     43  f800 ????						;   VERTICAL_SYNC	 - correct 3 scanline vertical synch code
     44  f800 ????						;   CLEAN_START	 - set machine to known state on startup
     45  f800 ????						;   SET_POINTER	 - load a 16-bit absolute to a 16-bit variable
     46  f800 ????
     47  f800 ????						;-------------------------------------------------------------------------------
     48  f800 ????						; SLEEP duration
     49  f800 ????						; Original author: Thomas Jentzsch
     50  f800 ????						; Inserts code which takes the specified number of cycles to execute.	This is
     51  f800 ????						; useful for code where precise timing is required.
     52  f800 ????						; ILLEGAL-OPCODE VERSION DOES NOT AFFECT FLAGS OR REGISTERS.
     53  f800 ????						; LEGAL OPCODE VERSION MAY AFFECT FLAGS
     54  f800 ????						; Uses illegal opcode (DASM 2.20.01 onwards).
     55  f800 ????
     56  f800 ????				      MAC	sleep
     57  f800 ????			   .CYCLES    SET	{1}
     58  f800 ????
     59  f800 ????				      IF	.CYCLES < 2
     60  f800 ????				      ECHO	"MACRO ERROR: 'SLEEP': Duration must be > 1"
     61  f800 ????				      ERR
     62  f800 ????				      ENDIF
     63  f800 ????
     64  f800 ????				      IF	.CYCLES & 1
     65  f800 ????				      IFNCONST	NO_ILLEGAL_OPCODES
     66  f800 ????				      nop	0
     67  f800 ????				      ELSE
     68  f800 ????				      bit	VSYNC
     69  f800 ????				      ENDIF
     70  f800 ????			   .CYCLES    SET	.CYCLES - 3
     71  f800 ????				      ENDIF
     72  f800 ????
     73  f800 ????				      REPEAT	.CYCLES / 2
     74  f800 ????				      nop
     75  f800 ????				      REPEND
     76  f800 ????				      ENDM		;usage: SLEEP n (n>1)
     77  f800 ????
     78  f800 ????						;-------------------------------------------------------------------------------
     79  f800 ????						; VERTICAL_SYNC
     80  f800 ????						; revised version by Edwin Blink -- saves bytes!
     81  f800 ????						; Inserts the code required for a proper 3 scanline vertical sync sequence
     82  f800 ????						; Note: Alters the accumulator
     83  f800 ????
     84  f800 ????						; OUT: A = 0
     85  f800 ????
     86  f800 ????				      MAC	vertical_sync
     87  f800 ????				      lda	#%1110	; each '1' bits generate a VSYNC ON line (bits 1..3)
     88  f800 ????			   .VSLP1     sta	WSYNC	; 1st '0' bit resets Vsync, 2nd '0' bit exit loop
     89  f800 ????				      sta	VSYNC
     90  f800 ????				      lsr
     91  f800 ????				      bne	.VSLP1	; branch until VYSNC has been reset
     92  f800 ????				      ENDM
     93  f800 ????
     94  f800 ????						;-------------------------------------------------------------------------------
     95  f800 ????						; CLEAN_START
     96  f800 ????						; Original author: Andrew Davie
     97  f800 ????						; Standardised start-up code, clears stack, all TIA registers and RAM to 0
     98  f800 ????						; Sets stack pointer to $FF, and all registers to 0
     99  f800 ????						; Sets decimal mode off, sets interrupt flag (kind of un-necessary)
    100  f800 ????						; Use as very first section of code on boot (ie: at reset)
    101  f800 ????						; Code written to minimise total ROM usage - uses weird 6502 knowledge :)
    102  f800 ????
    103  f800 ????				      MAC	clean_start
    104  f800 ????				      sei
    105  f800 ????				      cld
    106  f800 ????
    107  f800 ????				      ldx	#0
    108  f800 ????				      txa
    109  f800 ????				      tay
    110  f800 ????			   .CLEAR_STACK dex
    111  f800 ????				      txs
    112  f800 ????				      pha
    113  f800 ????				      bne	.CLEAR_STACK	; SP=$FF, X = A = Y = 0
    114  f800 ????
    115  f800 ????				      ENDM
    116  f800 ????
    117  f800 ????						;-------------------------------------------------------
    118  f800 ????						; SET_POINTER
    119  f800 ????						; Original author: Manuel Rotschkar
    120  f800 ????						;
    121  f800 ????						; Sets a 2 byte RAM pointer to an absolute address.
    122  f800 ????						;
    123  f800 ????						; Usage: SET_POINTER pointer, address
    124  f800 ????						; Example: SET_POINTER SpritePTR, SpriteData
    125  f800 ????						;
    126  f800 ????						; Note: Alters the accumulator, NZ flags
    127  f800 ????						; IN 1: 2 byte RAM location reserved for pointer
    128  f800 ????						; IN 2: absolute address
    129  f800 ????
    130  f800 ????				      MAC	set_pointer
    131  f800 ????			   .POINTER   SET	{1}
    132  f800 ????			   .ADDRESS   SET	{2}
    133  f800 ????
    134  f800 ????				      LDA	#<.ADDRESS	; Get Lowbyte of Address
    135  f800 ????				      STA	.POINTER	; Store in pointer
    136  f800 ????				      LDA	#>.ADDRESS	; Get Hibyte of Address
    137  f800 ????				      STA	.POINTER+1	; Store in pointer+1
    138  f800 ????
    139  f800 ????				      ENDM
    140  f800 ????
    141  f800 ????						;-------------------------------------------------------
    142  f800 ????						; BOUNDARY byte#
    143  f800 ????						; Original author: Denis Debro (borrowed from Bob Smith / Thomas)
    144  f800 ????						;
    145  f800 ????						; Push data to a certain position inside a page and keep count of how
    146  f800 ????						; many free bytes the programmer will have.
    147  f800 ????						;
    148  f800 ????						; eg: BOUNDARY 5    ; position at byte #5 in page
    149  f800 ????
    150  f800 ????			   .FREE_BYTES SET	0
    151  f800 ????				      MAC	boundary
    152  f800 ????				      REPEAT	256
    153  f800 ????				      IF	<. % {1} = 0
    154  f800 ????				      MEXIT
    155  f800 ????				      ELSE
    156  f800 ????			   .FREE_BYTES SET	.FREE_BYTES + 1
    157  f800 ????				      .byte	$00
    158  f800 ????				      ENDIF
    159  f800 ????				      REPEND
    160  f800 ????				      ENDM
    161  f800 ????
    162  f800 ????
    163  f800 ????						; EOF
------- FILE kernel.asm
      9  f800 ????
     10  f800 ????						;================
     11  f800 ????						; Constants
     12  f800 ????						;================
     13  f800 ????
     14  f800 ????						; PAL Region
     15  f800 ????	       00 00	   PAL	      =	0
     16  f800 ????	       00 f2	   PAL_SCANLINES =	242
     17  f800 ????	       01 38	   PAL_TOTAL  =	312
     18  f800 ????
     19  f800 ????						; NTSC Region
     20  f800 ????	       00 01	   NTSC       =	1
     21  f800 ????	       00 c0	   NTSC_SCANLINES =	192
     22  f800 ????	       01 06	   NTSC_TOTAL =	262
     23  f800 ????
     24  f800 ????						; Kernel
     25  f800 ????	       00 01	   SYSTEM     =	NTSC
     26  f800 ????				      if	SYSTEM = NTSC
     27  f800 ????	       00 c0	   KERNEL_SCANLINES =	NTSC_SCANLINES
     28  f800 ????	       01 06	   KERNEL_TOTAL =	NTSC_TOTAL
     29  f800 ????				      endif
     30  f800 ????			  -	      if	SYSTEM = PAL
     31  f800 ????			  -KERNEL_SCANLINES =	PAL_SCANLINES
     32  f800 ????			  -KERNEL_TOTAL =	PAL_TOTAL
     33  f800 ????				      endif
     34  f800 ????	       00 03	   KERNEL_VSYNC =	3
     35  f800 ????	       00 25	   KERNEL_VBLANK =	37
     36  f800 ????	       00 1e	   KERNEL_OVERSCAN =	30
     37  f800 ????	       01 40	   KERNEL_WIDTH =	40*8
     38  f800 ????	       00 44	   KERNEL_HBLANK =	68
     39  f800 ????
     40  f800 ????	       00 03	   KERNEL_IMAGE_MIRROR_DATA =	#3
     41  f800 ????	       00 06	   KERNEL_IMAGE_FULL_DATA =	#6
     42  f800 ????	       00 08	   KERNEL_IMAGE_LINE =	#8
     43  f800 ????	       00 18	   KERNEL_IMAGE_SIZE =	#24	; KERNEL_SCANLINES/KERNEL_IMAGE_LINE
     44  f800 ????
     45  f800 ????						;================
     46  f800 ????						; Variables
     47  f800 ????						;================
     48  f800 ????
     49 U008a ????				      SEG.U	vars
     50 U0080					      org	$80
     51 U0080
     52 U0080		       00	   Temp       ds	1
     53 U0081
     54 U0081		       00 00	   VBlankPtr  ds	2
     55 U0083		       00 00	   KernelPtr  ds	2
     56 U0085		       00 00	   OverScanPtr ds	2
     57 U0087
     58 U0087		       00	   Frame      ds	1
     59 U0088		       00	   FrameTimer ds	1
     60 U0089
     61 U0089		       00	   AudioStep  ds	1
     62 U008a
     63  f800 ????				      SEG
     64  f000					      org	$F000	; Start of cart area
     65  f000
     66  f000							;=======================================
     67  f000							; Global Kernel Subroutines
     68  f000							;=======================================
     69  f000
     70  f000							;=======================================
     71  f000							; PosObject
     72  f000							; ---------
     73  f000							; A - holds the X position of the object
     74  f000							; X - holds which object to position
     75  f000							;   0 = player0
     76  f000							;   1 = player1
     77  f000							;   2 = missile0
     78  f000							;   3 = missile1
     79  f000							;   4 = Ball
     80  f000							;=======================================
     81  f000
     82  f000				   PosObject
     83  f000		       38		      sec
     84  f001		       85 02		      sta	WSYNC
     85  f003				   .posobject_divide_loop
     86  f003		       e9 0f		      sbc	#15
     87  f005		       b0 fc		      bcs	.posobject_divide_loop
     88  f007		       49 07		      eor	#7
     89  f009					      REPEAT	4
     90  f009		       0a		      asl
     89  f009					      REPEND
     90  f00a		       0a		      asl
     89  f00a					      REPEND
     90  f00b		       0a		      asl
     89  f00b					      REPEND
     90  f00c		       0a		      asl
     91  f00d					      REPEND
     92  f00d		       9d 20 00 	      sta.wx	HMP0,x
     93  f010		       95 10		      sta	RESP0,x
     94  f012		       60		      rts
     95  f013
     96  f013				   PosMissile
     97  f013		       38		      sec
     98  f014		       85 02		      sta	WSYNC
     99  f016				   .posmissle_divide_loop
    100  f016		       e9 0f		      sbc	#15
    101  f018		       b0 fc		      bcs	.posmissle_divide_loop
    102  f01a		       49 07		      eor	#7
    103  f01c					      REPEAT	4
    104  f01c		       0a		      asl
    103  f01c					      REPEND
    104  f01d		       0a		      asl
    103  f01d					      REPEND
    104  f01e		       0a		      asl
    103  f01e					      REPEND
    104  f01f		       0a		      asl
    105  f020					      REPEND
    106  f020		       9d 22 00 	      sta.wx	HMM0,x
    107  f023		       95 12		      sta	RESM0,x
    108  f025		       60		      rts
    109  f026
    110  f026				   InitSystem
    111  f026
    112  f026				   .init_clean
    113  f026							; Resets RAM, TIA registers, and CPU registers
      0  f026					      CLEAN_START
      1  f026		       78		      sei
      2  f027		       d8		      cld
      3  f028
      4  f028		       a2 00		      ldx	#0
      5  f02a		       8a		      txa
      6  f02b		       a8		      tay
      7  f02c		       ca	   .CLEAR_STACK dex
      8  f02d		       9a		      txs
      9  f02e		       48		      pha
     10  f02f		       d0 fb		      bne	.CLEAR_STACK
     11  f031
    115  f031
    116  f031				   .init_tia
    117  f031							; Define default TIA register values
    118  f031
    119  f031							; Set background color
    120  f031		       a9 00		      lda	#$00	; Black
    121  f033		       85 09		      sta	COLUBK
    122  f035
    123  f035							; Set the playfield and player color
    124  f035		       a9 0e		      lda	#$0E	; White
    125  f037		       85 08		      sta	COLUPF
    126  f039		       85 06		      sta	COLUP0
    127  f03b		       85 07		      sta	COLUP1
    128  f03d
    129  f03d							; Playfield Control
    130  f03d		       a9 01		      lda	#%00000001	; 1 for mirroring
    131  f03f		       85 0a		      sta	CTRLPF
    132  f041
    133  f041							; Disable Game Elements
    134  f041		       a9 00		      lda	#$00
    135  f043		       85 1f		      sta	ENABL	; Turn off ball
    136  f045		       85 1d		      sta	ENAM0	; Turn off player 1 missile
    137  f047		       85 1e		      sta	ENAM1	; Turn off player 2 missile
    138  f049		       85 1b		      sta	GRP0	; Turn off player 1
    139  f04b		       85 1c		      sta	GRP1	; Turn off player 2
    140  f04d
    141  f04d							; Empty playfield
    142  f04d		       a9 00		      lda	#%00000000
    143  f04f		       85 0d		      sta	PF0
    144  f051		       85 0e		      sta	PF1
    145  f053		       85 0f		      sta	PF2
    146  f055
    147  f055				   .init_game
    148  f055
    149  f055		       20 af f0 	      jsr	LogoInit
    150  f058							;jsr GameInit
    151  f058
    152  f058							;=======================================
    153  f058							; Game Kernel
    154  f058							;=======================================
    155  f058
    156  f058				   Main
    157  f058
    158  f058		       20 67 f0 	      jsr	VerticalSync
    159  f05b		       20 7e f0 	      jsr	VerticalBlank
    160  f05e		       20 91 f0 	      jsr	Kernel
    161  f061		       20 98 f0 	      jsr	OverScan
    162  f064		       4c 58 f0 	      jmp	Main
    163  f067
    164  f067				   VerticalSync
    165  f067
    166  f067		       a9 00		      lda	#0
    167  f069		       85 01		      sta	VBLANK
    168  f06b
    169  f06b							; Turn on Vertical Sync signal and setup timer
    170  f06b		       a9 02		      lda	#2
    171  f06d		       85 00		      sta	VSYNC
    172  f06f
    173  f06f							; Increment frame count and reduce frame counter
    174  f06f		       e6 87		      inc	Frame
    175  f071		       c6 88		      dec	FrameTimer
    176  f073
    177  f073							; VSYNCH signal scanlines
    178  f073					      REPEAT	#KERNEL_VSYNC
    179  f073		       85 02		      sta	WSYNC
    178  f073					      REPEND
    179  f075		       85 02		      sta	WSYNC
    178  f075					      REPEND
    179  f077		       85 02		      sta	WSYNC
    180  f079					      REPEND
    181  f079
    182  f079							; Turn off Vertical Sync signal
    183  f079		       a9 00		      lda	#0
    184  f07b		       85 00		      sta	VSYNC
    185  f07d
    186  f07d				   .vsync_return
    187  f07d		       60		      rts
    188  f07e
    189  f07e				   VerticalBlank
    190  f07e							; Setup Timer
    191  f07e		       a9 2c		      lda	#44	; #KERNEL_VBLANK*76/64
    192  f080		       8d 96 02 	      sta	TIM64T
    193  f083
    194  f083				   .vblank_logic
    195  f083							; Perform Game Logic
    196  f083							;jsr (VBlankPtr)
    197  f083		       20 8e f0 	      jsr	.vblank_logic_call_ptr
    198  f086
    199  f086				   .vblank_loop
    200  f086							; WSYNC until Timer is complete
    201  f086		       85 02		      sta	WSYNC
    202  f088		       ad 84 02 	      lda	INTIM
    203  f08b		       d0 f9		      bne	.vblank_loop
    204  f08d
    205  f08d				   .vblank_return
    206  f08d		       60		      rts
    207  f08e
    208  f08e				   .vblank_logic_call_ptr
    209  f08e		       6c 81 00 	      jmp	(VBlankPtr)
    210  f091
    211  f091				   Kernel
    212  f091
    213  f091							; Perform Selected Kernel
    214  f091							;jsr (KernelPtr)
    215  f091		       20 95 f0 	      jsr	.kernel_call_ptr
    216  f094		       60		      rts
    217  f095
    218  f095				   .kernel_call_ptr
    219  f095		       6c 83 00 	      jmp	(KernelPtr)
    220  f098
    221  f098				   OverScan
    222  f098
    223  f098							; End of screen, enter blanking
    224  f098		       a9 42		      lda	#%01000010
    225  f09a		       85 01		      sta	VBLANK
    226  f09c
    227  f09c							; Setup Timer
    228  f09c		       a9 24		      lda	#36	; #KERNEL_OVERSCAN*76/64
    229  f09e		       8d 96 02 	      sta	TIM64T
    230  f0a1
    231  f0a1				   .overscan_logic
    232  f0a1							; Perform OverScan Logic
    233  f0a1							;jsr (OverScanPtr)
    234  f0a1		       20 ac f0 	      jsr	.overscan_logic_call_ptr
    235  f0a4
    236  f0a4				   .overscan_loop
    237  f0a4							; WSYNC until Timer is complete
    238  f0a4		       85 02		      sta	WSYNC
    239  f0a6		       ad 84 02 	      lda	INTIM
    240  f0a9		       d0 f9		      bne	.overscan_loop
    241  f0ab
    242  f0ab				   .overscan_return
    243  f0ab		       60		      rts
    244  f0ac
    245  f0ac				   .overscan_logic_call_ptr
    246  f0ac		       6c 85 00 	      jmp	(OverScanPtr)
    247  f0af
    248  f0af							;================
    249  f0af							; State Code
    250  f0af							;================
    251  f0af
------- FILE logo.asm LEVEL 2 PASS 2
      0  f0af					      include	"logo.asm"
      1  f0af							;================
      2  f0af							; Constants
      3  f0af							;================
      4  f0af
      5  f0af		       00 b4	   LOGO_FRAMES =	180
      6  f0af
      7  f0af		       00 a2	   LOGO_BG_COLOR =	#$A2
      8  f0af		       00 5e	   LOGO_FG_COLOR =	#$5E
      9  f0af
     10  f0af		       00 04	   LOGO_AUDIO_0_TONE =	4
     11  f0af		       00 0f	   LOGO_AUDIO_0_VOLUME =	15	; 15 is max
     12  f0af		       00 01	   LOGO_AUDIO_1_TONE =	1
     13  f0af		       00 03	   LOGO_AUDIO_1_VOLUME =	3
     14  f0af		       00 0c	   LOGO_AUDIO_LENGTH =	12
     15  f0af		       00 08	   LOGO_AUDIO_STEP =	8
     16  f0af
     17  f0af				   LogoInit
     18  f0af
     19  f0af							; Setup logic and kernel
      0  f0af					      SET_POINTER	VBlankPtr, LogoVerticalBlank
      1  f0af				   .POINTER   SET	VBlankPtr
      2  f0af				   .ADDRESS   SET	LogoVerticalBlank
      3  f0af
      4  f0af		       a9 f6		      LDA	#<.ADDRESS
      5  f0b1		       85 81		      STA	.POINTER
      6  f0b3		       a9 f0		      LDA	#>.ADDRESS
      7  f0b5		       85 82		      STA	.POINTER+1
      8  f0b7
      0  f0b7					      SET_POINTER	KernelPtr, LogoKernel
      1  f0b7				   .POINTER   SET	KernelPtr
      2  f0b7				   .ADDRESS   SET	LogoKernel
      3  f0b7
      4  f0b7		       a9 3a		      LDA	#<.ADDRESS
      5  f0b9		       85 83		      STA	.POINTER
      6  f0bb		       a9 f1		      LDA	#>.ADDRESS
      7  f0bd		       85 84		      STA	.POINTER+1
      8  f0bf
      0  f0bf					      SET_POINTER	OverScanPtr, LogoOverScan
      1  f0bf				   .POINTER   SET	OverScanPtr
      2  f0bf				   .ADDRESS   SET	LogoOverScan
      3  f0bf
      4  f0bf		       a9 f7		      LDA	#<.ADDRESS
      5  f0c1		       85 85		      STA	.POINTER
      6  f0c3		       a9 f0		      LDA	#>.ADDRESS
      7  f0c5		       85 86		      STA	.POINTER+1
      8  f0c7
     23  f0c7
     24  f0c7							; Load Colors
     25  f0c7		       a9 a2		      lda	#LOGO_BG_COLOR
     26  f0c9		       85 09		      sta	COLUBK
     27  f0cb		       a9 5e		      lda	#LOGO_FG_COLOR
     28  f0cd		       85 08		      sta	COLUPF
     29  f0cf
     30  f0cf							; Load audio settings
     31  f0cf		       a9 04		      lda	#LOGO_AUDIO_0_TONE
     32  f0d1		       85 15		      sta	AUDC0
     33  f0d3		       a9 0f		      lda	#LOGO_AUDIO_0_VOLUME
     34  f0d5		       85 19		      sta	AUDV0
     35  f0d7		       a9 01		      lda	#LOGO_AUDIO_1_TONE
     36  f0d9		       85 16		      sta	AUDC1
     37  f0db		       a9 03		      lda	#LOGO_AUDIO_1_VOLUME
     38  f0dd		       85 1a		      sta	AUDV1
     39  f0df		       a9 00		      lda	#0
     40  f0e1		       85 89		      sta	AudioStep
     41  f0e3
     42  f0e3							; Play first note
     43  f0e3		       ad 12 f2 	      lda	LogoAudio0,AudioStep
     44  f0e6		       85 17		      sta	AUDF0
     45  f0e8		       ad 1e f2 	      lda	LogoAudio1,AudioStep
     46  f0eb		       85 18		      sta	AUDF1
     47  f0ed
     48  f0ed							; Setup frame counters
     49  f0ed		       a9 00		      lda	#0
     50  f0ef		       85 87		      sta	Frame
     51  f0f1		       a9 b4		      lda	#LOGO_FRAMES
     52  f0f3		       85 88		      sta	FrameTimer
     53  f0f5
     54  f0f5							; Setup Image Animation
     55  f0f5							;lda #KERNEL_IMAGE_SIZE
     56  f0f5							;sta ImageVisible
     57  f0f5
     58  f0f5		       60		      rts
     59  f0f6
     60  f0f6				   LogoVerticalBlank
     61  f0f6							;jsr LogoAnimation
     62  f0f6		       60		      rts
     63  f0f7
     64  f0f7				   LogoOverScan
     65  f0f7		       20 05 f1 	      jsr	LogoAudio
     66  f0fa		       20 30 f1 	      jsr	LogoState
     67  f0fd		       60		      rts
     68  f0fe
     69  f0fe				   LogoAnimation
     70  f0fe		       a5 87		      lda	Frame
     71  f100		       29 03		      and	#%00000011	; Every 4 when bits are 00
     72  f102		       d0 00		      bne	.logo_animation_return
     73  f104
     74  f104							;ldx ImageVisible
     75  f104							;cpx #0
     76  f104							;beq .logo_animation_return
     77  f104
     78  f104							; Add another visible line
     79  f104							;dex
     80  f104							;stx ImageVisible
     81  f104
     82  f104				   .logo_animation_return
     83  f104		       60		      rts
     84  f105
     85  f105				   LogoAudio
     86  f105
     87  f105		       a5 87		      lda	Frame
     88  f107		       29 07		      and	#%00000111	; Every 8 when bits are 000
     89  f109		       d0 24		      bne	.logo_audio_return
     90  f10b
     91  f10b				   .logo_audio_play
     92  f10b
     93  f10b							; Check if we're at the end of the melody
     94  f10b		       a4 89		      ldy	AudioStep
     95  f10d		       c0 0b		      cpy	#LOGO_AUDIO_LENGTH-1
     96  f10f		       f0 10		      beq	.logo_audio_mute
     97  f111
     98  f111				   .logo_audio_play_note
     99  f111							; Increment audio position
    100  f111		       c8		      iny
    101  f112		       84 89		      sty	AudioStep
    102  f114
    103  f114							; Logo note and play
    104  f114		       b9 12 f2 	      lda	LogoAudio0,y
    105  f117		       85 17		      sta	AUDF0
    106  f119		       b9 1e f2 	      lda	LogoAudio1,y
    107  f11c		       85 18		      sta	AUDF1
    108  f11e		       4c 2f f1 	      jmp	.logo_audio_mute_skip
    109  f121
    110  f121				   .logo_audio_mute
    111  f121
    112  f121							; Mute audio
    113  f121		       a9 00		      lda	#0
    114  f123		       85 15		      sta	AUDC0
    115  f125		       85 19		      sta	AUDV0
    116  f127		       85 17		      sta	AUDF0
    117  f129		       85 16		      sta	AUDC1
    118  f12b		       85 1a		      sta	AUDV1
    119  f12d		       85 18		      sta	AUDF1
    120  f12f
    121  f12f				   .logo_audio_mute_skip
    122  f12f				   .logo_audio_return
    123  f12f		       60		      rts
    124  f130
    125  f130				   LogoState
    126  f130		       a5 88		      lda	FrameTimer
    127  f132		       c9 00		      cmp	#0
    128  f134		       d0 03		      bne	.logo_state_return
    129  f136
    130  f136		       20 2a f2 	      jsr	TitleInit
    131  f139
    132  f139				   .logo_state_return
    133  f139		       60		      rts
    134  f13a
    135  f13a				   LogoKernel
    136  f13a
    137  f13a							; Playfield Control
    138  f13a		       a9 00		      lda	#%00000000	; No mirroring
    139  f13c		       85 0a		      sta	CTRLPF
    140  f13e
    141  f13e							; Start Counters
    142  f13e		       a2 08		      ldx	#KERNEL_IMAGE_LINE	; Scanline Counter
    143  f140		       a0 00		      ldy	#0	; Image Counter
    144  f142
    145  f142							; Turn on display
    146  f142		       a9 00		      lda	#0
    147  f144		       85 01		      sta	VBLANK
    148  f146
    149  f146		       85 02		      sta	WSYNC
    150  f148
    151  f148				   .logo_kernel_image
    152  f148
    153  f148							; 76 machine cycles per scanline
    154  f148		       85 02		      sta	WSYNC
    155  f14a
    156  f14a				   .logo_kernel_image_load		; 66 cycles
    157  f14a
    158  f14a							; First half of image
    159  f14a		       b9 82 f1 	      lda	LogoImage,y	; 5
    160  f14d		       85 0d		      sta	PF0	; 4
    161  f14f		       b9 83 f1 	      lda	LogoImage+1,y	; 5
    162  f152		       85 0e		      sta	PF1	; 4
    163  f154		       b9 84 f1 	      lda	LogoImage+2,y	; 5
    164  f157		       85 0f		      sta	PF2	; 4
    165  f159
      0  f159					      sleep	6
      1  f159				   .CYCLES    SET	6
      2  f159
      3  f159				  -	      IF	.CYCLES < 2
      4  f159				  -	      ECHO	"MACRO ERROR: 'SLEEP': Duration must be > 1"
      5  f159				  -	      ERR
      6  f159					      ENDIF
      7  f159
      8  f159				  -	      IF	.CYCLES & 1
      9  f159				  -	      IFNCONST	NO_ILLEGAL_OPCODES
     10  f159				  -	      nop	0
     11  f159				  -	      ELSE
     12  f159				  -	      bit	VSYNC
     13  f159				  -	      ENDIF
     14  f159				  -.CYCLES    SET	.CYCLES - 3
     15  f159					      ENDIF
     16  f159
     17  f159					      REPEAT	.CYCLES / 2
     18  f159		       ea		      nop
     17  f159					      REPEND
     18  f15a		       ea		      nop
     17  f15a					      REPEND
     18  f15b		       ea		      nop
     19  f15c					      REPEND
    167  f15c
    168  f15c							; Second half of image
    169  f15c		       b9 85 f1 	      lda	LogoImage+3,y	; 5
    170  f15f		       85 0d		      sta	PF0	; 4
    171  f161		       b9 86 f1 	      lda	LogoImage+4,y	; 5
    172  f164		       85 0e		      sta	PF1	; 4
    173  f166		       b9 87 f1 	      lda	LogoImage+5,y	; 5
    174  f169		       85 0f		      sta	PF2	; 4
    175  f16b
    176  f16b				   .logo_kernel_image_index		; 4 cycles
    177  f16b
    178  f16b		       ca		      dex		; 2
    179  f16c		       d0 da		      bne	.logo_kernel_image	; 2
    180  f16e
    181  f16e				   .logo_kernel_image_index_next		; 6 cycles
    182  f16e
    183  f16e							; Restore scanline counter
    184  f16e		       a2 08		      ldx	#KERNEL_IMAGE_LINE	; 2
    185  f170
    186  f170		       98		      tya		; 2
    187  f171		       18		      clc		; 2
    188  f172		       69 06		      adc	#KERNEL_IMAGE_FULL_DATA	; 2
    189  f174		       a8		      tay		; 2
    190  f175		       c0 90		      cpy	#KERNEL_IMAGE_SIZE*KERNEL_IMAGE_FULL_DATA
    191  f177		       d0 cf		      bne	.logo_kernel_image	; 2
    192  f179
    193  f179				   .logo_kernel_image_clean
    194  f179
    195  f179							; Clear out playfield
    196  f179		       a9 00		      lda	#0
    197  f17b		       85 0d		      sta	PF0
    198  f17d		       85 0e		      sta	PF1
    199  f17f		       85 0f		      sta	PF2
    200  f181
    201  f181				   .logo_kernel_image_return
    202  f181		       60		      rts
    203  f182
    204  f182				   LogoAssets
    205  f182
    206  f182							; Assets
------- FILE logo_image.asm LEVEL 3 PASS 2
      0  f182					      include	"logo_image.asm"
      1  f182				   LogoImage
      2  f182
      3  f182		       00		      .BYTE.b	%00000000
      4  f183		       00		      .BYTE.b	%00000000
      5  f184		       00		      .BYTE.b	%00000000
      6  f185		       00		      .BYTE.b	%00000000
      7  f186		       00		      .BYTE.b	%00000000
      8  f187		       00		      .BYTE.b	%00000000
      9  f188
     10  f188		       00		      .BYTE.b	%00000000
     11  f189		       00		      .BYTE.b	%00000000
     12  f18a		       00		      .BYTE.b	%00000000
     13  f18b		       00		      .BYTE.b	%00000000
     14  f18c		       00		      .BYTE.b	%00000000
     15  f18d		       00		      .BYTE.b	%00000000
     16  f18e
     17  f18e		       00		      .BYTE.b	%00000000
     18  f18f		       00		      .BYTE.b	%00000000
     19  f190		       00		      .BYTE.b	%00000000
     20  f191		       00		      .BYTE.b	%00000000
     21  f192		       00		      .BYTE.b	%00000000
     22  f193		       00		      .BYTE.b	%00000000
     23  f194
     24  f194		       00		      .BYTE.b	%00000000
     25  f195		       00		      .BYTE.b	%00000000
     26  f196		       00		      .BYTE.b	%00000000
     27  f197		       00		      .BYTE.b	%00000000
     28  f198		       00		      .BYTE.b	%00000000
     29  f199		       00		      .BYTE.b	%00000000
     30  f19a
     31  f19a		       00		      .BYTE.b	%00000000
     32  f19b		       00		      .BYTE.b	%00000000
     33  f19c		       00		      .BYTE.b	%00000000
     34  f19d		       00		      .BYTE.b	%00000000
     35  f19e		       00		      .BYTE.b	%00000000
     36  f19f		       00		      .BYTE.b	%00000000
     37  f1a0
     38  f1a0		       00		      .BYTE.b	%00000000
     39  f1a1		       00		      .BYTE.b	%00000000
     40  f1a2		       00		      .BYTE.b	%00000000
     41  f1a3		       00		      .BYTE.b	%00000000
     42  f1a4		       00		      .BYTE.b	%00000000
     43  f1a5		       00		      .BYTE.b	%00000000
     44  f1a6
     45  f1a6		       00		      .BYTE.b	%00000000
     46  f1a7		       00		      .BYTE.b	%00000000
     47  f1a8		       00		      .BYTE.b	%00000000
     48  f1a9		       00		      .BYTE.b	%00000000
     49  f1aa		       00		      .BYTE.b	%00000000
     50  f1ab		       00		      .BYTE.b	%00000000
     51  f1ac
     52  f1ac		       00		      .BYTE.b	%00000000
     53  f1ad		       00		      .BYTE.b	%00000000
     54  f1ae		       8c		      .BYTE.b	%10001100
     55  f1af		       c0		      .BYTE.b	%11000000
     56  f1b0		       00		      .BYTE.b	%00000000
     57  f1b1		       00		      .BYTE.b	%00000000
     58  f1b2
     59  f1b2		       00		      .BYTE.b	%00000000
     60  f1b3		       00		      .BYTE.b	%00000000
     61  f1b4		       54		      .BYTE.b	%01010100
     62  f1b5		       50		      .BYTE.b	%01010000
     63  f1b6		       80		      .BYTE.b	%10000000
     64  f1b7		       00		      .BYTE.b	%00000000
     65  f1b8
     66  f1b8		       00		      .BYTE.b	%00000000
     67  f1b9		       00		      .BYTE.b	%00000000
     68  f1ba		       54		      .BYTE.b	%01010100
     69  f1bb		       40		      .BYTE.b	%01000000
     70  f1bc		       80		      .BYTE.b	%10000000
     71  f1bd		       00		      .BYTE.b	%00000000
     72  f1be
     73  f1be		       00		      .BYTE.b	%00000000
     74  f1bf		       00		      .BYTE.b	%00000000
     75  f1c0		       54		      .BYTE.b	%01010100
     76  f1c1		       50		      .BYTE.b	%01010000
     77  f1c2		       80		      .BYTE.b	%10000000
     78  f1c3		       00		      .BYTE.b	%00000000
     79  f1c4
     80  f1c4		       00		      .BYTE.b	%00000000
     81  f1c5		       00		      .BYTE.b	%00000000
     82  f1c6		       8c		      .BYTE.b	%10001100
     83  f1c7		       c0		      .BYTE.b	%11000000
     84  f1c8		       00		      .BYTE.b	%00000000
     85  f1c9		       00		      .BYTE.b	%00000000
     86  f1ca
     87  f1ca		       00		      .BYTE.b	%00000000
     88  f1cb		       00		      .BYTE.b	%00000000
     89  f1cc		       00		      .BYTE.b	%00000000
     90  f1cd		       00		      .BYTE.b	%00000000
     91  f1ce		       00		      .BYTE.b	%00000000
     92  f1cf		       00		      .BYTE.b	%00000000
     93  f1d0
     94  f1d0		       00		      .BYTE.b	%00000000
     95  f1d1		       00		      .BYTE.b	%00000000
     96  f1d2		       10		      .BYTE.b	%00010000
     97  f1d3		       10		      .BYTE.b	%00010000
     98  f1d4		       80		      .BYTE.b	%10000000
     99  f1d5		       00		      .BYTE.b	%00000000
    100  f1d6
    101  f1d6		       00		      .BYTE.b	%00000000
    102  f1d7		       00		      .BYTE.b	%00000000
    103  f1d8		       a8		      .BYTE.b	%10101000
    104  f1d9		       a0		      .BYTE.b	%10100000
    105  f1da		       00		      .BYTE.b	%00000000
    106  f1db		       00		      .BYTE.b	%00000000
    107  f1dc
    108  f1dc		       00		      .BYTE.b	%00000000
    109  f1dd		       00		      .BYTE.b	%00000000
    110  f1de		       44		      .BYTE.b	%01000100
    111  f1df		       40		      .BYTE.b	%01000000
    112  f1e0		       00		      .BYTE.b	%00000000
    113  f1e1		       00		      .BYTE.b	%00000000
    114  f1e2
    115  f1e2		       00		      .BYTE.b	%00000000
    116  f1e3		       00		      .BYTE.b	%00000000
    117  f1e4		       00		      .BYTE.b	%00000000
    118  f1e5		       00		      .BYTE.b	%00000000
    119  f1e6		       00		      .BYTE.b	%00000000
    120  f1e7		       00		      .BYTE.b	%00000000
    121  f1e8
    122  f1e8		       00		      .BYTE.b	%00000000
    123  f1e9		       00		      .BYTE.b	%00000000
    124  f1ea		       00		      .BYTE.b	%00000000
    125  f1eb		       00		      .BYTE.b	%00000000
    126  f1ec		       00		      .BYTE.b	%00000000
    127  f1ed		       00		      .BYTE.b	%00000000
    128  f1ee
    129  f1ee		       00		      .BYTE.b	%00000000
    130  f1ef		       00		      .BYTE.b	%00000000
    131  f1f0		       00		      .BYTE.b	%00000000
    132  f1f1		       00		      .BYTE.b	%00000000
    133  f1f2		       00		      .BYTE.b	%00000000
    134  f1f3		       00		      .BYTE.b	%00000000
    135  f1f4
    136  f1f4		       00		      .BYTE.b	%00000000
    137  f1f5		       00		      .BYTE.b	%00000000
    138  f1f6		       00		      .BYTE.b	%00000000
    139  f1f7		       00		      .BYTE.b	%00000000
    140  f1f8		       00		      .BYTE.b	%00000000
    141  f1f9		       00		      .BYTE.b	%00000000
    142  f1fa
    143  f1fa		       00		      .BYTE.b	%00000000
    144  f1fb		       00		      .BYTE.b	%00000000
    145  f1fc		       00		      .BYTE.b	%00000000
    146  f1fd		       00		      .BYTE.b	%00000000
    147  f1fe		       00		      .BYTE.b	%00000000
    148  f1ff		       00		      .BYTE.b	%00000000
    149  f200
    150  f200		       00		      .BYTE.b	%00000000
    151  f201		       00		      .BYTE.b	%00000000
    152  f202		       00		      .BYTE.b	%00000000
    153  f203		       00		      .BYTE.b	%00000000
    154  f204		       00		      .BYTE.b	%00000000
    155  f205		       00		      .BYTE.b	%00000000
    156  f206
    157  f206		       00		      .BYTE.b	%00000000
    158  f207		       00		      .BYTE.b	%00000000
    159  f208		       00		      .BYTE.b	%00000000
    160  f209		       00		      .BYTE.b	%00000000
    161  f20a		       00		      .BYTE.b	%00000000
    162  f20b		       00		      .BYTE.b	%00000000
    163  f20c
    164  f20c		       00		      .BYTE.b	%00000000
    165  f20d		       00		      .BYTE.b	%00000000
    166  f20e		       00		      .BYTE.b	%00000000
    167  f20f		       00		      .BYTE.b	%00000000
    168  f210		       00		      .BYTE.b	%00000000
    169  f211		       00		      .BYTE.b	%00000000
------- FILE logo.asm
    208  f212
    209  f212				   LogoAudio0
    210  f212
    211  f212		       1d		      .BYTE.b	#29	; C
    212  f213		       17		      .BYTE.b	#23	; E
    213  f214		       13		      .BYTE.b	#19	; G
    214  f215		       0f		      .BYTE.b	#15	; A
    215  f216		       17		      .BYTE.b	#23	; E
    216  f217		       13		      .BYTE.b	#19	; G
    217  f218		       0f		      .BYTE.b	#15	; B
    218  f219		       0e		      .BYTE.b	#14	; C
    219  f21a		       0b		      .BYTE.b	#11	; E
    220  f21b		       0b		      .BYTE.b	#11
    221  f21c		       0b		      .BYTE.b	#11
    222  f21d		       0b		      .BYTE.b	#11
    223  f21e
    224  f21e				   LogoAudio1
    225  f21e
    226  f21e		       1f		      .BYTE.b	#31	; C
    227  f21f		       1f		      .BYTE.b	#31
    228  f220		       1f		      .BYTE.b	#31
    229  f221		       1f		      .BYTE.b	#31
    230  f222		       19		      .BYTE.b	#25	; E
    231  f223		       19		      .BYTE.b	#25
    232  f224		       19		      .BYTE.b	#25
    233  f225		       19		      .BYTE.b	#25
    234  f226		       14		      .BYTE.b	#20	; G
    235  f227		       14		      .BYTE.b	#20
    236  f228		       14		      .BYTE.b	#20
    237  f229		       14		      .BYTE.b	#20
------- FILE kernel.asm
------- FILE title.asm LEVEL 2 PASS 2
      0  f22a					      include	"title.asm"
      1  f22a							;================
      2  f22a							; Constants
      3  f22a							;================
      4  f22a
      5  f22a		       00 08	   TITLE_LINE_SIZE =	8
      6  f22a		       00 04	   TITLE_DATA_SIZE =	%00000100
      7  f22a		       00 01	   TITLE_BORDER =	1
      8  f22a		       00 04	   TITLE_PAD  =	4
      9  f22a		       00 06	   TITLE_IMAGE =	6
     10  f22a		       00 02	   TITLE_GAP  =	2
     11  f22a
     12  f22a		       00 70	   TITLE_BG_COLOR =	#$70
     13  f22a		       00 7e	   TITLE_BD_COLOR =	#$7E
     14  f22a		       00 0e	   TITLE_FG_COLOR =	#$0E
     15  f22a
     16  f22a		       00 04	   TITLE_AUDIO_0_TONE =	4
     17  f22a		       00 04	   TITLE_AUDIO_0_VOLUME =	4
     18  f22a		       00 07	   TITLE_AUDIO_1_VOLUME =	7
     19  f22a		       00 10	   TITLE_AUDIO_LENGTH =	16
     20  f22a		       00 09	   TITLE_AUDIO_STEP =	9
     21  f22a
     22  f22a				   TitleInit
     23  f22a
     24  f22a							; Setup logic and kernel
      0  f22a					      SET_POINTER	VBlankPtr, TitleVerticalBlank
      1  f22a				   .POINTER   SET	VBlankPtr
      2  f22a				   .ADDRESS   SET	TitleVerticalBlank
      3  f22a
      4  f22a		       a9 61		      LDA	#<.ADDRESS
      5  f22c		       85 81		      STA	.POINTER
      6  f22e		       a9 f2		      LDA	#>.ADDRESS
      7  f230		       85 82		      STA	.POINTER+1
      8  f232
      0  f232					      SET_POINTER	KernelPtr, TitleKernel
      1  f232				   .POINTER   SET	KernelPtr
      2  f232				   .ADDRESS   SET	TitleKernel
      3  f232
      4  f232		       a9 a9		      LDA	#<.ADDRESS
      5  f234		       85 83		      STA	.POINTER
      6  f236		       a9 f2		      LDA	#>.ADDRESS
      7  f238		       85 84		      STA	.POINTER+1
      8  f23a
      0  f23a					      SET_POINTER	OverScanPtr, TitleOverScan
      1  f23a				   .POINTER   SET	OverScanPtr
      2  f23a				   .ADDRESS   SET	TitleOverScan
      3  f23a
      4  f23a		       a9 62		      LDA	#<.ADDRESS
      5  f23c		       85 85		      STA	.POINTER
      6  f23e		       a9 f2		      LDA	#>.ADDRESS
      7  f240		       85 86		      STA	.POINTER+1
      8  f242
     28  f242
     29  f242							; Load Colors
     30  f242		       a9 70		      lda	#TITLE_BG_COLOR
     31  f244		       85 09		      sta	COLUBK
     32  f246		       a9 0e		      lda	#TITLE_FG_COLOR
     33  f248		       85 08		      sta	COLUPF
     34  f24a
     35  f24a							; Load audio settings
     36  f24a
     37  f24a							; Melody Line
     38  f24a		       a9 04		      lda	#TITLE_AUDIO_0_TONE
     39  f24c		       85 15		      sta	AUDC0
     40  f24e		       a9 04		      lda	#TITLE_AUDIO_0_VOLUME
     41  f250		       85 19		      sta	AUDV0
     42  f252
     43  f252							; Drums and Bass
     44  f252		       a9 00		      lda	#0
     45  f254		       85 16		      sta	AUDC1
     46  f256		       85 1a		      sta	AUDV1
     47  f258
     48  f258							; Make it so that we play the first note immediately
     49  f258		       a9 0f		      lda	#TITLE_AUDIO_LENGTH-1
     50  f25a		       85 89		      sta	AudioStep
     51  f25c		       a9 01		      lda	#1
     52  f25e		       85 88		      sta	FrameTimer
     53  f260
     54  f260		       60		      rts
     55  f261
     56  f261				   TitleVerticalBlank
     57  f261		       60		      rts
     58  f262
     59  f262				   TitleOverScan
     60  f262		       20 69 f2 	      jsr	TitleAudio
     61  f265		       20 a1 f2 	      jsr	TitleState
     62  f268		       60		      rts
     63  f269
     64  f269				   TitleAudio
     65  f269
     66  f269		       a6 88		      ldx	FrameTimer
     67  f26b		       e0 00		      cpx	#0
     68  f26d		       d0 31		      bne	.title_audio_return
     69  f26f
     70  f26f							; Reset Timer
     71  f26f		       a2 09		      ldx	#TITLE_AUDIO_STEP
     72  f271		       86 88		      stx	FrameTimer
     73  f273
     74  f273				   .title_audio_play
     75  f273
     76  f273							; Increment melody position
     77  f273		       a4 89		      ldy	AudioStep
     78  f275		       c8		      iny
     79  f276
     80  f276							; Check if we're at the end of the melody
     81  f276		       c0 10		      cpy	#TITLE_AUDIO_LENGTH
     82  f278		       d0 02		      bne	.title_audio_play_note
     83  f27a
     84  f27a							; Loop our audio step
     85  f27a		       a0 00		      ldy	#0
     86  f27c
     87  f27c				   .title_audio_play_note
     88  f27c
     89  f27c							; Save current position
     90  f27c		       84 89		      sty	AudioStep
     91  f27e
     92  f27e							; Basic Melody Line
     93  f27e		       b9 81 f3 	      lda	TitleAudio0,y
     94  f281		       85 17		      sta	AUDF0
     95  f283
     96  f283							; Drums and Bass
     97  f283		       b9 91 f3 	      lda	TitleTone1,y
     98  f286		       c9 ff		      cmp	#$FF
     99  f288		       f0 0e		      beq	.title_audio_play_note_1_mute
    100  f28a
    101  f28a		       85 16		      sta	AUDC1
    102  f28c		       b9 a1 f3 	      lda	TitleAudio1,y
    103  f28f		       85 18		      sta	AUDF1
    104  f291		       a9 07		      lda	#TITLE_AUDIO_1_VOLUME
    105  f293		       85 1a		      sta	AUDV1
    106  f295
    107  f295		       4c a0 f2 	      jmp	.title_audio_return
    108  f298
    109  f298				   .title_audio_play_note_1_mute
    110  f298
    111  f298		       a9 00		      lda	#0
    112  f29a		       85 18		      sta	AUDF1
    113  f29c		       85 16		      sta	AUDC1
    114  f29e		       85 1a		      sta	AUDV1
    115  f2a0
    116  f2a0				   .title_audio_return
    117  f2a0		       60		      rts
    118  f2a1
    119  f2a1				   TitleState
    120  f2a1							; Check if Fire Button on controller 1 is pressed
    121  f2a1		       a5 0c		      lda	INPT4
    122  f2a3		       30 03		      bmi	.title_state_return
    123  f2a5
    124  f2a5		       20 03 f5 	      jsr	GameInit
    125  f2a8
    126  f2a8				   .title_state_return
    127  f2a8		       60		      rts
    128  f2a9
    129  f2a9				   TitleKernel
    130  f2a9
    131  f2a9							; Playfield Control
    132  f2a9		       a9 00		      lda	#%00000000	; No mirroring
    133  f2ab		       85 0a		      sta	CTRLPF
    134  f2ad
    135  f2ad							; Start Counters
    136  f2ad		       a2 08		      ldx	#KERNEL_IMAGE_LINE	; Scanline Counter
    137  f2af		       a0 00		      ldy	#0	; Image Counter
    138  f2b1
    139  f2b1							; Turn on display
    140  f2b1		       a9 00		      lda	#0
    141  f2b3		       85 01		      sta	VBLANK
    142  f2b5
    143  f2b5		       85 02		      sta	WSYNC
    144  f2b7
    145  f2b7				   .title_kernel_image
    146  f2b7
    147  f2b7							; 76 machine cycles per scanline
    148  f2b7		       85 02		      sta	WSYNC
    149  f2b9
    150  f2b9				   .title_kernel_image_load		; 66 cycles
    151  f2b9
    152  f2b9							; First half of image
    153  f2b9		       b9 f1 f2 	      lda	TitleImage,y	; 5
    154  f2bc		       85 0d		      sta	PF0	; 4
    155  f2be		       b9 f2 f2 	      lda	TitleImage+1,y	; 5
    156  f2c1		       85 0e		      sta	PF1	; 4
    157  f2c3		       b9 f3 f2 	      lda	TitleImage+2,y	; 5
    158  f2c6		       85 0f		      sta	PF2	; 4
    159  f2c8
      0  f2c8					      sleep	6
      1  f2c8				   .CYCLES    SET	6
      2  f2c8
      3  f2c8				  -	      IF	.CYCLES < 2
      4  f2c8				  -	      ECHO	"MACRO ERROR: 'SLEEP': Duration must be > 1"
      5  f2c8				  -	      ERR
      6  f2c8					      ENDIF
      7  f2c8
      8  f2c8				  -	      IF	.CYCLES & 1
      9  f2c8				  -	      IFNCONST	NO_ILLEGAL_OPCODES
     10  f2c8				  -	      nop	0
     11  f2c8				  -	      ELSE
     12  f2c8				  -	      bit	VSYNC
     13  f2c8				  -	      ENDIF
     14  f2c8				  -.CYCLES    SET	.CYCLES - 3
     15  f2c8					      ENDIF
     16  f2c8
     17  f2c8					      REPEAT	.CYCLES / 2
     18  f2c8		       ea		      nop
     17  f2c8					      REPEND
     18  f2c9		       ea		      nop
     17  f2c9					      REPEND
     18  f2ca		       ea		      nop
     19  f2cb					      REPEND
    161  f2cb
    162  f2cb							; Second half of image
    163  f2cb		       b9 f4 f2 	      lda	TitleImage+3,y	; 5
    164  f2ce		       85 0d		      sta	PF0	; 4
    165  f2d0		       b9 f5 f2 	      lda	TitleImage+4,y	; 5
    166  f2d3		       85 0e		      sta	PF1	; 4
    167  f2d5		       b9 f6 f2 	      lda	TitleImage+5,y	; 5
    168  f2d8		       85 0f		      sta	PF2	; 4
    169  f2da
    170  f2da				   .title_kernel_image_index		; 4 cycles
    171  f2da
    172  f2da		       ca		      dex		; 2
    173  f2db		       d0 da		      bne	.title_kernel_image	; 2
    174  f2dd
    175  f2dd				   .title_kernel_image_index_next		; 6 cycles
    176  f2dd
    177  f2dd							; Restore scanline counter
    178  f2dd		       a2 08		      ldx	#KERNEL_IMAGE_LINE	; 2
    179  f2df
    180  f2df		       98		      tya		; 2
    181  f2e0		       18		      clc		; 2
    182  f2e1		       69 06		      adc	#KERNEL_IMAGE_FULL_DATA	; 2
    183  f2e3		       a8		      tay		; 2
    184  f2e4		       c0 90		      cpy	#KERNEL_IMAGE_SIZE*KERNEL_IMAGE_FULL_DATA
    185  f2e6		       d0 cf		      bne	.title_kernel_image	; 2
    186  f2e8
    187  f2e8				   .title_kernel_image_clean
    188  f2e8
    189  f2e8							; Clear out playfield
    190  f2e8		       a9 00		      lda	#0
    191  f2ea		       85 0d		      sta	PF0
    192  f2ec		       85 0e		      sta	PF1
    193  f2ee		       85 0f		      sta	PF2
    194  f2f0
    195  f2f0				   .title_kernel_image_return
    196  f2f0		       60		      rts
    197  f2f1
    198  f2f1				   TitleAssets
    199  f2f1
    200  f2f1							; Assets
------- FILE title_image.asm LEVEL 3 PASS 2
      0  f2f1					      include	"title_image.asm"
      1  f2f1				   TitleImage
      2  f2f1
      3  f2f1		       f0		      .BYTE.b	%11110000
      4  f2f2		       ff		      .BYTE.b	%11111111
      5  f2f3		       ff		      .BYTE.b	%11111111
      6  f2f4		       f0		      .BYTE.b	%11110000
      7  f2f5		       ff		      .BYTE.b	%11111111
      8  f2f6		       ff		      .BYTE.b	%11111111
      9  f2f7
     10  f2f7		       10		      .BYTE.b	%00010000
     11  f2f8		       00		      .BYTE.b	%00000000
     12  f2f9		       00		      .BYTE.b	%00000000
     13  f2fa		       00		      .BYTE.b	%00000000
     14  f2fb		       00		      .BYTE.b	%00000000
     15  f2fc		       80		      .BYTE.b	%10000000
     16  f2fd
     17  f2fd		       10		      .BYTE.b	%00010000
     18  f2fe		       00		      .BYTE.b	%00000000
     19  f2ff		       00		      .BYTE.b	%00000000
     20  f300		       00		      .BYTE.b	%00000000
     21  f301		       00		      .BYTE.b	%00000000
     22  f302		       80		      .BYTE.b	%10000000
     23  f303
     24  f303		       10		      .BYTE.b	%00010000
     25  f304		       00		      .BYTE.b	%00000000
     26  f305		       00		      .BYTE.b	%00000000
     27  f306		       00		      .BYTE.b	%00000000
     28  f307		       00		      .BYTE.b	%00000000
     29  f308		       80		      .BYTE.b	%10000000
     30  f309
     31  f309		       10		      .BYTE.b	%00010000
     32  f30a		       00		      .BYTE.b	%00000000
     33  f30b		       00		      .BYTE.b	%00000000
     34  f30c		       00		      .BYTE.b	%00000000
     35  f30d		       00		      .BYTE.b	%00000000
     36  f30e		       80		      .BYTE.b	%10000000
     37  f30f
     38  f30f		       10		      .BYTE.b	%00010000
     39  f310		       77		      .BYTE.b	%01110111
     40  f311		       ee		      .BYTE.b	%11101110
     41  f312		       c0		      .BYTE.b	%11000000
     42  f313		       b8		      .BYTE.b	%10111000
     43  f314		       80		      .BYTE.b	%10000000
     44  f315
     45  f315		       10		      .BYTE.b	%00010000
     46  f316		       45		      .BYTE.b	%01000101
     47  f317		       24		      .BYTE.b	%00100100
     48  f318		       50		      .BYTE.b	%01010000
     49  f319		       24		      .BYTE.b	%00100100
     50  f31a		       80		      .BYTE.b	%10000000
     51  f31b
     52  f31b		       10		      .BYTE.b	%00010000
     53  f31c		       47		      .BYTE.b	%01000111
     54  f31d		       24		      .BYTE.b	%00100100
     55  f31e		       d0		      .BYTE.b	%11010000
     56  f31f		       24		      .BYTE.b	%00100100
     57  f320		       80		      .BYTE.b	%10000000
     58  f321
     59  f321		       10		      .BYTE.b	%00010000
     60  f322		       74		      .BYTE.b	%01110100
     61  f323		       24		      .BYTE.b	%00100100
     62  f324		       50		      .BYTE.b	%01010000
     63  f325		       38		      .BYTE.b	%00111000
     64  f326		       80		      .BYTE.b	%10000000
     65  f327
     66  f327		       10		      .BYTE.b	%00010000
     67  f328		       14		      .BYTE.b	%00010100
     68  f329		       24		      .BYTE.b	%00100100
     69  f32a		       50		      .BYTE.b	%01010000
     70  f32b		       24		      .BYTE.b	%00100100
     71  f32c		       80		      .BYTE.b	%10000000
     72  f32d
     73  f32d		       10		      .BYTE.b	%00010000
     74  f32e		       74		      .BYTE.b	%01110100
     75  f32f		       ee		      .BYTE.b	%11101110
     76  f330		       c0		      .BYTE.b	%11000000
     77  f331		       a4		      .BYTE.b	%10100100
     78  f332		       80		      .BYTE.b	%10000000
     79  f333
     80  f333		       10		      .BYTE.b	%00010000
     81  f334		       00		      .BYTE.b	%00000000
     82  f335		       00		      .BYTE.b	%00000000
     83  f336		       00		      .BYTE.b	%00000000
     84  f337		       00		      .BYTE.b	%00000000
     85  f338		       80		      .BYTE.b	%10000000
     86  f339
     87  f339		       10		      .BYTE.b	%00010000
     88  f33a		       00		      .BYTE.b	%00000000
     89  f33b		       00		      .BYTE.b	%00000000
     90  f33c		       00		      .BYTE.b	%00000000
     91  f33d		       00		      .BYTE.b	%00000000
     92  f33e		       80		      .BYTE.b	%10000000
     93  f33f
     94  f33f		       10		      .BYTE.b	%00010000
     95  f340		       01		      .BYTE.b	%00000001
     96  f341		       03		      .BYTE.b	%00000011
     97  f342		       20		      .BYTE.b	%00100000
     98  f343		       5d		      .BYTE.b	%01011101
     99  f344		       83		      .BYTE.b	%10000011
    100  f345
    101  f345		       10		      .BYTE.b	%00010000
    102  f346		       0a		      .BYTE.b	%00001010
    103  f347		       14		      .BYTE.b	%00010100
    104  f348		       20		      .BYTE.b	%00100000
    105  f349		       51		      .BYTE.b	%01010001
    106  f34a		       84		      .BYTE.b	%10000100
    107  f34b
    108  f34b		       10		      .BYTE.b	%00010000
    109  f34c		       15		      .BYTE.b	%00010101
    110  f34d		       2a		      .BYTE.b	%00101010
    111  f34e		       20		      .BYTE.b	%00100000
    112  f34f		       59		      .BYTE.b	%01011001
    113  f350		       83		      .BYTE.b	%10000011
    114  f351
    115  f351		       10		      .BYTE.b	%00010000
    116  f352		       24		      .BYTE.b	%00100100
    117  f353		       49		      .BYTE.b	%01001001
    118  f354		       20		      .BYTE.b	%00100000
    119  f355		       51		      .BYTE.b	%01010001
    120  f356		       84		      .BYTE.b	%10000100
    121  f357
    122  f357		       10		      .BYTE.b	%00010000
    123  f358		       22		      .BYTE.b	%00100010
    124  f359		       44		      .BYTE.b	%01000100
    125  f35a		       a0		      .BYTE.b	%10100000
    126  f35b		       51		      .BYTE.b	%01010001
    127  f35c		       84		      .BYTE.b	%10000100
    128  f35d
    129  f35d		       10		      .BYTE.b	%00010000
    130  f35e		       11		      .BYTE.b	%00010001
    131  f35f		       23		      .BYTE.b	%00100011
    132  f360		       40		      .BYTE.b	%01000000
    133  f361		       9d		      .BYTE.b	%10011101
    134  f362		       83		      .BYTE.b	%10000011
    135  f363
    136  f363		       10		      .BYTE.b	%00010000
    137  f364		       00		      .BYTE.b	%00000000
    138  f365		       00		      .BYTE.b	%00000000
    139  f366		       00		      .BYTE.b	%00000000
    140  f367		       00		      .BYTE.b	%00000000
    141  f368		       80		      .BYTE.b	%10000000
    142  f369
    143  f369		       10		      .BYTE.b	%00010000
    144  f36a		       00		      .BYTE.b	%00000000
    145  f36b		       00		      .BYTE.b	%00000000
    146  f36c		       00		      .BYTE.b	%00000000
    147  f36d		       00		      .BYTE.b	%00000000
    148  f36e		       80		      .BYTE.b	%10000000
    149  f36f
    150  f36f		       10		      .BYTE.b	%00010000
    151  f370		       00		      .BYTE.b	%00000000
    152  f371		       00		      .BYTE.b	%00000000
    153  f372		       00		      .BYTE.b	%00000000
    154  f373		       00		      .BYTE.b	%00000000
    155  f374		       80		      .BYTE.b	%10000000
    156  f375
    157  f375		       10		      .BYTE.b	%00010000
    158  f376		       00		      .BYTE.b	%00000000
    159  f377		       00		      .BYTE.b	%00000000
    160  f378		       00		      .BYTE.b	%00000000
    161  f379		       00		      .BYTE.b	%00000000
    162  f37a		       80		      .BYTE.b	%10000000
    163  f37b
    164  f37b		       f0		      .BYTE.b	%11110000
    165  f37c		       ff		      .BYTE.b	%11111111
    166  f37d		       ff		      .BYTE.b	%11111111
    167  f37e		       f0		      .BYTE.b	%11110000
    168  f37f		       ff		      .BYTE.b	%11111111
    169  f380		       ff		      .BYTE.b	%11111111
------- FILE title.asm
    202  f381
    203  f381				   TitleAudio0
    204  f381
    205  f381		       0f		      .BYTE.b	#15	; B
    206  f382		       13		      .BYTE.b	#19	; G
    207  f383		       17		      .BYTE.b	#23	; E
    208  f384		       13		      .BYTE.b	#19	; G
    209  f385		       0e		      .BYTE.b	#14	; C
    210  f386		       13		      .BYTE.b	#19
    211  f387		       17		      .BYTE.b	#23
    212  f388		       13		      .BYTE.b	#19
    213  f389		       0c		      .BYTE.b	#12	; D
    214  f38a		       13		      .BYTE.b	#19
    215  f38b		       17		      .BYTE.b	#23
    216  f38c		       13		      .BYTE.b	#19
    217  f38d		       0e		      .BYTE.b	#14	; C
    218  f38e		       13		      .BYTE.b	#19
    219  f38f		       17		      .BYTE.b	#23
    220  f390		       13		      .BYTE.b	#19
    221  f391
    222  f391				   TitleTone1
    223  f391
    224  f391		       0f		      .BYTE.b	#15	; Electronic Rumble
    225  f392		       ff		      .BYTE.b	#$FF
    226  f393		       01		      .BYTE.b	#1	; Low Pure Tone
    227  f394		       01		      .BYTE.b	#1
    228  f395		       08		      .BYTE.b	#8	; White Noise
    229  f396		       01		      .BYTE.b	#1
    230  f397		       01		      .BYTE.b	#1
    231  f398		       ff		      .BYTE.b	#$FF
    232  f399		       ff		      .BYTE.b	#$FF
    233  f39a		       0f		      .BYTE.b	#15
    234  f39b		       ff		      .BYTE.b	#$FF
    235  f39c		       ff		      .BYTE.b	#$FF
    236  f39d		       08		      .BYTE.b	#8
    237  f39e		       ff		      .BYTE.b	#$FF
    238  f39f		       01		      .BYTE.b	#1
    239  f3a0		       01		      .BYTE.b	#1
    240  f3a1
    241  f3a1				   TitleAudio1
    242  f3a1
    243  f3a1		       1d		      .BYTE.b	#29	; Kick
    244  f3a2		       ff		      .BYTE.b	#$FF
    245  f3a3		       1f		      .BYTE.b	#31	; C
    246  f3a4		       1f		      .BYTE.b	#31
    247  f3a5		       07		      .BYTE.b	#7	; Snare
    248  f3a6		       1f		      .BYTE.b	#31
    249  f3a7		       1f		      .BYTE.b	#31
    250  f3a8		       ff		      .BYTE.b	#$FF
    251  f3a9		       ff		      .BYTE.b	#$FF
    252  f3aa		       1d		      .BYTE.b	#29
    253  f3ab		       ff		      .BYTE.b	#$FF
    254  f3ac		       ff		      .BYTE.b	#$FF
    255  f3ad		       07		      .BYTE.b	#7
    256  f3ae		       ff		      .BYTE.b	#$FF
    257  f3af		       17		      .BYTE.b	#23	; F
    258  f3b0		       18		      .BYTE.b	#24	; E
------- FILE kernel.asm
------- FILE game.asm LEVEL 2 PASS 2
      0  f3b1					      include	"game.asm"
      1  f3b1							;================
      2  f3b1							; Game
      3  f3b1							;================
      4  f3b1
      5  f3b1							; Object Code
      6  f3b1
------- FILE objects/score.asm LEVEL 3 PASS 2
      0  f3b1					      include	"objects/score.asm"
      1  f3b1							;======================
      2  f3b1							; Score (playfield)
      3  f3b1							;======================
      4  f3b1
      5  f3b1							; Constants
      6  f3b1
      7  f3b1		       00 00	   SCORE_BG_COLOR =	#$00
      8  f3b1		       00 0f	   SCORE_FG_COLOR =	#$0f
      9  f3b1
     10  f3b1		       00 05	   SCORE_CHAR_SIZE =	5
     11  f3b1		       00 02	   SCORE_LINE_SIZE =	2
     12  f3b1		       00 0d	   SCORE_LINES =	SCORE_CHAR_SIZE*SCORE_LINE_SIZE+3
     13  f3b1
     14  f3b1							; Variables
     15  f3b1
     16 U0092 ????				      SEG.U	score_vars
     17 U008a					      org	$8A
     18 U008a
     19 U008a		       00 00	   ScoreValue ds	2
     20 U008c		       00 00	   ScoreDigitOnes ds	2
     21 U008e		       00 00	   ScoreDigitTens ds	2
     22 U0090		       00 00	   ScoreGfx   ds	2
     23 U0092
     24  f3b1					      SEG
     25  f3b1					      org	$F3B1
     26  f3b1
     27  f3b1							; Initialization
     28  f3b1
     29  f3b1				   ScoreInit
     30  f3b1
     31  f3b1							; Reset Scores
     32  f3b1		       a9 00		      lda	#0
     33  f3b3		       85 8a		      sta	ScoreValue
     34  f3b5		       85 8b		      sta	ScoreValue+1
     35  f3b7
     36  f3b7		       60		      rts
     37  f3b8
     38  f3b8							; Frame Update
     39  f3b8
     40  f3b8				   ScoreUpdate
     41  f3b8		       a2 01		      ldx	#1
     42  f3ba
     43  f3ba				   .score_update_loop
     44  f3ba
     45  f3ba							; Ones Digit
     46  f3ba		       b5 8a		      lda	ScoreValue,x
     47  f3bc		       29 0f		      and	#$0f
     48  f3be		       85 80		      sta	Temp	; Uses a trick to use base-10. I don't quite understand this...
     49  f3c0		       0a		      asl
     50  f3c1		       0a		      asl
     51  f3c2		       65 80		      adc	Temp
     52  f3c4		       95 8c		      sta	ScoreDigitOnes,x
     53  f3c6
     54  f3c6							; Tens Digit
     55  f3c6		       b5 8a		      lda	ScoreValue,x
     56  f3c8		       29 f0		      and	#$f0
     57  f3ca		       4a		      lsr
     58  f3cb		       4a		      lsr
     59  f3cc		       85 80		      sta	Temp
     60  f3ce		       4a		      lsr
     61  f3cf		       4a		      lsr
     62  f3d0		       65 80		      adc	Temp
     63  f3d2		       95 8e		      sta	ScoreDigitTens,x
     64  f3d4
     65  f3d4		       ca		      dex
     66  f3d5		       d0 e3		      bne	.score_update_loop
     67  f3d7
     68  f3d7				   .score_update_end
     69  f3d7		       60		      rts
     70  f3d8
     71  f3d8							; Draw loop (uses SCORE_LINES scanlines)
     72  f3d8
     73  f3d8				   ScoreDraw
     74  f3d8
     75  f3d8							; Load Colors
     76  f3d8		       a9 00		      lda	#SCORE_BG_COLOR
     77  f3da		       85 09		      sta	COLUBK
     78  f3dc		       a9 0f		      lda	#SCORE_FG_COLOR
     79  f3de		       85 08		      sta	COLUPF
     80  f3e0
     81  f3e0							; Set Non-Mirror
     82  f3e0		       a9 00		      lda	#%00000000	; Last digit to 0
     83  f3e2		       85 0a		      sta	CTRLPF
     84  f3e4
     85  f3e4							;sta WSYNC
     86  f3e4
     87  f3e4		       a2 05		      ldx	#SCORE_CHAR_SIZE
     88  f3e6
     89  f3e6				   .score_draw_line
     90  f3e6
     91  f3e6							; 1st Value
     92  f3e6		       a4 8e		      ldy	ScoreDigitTens
     93  f3e8		       b9 3c f4 	      lda	ScoreDigits,y
     94  f3eb		       29 f0		      and	#$f0
     95  f3ed		       85 90		      sta	ScoreGfx
     96  f3ef		       a4 8c		      ldy	ScoreDigitOnes
     97  f3f1		       b9 3c f4 	      lda	ScoreDigits,y
     98  f3f4		       29 0f		      and	#$0f
     99  f3f6		       05 90		      ora	ScoreGfx
    100  f3f8		       85 90		      sta	ScoreGfx
    101  f3fa
    102  f3fa		       85 02		      sta	WSYNC
    103  f3fc		       85 0e		      sta	PF1
    104  f3fe
    105  f3fe							; 2nd Value
    106  f3fe		       a4 8f		      ldy	ScoreDigitTens+1
    107  f400		       b9 3c f4 	      lda	ScoreDigits,y
    108  f403		       29 f0		      and	#$f0
    109  f405		       85 91		      sta	ScoreGfx+1
    110  f407		       a4 8d		      ldy	ScoreDigitOnes+1
    111  f409		       b9 3c f4 	      lda	ScoreDigits,y
    112  f40c		       29 0f		      and	#$0f
    113  f40e		       05 91		      ora	ScoreGfx+1
    114  f410		       85 91		      sta	ScoreGfx+1
    115  f412
      0  f412					      sleep	12
      1  f412				   .CYCLES    SET	12
      2  f412
      3  f412				  -	      IF	.CYCLES < 2
      4  f412				  -	      ECHO	"MACRO ERROR: 'SLEEP': Duration must be > 1"
      5  f412				  -	      ERR
      6  f412					      ENDIF
      7  f412
      8  f412				  -	      IF	.CYCLES & 1
      9  f412				  -	      IFNCONST	NO_ILLEGAL_OPCODES
     10  f412				  -	      nop	0
     11  f412				  -	      ELSE
     12  f412				  -	      bit	VSYNC
     13  f412				  -	      ENDIF
     14  f412				  -.CYCLES    SET	.CYCLES - 3
     15  f412					      ENDIF
     16  f412
     17  f412					      REPEAT	.CYCLES / 2
     18  f412		       ea		      nop
     17  f412					      REPEND
     18  f413		       ea		      nop
     17  f413					      REPEND
     18  f414		       ea		      nop
     17  f414					      REPEND
     18  f415		       ea		      nop
     17  f415					      REPEND
     18  f416		       ea		      nop
     17  f416					      REPEND
     18  f417		       ea		      nop
     19  f418					      REPEND
    117  f418		       85 0e		      sta	PF1
    118  f41a
    119  f41a		       a4 90		      ldy	ScoreGfx
    120  f41c		       85 02		      sta	WSYNC
    121  f41e
    122  f41e		       84 0e		      sty	PF1
    123  f420
    124  f420		       e6 8c		      inc	ScoreDigitOnes
    125  f422		       e6 8d		      inc	ScoreDigitOnes+1
    126  f424		       e6 8e		      inc	ScoreDigitTens
    127  f426		       e6 8f		      inc	ScoreDigitTens+1
    128  f428
      0  f428					      sleep	12
      1  f428				   .CYCLES    SET	12
      2  f428
      3  f428				  -	      IF	.CYCLES < 2
      4  f428				  -	      ECHO	"MACRO ERROR: 'SLEEP': Duration must be > 1"
      5  f428				  -	      ERR
      6  f428					      ENDIF
      7  f428
      8  f428				  -	      IF	.CYCLES & 1
      9  f428				  -	      IFNCONST	NO_ILLEGAL_OPCODES
     10  f428				  -	      nop	0
     11  f428				  -	      ELSE
     12  f428				  -	      bit	VSYNC
     13  f428				  -	      ENDIF
     14  f428				  -.CYCLES    SET	.CYCLES - 3
     15  f428					      ENDIF
     16  f428
     17  f428					      REPEAT	.CYCLES / 2
     18  f428		       ea		      nop
     17  f428					      REPEND
     18  f429		       ea		      nop
     17  f429					      REPEND
     18  f42a		       ea		      nop
     17  f42a					      REPEND
     18  f42b		       ea		      nop
     17  f42b					      REPEND
     18  f42c		       ea		      nop
     17  f42c					      REPEND
     18  f42d		       ea		      nop
     19  f42e					      REPEND
    130  f42e		       ca		      dex
    131  f42f		       85 0e		      sta	PF1
    132  f431
    133  f431		       d0 b3		      bne	.score_draw_line
    134  f433		       85 02		      sta	WSYNC
    135  f435
    136  f435							; Clear
    137  f435		       a9 00		      lda	#0
    138  f437		       85 0e		      sta	PF1
    139  f439
    140  f439		       85 02		      sta	WSYNC
    141  f43b
    142  f43b		       60		      rts
    143  f43c
------- FILE objects/score_digits.asm LEVEL 4 PASS 2
      0  f43c					      include	"objects/score_digits.asm"
      1  f43c				   ScoreDigits
      2  f43c
      3  f43c							; 0
      4  f43c		       77		      .byte.b	%01110111
      5  f43d		       55		      .byte.b	%01010101
      6  f43e		       55		      .byte.b	%01010101
      7  f43f		       55		      .byte.b	%01010101
      8  f440		       77		      .byte.b	%01110111
      9  f441
     10  f441							; 1
     11  f441		       11		      .byte.b	%00010001
     12  f442		       11		      .byte.b	%00010001
     13  f443		       11		      .byte.b	%00010001
     14  f444		       11		      .byte.b	%00010001
     15  f445		       11		      .byte.b	%00010001
     16  f446
     17  f446							; 2
     18  f446		       77		      .byte.b	%01110111
     19  f447		       22		      .byte.b	%00100010
     20  f448		       11		      .byte.b	%00010001
     21  f449		       55		      .byte.b	%01010101
     22  f44a		       77		      .byte.b	%01110111
     23  f44b
     24  f44b							; 3
     25  f44b		       77		      .byte.b	%01110111
     26  f44c		       11		      .byte.b	%00010001
     27  f44d		       33		      .byte.b	%00110011
     28  f44e		       11		      .byte.b	%00010001
     29  f44f		       77		      .byte.b	%01110111
     30  f450
     31  f450							; 4
     32  f450		       11		      .byte.b	%00010001
     33  f451		       77		      .byte.b	%01110111
     34  f452		       55		      .byte.b	%01010101
     35  f453		       33		      .byte.b	%00110011
     36  f454		       11		      .byte.b	%00010001
     37  f455
     38  f455							; 5
     39  f455		       77		      .byte.b	%01110111
     40  f456		       11		      .byte.b	%00010001
     41  f457		       77		      .byte.b	%01110111
     42  f458		       44		      .byte.b	%01000100
     43  f459		       77		      .byte.b	%01110111
     44  f45a
     45  f45a							; 6
     46  f45a		       77		      .byte.b	%01110111
     47  f45b		       55		      .byte.b	%01010101
     48  f45c		       77		      .byte.b	%01110111
     49  f45d		       44		      .byte.b	%01000100
     50  f45e		       33		      .byte.b	%00110011
     51  f45f
     52  f45f							; 7
     53  f45f		       44		      .byte.b	%01000100
     54  f460		       44		      .byte.b	%01000100
     55  f461		       22		      .byte.b	%00100010
     56  f462		       11		      .byte.b	%00010001
     57  f463		       77		      .byte.b	%01110111
     58  f464
     59  f464							; 8
     60  f464		       77		      .byte.b	%01110111
     61  f465		       55		      .byte.b	%01010101
     62  f466		       77		      .byte.b	%01110111
     63  f467		       55		      .byte.b	%01010101
     64  f468		       77		      .byte.b	%01110111
     65  f469
     66  f469							; 9
     67  f469		       11		      .byte.b	%00010001
     68  f46a		       11		      .byte.b	%00010001
     69  f46b		       77		      .byte.b	%01110111
     70  f46c		       55		      .byte.b	%01010101
     71  f46d		       77		      .byte.b	%01110111
     72  f46e
     73  f46e							; A
     74  f46e		       55		      .byte.b	%01010101
     75  f46f		       55		      .byte.b	%01010101
     76  f470		       77		      .byte.b	%01110111
     77  f471		       55		      .byte.b	%01010101
     78  f472		       22		      .byte.b	%00100010
     79  f473
     80  f473							; B
     81  f473		       66		      .byte.b	%01100110
     82  f474		       55		      .byte.b	%01010101
     83  f475		       66		      .byte.b	%01100110
     84  f476		       55		      .byte.b	%01010101
     85  f477		       66		      .byte.b	%01100110
     86  f478
     87  f478							; C
     88  f478		       33		      .byte.b	%00110011
     89  f479		       44		      .byte.b	%01000100
     90  f47a		       44		      .byte.b	%01000100
     91  f47b		       44		      .byte.b	%01000100
     92  f47c		       33		      .byte.b	%00110011
     93  f47d
     94  f47d							; D
     95  f47d		       66		      .byte.b	%01100110
     96  f47e		       55		      .byte.b	%01010101
     97  f47f		       55		      .byte.b	%01010101
     98  f480		       55		      .byte.b	%01010101
     99  f481		       66		      .byte.b	%01100110
    100  f482
    101  f482							; E
    102  f482		       77		      .byte.b	%01110111
    103  f483		       44		      .byte.b	%01000100
    104  f484		       66		      .byte.b	%01100110
    105  f485		       44		      .byte.b	%01000100
    106  f486		       77		      .byte.b	%01110111
    107  f487
    108  f487							; F
    109  f487		       44		      .byte.b	%01000100
    110  f488		       44		      .byte.b	%01000100
    111  f489		       66		      .byte.b	%01100110
    112  f48a		       44		      .byte.b	%01000100
    113  f48b		       77		      .byte.b	%01110111
------- FILE objects/score.asm
------- FILE game.asm
------- FILE objects/web.asm LEVEL 3 PASS 2
      0  f48c					      include	"objects/web.asm"
      1  f48c							;================
      2  f48c							; Web (Playfield)
      3  f48c							;================
      4  f48c
      5  f48c							; Constants
      6  f48c
      7  f48c		       00 00	   WEB_BG_COLOR =	#$00
      8  f48c		       00 06	   WEB_FG_COLOR =	#$06
      9  f48c
     10  f48c							; Variables
     11  f48c
     12 U0093 ????				      SEG.U	web_vars
     13 U0092					      org	$92
     14 U0092
     15 U0092		       00	   WebIndex   ds	1
     16 U0093
     17  f48c					      SEG
     18  f48c					      org	$F48c
     19  f48c
     20  f48c							; Scanline Draw
     21  f48c
     22  f48c				   WebDrawStart
     23  f48c
     24  f48c							; Load Colors
     25  f48c		       a9 00		      lda	#WEB_BG_COLOR
     26  f48e		       85 09		      sta	COLUBK
     27  f490		       a9 06		      lda	#WEB_FG_COLOR
     28  f492		       85 08		      sta	COLUPF
     29  f494
     30  f494							; Mirror playfield
     31  f494		       a9 01		      lda	#%00000001	; Mirrored
     32  f496		       85 0a		      sta	CTRLPF
     33  f498
     34  f498							; Initialize image index
     35  f498		       a9 00		      lda	#0
     36  f49a		       85 92		      sta	WebIndex
     37  f49c
     38  f49c		       60		      rts
     39  f49d
     40  f49d				   WebDraw
     41  f49d
     42  f49d		       a4 92		      ldy	WebIndex
     43  f49f
     44  f49f							; Draw Image
     45  f49f		       b9 bb f4 	      lda	WebImagePF0,y
     46  f4a2		       85 0d		      sta	PF0
     47  f4a4		       b9 d3 f4 	      lda	WebImagePF1,y
     48  f4a7		       85 0e		      sta	PF1
     49  f4a9		       b9 eb f4 	      lda	WebImagePF2,y
     50  f4ac		       85 0f		      sta	PF2
     51  f4ae
     52  f4ae							; Increment and store image index
     53  f4ae		       c8		      iny
     54  f4af		       84 92		      sty	WebIndex
     55  f4b1
     56  f4b1		       60		      rts
     57  f4b2
     58  f4b2				   WebClean
     59  f4b2
     60  f4b2							; Clear out playfield
     61  f4b2		       a9 00		      lda	#0
     62  f4b4		       85 0d		      sta	PF0
     63  f4b6		       85 0e		      sta	PF1
     64  f4b8		       85 0f		      sta	PF2
     65  f4ba
     66  f4ba		       60		      rts
     67  f4bb
     68  f4bb							; Web Image
------- FILE objects/web_image.asm LEVEL 4 PASS 2
      0  f4bb					      include	"objects/web_image.asm"
      1  f4bb				   WebImagePF0
      2  f4bb		       00		      .BYTE.b	%00000000
      3  f4bc		       00		      .BYTE.b	%00000000
      4  f4bd		       00		      .BYTE.b	%00000000
      5  f4be		       00		      .BYTE.b	%00000000
      6  f4bf		       00		      .BYTE.b	%00000000
      7  f4c0		       00		      .BYTE.b	%00000000
      8  f4c1		       30		      .BYTE.b	%00110000
      9  f4c2		       e0		      .BYTE.b	%11100000
     10  f4c3		       20		      .BYTE.b	%00100000
     11  f4c4		       40		      .BYTE.b	%01000000
     12  f4c5		       40		      .BYTE.b	%01000000
     13  f4c6		       80		      .BYTE.b	%10000000
     14  f4c7		       80		      .BYTE.b	%10000000
     15  f4c8		       40		      .BYTE.b	%01000000
     16  f4c9		       40		      .BYTE.b	%01000000
     17  f4ca		       20		      .BYTE.b	%00100000
     18  f4cb		       e0		      .BYTE.b	%11100000
     19  f4cc		       30		      .BYTE.b	%00110000
     20  f4cd		       00		      .BYTE.b	%00000000
     21  f4ce		       00		      .BYTE.b	%00000000
     22  f4cf		       00		      .BYTE.b	%00000000
     23  f4d0		       00		      .BYTE.b	%00000000
     24  f4d1		       00		      .BYTE.b	%00000000
     25  f4d2		       00		      .BYTE.b	%00000000
     26  f4d3
     27  f4d3				   WebImagePF1
     28  f4d3		       00		      .BYTE.b	%00000000
     29  f4d4		       00		      .BYTE.b	%00000000
     30  f4d5		       01		      .BYTE.b	%00000001
     31  f4d6		       01		      .BYTE.b	%00000001
     32  f4d7		       02		      .BYTE.b	%00000010
     33  f4d8		       0c		      .BYTE.b	%00001100
     34  f4d9		       30		      .BYTE.b	%00110000
     35  f4da		       c0		      .BYTE.b	%11000000
     36  f4db		       38		      .BYTE.b	%00111000
     37  f4dc		       07		      .BYTE.b	%00000111
     38  f4dd		       00		      .BYTE.b	%00000000
     39  f4de		       00		      .BYTE.b	%00000000
     40  f4df		       00		      .BYTE.b	%00000000
     41  f4e0		       00		      .BYTE.b	%00000000
     42  f4e1		       07		      .BYTE.b	%00000111
     43  f4e2		       38		      .BYTE.b	%00111000
     44  f4e3		       c0		      .BYTE.b	%11000000
     45  f4e4		       30		      .BYTE.b	%00110000
     46  f4e5		       0c		      .BYTE.b	%00001100
     47  f4e6		       02		      .BYTE.b	%00000010
     48  f4e7		       01		      .BYTE.b	%00000001
     49  f4e8		       01		      .BYTE.b	%00000001
     50  f4e9		       00		      .BYTE.b	%00000000
     51  f4ea		       00		      .BYTE.b	%00000000
     52  f4eb
     53  f4eb				   WebImagePF2
     54  f4eb		       03		      .BYTE.b	%00000011
     55  f4ec		       3f		      .BYTE.b	%00111111
     56  f4ed		       c2		      .BYTE.b	%11000010
     57  f4ee		       04		      .BYTE.b	%00000100
     58  f4ef		       08		      .BYTE.b	%00001000
     59  f4f0		       08		      .BYTE.b	%00001000
     60  f4f1		       10		      .BYTE.b	%00010000
     61  f4f2		       20		      .BYTE.b	%00100000
     62  f4f3		       20		      .BYTE.b	%00100000
     63  f4f4		       41		      .BYTE.b	%01000001
     64  f4f5		       8e		      .BYTE.b	%10001110
     65  f4f6		       f0		      .BYTE.b	%11110000
     66  f4f7		       f0		      .BYTE.b	%11110000
     67  f4f8		       8e		      .BYTE.b	%10001110
     68  f4f9		       41		      .BYTE.b	%01000001
     69  f4fa		       20		      .BYTE.b	%00100000
     70  f4fb		       20		      .BYTE.b	%00100000
     71  f4fc		       10		      .BYTE.b	%00010000
     72  f4fd		       08		      .BYTE.b	%00001000
     73  f4fe		       08		      .BYTE.b	%00001000
     74  f4ff		       04		      .BYTE.b	%00000100
     75  f500		       c2		      .BYTE.b	%11000010
     76  f501		       3f		      .BYTE.b	%00111111
     77  f502		       03		      .BYTE.b	%00000011
------- FILE objects/web.asm
------- FILE game.asm
      9  f503							;    include "objects/spider.asm"
     10  f503							;    include "objects/line.asm"
     11  f503							;    include "objects/bug.asm"
     12  f503							;    include "objects/swatter.asm"
     13  f503
     14  f503							; Initialization
     15  f503
     16  f503				   GameInit
     17  f503
     18  f503							; Setup logic and kernel
      0  f503					      SET_POINTER	VBlankPtr, GameVerticalBlank
      1  f503				   .POINTER   SET	VBlankPtr
      2  f503				   .ADDRESS   SET	GameVerticalBlank
      3  f503
      4  f503		       a9 2a		      LDA	#<.ADDRESS
      5  f505		       85 81		      STA	.POINTER
      6  f507		       a9 f5		      LDA	#>.ADDRESS
      7  f509		       85 82		      STA	.POINTER+1
      8  f50b
      0  f50b					      SET_POINTER	KernelPtr, GameKernel
      1  f50b				   .POINTER   SET	KernelPtr
      2  f50b				   .ADDRESS   SET	GameKernel
      3  f50b
      4  f50b		       a9 35		      LDA	#<.ADDRESS
      5  f50d		       85 83		      STA	.POINTER
      6  f50f		       a9 f5		      LDA	#>.ADDRESS
      7  f511		       85 84		      STA	.POINTER+1
      8  f513
      0  f513					      SET_POINTER	OverScanPtr, GameOverScan
      1  f513				   .POINTER   SET	OverScanPtr
      2  f513				   .ADDRESS   SET	GameOverScan
      3  f513
      4  f513		       a9 34		      LDA	#<.ADDRESS
      5  f515		       85 85		      STA	.POINTER
      6  f517		       a9 f5		      LDA	#>.ADDRESS
      7  f519		       85 86		      STA	.POINTER+1
      8  f51b
     22  f51b
     23  f51b							; Mute Audio
     24  f51b		       a9 00		      lda	#0
     25  f51d		       85 15		      sta	AUDC0
     26  f51f		       85 19		      sta	AUDV0
     27  f521		       85 17		      sta	AUDF0
     28  f523		       85 16		      sta	AUDC1
     29  f525		       85 1a		      sta	AUDV1
     30  f527		       85 18		      sta	AUDF1
     31  f529
     32  f529							; Initialize Objects
     33  f529							;    jsr SpiderInit
     34  f529							;    jsr LineInit
     35  f529							;    jsr BugInit
     36  f529							;    jsr SwatterInit
     37  f529
     38  f529		       60		      rts
     39  f52a
     40  f52a				   GameVerticalBlank
     41  f52a
     42  f52a							; Clear horizontal movement
     43  f52a		       85 2b		      sta	HMCLR
     44  f52c
     45  f52c							; Update Objects
     46  f52c							;    jsr SpiderUpdate
     47  f52c							;    jsr LineUpdate
     48  f52c							;    jsr BugUpdate
     49  f52c							;    jsr SwatterUpdate
     50  f52c		       20 b8 f3 	      jsr	ScoreUpdate
     51  f52f
     52  f52f							; Set final x positions
     53  f52f		       85 02		      sta	WSYNC
     54  f531		       85 2a		      sta	HMOVE
     55  f533
     56  f533		       60		      rts
     57  f534
     58  f534				   GameOverScan
     59  f534							; Do nothing at the moment
     60  f534							; Room for some updating...
     61  f534		       60		      rts
     62  f535
     63  f535				   GameKernel
     64  f535
     65  f535							; Turn on display
     66  f535		       a9 00		      lda	#0
     67  f537		       85 01		      sta	VBLANK
     68  f539
     69  f539				   .game_kernel_score
     70  f539
     71  f539							; Draw Score on top first
     72  f539		       20 d8 f3 	      jsr	ScoreDraw
     73  f53c
     74  f53c				   .game_kernel_objects_start
     75  f53c
     76  f53c							; Start Scanline Counter
     77  f53c		       a2 b3		      ldx	#KERNEL_SCANLINES-SCORE_LINES
     78  f53e
     79  f53e							; Setup Drawing Objects
     80  f53e		       20 8c f4 	      jsr	WebDrawStart
     81  f541							;    jsr SpiderDrawStart
     82  f541
     83  f541				   .game_kernel_objects
     84  f541
     85  f541							; Draw Objects in order
     86  f541
     87  f541		       20 9d f4 	      jsr	WebDraw
     88  f544							;dex
     89  f544
     90  f544							;jsr SpiderDraw
     91  f544							;dex
     92  f544
     93  f544				   .game_kernel_line
     94  f544		       85 02		      sta	WSYNC
     95  f546		       ca		      dex
     96  f547		       d0 f8		      bne	.game_kernel_objects
     97  f549
     98  f549				   .game_kernel_clean
     99  f549
    100  f549		       20 b2 f4 	      jsr	WebClean
    101  f54c							;    jsr SpiderClean
    102  f54c							;    jsr LineClean
    103  f54c
    104  f54c		       85 02		      sta	WSYNC
    105  f54e
    106  f54e				   .game_kernel_return
    107  f54e		       60		      rts
------- FILE kernel.asm
    255  f54f
    256  f54f							;================
    257  f54f							; End of cart
    258  f54f							;================
    259  f54f
    260  f7fa					      ORG	$F7FA	; 2k = $F7FA, 4k = $FFFA
    261  f7fa
    262  f7fa				   InterruptVectors
    263  f7fa
    264  f7fa		       26 f0		      .word.w	InitSystem	; NMI
    265  f7fc		       26 f0		      .word.w	InitSystem	; RESET
    266  f7fe		       26 f0		      .word.w	InitSystem	; IRQ
    267  f800
    268  f800					      END
