============================================================
  Generated by:           Genus(TM) Synthesis Solution 19.13-s073_1
  Generated on:           Aug 08 2020  07:22:51 pm
  Module:                 bound_flasher
  Operating conditions:   slow 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (0 ps) Setup Check with Pin LED_reg[13]/CK->D
          Group: clk
     Startpoint: (R) min_max_key_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) LED_reg[13]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-     126                  
     Required Time:=    1074                  
      Launch Clock:-       0                  
         Data Path:-    1074                  
             Slack:=       0                  

#----------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  min_max_key_reg[1]/CK -       -     R     (arrival)     20    -     0     -       0    (-,-) 
  min_max_key_reg[1]/Q  -       CK->Q F     DFFRHQX8       6 29.2    82   311     311    (-,-) 
  g4188__4319/Y         -       B->Y  F     CLKAND2X6      2 11.0    51   100     411    (-,-) 
  g4181/Y               -       A->Y  R     INVX3          1  7.1    46    42     453    (-,-) 
  g4158__5526/Y         -       A0->Y F     AOI21X4        1  8.5   114    89     542    (-,-) 
  g111/Y                -       B->Y  R     NOR2X6         1 10.0    84    77     620    (-,-) 
  g107/Y                -       B->Y  F     NAND2X8        2 16.7   103    84     703    (-,-) 
  g52/Y                 -       C->Y  R     NOR3X8         2 13.3   136    97     800    (-,-) 
  g49/Y                 -       B->Y  F     NOR2X8         1 18.1    70    77     877    (-,-) 
  g4127/Y               -       A->Y  R     CLKINVX20     15 75.1    70    60     937    (-,-) 
  g4114__7482/Y         -       B1->Y F     AOI22X4        1  6.8   125    74    1011    (-,-) 
  g4096__8428/Y         -       B0->Y R     OAI21X4        1  4.6    78    63    1074    (-,-) 
  LED_reg[13]/D         -       -     R     DFFRHQX8       1    -     -     0    1074    (-,-) 
#----------------------------------------------------------------------------------------------



Path 2: MET (0 ps) Setup Check with Pin LED_reg[4]/CK->D
          Group: clk
     Startpoint: (R) min_max_key_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) LED_reg[4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-     126                  
     Required Time:=    1074                  
      Launch Clock:-       0                  
         Data Path:-    1074                  
             Slack:=       0                  

#----------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  min_max_key_reg[1]/CK -       -     R     (arrival)     20    -     0     -       0    (-,-) 
  min_max_key_reg[1]/Q  -       CK->Q F     DFFRHQX8       6 29.2    82   311     311    (-,-) 
  g4188__4319/Y         -       B->Y  F     CLKAND2X6      2 11.0    51   100     411    (-,-) 
  g4181/Y               -       A->Y  R     INVX3          1  7.1    46    42     453    (-,-) 
  g4158__5526/Y         -       A0->Y F     AOI21X4        1  8.5   114    89     542    (-,-) 
  g111/Y                -       B->Y  R     NOR2X6         1 10.0    84    77     620    (-,-) 
  g107/Y                -       B->Y  F     NAND2X8        2 16.7   103    84     703    (-,-) 
  g52/Y                 -       C->Y  R     NOR3X8         2 13.3   136    97     800    (-,-) 
  g49/Y                 -       B->Y  F     NOR2X8         1 18.1    70    77     877    (-,-) 
  g4127/Y               -       A->Y  R     CLKINVX20     15 75.1    70    60     937    (-,-) 
  g4105__6417/Y         -       B1->Y F     AOI22X4        1  6.8   126    74    1011    (-,-) 
  g4094__6260/Y         -       B0->Y R     OAI21X4        1  4.6    77    63    1074    (-,-) 
  LED_reg[4]/D          -       -     R     DFFRHQX4       1    -     -     0    1074    (-,-) 
#----------------------------------------------------------------------------------------------



Path 3: MET (0 ps) Setup Check with Pin LED_reg[2]/CK->D
          Group: clk
     Startpoint: (R) min_max_key_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) LED_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-     126                  
     Required Time:=    1074                  
      Launch Clock:-       0                  
         Data Path:-    1074                  
             Slack:=       0                  

#----------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  min_max_key_reg[1]/CK -       -     R     (arrival)     20    -     0     -       0    (-,-) 
  min_max_key_reg[1]/Q  -       CK->Q F     DFFRHQX8       6 29.2    82   311     311    (-,-) 
  g4188__4319/Y         -       B->Y  F     CLKAND2X6      2 11.0    51   100     411    (-,-) 
  g4181/Y               -       A->Y  R     INVX3          1  7.1    46    42     453    (-,-) 
  g4158__5526/Y         -       A0->Y F     AOI21X4        1  8.5   114    89     542    (-,-) 
  g111/Y                -       B->Y  R     NOR2X6         1 10.0    84    77     620    (-,-) 
  g107/Y                -       B->Y  F     NAND2X8        2 16.7   103    84     703    (-,-) 
  g52/Y                 -       C->Y  R     NOR3X8         2 13.3   136    97     800    (-,-) 
  g49/Y                 -       B->Y  F     NOR2X8         1 18.1    70    77     877    (-,-) 
  g4127/Y               -       A->Y  R     CLKINVX20     15 75.1    70    60     937    (-,-) 
  g4118__9945/Y         -       B1->Y F     AOI22X4        1  6.8   125    74    1011    (-,-) 
  g4098__2398/Y         -       B0->Y R     OAI21X4        1  4.6    78    63    1074    (-,-) 
  LED_reg[2]/D          -       -     R     DFFRHQX8       1    -     -     0    1074    (-,-) 
#----------------------------------------------------------------------------------------------



Path 4: MET (0 ps) Setup Check with Pin LED_reg[3]/CK->D
          Group: clk
     Startpoint: (R) min_max_key_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) LED_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-     126                  
     Required Time:=    1074                  
      Launch Clock:-       0                  
         Data Path:-    1074                  
             Slack:=       0                  

#----------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  min_max_key_reg[1]/CK -       -     R     (arrival)     20    -     0     -       0    (-,-) 
  min_max_key_reg[1]/Q  -       CK->Q F     DFFRHQX8       6 29.2    82   311     311    (-,-) 
  g4188__4319/Y         -       B->Y  F     CLKAND2X6      2 11.0    51   100     411    (-,-) 
  g4181/Y               -       A->Y  R     INVX3          1  7.1    46    42     453    (-,-) 
  g4158__5526/Y         -       A0->Y F     AOI21X4        1  8.5   114    89     542    (-,-) 
  g111/Y                -       B->Y  R     NOR2X6         1 10.0    84    77     620    (-,-) 
  g107/Y                -       B->Y  F     NAND2X8        2 16.7   103    84     703    (-,-) 
  g52/Y                 -       C->Y  R     NOR3X8         2 13.3   136    97     800    (-,-) 
  g49/Y                 -       B->Y  F     NOR2X8         1 18.1    70    77     877    (-,-) 
  g4127/Y               -       A->Y  R     CLKINVX20     15 75.1    70    60     937    (-,-) 
  g4111__2346/Y         -       B1->Y F     AOI22X4        1  6.8   125    74    1011    (-,-) 
  g4099__5122/Y         -       B0->Y R     OAI21X4        1  4.6    78    63    1074    (-,-) 
  LED_reg[3]/D          -       -     R     DFFRHQX8       1    -     -     0    1074    (-,-) 
#----------------------------------------------------------------------------------------------



Path 5: MET (0 ps) Setup Check with Pin LED_reg[12]/CK->D
          Group: clk
     Startpoint: (R) min_max_key_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) LED_reg[12]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-     126                  
     Required Time:=    1074                  
      Launch Clock:-       0                  
         Data Path:-    1074                  
             Slack:=       0                  

#----------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  min_max_key_reg[1]/CK -       -     R     (arrival)     20    -     0     -       0    (-,-) 
  min_max_key_reg[1]/Q  -       CK->Q F     DFFRHQX8       6 29.2    82   311     311    (-,-) 
  g4188__4319/Y         -       B->Y  F     CLKAND2X6      2 11.0    51   100     411    (-,-) 
  g4181/Y               -       A->Y  R     INVX3          1  7.1    46    42     453    (-,-) 
  g4158__5526/Y         -       A0->Y F     AOI21X4        1  8.5   114    89     542    (-,-) 
  g111/Y                -       B->Y  R     NOR2X6         1 10.0    84    77     620    (-,-) 
  g107/Y                -       B->Y  F     NAND2X8        2 16.7   103    84     703    (-,-) 
  g52/Y                 -       C->Y  R     NOR3X8         2 13.3   136    97     800    (-,-) 
  g49/Y                 -       B->Y  F     NOR2X8         1 18.1    70    77     877    (-,-) 
  g4127/Y               -       A->Y  R     CLKINVX20     15 75.1    70    60     937    (-,-) 
  g4113__9315/Y         -       B1->Y F     AOI22X4        1  6.8   125    74    1011    (-,-) 
  g4095__4319/Y         -       B0->Y R     OAI21X4        1  4.6    78    63    1074    (-,-) 
  LED_reg[12]/D         -       -     R     DFFRHQX8       1    -     -     0    1074    (-,-) 
#----------------------------------------------------------------------------------------------



Path 6: MET (0 ps) Setup Check with Pin LED_reg[1]/CK->D
          Group: clk
     Startpoint: (R) min_max_key_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) LED_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-     126                  
     Required Time:=    1074                  
      Launch Clock:-       0                  
         Data Path:-    1074                  
             Slack:=       0                  

#----------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  min_max_key_reg[1]/CK -       -     R     (arrival)     20    -     0     -       0    (-,-) 
  min_max_key_reg[1]/Q  -       CK->Q F     DFFRHQX8       6 29.2    82   311     311    (-,-) 
  g4188__4319/Y         -       B->Y  F     CLKAND2X6      2 11.0    51   100     411    (-,-) 
  g4181/Y               -       A->Y  R     INVX3          1  7.1    46    42     453    (-,-) 
  g4158__5526/Y         -       A0->Y F     AOI21X4        1  8.5   114    89     542    (-,-) 
  g111/Y                -       B->Y  R     NOR2X6         1 10.0    84    77     620    (-,-) 
  g107/Y                -       B->Y  F     NAND2X8        2 16.7   103    84     703    (-,-) 
  g52/Y                 -       C->Y  R     NOR3X8         2 13.3   136    97     800    (-,-) 
  g49/Y                 -       B->Y  F     NOR2X8         1 18.1    70    77     877    (-,-) 
  g4127/Y               -       A->Y  R     CLKINVX20     15 75.1    70    60     937    (-,-) 
  g4117__4733/Y         -       B1->Y F     AOI22X4        1  6.8   125    74    1011    (-,-) 
  g4097__5526/Y         -       B0->Y R     OAI21X4        1  4.6    78    63    1074    (-,-) 
  LED_reg[1]/D          -       -     R     DFFRHQX4       1    -     -     0    1074    (-,-) 
#----------------------------------------------------------------------------------------------



Path 7: MET (0 ps) Setup Check with Pin LED_reg[8]/CK->D
          Group: clk
     Startpoint: (R) min_max_key_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) LED_reg[8]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-     126                  
     Required Time:=    1074                  
      Launch Clock:-       0                  
         Data Path:-    1074                  
             Slack:=       0                  

#----------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  min_max_key_reg[1]/CK -       -     R     (arrival)     20    -     0     -       0    (-,-) 
  min_max_key_reg[1]/Q  -       CK->Q F     DFFRHQX8       6 29.2    82   311     311    (-,-) 
  g4188__4319/Y         -       B->Y  F     CLKAND2X6      2 11.0    51   100     411    (-,-) 
  g4181/Y               -       A->Y  R     INVX3          1  7.1    46    42     453    (-,-) 
  g4158__5526/Y         -       A0->Y F     AOI21X4        1  8.5   114    89     542    (-,-) 
  g111/Y                -       B->Y  R     NOR2X6         1 10.0    84    77     620    (-,-) 
  g107/Y                -       B->Y  F     NAND2X8        2 16.7   103    84     703    (-,-) 
  g52/Y                 -       C->Y  R     NOR3X8         2 13.3   136    97     800    (-,-) 
  g49/Y                 -       B->Y  F     NOR2X8         1 18.1    70    77     877    (-,-) 
  g4127/Y               -       A->Y  R     CLKINVX20     15 75.1    70    60     937    (-,-) 
  g4109__6260/Y         -       B1->Y F     AOI22X4        1  6.8   125    74    1011    (-,-) 
  g4085__1705/Y         -       B0->Y R     OAI21X4        1  4.6    78    63    1074    (-,-) 
  LED_reg[8]/D          -       -     R     DFFRHQX8       1    -     -     0    1074    (-,-) 
#----------------------------------------------------------------------------------------------



Path 8: MET (0 ps) Setup Check with Pin LED_reg[6]/CK->D
          Group: clk
     Startpoint: (R) min_max_key_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) LED_reg[6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-     126                  
     Required Time:=    1074                  
      Launch Clock:-       0                  
         Data Path:-    1074                  
             Slack:=       0                  

#----------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  min_max_key_reg[1]/CK -       -     R     (arrival)     20    -     0     -       0    (-,-) 
  min_max_key_reg[1]/Q  -       CK->Q F     DFFRHQX8       6 29.2    82   311     311    (-,-) 
  g4188__4319/Y         -       B->Y  F     CLKAND2X6      2 11.0    51   100     411    (-,-) 
  g4181/Y               -       A->Y  R     INVX3          1  7.1    46    42     453    (-,-) 
  g4158__5526/Y         -       A0->Y F     AOI21X4        1  8.5   114    89     542    (-,-) 
  g111/Y                -       B->Y  R     NOR2X6         1 10.0    84    77     620    (-,-) 
  g107/Y                -       B->Y  F     NAND2X8        2 16.7   103    84     703    (-,-) 
  g52/Y                 -       C->Y  R     NOR3X8         2 13.3   136    97     800    (-,-) 
  g49/Y                 -       B->Y  F     NOR2X8         1 18.1    70    77     877    (-,-) 
  g4127/Y               -       A->Y  R     CLKINVX20     15 75.1    70    60     937    (-,-) 
  g4107__2398/Y         -       B1->Y F     AOI22X4        1  6.8   125    74    1011    (-,-) 
  g4087__7098/Y         -       B0->Y R     OAI21X4        1  4.6    78    63    1074    (-,-) 
  LED_reg[6]/D          -       -     R     DFFRHQX8       1    -     -     0    1074    (-,-) 
#----------------------------------------------------------------------------------------------



Path 9: MET (0 ps) Setup Check with Pin LED_reg[7]/CK->D
          Group: clk
     Startpoint: (R) min_max_key_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) LED_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-     126                  
     Required Time:=    1074                  
      Launch Clock:-       0                  
         Data Path:-    1074                  
             Slack:=       0                  

#----------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  min_max_key_reg[1]/CK -       -     R     (arrival)     20    -     0     -       0    (-,-) 
  min_max_key_reg[1]/Q  -       CK->Q F     DFFRHQX8       6 29.2    82   311     311    (-,-) 
  g4188__4319/Y         -       B->Y  F     CLKAND2X6      2 11.0    51   100     411    (-,-) 
  g4181/Y               -       A->Y  R     INVX3          1  7.1    46    42     453    (-,-) 
  g4158__5526/Y         -       A0->Y F     AOI21X4        1  8.5   114    89     542    (-,-) 
  g111/Y                -       B->Y  R     NOR2X6         1 10.0    84    77     620    (-,-) 
  g107/Y                -       B->Y  F     NAND2X8        2 16.7   103    84     703    (-,-) 
  g52/Y                 -       C->Y  R     NOR3X8         2 13.3   136    97     800    (-,-) 
  g49/Y                 -       B->Y  F     NOR2X8         1 18.1    70    77     877    (-,-) 
  g4127/Y               -       A->Y  R     CLKINVX20     15 75.1    70    60     937    (-,-) 
  g4108__5107/Y         -       B1->Y F     AOI22X4        1  6.8   125    74    1011    (-,-) 
  g4088__6131/Y         -       B0->Y R     OAI21X4        1  4.6    78    63    1074    (-,-) 
  LED_reg[7]/D          -       -     R     DFFRHQX4       1    -     -     0    1074    (-,-) 
#----------------------------------------------------------------------------------------------



Path 10: MET (0 ps) Setup Check with Pin LED_reg[10]/CK->D
          Group: clk
     Startpoint: (R) min_max_key_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) LED_reg[10]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-     126                  
     Required Time:=    1074                  
      Launch Clock:-       0                  
         Data Path:-    1074                  
             Slack:=       0                  

#----------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  min_max_key_reg[1]/CK -       -     R     (arrival)     20    -     0     -       0    (-,-) 
  min_max_key_reg[1]/Q  -       CK->Q F     DFFRHQX8       6 29.2    82   311     311    (-,-) 
  g4188__4319/Y         -       B->Y  F     CLKAND2X6      2 11.0    51   100     411    (-,-) 
  g4181/Y               -       A->Y  R     INVX3          1  7.1    46    42     453    (-,-) 
  g4158__5526/Y         -       A0->Y F     AOI21X4        1  8.5   114    89     542    (-,-) 
  g111/Y                -       B->Y  R     NOR2X6         1 10.0    84    77     620    (-,-) 
  g107/Y                -       B->Y  F     NAND2X8        2 16.7   103    84     703    (-,-) 
  g52/Y                 -       C->Y  R     NOR3X8         2 13.3   136    97     800    (-,-) 
  g49/Y                 -       B->Y  F     NOR2X8         1 18.1    70    77     877    (-,-) 
  g4127/Y               -       A->Y  R     CLKINVX20     15 75.1    70    60     937    (-,-) 
  g4119__2883/Y         -       B1->Y F     AOI22X4        1  6.8   125    74    1011    (-,-) 
  g4083__2802/Y         -       B0->Y R     OAI21X4        1  4.6    78    63    1074    (-,-) 
  LED_reg[10]/D         -       -     R     DFFRHQX4       1    -     -     0    1074    (-,-) 
#----------------------------------------------------------------------------------------------



Path 11: MET (0 ps) Setup Check with Pin LED_reg[9]/CK->D
          Group: clk
     Startpoint: (R) min_max_key_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) LED_reg[9]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-     126                  
     Required Time:=    1074                  
      Launch Clock:-       0                  
         Data Path:-    1074                  
             Slack:=       0                  

#----------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  min_max_key_reg[1]/CK -       -     R     (arrival)     20    -     0     -       0    (-,-) 
  min_max_key_reg[1]/Q  -       CK->Q F     DFFRHQX8       6 29.2    82   311     311    (-,-) 
  g4188__4319/Y         -       B->Y  F     CLKAND2X6      2 11.0    51   100     411    (-,-) 
  g4181/Y               -       A->Y  R     INVX3          1  7.1    46    42     453    (-,-) 
  g4158__5526/Y         -       A0->Y F     AOI21X4        1  8.5   114    89     542    (-,-) 
  g111/Y                -       B->Y  R     NOR2X6         1 10.0    84    77     620    (-,-) 
  g107/Y                -       B->Y  F     NAND2X8        2 16.7   103    84     703    (-,-) 
  g52/Y                 -       C->Y  R     NOR3X8         2 13.3   136    97     800    (-,-) 
  g49/Y                 -       B->Y  F     NOR2X8         1 18.1    70    77     877    (-,-) 
  g4127/Y               -       A->Y  R     CLKINVX20     15 75.1    70    60     937    (-,-) 
  g4102__1666/Y         -       B1->Y F     AOI22X4        1  6.8   125    74    1011    (-,-) 
  g4084__3680/Y         -       B0->Y R     OAI21X4        1  4.6    78    63    1074    (-,-) 
  LED_reg[9]/D          -       -     R     DFFRHQX4       1    -     -     0    1074    (-,-) 
#----------------------------------------------------------------------------------------------



Path 12: MET (0 ps) Setup Check with Pin LED_reg[11]/CK->D
          Group: clk
     Startpoint: (R) min_max_key_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) LED_reg[11]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-     126                  
     Required Time:=    1074                  
      Launch Clock:-       0                  
         Data Path:-    1074                  
             Slack:=       0                  

#----------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  min_max_key_reg[1]/CK -       -     R     (arrival)     20    -     0     -       0    (-,-) 
  min_max_key_reg[1]/Q  -       CK->Q F     DFFRHQX8       6 29.2    82   311     311    (-,-) 
  g4188__4319/Y         -       B->Y  F     CLKAND2X6      2 11.0    51   100     411    (-,-) 
  g4181/Y               -       A->Y  R     INVX3          1  7.1    46    42     453    (-,-) 
  g4158__5526/Y         -       A0->Y F     AOI21X4        1  8.5   114    89     542    (-,-) 
  g111/Y                -       B->Y  R     NOR2X6         1 10.0    84    77     620    (-,-) 
  g107/Y                -       B->Y  F     NAND2X8        2 16.7   103    84     703    (-,-) 
  g52/Y                 -       C->Y  R     NOR3X8         2 13.3   136    97     800    (-,-) 
  g49/Y                 -       B->Y  F     NOR2X8         1 18.1    70    77     877    (-,-) 
  g4127/Y               -       A->Y  R     CLKINVX20     15 75.1    70    60     937    (-,-) 
  g4112__6161/Y         -       B1->Y F     AOI22X4        1  6.8   125    74    1011    (-,-) 
  g4092__6783/Y         -       B0->Y R     OAI21X4        1  4.6    78    63    1074    (-,-) 
  LED_reg[11]/D         -       -     R     DFFRHQX4       1    -     -     0    1074    (-,-) 
#----------------------------------------------------------------------------------------------



Path 13: MET (0 ps) Setup Check with Pin LED_reg[14]/CK->D
          Group: clk
     Startpoint: (R) min_max_key_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) LED_reg[14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-     126                  
     Required Time:=    1074                  
      Launch Clock:-       0                  
         Data Path:-    1074                  
             Slack:=       0                  

#----------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  min_max_key_reg[1]/CK -       -     R     (arrival)     20    -     0     -       0    (-,-) 
  min_max_key_reg[1]/Q  -       CK->Q F     DFFRHQX8       6 29.2    82   311     311    (-,-) 
  g4188__4319/Y         -       B->Y  F     CLKAND2X6      2 11.0    51   100     411    (-,-) 
  g4181/Y               -       A->Y  R     INVX3          1  7.1    46    42     453    (-,-) 
  g4158__5526/Y         -       A0->Y F     AOI21X4        1  8.5   114    89     542    (-,-) 
  g111/Y                -       B->Y  R     NOR2X6         1 10.0    84    77     620    (-,-) 
  g107/Y                -       B->Y  F     NAND2X8        2 16.7   103    84     703    (-,-) 
  g52/Y                 -       C->Y  R     NOR3X8         2 13.3   136    97     800    (-,-) 
  g49/Y                 -       B->Y  F     NOR2X8         1 18.1    70    77     877    (-,-) 
  g4127/Y               -       A->Y  R     CLKINVX20     15 75.1    70    60     937    (-,-) 
  g4115__5115/Y         -       B1->Y F     AOI22X4        1  6.8   125    74    1011    (-,-) 
  g4093__5107/Y         -       B0->Y R     OAI21X4        1  4.6    77    63    1074    (-,-) 
  LED_reg[14]/D         -       -     R     DFFRHQX4       1    -     -     0    1074    (-,-) 
#----------------------------------------------------------------------------------------------



Path 14: MET (0 ps) Setup Check with Pin LED_reg[0]/CK->D
          Group: clk
     Startpoint: (R) min_max_key_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) LED_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-     126                  
     Required Time:=    1074                  
      Launch Clock:-       0                  
         Data Path:-    1074                  
             Slack:=       0                  

#----------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  min_max_key_reg[1]/CK -       -     R     (arrival)     20    -     0     -       0    (-,-) 
  min_max_key_reg[1]/Q  -       CK->Q F     DFFRHQX8       6 29.2    82   311     311    (-,-) 
  g4188__4319/Y         -       B->Y  F     CLKAND2X6      2 11.0    51   100     411    (-,-) 
  g4181/Y               -       A->Y  R     INVX3          1  7.1    46    42     453    (-,-) 
  g4158__5526/Y         -       A0->Y F     AOI21X4        1  8.5   114    89     542    (-,-) 
  g111/Y                -       B->Y  R     NOR2X6         1 10.0    84    77     620    (-,-) 
  g107/Y                -       B->Y  F     NAND2X8        2 16.7   103    84     703    (-,-) 
  g52/Y                 -       C->Y  R     NOR3X8         2 13.3   136    97     800    (-,-) 
  g49/Y                 -       B->Y  F     NOR2X8         1 18.1    70    77     877    (-,-) 
  g4127/Y               -       A->Y  R     CLKINVX20     15 75.1    70    60     937    (-,-) 
  g4104__7410/Y         -       A1->Y F     AOI21X4        1  6.8    98    84    1021    (-,-) 
  g4100__1617/Y         -       B0->Y R     OAI21X4        1  4.6    77    53    1074    (-,-) 
  LED_reg[0]/D          -       -     R     DFFRHQX8       1    -     -     0    1074    (-,-) 
#----------------------------------------------------------------------------------------------



Path 15: MET (0 ps) Setup Check with Pin LED_reg[5]/CK->D
          Group: clk
     Startpoint: (R) min_max_key_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) LED_reg[5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-     126                  
     Required Time:=    1074                  
      Launch Clock:-       0                  
         Data Path:-    1074                  
             Slack:=       0                  

#----------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  min_max_key_reg[1]/CK -       -     R     (arrival)     20    -     0     -       0    (-,-) 
  min_max_key_reg[1]/Q  -       CK->Q F     DFFRHQX8       6 29.2    82   311     311    (-,-) 
  g4188__4319/Y         -       B->Y  F     CLKAND2X6      2 11.0    51   100     411    (-,-) 
  g4181/Y               -       A->Y  R     INVX3          1  7.1    46    42     453    (-,-) 
  g4158__5526/Y         -       A0->Y F     AOI21X4        1  8.5   114    89     542    (-,-) 
  g111/Y                -       B->Y  R     NOR2X6         1 10.0    84    77     620    (-,-) 
  g107/Y                -       B->Y  F     NAND2X8        2 16.7   103    84     703    (-,-) 
  g52/Y                 -       C->Y  R     NOR3X8         2 13.3   136    97     800    (-,-) 
  g49/Y                 -       B->Y  F     NOR2X8         1 18.1    70    77     877    (-,-) 
  g4127/Y               -       A->Y  R     CLKINVX20     15 75.1    70    60     937    (-,-) 
  g4106__5477/Y         -       B1->Y F     AOI22X4        1  6.8   125    74    1011    (-,-) 
  g4086__8246/Y         -       B0->Y R     OAI21X4        1  4.6    77    63    1074    (-,-) 
  LED_reg[5]/D          -       -     R     DFFRHQX8       1    -     -     0    1074    (-,-) 
#----------------------------------------------------------------------------------------------



Path 16: MET (1 ps) Setup Check with Pin LED_reg[15]/CK->D
          Group: clk
     Startpoint: (R) FLICK
          Clock: (R) clk
       Endpoint: (R) LED_reg[15]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-     132                  
     Required Time:=    1068                  
      Launch Clock:-       0                  
       Input Delay:-     600                  
         Data Path:-     467                  
             Slack:=       1                  

Exceptions/Constraints:
  input_delay             600             bound_flasher_gate.s_line_6 

#----------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  FLICK          -       -     R     (arrival)       1 10.0     0     0     600    (-,-) 
  g4189__5477/Y  -       B->Y  F     NAND2X8         2 14.8   100    53     653    (-,-) 
  g4138__4733/Y  -       B->Y  R     NOR2X6          1  7.2    69    65     718    (-,-) 
  g4137__1881/Y  -       B->Y  R     CLKAND2X12      4 17.6    45   100     818    (-,-) 
  g4129__5122/Y  -       B->Y  F     NOR2X8          1 10.0    44    37     854    (-,-) 
  g4123__5526/Y  -       B->Y  R     NOR2X8          1 18.1   100    64     918    (-,-) 
  g4121/Y        -       A->Y  F     CLKINVX20      16 80.0    84    79     997    (-,-) 
  g4101__1881/Y  -       A1->Y R     OAI21X4         1  4.6    77    70    1067    (-,-) 
  LED_reg[15]/D  -       -     R     DFFRX4          1    -     -     0    1067    (-,-) 
#----------------------------------------------------------------------------------------



Path 17: MET (4 ps) Setup Check with Pin min_max_key_reg[1]/CK->D
          Group: clk
     Startpoint: (R) FLICK
          Clock: (R) clk
       Endpoint: (R) min_max_key_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-     127                  
     Required Time:=    1073                  
      Launch Clock:-       0                  
       Input Delay:-     600                  
         Data Path:-     470                  
             Slack:=       4                  

Exceptions/Constraints:
  input_delay             600             bound_flasher_gate.s_line_6 

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  FLICK                -       -      R     (arrival)       1 10.0     0     0     600    (-,-) 
  g4189__5477/Y        -       B->Y   F     NAND2X8         2 14.8   100    53     653    (-,-) 
  g4138__4733/Y        -       B->Y   R     NOR2X6          1  7.2    69    65     718    (-,-) 
  g4137__1881/Y        -       B->Y   R     CLKAND2X12      4 17.6    45   100     818    (-,-) 
  g4130__6783/Y        -       C->Y   R     OR3X4           3 10.7    63   103     920    (-,-) 
  g4304__5115/Y        -       A1N->Y R     OAI2BB1X4       1  4.6    80   149    1070    (-,-) 
  min_max_key_reg[1]/D -       -      R     DFFRHQX8        1    -     -     0    1070    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 18: MET (4 ps) Setup Check with Pin state_reg[1]/CK->D
          Group: clk
     Startpoint: (R) FLICK
          Clock: (R) clk
       Endpoint: (R) state_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-     121                  
     Required Time:=    1079                  
      Launch Clock:-       0                  
       Input Delay:-     600                  
         Data Path:-     476                  
             Slack:=       4                  

Exceptions/Constraints:
  input_delay             600             bound_flasher_gate.s_line_6 

#----------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  FLICK          -       -     R     (arrival)       1 10.0     0     0     600    (-,-) 
  g4189__5477/Y  -       B->Y  F     NAND2X8         2 14.8   100    53     653    (-,-) 
  g4138__4733/Y  -       B->Y  R     NOR2X6          1  7.2    69    65     718    (-,-) 
  g4137__1881/Y  -       B->Y  R     CLKAND2X12      4 17.6    45   100     818    (-,-) 
  g4130__6783/Y  -       C->Y  R     OR3X4           3 10.7    63   103     920    (-,-) 
  g4384/Y        -       B->Y  F     NAND2X2         1  5.4   118    86    1006    (-,-) 
  g50/Y          -       B->Y  R     NAND2X2         1  4.6    58    69    1076    (-,-) 
  state_reg[1]/D -       -     R     DFFRHQX4        1    -     -     0    1076    (-,-) 
#----------------------------------------------------------------------------------------



Path 19: MET (22 ps) Setup Check with Pin state_reg[0]/CK->D
          Group: clk
     Startpoint: (R) min_max_key_reg[1]/CK
          Clock: (R) clk
       Endpoint: (F) state_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-     120                  
     Required Time:=    1080                  
      Launch Clock:-       0                  
         Data Path:-    1058                  
             Slack:=      22                  

#----------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  min_max_key_reg[1]/CK -       -     R     (arrival)     20    -     0     -       0    (-,-) 
  min_max_key_reg[1]/Q  -       CK->Q F     DFFRHQX8       6 29.2    82   311     311    (-,-) 
  g4188__4319/Y         -       B->Y  F     CLKAND2X6      2 11.0    51   100     411    (-,-) 
  g4181/Y               -       A->Y  R     INVX3          1  7.1    46    42     453    (-,-) 
  g4158__5526/Y         -       A0->Y F     AOI21X4        1  8.5   114    89     542    (-,-) 
  g111/Y                -       B->Y  R     NOR2X6         1 10.0    84    77     620    (-,-) 
  g107/Y                -       B->Y  F     NAND2X8        2 16.7   103    84     703    (-,-) 
  g52/Y                 -       C->Y  R     NOR3X8         2 13.3   136    97     800    (-,-) 
  g51/Y                 -       A->Y  F     INVX2          2  8.0    86    91     891    (-,-) 
  g48/Y                 -       A1->Y F     AO21X1         1  4.6    99   168    1058    (-,-) 
  state_reg[0]/D        -       -     F     DFFSRHQX2      1    -     -     0    1058    (-,-) 
#----------------------------------------------------------------------------------------------



Path 20: MET (77 ps) Setup Check with Pin min_max_key_reg[0]/CK->SI
          Group: clk
     Startpoint: (R) FLICK
          Clock: (R) clk
       Endpoint: (R) min_max_key_reg[0]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-     202                  
     Required Time:=     998                  
      Launch Clock:-       0                  
       Input Delay:-     600                  
         Data Path:-     320                  
             Slack:=      77                  

Exceptions/Constraints:
  input_delay             600             bound_flasher_gate.s_line_6 

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  FLICK                 -       -     R     (arrival)       1 10.0     0     0     600    (-,-) 
  g4189__5477/Y         -       B->Y  F     NAND2X8         2 14.8   100    53     653    (-,-) 
  g4138__4733/Y         -       B->Y  R     NOR2X6          1  7.2    69    65     718    (-,-) 
  g4137__1881/Y         -       B->Y  R     CLKAND2X12      4 17.6    45   100     818    (-,-) 
  g4130__6783/Y         -       C->Y  R     OR3X4           3 10.7    63   103     920    (-,-) 
  min_max_key_reg[0]/SI -       -     R     SDFFRHQX4       3    -     -     0     920    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 21: MET (168 ps) Late External Delay Assertion at pin LED[15]
          Group: clk
     Startpoint: (R) LED_reg[15]/CK
          Clock: (R) clk
       Endpoint: (R) LED[15]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
      Output Delay:-     600                  
     Required Time:=     600                  
      Launch Clock:-       0                  
         Data Path:-     432                  
             Slack:=     168                  

Exceptions/Constraints:
  output_delay             600             bound_flasher_gate.s_line_8 

#----------------------------------------------------------------------------------------
# Timing Point   Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  LED_reg[15]/CK -       -      R     (arrival)     20    -     0     -       0    (-,-) 
  LED_reg[15]/QN -       CK->QN F     DFFRX4         3 13.8    78   366     366    (-,-) 
  fopt4437/Y     -       A->Y   R     INVX2          2  8.9    77    66     432    (-,-) 
  LED[15]        -       -      R     (port)         -    -     -     0     432    (-,-) 
#----------------------------------------------------------------------------------------



Path 22: MET (175 ps) Late External Delay Assertion at pin LED[14]
          Group: clk
     Startpoint: (R) LED_reg[14]/CK
          Clock: (R) clk
       Endpoint: (R) LED[14]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
      Output Delay:-     600                  
     Required Time:=     600                  
      Launch Clock:-       0                  
         Data Path:-     425                  
             Slack:=     175                  

Exceptions/Constraints:
  output_delay             600             bound_flasher_gate.s_line_8_1_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[14]/CK -       -     R     (arrival)     20    -     0     -       0    (-,-) 
  LED_reg[14]/Q  -       CK->Q R     DFFRHQX4       4 19.4   101   296     296    (-,-) 
  fopt4439/Y     -       A->Y  R     BUFX3          4 17.4   102   129     425    (-,-) 
  LED[14]        -       -     R     (port)         -    -     -     0     425    (-,-) 
#---------------------------------------------------------------------------------------



Path 23: MET (178 ps) Late External Delay Assertion at pin LED[7]
          Group: clk
     Startpoint: (R) LED_reg[7]/CK
          Clock: (R) clk
       Endpoint: (R) LED[7]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
      Output Delay:-     600                  
     Required Time:=     600                  
      Launch Clock:-       0                  
         Data Path:-     422                  
             Slack:=     178                  

Exceptions/Constraints:
  output_delay             600             bound_flasher_gate.s_line_8_8_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[7]/CK  -       -     R     (arrival)     20    -     0     -       0    (-,-) 
  LED_reg[7]/Q   -       CK->Q R     DFFRHQX4       4 19.5   101   296     296    (-,-) 
  fopt4441/Y     -       A->Y  R     BUFX4          4 16.7    81   126     422    (-,-) 
  LED[7]         -       -     R     (port)         -    -     -     0     422    (-,-) 
#---------------------------------------------------------------------------------------



Path 24: MET (179 ps) Late External Delay Assertion at pin LED[4]
          Group: clk
     Startpoint: (R) LED_reg[4]/CK
          Clock: (R) clk
       Endpoint: (R) LED[4]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
      Output Delay:-     600                  
     Required Time:=     600                  
      Launch Clock:-       0                  
         Data Path:-     421                  
             Slack:=     179                  

Exceptions/Constraints:
  output_delay             600             bound_flasher_gate.s_line_8_11_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[4]/CK  -       -     R     (arrival)     20    -     0     -       0    (-,-) 
  LED_reg[4]/Q   -       CK->Q R     DFFRHQX4       2 11.5    73   281     281    (-,-) 
  fopt4266/Y     -       A->Y  F     CLKINVX4       3 16.8    84    69     350    (-,-) 
  fopt4265/Y     -       A->Y  R     CLKINVX4       4 19.1    86    71     421    (-,-) 
  LED[4]         -       -     R     (port)         -    -     -     0     421    (-,-) 
#---------------------------------------------------------------------------------------



Path 25: MET (201 ps) Setup Check with Pin min_max_key_reg[0]/CK->D
          Group: clk
     Startpoint: (R) LED_reg[2]/CK
          Clock: (R) clk
       Endpoint: (R) min_max_key_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-     214                  
     Required Time:=     986                  
      Launch Clock:-       0                  
         Data Path:-     785                  
             Slack:=     201                  

#---------------------------------------------------------------------------------------------
#    Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  LED_reg[2]/CK        -       -     R     (arrival)     20    -     0     -       0    (-,-) 
  LED_reg[2]/Q         -       CK->Q F     DFFRHQX8       5 23.1    70   305     305    (-,-) 
  g4171__1666/Y        -       A->Y  R     NOR3X4         1  5.1   117   103     407    (-,-) 
  g4167__1705/Y        -       B->Y  R     CLKAND2X3      2  9.7    67   122     529    (-,-) 
  g4485/Y              -       B->Y  R     OR2X4          1  9.9    58   105     634    (-,-) 
  g4140__6161/Y        -       A->Y  F     NAND2X8        2 12.7    91    72     707    (-,-) 
  g4136__5115/Y        -       B->Y  R     NOR2X8         4 18.0   100    78     785    (-,-) 
  min_max_key_reg[0]/D -       -     R     SDFFRHQX4      4    -     -     0     785    (-,-) 
#---------------------------------------------------------------------------------------------



Path 26: MET (276 ps) Late External Delay Assertion at pin LED[13]
          Group: clk
     Startpoint: (R) LED_reg[13]/CK
          Clock: (R) clk
       Endpoint: (R) LED[13]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
      Output Delay:-     600                  
     Required Time:=     600                  
      Launch Clock:-       0                  
         Data Path:-     324                  
             Slack:=     276                  

Exceptions/Constraints:
  output_delay             600             bound_flasher_gate.s_line_8_2_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[13]/CK -       -     R     (arrival)     20    -     0     -       0    (-,-) 
  LED_reg[13]/Q  -       CK->Q R     DFFRHQX8       8 35.0    93   324     324    (-,-) 
  LED[13]        -       -     R     (port)         -    -     -     0     324    (-,-) 
#---------------------------------------------------------------------------------------



Path 27: MET (278 ps) Late External Delay Assertion at pin LED[8]
          Group: clk
     Startpoint: (R) LED_reg[8]/CK
          Clock: (R) clk
       Endpoint: (R) LED[8]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
      Output Delay:-     600                  
     Required Time:=     600                  
      Launch Clock:-       0                  
         Data Path:-     322                  
             Slack:=     278                  

Exceptions/Constraints:
  output_delay             600             bound_flasher_gate.s_line_8_7_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[8]/CK  -       -     R     (arrival)     20    -     0     -       0    (-,-) 
  LED_reg[8]/Q   -       CK->Q R     DFFRHQX8       7 33.1    90   322     322    (-,-) 
  LED[8]         -       -     R     (port)         -    -     -     0     322    (-,-) 
#---------------------------------------------------------------------------------------



Path 28: MET (280 ps) Late External Delay Assertion at pin LED[6]
          Group: clk
     Startpoint: (R) LED_reg[6]/CK
          Clock: (R) clk
       Endpoint: (R) LED[6]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
      Output Delay:-     600                  
     Required Time:=     600                  
      Launch Clock:-       0                  
         Data Path:-     320                  
             Slack:=     280                  

Exceptions/Constraints:
  output_delay             600             bound_flasher_gate.s_line_8_9_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[6]/CK  -       -     R     (arrival)     20    -     0     -       0    (-,-) 
  LED_reg[6]/Q   -       CK->Q R     DFFRHQX8       7 31.6    88   320     320    (-,-) 
  LED[6]         -       -     R     (port)         -    -     -     0     320    (-,-) 
#---------------------------------------------------------------------------------------



Path 29: MET (280 ps) Late External Delay Assertion at pin LED[0]
          Group: clk
     Startpoint: (R) LED_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) LED[0]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
      Output Delay:-     600                  
     Required Time:=     600                  
      Launch Clock:-       0                  
         Data Path:-     320                  
             Slack:=     280                  

Exceptions/Constraints:
  output_delay             600             bound_flasher_gate.s_line_8_15_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[0]/CK  -       -     R     (arrival)     20    -     0     -       0    (-,-) 
  LED_reg[0]/Q   -       CK->Q R     DFFRHQX8       6 31.4    87   320     320    (-,-) 
  LED[0]         -       -     R     (port)         -    -     -     0     320    (-,-) 
#---------------------------------------------------------------------------------------



Path 30: MET (284 ps) Late External Delay Assertion at pin LED[5]
          Group: clk
     Startpoint: (R) LED_reg[5]/CK
          Clock: (R) clk
       Endpoint: (R) LED[5]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
      Output Delay:-     600                  
     Required Time:=     600                  
      Launch Clock:-       0                  
         Data Path:-     316                  
             Slack:=     284                  

Exceptions/Constraints:
  output_delay             600             bound_flasher_gate.s_line_8_10_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[5]/CK  -       -     R     (arrival)     20    -     0     -       0    (-,-) 
  LED_reg[5]/Q   -       CK->Q R     DFFRHQX8       6 27.2    80   316     316    (-,-) 
  LED[5]         -       -     R     (port)         -    -     -     0     316    (-,-) 
#---------------------------------------------------------------------------------------



Path 31: MET (288 ps) Late External Delay Assertion at pin LED[3]
          Group: clk
     Startpoint: (R) LED_reg[3]/CK
          Clock: (R) clk
       Endpoint: (R) LED[3]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
      Output Delay:-     600                  
     Required Time:=     600                  
      Launch Clock:-       0                  
         Data Path:-     312                  
             Slack:=     288                  

Exceptions/Constraints:
  output_delay             600             bound_flasher_gate.s_line_8_12_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[3]/CK  -       -     R     (arrival)     20    -     0     -       0    (-,-) 
  LED_reg[3]/Q   -       CK->Q R     DFFRHQX8       5 23.5    74   312     312    (-,-) 
  LED[3]         -       -     R     (port)         -    -     -     0     312    (-,-) 
#---------------------------------------------------------------------------------------



Path 32: MET (288 ps) Late External Delay Assertion at pin LED[2]
          Group: clk
     Startpoint: (R) LED_reg[2]/CK
          Clock: (R) clk
       Endpoint: (R) LED[2]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
      Output Delay:-     600                  
     Required Time:=     600                  
      Launch Clock:-       0                  
         Data Path:-     312                  
             Slack:=     288                  

Exceptions/Constraints:
  output_delay             600             bound_flasher_gate.s_line_8_13_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[2]/CK  -       -     R     (arrival)     20    -     0     -       0    (-,-) 
  LED_reg[2]/Q   -       CK->Q R     DFFRHQX8       5 23.1    73   312     312    (-,-) 
  LED[2]         -       -     R     (port)         -    -     -     0     312    (-,-) 
#---------------------------------------------------------------------------------------



Path 33: MET (291 ps) Late External Delay Assertion at pin LED[12]
          Group: clk
     Startpoint: (R) LED_reg[12]/CK
          Clock: (R) clk
       Endpoint: (R) LED[12]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
      Output Delay:-     600                  
     Required Time:=     600                  
      Launch Clock:-       0                  
         Data Path:-     309                  
             Slack:=     291                  

Exceptions/Constraints:
  output_delay             600             bound_flasher_gate.s_line_8_3_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[12]/CK -       -     R     (arrival)     20    -     0     -       0    (-,-) 
  LED_reg[12]/Q  -       CK->Q R     DFFRHQX8       4 20.4    68   309     309    (-,-) 
  LED[12]        -       -     R     (port)         -    -     -     0     309    (-,-) 
#---------------------------------------------------------------------------------------



Path 34: MET (304 ps) Late External Delay Assertion at pin LED[10]
          Group: clk
     Startpoint: (R) LED_reg[10]/CK
          Clock: (R) clk
       Endpoint: (R) LED[10]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
      Output Delay:-     600                  
     Required Time:=     600                  
      Launch Clock:-       0                  
         Data Path:-     296                  
             Slack:=     304                  

Exceptions/Constraints:
  output_delay             600             bound_flasher_gate.s_line_8_5_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[10]/CK -       -     R     (arrival)     20    -     0     -       0    (-,-) 
  LED_reg[10]/Q  -       CK->Q R     DFFRHQX4       4 19.2   100   296     296    (-,-) 
  LED[10]        -       -     R     (port)         -    -     -     0     296    (-,-) 
#---------------------------------------------------------------------------------------



Path 35: MET (307 ps) Late External Delay Assertion at pin LED[1]
          Group: clk
     Startpoint: (R) LED_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) LED[1]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
      Output Delay:-     600                  
     Required Time:=     600                  
      Launch Clock:-       0                  
         Data Path:-     293                  
             Slack:=     307                  

Exceptions/Constraints:
  output_delay             600             bound_flasher_gate.s_line_8_14_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[1]/CK  -       -     R     (arrival)     20    -     0     -       0    (-,-) 
  LED_reg[1]/Q   -       CK->Q R     DFFRHQX4       4 17.7    95   293     293    (-,-) 
  LED[1]         -       -     R     (port)         -    -     -     0     293    (-,-) 
#---------------------------------------------------------------------------------------



Path 36: MET (310 ps) Late External Delay Assertion at pin LED[9]
          Group: clk
     Startpoint: (R) LED_reg[9]/CK
          Clock: (R) clk
       Endpoint: (R) LED[9]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
      Output Delay:-     600                  
     Required Time:=     600                  
      Launch Clock:-       0                  
         Data Path:-     290                  
             Slack:=     310                  

Exceptions/Constraints:
  output_delay             600             bound_flasher_gate.s_line_8_6_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[9]/CK  -       -     R     (arrival)     20    -     0     -       0    (-,-) 
  LED_reg[9]/Q   -       CK->Q R     DFFRHQX4       4 16.4    90   290     290    (-,-) 
  LED[9]         -       -     R     (port)         -    -     -     0     290    (-,-) 
#---------------------------------------------------------------------------------------



Path 37: MET (311 ps) Late External Delay Assertion at pin LED[11]
          Group: clk
     Startpoint: (R) LED_reg[11]/CK
          Clock: (R) clk
       Endpoint: (R) LED[11]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
      Output Delay:-     600                  
     Required Time:=     600                  
      Launch Clock:-       0                  
         Data Path:-     289                  
             Slack:=     311                  

Exceptions/Constraints:
  output_delay             600             bound_flasher_gate.s_line_8_4_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[11]/CK -       -     R     (arrival)     20    -     0     -       0    (-,-) 
  LED_reg[11]/Q  -       CK->Q R     DFFRHQX4       4 15.7    88   289     289    (-,-) 
  LED[11]        -       -     R     (port)         -    -     -     0     289    (-,-) 
#---------------------------------------------------------------------------------------



Path 38: MET (671 ps) Setup Check with Pin min_max_key_reg[0]/CK->SE
          Group: clk
     Startpoint: (R) min_max_key_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) min_max_key_reg[0]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-     241                  
     Required Time:=     959                  
      Launch Clock:-       0                  
         Data Path:-     288                  
             Slack:=     671                  

#----------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  min_max_key_reg[0]/CK -       -     R     (arrival)     20    -     0     -       0    (-,-) 
  min_max_key_reg[0]/Q  -       CK->Q F     SDFFRHQX4      4 15.7    83   288     288    (-,-) 
  min_max_key_reg[0]/SE -       -     F     SDFFRHQX4      4    -     -     0     288    (-,-) 
#----------------------------------------------------------------------------------------------

Some unconstrained paths have not been displayed.
Use -unconstrained or set the root attribute 'timing_report_unconstrained' to 'true' to see only these unconstrained paths.

