module shift_register(
input clk,rst,serial_in,shift_en,
output reg [3:0]data_out);
always @(posedge clk or posedge rst)
begin
if (rst)
begin
data_out<=4'b0000;
end
else if (shift_en)
begin
data_out<={data_out[2:0],serial_in};
end
end
endmodule

