{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1682094334391 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682094334405 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 21 11:25:34 2023 " "Processing started: Fri Apr 21 11:25:34 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1682094334405 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682094334405 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fruit_ninja -c ninja " "Command: quartus_map --read_settings_files=on --write_settings_files=off fruit_ninja -c ninja" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682094334405 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1682094335532 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1682094335532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "background/background_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file background/background_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 background_rom " "Found entity 1: background_rom" {  } { { "background/background_rom.sv" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/background/background_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682094343930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682094343930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "background/background_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file background/background_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 background_palette " "Found entity 1: background_palette" {  } { { "background/background_palette.sv" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/background/background_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682094343940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682094343940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "background/background_example.sv 1 1 " "Found 1 design units, including 1 entities, in source file background/background_example.sv" { { "Info" "ISGN_ENTITY_NAME" "1 background_example " "Found entity 1: background_example" {  } { { "background/background_example.sv" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/background/background_example.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682094343940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682094343940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "apple/apple_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file apple/apple_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 apple_rom " "Found entity 1: apple_rom" {  } { { "apple/apple_rom.sv" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/apple/apple_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682094343950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682094343950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "apple/apple_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file apple/apple_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 apple_palette " "Found entity 1: apple_palette" {  } { { "apple/apple_palette.sv" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/apple/apple_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682094343960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682094343960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "apple/apple_example.sv 1 1 " "Found 1 design units, including 1 entities, in source file apple/apple_example.sv" { { "Info" "ISGN_ENTITY_NAME" "1 apple_example " "Found entity 1: apple_example" {  } { { "apple/apple_example.sv" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/apple/apple_example.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682094343960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682094343960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final/synthesis/final.v 1 1 " "Found 1 design units, including 1 entities, in source file final/synthesis/final.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_proj " "Found entity 1: final_proj" {  } { { "final/synthesis/final.v" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/final.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682094343972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682094343972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file final/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "final/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682094343972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682094343972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file final/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "final/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682094343981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682094343981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final/synthesis/submodules/final_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file final/synthesis/submodules/final_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_irq_mapper " "Found entity 1: final_irq_mapper" {  } { { "final/synthesis/submodules/final_irq_mapper.sv" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682094343987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682094343987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final/synthesis/submodules/final_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file final/synthesis/submodules/final_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_mm_interconnect_0 " "Found entity 1: final_mm_interconnect_0" {  } { { "final/synthesis/submodules/final_mm_interconnect_0.v" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682094343991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682094343991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final/synthesis/submodules/final_mm_interconnect_0_avalon_st_adapter_004.v 1 1 " "Found 1 design units, including 1 entities, in source file final/synthesis/submodules/final_mm_interconnect_0_avalon_st_adapter_004.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_mm_interconnect_0_avalon_st_adapter_004 " "Found entity 1: final_mm_interconnect_0_avalon_st_adapter_004" {  } { { "final/synthesis/submodules/final_mm_interconnect_0_avalon_st_adapter_004.v" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_mm_interconnect_0_avalon_st_adapter_004.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682094344003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682094344003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final/synthesis/submodules/final_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file final/synthesis/submodules/final_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0 " "Found entity 1: final_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0" {  } { { "final/synthesis/submodules/final_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682094344003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682094344003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final/synthesis/submodules/final_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file final/synthesis/submodules/final_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_mm_interconnect_0_avalon_st_adapter " "Found entity 1: final_mm_interconnect_0_avalon_st_adapter" {  } { { "final/synthesis/submodules/final_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682094344012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682094344012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final/synthesis/submodules/final_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file final/synthesis/submodules/final_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: final_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "final/synthesis/submodules/final_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682094344012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682094344012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file final/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "final/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682094344019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682094344019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file final/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "final/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682094344022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682094344022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file final/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "final/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682094344022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682094344022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file final/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "final/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682094344032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682094344032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file final/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "final/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682094344035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682094344035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file final/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "final/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682094344042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682094344042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file final/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "final/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682094344042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682094344042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final/synthesis/submodules/final_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file final/synthesis/submodules/final_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_mm_interconnect_0_rsp_mux " "Found entity 1: final_mm_interconnect_0_rsp_mux" {  } { { "final/synthesis/submodules/final_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682094344051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682094344051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file final/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "final/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682094344053 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "final/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682094344053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682094344053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final/synthesis/submodules/final_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file final/synthesis/submodules/final_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_mm_interconnect_0_rsp_demux " "Found entity 1: final_mm_interconnect_0_rsp_demux" {  } { { "final/synthesis/submodules/final_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682094344053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682094344053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final/synthesis/submodules/final_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file final/synthesis/submodules/final_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_mm_interconnect_0_cmd_mux " "Found entity 1: final_mm_interconnect_0_cmd_mux" {  } { { "final/synthesis/submodules/final_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682094344063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682094344063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final/synthesis/submodules/final_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file final/synthesis/submodules/final_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_mm_interconnect_0_cmd_demux " "Found entity 1: final_mm_interconnect_0_cmd_demux" {  } { { "final/synthesis/submodules/final_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682094344067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682094344067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file final/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "final/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682094344073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682094344073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file final/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "final/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682094344073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682094344073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file final/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "final/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682094344084 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "final/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682094344084 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "final/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682094344084 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "final/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682094344084 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "final/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682094344084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682094344084 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "final/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682094344084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file final/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "final/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682094344094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682094344094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file final/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "final/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682094344094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682094344094 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "final/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682094344099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file final/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "final/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682094344099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682094344099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file final/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "final/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682094344104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682094344104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file final/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "final/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682094344104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682094344104 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel final_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at final_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "final/synthesis/submodules/final_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682094344104 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel final_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at final_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "final/synthesis/submodules/final_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682094344115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final/synthesis/submodules/final_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file final/synthesis/submodules/final_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_mm_interconnect_0_router_006_default_decode " "Found entity 1: final_mm_interconnect_0_router_006_default_decode" {  } { { "final/synthesis/submodules/final_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682094344115 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_mm_interconnect_0_router_006 " "Found entity 2: final_mm_interconnect_0_router_006" {  } { { "final/synthesis/submodules/final_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682094344115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682094344115 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel final_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at final_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "final/synthesis/submodules/final_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682094344115 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel final_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at final_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "final/synthesis/submodules/final_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682094344115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final/synthesis/submodules/final_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file final/synthesis/submodules/final_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_mm_interconnect_0_router_002_default_decode " "Found entity 1: final_mm_interconnect_0_router_002_default_decode" {  } { { "final/synthesis/submodules/final_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682094344115 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_mm_interconnect_0_router_002 " "Found entity 2: final_mm_interconnect_0_router_002" {  } { { "final/synthesis/submodules/final_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682094344115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682094344115 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel final_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at final_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "final/synthesis/submodules/final_mm_interconnect_0_router.sv" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682094344125 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel final_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at final_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "final/synthesis/submodules/final_mm_interconnect_0_router.sv" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682094344125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final/synthesis/submodules/final_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file final/synthesis/submodules/final_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_mm_interconnect_0_router_default_decode " "Found entity 1: final_mm_interconnect_0_router_default_decode" {  } { { "final/synthesis/submodules/final_mm_interconnect_0_router.sv" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682094344125 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_mm_interconnect_0_router " "Found entity 2: final_mm_interconnect_0_router" {  } { { "final/synthesis/submodules/final_mm_interconnect_0_router.sv" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682094344125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682094344125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file final/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "final/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682094344135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682094344135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file final/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "final/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682094344135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682094344135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file final/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "final/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682094344135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682094344135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file final/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "final/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682094344146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682094344146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file final/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "final/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682094344146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682094344146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final/synthesis/submodules/final_usb_rst.v 1 1 " "Found 1 design units, including 1 entities, in source file final/synthesis/submodules/final_usb_rst.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_usb_rst " "Found entity 1: final_usb_rst" {  } { { "final/synthesis/submodules/final_usb_rst.v" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_usb_rst.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682094344156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682094344156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final/synthesis/submodules/final_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file final/synthesis/submodules/final_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_timer_0 " "Found entity 1: final_timer_0" {  } { { "final/synthesis/submodules/final_timer_0.v" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682094344162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682094344162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final/synthesis/submodules/final_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file final/synthesis/submodules/final_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_sysid_qsys_0 " "Found entity 1: final_sysid_qsys_0" {  } { { "final/synthesis/submodules/final_sysid_qsys_0.v" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682094344166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682094344166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final/synthesis/submodules/final_spi_0.v 1 1 " "Found 1 design units, including 1 entities, in source file final/synthesis/submodules/final_spi_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_spi_0 " "Found entity 1: final_spi_0" {  } { { "final/synthesis/submodules/final_spi_0.v" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_spi_0.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682094344166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682094344166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final/synthesis/submodules/final_sdram_pll.v 4 4 " "Found 4 design units, including 4 entities, in source file final/synthesis/submodules/final_sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_sdram_pll_dffpipe_l2c " "Found entity 1: final_sdram_pll_dffpipe_l2c" {  } { { "final/synthesis/submodules/final_sdram_pll.v" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_sdram_pll.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682094344178 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_sdram_pll_stdsync_sv6 " "Found entity 2: final_sdram_pll_stdsync_sv6" {  } { { "final/synthesis/submodules/final_sdram_pll.v" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_sdram_pll.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682094344178 ""} { "Info" "ISGN_ENTITY_NAME" "3 final_sdram_pll_altpll_vg92 " "Found entity 3: final_sdram_pll_altpll_vg92" {  } { { "final/synthesis/submodules/final_sdram_pll.v" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_sdram_pll.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682094344178 ""} { "Info" "ISGN_ENTITY_NAME" "4 final_sdram_pll " "Found entity 4: final_sdram_pll" {  } { { "final/synthesis/submodules/final_sdram_pll.v" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_sdram_pll.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682094344178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682094344178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final/synthesis/submodules/final_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file final/synthesis/submodules/final_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_onchip_memory2_0 " "Found entity 1: final_onchip_memory2_0" {  } { { "final/synthesis/submodules/final_onchip_memory2_0.v" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682094344187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682094344187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final/synthesis/submodules/final_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file final/synthesis/submodules/final_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_nios2_gen2_0 " "Found entity 1: final_nios2_gen2_0" {  } { { "final/synthesis/submodules/final_nios2_gen2_0.v" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682094344197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682094344197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final/synthesis/submodules/final_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file final/synthesis/submodules/final_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: final_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "final/synthesis/submodules/final_nios2_gen2_0_cpu.v" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682094344228 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: final_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "final/synthesis/submodules/final_nios2_gen2_0_cpu.v" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682094344228 ""} { "Info" "ISGN_ENTITY_NAME" "3 final_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: final_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "final/synthesis/submodules/final_nios2_gen2_0_cpu.v" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682094344228 ""} { "Info" "ISGN_ENTITY_NAME" "4 final_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: final_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "final/synthesis/submodules/final_nios2_gen2_0_cpu.v" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682094344228 ""} { "Info" "ISGN_ENTITY_NAME" "5 final_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: final_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "final/synthesis/submodules/final_nios2_gen2_0_cpu.v" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682094344228 ""} { "Info" "ISGN_ENTITY_NAME" "6 final_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: final_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "final/synthesis/submodules/final_nios2_gen2_0_cpu.v" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682094344228 ""} { "Info" "ISGN_ENTITY_NAME" "7 final_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: final_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "final/synthesis/submodules/final_nios2_gen2_0_cpu.v" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682094344228 ""} { "Info" "ISGN_ENTITY_NAME" "8 final_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: final_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "final/synthesis/submodules/final_nios2_gen2_0_cpu.v" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682094344228 ""} { "Info" "ISGN_ENTITY_NAME" "9 final_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: final_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "final/synthesis/submodules/final_nios2_gen2_0_cpu.v" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682094344228 ""} { "Info" "ISGN_ENTITY_NAME" "10 final_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: final_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "final/synthesis/submodules/final_nios2_gen2_0_cpu.v" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682094344228 ""} { "Info" "ISGN_ENTITY_NAME" "11 final_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: final_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "final/synthesis/submodules/final_nios2_gen2_0_cpu.v" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682094344228 ""} { "Info" "ISGN_ENTITY_NAME" "12 final_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: final_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "final/synthesis/submodules/final_nios2_gen2_0_cpu.v" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682094344228 ""} { "Info" "ISGN_ENTITY_NAME" "13 final_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: final_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "final/synthesis/submodules/final_nios2_gen2_0_cpu.v" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682094344228 ""} { "Info" "ISGN_ENTITY_NAME" "14 final_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: final_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "final/synthesis/submodules/final_nios2_gen2_0_cpu.v" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682094344228 ""} { "Info" "ISGN_ENTITY_NAME" "15 final_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: final_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "final/synthesis/submodules/final_nios2_gen2_0_cpu.v" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682094344228 ""} { "Info" "ISGN_ENTITY_NAME" "16 final_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: final_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "final/synthesis/submodules/final_nios2_gen2_0_cpu.v" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682094344228 ""} { "Info" "ISGN_ENTITY_NAME" "17 final_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: final_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "final/synthesis/submodules/final_nios2_gen2_0_cpu.v" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682094344228 ""} { "Info" "ISGN_ENTITY_NAME" "18 final_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: final_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "final/synthesis/submodules/final_nios2_gen2_0_cpu.v" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682094344228 ""} { "Info" "ISGN_ENTITY_NAME" "19 final_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: final_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "final/synthesis/submodules/final_nios2_gen2_0_cpu.v" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682094344228 ""} { "Info" "ISGN_ENTITY_NAME" "20 final_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: final_nios2_gen2_0_cpu_nios2_oci" {  } { { "final/synthesis/submodules/final_nios2_gen2_0_cpu.v" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682094344228 ""} { "Info" "ISGN_ENTITY_NAME" "21 final_nios2_gen2_0_cpu " "Found entity 21: final_nios2_gen2_0_cpu" {  } { { "final/synthesis/submodules/final_nios2_gen2_0_cpu.v" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682094344228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682094344228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final/synthesis/submodules/final_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file final/synthesis/submodules/final_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: final_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "final/synthesis/submodules/final_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682094344238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682094344238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final/synthesis/submodules/final_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file final/synthesis/submodules/final_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: final_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "final/synthesis/submodules/final_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682094344242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682094344242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final/synthesis/submodules/final_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file final/synthesis/submodules/final_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: final_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "final/synthesis/submodules/final_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682094344248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682094344248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final/synthesis/submodules/final_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file final/synthesis/submodules/final_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_nios2_gen2_0_cpu_test_bench " "Found entity 1: final_nios2_gen2_0_cpu_test_bench" {  } { { "final/synthesis/submodules/final_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682094344259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682094344259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final/synthesis/submodules/final_keycode.v 1 1 " "Found 1 design units, including 1 entities, in source file final/synthesis/submodules/final_keycode.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_keycode " "Found entity 1: final_keycode" {  } { { "final/synthesis/submodules/final_keycode.v" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_keycode.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682094344259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682094344259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final/synthesis/submodules/final_hex_digits_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file final/synthesis/submodules/final_hex_digits_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_hex_digits_pio " "Found entity 1: final_hex_digits_pio" {  } { { "final/synthesis/submodules/final_hex_digits_pio.v" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_hex_digits_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682094344269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682094344269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final/synthesis/submodules/final_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file final/synthesis/submodules/final_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_SDRAM_input_efifo_module " "Found entity 1: final_SDRAM_input_efifo_module" {  } { { "final/synthesis/submodules/final_SDRAM.v" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_SDRAM.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682094344279 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_SDRAM " "Found entity 2: final_SDRAM" {  } { { "final/synthesis/submodules/final_SDRAM.v" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_SDRAM.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682094344279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682094344279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final/synthesis/submodules/final_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file final/synthesis/submodules/final_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_RESET " "Found entity 1: final_RESET" {  } { { "final/synthesis/submodules/final_RESET.v" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_RESET.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682094344279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682094344279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "color_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file color_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 color_mapper " "Found entity 1: color_mapper" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/Color_Mapper.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682094344289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682094344289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "VGA_controller.sv" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/VGA_controller.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682094344299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682094344299 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "hexdriver.sv(23) " "Verilog HDL warning at hexdriver.sv(23): extended using \"x\" or \"z\"" {  } { { "hexdriver.sv" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/hexdriver.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1682094344300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "hexdriver.sv" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/hexdriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682094344305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682094344305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "font_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file font_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 font_rom " "Found entity 1: font_rom" {  } { { "font_rom.sv" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/font_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682094344310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682094344310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.sv 1 1 " "Found 1 design units, including 1 entities, in source file top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.sv" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682094344321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682094344321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fruit.sv 1 1 " "Found 1 design units, including 1 entities, in source file fruit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fruit " "Found entity 1: fruit" {  } { { "fruit.sv" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/fruit.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682094344322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682094344322 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 random_num.sv(10) " "Verilog HDL Expression warning at random_num.sv(10): truncated literal to match 8 bits" {  } { { "random_num.sv" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/random_num.sv" 10 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1682094344322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "random_num.sv 1 1 " "Found 1 design units, including 1 entities, in source file random_num.sv" { { "Info" "ISGN_ENTITY_NAME" "1 random_num " "Found entity 1: random_num" {  } { { "random_num.sv" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/random_num.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682094344331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682094344331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fruit_ninja_fsm.sv 0 0 " "Found 0 design units, including 0 entities, in source file fruit_ninja_fsm.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682094344338 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ran_num fruit.sv(29) " "Verilog HDL Implicit Net warning at fruit.sv(29): created implicit net for \"ran_num\"" {  } { { "fruit.sv" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/fruit.sv" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682094344338 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "final_SDRAM.v(318) " "Verilog HDL or VHDL warning at final_SDRAM.v(318): conditional expression evaluates to a constant" {  } { { "final/synthesis/submodules/final_SDRAM.v" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_SDRAM.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1682094344341 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "final_SDRAM.v(328) " "Verilog HDL or VHDL warning at final_SDRAM.v(328): conditional expression evaluates to a constant" {  } { { "final/synthesis/submodules/final_SDRAM.v" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_SDRAM.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1682094344341 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "final_SDRAM.v(338) " "Verilog HDL or VHDL warning at final_SDRAM.v(338): conditional expression evaluates to a constant" {  } { { "final/synthesis/submodules/final_SDRAM.v" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_SDRAM.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1682094344341 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "final_SDRAM.v(682) " "Verilog HDL or VHDL warning at final_SDRAM.v(682): conditional expression evaluates to a constant" {  } { { "final/synthesis/submodules/final_SDRAM.v" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_SDRAM.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1682094344341 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "final_spi_0.v(402) " "Verilog HDL or VHDL warning at final_spi_0.v(402): conditional expression evaluates to a constant" {  } { { "final/synthesis/submodules/final_spi_0.v" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_spi_0.v" 402 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1682094344354 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1682094344588 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "signs top.sv(69) " "Verilog HDL warning at top.sv(69): object signs used but never assigned" {  } { { "top.sv" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/top.sv" 69 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1682094344588 "|top"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "hundreds top.sv(70) " "Verilog HDL warning at top.sv(70): object hundreds used but never assigned" {  } { { "top.sv" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/top.sv" 70 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1682094344588 "|top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "signs 0 top.sv(69) " "Net \"signs\" at top.sv(69) has no driver or initial value, using a default initial value '0'" {  } { { "top.sv" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/top.sv" 69 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1682094344588 "|top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "hundreds 0 top.sv(70) " "Net \"hundreds\" at top.sv(70) has no driver or initial value, using a default initial value '0'" {  } { { "top.sv" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/top.sv" 70 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1682094344588 "|top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR top.sv(12) " "Output port \"LEDR\" at top.sv(12) has no driver" {  } { { "top.sv" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/top.sv" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1682094344588 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver HexDriver:hex_driver4 " "Elaborating entity \"HexDriver\" for hierarchy \"HexDriver:hex_driver4\"" {  } { { "top.sv" "hex_driver4" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/top.sv" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682094344598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_proj final_proj:u0 " "Elaborating entity \"final_proj\" for hierarchy \"final_proj:u0\"" {  } { { "top.sv" "u0" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/top.sv" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682094344625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_RESET final_proj:u0\|final_RESET:reset " "Elaborating entity \"final_RESET\" for hierarchy \"final_proj:u0\|final_RESET:reset\"" {  } { { "final/synthesis/final.v" "reset" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/final.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682094344656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_SDRAM final_proj:u0\|final_SDRAM:sdram " "Elaborating entity \"final_SDRAM\" for hierarchy \"final_proj:u0\|final_SDRAM:sdram\"" {  } { { "final/synthesis/final.v" "sdram" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/final.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682094344672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_SDRAM_input_efifo_module final_proj:u0\|final_SDRAM:sdram\|final_SDRAM_input_efifo_module:the_final_SDRAM_input_efifo_module " "Elaborating entity \"final_SDRAM_input_efifo_module\" for hierarchy \"final_proj:u0\|final_SDRAM:sdram\|final_SDRAM_input_efifo_module:the_final_SDRAM_input_efifo_module\"" {  } { { "final/synthesis/submodules/final_SDRAM.v" "the_final_SDRAM_input_efifo_module" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_SDRAM.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682094344730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_hex_digits_pio final_proj:u0\|final_hex_digits_pio:hex_digits_pio " "Elaborating entity \"final_hex_digits_pio\" for hierarchy \"final_proj:u0\|final_hex_digits_pio:hex_digits_pio\"" {  } { { "final/synthesis/final.v" "hex_digits_pio" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/final.v" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682094344751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_keycode final_proj:u0\|final_keycode:keycode " "Elaborating entity \"final_keycode\" for hierarchy \"final_proj:u0\|final_keycode:keycode\"" {  } { { "final/synthesis/final.v" "keycode" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/final.v" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682094344771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_nios2_gen2_0 final_proj:u0\|final_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"final_nios2_gen2_0\" for hierarchy \"final_proj:u0\|final_nios2_gen2_0:nios2_gen2_0\"" {  } { { "final/synthesis/final.v" "nios2_gen2_0" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/final.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682094344783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_nios2_gen2_0_cpu final_proj:u0\|final_nios2_gen2_0:nios2_gen2_0\|final_nios2_gen2_0_cpu:cpu " "Elaborating entity \"final_nios2_gen2_0_cpu\" for hierarchy \"final_proj:u0\|final_nios2_gen2_0:nios2_gen2_0\|final_nios2_gen2_0_cpu:cpu\"" {  } { { "final/synthesis/submodules/final_nios2_gen2_0.v" "cpu" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682094344798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_nios2_gen2_0_cpu_test_bench final_proj:u0\|final_nios2_gen2_0:nios2_gen2_0\|final_nios2_gen2_0_cpu:cpu\|final_nios2_gen2_0_cpu_test_bench:the_final_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"final_nios2_gen2_0_cpu_test_bench\" for hierarchy \"final_proj:u0\|final_nios2_gen2_0:nios2_gen2_0\|final_nios2_gen2_0_cpu:cpu\|final_nios2_gen2_0_cpu_test_bench:the_final_nios2_gen2_0_cpu_test_bench\"" {  } { { "final/synthesis/submodules/final_nios2_gen2_0_cpu.v" "the_final_nios2_gen2_0_cpu_test_bench" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_nios2_gen2_0_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682094344874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_nios2_gen2_0_cpu_register_bank_a_module final_proj:u0\|final_nios2_gen2_0:nios2_gen2_0\|final_nios2_gen2_0_cpu:cpu\|final_nios2_gen2_0_cpu_register_bank_a_module:final_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"final_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"final_proj:u0\|final_nios2_gen2_0:nios2_gen2_0\|final_nios2_gen2_0_cpu:cpu\|final_nios2_gen2_0_cpu_register_bank_a_module:final_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "final/synthesis/submodules/final_nios2_gen2_0_cpu.v" "final_nios2_gen2_0_cpu_register_bank_a" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_nios2_gen2_0_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682094344895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram final_proj:u0\|final_nios2_gen2_0:nios2_gen2_0\|final_nios2_gen2_0_cpu:cpu\|final_nios2_gen2_0_cpu_register_bank_a_module:final_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"final_proj:u0\|final_nios2_gen2_0:nios2_gen2_0\|final_nios2_gen2_0_cpu:cpu\|final_nios2_gen2_0_cpu_register_bank_a_module:final_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "final/synthesis/submodules/final_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682094344990 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_proj:u0\|final_nios2_gen2_0:nios2_gen2_0\|final_nios2_gen2_0_cpu:cpu\|final_nios2_gen2_0_cpu_register_bank_a_module:final_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"final_proj:u0\|final_nios2_gen2_0:nios2_gen2_0\|final_nios2_gen2_0_cpu:cpu\|final_nios2_gen2_0_cpu_register_bank_a_module:final_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "final/synthesis/submodules/final_nios2_gen2_0_cpu.v" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682094345007 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_proj:u0\|final_nios2_gen2_0:nios2_gen2_0\|final_nios2_gen2_0_cpu:cpu\|final_nios2_gen2_0_cpu_register_bank_a_module:final_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"final_proj:u0\|final_nios2_gen2_0:nios2_gen2_0\|final_nios2_gen2_0_cpu:cpu\|final_nios2_gen2_0_cpu_register_bank_a_module:final_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682094345007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682094345007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682094345007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682094345007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682094345007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682094345007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682094345007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682094345007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682094345007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682094345007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682094345007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682094345007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682094345007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682094345007 ""}  } { { "final/synthesis/submodules/final_nios2_gen2_0_cpu.v" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682094345007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s0c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s0c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s0c1 " "Found entity 1: altsyncram_s0c1" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/db/altsyncram_s0c1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682094345059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682094345059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s0c1 final_proj:u0\|final_nios2_gen2_0:nios2_gen2_0\|final_nios2_gen2_0_cpu:cpu\|final_nios2_gen2_0_cpu_register_bank_a_module:final_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated " "Elaborating entity \"altsyncram_s0c1\" for hierarchy \"final_proj:u0\|final_nios2_gen2_0:nios2_gen2_0\|final_nios2_gen2_0_cpu:cpu\|final_nios2_gen2_0_cpu_register_bank_a_module:final_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682094345059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_nios2_gen2_0_cpu_register_bank_b_module final_proj:u0\|final_nios2_gen2_0:nios2_gen2_0\|final_nios2_gen2_0_cpu:cpu\|final_nios2_gen2_0_cpu_register_bank_b_module:final_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"final_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"final_proj:u0\|final_nios2_gen2_0:nios2_gen2_0\|final_nios2_gen2_0_cpu:cpu\|final_nios2_gen2_0_cpu_register_bank_b_module:final_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "final/synthesis/submodules/final_nios2_gen2_0_cpu.v" "final_nios2_gen2_0_cpu_register_bank_b" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_nios2_gen2_0_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682094345090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_nios2_gen2_0_cpu_nios2_oci final_proj:u0\|final_nios2_gen2_0:nios2_gen2_0\|final_nios2_gen2_0_cpu:cpu\|final_nios2_gen2_0_cpu_nios2_oci:the_final_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"final_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"final_proj:u0\|final_nios2_gen2_0:nios2_gen2_0\|final_nios2_gen2_0_cpu:cpu\|final_nios2_gen2_0_cpu_nios2_oci:the_final_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "final/synthesis/submodules/final_nios2_gen2_0_cpu.v" "the_final_nios2_gen2_0_cpu_nios2_oci" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_nios2_gen2_0_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682094345141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_nios2_gen2_0_cpu_nios2_oci_debug final_proj:u0\|final_nios2_gen2_0:nios2_gen2_0\|final_nios2_gen2_0_cpu:cpu\|final_nios2_gen2_0_cpu_nios2_oci:the_final_nios2_gen2_0_cpu_nios2_oci\|final_nios2_gen2_0_cpu_nios2_oci_debug:the_final_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"final_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"final_proj:u0\|final_nios2_gen2_0:nios2_gen2_0\|final_nios2_gen2_0_cpu:cpu\|final_nios2_gen2_0_cpu_nios2_oci:the_final_nios2_gen2_0_cpu_nios2_oci\|final_nios2_gen2_0_cpu_nios2_oci_debug:the_final_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "final/synthesis/submodules/final_nios2_gen2_0_cpu.v" "the_final_nios2_gen2_0_cpu_nios2_oci_debug" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682094345165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer final_proj:u0\|final_nios2_gen2_0:nios2_gen2_0\|final_nios2_gen2_0_cpu:cpu\|final_nios2_gen2_0_cpu_nios2_oci:the_final_nios2_gen2_0_cpu_nios2_oci\|final_nios2_gen2_0_cpu_nios2_oci_debug:the_final_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"final_proj:u0\|final_nios2_gen2_0:nios2_gen2_0\|final_nios2_gen2_0_cpu:cpu\|final_nios2_gen2_0_cpu_nios2_oci:the_final_nios2_gen2_0_cpu_nios2_oci\|final_nios2_gen2_0_cpu_nios2_oci_debug:the_final_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "final/synthesis/submodules/final_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682094345202 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_proj:u0\|final_nios2_gen2_0:nios2_gen2_0\|final_nios2_gen2_0_cpu:cpu\|final_nios2_gen2_0_cpu_nios2_oci:the_final_nios2_gen2_0_cpu_nios2_oci\|final_nios2_gen2_0_cpu_nios2_oci_debug:the_final_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"final_proj:u0\|final_nios2_gen2_0:nios2_gen2_0\|final_nios2_gen2_0_cpu:cpu\|final_nios2_gen2_0_cpu_nios2_oci:the_final_nios2_gen2_0_cpu_nios2_oci\|final_nios2_gen2_0_cpu_nios2_oci_debug:the_final_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "final/synthesis/submodules/final_nios2_gen2_0_cpu.v" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682094345202 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_proj:u0\|final_nios2_gen2_0:nios2_gen2_0\|final_nios2_gen2_0_cpu:cpu\|final_nios2_gen2_0_cpu_nios2_oci:the_final_nios2_gen2_0_cpu_nios2_oci\|final_nios2_gen2_0_cpu_nios2_oci_debug:the_final_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"final_proj:u0\|final_nios2_gen2_0:nios2_gen2_0\|final_nios2_gen2_0_cpu:cpu\|final_nios2_gen2_0_cpu_nios2_oci:the_final_nios2_gen2_0_cpu_nios2_oci\|final_nios2_gen2_0_cpu_nios2_oci_debug:the_final_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682094345202 ""}  } { { "final/synthesis/submodules/final_nios2_gen2_0_cpu.v" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682094345202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_nios2_gen2_0_cpu_nios2_oci_break final_proj:u0\|final_nios2_gen2_0:nios2_gen2_0\|final_nios2_gen2_0_cpu:cpu\|final_nios2_gen2_0_cpu_nios2_oci:the_final_nios2_gen2_0_cpu_nios2_oci\|final_nios2_gen2_0_cpu_nios2_oci_break:the_final_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"final_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"final_proj:u0\|final_nios2_gen2_0:nios2_gen2_0\|final_nios2_gen2_0_cpu:cpu\|final_nios2_gen2_0_cpu_nios2_oci:the_final_nios2_gen2_0_cpu_nios2_oci\|final_nios2_gen2_0_cpu_nios2_oci_break:the_final_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "final/synthesis/submodules/final_nios2_gen2_0_cpu.v" "the_final_nios2_gen2_0_cpu_nios2_oci_break" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682094345213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_nios2_gen2_0_cpu_nios2_oci_xbrk final_proj:u0\|final_nios2_gen2_0:nios2_gen2_0\|final_nios2_gen2_0_cpu:cpu\|final_nios2_gen2_0_cpu_nios2_oci:the_final_nios2_gen2_0_cpu_nios2_oci\|final_nios2_gen2_0_cpu_nios2_oci_xbrk:the_final_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"final_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"final_proj:u0\|final_nios2_gen2_0:nios2_gen2_0\|final_nios2_gen2_0_cpu:cpu\|final_nios2_gen2_0_cpu_nios2_oci:the_final_nios2_gen2_0_cpu_nios2_oci\|final_nios2_gen2_0_cpu_nios2_oci_xbrk:the_final_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "final/synthesis/submodules/final_nios2_gen2_0_cpu.v" "the_final_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682094345260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_nios2_gen2_0_cpu_nios2_oci_dbrk final_proj:u0\|final_nios2_gen2_0:nios2_gen2_0\|final_nios2_gen2_0_cpu:cpu\|final_nios2_gen2_0_cpu_nios2_oci:the_final_nios2_gen2_0_cpu_nios2_oci\|final_nios2_gen2_0_cpu_nios2_oci_dbrk:the_final_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"final_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"final_proj:u0\|final_nios2_gen2_0:nios2_gen2_0\|final_nios2_gen2_0_cpu:cpu\|final_nios2_gen2_0_cpu_nios2_oci:the_final_nios2_gen2_0_cpu_nios2_oci\|final_nios2_gen2_0_cpu_nios2_oci_dbrk:the_final_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "final/synthesis/submodules/final_nios2_gen2_0_cpu.v" "the_final_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682094345264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_nios2_gen2_0_cpu_nios2_oci_itrace final_proj:u0\|final_nios2_gen2_0:nios2_gen2_0\|final_nios2_gen2_0_cpu:cpu\|final_nios2_gen2_0_cpu_nios2_oci:the_final_nios2_gen2_0_cpu_nios2_oci\|final_nios2_gen2_0_cpu_nios2_oci_itrace:the_final_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"final_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"final_proj:u0\|final_nios2_gen2_0:nios2_gen2_0\|final_nios2_gen2_0_cpu:cpu\|final_nios2_gen2_0_cpu_nios2_oci:the_final_nios2_gen2_0_cpu_nios2_oci\|final_nios2_gen2_0_cpu_nios2_oci_itrace:the_final_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "final/synthesis/submodules/final_nios2_gen2_0_cpu.v" "the_final_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682094345284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_nios2_gen2_0_cpu_nios2_oci_dtrace final_proj:u0\|final_nios2_gen2_0:nios2_gen2_0\|final_nios2_gen2_0_cpu:cpu\|final_nios2_gen2_0_cpu_nios2_oci:the_final_nios2_gen2_0_cpu_nios2_oci\|final_nios2_gen2_0_cpu_nios2_oci_dtrace:the_final_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"final_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"final_proj:u0\|final_nios2_gen2_0:nios2_gen2_0\|final_nios2_gen2_0_cpu:cpu\|final_nios2_gen2_0_cpu_nios2_oci:the_final_nios2_gen2_0_cpu_nios2_oci\|final_nios2_gen2_0_cpu_nios2_oci_dtrace:the_final_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "final/synthesis/submodules/final_nios2_gen2_0_cpu.v" "the_final_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682094345295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_nios2_gen2_0_cpu_nios2_oci_td_mode final_proj:u0\|final_nios2_gen2_0:nios2_gen2_0\|final_nios2_gen2_0_cpu:cpu\|final_nios2_gen2_0_cpu_nios2_oci:the_final_nios2_gen2_0_cpu_nios2_oci\|final_nios2_gen2_0_cpu_nios2_oci_dtrace:the_final_nios2_gen2_0_cpu_nios2_oci_dtrace\|final_nios2_gen2_0_cpu_nios2_oci_td_mode:final_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"final_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"final_proj:u0\|final_nios2_gen2_0:nios2_gen2_0\|final_nios2_gen2_0_cpu:cpu\|final_nios2_gen2_0_cpu_nios2_oci:the_final_nios2_gen2_0_cpu_nios2_oci\|final_nios2_gen2_0_cpu_nios2_oci_dtrace:the_final_nios2_gen2_0_cpu_nios2_oci_dtrace\|final_nios2_gen2_0_cpu_nios2_oci_td_mode:final_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "final/synthesis/submodules/final_nios2_gen2_0_cpu.v" "final_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682094345339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_nios2_gen2_0_cpu_nios2_oci_fifo final_proj:u0\|final_nios2_gen2_0:nios2_gen2_0\|final_nios2_gen2_0_cpu:cpu\|final_nios2_gen2_0_cpu_nios2_oci:the_final_nios2_gen2_0_cpu_nios2_oci\|final_nios2_gen2_0_cpu_nios2_oci_fifo:the_final_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"final_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"final_proj:u0\|final_nios2_gen2_0:nios2_gen2_0\|final_nios2_gen2_0_cpu:cpu\|final_nios2_gen2_0_cpu_nios2_oci:the_final_nios2_gen2_0_cpu_nios2_oci\|final_nios2_gen2_0_cpu_nios2_oci_fifo:the_final_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "final/synthesis/submodules/final_nios2_gen2_0_cpu.v" "the_final_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682094345356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt final_proj:u0\|final_nios2_gen2_0:nios2_gen2_0\|final_nios2_gen2_0_cpu:cpu\|final_nios2_gen2_0_cpu_nios2_oci:the_final_nios2_gen2_0_cpu_nios2_oci\|final_nios2_gen2_0_cpu_nios2_oci_fifo:the_final_nios2_gen2_0_cpu_nios2_oci_fifo\|final_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_final_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"final_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"final_proj:u0\|final_nios2_gen2_0:nios2_gen2_0\|final_nios2_gen2_0_cpu:cpu\|final_nios2_gen2_0_cpu_nios2_oci:the_final_nios2_gen2_0_cpu_nios2_oci\|final_nios2_gen2_0_cpu_nios2_oci_fifo:the_final_nios2_gen2_0_cpu_nios2_oci_fifo\|final_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_final_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "final/synthesis/submodules/final_nios2_gen2_0_cpu.v" "the_final_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682094345387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc final_proj:u0\|final_nios2_gen2_0:nios2_gen2_0\|final_nios2_gen2_0_cpu:cpu\|final_nios2_gen2_0_cpu_nios2_oci:the_final_nios2_gen2_0_cpu_nios2_oci\|final_nios2_gen2_0_cpu_nios2_oci_fifo:the_final_nios2_gen2_0_cpu_nios2_oci_fifo\|final_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_final_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"final_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"final_proj:u0\|final_nios2_gen2_0:nios2_gen2_0\|final_nios2_gen2_0_cpu:cpu\|final_nios2_gen2_0_cpu_nios2_oci:the_final_nios2_gen2_0_cpu_nios2_oci\|final_nios2_gen2_0_cpu_nios2_oci_fifo:the_final_nios2_gen2_0_cpu_nios2_oci_fifo\|final_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_final_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "final/synthesis/submodules/final_nios2_gen2_0_cpu.v" "the_final_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682094345397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc final_proj:u0\|final_nios2_gen2_0:nios2_gen2_0\|final_nios2_gen2_0_cpu:cpu\|final_nios2_gen2_0_cpu_nios2_oci:the_final_nios2_gen2_0_cpu_nios2_oci\|final_nios2_gen2_0_cpu_nios2_oci_fifo:the_final_nios2_gen2_0_cpu_nios2_oci_fifo\|final_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_final_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"final_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"final_proj:u0\|final_nios2_gen2_0:nios2_gen2_0\|final_nios2_gen2_0_cpu:cpu\|final_nios2_gen2_0_cpu_nios2_oci:the_final_nios2_gen2_0_cpu_nios2_oci\|final_nios2_gen2_0_cpu_nios2_oci_fifo:the_final_nios2_gen2_0_cpu_nios2_oci_fifo\|final_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_final_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "final/synthesis/submodules/final_nios2_gen2_0_cpu.v" "the_final_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682094345407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_nios2_gen2_0_cpu_nios2_oci_pib final_proj:u0\|final_nios2_gen2_0:nios2_gen2_0\|final_nios2_gen2_0_cpu:cpu\|final_nios2_gen2_0_cpu_nios2_oci:the_final_nios2_gen2_0_cpu_nios2_oci\|final_nios2_gen2_0_cpu_nios2_oci_pib:the_final_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"final_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"final_proj:u0\|final_nios2_gen2_0:nios2_gen2_0\|final_nios2_gen2_0_cpu:cpu\|final_nios2_gen2_0_cpu_nios2_oci:the_final_nios2_gen2_0_cpu_nios2_oci\|final_nios2_gen2_0_cpu_nios2_oci_pib:the_final_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "final/synthesis/submodules/final_nios2_gen2_0_cpu.v" "the_final_nios2_gen2_0_cpu_nios2_oci_pib" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682094345418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_nios2_gen2_0_cpu_nios2_oci_im final_proj:u0\|final_nios2_gen2_0:nios2_gen2_0\|final_nios2_gen2_0_cpu:cpu\|final_nios2_gen2_0_cpu_nios2_oci:the_final_nios2_gen2_0_cpu_nios2_oci\|final_nios2_gen2_0_cpu_nios2_oci_im:the_final_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"final_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"final_proj:u0\|final_nios2_gen2_0:nios2_gen2_0\|final_nios2_gen2_0_cpu:cpu\|final_nios2_gen2_0_cpu_nios2_oci:the_final_nios2_gen2_0_cpu_nios2_oci\|final_nios2_gen2_0_cpu_nios2_oci_im:the_final_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "final/synthesis/submodules/final_nios2_gen2_0_cpu.v" "the_final_nios2_gen2_0_cpu_nios2_oci_im" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682094345438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_nios2_gen2_0_cpu_nios2_avalon_reg final_proj:u0\|final_nios2_gen2_0:nios2_gen2_0\|final_nios2_gen2_0_cpu:cpu\|final_nios2_gen2_0_cpu_nios2_oci:the_final_nios2_gen2_0_cpu_nios2_oci\|final_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"final_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"final_proj:u0\|final_nios2_gen2_0:nios2_gen2_0\|final_nios2_gen2_0_cpu:cpu\|final_nios2_gen2_0_cpu_nios2_oci:the_final_nios2_gen2_0_cpu_nios2_oci\|final_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "final/synthesis/submodules/final_nios2_gen2_0_cpu.v" "the_final_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682094345449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_nios2_gen2_0_cpu_nios2_ocimem final_proj:u0\|final_nios2_gen2_0:nios2_gen2_0\|final_nios2_gen2_0_cpu:cpu\|final_nios2_gen2_0_cpu_nios2_oci:the_final_nios2_gen2_0_cpu_nios2_oci\|final_nios2_gen2_0_cpu_nios2_ocimem:the_final_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"final_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"final_proj:u0\|final_nios2_gen2_0:nios2_gen2_0\|final_nios2_gen2_0_cpu:cpu\|final_nios2_gen2_0_cpu_nios2_oci:the_final_nios2_gen2_0_cpu_nios2_oci\|final_nios2_gen2_0_cpu_nios2_ocimem:the_final_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "final/synthesis/submodules/final_nios2_gen2_0_cpu.v" "the_final_nios2_gen2_0_cpu_nios2_ocimem" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682094345469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_nios2_gen2_0_cpu_ociram_sp_ram_module final_proj:u0\|final_nios2_gen2_0:nios2_gen2_0\|final_nios2_gen2_0_cpu:cpu\|final_nios2_gen2_0_cpu_nios2_oci:the_final_nios2_gen2_0_cpu_nios2_oci\|final_nios2_gen2_0_cpu_nios2_ocimem:the_final_nios2_gen2_0_cpu_nios2_ocimem\|final_nios2_gen2_0_cpu_ociram_sp_ram_module:final_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"final_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"final_proj:u0\|final_nios2_gen2_0:nios2_gen2_0\|final_nios2_gen2_0_cpu:cpu\|final_nios2_gen2_0_cpu_nios2_oci:the_final_nios2_gen2_0_cpu_nios2_oci\|final_nios2_gen2_0_cpu_nios2_ocimem:the_final_nios2_gen2_0_cpu_nios2_ocimem\|final_nios2_gen2_0_cpu_ociram_sp_ram_module:final_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "final/synthesis/submodules/final_nios2_gen2_0_cpu.v" "final_nios2_gen2_0_cpu_ociram_sp_ram" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682094345510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram final_proj:u0\|final_nios2_gen2_0:nios2_gen2_0\|final_nios2_gen2_0_cpu:cpu\|final_nios2_gen2_0_cpu_nios2_oci:the_final_nios2_gen2_0_cpu_nios2_oci\|final_nios2_gen2_0_cpu_nios2_ocimem:the_final_nios2_gen2_0_cpu_nios2_ocimem\|final_nios2_gen2_0_cpu_ociram_sp_ram_module:final_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"final_proj:u0\|final_nios2_gen2_0:nios2_gen2_0\|final_nios2_gen2_0_cpu:cpu\|final_nios2_gen2_0_cpu_nios2_oci:the_final_nios2_gen2_0_cpu_nios2_oci\|final_nios2_gen2_0_cpu_nios2_ocimem:the_final_nios2_gen2_0_cpu_nios2_ocimem\|final_nios2_gen2_0_cpu_ociram_sp_ram_module:final_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "final/synthesis/submodules/final_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682094345531 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_proj:u0\|final_nios2_gen2_0:nios2_gen2_0\|final_nios2_gen2_0_cpu:cpu\|final_nios2_gen2_0_cpu_nios2_oci:the_final_nios2_gen2_0_cpu_nios2_oci\|final_nios2_gen2_0_cpu_nios2_ocimem:the_final_nios2_gen2_0_cpu_nios2_ocimem\|final_nios2_gen2_0_cpu_ociram_sp_ram_module:final_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"final_proj:u0\|final_nios2_gen2_0:nios2_gen2_0\|final_nios2_gen2_0_cpu:cpu\|final_nios2_gen2_0_cpu_nios2_oci:the_final_nios2_gen2_0_cpu_nios2_oci\|final_nios2_gen2_0_cpu_nios2_ocimem:the_final_nios2_gen2_0_cpu_nios2_ocimem\|final_nios2_gen2_0_cpu_ociram_sp_ram_module:final_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "final/synthesis/submodules/final_nios2_gen2_0_cpu.v" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682094345544 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_proj:u0\|final_nios2_gen2_0:nios2_gen2_0\|final_nios2_gen2_0_cpu:cpu\|final_nios2_gen2_0_cpu_nios2_oci:the_final_nios2_gen2_0_cpu_nios2_oci\|final_nios2_gen2_0_cpu_nios2_ocimem:the_final_nios2_gen2_0_cpu_nios2_ocimem\|final_nios2_gen2_0_cpu_ociram_sp_ram_module:final_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"final_proj:u0\|final_nios2_gen2_0:nios2_gen2_0\|final_nios2_gen2_0_cpu:cpu\|final_nios2_gen2_0_cpu_nios2_oci:the_final_nios2_gen2_0_cpu_nios2_oci\|final_nios2_gen2_0_cpu_nios2_ocimem:the_final_nios2_gen2_0_cpu_nios2_ocimem\|final_nios2_gen2_0_cpu_ociram_sp_ram_module:final_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682094345544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682094345544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682094345544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682094345544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682094345544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682094345544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682094345544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682094345544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682094345544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682094345544 ""}  } { { "final/synthesis/submodules/final_nios2_gen2_0_cpu.v" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682094345544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0n61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0n61 " "Found entity 1: altsyncram_0n61" {  } { { "db/altsyncram_0n61.tdf" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/db/altsyncram_0n61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682094345593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682094345593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0n61 final_proj:u0\|final_nios2_gen2_0:nios2_gen2_0\|final_nios2_gen2_0_cpu:cpu\|final_nios2_gen2_0_cpu_nios2_oci:the_final_nios2_gen2_0_cpu_nios2_oci\|final_nios2_gen2_0_cpu_nios2_ocimem:the_final_nios2_gen2_0_cpu_nios2_ocimem\|final_nios2_gen2_0_cpu_ociram_sp_ram_module:final_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated " "Elaborating entity \"altsyncram_0n61\" for hierarchy \"final_proj:u0\|final_nios2_gen2_0:nios2_gen2_0\|final_nios2_gen2_0_cpu:cpu\|final_nios2_gen2_0_cpu_nios2_oci:the_final_nios2_gen2_0_cpu_nios2_oci\|final_nios2_gen2_0_cpu_nios2_ocimem:the_final_nios2_gen2_0_cpu_nios2_ocimem\|final_nios2_gen2_0_cpu_ociram_sp_ram_module:final_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682094345603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_nios2_gen2_0_cpu_debug_slave_wrapper final_proj:u0\|final_nios2_gen2_0:nios2_gen2_0\|final_nios2_gen2_0_cpu:cpu\|final_nios2_gen2_0_cpu_nios2_oci:the_final_nios2_gen2_0_cpu_nios2_oci\|final_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"final_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"final_proj:u0\|final_nios2_gen2_0:nios2_gen2_0\|final_nios2_gen2_0_cpu:cpu\|final_nios2_gen2_0_cpu_nios2_oci:the_final_nios2_gen2_0_cpu_nios2_oci\|final_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "final/synthesis/submodules/final_nios2_gen2_0_cpu.v" "the_final_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682094345640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_nios2_gen2_0_cpu_debug_slave_tck final_proj:u0\|final_nios2_gen2_0:nios2_gen2_0\|final_nios2_gen2_0_cpu:cpu\|final_nios2_gen2_0_cpu_nios2_oci:the_final_nios2_gen2_0_cpu_nios2_oci\|final_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_nios2_gen2_0_cpu_debug_slave_wrapper\|final_nios2_gen2_0_cpu_debug_slave_tck:the_final_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"final_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"final_proj:u0\|final_nios2_gen2_0:nios2_gen2_0\|final_nios2_gen2_0_cpu:cpu\|final_nios2_gen2_0_cpu_nios2_oci:the_final_nios2_gen2_0_cpu_nios2_oci\|final_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_nios2_gen2_0_cpu_debug_slave_wrapper\|final_nios2_gen2_0_cpu_debug_slave_tck:the_final_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "final/synthesis/submodules/final_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_final_nios2_gen2_0_cpu_debug_slave_tck" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682094345655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_nios2_gen2_0_cpu_debug_slave_sysclk final_proj:u0\|final_nios2_gen2_0:nios2_gen2_0\|final_nios2_gen2_0_cpu:cpu\|final_nios2_gen2_0_cpu_nios2_oci:the_final_nios2_gen2_0_cpu_nios2_oci\|final_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_nios2_gen2_0_cpu_debug_slave_wrapper\|final_nios2_gen2_0_cpu_debug_slave_sysclk:the_final_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"final_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"final_proj:u0\|final_nios2_gen2_0:nios2_gen2_0\|final_nios2_gen2_0_cpu:cpu\|final_nios2_gen2_0_cpu_nios2_oci:the_final_nios2_gen2_0_cpu_nios2_oci\|final_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_nios2_gen2_0_cpu_debug_slave_wrapper\|final_nios2_gen2_0_cpu_debug_slave_sysclk:the_final_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "final/synthesis/submodules/final_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_final_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682094345706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic final_proj:u0\|final_nios2_gen2_0:nios2_gen2_0\|final_nios2_gen2_0_cpu:cpu\|final_nios2_gen2_0_cpu_nios2_oci:the_final_nios2_gen2_0_cpu_nios2_oci\|final_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"final_proj:u0\|final_nios2_gen2_0:nios2_gen2_0\|final_nios2_gen2_0_cpu:cpu\|final_nios2_gen2_0_cpu_nios2_oci:the_final_nios2_gen2_0_cpu_nios2_oci\|final_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "final/synthesis/submodules/final_nios2_gen2_0_cpu_debug_slave_wrapper.v" "final_nios2_gen2_0_cpu_debug_slave_phy" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682094345807 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_proj:u0\|final_nios2_gen2_0:nios2_gen2_0\|final_nios2_gen2_0_cpu:cpu\|final_nios2_gen2_0_cpu_nios2_oci:the_final_nios2_gen2_0_cpu_nios2_oci\|final_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"final_proj:u0\|final_nios2_gen2_0:nios2_gen2_0\|final_nios2_gen2_0_cpu:cpu\|final_nios2_gen2_0_cpu_nios2_oci:the_final_nios2_gen2_0_cpu_nios2_oci\|final_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "final/synthesis/submodules/final_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682094345815 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_proj:u0\|final_nios2_gen2_0:nios2_gen2_0\|final_nios2_gen2_0_cpu:cpu\|final_nios2_gen2_0_cpu_nios2_oci:the_final_nios2_gen2_0_cpu_nios2_oci\|final_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"final_proj:u0\|final_nios2_gen2_0:nios2_gen2_0\|final_nios2_gen2_0_cpu:cpu\|final_nios2_gen2_0_cpu_nios2_oci:the_final_nios2_gen2_0_cpu_nios2_oci\|final_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682094345815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682094345815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682094345815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682094345815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682094345815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682094345815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682094345815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682094345815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682094345815 ""}  } { { "final/synthesis/submodules/final_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682094345815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl final_proj:u0\|final_nios2_gen2_0:nios2_gen2_0\|final_nios2_gen2_0_cpu:cpu\|final_nios2_gen2_0_cpu_nios2_oci:the_final_nios2_gen2_0_cpu_nios2_oci\|final_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"final_proj:u0\|final_nios2_gen2_0:nios2_gen2_0\|final_nios2_gen2_0_cpu:cpu\|final_nios2_gen2_0_cpu_nios2_oci:the_final_nios2_gen2_0_cpu_nios2_oci\|final_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682094345817 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "final_proj:u0\|final_nios2_gen2_0:nios2_gen2_0\|final_nios2_gen2_0_cpu:cpu\|final_nios2_gen2_0_cpu_nios2_oci:the_final_nios2_gen2_0_cpu_nios2_oci\|final_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst final_proj:u0\|final_nios2_gen2_0:nios2_gen2_0\|final_nios2_gen2_0_cpu:cpu\|final_nios2_gen2_0_cpu_nios2_oci:the_final_nios2_gen2_0_cpu_nios2_oci\|final_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"final_proj:u0\|final_nios2_gen2_0:nios2_gen2_0\|final_nios2_gen2_0_cpu:cpu\|final_nios2_gen2_0_cpu_nios2_oci:the_final_nios2_gen2_0_cpu_nios2_oci\|final_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"final_proj:u0\|final_nios2_gen2_0:nios2_gen2_0\|final_nios2_gen2_0_cpu:cpu\|final_nios2_gen2_0_cpu_nios2_oci:the_final_nios2_gen2_0_cpu_nios2_oci\|final_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "final/synthesis/submodules/final_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682094345827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter final_proj:u0\|final_nios2_gen2_0:nios2_gen2_0\|final_nios2_gen2_0_cpu:cpu\|final_nios2_gen2_0_cpu_nios2_oci:the_final_nios2_gen2_0_cpu_nios2_oci\|final_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"final_proj:u0\|final_nios2_gen2_0:nios2_gen2_0\|final_nios2_gen2_0_cpu:cpu\|final_nios2_gen2_0_cpu_nios2_oci:the_final_nios2_gen2_0_cpu_nios2_oci\|final_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682094346248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl final_proj:u0\|final_nios2_gen2_0:nios2_gen2_0\|final_nios2_gen2_0_cpu:cpu\|final_nios2_gen2_0_cpu_nios2_oci:the_final_nios2_gen2_0_cpu_nios2_oci\|final_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"final_proj:u0\|final_nios2_gen2_0:nios2_gen2_0\|final_nios2_gen2_0_cpu:cpu\|final_nios2_gen2_0_cpu_nios2_oci:the_final_nios2_gen2_0_cpu_nios2_oci\|final_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682094346382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_onchip_memory2_0 final_proj:u0\|final_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"final_onchip_memory2_0\" for hierarchy \"final_proj:u0\|final_onchip_memory2_0:onchip_memory2_0\"" {  } { { "final/synthesis/final.v" "onchip_memory2_0" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/final.v" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682094346433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram final_proj:u0\|final_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"final_proj:u0\|final_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "final/synthesis/submodules/final_onchip_memory2_0.v" "the_altsyncram" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682094346454 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_proj:u0\|final_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"final_proj:u0\|final_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "final/synthesis/submodules/final_onchip_memory2_0.v" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682094346464 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_proj:u0\|final_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"final_proj:u0\|final_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682094346464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file final_onchip_memory2_0.hex " "Parameter \"init_file\" = \"final_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682094346464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682094346464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682094346464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682094346464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682094346464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682094346464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682094346464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682094346464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682094346464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682094346464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682094346464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682094346464 ""}  } { { "final/synthesis/submodules/final_onchip_memory2_0.v" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682094346464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_68g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_68g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_68g1 " "Found entity 1: altsyncram_68g1" {  } { { "db/altsyncram_68g1.tdf" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/db/altsyncram_68g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682094346516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682094346516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_68g1 final_proj:u0\|final_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_68g1:auto_generated " "Elaborating entity \"altsyncram_68g1\" for hierarchy \"final_proj:u0\|final_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_68g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682094346516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_sdram_pll final_proj:u0\|final_sdram_pll:sdram_pll " "Elaborating entity \"final_sdram_pll\" for hierarchy \"final_proj:u0\|final_sdram_pll:sdram_pll\"" {  } { { "final/synthesis/final.v" "sdram_pll" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/final.v" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682094346754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_sdram_pll_stdsync_sv6 final_proj:u0\|final_sdram_pll:sdram_pll\|final_sdram_pll_stdsync_sv6:stdsync2 " "Elaborating entity \"final_sdram_pll_stdsync_sv6\" for hierarchy \"final_proj:u0\|final_sdram_pll:sdram_pll\|final_sdram_pll_stdsync_sv6:stdsync2\"" {  } { { "final/synthesis/submodules/final_sdram_pll.v" "stdsync2" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_sdram_pll.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682094346769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_sdram_pll_dffpipe_l2c final_proj:u0\|final_sdram_pll:sdram_pll\|final_sdram_pll_stdsync_sv6:stdsync2\|final_sdram_pll_dffpipe_l2c:dffpipe3 " "Elaborating entity \"final_sdram_pll_dffpipe_l2c\" for hierarchy \"final_proj:u0\|final_sdram_pll:sdram_pll\|final_sdram_pll_stdsync_sv6:stdsync2\|final_sdram_pll_dffpipe_l2c:dffpipe3\"" {  } { { "final/synthesis/submodules/final_sdram_pll.v" "dffpipe3" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_sdram_pll.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682094346773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_sdram_pll_altpll_vg92 final_proj:u0\|final_sdram_pll:sdram_pll\|final_sdram_pll_altpll_vg92:sd1 " "Elaborating entity \"final_sdram_pll_altpll_vg92\" for hierarchy \"final_proj:u0\|final_sdram_pll:sdram_pll\|final_sdram_pll_altpll_vg92:sd1\"" {  } { { "final/synthesis/submodules/final_sdram_pll.v" "sd1" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_sdram_pll.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682094346793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_spi_0 final_proj:u0\|final_spi_0:spi_0 " "Elaborating entity \"final_spi_0\" for hierarchy \"final_proj:u0\|final_spi_0:spi_0\"" {  } { { "final/synthesis/final.v" "spi_0" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/final.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682094346803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_sysid_qsys_0 final_proj:u0\|final_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"final_sysid_qsys_0\" for hierarchy \"final_proj:u0\|final_sysid_qsys_0:sysid_qsys_0\"" {  } { { "final/synthesis/final.v" "sysid_qsys_0" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/final.v" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682094346823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_timer_0 final_proj:u0\|final_timer_0:timer_0 " "Elaborating entity \"final_timer_0\" for hierarchy \"final_proj:u0\|final_timer_0:timer_0\"" {  } { { "final/synthesis/final.v" "timer_0" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/final.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682094346834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_usb_rst final_proj:u0\|final_usb_rst:usb_rst " "Elaborating entity \"final_usb_rst\" for hierarchy \"final_proj:u0\|final_usb_rst:usb_rst\"" {  } { { "final/synthesis/final.v" "usb_rst" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/final.v" 309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682094346875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_mm_interconnect_0 final_proj:u0\|final_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"final_mm_interconnect_0\" for hierarchy \"final_proj:u0\|final_mm_interconnect_0:mm_interconnect_0\"" {  } { { "final/synthesis/final.v" "mm_interconnect_0" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/final.v" 394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682094346885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator final_proj:u0\|final_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"final_proj:u0\|final_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "final/synthesis/submodules/final_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_mm_interconnect_0.v" 1220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682094347223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator final_proj:u0\|final_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"final_proj:u0\|final_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "final/synthesis/submodules/final_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_mm_interconnect_0.v" 1280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682094347246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator final_proj:u0\|final_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"final_proj:u0\|final_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "final/synthesis/submodules/final_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_mm_interconnect_0.v" 1344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682094347262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator final_proj:u0\|final_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"final_proj:u0\|final_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "final/synthesis/submodules/final_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_mm_interconnect_0.v" 1408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682094347278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator final_proj:u0\|final_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"final_proj:u0\|final_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator\"" {  } { { "final/synthesis/submodules/final_mm_interconnect_0.v" "sdram_pll_pll_slave_translator" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_mm_interconnect_0.v" 1472 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682094347294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator final_proj:u0\|final_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"final_proj:u0\|final_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "final/synthesis/submodules/final_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_mm_interconnect_0.v" 1536 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682094347314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator final_proj:u0\|final_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"final_proj:u0\|final_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "final/synthesis/submodules/final_mm_interconnect_0.v" "sdram_s1_translator" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_mm_interconnect_0.v" 1600 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682094347335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator final_proj:u0\|final_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:start_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"final_proj:u0\|final_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:start_s1_translator\"" {  } { { "final/synthesis/submodules/final_mm_interconnect_0.v" "start_s1_translator" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_mm_interconnect_0.v" 1664 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682094347345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator final_proj:u0\|final_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"final_proj:u0\|final_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator\"" {  } { { "final/synthesis/submodules/final_mm_interconnect_0.v" "timer_0_s1_translator" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_mm_interconnect_0.v" 2112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682094347396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator final_proj:u0\|final_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:spi_0_spi_control_port_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"final_proj:u0\|final_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:spi_0_spi_control_port_translator\"" {  } { { "final/synthesis/submodules/final_mm_interconnect_0.v" "spi_0_spi_control_port_translator" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_mm_interconnect_0.v" 2176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682094347416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent final_proj:u0\|final_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"final_proj:u0\|final_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "final/synthesis/submodules/final_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_mm_interconnect_0.v" 2257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682094347437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent final_proj:u0\|final_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"final_proj:u0\|final_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "final/synthesis/submodules/final_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_mm_interconnect_0.v" 2338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682094347453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent final_proj:u0\|final_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"final_proj:u0\|final_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent\"" {  } { { "final/synthesis/submodules/final_mm_interconnect_0.v" "sysid_qsys_0_control_slave_agent" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_mm_interconnect_0.v" 2422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682094347469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor final_proj:u0\|final_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"final_proj:u0\|final_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "final/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682094347488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo final_proj:u0\|final_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"final_proj:u0\|final_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo\"" {  } { { "final/synthesis/submodules/final_mm_interconnect_0.v" "sysid_qsys_0_control_slave_agent_rsp_fifo" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_mm_interconnect_0.v" 2463 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682094347500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent final_proj:u0\|final_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"final_proj:u0\|final_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\"" {  } { { "final/synthesis/submodules/final_mm_interconnect_0.v" "sdram_s1_agent" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_mm_interconnect_0.v" 2922 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682094347570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor final_proj:u0\|final_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"final_proj:u0\|final_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "final/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682094347590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo final_proj:u0\|final_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"final_proj:u0\|final_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "final/synthesis/submodules/final_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_mm_interconnect_0.v" 2963 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682094347611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo final_proj:u0\|final_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"final_proj:u0\|final_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "final/synthesis/submodules/final_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_mm_interconnect_0.v" 3004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682094347662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_mm_interconnect_0_router final_proj:u0\|final_mm_interconnect_0:mm_interconnect_0\|final_mm_interconnect_0_router:router " "Elaborating entity \"final_mm_interconnect_0_router\" for hierarchy \"final_proj:u0\|final_mm_interconnect_0:mm_interconnect_0\|final_mm_interconnect_0_router:router\"" {  } { { "final/synthesis/submodules/final_mm_interconnect_0.v" "router" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_mm_interconnect_0.v" 4145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682094347835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_mm_interconnect_0_router_default_decode final_proj:u0\|final_mm_interconnect_0:mm_interconnect_0\|final_mm_interconnect_0_router:router\|final_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"final_mm_interconnect_0_router_default_decode\" for hierarchy \"final_proj:u0\|final_mm_interconnect_0:mm_interconnect_0\|final_mm_interconnect_0_router:router\|final_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "final/synthesis/submodules/final_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_mm_interconnect_0_router.sv" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682094347866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_mm_interconnect_0_router_002 final_proj:u0\|final_mm_interconnect_0:mm_interconnect_0\|final_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"final_mm_interconnect_0_router_002\" for hierarchy \"final_proj:u0\|final_mm_interconnect_0:mm_interconnect_0\|final_mm_interconnect_0_router_002:router_002\"" {  } { { "final/synthesis/submodules/final_mm_interconnect_0.v" "router_002" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_mm_interconnect_0.v" 4177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682094347886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_mm_interconnect_0_router_002_default_decode final_proj:u0\|final_mm_interconnect_0:mm_interconnect_0\|final_mm_interconnect_0_router_002:router_002\|final_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"final_mm_interconnect_0_router_002_default_decode\" for hierarchy \"final_proj:u0\|final_mm_interconnect_0:mm_interconnect_0\|final_mm_interconnect_0_router_002:router_002\|final_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "final/synthesis/submodules/final_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682094347897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_mm_interconnect_0_router_006 final_proj:u0\|final_mm_interconnect_0:mm_interconnect_0\|final_mm_interconnect_0_router_006:router_006 " "Elaborating entity \"final_mm_interconnect_0_router_006\" for hierarchy \"final_proj:u0\|final_mm_interconnect_0:mm_interconnect_0\|final_mm_interconnect_0_router_006:router_006\"" {  } { { "final/synthesis/submodules/final_mm_interconnect_0.v" "router_006" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_mm_interconnect_0.v" 4241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682094347937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_mm_interconnect_0_router_006_default_decode final_proj:u0\|final_mm_interconnect_0:mm_interconnect_0\|final_mm_interconnect_0_router_006:router_006\|final_mm_interconnect_0_router_006_default_decode:the_default_decode " "Elaborating entity \"final_mm_interconnect_0_router_006_default_decode\" for hierarchy \"final_proj:u0\|final_mm_interconnect_0:mm_interconnect_0\|final_mm_interconnect_0_router_006:router_006\|final_mm_interconnect_0_router_006_default_decode:the_default_decode\"" {  } { { "final/synthesis/submodules/final_mm_interconnect_0_router_006.sv" "the_default_decode" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_mm_interconnect_0_router_006.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682094347957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter final_proj:u0\|final_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"final_proj:u0\|final_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\"" {  } { { "final/synthesis/submodules/final_mm_interconnect_0.v" "sdram_s1_burst_adapter" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_mm_interconnect_0.v" 4435 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682094348048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only final_proj:u0\|final_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"final_proj:u0\|final_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "final/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682094348058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_mm_interconnect_0_cmd_demux final_proj:u0\|final_mm_interconnect_0:mm_interconnect_0\|final_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"final_mm_interconnect_0_cmd_demux\" for hierarchy \"final_proj:u0\|final_mm_interconnect_0:mm_interconnect_0\|final_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "final/synthesis/submodules/final_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_mm_interconnect_0.v" 4530 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682094348071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_mm_interconnect_0_cmd_mux final_proj:u0\|final_mm_interconnect_0:mm_interconnect_0\|final_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"final_mm_interconnect_0_cmd_mux\" for hierarchy \"final_proj:u0\|final_mm_interconnect_0:mm_interconnect_0\|final_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "final/synthesis/submodules/final_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_mm_interconnect_0.v" 4648 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682094348103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator final_proj:u0\|final_mm_interconnect_0:mm_interconnect_0\|final_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"final_proj:u0\|final_mm_interconnect_0:mm_interconnect_0\|final_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "final/synthesis/submodules/final_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682094348119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder final_proj:u0\|final_mm_interconnect_0:mm_interconnect_0\|final_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"final_proj:u0\|final_mm_interconnect_0:mm_interconnect_0\|final_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "final/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682094348135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_mm_interconnect_0_rsp_demux final_proj:u0\|final_mm_interconnect_0:mm_interconnect_0\|final_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"final_mm_interconnect_0_rsp_demux\" for hierarchy \"final_proj:u0\|final_mm_interconnect_0:mm_interconnect_0\|final_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "final/synthesis/submodules/final_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_mm_interconnect_0.v" 4970 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682094348310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_mm_interconnect_0_rsp_mux final_proj:u0\|final_mm_interconnect_0:mm_interconnect_0\|final_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"final_mm_interconnect_0_rsp_mux\" for hierarchy \"final_proj:u0\|final_mm_interconnect_0:mm_interconnect_0\|final_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "final/synthesis/submodules/final_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_mm_interconnect_0.v" 5364 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682094348375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator final_proj:u0\|final_mm_interconnect_0:mm_interconnect_0\|final_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"final_proj:u0\|final_mm_interconnect_0:mm_interconnect_0\|final_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "final/synthesis/submodules/final_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_mm_interconnect_0_rsp_mux.sv" 502 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682094348445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder final_proj:u0\|final_mm_interconnect_0:mm_interconnect_0\|final_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"final_proj:u0\|final_mm_interconnect_0:mm_interconnect_0\|final_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "final/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682094348456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter final_proj:u0\|final_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"final_proj:u0\|final_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter\"" {  } { { "final/synthesis/submodules/final_mm_interconnect_0.v" "sdram_s1_rsp_width_adapter" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_mm_interconnect_0.v" 5525 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682094348486 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "final/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682094348496 "|top|final_proj:u0|final_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "final/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682094348496 "|top|final_proj:u0|final_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "final/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682094348496 "|top|final_proj:u0|final_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter final_proj:u0\|final_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"final_proj:u0\|final_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter\"" {  } { { "final/synthesis/submodules/final_mm_interconnect_0.v" "sdram_s1_cmd_width_adapter" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_mm_interconnect_0.v" 5591 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682094348533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser final_proj:u0\|final_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"final_proj:u0\|final_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "final/synthesis/submodules/final_mm_interconnect_0.v" "crosser" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_mm_interconnect_0.v" 5625 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682094348558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser final_proj:u0\|final_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"final_proj:u0\|final_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "final/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682094348568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut final_proj:u0\|final_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"final_proj:u0\|final_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "final/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682094348620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_mm_interconnect_0_avalon_st_adapter final_proj:u0\|final_mm_interconnect_0:mm_interconnect_0\|final_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"final_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"final_proj:u0\|final_mm_interconnect_0:mm_interconnect_0\|final_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "final/synthesis/submodules/final_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_mm_interconnect_0.v" 5756 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682094348681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_mm_interconnect_0_avalon_st_adapter_error_adapter_0 final_proj:u0\|final_mm_interconnect_0:mm_interconnect_0\|final_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|final_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"final_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"final_proj:u0\|final_mm_interconnect_0:mm_interconnect_0\|final_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|final_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "final/synthesis/submodules/final_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682094348692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_mm_interconnect_0_avalon_st_adapter_004 final_proj:u0\|final_mm_interconnect_0:mm_interconnect_0\|final_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004 " "Elaborating entity \"final_mm_interconnect_0_avalon_st_adapter_004\" for hierarchy \"final_proj:u0\|final_mm_interconnect_0:mm_interconnect_0\|final_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004\"" {  } { { "final/synthesis/submodules/final_mm_interconnect_0.v" "avalon_st_adapter_004" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_mm_interconnect_0.v" 5872 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682094348723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0 final_proj:u0\|final_mm_interconnect_0:mm_interconnect_0\|final_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004\|final_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0:error_adapter_0 " "Elaborating entity \"final_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0\" for hierarchy \"final_proj:u0\|final_mm_interconnect_0:mm_interconnect_0\|final_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004\|final_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0:error_adapter_0\"" {  } { { "final/synthesis/submodules/final_mm_interconnect_0_avalon_st_adapter_004.v" "error_adapter_0" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_mm_interconnect_0_avalon_st_adapter_004.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682094348733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_irq_mapper final_proj:u0\|final_irq_mapper:irq_mapper " "Elaborating entity \"final_irq_mapper\" for hierarchy \"final_proj:u0\|final_irq_mapper:irq_mapper\"" {  } { { "final/synthesis/final.v" "irq_mapper" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/final.v" 402 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682094348805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller final_proj:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"final_proj:u0\|altera_reset_controller:rst_controller\"" {  } { { "final/synthesis/final.v" "rst_controller" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/final.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682094348815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer final_proj:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"final_proj:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "final/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682094348825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer final_proj:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"final_proj:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "final/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682094348835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller final_proj:u0\|altera_reset_controller:rst_controller_002 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"final_proj:u0\|altera_reset_controller:rst_controller_002\"" {  } { { "final/synthesis/final.v" "rst_controller_002" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/final.v" 591 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682094348856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_controller:VGA " "Elaborating entity \"vga_controller\" for hierarchy \"vga_controller:VGA\"" {  } { { "top.sv" "VGA" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/top.sv" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682094348876 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_controller.sv(76) " "Verilog HDL assignment warning at VGA_controller.sv(76): truncated value with size 32 to match size of target (10)" {  } { { "VGA_controller.sv" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/VGA_controller.sv" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682094348876 "|top|vga_controller:VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_controller.sv(79) " "Verilog HDL assignment warning at VGA_controller.sv(79): truncated value with size 32 to match size of target (10)" {  } { { "VGA_controller.sv" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/VGA_controller.sv" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682094348876 "|top|vga_controller:VGA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fruit fruit:fruit " "Elaborating entity \"fruit\" for hierarchy \"fruit:fruit\"" {  } { { "top.sv" "fruit" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/top.sv" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682094348887 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 fruit.sv(52) " "Verilog HDL assignment warning at fruit.sv(52): truncated value with size 32 to match size of target (10)" {  } { { "fruit.sv" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/fruit.sv" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682094348887 "|top|fruit:fruit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 fruit.sv(54) " "Verilog HDL assignment warning at fruit.sv(54): truncated value with size 32 to match size of target (10)" {  } { { "fruit.sv" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/fruit.sv" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682094348887 "|top|fruit:fruit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 fruit.sv(108) " "Verilog HDL assignment warning at fruit.sv(108): truncated value with size 32 to match size of target (10)" {  } { { "fruit.sv" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/fruit.sv" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682094348887 "|top|fruit:fruit"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "fruit.sv(108) " "Verilog HDL warning at fruit.sv(108): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "fruit.sv" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/fruit.sv" 108 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1682094348887 "|top|fruit:fruit"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "fruit.sv(109) " "Verilog HDL warning at fruit.sv(109): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "fruit.sv" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/fruit.sv" 109 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1682094348887 "|top|fruit:fruit"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "fruit.sv(110) " "Verilog HDL warning at fruit.sv(110): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "fruit.sv" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/fruit.sv" 110 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1682094348887 "|top|fruit:fruit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random_num fruit:fruit\|random_num:random1 " "Elaborating entity \"random_num\" for hierarchy \"fruit:fruit\|random_num:random1\"" {  } { { "fruit.sv" "random1" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/fruit.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682094348898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "apple_example apple_example:apple " "Elaborating entity \"apple_example\" for hierarchy \"apple_example:apple\"" {  } { { "top.sv" "apple" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/top.sv" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682094348907 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 apple_example.sv(20) " "Verilog HDL assignment warning at apple_example.sv(20): truncated value with size 32 to match size of target (11)" {  } { { "apple/apple_example.sv" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/apple/apple_example.sv" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682094348907 "|top|apple_example:apple"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "apple_rom apple_example:apple\|apple_rom:apple_rom " "Elaborating entity \"apple_rom\" for hierarchy \"apple_example:apple\|apple_rom:apple_rom\"" {  } { { "apple/apple_example.sv" "apple_rom" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/apple/apple_example.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682094348917 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "memory apple_rom.sv(7) " "Verilog HDL warning at apple_rom.sv(7): object memory used but never assigned" {  } { { "apple/apple_rom.sv" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/apple/apple_rom.sv" 7 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1682094348917 "|top|apple_example:apple|apple_rom:apple_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "apple_palette apple_example:apple\|apple_palette:apple_palette " "Elaborating entity \"apple_palette\" for hierarchy \"apple_example:apple\|apple_palette:apple_palette\"" {  } { { "apple/apple_example.sv" "apple_palette" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/apple/apple_example.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682094348929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "background_example background_example:background " "Elaborating entity \"background_example\" for hierarchy \"background_example:background\"" {  } { { "top.sv" "background" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/top.sv" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682094348945 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 background_example.sv(20) " "Verilog HDL assignment warning at background_example.sv(20): truncated value with size 32 to match size of target (19)" {  } { { "background/background_example.sv" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/background/background_example.sv" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682094348945 "|top|background_example:background"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "background_rom background_example:background\|background_rom:background_rom " "Elaborating entity \"background_rom\" for hierarchy \"background_example:background\|background_rom:background_rom\"" {  } { { "background/background_example.sv" "background_rom" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/background/background_example.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682094348948 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "memory background_rom.sv(7) " "Verilog HDL warning at background_rom.sv(7): object memory used but never assigned" {  } { { "background/background_rom.sv" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/background/background_rom.sv" 7 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1682094349398 "|top|background_example:background|background_rom:background_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "background_palette background_example:background\|background_palette:background_palette " "Elaborating entity \"background_palette\" for hierarchy \"background_example:background\|background_palette:background_palette\"" {  } { { "background/background_example.sv" "background_palette" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/background/background_example.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682094350374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "color_mapper color_mapper:Color_Mapper " "Elaborating entity \"color_mapper\" for hierarchy \"color_mapper:Color_Mapper\"" {  } { { "top.sv" "Color_Mapper" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/top.sv" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682094350392 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Size Color_Mapper.sv(22) " "Verilog HDL or VHDL warning at Color_Mapper.sv(22): object \"Size\" assigned a value but never read" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/Color_Mapper.sv" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682094350392 "|top|color_mapper:Color_Mapper"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1682094351961 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2023.04.21.11:25:55 Progress: Loading sld439734f3/alt_sld_fab_wrapper_hw.tcl " "2023.04.21.11:25:55 Progress: Loading sld439734f3/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682094355440 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682094357531 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682094357663 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682094359566 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682094359668 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682094359761 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682094359874 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682094359884 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682094359884 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1682094360588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld439734f3/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld439734f3/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld439734f3/alt_sld_fab.v" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/db/ip/sld439734f3/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682094360868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682094360868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld439734f3/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld439734f3/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld439734f3/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/db/ip/sld439734f3/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682094360980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682094360980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld439734f3/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld439734f3/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld439734f3/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/db/ip/sld439734f3/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682094360995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682094360995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld439734f3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld439734f3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld439734f3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/db/ip/sld439734f3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682094361067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682094361067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld439734f3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld439734f3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld439734f3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/db/ip/sld439734f3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682094361170 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld439734f3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/db/ip/sld439734f3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682094361170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682094361170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld439734f3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld439734f3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld439734f3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/db/ip/sld439734f3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682094361246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682094361246 ""}
