// Seed: 2416132854
module module_0 (
    output tri id_0,
    output supply1 id_1,
    input wire id_2,
    input uwire id_3,
    input uwire id_4,
    output tri id_5,
    input uwire id_6,
    output wor id_7,
    input wire id_8,
    input tri1 id_9,
    output supply1 id_10
    , id_33 = 1,
    input tri1 id_11,
    output tri id_12,
    output wand id_13,
    output supply0 id_14,
    input supply0 id_15,
    input wand id_16,
    output wor id_17,
    output uwire id_18,
    input uwire id_19,
    input tri id_20,
    output wand id_21,
    output wire id_22,
    input wor id_23,
    input supply0 id_24,
    input supply1 id_25,
    input wand id_26,
    input supply1 id_27,
    output supply0 id_28,
    output supply1 id_29,
    input tri id_30,
    input wor id_31
);
  wire id_34, id_35, id_36;
  always_comb begin
    id_17 = id_11;
    id_13 = id_27;
  end
endmodule
module module_1 (
    output logic id_0,
    input  tri0  id_1,
    input  tri   id_2,
    input  tri   id_3,
    output wire  id_4
);
  reg id_6, id_7, id_8;
  module_0(
      id_4,
      id_4,
      id_3,
      id_1,
      id_3,
      id_4,
      id_1,
      id_4,
      id_3,
      id_3,
      id_4,
      id_2,
      id_4,
      id_4,
      id_4,
      id_2,
      id_3,
      id_4,
      id_4,
      id_3,
      id_2,
      id_4,
      id_4,
      id_1,
      id_3,
      id_2,
      id_3,
      id_1,
      id_4,
      id_4,
      id_3,
      id_3
  );
  always_ff id_0 <= id_7;
endmodule
