   1              		.syntax unified
   2              		.cpu cortex-m3
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 4
  11              		.eabi_attribute 18, 4
  12              		.thumb
  13              		.file	"core_cm3.c"
  23              	.Ltext0:
  24              		.file 1 "../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c"
 1247              		.align	1
 1248              		.global	__get_PSP
 1249              		.thumb
 1250              		.thumb_func
 1252              	__get_PSP:
 1253              	.LFB0:
   1:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** /**************************************************************************//**
   2:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @file     core_cm3.c
   3:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief    CMSIS Cortex-M3 Core Peripheral Access Layer Source File
   4:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @version  V1.30
   5:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @date     30. October 2009
   6:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
   7:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @note
   8:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Copyright (C) 2009 ARM Limited. All rights reserved.
   9:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
  10:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @par
  11:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * ARM Limited (ARM) is supplying this software for use with Cortex-M 
  12:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * processor based microcontrollers.  This file can be freely distributed 
  13:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * within development tools that are supporting such ARM based processors. 
  14:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
  15:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @par
  16:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * THIS SOFTWARE IS PROVIDED "AS IS".  NO WARRANTIES, WHETHER EXPRESS, IMPLIED
  17:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF
  18:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE.
  19:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * ARM SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL, OR
  20:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.
  21:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
  22:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  ******************************************************************************/
  23:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
  24:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** #include <stdint.h>
  25:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
  26:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** /* define compiler specific symbols */
  27:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** #if defined ( __CC_ARM   )
  28:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
  29:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
  30:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
  31:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** #elif defined ( __ICCARM__ )
  32:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   #define __ASM           __asm                                       /*!< asm keyword for IAR Comp
  33:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   #define __INLINE        inline                                      /*!< inline keyword for IAR C
  34:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
  35:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** #elif defined   (  __GNUC__  )
  36:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   #define __ASM            __asm                                      /*!< asm keyword for GNU Comp
  37:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   #define __INLINE         inline                                     /*!< inline keyword for GNU C
  38:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
  39:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** #elif defined   (  __TASKING__  )
  40:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   #define __ASM            __asm                                      /*!< asm keyword for TASKING 
  41:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   #define __INLINE         inline                                     /*!< inline keyword for TASKI
  42:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
  43:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** #endif
  44:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
  45:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
  46:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** /* ###################  Compiler specific Intrinsics  ########################### */
  47:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
  48:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** #if defined ( __CC_ARM   ) /*------------------RealView Compiler -----------------*/
  49:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** /* ARM armcc specific functions */
  50:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
  51:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** /**
  52:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief  Return the Process Stack Pointer
  53:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
  54:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @return ProcessStackPointer
  55:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
  56:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Return the actual process stack pointer
  57:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  */
  58:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** __ASM uint32_t __get_PSP(void)
  59:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** {
  60:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   mrs r0, psp
  61:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   bx lr
  62:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** }
  63:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
  64:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** /**
  65:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief  Set the Process Stack Pointer
  66:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
  67:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @param  topOfProcStack  Process Stack Pointer
  68:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
  69:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Assign the value ProcessStackPointer to the MSP 
  70:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * (process stack pointer) Cortex processor register
  71:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  */
  72:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** __ASM void __set_PSP(uint32_t topOfProcStack)
  73:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** {
  74:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   msr psp, r0
  75:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   bx lr
  76:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** }
  77:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
  78:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** /**
  79:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief  Return the Main Stack Pointer
  80:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
  81:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @return Main Stack Pointer
  82:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
  83:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Return the current value of the MSP (main stack pointer)
  84:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Cortex processor register
  85:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  */
  86:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** __ASM uint32_t __get_MSP(void)
  87:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** {
  88:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   mrs r0, msp
  89:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   bx lr
  90:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** }
  91:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
  92:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** /**
  93:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief  Set the Main Stack Pointer
  94:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
  95:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @param  topOfMainStack  Main Stack Pointer
  96:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
  97:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Assign the value mainStackPointer to the MSP 
  98:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * (main stack pointer) Cortex processor register
  99:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  */
 100:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** __ASM void __set_MSP(uint32_t mainStackPointer)
 101:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** {
 102:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   msr msp, r0
 103:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   bx lr
 104:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** }
 105:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 106:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** /**
 107:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief  Reverse byte order in unsigned short value
 108:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 109:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @param   value  value to reverse
 110:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @return         reversed value
 111:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 112:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Reverse byte order in unsigned short value
 113:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  */
 114:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** __ASM uint32_t __REV16(uint16_t value)
 115:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** {
 116:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   rev16 r0, r0
 117:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   bx lr
 118:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** }
 119:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 120:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** /**
 121:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief  Reverse byte order in signed short value with sign extension to integer
 122:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 123:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @param   value  value to reverse
 124:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @return         reversed value
 125:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 126:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Reverse byte order in signed short value with sign extension to integer
 127:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  */
 128:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** __ASM int32_t __REVSH(int16_t value)
 129:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** {
 130:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   revsh r0, r0
 131:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   bx lr
 132:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** }
 133:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 134:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 135:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** #if (__ARMCC_VERSION < 400000)
 136:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 137:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** /**
 138:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief  Remove the exclusive lock created by ldrex
 139:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 140:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Removes the exclusive lock which is created by ldrex.
 141:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  */
 142:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** __ASM void __CLREX(void)
 143:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** {
 144:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   clrex
 145:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** }
 146:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 147:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** /**
 148:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief  Return the Base Priority value
 149:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 150:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @return BasePriority
 151:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 152:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Return the content of the base priority register
 153:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  */
 154:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** __ASM uint32_t  __get_BASEPRI(void)
 155:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** {
 156:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   mrs r0, basepri
 157:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   bx lr
 158:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** }
 159:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 160:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** /**
 161:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief  Set the Base Priority value
 162:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 163:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @param  basePri  BasePriority
 164:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 165:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Set the base priority register
 166:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  */
 167:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** __ASM void __set_BASEPRI(uint32_t basePri)
 168:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** {
 169:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   msr basepri, r0
 170:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   bx lr
 171:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** }
 172:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 173:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** /**
 174:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief  Return the Priority Mask value
 175:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 176:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @return PriMask
 177:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 178:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Return state of the priority mask bit from the priority mask register
 179:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  */
 180:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** __ASM uint32_t __get_PRIMASK(void)
 181:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** {
 182:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   mrs r0, primask
 183:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   bx lr
 184:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** }
 185:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 186:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** /**
 187:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief  Set the Priority Mask value
 188:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 189:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @param  priMask  PriMask
 190:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 191:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Set the priority mask bit in the priority mask register
 192:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  */
 193:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** __ASM void __set_PRIMASK(uint32_t priMask)
 194:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** {
 195:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   msr primask, r0
 196:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   bx lr
 197:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** }
 198:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 199:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** /**
 200:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief  Return the Fault Mask value
 201:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 202:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @return FaultMask
 203:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 204:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Return the content of the fault mask register
 205:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  */
 206:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** __ASM uint32_t  __get_FAULTMASK(void)
 207:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** {
 208:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   mrs r0, faultmask
 209:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   bx lr
 210:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** }
 211:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 212:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** /**
 213:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief  Set the Fault Mask value
 214:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 215:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @param  faultMask  faultMask value
 216:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 217:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Set the fault mask register
 218:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  */
 219:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** __ASM void __set_FAULTMASK(uint32_t faultMask)
 220:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** {
 221:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   msr faultmask, r0
 222:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   bx lr
 223:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** }
 224:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 225:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** /**
 226:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief  Return the Control Register value
 227:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * 
 228:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @return Control value
 229:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 230:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Return the content of the control register
 231:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  */
 232:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** __ASM uint32_t __get_CONTROL(void)
 233:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** {
 234:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   mrs r0, control
 235:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   bx lr
 236:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** }
 237:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 238:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** /**
 239:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief  Set the Control Register value
 240:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 241:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @param  control  Control value
 242:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 243:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Set the control register
 244:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  */
 245:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** __ASM void __set_CONTROL(uint32_t control)
 246:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** {
 247:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   msr control, r0
 248:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   bx lr
 249:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** }
 250:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 251:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** #endif /* __ARMCC_VERSION  */ 
 252:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 253:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 254:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 255:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** #elif (defined (__ICCARM__)) /*------------------ ICC Compiler -------------------*/
 256:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** /* IAR iccarm specific functions */
 257:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** #pragma diag_suppress=Pe940
 258:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 259:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** /**
 260:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief  Return the Process Stack Pointer
 261:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 262:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @return ProcessStackPointer
 263:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 264:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Return the actual process stack pointer
 265:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  */
 266:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** uint32_t __get_PSP(void)
 267:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** {
 268:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   __ASM("mrs r0, psp");
 269:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   __ASM("bx lr");
 270:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** }
 271:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 272:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** /**
 273:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief  Set the Process Stack Pointer
 274:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 275:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @param  topOfProcStack  Process Stack Pointer
 276:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 277:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Assign the value ProcessStackPointer to the MSP 
 278:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * (process stack pointer) Cortex processor register
 279:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  */
 280:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** void __set_PSP(uint32_t topOfProcStack)
 281:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** {
 282:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   __ASM("msr psp, r0");
 283:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   __ASM("bx lr");
 284:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** }
 285:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 286:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** /**
 287:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief  Return the Main Stack Pointer
 288:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 289:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @return Main Stack Pointer
 290:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 291:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Return the current value of the MSP (main stack pointer)
 292:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Cortex processor register
 293:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  */
 294:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** uint32_t __get_MSP(void)
 295:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** {
 296:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   __ASM("mrs r0, msp");
 297:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   __ASM("bx lr");
 298:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** }
 299:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 300:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** /**
 301:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief  Set the Main Stack Pointer
 302:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 303:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @param  topOfMainStack  Main Stack Pointer
 304:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 305:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Assign the value mainStackPointer to the MSP 
 306:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * (main stack pointer) Cortex processor register
 307:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  */
 308:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** void __set_MSP(uint32_t topOfMainStack)
 309:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** {
 310:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   __ASM("msr msp, r0");
 311:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   __ASM("bx lr");
 312:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** }
 313:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 314:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** /**
 315:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief  Reverse byte order in unsigned short value
 316:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 317:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @param  value  value to reverse
 318:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @return        reversed value
 319:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 320:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Reverse byte order in unsigned short value
 321:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  */
 322:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** uint32_t __REV16(uint16_t value)
 323:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** {
 324:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   __ASM("rev16 r0, r0");
 325:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   __ASM("bx lr");
 326:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** }
 327:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 328:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** /**
 329:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief  Reverse bit order of value
 330:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 331:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @param  value  value to reverse
 332:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @return        reversed value
 333:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 334:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Reverse bit order of value
 335:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  */
 336:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** uint32_t __RBIT(uint32_t value)
 337:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** {
 338:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   __ASM("rbit r0, r0");
 339:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   __ASM("bx lr");
 340:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** }
 341:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 342:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** /**
 343:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief  LDR Exclusive (8 bit)
 344:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 345:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @param  *addr  address pointer
 346:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @return        value of (*address)
 347:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 348:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Exclusive LDR command for 8 bit values)
 349:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  */
 350:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** uint8_t __LDREXB(uint8_t *addr)
 351:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** {
 352:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   __ASM("ldrexb r0, [r0]");
 353:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   __ASM("bx lr"); 
 354:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** }
 355:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 356:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** /**
 357:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief  LDR Exclusive (16 bit)
 358:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 359:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @param  *addr  address pointer
 360:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @return        value of (*address)
 361:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 362:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Exclusive LDR command for 16 bit values
 363:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  */
 364:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** uint16_t __LDREXH(uint16_t *addr)
 365:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** {
 366:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   __ASM("ldrexh r0, [r0]");
 367:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   __ASM("bx lr");
 368:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** }
 369:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 370:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** /**
 371:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief  LDR Exclusive (32 bit)
 372:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 373:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @param  *addr  address pointer
 374:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @return        value of (*address)
 375:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 376:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Exclusive LDR command for 32 bit values
 377:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  */
 378:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** uint32_t __LDREXW(uint32_t *addr)
 379:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** {
 380:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   __ASM("ldrex r0, [r0]");
 381:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   __ASM("bx lr");
 382:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** }
 383:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 384:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** /**
 385:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief  STR Exclusive (8 bit)
 386:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 387:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @param  value  value to store
 388:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @param  *addr  address pointer
 389:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @return        successful / failed
 390:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 391:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Exclusive STR command for 8 bit values
 392:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  */
 393:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** uint32_t __STREXB(uint8_t value, uint8_t *addr)
 394:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** {
 395:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   __ASM("strexb r0, r0, [r1]");
 396:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   __ASM("bx lr");
 397:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** }
 398:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 399:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** /**
 400:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief  STR Exclusive (16 bit)
 401:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 402:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @param  value  value to store
 403:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @param  *addr  address pointer
 404:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @return        successful / failed
 405:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 406:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Exclusive STR command for 16 bit values
 407:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  */
 408:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** uint32_t __STREXH(uint16_t value, uint16_t *addr)
 409:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** {
 410:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   __ASM("strexh r0, r0, [r1]");
 411:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   __ASM("bx lr");
 412:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** }
 413:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 414:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** /**
 415:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief  STR Exclusive (32 bit)
 416:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 417:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @param  value  value to store
 418:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @param  *addr  address pointer
 419:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @return        successful / failed
 420:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 421:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Exclusive STR command for 32 bit values
 422:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  */
 423:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** uint32_t __STREXW(uint32_t value, uint32_t *addr)
 424:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** {
 425:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   __ASM("strex r0, r0, [r1]");
 426:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   __ASM("bx lr");
 427:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** }
 428:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 429:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** #pragma diag_default=Pe940
 430:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 431:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 432:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** #elif (defined (__GNUC__)) /*------------------ GNU Compiler ---------------------*/
 433:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** /* GNU gcc specific functions */
 434:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 435:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** /**
 436:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief  Return the Process Stack Pointer
 437:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 438:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @return ProcessStackPointer
 439:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 440:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Return the actual process stack pointer
 441:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  */
 442:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** uint32_t __get_PSP(void) __attribute__( ( naked ) );
 443:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** uint32_t __get_PSP(void)
 444:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** {
 1254              		.loc 1 444 0
 1255              		.cfi_startproc
 1256              		@ Naked Function: prologue and epilogue provided by programmer.
 1257              		@ args = 0, pretend = 0, frame = 0
 1258              		@ frame_needed = 0, uses_anonymous_args = 0
 1259              	.LVL0:
 445:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   uint32_t result=0;
 446:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 447:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   __ASM volatile ("MRS %0, psp\n\t" 
 1260              		.loc 1 447 0
 1261              	@ 447 "../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c" 1
 1262 0000 EFF30980 		MRS r0, psp
 1263 0004 0046     		MOV r0, r0 
 1264 0006 7047     		BX  lr     
 1265              		
 1266              	@ 0 "" 2
 1267              	.LVL1:
 448:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****                   "MOV r0, %0 \n\t"
 449:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****                   "BX  lr     \n\t"  : "=r" (result) );
 450:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   return(result);
 451:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** }
 1268              		.loc 1 451 0
 1269              		.thumb
 1270              		.cfi_endproc
 1271              	.LFE0:
 1273              		.section	.text.__set_PSP,"ax",%progbits
 1274              		.align	1
 1275              		.global	__set_PSP
 1276              		.thumb
 1277              		.thumb_func
 1279              	__set_PSP:
 1280              	.LFB1:
 452:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 453:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** /**
 454:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief  Set the Process Stack Pointer
 455:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 456:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @param  topOfProcStack  Process Stack Pointer
 457:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 458:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Assign the value ProcessStackPointer to the MSP 
 459:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * (process stack pointer) Cortex processor register
 460:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  */
 461:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** void __set_PSP(uint32_t topOfProcStack) __attribute__( ( naked ) );
 462:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** void __set_PSP(uint32_t topOfProcStack)
 463:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** {
 1281              		.loc 1 463 0
 1282              		.cfi_startproc
 1283              		@ Naked Function: prologue and epilogue provided by programmer.
 1284              		@ args = 0, pretend = 0, frame = 0
 1285              		@ frame_needed = 0, uses_anonymous_args = 0
 1286              	.LVL2:
 464:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   __ASM volatile ("MSR psp, %0\n\t"
 1287              		.loc 1 464 0
 1288              	@ 464 "../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c" 1
 1289 0000 80F30988 		MSR psp, r0
 1290 0004 7047     		BX  lr     
 1291              		
 1292              	@ 0 "" 2
 465:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****                   "BX  lr     \n\t" : : "r" (topOfProcStack) );
 466:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** }
 1293              		.loc 1 466 0
 1294              		.thumb
 1295              		.cfi_endproc
 1296              	.LFE1:
 1298              		.section	.text.__get_MSP,"ax",%progbits
 1299              		.align	1
 1300              		.global	__get_MSP
 1301              		.thumb
 1302              		.thumb_func
 1304              	__get_MSP:
 1305              	.LFB2:
 467:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 468:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** /**
 469:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief  Return the Main Stack Pointer
 470:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 471:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @return Main Stack Pointer
 472:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 473:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Return the current value of the MSP (main stack pointer)
 474:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Cortex processor register
 475:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  */
 476:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** uint32_t __get_MSP(void) __attribute__( ( naked ) );
 477:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** uint32_t __get_MSP(void)
 478:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** {
 1306              		.loc 1 478 0
 1307              		.cfi_startproc
 1308              		@ Naked Function: prologue and epilogue provided by programmer.
 1309              		@ args = 0, pretend = 0, frame = 0
 1310              		@ frame_needed = 0, uses_anonymous_args = 0
 1311              	.LVL3:
 479:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   uint32_t result=0;
 480:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 481:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   __ASM volatile ("MRS %0, msp\n\t" 
 1312              		.loc 1 481 0
 1313              	@ 481 "../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c" 1
 1314 0000 EFF30880 		MRS r0, msp
 1315 0004 0046     		MOV r0, r0 
 1316 0006 7047     		BX  lr     
 1317              		
 1318              	@ 0 "" 2
 1319              	.LVL4:
 482:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****                   "MOV r0, %0 \n\t"
 483:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****                   "BX  lr     \n\t"  : "=r" (result) );
 484:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   return(result);
 485:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** }
 1320              		.loc 1 485 0
 1321              		.thumb
 1322              		.cfi_endproc
 1323              	.LFE2:
 1325              		.section	.text.__set_MSP,"ax",%progbits
 1326              		.align	1
 1327              		.global	__set_MSP
 1328              		.thumb
 1329              		.thumb_func
 1331              	__set_MSP:
 1332              	.LFB3:
 486:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 487:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** /**
 488:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief  Set the Main Stack Pointer
 489:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 490:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @param  topOfMainStack  Main Stack Pointer
 491:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 492:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Assign the value mainStackPointer to the MSP 
 493:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * (main stack pointer) Cortex processor register
 494:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  */
 495:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** void __set_MSP(uint32_t topOfMainStack) __attribute__( ( naked ) );
 496:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** void __set_MSP(uint32_t topOfMainStack)
 497:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** {
 1333              		.loc 1 497 0
 1334              		.cfi_startproc
 1335              		@ Naked Function: prologue and epilogue provided by programmer.
 1336              		@ args = 0, pretend = 0, frame = 0
 1337              		@ frame_needed = 0, uses_anonymous_args = 0
 1338              	.LVL5:
 498:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   __ASM volatile ("MSR msp, %0\n\t"
 1339              		.loc 1 498 0
 1340              	@ 498 "../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c" 1
 1341 0000 80F30888 		MSR msp, r0
 1342 0004 7047     		BX  lr     
 1343              		
 1344              	@ 0 "" 2
 499:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****                   "BX  lr     \n\t" : : "r" (topOfMainStack) );
 500:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** }
 1345              		.loc 1 500 0
 1346              		.thumb
 1347              		.cfi_endproc
 1348              	.LFE3:
 1350              		.section	.text.__get_BASEPRI,"ax",%progbits
 1351              		.align	1
 1352              		.global	__get_BASEPRI
 1353              		.thumb
 1354              		.thumb_func
 1356              	__get_BASEPRI:
 1357              	.LFB4:
 501:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 502:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** /**
 503:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief  Return the Base Priority value
 504:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 505:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @return BasePriority
 506:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 507:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Return the content of the base priority register
 508:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  */
 509:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** uint32_t __get_BASEPRI(void)
 510:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** {
 1358              		.loc 1 510 0
 1359              		.cfi_startproc
 1360              		@ args = 0, pretend = 0, frame = 0
 1361              		@ frame_needed = 0, uses_anonymous_args = 0
 1362              		@ link register save eliminated.
 1363              	.LVL6:
 511:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   uint32_t result=0;
 512:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   
 513:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   __ASM volatile ("MRS %0, basepri_max" : "=r" (result) );
 1364              		.loc 1 513 0
 1365              	@ 513 "../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c" 1
 1366 0000 EFF31280 		MRS r0, basepri_max
 1367              	@ 0 "" 2
 1368              	.LVL7:
 514:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   return(result);
 515:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** }
 1369              		.loc 1 515 0
 1370              		.thumb
 1371 0004 7047     		bx	lr
 1372              		.cfi_endproc
 1373              	.LFE4:
 1375              		.section	.text.__set_BASEPRI,"ax",%progbits
 1376              		.align	1
 1377              		.global	__set_BASEPRI
 1378              		.thumb
 1379              		.thumb_func
 1381              	__set_BASEPRI:
 1382              	.LFB5:
 516:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 517:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** /**
 518:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief  Set the Base Priority value
 519:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 520:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @param  basePri  BasePriority
 521:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 522:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Set the base priority register
 523:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  */
 524:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** void __set_BASEPRI(uint32_t value)
 525:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** {
 1383              		.loc 1 525 0
 1384              		.cfi_startproc
 1385              		@ args = 0, pretend = 0, frame = 0
 1386              		@ frame_needed = 0, uses_anonymous_args = 0
 1387              		@ link register save eliminated.
 1388              	.LVL8:
 526:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   __ASM volatile ("MSR basepri, %0" : : "r" (value) );
 1389              		.loc 1 526 0
 1390              	@ 526 "../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c" 1
 1391 0000 80F31188 		MSR basepri, r0
 1392              	@ 0 "" 2
 527:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** }
 1393              		.loc 1 527 0
 1394              		.thumb
 1395 0004 7047     		bx	lr
 1396              		.cfi_endproc
 1397              	.LFE5:
 1399              		.section	.text.__get_PRIMASK,"ax",%progbits
 1400              		.align	1
 1401              		.global	__get_PRIMASK
 1402              		.thumb
 1403              		.thumb_func
 1405              	__get_PRIMASK:
 1406              	.LFB6:
 528:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 529:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** /**
 530:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief  Return the Priority Mask value
 531:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 532:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @return PriMask
 533:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 534:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Return state of the priority mask bit from the priority mask register
 535:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  */
 536:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** uint32_t __get_PRIMASK(void)
 537:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** {
 1407              		.loc 1 537 0
 1408              		.cfi_startproc
 1409              		@ args = 0, pretend = 0, frame = 0
 1410              		@ frame_needed = 0, uses_anonymous_args = 0
 1411              		@ link register save eliminated.
 1412              	.LVL9:
 538:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   uint32_t result=0;
 539:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 540:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   __ASM volatile ("MRS %0, primask" : "=r" (result) );
 1413              		.loc 1 540 0
 1414              	@ 540 "../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c" 1
 1415 0000 EFF31080 		MRS r0, primask
 1416              	@ 0 "" 2
 1417              	.LVL10:
 541:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   return(result);
 542:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** }
 1418              		.loc 1 542 0
 1419              		.thumb
 1420 0004 7047     		bx	lr
 1421              		.cfi_endproc
 1422              	.LFE6:
 1424              		.section	.text.__set_PRIMASK,"ax",%progbits
 1425              		.align	1
 1426              		.global	__set_PRIMASK
 1427              		.thumb
 1428              		.thumb_func
 1430              	__set_PRIMASK:
 1431              	.LFB7:
 543:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 544:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** /**
 545:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief  Set the Priority Mask value
 546:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 547:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @param  priMask  PriMask
 548:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 549:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Set the priority mask bit in the priority mask register
 550:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  */
 551:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** void __set_PRIMASK(uint32_t priMask)
 552:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** {
 1432              		.loc 1 552 0
 1433              		.cfi_startproc
 1434              		@ args = 0, pretend = 0, frame = 0
 1435              		@ frame_needed = 0, uses_anonymous_args = 0
 1436              		@ link register save eliminated.
 1437              	.LVL11:
 553:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) );
 1438              		.loc 1 553 0
 1439              	@ 553 "../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c" 1
 1440 0000 80F31088 		MSR primask, r0
 1441              	@ 0 "" 2
 554:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** }
 1442              		.loc 1 554 0
 1443              		.thumb
 1444 0004 7047     		bx	lr
 1445              		.cfi_endproc
 1446              	.LFE7:
 1448              		.section	.text.__get_FAULTMASK,"ax",%progbits
 1449              		.align	1
 1450              		.global	__get_FAULTMASK
 1451              		.thumb
 1452              		.thumb_func
 1454              	__get_FAULTMASK:
 1455              	.LFB8:
 555:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 556:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** /**
 557:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief  Return the Fault Mask value
 558:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 559:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @return FaultMask
 560:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 561:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Return the content of the fault mask register
 562:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  */
 563:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** uint32_t __get_FAULTMASK(void)
 564:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** {
 1456              		.loc 1 564 0
 1457              		.cfi_startproc
 1458              		@ args = 0, pretend = 0, frame = 0
 1459              		@ frame_needed = 0, uses_anonymous_args = 0
 1460              		@ link register save eliminated.
 1461              	.LVL12:
 565:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   uint32_t result=0;
 566:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   
 567:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 1462              		.loc 1 567 0
 1463              	@ 567 "../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c" 1
 1464 0000 EFF31380 		MRS r0, faultmask
 1465              	@ 0 "" 2
 1466              	.LVL13:
 568:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   return(result);
 569:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** }
 1467              		.loc 1 569 0
 1468              		.thumb
 1469 0004 7047     		bx	lr
 1470              		.cfi_endproc
 1471              	.LFE8:
 1473              		.section	.text.__set_FAULTMASK,"ax",%progbits
 1474              		.align	1
 1475              		.global	__set_FAULTMASK
 1476              		.thumb
 1477              		.thumb_func
 1479              	__set_FAULTMASK:
 1480              	.LFB9:
 570:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 571:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** /**
 572:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief  Set the Fault Mask value
 573:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 574:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @param  faultMask  faultMask value
 575:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 576:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Set the fault mask register
 577:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  */
 578:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** void __set_FAULTMASK(uint32_t faultMask)
 579:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** {
 1481              		.loc 1 579 0
 1482              		.cfi_startproc
 1483              		@ args = 0, pretend = 0, frame = 0
 1484              		@ frame_needed = 0, uses_anonymous_args = 0
 1485              		@ link register save eliminated.
 1486              	.LVL14:
 580:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) );
 1487              		.loc 1 580 0
 1488              	@ 580 "../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c" 1
 1489 0000 80F31388 		MSR faultmask, r0
 1490              	@ 0 "" 2
 581:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** }
 1491              		.loc 1 581 0
 1492              		.thumb
 1493 0004 7047     		bx	lr
 1494              		.cfi_endproc
 1495              	.LFE9:
 1497              		.section	.text.__get_CONTROL,"ax",%progbits
 1498              		.align	1
 1499              		.global	__get_CONTROL
 1500              		.thumb
 1501              		.thumb_func
 1503              	__get_CONTROL:
 1504              	.LFB10:
 582:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 583:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** /**
 584:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief  Return the Control Register value
 585:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** * 
 586:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** *  @return Control value
 587:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 588:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Return the content of the control register
 589:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  */
 590:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** uint32_t __get_CONTROL(void)
 591:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** {
 1505              		.loc 1 591 0
 1506              		.cfi_startproc
 1507              		@ args = 0, pretend = 0, frame = 0
 1508              		@ frame_needed = 0, uses_anonymous_args = 0
 1509              		@ link register save eliminated.
 1510              	.LVL15:
 592:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   uint32_t result=0;
 593:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 594:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
 1511              		.loc 1 594 0
 1512              	@ 594 "../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c" 1
 1513 0000 EFF31480 		MRS r0, control
 1514              	@ 0 "" 2
 1515              	.LVL16:
 595:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   return(result);
 596:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** }
 1516              		.loc 1 596 0
 1517              		.thumb
 1518 0004 7047     		bx	lr
 1519              		.cfi_endproc
 1520              	.LFE10:
 1522              		.section	.text.__set_CONTROL,"ax",%progbits
 1523              		.align	1
 1524              		.global	__set_CONTROL
 1525              		.thumb
 1526              		.thumb_func
 1528              	__set_CONTROL:
 1529              	.LFB11:
 597:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 598:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** /**
 599:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief  Set the Control Register value
 600:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 601:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @param  control  Control value
 602:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 603:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Set the control register
 604:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  */
 605:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** void __set_CONTROL(uint32_t control)
 606:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** {
 1530              		.loc 1 606 0
 1531              		.cfi_startproc
 1532              		@ args = 0, pretend = 0, frame = 0
 1533              		@ frame_needed = 0, uses_anonymous_args = 0
 1534              		@ link register save eliminated.
 1535              	.LVL17:
 607:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   __ASM volatile ("MSR control, %0" : : "r" (control) );
 1536              		.loc 1 607 0
 1537              	@ 607 "../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c" 1
 1538 0000 80F31488 		MSR control, r0
 1539              	@ 0 "" 2
 608:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** }
 1540              		.loc 1 608 0
 1541              		.thumb
 1542 0004 7047     		bx	lr
 1543              		.cfi_endproc
 1544              	.LFE11:
 1546              		.section	.text.__REV,"ax",%progbits
 1547              		.align	1
 1548              		.global	__REV
 1549              		.thumb
 1550              		.thumb_func
 1552              	__REV:
 1553              	.LFB12:
 609:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 610:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 611:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** /**
 612:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief  Reverse byte order in integer value
 613:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 614:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @param  value  value to reverse
 615:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @return        reversed value
 616:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 617:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Reverse byte order in integer value
 618:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  */
 619:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** uint32_t __REV(uint32_t value)
 620:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** {
 1554              		.loc 1 620 0
 1555              		.cfi_startproc
 1556              		@ args = 0, pretend = 0, frame = 0
 1557              		@ frame_needed = 0, uses_anonymous_args = 0
 1558              		@ link register save eliminated.
 1559              	.LVL18:
 621:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   uint32_t result=0;
 622:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   
 623:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   __ASM volatile ("rev %0, %1" : "=r" (result) : "r" (value) );
 1560              		.loc 1 623 0
 1561              	@ 623 "../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c" 1
 1562 0000 00BA     		rev r0, r0
 1563              	@ 0 "" 2
 1564              	.LVL19:
 624:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   return(result);
 625:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** }
 1565              		.loc 1 625 0
 1566              		.thumb
 1567 0002 7047     		bx	lr
 1568              		.cfi_endproc
 1569              	.LFE12:
 1571              		.section	.text.__REV16,"ax",%progbits
 1572              		.align	1
 1573              		.global	__REV16
 1574              		.thumb
 1575              		.thumb_func
 1577              	__REV16:
 1578              	.LFB13:
 626:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 627:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** /**
 628:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief  Reverse byte order in unsigned short value
 629:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 630:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @param  value  value to reverse
 631:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @return        reversed value
 632:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 633:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Reverse byte order in unsigned short value
 634:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  */
 635:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** uint32_t __REV16(uint16_t value)
 636:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** {
 1579              		.loc 1 636 0
 1580              		.cfi_startproc
 1581              		@ args = 0, pretend = 0, frame = 0
 1582              		@ frame_needed = 0, uses_anonymous_args = 0
 1583              		@ link register save eliminated.
 1584              	.LVL20:
 637:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   uint32_t result=0;
 638:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   
 639:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   __ASM volatile ("rev16 %0, %1" : "=r" (result) : "r" (value) );
 1585              		.loc 1 639 0
 1586              	@ 639 "../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c" 1
 1587 0000 40BA     		rev16 r0, r0
 1588              	@ 0 "" 2
 1589              	.LVL21:
 640:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   return(result);
 641:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** }
 1590              		.loc 1 641 0
 1591              		.thumb
 1592 0002 7047     		bx	lr
 1593              		.cfi_endproc
 1594              	.LFE13:
 1596              		.section	.text.__REVSH,"ax",%progbits
 1597              		.align	1
 1598              		.global	__REVSH
 1599              		.thumb
 1600              		.thumb_func
 1602              	__REVSH:
 1603              	.LFB14:
 642:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 643:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** /**
 644:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief  Reverse byte order in signed short value with sign extension to integer
 645:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 646:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @param  value  value to reverse
 647:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @return        reversed value
 648:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 649:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Reverse byte order in signed short value with sign extension to integer
 650:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  */
 651:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** int32_t __REVSH(int16_t value)
 652:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** {
 1604              		.loc 1 652 0
 1605              		.cfi_startproc
 1606              		@ args = 0, pretend = 0, frame = 0
 1607              		@ frame_needed = 0, uses_anonymous_args = 0
 1608              		@ link register save eliminated.
 1609              	.LVL22:
 653:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   uint32_t result=0;
 654:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   
 655:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   __ASM volatile ("revsh %0, %1" : "=r" (result) : "r" (value) );
 1610              		.loc 1 655 0
 1611              	@ 655 "../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c" 1
 1612 0000 C0BA     		revsh r0, r0
 1613              	@ 0 "" 2
 1614              	.LVL23:
 656:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   return(result);
 657:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** }
 1615              		.loc 1 657 0
 1616              		.thumb
 1617 0002 7047     		bx	lr
 1618              		.cfi_endproc
 1619              	.LFE14:
 1621              		.section	.text.__RBIT,"ax",%progbits
 1622              		.align	1
 1623              		.global	__RBIT
 1624              		.thumb
 1625              		.thumb_func
 1627              	__RBIT:
 1628              	.LFB15:
 658:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 659:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** /**
 660:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief  Reverse bit order of value
 661:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 662:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @param  value  value to reverse
 663:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @return        reversed value
 664:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 665:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Reverse bit order of value
 666:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  */
 667:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** uint32_t __RBIT(uint32_t value)
 668:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** {
 1629              		.loc 1 668 0
 1630              		.cfi_startproc
 1631              		@ args = 0, pretend = 0, frame = 0
 1632              		@ frame_needed = 0, uses_anonymous_args = 0
 1633              		@ link register save eliminated.
 1634              	.LVL24:
 669:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   uint32_t result=0;
 670:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   
 671:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****    __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 1635              		.loc 1 671 0
 1636              	@ 671 "../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c" 1
 1637 0000 90FAA0F0 		rbit r0, r0
 1638              	@ 0 "" 2
 1639              	.LVL25:
 672:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****    return(result);
 673:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** }
 1640              		.loc 1 673 0
 1641              		.thumb
 1642 0004 7047     		bx	lr
 1643              		.cfi_endproc
 1644              	.LFE15:
 1646              		.section	.text.__LDREXB,"ax",%progbits
 1647              		.align	1
 1648              		.global	__LDREXB
 1649              		.thumb
 1650              		.thumb_func
 1652              	__LDREXB:
 1653              	.LFB16:
 674:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 675:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** /**
 676:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief  LDR Exclusive (8 bit)
 677:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 678:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @param  *addr  address pointer
 679:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @return        value of (*address)
 680:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 681:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Exclusive LDR command for 8 bit value
 682:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  */
 683:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** uint8_t __LDREXB(uint8_t *addr)
 684:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** {
 1654              		.loc 1 684 0
 1655              		.cfi_startproc
 1656              		@ args = 0, pretend = 0, frame = 0
 1657              		@ frame_needed = 0, uses_anonymous_args = 0
 1658              		@ link register save eliminated.
 1659              	.LVL26:
 685:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****     uint8_t result=0;
 686:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   
 687:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****    __ASM volatile ("ldrexb %0, [%1]" : "=r" (result) : "r" (addr) );
 1660              		.loc 1 687 0
 1661              	@ 687 "../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c" 1
 1662 0000 D0E84F0F 		ldrexb r0, [r0]
 1663              	@ 0 "" 2
 1664              	.LVL27:
 688:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****    return(result);
 689:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** }
 1665              		.loc 1 689 0
 1666              		.thumb
 1667 0004 C0B2     		uxtb	r0, r0
 1668 0006 7047     		bx	lr
 1669              		.cfi_endproc
 1670              	.LFE16:
 1672              		.section	.text.__LDREXH,"ax",%progbits
 1673              		.align	1
 1674              		.global	__LDREXH
 1675              		.thumb
 1676              		.thumb_func
 1678              	__LDREXH:
 1679              	.LFB17:
 690:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 691:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** /**
 692:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief  LDR Exclusive (16 bit)
 693:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 694:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @param  *addr  address pointer
 695:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @return        value of (*address)
 696:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 697:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Exclusive LDR command for 16 bit values
 698:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  */
 699:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** uint16_t __LDREXH(uint16_t *addr)
 700:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** {
 1680              		.loc 1 700 0
 1681              		.cfi_startproc
 1682              		@ args = 0, pretend = 0, frame = 0
 1683              		@ frame_needed = 0, uses_anonymous_args = 0
 1684              		@ link register save eliminated.
 1685              	.LVL28:
 701:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****     uint16_t result=0;
 702:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   
 703:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****    __ASM volatile ("ldrexh %0, [%1]" : "=r" (result) : "r" (addr) );
 1686              		.loc 1 703 0
 1687              	@ 703 "../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c" 1
 1688 0000 D0E85F0F 		ldrexh r0, [r0]
 1689              	@ 0 "" 2
 1690              	.LVL29:
 704:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****    return(result);
 705:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** }
 1691              		.loc 1 705 0
 1692              		.thumb
 1693 0004 80B2     		uxth	r0, r0
 1694 0006 7047     		bx	lr
 1695              		.cfi_endproc
 1696              	.LFE17:
 1698              		.section	.text.__LDREXW,"ax",%progbits
 1699              		.align	1
 1700              		.global	__LDREXW
 1701              		.thumb
 1702              		.thumb_func
 1704              	__LDREXW:
 1705              	.LFB18:
 706:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 707:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** /**
 708:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief  LDR Exclusive (32 bit)
 709:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 710:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @param  *addr  address pointer
 711:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @return        value of (*address)
 712:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 713:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Exclusive LDR command for 32 bit values
 714:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  */
 715:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** uint32_t __LDREXW(uint32_t *addr)
 716:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** {
 1706              		.loc 1 716 0
 1707              		.cfi_startproc
 1708              		@ args = 0, pretend = 0, frame = 0
 1709              		@ frame_needed = 0, uses_anonymous_args = 0
 1710              		@ link register save eliminated.
 1711              	.LVL30:
 717:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****     uint32_t result=0;
 718:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   
 719:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****    __ASM volatile ("ldrex %0, [%1]" : "=r" (result) : "r" (addr) );
 1712              		.loc 1 719 0
 1713              	@ 719 "../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c" 1
 1714 0000 50E8000F 		ldrex r0, [r0]
 1715              	@ 0 "" 2
 1716              	.LVL31:
 720:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****    return(result);
 721:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** }
 1717              		.loc 1 721 0
 1718              		.thumb
 1719 0004 7047     		bx	lr
 1720              		.cfi_endproc
 1721              	.LFE18:
 1723              		.section	.text.__STREXB,"ax",%progbits
 1724              		.align	1
 1725              		.global	__STREXB
 1726              		.thumb
 1727              		.thumb_func
 1729              	__STREXB:
 1730              	.LFB19:
 722:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 723:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** /**
 724:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief  STR Exclusive (8 bit)
 725:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 726:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @param  value  value to store
 727:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @param  *addr  address pointer
 728:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @return        successful / failed
 729:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 730:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Exclusive STR command for 8 bit values
 731:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  */
 732:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** uint32_t __STREXB(uint8_t value, uint8_t *addr)
 733:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** {
 1731              		.loc 1 733 0
 1732              		.cfi_startproc
 1733              		@ args = 0, pretend = 0, frame = 0
 1734              		@ frame_needed = 0, uses_anonymous_args = 0
 1735              		@ link register save eliminated.
 1736              	.LVL32:
 734:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****    uint32_t result=0;
 735:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   
 736:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****    __ASM volatile ("strexb %0, %2, [%1]" : "=r" (result) : "r" (addr), "r" (value) );
 1737              		.loc 1 736 0
 1738              	@ 736 "../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c" 1
 1739 0000 C1E8400F 		strexb r0, r0, [r1]
 1740              	@ 0 "" 2
 1741              	.LVL33:
 737:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****    return(result);
 738:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** }
 1742              		.loc 1 738 0
 1743              		.thumb
 1744 0004 7047     		bx	lr
 1745              		.cfi_endproc
 1746              	.LFE19:
 1748              		.section	.text.__STREXH,"ax",%progbits
 1749              		.align	1
 1750              		.global	__STREXH
 1751              		.thumb
 1752              		.thumb_func
 1754              	__STREXH:
 1755              	.LFB20:
 739:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 740:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** /**
 741:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief  STR Exclusive (16 bit)
 742:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 743:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @param  value  value to store
 744:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @param  *addr  address pointer
 745:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @return        successful / failed
 746:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 747:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Exclusive STR command for 16 bit values
 748:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  */
 749:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** uint32_t __STREXH(uint16_t value, uint16_t *addr)
 750:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** {
 1756              		.loc 1 750 0
 1757              		.cfi_startproc
 1758              		@ args = 0, pretend = 0, frame = 0
 1759              		@ frame_needed = 0, uses_anonymous_args = 0
 1760              		@ link register save eliminated.
 1761              	.LVL34:
 751:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****    uint32_t result=0;
 752:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   
 753:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****    __ASM volatile ("strexh %0, %2, [%1]" : "=r" (result) : "r" (addr), "r" (value) );
 1762              		.loc 1 753 0
 1763              	@ 753 "../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c" 1
 1764 0000 C1E8500F 		strexh r0, r0, [r1]
 1765              	@ 0 "" 2
 1766              	.LVL35:
 754:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****    return(result);
 755:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** }
 1767              		.loc 1 755 0
 1768              		.thumb
 1769 0004 7047     		bx	lr
 1770              		.cfi_endproc
 1771              	.LFE20:
 1773              		.section	.text.__STREXW,"ax",%progbits
 1774              		.align	1
 1775              		.global	__STREXW
 1776              		.thumb
 1777              		.thumb_func
 1779              	__STREXW:
 1780              	.LFB21:
 756:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 757:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** /**
 758:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief  STR Exclusive (32 bit)
 759:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 760:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @param  value  value to store
 761:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @param  *addr  address pointer
 762:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @return        successful / failed
 763:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 764:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Exclusive STR command for 32 bit values
 765:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  */
 766:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** uint32_t __STREXW(uint32_t value, uint32_t *addr)
 767:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** {
 1781              		.loc 1 767 0
 1782              		.cfi_startproc
 1783              		@ args = 0, pretend = 0, frame = 0
 1784              		@ frame_needed = 0, uses_anonymous_args = 0
 1785              		@ link register save eliminated.
 1786              	.LVL36:
 768:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****    uint32_t result=0;
 769:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   
 770:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****    __ASM volatile ("strex %0, %2, [%1]" : "=r" (result) : "r" (addr), "r" (value) );
 1787              		.loc 1 770 0
 1788              	@ 770 "../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c" 1
 1789 0000 41E80000 		strex r0, r0, [r1]
 1790              	@ 0 "" 2
 1791              	.LVL37:
 771:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****    return(result);
 772:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** }
 1792              		.loc 1 772 0
 1793              		.thumb
 1794 0004 7047     		bx	lr
 1795              		.cfi_endproc
 1796              	.LFE21:
 1798              		.text
 1799              	.Letext0:
DEFINED SYMBOLS
                            *ABS*:00000000 core_cm3.c
     /tmp/ccIWaebg.s:1247   .text.__get_PSP:00000000 $t
     /tmp/ccIWaebg.s:1252   .text.__get_PSP:00000000 __get_PSP
     /tmp/ccIWaebg.s:1274   .text.__set_PSP:00000000 $t
     /tmp/ccIWaebg.s:1279   .text.__set_PSP:00000000 __set_PSP
     /tmp/ccIWaebg.s:1299   .text.__get_MSP:00000000 $t
     /tmp/ccIWaebg.s:1304   .text.__get_MSP:00000000 __get_MSP
     /tmp/ccIWaebg.s:1326   .text.__set_MSP:00000000 $t
     /tmp/ccIWaebg.s:1331   .text.__set_MSP:00000000 __set_MSP
     /tmp/ccIWaebg.s:1351   .text.__get_BASEPRI:00000000 $t
     /tmp/ccIWaebg.s:1356   .text.__get_BASEPRI:00000000 __get_BASEPRI
     /tmp/ccIWaebg.s:1376   .text.__set_BASEPRI:00000000 $t
     /tmp/ccIWaebg.s:1381   .text.__set_BASEPRI:00000000 __set_BASEPRI
     /tmp/ccIWaebg.s:1400   .text.__get_PRIMASK:00000000 $t
     /tmp/ccIWaebg.s:1405   .text.__get_PRIMASK:00000000 __get_PRIMASK
     /tmp/ccIWaebg.s:1425   .text.__set_PRIMASK:00000000 $t
     /tmp/ccIWaebg.s:1430   .text.__set_PRIMASK:00000000 __set_PRIMASK
     /tmp/ccIWaebg.s:1449   .text.__get_FAULTMASK:00000000 $t
     /tmp/ccIWaebg.s:1454   .text.__get_FAULTMASK:00000000 __get_FAULTMASK
     /tmp/ccIWaebg.s:1474   .text.__set_FAULTMASK:00000000 $t
     /tmp/ccIWaebg.s:1479   .text.__set_FAULTMASK:00000000 __set_FAULTMASK
     /tmp/ccIWaebg.s:1498   .text.__get_CONTROL:00000000 $t
     /tmp/ccIWaebg.s:1503   .text.__get_CONTROL:00000000 __get_CONTROL
     /tmp/ccIWaebg.s:1523   .text.__set_CONTROL:00000000 $t
     /tmp/ccIWaebg.s:1528   .text.__set_CONTROL:00000000 __set_CONTROL
     /tmp/ccIWaebg.s:1547   .text.__REV:00000000 $t
     /tmp/ccIWaebg.s:1552   .text.__REV:00000000 __REV
     /tmp/ccIWaebg.s:1572   .text.__REV16:00000000 $t
     /tmp/ccIWaebg.s:1577   .text.__REV16:00000000 __REV16
     /tmp/ccIWaebg.s:1597   .text.__REVSH:00000000 $t
     /tmp/ccIWaebg.s:1602   .text.__REVSH:00000000 __REVSH
     /tmp/ccIWaebg.s:1622   .text.__RBIT:00000000 $t
     /tmp/ccIWaebg.s:1627   .text.__RBIT:00000000 __RBIT
     /tmp/ccIWaebg.s:1647   .text.__LDREXB:00000000 $t
     /tmp/ccIWaebg.s:1652   .text.__LDREXB:00000000 __LDREXB
     /tmp/ccIWaebg.s:1673   .text.__LDREXH:00000000 $t
     /tmp/ccIWaebg.s:1678   .text.__LDREXH:00000000 __LDREXH
     /tmp/ccIWaebg.s:1699   .text.__LDREXW:00000000 $t
     /tmp/ccIWaebg.s:1704   .text.__LDREXW:00000000 __LDREXW
     /tmp/ccIWaebg.s:1724   .text.__STREXB:00000000 $t
     /tmp/ccIWaebg.s:1729   .text.__STREXB:00000000 __STREXB
     /tmp/ccIWaebg.s:1749   .text.__STREXH:00000000 $t
     /tmp/ccIWaebg.s:1754   .text.__STREXH:00000000 __STREXH
     /tmp/ccIWaebg.s:1774   .text.__STREXW:00000000 $t
     /tmp/ccIWaebg.s:1779   .text.__STREXW:00000000 __STREXW
                     .debug_frame:00000010 $d

NO UNDEFINED SYMBOLS
