
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.004110                       # Number of seconds simulated
sim_ticks                                  4110404000                       # Number of ticks simulated
final_tick                                 4110404000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  82384                       # Simulator instruction rate (inst/s)
host_op_rate                                   127671                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               60710584                       # Simulator tick rate (ticks/s)
host_mem_usage                                 671472                       # Number of bytes of host memory used
host_seconds                                    67.71                       # Real time elapsed on the host
sim_insts                                     5577818                       # Number of instructions simulated
sim_ops                                       8643937                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   4110404000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          51392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        2197120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2248512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        51392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         51392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        30208                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           30208                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             803                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           34330                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               35133                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          472                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                472                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          12502907                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         534526533                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             547029440                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     12502907                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         12502907                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        7349156                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              7349156                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        7349156                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         12502907                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        534526533                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            554378596                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       472.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       803.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     34326.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000584240250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           27                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           27                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               65521                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                415                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       35133                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        472                       # Number of write requests accepted
system.mem_ctrls.readBursts                     35133                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      472                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                2248256                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     256                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   28288                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 2248512                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                30208                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      4                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2125                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2141                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2260                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2220                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              2211                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2239                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2264                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2170                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2222                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2244                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2249                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2201                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2191                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2155                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2123                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2114                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                29                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               109                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                81                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                54                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                59                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                78                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               29                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    4110285000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 35133                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  472                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   10849                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   14426                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    8103                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1745                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        31567                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     72.018500                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    67.725387                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    55.706999                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        29600     93.77%     93.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1693      5.36%     99.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           99      0.31%     99.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           47      0.15%     99.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           29      0.09%     99.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           21      0.07%     99.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           10      0.03%     99.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            6      0.02%     99.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           62      0.20%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        31567                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           27                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1291.259259                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    357.251407                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   4657.121822                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023           24     88.89%     88.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            2      7.41%     96.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::23552-24575            1      3.70%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            27                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           27                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.370370                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.352821                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.791695                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               22     81.48%     81.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                5     18.52%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            27                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst        51392                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      2196864                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        28288                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 12502907.256804928184                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 534464252.175698578358                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 6882048.577220147476                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          803                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        34330                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          472                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     27047750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1861760000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  15083503500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     33683.37                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     54231.28                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  31956575.21                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                   1230139000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              1888807750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  175645000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     35017.76                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                53767.76                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       546.97                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         6.88                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    547.03                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      7.35                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.33                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.27                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.05                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.45                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.22                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     3643                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     349                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 10.37                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                73.94                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     115441.23                       # Average gap between requests
system.mem_ctrls.pageHitRate                    11.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                113397480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 60241830                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               125878200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                2155860                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         118010880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            323636310                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              2616480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       351431790                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy         5688960                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy        626559540                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             1729617330                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            420.790105                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           3393922250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      1110750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      49920000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   2608364000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     14806750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     665386250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    770816250                       # Time in different power states
system.mem_ctrls_1.actEnergy                112076580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 59554935                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               124942860                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                 151380                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         118010880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            319906800                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              3892320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       349149510                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy         9197760                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy        626733240                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             1723616265                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            419.330135                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime           3398491250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      4437000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      49920000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   2609087000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     23943750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     657259250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    765757000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   4110404000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  530559                       # Number of BP lookups
system.cpu.branchPred.condPredicted            530559                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              2709                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               527465                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                    1370                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                339                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          527465                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             508157                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            19308                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         1776                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   4110404000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      961865                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                       13277                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                        439160                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            74                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                16000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   4110404000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   4110404000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                       17402                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           116                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    27                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      4110404000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          4110405                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles              37956                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        5658008                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      530559                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             509527                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       4034403                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    5512                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                        106                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                   20                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           282                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           14                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           31                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                     17361                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  1060                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            4075568                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.157639                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.188598                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  2530503     62.09%     62.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   167931      4.12%     66.21% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   114682      2.81%     69.02% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   114082      2.80%     71.82% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   112990      2.77%     74.60% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   111531      2.74%     77.33% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   114836      2.82%     80.15% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   116672      2.86%     83.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   692341     16.99%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              4075568                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.129077                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.376509                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   472166                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               2499352                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    141167                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                960127                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   2756                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                8770827                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                   2756                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   575293                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 1142344                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2057                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    972534                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               1380584                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                8759895                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                124794                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                1132060                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    645                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  17507                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            16311941                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              20162288                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         13393776                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups             12339                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              16177259                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   134682                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 88                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             59                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   3119358                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               534538                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               16094                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads               864                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              252                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    8739562                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  80                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   9138669                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued               699                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined           95704                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       139052                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             53                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       4075568                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.242306                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.506261                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              825514     20.26%     20.26% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              366330      8.99%     29.24% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              895652     21.98%     51.22% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1215416     29.82%     81.04% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              629350     15.44%     96.48% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               77797      1.91%     98.39% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               39349      0.97%     99.36% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               16972      0.42%     99.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                9188      0.23%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         4075568                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    4089      7.21%      7.21% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      7.21% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      7.21% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      7.21% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      7.21% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      7.21% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      7.21% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      7.21% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      7.21% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      7.21% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      7.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      7.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      7.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     13      0.02%      7.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      7.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     18      0.03%      7.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     2      0.00%      7.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      7.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      7.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      7.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      7.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      7.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      7.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      7.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      7.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      7.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      7.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      7.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      7.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      7.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      7.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      7.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      7.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      7.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      7.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      7.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      7.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      7.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      7.27% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  52148     91.92%     99.18% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   426      0.75%     99.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                11      0.02%     99.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               26      0.05%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              2253      0.02%      0.02% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               8154925     89.24%     89.26% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   23      0.00%     89.26% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1167      0.01%     89.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 180      0.00%     89.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     89.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     89.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     89.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     89.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     89.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     89.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     89.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  428      0.00%     89.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     89.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  831      0.01%     89.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    6      0.00%     89.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1043      0.01%     89.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 629      0.01%     89.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     89.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     89.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                233      0.00%     89.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     89.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     89.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     89.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     89.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     89.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     89.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     89.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     89.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     89.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     89.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     89.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     89.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     89.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     89.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     89.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     89.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     89.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     89.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     89.31% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               961626     10.52%     99.83% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               13372      0.15%     99.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            1530      0.02%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            423      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                9138669                       # Type of FU issued
system.cpu.iq.rate                           2.223301                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       56733                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.006208                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           22399451                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           8824721                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      8692166                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads               10887                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes              10662                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         4915                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                9187706                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    5443                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads             2251                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        14279                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           16                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           39                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         6340                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked        432617                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   2756                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   42607                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  3651                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             8739642                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               102                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                534538                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                16094                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 59                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    576                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  2861                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             39                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect            690                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         2758                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 3448                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               9133036                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                961846                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              5633                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                       975122                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   518544                       # Number of branches executed
system.cpu.iew.exec_stores                      13276                       # Number of stores executed
system.cpu.iew.exec_rate                     2.221931                       # Inst execution rate
system.cpu.iew.wb_sent                        8698482                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       8697081                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   7902678                       # num instructions producing a value
system.cpu.iew.wb_consumers                  14496570                       # num instructions consuming a value
system.cpu.iew.wb_rate                       2.115870                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.545141                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts           95792                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              27                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              2726                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      4061171                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.128435                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.403140                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      2544546     62.66%     62.66% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       481269     11.85%     74.51% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         8634      0.21%     74.72% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         8449      0.21%     74.93% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         3658      0.09%     75.02% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5         2734      0.07%     75.08% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         1139      0.03%     75.11% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         1019      0.03%     75.14% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      1009723     24.86%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      4061171                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              5577818                       # Number of instructions committed
system.cpu.commit.committedOps                8643937                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         530013                       # Number of memory references committed
system.cpu.commit.loads                        520259                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     515017                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                       3004                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   8641052                       # Number of committed integer instructions.
system.cpu.commit.function_calls                  587                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         1153      0.01%      0.01% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          8109718     93.82%     93.83% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              11      0.00%     93.83% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1083      0.01%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             18      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             284      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             403      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               6      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             664      0.01%     93.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            482      0.01%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           102      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          519597      6.01%     99.88% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           9418      0.11%     99.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          662      0.01%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          336      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           8643937                       # Class of committed instruction
system.cpu.commit.bw_lim_events               1009723                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     11791177                       # The number of ROB reads
system.cpu.rob.rob_writes                    17494031                       # The number of ROB writes
system.cpu.timesIdled                             475                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           34837                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     5577818                       # Number of Instructions Simulated
system.cpu.committedOps                       8643937                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.736920                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.736920                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.357000                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.357000                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 14152545                       # number of integer regfile reads
system.cpu.int_regfile_writes                 8162982                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      7766                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     4090                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   5101417                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  8068474                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 2016857                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   4110404000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           949.556789                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              532269                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            494182                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              1.077071                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            232000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   949.556789                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.927302                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.927302                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          970                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          471                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          499                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.947266                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           4785070                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          4785070                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   4110404000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data        28768                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           28768                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data         9319                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           9319                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data        38087                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            38087                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        38087                       # number of overall hits
system.cpu.dcache.overall_hits::total           38087                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data       497839                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        497839                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data          435                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          435                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data       498274                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         498274                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       498274                       # number of overall misses
system.cpu.dcache.overall_misses::total        498274                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  16744039000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  16744039000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     46694000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     46694000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data  16790733000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  16790733000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  16790733000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  16790733000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       526607                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       526607                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data         9754                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         9754                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       536361                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       536361                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       536361                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       536361                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.945371                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.945371                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.044597                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.044597                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.928990                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.928990                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.928990                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.928990                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 33633.441735                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 33633.441735                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 107342.528736                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 107342.528736                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 33697.790774                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 33697.790774                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 33697.790774                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 33697.790774                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      3572126                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            473005                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     7.551984                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          530                       # number of writebacks
system.cpu.dcache.writebacks::total               530                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         4087                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         4087                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data         4092                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         4092                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         4092                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         4092                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       493752                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       493752                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          430                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          430                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data       494182                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       494182                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       494182                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       494182                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  15419261000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  15419261000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     45405000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     45405000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  15464666000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  15464666000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  15464666000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  15464666000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.937610                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.937610                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.044084                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.044084                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.921361                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.921361                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.921361                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.921361                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 31228.756542                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 31228.756542                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 105593.023256                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 105593.023256                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 31293.462732                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 31293.462732                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 31293.462732                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 31293.462732                       # average overall mshr miss latency
system.cpu.dcache.replacements                 262251                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   4110404000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   4110404000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   4110404000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           687.240724                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               17077                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               814                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             20.979115                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            107000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   687.240724                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.671134                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.671134                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          728                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           58                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          670                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.710938                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             35536                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            35536                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   4110404000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst        16263                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           16263                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst        16263                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            16263                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        16263                       # number of overall hits
system.cpu.icache.overall_hits::total           16263                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1098                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1098                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         1098                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1098                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1098                       # number of overall misses
system.cpu.icache.overall_misses::total          1098                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    109356999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    109356999                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    109356999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    109356999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    109356999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    109356999                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        17361                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        17361                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst        17361                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        17361                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        17361                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        17361                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.063245                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.063245                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.063245                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.063245                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.063245                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.063245                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 99596.538251                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 99596.538251                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 99596.538251                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 99596.538251                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 99596.538251                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 99596.538251                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          473                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    78.833333                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           86                       # number of writebacks
system.cpu.icache.writebacks::total                86                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          284                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          284                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          284                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          284                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          284                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          284                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          814                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          814                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          814                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          814                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          814                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          814                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     87003999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     87003999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     87003999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     87003999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     87003999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     87003999                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.046887                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.046887                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.046887                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.046887                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.046887                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.046887                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 106884.519656                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 106884.519656                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 106884.519656                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 106884.519656                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 106884.519656                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 106884.519656                       # average overall mshr miss latency
system.cpu.icache.replacements                     86                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   4110404000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   4110404000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   4110404000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 27374.886743                       # Cycle average of tags in use
system.l2.tags.total_refs                      988289                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     35160                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     28.108333                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     86000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.018559                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       200.785520                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     27174.082664                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.006127                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.829287                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.835415                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          162                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        32606                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   7941472                       # Number of tag accesses
system.l2.tags.data_accesses                  7941472                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED   4110404000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::.writebacks          530                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              530                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::.writebacks           85                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               85                       # number of WritebackClean hits
system.l2.ReadExReq_hits::.cpu.data                 6                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     6                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::.cpu.inst             11                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 11                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::.cpu.data        459846                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            459846                       # number of ReadSharedReq hits
system.l2.demand_hits::.cpu.inst                   11                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               459852                       # number of demand (read+write) hits
system.l2.demand_hits::total                   459863                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  11                       # number of overall hits
system.l2.overall_hits::.cpu.data              459852                       # number of overall hits
system.l2.overall_hits::total                  459863                       # number of overall hits
system.l2.ReadExReq_misses::.cpu.data             424                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 424                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::.cpu.inst          803                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              803                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::.cpu.data        33906                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           33906                       # number of ReadSharedReq misses
system.l2.demand_misses::.cpu.inst                803                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              34330                       # number of demand (read+write) misses
system.l2.demand_misses::total                  35133                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               803                       # number of overall misses
system.l2.overall_misses::.cpu.data             34330                       # number of overall misses
system.l2.overall_misses::total                 35133                       # number of overall misses
system.l2.ReadExReq_miss_latency::.cpu.data     43955000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      43955000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu.inst     84314000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     84314000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.data   4276623000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   4276623000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::.cpu.inst     84314000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   4320578000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       4404892000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     84314000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   4320578000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      4404892000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::.writebacks          530                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          530                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::.writebacks           85                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           85                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu.data           430                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               430                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.inst          814                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            814                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.data       493752                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        493752                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::.cpu.inst              814                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           494182                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               494996                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             814                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          494182                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              494996                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::.cpu.data     0.986047                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.986047                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.986486                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.986486                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.068670                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.068670                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::.cpu.inst        0.986486                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.069468                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.070976                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.986486                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.069468                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.070976                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 103667.452830                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 103667.452830                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 104998.754670                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 104998.754670                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 126131.746594                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 126131.746594                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::.cpu.inst 104998.754670                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 125854.296534                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 125377.622179                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 104998.754670                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 125854.296534                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 125377.622179                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                 472                       # number of writebacks
system.l2.writebacks::total                       472                       # number of writebacks
system.l2.ReadExReq_mshr_misses::.cpu.data          424                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            424                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          803                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          803                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.data        33906                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        33906                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::.cpu.inst           803                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         34330                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             35133                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          803                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        34330                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            35133                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     35475000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     35475000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     68254000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     68254000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   3598503000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   3598503000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.inst     68254000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   3633978000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3702232000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     68254000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   3633978000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3702232000                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.986047                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.986047                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.986486                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.986486                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.068670                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.068670                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::.cpu.inst     0.986486                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.069468                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.070976                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.986486                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.069468                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.070976                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 83667.452830                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 83667.452830                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 84998.754670                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 84998.754670                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 106131.746594                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 106131.746594                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 84998.754670                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 105854.296534                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 105377.622179                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 84998.754670                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 105854.296534                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 105377.622179                       # average overall mshr miss latency
system.l2.replacements                           2392                       # number of replacements
system.membus.snoop_filter.tot_requests         36828                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         1695                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   4110404000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              34709                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          472                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1223                       # Transaction distribution
system.membus.trans_dist::ReadExReq               424                       # Transaction distribution
system.membus.trans_dist::ReadExResp              424                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         34709                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        71961                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        71961                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  71961                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      2278720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      2278720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2278720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             35133                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   35133    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               35133                       # Request fanout histogram
system.membus.reqLayer2.occupancy            38716000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy          196855000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.8                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests       988294                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       493298                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            5                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            697                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          697                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   4110404000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            494566                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         1002                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           86                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          494602                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              430                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             430                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           814                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       493752                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1714                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1481576                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1483290                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        57600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     31661568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               31719168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            2392                       # Total snoops (count)
system.tol2bus.snoopTraffic                     30208                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           497388                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001411                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.037542                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 496686     99.86%     99.86% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    702      0.14%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             497388                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          989526000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             24.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2442000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1482546000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            36.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
