<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>STM8S Standard Peripheral Libary: UART1_Registers_Bits_Definition</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../resize.js"></script>
<script type="text/javascript" src="../../navtreedata.js"></script>
<script type="text/javascript" src="../../navtree.js"></script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/searchdata.js"></script>
<script type="text/javascript" src="../../search/search.js"></script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="../../logo.bmp"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">STM8S Standard Peripheral Libary
   &#160;<span id="projectnumber">2.2.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "../../search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('../../',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('db/d57/group___u_a_r_t1___registers___bits___definition.html','../../'); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">UART1_Registers_Bits_Definition</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga9f74294f336c7dd22aeb961d35166e71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/d57/group___u_a_r_t1___registers___bits___definition.html#ga9f74294f336c7dd22aeb961d35166e71">UART1_SR_TXE</a>&#160;&#160;&#160;((uint8_t)0x80)</td></tr>
<tr class="separator:ga9f74294f336c7dd22aeb961d35166e71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e8bab7ca8e44c5a6be5a57f68063b6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/d57/group___u_a_r_t1___registers___bits___definition.html#ga4e8bab7ca8e44c5a6be5a57f68063b6f">UART1_SR_TC</a>&#160;&#160;&#160;((uint8_t)0x40)</td></tr>
<tr class="separator:ga4e8bab7ca8e44c5a6be5a57f68063b6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ecf3059f7a9a24c8db02e7e7d78e07f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/d57/group___u_a_r_t1___registers___bits___definition.html#ga1ecf3059f7a9a24c8db02e7e7d78e07f">UART1_SR_RXNE</a>&#160;&#160;&#160;((uint8_t)0x20)</td></tr>
<tr class="separator:ga1ecf3059f7a9a24c8db02e7e7d78e07f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d12885da4805bd9b8b2cc807c84c8bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/d57/group___u_a_r_t1___registers___bits___definition.html#ga2d12885da4805bd9b8b2cc807c84c8bb">UART1_SR_IDLE</a>&#160;&#160;&#160;((uint8_t)0x10)</td></tr>
<tr class="separator:ga2d12885da4805bd9b8b2cc807c84c8bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa76597b63b30ac999daca85b38c7fc0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/d57/group___u_a_r_t1___registers___bits___definition.html#gaa76597b63b30ac999daca85b38c7fc0d">UART1_SR_OR</a>&#160;&#160;&#160;((uint8_t)0x08)</td></tr>
<tr class="separator:gaa76597b63b30ac999daca85b38c7fc0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1998bda51a1e2099902a1add05f34906"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/d57/group___u_a_r_t1___registers___bits___definition.html#ga1998bda51a1e2099902a1add05f34906">UART1_SR_NF</a>&#160;&#160;&#160;((uint8_t)0x04)</td></tr>
<tr class="separator:ga1998bda51a1e2099902a1add05f34906"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8be012c9ce2c20c99cf361f4d2d5ce7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/d57/group___u_a_r_t1___registers___bits___definition.html#ga8be012c9ce2c20c99cf361f4d2d5ce7b">UART1_SR_FE</a>&#160;&#160;&#160;((uint8_t)0x02)</td></tr>
<tr class="separator:ga8be012c9ce2c20c99cf361f4d2d5ce7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa898c8743df07c1905117fce982d3b60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/d57/group___u_a_r_t1___registers___bits___definition.html#gaa898c8743df07c1905117fce982d3b60">UART1_SR_PE</a>&#160;&#160;&#160;((uint8_t)0x01)</td></tr>
<tr class="separator:gaa898c8743df07c1905117fce982d3b60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf60b76888f2bc8b7609ec1113e84081e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/d57/group___u_a_r_t1___registers___bits___definition.html#gaf60b76888f2bc8b7609ec1113e84081e">UART1_BRR1_DIVM</a>&#160;&#160;&#160;((uint8_t)0xFF)</td></tr>
<tr class="separator:gaf60b76888f2bc8b7609ec1113e84081e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c907380d3b70e3e703347d1818b711d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/d57/group___u_a_r_t1___registers___bits___definition.html#ga5c907380d3b70e3e703347d1818b711d">UART1_BRR2_DIVM</a>&#160;&#160;&#160;((uint8_t)0xF0)</td></tr>
<tr class="separator:ga5c907380d3b70e3e703347d1818b711d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac012b5edd5e9dfa97a8e2ee696786ef5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/d57/group___u_a_r_t1___registers___bits___definition.html#gac012b5edd5e9dfa97a8e2ee696786ef5">UART1_BRR2_DIVF</a>&#160;&#160;&#160;((uint8_t)0x0F)</td></tr>
<tr class="separator:gac012b5edd5e9dfa97a8e2ee696786ef5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1315a952ef1e6cd496f34292dc857e98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/d57/group___u_a_r_t1___registers___bits___definition.html#ga1315a952ef1e6cd496f34292dc857e98">UART1_CR1_R8</a>&#160;&#160;&#160;((uint8_t)0x80)</td></tr>
<tr class="separator:ga1315a952ef1e6cd496f34292dc857e98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97e221fdff4c3e208db02dd395dbc77e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/d57/group___u_a_r_t1___registers___bits___definition.html#ga97e221fdff4c3e208db02dd395dbc77e">UART1_CR1_T8</a>&#160;&#160;&#160;((uint8_t)0x40)</td></tr>
<tr class="separator:ga97e221fdff4c3e208db02dd395dbc77e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8cf5da5c495c11cb19162d65e244f172"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/d57/group___u_a_r_t1___registers___bits___definition.html#ga8cf5da5c495c11cb19162d65e244f172">UART1_CR1_UARTD</a>&#160;&#160;&#160;((uint8_t)0x20)</td></tr>
<tr class="separator:ga8cf5da5c495c11cb19162d65e244f172"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3b66a476161719686029568d27048cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/d57/group___u_a_r_t1___registers___bits___definition.html#gad3b66a476161719686029568d27048cd">UART1_CR1_M</a>&#160;&#160;&#160;((uint8_t)0x10)</td></tr>
<tr class="separator:gad3b66a476161719686029568d27048cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85f285cd014d862f98275d76f957a5f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/d57/group___u_a_r_t1___registers___bits___definition.html#ga85f285cd014d862f98275d76f957a5f6">UART1_CR1_WAKE</a>&#160;&#160;&#160;((uint8_t)0x08)</td></tr>
<tr class="separator:ga85f285cd014d862f98275d76f957a5f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga883dba566983061196379da9dc48bb6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/d57/group___u_a_r_t1___registers___bits___definition.html#ga883dba566983061196379da9dc48bb6d">UART1_CR1_PCEN</a>&#160;&#160;&#160;((uint8_t)0x04)</td></tr>
<tr class="separator:ga883dba566983061196379da9dc48bb6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7fb6aed7ba29e67010e721c815ec5b54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/d57/group___u_a_r_t1___registers___bits___definition.html#ga7fb6aed7ba29e67010e721c815ec5b54">UART1_CR1_PS</a>&#160;&#160;&#160;((uint8_t)0x02)</td></tr>
<tr class="separator:ga7fb6aed7ba29e67010e721c815ec5b54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac59b608ecc46b10130c330f3ef1e130a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/d57/group___u_a_r_t1___registers___bits___definition.html#gac59b608ecc46b10130c330f3ef1e130a">UART1_CR1_PIEN</a>&#160;&#160;&#160;((uint8_t)0x01)</td></tr>
<tr class="separator:gac59b608ecc46b10130c330f3ef1e130a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d8f22ff6a07ae1443292229f530161c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/d57/group___u_a_r_t1___registers___bits___definition.html#ga0d8f22ff6a07ae1443292229f530161c">UART1_CR2_TIEN</a>&#160;&#160;&#160;((uint8_t)0x80)</td></tr>
<tr class="separator:ga0d8f22ff6a07ae1443292229f530161c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf57f61af58bc06f5da19ed090a283939"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/d57/group___u_a_r_t1___registers___bits___definition.html#gaf57f61af58bc06f5da19ed090a283939">UART1_CR2_TCIEN</a>&#160;&#160;&#160;((uint8_t)0x40)</td></tr>
<tr class="separator:gaf57f61af58bc06f5da19ed090a283939"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0aa129420ceb5223cf23ea991e463773"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/d57/group___u_a_r_t1___registers___bits___definition.html#ga0aa129420ceb5223cf23ea991e463773">UART1_CR2_RIEN</a>&#160;&#160;&#160;((uint8_t)0x20)</td></tr>
<tr class="separator:ga0aa129420ceb5223cf23ea991e463773"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14f0c253759055daa84e836acb90d509"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/d57/group___u_a_r_t1___registers___bits___definition.html#ga14f0c253759055daa84e836acb90d509">UART1_CR2_ILIEN</a>&#160;&#160;&#160;((uint8_t)0x10)</td></tr>
<tr class="separator:ga14f0c253759055daa84e836acb90d509"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e13bb64ebae34d71b2f8799b24e309d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/d57/group___u_a_r_t1___registers___bits___definition.html#ga2e13bb64ebae34d71b2f8799b24e309d">UART1_CR2_TEN</a>&#160;&#160;&#160;((uint8_t)0x08)</td></tr>
<tr class="separator:ga2e13bb64ebae34d71b2f8799b24e309d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac160d86c41b2ef1f69137d0a87cb1f55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/d57/group___u_a_r_t1___registers___bits___definition.html#gac160d86c41b2ef1f69137d0a87cb1f55">UART1_CR2_REN</a>&#160;&#160;&#160;((uint8_t)0x04)</td></tr>
<tr class="separator:gac160d86c41b2ef1f69137d0a87cb1f55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c629a3fbdfe727b7f98e9e52212c68c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/d57/group___u_a_r_t1___registers___bits___definition.html#ga1c629a3fbdfe727b7f98e9e52212c68c">UART1_CR2_RWU</a>&#160;&#160;&#160;((uint8_t)0x02)</td></tr>
<tr class="separator:ga1c629a3fbdfe727b7f98e9e52212c68c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab850043d1781b5997dcdd69ae51bc737"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/d57/group___u_a_r_t1___registers___bits___definition.html#gab850043d1781b5997dcdd69ae51bc737">UART1_CR2_SBK</a>&#160;&#160;&#160;((uint8_t)0x01)</td></tr>
<tr class="separator:gab850043d1781b5997dcdd69ae51bc737"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed2b5dc9459a091dd4768afcd5320601"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/d57/group___u_a_r_t1___registers___bits___definition.html#gaed2b5dc9459a091dd4768afcd5320601">UART1_CR3_LINEN</a>&#160;&#160;&#160;((uint8_t)0x40)</td></tr>
<tr class="separator:gaed2b5dc9459a091dd4768afcd5320601"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed7f3d421cf5ad79801c91f8bc4eb841"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/d57/group___u_a_r_t1___registers___bits___definition.html#gaed7f3d421cf5ad79801c91f8bc4eb841">UART1_CR3_STOP</a>&#160;&#160;&#160;((uint8_t)0x30)</td></tr>
<tr class="separator:gaed7f3d421cf5ad79801c91f8bc4eb841"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9bcb4eb9a8e24d4c6746aa0c031e1867"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/d57/group___u_a_r_t1___registers___bits___definition.html#ga9bcb4eb9a8e24d4c6746aa0c031e1867">UART1_CR3_CKEN</a>&#160;&#160;&#160;((uint8_t)0x08)</td></tr>
<tr class="separator:ga9bcb4eb9a8e24d4c6746aa0c031e1867"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada2cc613e0c2b1db752b19fda631f66b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/d57/group___u_a_r_t1___registers___bits___definition.html#gada2cc613e0c2b1db752b19fda631f66b">UART1_CR3_CPOL</a>&#160;&#160;&#160;((uint8_t)0x04)</td></tr>
<tr class="separator:gada2cc613e0c2b1db752b19fda631f66b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga074f673a91203a6b367fbfb4ff46aad3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/d57/group___u_a_r_t1___registers___bits___definition.html#ga074f673a91203a6b367fbfb4ff46aad3">UART1_CR3_CPHA</a>&#160;&#160;&#160;((uint8_t)0x02)</td></tr>
<tr class="separator:ga074f673a91203a6b367fbfb4ff46aad3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2cf1b717e95aca43baf886189d4c67ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/d57/group___u_a_r_t1___registers___bits___definition.html#ga2cf1b717e95aca43baf886189d4c67ae">UART1_CR3_LBCL</a>&#160;&#160;&#160;((uint8_t)0x01)</td></tr>
<tr class="separator:ga2cf1b717e95aca43baf886189d4c67ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7ffec045b53b5b3c8c0b5e524b84ff6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/d57/group___u_a_r_t1___registers___bits___definition.html#gae7ffec045b53b5b3c8c0b5e524b84ff6">UART1_CR4_LBDIEN</a>&#160;&#160;&#160;((uint8_t)0x40)</td></tr>
<tr class="separator:gae7ffec045b53b5b3c8c0b5e524b84ff6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a3485da07ad8bb231aa39feabccc3a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/d57/group___u_a_r_t1___registers___bits___definition.html#ga1a3485da07ad8bb231aa39feabccc3a3">UART1_CR4_LBDL</a>&#160;&#160;&#160;((uint8_t)0x20)</td></tr>
<tr class="separator:ga1a3485da07ad8bb231aa39feabccc3a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55eefa91d25bf2a3cae23698822def2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/d57/group___u_a_r_t1___registers___bits___definition.html#ga55eefa91d25bf2a3cae23698822def2c">UART1_CR4_LBDF</a>&#160;&#160;&#160;((uint8_t)0x10)</td></tr>
<tr class="separator:ga55eefa91d25bf2a3cae23698822def2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa92fdaa4ff8a5795dce55e3066fe8f18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/d57/group___u_a_r_t1___registers___bits___definition.html#gaa92fdaa4ff8a5795dce55e3066fe8f18">UART1_CR4_ADD</a>&#160;&#160;&#160;((uint8_t)0x0F)</td></tr>
<tr class="separator:gaa92fdaa4ff8a5795dce55e3066fe8f18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga821522db83756f3fbd63a4d28ddf929c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/d57/group___u_a_r_t1___registers___bits___definition.html#ga821522db83756f3fbd63a4d28ddf929c">UART1_CR5_SCEN</a>&#160;&#160;&#160;((uint8_t)0x20)</td></tr>
<tr class="separator:ga821522db83756f3fbd63a4d28ddf929c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4925447115d0d4194a6d74bb34190af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/d57/group___u_a_r_t1___registers___bits___definition.html#gad4925447115d0d4194a6d74bb34190af">UART1_CR5_NACK</a>&#160;&#160;&#160;((uint8_t)0x10)</td></tr>
<tr class="separator:gad4925447115d0d4194a6d74bb34190af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd7709e99109d2b2781c563ed0ea7120"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/d57/group___u_a_r_t1___registers___bits___definition.html#gafd7709e99109d2b2781c563ed0ea7120">UART1_CR5_HDSEL</a>&#160;&#160;&#160;((uint8_t)0x08)</td></tr>
<tr class="separator:gafd7709e99109d2b2781c563ed0ea7120"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad682866e23cc6b7389d0de4cc73b014a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/d57/group___u_a_r_t1___registers___bits___definition.html#gad682866e23cc6b7389d0de4cc73b014a">UART1_CR5_IRLP</a>&#160;&#160;&#160;((uint8_t)0x04)</td></tr>
<tr class="separator:gad682866e23cc6b7389d0de4cc73b014a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e550ad13b14c17869c70c066f8e3ea9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/d57/group___u_a_r_t1___registers___bits___definition.html#ga9e550ad13b14c17869c70c066f8e3ea9">UART1_CR5_IREN</a>&#160;&#160;&#160;((uint8_t)0x02)</td></tr>
<tr class="separator:ga9e550ad13b14c17869c70c066f8e3ea9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f74294f336c7dd22aeb961d35166e71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/d57/group___u_a_r_t1___registers___bits___definition.html#ga9f74294f336c7dd22aeb961d35166e71">UART1_SR_TXE</a>&#160;&#160;&#160;((uint8_t)0x80)</td></tr>
<tr class="separator:ga9f74294f336c7dd22aeb961d35166e71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e8bab7ca8e44c5a6be5a57f68063b6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/d57/group___u_a_r_t1___registers___bits___definition.html#ga4e8bab7ca8e44c5a6be5a57f68063b6f">UART1_SR_TC</a>&#160;&#160;&#160;((uint8_t)0x40)</td></tr>
<tr class="separator:ga4e8bab7ca8e44c5a6be5a57f68063b6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ecf3059f7a9a24c8db02e7e7d78e07f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/d57/group___u_a_r_t1___registers___bits___definition.html#ga1ecf3059f7a9a24c8db02e7e7d78e07f">UART1_SR_RXNE</a>&#160;&#160;&#160;((uint8_t)0x20)</td></tr>
<tr class="separator:ga1ecf3059f7a9a24c8db02e7e7d78e07f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d12885da4805bd9b8b2cc807c84c8bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/d57/group___u_a_r_t1___registers___bits___definition.html#ga2d12885da4805bd9b8b2cc807c84c8bb">UART1_SR_IDLE</a>&#160;&#160;&#160;((uint8_t)0x10)</td></tr>
<tr class="separator:ga2d12885da4805bd9b8b2cc807c84c8bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa76597b63b30ac999daca85b38c7fc0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/d57/group___u_a_r_t1___registers___bits___definition.html#gaa76597b63b30ac999daca85b38c7fc0d">UART1_SR_OR</a>&#160;&#160;&#160;((uint8_t)0x08)</td></tr>
<tr class="separator:gaa76597b63b30ac999daca85b38c7fc0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1998bda51a1e2099902a1add05f34906"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/d57/group___u_a_r_t1___registers___bits___definition.html#ga1998bda51a1e2099902a1add05f34906">UART1_SR_NF</a>&#160;&#160;&#160;((uint8_t)0x04)</td></tr>
<tr class="separator:ga1998bda51a1e2099902a1add05f34906"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8be012c9ce2c20c99cf361f4d2d5ce7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/d57/group___u_a_r_t1___registers___bits___definition.html#ga8be012c9ce2c20c99cf361f4d2d5ce7b">UART1_SR_FE</a>&#160;&#160;&#160;((uint8_t)0x02)</td></tr>
<tr class="separator:ga8be012c9ce2c20c99cf361f4d2d5ce7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa898c8743df07c1905117fce982d3b60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/d57/group___u_a_r_t1___registers___bits___definition.html#gaa898c8743df07c1905117fce982d3b60">UART1_SR_PE</a>&#160;&#160;&#160;((uint8_t)0x01)</td></tr>
<tr class="separator:gaa898c8743df07c1905117fce982d3b60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf60b76888f2bc8b7609ec1113e84081e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/d57/group___u_a_r_t1___registers___bits___definition.html#gaf60b76888f2bc8b7609ec1113e84081e">UART1_BRR1_DIVM</a>&#160;&#160;&#160;((uint8_t)0xFF)</td></tr>
<tr class="separator:gaf60b76888f2bc8b7609ec1113e84081e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c907380d3b70e3e703347d1818b711d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/d57/group___u_a_r_t1___registers___bits___definition.html#ga5c907380d3b70e3e703347d1818b711d">UART1_BRR2_DIVM</a>&#160;&#160;&#160;((uint8_t)0xF0)</td></tr>
<tr class="separator:ga5c907380d3b70e3e703347d1818b711d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac012b5edd5e9dfa97a8e2ee696786ef5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/d57/group___u_a_r_t1___registers___bits___definition.html#gac012b5edd5e9dfa97a8e2ee696786ef5">UART1_BRR2_DIVF</a>&#160;&#160;&#160;((uint8_t)0x0F)</td></tr>
<tr class="separator:gac012b5edd5e9dfa97a8e2ee696786ef5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1315a952ef1e6cd496f34292dc857e98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/d57/group___u_a_r_t1___registers___bits___definition.html#ga1315a952ef1e6cd496f34292dc857e98">UART1_CR1_R8</a>&#160;&#160;&#160;((uint8_t)0x80)</td></tr>
<tr class="separator:ga1315a952ef1e6cd496f34292dc857e98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97e221fdff4c3e208db02dd395dbc77e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/d57/group___u_a_r_t1___registers___bits___definition.html#ga97e221fdff4c3e208db02dd395dbc77e">UART1_CR1_T8</a>&#160;&#160;&#160;((uint8_t)0x40)</td></tr>
<tr class="separator:ga97e221fdff4c3e208db02dd395dbc77e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8cf5da5c495c11cb19162d65e244f172"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/d57/group___u_a_r_t1___registers___bits___definition.html#ga8cf5da5c495c11cb19162d65e244f172">UART1_CR1_UARTD</a>&#160;&#160;&#160;((uint8_t)0x20)</td></tr>
<tr class="separator:ga8cf5da5c495c11cb19162d65e244f172"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3b66a476161719686029568d27048cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/d57/group___u_a_r_t1___registers___bits___definition.html#gad3b66a476161719686029568d27048cd">UART1_CR1_M</a>&#160;&#160;&#160;((uint8_t)0x10)</td></tr>
<tr class="separator:gad3b66a476161719686029568d27048cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85f285cd014d862f98275d76f957a5f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/d57/group___u_a_r_t1___registers___bits___definition.html#ga85f285cd014d862f98275d76f957a5f6">UART1_CR1_WAKE</a>&#160;&#160;&#160;((uint8_t)0x08)</td></tr>
<tr class="separator:ga85f285cd014d862f98275d76f957a5f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga883dba566983061196379da9dc48bb6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/d57/group___u_a_r_t1___registers___bits___definition.html#ga883dba566983061196379da9dc48bb6d">UART1_CR1_PCEN</a>&#160;&#160;&#160;((uint8_t)0x04)</td></tr>
<tr class="separator:ga883dba566983061196379da9dc48bb6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7fb6aed7ba29e67010e721c815ec5b54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/d57/group___u_a_r_t1___registers___bits___definition.html#ga7fb6aed7ba29e67010e721c815ec5b54">UART1_CR1_PS</a>&#160;&#160;&#160;((uint8_t)0x02)</td></tr>
<tr class="separator:ga7fb6aed7ba29e67010e721c815ec5b54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac59b608ecc46b10130c330f3ef1e130a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/d57/group___u_a_r_t1___registers___bits___definition.html#gac59b608ecc46b10130c330f3ef1e130a">UART1_CR1_PIEN</a>&#160;&#160;&#160;((uint8_t)0x01)</td></tr>
<tr class="separator:gac59b608ecc46b10130c330f3ef1e130a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d8f22ff6a07ae1443292229f530161c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/d57/group___u_a_r_t1___registers___bits___definition.html#ga0d8f22ff6a07ae1443292229f530161c">UART1_CR2_TIEN</a>&#160;&#160;&#160;((uint8_t)0x80)</td></tr>
<tr class="separator:ga0d8f22ff6a07ae1443292229f530161c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf57f61af58bc06f5da19ed090a283939"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/d57/group___u_a_r_t1___registers___bits___definition.html#gaf57f61af58bc06f5da19ed090a283939">UART1_CR2_TCIEN</a>&#160;&#160;&#160;((uint8_t)0x40)</td></tr>
<tr class="separator:gaf57f61af58bc06f5da19ed090a283939"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0aa129420ceb5223cf23ea991e463773"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/d57/group___u_a_r_t1___registers___bits___definition.html#ga0aa129420ceb5223cf23ea991e463773">UART1_CR2_RIEN</a>&#160;&#160;&#160;((uint8_t)0x20)</td></tr>
<tr class="separator:ga0aa129420ceb5223cf23ea991e463773"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14f0c253759055daa84e836acb90d509"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/d57/group___u_a_r_t1___registers___bits___definition.html#ga14f0c253759055daa84e836acb90d509">UART1_CR2_ILIEN</a>&#160;&#160;&#160;((uint8_t)0x10)</td></tr>
<tr class="separator:ga14f0c253759055daa84e836acb90d509"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e13bb64ebae34d71b2f8799b24e309d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/d57/group___u_a_r_t1___registers___bits___definition.html#ga2e13bb64ebae34d71b2f8799b24e309d">UART1_CR2_TEN</a>&#160;&#160;&#160;((uint8_t)0x08)</td></tr>
<tr class="separator:ga2e13bb64ebae34d71b2f8799b24e309d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac160d86c41b2ef1f69137d0a87cb1f55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/d57/group___u_a_r_t1___registers___bits___definition.html#gac160d86c41b2ef1f69137d0a87cb1f55">UART1_CR2_REN</a>&#160;&#160;&#160;((uint8_t)0x04)</td></tr>
<tr class="separator:gac160d86c41b2ef1f69137d0a87cb1f55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c629a3fbdfe727b7f98e9e52212c68c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/d57/group___u_a_r_t1___registers___bits___definition.html#ga1c629a3fbdfe727b7f98e9e52212c68c">UART1_CR2_RWU</a>&#160;&#160;&#160;((uint8_t)0x02)</td></tr>
<tr class="separator:ga1c629a3fbdfe727b7f98e9e52212c68c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab850043d1781b5997dcdd69ae51bc737"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/d57/group___u_a_r_t1___registers___bits___definition.html#gab850043d1781b5997dcdd69ae51bc737">UART1_CR2_SBK</a>&#160;&#160;&#160;((uint8_t)0x01)</td></tr>
<tr class="separator:gab850043d1781b5997dcdd69ae51bc737"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed2b5dc9459a091dd4768afcd5320601"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/d57/group___u_a_r_t1___registers___bits___definition.html#gaed2b5dc9459a091dd4768afcd5320601">UART1_CR3_LINEN</a>&#160;&#160;&#160;((uint8_t)0x40)</td></tr>
<tr class="separator:gaed2b5dc9459a091dd4768afcd5320601"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed7f3d421cf5ad79801c91f8bc4eb841"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/d57/group___u_a_r_t1___registers___bits___definition.html#gaed7f3d421cf5ad79801c91f8bc4eb841">UART1_CR3_STOP</a>&#160;&#160;&#160;((uint8_t)0x30)</td></tr>
<tr class="separator:gaed7f3d421cf5ad79801c91f8bc4eb841"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9bcb4eb9a8e24d4c6746aa0c031e1867"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/d57/group___u_a_r_t1___registers___bits___definition.html#ga9bcb4eb9a8e24d4c6746aa0c031e1867">UART1_CR3_CKEN</a>&#160;&#160;&#160;((uint8_t)0x08)</td></tr>
<tr class="separator:ga9bcb4eb9a8e24d4c6746aa0c031e1867"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada2cc613e0c2b1db752b19fda631f66b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/d57/group___u_a_r_t1___registers___bits___definition.html#gada2cc613e0c2b1db752b19fda631f66b">UART1_CR3_CPOL</a>&#160;&#160;&#160;((uint8_t)0x04)</td></tr>
<tr class="separator:gada2cc613e0c2b1db752b19fda631f66b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga074f673a91203a6b367fbfb4ff46aad3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/d57/group___u_a_r_t1___registers___bits___definition.html#ga074f673a91203a6b367fbfb4ff46aad3">UART1_CR3_CPHA</a>&#160;&#160;&#160;((uint8_t)0x02)</td></tr>
<tr class="separator:ga074f673a91203a6b367fbfb4ff46aad3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2cf1b717e95aca43baf886189d4c67ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/d57/group___u_a_r_t1___registers___bits___definition.html#ga2cf1b717e95aca43baf886189d4c67ae">UART1_CR3_LBCL</a>&#160;&#160;&#160;((uint8_t)0x01)</td></tr>
<tr class="separator:ga2cf1b717e95aca43baf886189d4c67ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7ffec045b53b5b3c8c0b5e524b84ff6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/d57/group___u_a_r_t1___registers___bits___definition.html#gae7ffec045b53b5b3c8c0b5e524b84ff6">UART1_CR4_LBDIEN</a>&#160;&#160;&#160;((uint8_t)0x40)</td></tr>
<tr class="separator:gae7ffec045b53b5b3c8c0b5e524b84ff6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a3485da07ad8bb231aa39feabccc3a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/d57/group___u_a_r_t1___registers___bits___definition.html#ga1a3485da07ad8bb231aa39feabccc3a3">UART1_CR4_LBDL</a>&#160;&#160;&#160;((uint8_t)0x20)</td></tr>
<tr class="separator:ga1a3485da07ad8bb231aa39feabccc3a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55eefa91d25bf2a3cae23698822def2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/d57/group___u_a_r_t1___registers___bits___definition.html#ga55eefa91d25bf2a3cae23698822def2c">UART1_CR4_LBDF</a>&#160;&#160;&#160;((uint8_t)0x10)</td></tr>
<tr class="separator:ga55eefa91d25bf2a3cae23698822def2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa92fdaa4ff8a5795dce55e3066fe8f18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/d57/group___u_a_r_t1___registers___bits___definition.html#gaa92fdaa4ff8a5795dce55e3066fe8f18">UART1_CR4_ADD</a>&#160;&#160;&#160;((uint8_t)0x0F)</td></tr>
<tr class="separator:gaa92fdaa4ff8a5795dce55e3066fe8f18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga821522db83756f3fbd63a4d28ddf929c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/d57/group___u_a_r_t1___registers___bits___definition.html#ga821522db83756f3fbd63a4d28ddf929c">UART1_CR5_SCEN</a>&#160;&#160;&#160;((uint8_t)0x20)</td></tr>
<tr class="separator:ga821522db83756f3fbd63a4d28ddf929c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4925447115d0d4194a6d74bb34190af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/d57/group___u_a_r_t1___registers___bits___definition.html#gad4925447115d0d4194a6d74bb34190af">UART1_CR5_NACK</a>&#160;&#160;&#160;((uint8_t)0x10)</td></tr>
<tr class="separator:gad4925447115d0d4194a6d74bb34190af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd7709e99109d2b2781c563ed0ea7120"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/d57/group___u_a_r_t1___registers___bits___definition.html#gafd7709e99109d2b2781c563ed0ea7120">UART1_CR5_HDSEL</a>&#160;&#160;&#160;((uint8_t)0x08)</td></tr>
<tr class="separator:gafd7709e99109d2b2781c563ed0ea7120"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad682866e23cc6b7389d0de4cc73b014a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/d57/group___u_a_r_t1___registers___bits___definition.html#gad682866e23cc6b7389d0de4cc73b014a">UART1_CR5_IRLP</a>&#160;&#160;&#160;((uint8_t)0x04)</td></tr>
<tr class="separator:gad682866e23cc6b7389d0de4cc73b014a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e550ad13b14c17869c70c066f8e3ea9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/d57/group___u_a_r_t1___registers___bits___definition.html#ga9e550ad13b14c17869c70c066f8e3ea9">UART1_CR5_IREN</a>&#160;&#160;&#160;((uint8_t)0x02)</td></tr>
<tr class="separator:ga9e550ad13b14c17869c70c066f8e3ea9"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="gaf60b76888f2bc8b7609ec1113e84081e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf60b76888f2bc8b7609ec1113e84081e">&#9670;&nbsp;</a></span>UART1_BRR1_DIVM <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_BRR1_DIVM&#160;&#160;&#160;((uint8_t)0xFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LSB mantissa of UART1DIV [7:0] mask </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d3b/inline_2stm8s_8h_source.html#l01832">1832</a> of file <a class="el" href="../../d3/d3b/inline_2stm8s_8h_source.html">stm8s.h</a>.</p>

</div>
</div>
<a id="gaf60b76888f2bc8b7609ec1113e84081e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf60b76888f2bc8b7609ec1113e84081e">&#9670;&nbsp;</a></span>UART1_BRR1_DIVM <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_BRR1_DIVM&#160;&#160;&#160;((uint8_t)0xFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LSB mantissa of UART1DIV [7:0] mask </p>

<p class="definition">Definition at line <a class="el" href="../../d4/d67/stm8s_8h_source.html#l01852">1852</a> of file <a class="el" href="../../d4/d67/stm8s_8h_source.html">stm8s.h</a>.</p>

</div>
</div>
<a id="gac012b5edd5e9dfa97a8e2ee696786ef5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac012b5edd5e9dfa97a8e2ee696786ef5">&#9670;&nbsp;</a></span>UART1_BRR2_DIVF <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_BRR2_DIVF&#160;&#160;&#160;((uint8_t)0x0F)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Fraction bits of UART1DIV [3:0] mask </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d3b/inline_2stm8s_8h_source.html#l01835">1835</a> of file <a class="el" href="../../d3/d3b/inline_2stm8s_8h_source.html">stm8s.h</a>.</p>

</div>
</div>
<a id="gac012b5edd5e9dfa97a8e2ee696786ef5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac012b5edd5e9dfa97a8e2ee696786ef5">&#9670;&nbsp;</a></span>UART1_BRR2_DIVF <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_BRR2_DIVF&#160;&#160;&#160;((uint8_t)0x0F)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Fraction bits of UART1DIV [3:0] mask </p>

<p class="definition">Definition at line <a class="el" href="../../d4/d67/stm8s_8h_source.html#l01855">1855</a> of file <a class="el" href="../../d4/d67/stm8s_8h_source.html">stm8s.h</a>.</p>

</div>
</div>
<a id="ga5c907380d3b70e3e703347d1818b711d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5c907380d3b70e3e703347d1818b711d">&#9670;&nbsp;</a></span>UART1_BRR2_DIVM <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_BRR2_DIVM&#160;&#160;&#160;((uint8_t)0xF0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MSB mantissa of UART1DIV [11:8] mask </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d3b/inline_2stm8s_8h_source.html#l01834">1834</a> of file <a class="el" href="../../d3/d3b/inline_2stm8s_8h_source.html">stm8s.h</a>.</p>

</div>
</div>
<a id="ga5c907380d3b70e3e703347d1818b711d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5c907380d3b70e3e703347d1818b711d">&#9670;&nbsp;</a></span>UART1_BRR2_DIVM <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_BRR2_DIVM&#160;&#160;&#160;((uint8_t)0xF0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MSB mantissa of UART1DIV [11:8] mask </p>

<p class="definition">Definition at line <a class="el" href="../../d4/d67/stm8s_8h_source.html#l01854">1854</a> of file <a class="el" href="../../d4/d67/stm8s_8h_source.html">stm8s.h</a>.</p>

</div>
</div>
<a id="gad3b66a476161719686029568d27048cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad3b66a476161719686029568d27048cd">&#9670;&nbsp;</a></span>UART1_CR1_M <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_CR1_M&#160;&#160;&#160;((uint8_t)0x10)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Word length mask </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d3b/inline_2stm8s_8h_source.html#l01840">1840</a> of file <a class="el" href="../../d3/d3b/inline_2stm8s_8h_source.html">stm8s.h</a>.</p>

</div>
</div>
<a id="gad3b66a476161719686029568d27048cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad3b66a476161719686029568d27048cd">&#9670;&nbsp;</a></span>UART1_CR1_M <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_CR1_M&#160;&#160;&#160;((uint8_t)0x10)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Word length mask </p>

<p class="definition">Definition at line <a class="el" href="../../d4/d67/stm8s_8h_source.html#l01860">1860</a> of file <a class="el" href="../../d4/d67/stm8s_8h_source.html">stm8s.h</a>.</p>

</div>
</div>
<a id="ga883dba566983061196379da9dc48bb6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga883dba566983061196379da9dc48bb6d">&#9670;&nbsp;</a></span>UART1_CR1_PCEN <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_CR1_PCEN&#160;&#160;&#160;((uint8_t)0x04)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Parity Control Enable mask </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d3b/inline_2stm8s_8h_source.html#l01842">1842</a> of file <a class="el" href="../../d3/d3b/inline_2stm8s_8h_source.html">stm8s.h</a>.</p>

</div>
</div>
<a id="ga883dba566983061196379da9dc48bb6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga883dba566983061196379da9dc48bb6d">&#9670;&nbsp;</a></span>UART1_CR1_PCEN <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_CR1_PCEN&#160;&#160;&#160;((uint8_t)0x04)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Parity Control Enable mask </p>

<p class="definition">Definition at line <a class="el" href="../../d4/d67/stm8s_8h_source.html#l01862">1862</a> of file <a class="el" href="../../d4/d67/stm8s_8h_source.html">stm8s.h</a>.</p>

</div>
</div>
<a id="gac59b608ecc46b10130c330f3ef1e130a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac59b608ecc46b10130c330f3ef1e130a">&#9670;&nbsp;</a></span>UART1_CR1_PIEN <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_CR1_PIEN&#160;&#160;&#160;((uint8_t)0x01)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART1 Parity Interrupt Enable mask </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d3b/inline_2stm8s_8h_source.html#l01844">1844</a> of file <a class="el" href="../../d3/d3b/inline_2stm8s_8h_source.html">stm8s.h</a>.</p>

</div>
</div>
<a id="gac59b608ecc46b10130c330f3ef1e130a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac59b608ecc46b10130c330f3ef1e130a">&#9670;&nbsp;</a></span>UART1_CR1_PIEN <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_CR1_PIEN&#160;&#160;&#160;((uint8_t)0x01)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART1 Parity Interrupt Enable mask </p>

<p class="definition">Definition at line <a class="el" href="../../d4/d67/stm8s_8h_source.html#l01864">1864</a> of file <a class="el" href="../../d4/d67/stm8s_8h_source.html">stm8s.h</a>.</p>

</div>
</div>
<a id="ga7fb6aed7ba29e67010e721c815ec5b54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7fb6aed7ba29e67010e721c815ec5b54">&#9670;&nbsp;</a></span>UART1_CR1_PS <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_CR1_PS&#160;&#160;&#160;((uint8_t)0x02)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART1 Parity Selection </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d3b/inline_2stm8s_8h_source.html#l01843">1843</a> of file <a class="el" href="../../d3/d3b/inline_2stm8s_8h_source.html">stm8s.h</a>.</p>

</div>
</div>
<a id="ga7fb6aed7ba29e67010e721c815ec5b54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7fb6aed7ba29e67010e721c815ec5b54">&#9670;&nbsp;</a></span>UART1_CR1_PS <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_CR1_PS&#160;&#160;&#160;((uint8_t)0x02)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART1 Parity Selection </p>

<p class="definition">Definition at line <a class="el" href="../../d4/d67/stm8s_8h_source.html#l01863">1863</a> of file <a class="el" href="../../d4/d67/stm8s_8h_source.html">stm8s.h</a>.</p>

</div>
</div>
<a id="ga1315a952ef1e6cd496f34292dc857e98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1315a952ef1e6cd496f34292dc857e98">&#9670;&nbsp;</a></span>UART1_CR1_R8 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_CR1_R8&#160;&#160;&#160;((uint8_t)0x80)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Receive Data bit 8 </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d3b/inline_2stm8s_8h_source.html#l01837">1837</a> of file <a class="el" href="../../d3/d3b/inline_2stm8s_8h_source.html">stm8s.h</a>.</p>

</div>
</div>
<a id="ga1315a952ef1e6cd496f34292dc857e98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1315a952ef1e6cd496f34292dc857e98">&#9670;&nbsp;</a></span>UART1_CR1_R8 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_CR1_R8&#160;&#160;&#160;((uint8_t)0x80)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Receive Data bit 8 </p>

<p class="definition">Definition at line <a class="el" href="../../d4/d67/stm8s_8h_source.html#l01857">1857</a> of file <a class="el" href="../../d4/d67/stm8s_8h_source.html">stm8s.h</a>.</p>

</div>
</div>
<a id="ga97e221fdff4c3e208db02dd395dbc77e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga97e221fdff4c3e208db02dd395dbc77e">&#9670;&nbsp;</a></span>UART1_CR1_T8 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_CR1_T8&#160;&#160;&#160;((uint8_t)0x40)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmit data bit 8 </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d3b/inline_2stm8s_8h_source.html#l01838">1838</a> of file <a class="el" href="../../d3/d3b/inline_2stm8s_8h_source.html">stm8s.h</a>.</p>

</div>
</div>
<a id="ga97e221fdff4c3e208db02dd395dbc77e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga97e221fdff4c3e208db02dd395dbc77e">&#9670;&nbsp;</a></span>UART1_CR1_T8 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_CR1_T8&#160;&#160;&#160;((uint8_t)0x40)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmit data bit 8 </p>

<p class="definition">Definition at line <a class="el" href="../../d4/d67/stm8s_8h_source.html#l01858">1858</a> of file <a class="el" href="../../d4/d67/stm8s_8h_source.html">stm8s.h</a>.</p>

</div>
</div>
<a id="ga8cf5da5c495c11cb19162d65e244f172"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8cf5da5c495c11cb19162d65e244f172">&#9670;&nbsp;</a></span>UART1_CR1_UARTD <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_CR1_UARTD&#160;&#160;&#160;((uint8_t)0x20)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART1 Disable (for low power consumption) </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d3b/inline_2stm8s_8h_source.html#l01839">1839</a> of file <a class="el" href="../../d3/d3b/inline_2stm8s_8h_source.html">stm8s.h</a>.</p>

</div>
</div>
<a id="ga8cf5da5c495c11cb19162d65e244f172"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8cf5da5c495c11cb19162d65e244f172">&#9670;&nbsp;</a></span>UART1_CR1_UARTD <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_CR1_UARTD&#160;&#160;&#160;((uint8_t)0x20)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART1 Disable (for low power consumption) </p>

<p class="definition">Definition at line <a class="el" href="../../d4/d67/stm8s_8h_source.html#l01859">1859</a> of file <a class="el" href="../../d4/d67/stm8s_8h_source.html">stm8s.h</a>.</p>

</div>
</div>
<a id="ga85f285cd014d862f98275d76f957a5f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga85f285cd014d862f98275d76f957a5f6">&#9670;&nbsp;</a></span>UART1_CR1_WAKE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_CR1_WAKE&#160;&#160;&#160;((uint8_t)0x08)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Wake-up method mask </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d3b/inline_2stm8s_8h_source.html#l01841">1841</a> of file <a class="el" href="../../d3/d3b/inline_2stm8s_8h_source.html">stm8s.h</a>.</p>

</div>
</div>
<a id="ga85f285cd014d862f98275d76f957a5f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga85f285cd014d862f98275d76f957a5f6">&#9670;&nbsp;</a></span>UART1_CR1_WAKE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_CR1_WAKE&#160;&#160;&#160;((uint8_t)0x08)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Wake-up method mask </p>

<p class="definition">Definition at line <a class="el" href="../../d4/d67/stm8s_8h_source.html#l01861">1861</a> of file <a class="el" href="../../d4/d67/stm8s_8h_source.html">stm8s.h</a>.</p>

</div>
</div>
<a id="ga14f0c253759055daa84e836acb90d509"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga14f0c253759055daa84e836acb90d509">&#9670;&nbsp;</a></span>UART1_CR2_ILIEN <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_CR2_ILIEN&#160;&#160;&#160;((uint8_t)0x10)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IDLE Line Interrupt Enable mask </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d3b/inline_2stm8s_8h_source.html#l01849">1849</a> of file <a class="el" href="../../d3/d3b/inline_2stm8s_8h_source.html">stm8s.h</a>.</p>

</div>
</div>
<a id="ga14f0c253759055daa84e836acb90d509"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga14f0c253759055daa84e836acb90d509">&#9670;&nbsp;</a></span>UART1_CR2_ILIEN <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_CR2_ILIEN&#160;&#160;&#160;((uint8_t)0x10)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IDLE Line Interrupt Enable mask </p>

<p class="definition">Definition at line <a class="el" href="../../d4/d67/stm8s_8h_source.html#l01869">1869</a> of file <a class="el" href="../../d4/d67/stm8s_8h_source.html">stm8s.h</a>.</p>

</div>
</div>
<a id="gac160d86c41b2ef1f69137d0a87cb1f55"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac160d86c41b2ef1f69137d0a87cb1f55">&#9670;&nbsp;</a></span>UART1_CR2_REN <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_CR2_REN&#160;&#160;&#160;((uint8_t)0x04)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Receiver Enable mask </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d3b/inline_2stm8s_8h_source.html#l01851">1851</a> of file <a class="el" href="../../d3/d3b/inline_2stm8s_8h_source.html">stm8s.h</a>.</p>

</div>
</div>
<a id="gac160d86c41b2ef1f69137d0a87cb1f55"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac160d86c41b2ef1f69137d0a87cb1f55">&#9670;&nbsp;</a></span>UART1_CR2_REN <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_CR2_REN&#160;&#160;&#160;((uint8_t)0x04)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Receiver Enable mask </p>

<p class="definition">Definition at line <a class="el" href="../../d4/d67/stm8s_8h_source.html#l01871">1871</a> of file <a class="el" href="../../d4/d67/stm8s_8h_source.html">stm8s.h</a>.</p>

</div>
</div>
<a id="ga0aa129420ceb5223cf23ea991e463773"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0aa129420ceb5223cf23ea991e463773">&#9670;&nbsp;</a></span>UART1_CR2_RIEN <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_CR2_RIEN&#160;&#160;&#160;((uint8_t)0x20)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Receiver Interrupt Enable mask </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d3b/inline_2stm8s_8h_source.html#l01848">1848</a> of file <a class="el" href="../../d3/d3b/inline_2stm8s_8h_source.html">stm8s.h</a>.</p>

</div>
</div>
<a id="ga0aa129420ceb5223cf23ea991e463773"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0aa129420ceb5223cf23ea991e463773">&#9670;&nbsp;</a></span>UART1_CR2_RIEN <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_CR2_RIEN&#160;&#160;&#160;((uint8_t)0x20)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Receiver Interrupt Enable mask </p>

<p class="definition">Definition at line <a class="el" href="../../d4/d67/stm8s_8h_source.html#l01868">1868</a> of file <a class="el" href="../../d4/d67/stm8s_8h_source.html">stm8s.h</a>.</p>

</div>
</div>
<a id="ga1c629a3fbdfe727b7f98e9e52212c68c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1c629a3fbdfe727b7f98e9e52212c68c">&#9670;&nbsp;</a></span>UART1_CR2_RWU <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_CR2_RWU&#160;&#160;&#160;((uint8_t)0x02)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Receiver Wake-Up mask </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d3b/inline_2stm8s_8h_source.html#l01852">1852</a> of file <a class="el" href="../../d3/d3b/inline_2stm8s_8h_source.html">stm8s.h</a>.</p>

</div>
</div>
<a id="ga1c629a3fbdfe727b7f98e9e52212c68c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1c629a3fbdfe727b7f98e9e52212c68c">&#9670;&nbsp;</a></span>UART1_CR2_RWU <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_CR2_RWU&#160;&#160;&#160;((uint8_t)0x02)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Receiver Wake-Up mask </p>

<p class="definition">Definition at line <a class="el" href="../../d4/d67/stm8s_8h_source.html#l01872">1872</a> of file <a class="el" href="../../d4/d67/stm8s_8h_source.html">stm8s.h</a>.</p>

</div>
</div>
<a id="gab850043d1781b5997dcdd69ae51bc737"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab850043d1781b5997dcdd69ae51bc737">&#9670;&nbsp;</a></span>UART1_CR2_SBK <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_CR2_SBK&#160;&#160;&#160;((uint8_t)0x01)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Send Break mask </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d3b/inline_2stm8s_8h_source.html#l01853">1853</a> of file <a class="el" href="../../d3/d3b/inline_2stm8s_8h_source.html">stm8s.h</a>.</p>

</div>
</div>
<a id="gab850043d1781b5997dcdd69ae51bc737"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab850043d1781b5997dcdd69ae51bc737">&#9670;&nbsp;</a></span>UART1_CR2_SBK <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_CR2_SBK&#160;&#160;&#160;((uint8_t)0x01)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Send Break mask </p>

<p class="definition">Definition at line <a class="el" href="../../d4/d67/stm8s_8h_source.html#l01873">1873</a> of file <a class="el" href="../../d4/d67/stm8s_8h_source.html">stm8s.h</a>.</p>

</div>
</div>
<a id="gaf57f61af58bc06f5da19ed090a283939"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf57f61af58bc06f5da19ed090a283939">&#9670;&nbsp;</a></span>UART1_CR2_TCIEN <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_CR2_TCIEN&#160;&#160;&#160;((uint8_t)0x40)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmission Complete Interrupt Enable mask </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d3b/inline_2stm8s_8h_source.html#l01847">1847</a> of file <a class="el" href="../../d3/d3b/inline_2stm8s_8h_source.html">stm8s.h</a>.</p>

</div>
</div>
<a id="gaf57f61af58bc06f5da19ed090a283939"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf57f61af58bc06f5da19ed090a283939">&#9670;&nbsp;</a></span>UART1_CR2_TCIEN <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_CR2_TCIEN&#160;&#160;&#160;((uint8_t)0x40)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmission Complete Interrupt Enable mask </p>

<p class="definition">Definition at line <a class="el" href="../../d4/d67/stm8s_8h_source.html#l01867">1867</a> of file <a class="el" href="../../d4/d67/stm8s_8h_source.html">stm8s.h</a>.</p>

</div>
</div>
<a id="ga2e13bb64ebae34d71b2f8799b24e309d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2e13bb64ebae34d71b2f8799b24e309d">&#9670;&nbsp;</a></span>UART1_CR2_TEN <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_CR2_TEN&#160;&#160;&#160;((uint8_t)0x08)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmitter Enable mask </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d3b/inline_2stm8s_8h_source.html#l01850">1850</a> of file <a class="el" href="../../d3/d3b/inline_2stm8s_8h_source.html">stm8s.h</a>.</p>

</div>
</div>
<a id="ga2e13bb64ebae34d71b2f8799b24e309d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2e13bb64ebae34d71b2f8799b24e309d">&#9670;&nbsp;</a></span>UART1_CR2_TEN <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_CR2_TEN&#160;&#160;&#160;((uint8_t)0x08)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmitter Enable mask </p>

<p class="definition">Definition at line <a class="el" href="../../d4/d67/stm8s_8h_source.html#l01870">1870</a> of file <a class="el" href="../../d4/d67/stm8s_8h_source.html">stm8s.h</a>.</p>

</div>
</div>
<a id="ga0d8f22ff6a07ae1443292229f530161c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0d8f22ff6a07ae1443292229f530161c">&#9670;&nbsp;</a></span>UART1_CR2_TIEN <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_CR2_TIEN&#160;&#160;&#160;((uint8_t)0x80)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmitter Interrupt Enable mask </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d3b/inline_2stm8s_8h_source.html#l01846">1846</a> of file <a class="el" href="../../d3/d3b/inline_2stm8s_8h_source.html">stm8s.h</a>.</p>

</div>
</div>
<a id="ga0d8f22ff6a07ae1443292229f530161c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0d8f22ff6a07ae1443292229f530161c">&#9670;&nbsp;</a></span>UART1_CR2_TIEN <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_CR2_TIEN&#160;&#160;&#160;((uint8_t)0x80)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmitter Interrupt Enable mask </p>

<p class="definition">Definition at line <a class="el" href="../../d4/d67/stm8s_8h_source.html#l01866">1866</a> of file <a class="el" href="../../d4/d67/stm8s_8h_source.html">stm8s.h</a>.</p>

</div>
</div>
<a id="ga9bcb4eb9a8e24d4c6746aa0c031e1867"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9bcb4eb9a8e24d4c6746aa0c031e1867">&#9670;&nbsp;</a></span>UART1_CR3_CKEN <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_CR3_CKEN&#160;&#160;&#160;((uint8_t)0x08)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Clock Enable mask </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d3b/inline_2stm8s_8h_source.html#l01857">1857</a> of file <a class="el" href="../../d3/d3b/inline_2stm8s_8h_source.html">stm8s.h</a>.</p>

</div>
</div>
<a id="ga9bcb4eb9a8e24d4c6746aa0c031e1867"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9bcb4eb9a8e24d4c6746aa0c031e1867">&#9670;&nbsp;</a></span>UART1_CR3_CKEN <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_CR3_CKEN&#160;&#160;&#160;((uint8_t)0x08)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Clock Enable mask </p>

<p class="definition">Definition at line <a class="el" href="../../d4/d67/stm8s_8h_source.html#l01877">1877</a> of file <a class="el" href="../../d4/d67/stm8s_8h_source.html">stm8s.h</a>.</p>

</div>
</div>
<a id="ga074f673a91203a6b367fbfb4ff46aad3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga074f673a91203a6b367fbfb4ff46aad3">&#9670;&nbsp;</a></span>UART1_CR3_CPHA <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_CR3_CPHA&#160;&#160;&#160;((uint8_t)0x02)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Clock Phase mask </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d3b/inline_2stm8s_8h_source.html#l01859">1859</a> of file <a class="el" href="../../d3/d3b/inline_2stm8s_8h_source.html">stm8s.h</a>.</p>

</div>
</div>
<a id="ga074f673a91203a6b367fbfb4ff46aad3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga074f673a91203a6b367fbfb4ff46aad3">&#9670;&nbsp;</a></span>UART1_CR3_CPHA <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_CR3_CPHA&#160;&#160;&#160;((uint8_t)0x02)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Clock Phase mask </p>

<p class="definition">Definition at line <a class="el" href="../../d4/d67/stm8s_8h_source.html#l01879">1879</a> of file <a class="el" href="../../d4/d67/stm8s_8h_source.html">stm8s.h</a>.</p>

</div>
</div>
<a id="gada2cc613e0c2b1db752b19fda631f66b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gada2cc613e0c2b1db752b19fda631f66b">&#9670;&nbsp;</a></span>UART1_CR3_CPOL <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_CR3_CPOL&#160;&#160;&#160;((uint8_t)0x04)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Clock Polarity mask </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d3b/inline_2stm8s_8h_source.html#l01858">1858</a> of file <a class="el" href="../../d3/d3b/inline_2stm8s_8h_source.html">stm8s.h</a>.</p>

</div>
</div>
<a id="gada2cc613e0c2b1db752b19fda631f66b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gada2cc613e0c2b1db752b19fda631f66b">&#9670;&nbsp;</a></span>UART1_CR3_CPOL <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_CR3_CPOL&#160;&#160;&#160;((uint8_t)0x04)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Clock Polarity mask </p>

<p class="definition">Definition at line <a class="el" href="../../d4/d67/stm8s_8h_source.html#l01878">1878</a> of file <a class="el" href="../../d4/d67/stm8s_8h_source.html">stm8s.h</a>.</p>

</div>
</div>
<a id="ga2cf1b717e95aca43baf886189d4c67ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2cf1b717e95aca43baf886189d4c67ae">&#9670;&nbsp;</a></span>UART1_CR3_LBCL <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_CR3_LBCL&#160;&#160;&#160;((uint8_t)0x01)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Last Bit Clock pulse mask </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d3b/inline_2stm8s_8h_source.html#l01860">1860</a> of file <a class="el" href="../../d3/d3b/inline_2stm8s_8h_source.html">stm8s.h</a>.</p>

</div>
</div>
<a id="ga2cf1b717e95aca43baf886189d4c67ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2cf1b717e95aca43baf886189d4c67ae">&#9670;&nbsp;</a></span>UART1_CR3_LBCL <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_CR3_LBCL&#160;&#160;&#160;((uint8_t)0x01)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Last Bit Clock pulse mask </p>

<p class="definition">Definition at line <a class="el" href="../../d4/d67/stm8s_8h_source.html#l01880">1880</a> of file <a class="el" href="../../d4/d67/stm8s_8h_source.html">stm8s.h</a>.</p>

</div>
</div>
<a id="gaed2b5dc9459a091dd4768afcd5320601"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaed2b5dc9459a091dd4768afcd5320601">&#9670;&nbsp;</a></span>UART1_CR3_LINEN <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_CR3_LINEN&#160;&#160;&#160;((uint8_t)0x40)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Alternate Function output mask </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d3b/inline_2stm8s_8h_source.html#l01855">1855</a> of file <a class="el" href="../../d3/d3b/inline_2stm8s_8h_source.html">stm8s.h</a>.</p>

</div>
</div>
<a id="gaed2b5dc9459a091dd4768afcd5320601"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaed2b5dc9459a091dd4768afcd5320601">&#9670;&nbsp;</a></span>UART1_CR3_LINEN <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_CR3_LINEN&#160;&#160;&#160;((uint8_t)0x40)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Alternate Function output mask </p>

<p class="definition">Definition at line <a class="el" href="../../d4/d67/stm8s_8h_source.html#l01875">1875</a> of file <a class="el" href="../../d4/d67/stm8s_8h_source.html">stm8s.h</a>.</p>

</div>
</div>
<a id="gaed7f3d421cf5ad79801c91f8bc4eb841"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaed7f3d421cf5ad79801c91f8bc4eb841">&#9670;&nbsp;</a></span>UART1_CR3_STOP <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_CR3_STOP&#160;&#160;&#160;((uint8_t)0x30)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>STOP bits [1:0] mask </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d3b/inline_2stm8s_8h_source.html#l01856">1856</a> of file <a class="el" href="../../d3/d3b/inline_2stm8s_8h_source.html">stm8s.h</a>.</p>

</div>
</div>
<a id="gaed7f3d421cf5ad79801c91f8bc4eb841"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaed7f3d421cf5ad79801c91f8bc4eb841">&#9670;&nbsp;</a></span>UART1_CR3_STOP <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_CR3_STOP&#160;&#160;&#160;((uint8_t)0x30)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>STOP bits [1:0] mask </p>

<p class="definition">Definition at line <a class="el" href="../../d4/d67/stm8s_8h_source.html#l01876">1876</a> of file <a class="el" href="../../d4/d67/stm8s_8h_source.html">stm8s.h</a>.</p>

</div>
</div>
<a id="gaa92fdaa4ff8a5795dce55e3066fe8f18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa92fdaa4ff8a5795dce55e3066fe8f18">&#9670;&nbsp;</a></span>UART1_CR4_ADD <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_CR4_ADD&#160;&#160;&#160;((uint8_t)0x0F)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Address of the UART1 node mask </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d3b/inline_2stm8s_8h_source.html#l01865">1865</a> of file <a class="el" href="../../d3/d3b/inline_2stm8s_8h_source.html">stm8s.h</a>.</p>

</div>
</div>
<a id="gaa92fdaa4ff8a5795dce55e3066fe8f18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa92fdaa4ff8a5795dce55e3066fe8f18">&#9670;&nbsp;</a></span>UART1_CR4_ADD <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_CR4_ADD&#160;&#160;&#160;((uint8_t)0x0F)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Address of the UART1 node mask </p>

<p class="definition">Definition at line <a class="el" href="../../d4/d67/stm8s_8h_source.html#l01885">1885</a> of file <a class="el" href="../../d4/d67/stm8s_8h_source.html">stm8s.h</a>.</p>

</div>
</div>
<a id="ga55eefa91d25bf2a3cae23698822def2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga55eefa91d25bf2a3cae23698822def2c">&#9670;&nbsp;</a></span>UART1_CR4_LBDF <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_CR4_LBDF&#160;&#160;&#160;((uint8_t)0x10)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LIN Break Detection Flag mask </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d3b/inline_2stm8s_8h_source.html#l01864">1864</a> of file <a class="el" href="../../d3/d3b/inline_2stm8s_8h_source.html">stm8s.h</a>.</p>

</div>
</div>
<a id="ga55eefa91d25bf2a3cae23698822def2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga55eefa91d25bf2a3cae23698822def2c">&#9670;&nbsp;</a></span>UART1_CR4_LBDF <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_CR4_LBDF&#160;&#160;&#160;((uint8_t)0x10)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LIN Break Detection Flag mask </p>

<p class="definition">Definition at line <a class="el" href="../../d4/d67/stm8s_8h_source.html#l01884">1884</a> of file <a class="el" href="../../d4/d67/stm8s_8h_source.html">stm8s.h</a>.</p>

</div>
</div>
<a id="gae7ffec045b53b5b3c8c0b5e524b84ff6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae7ffec045b53b5b3c8c0b5e524b84ff6">&#9670;&nbsp;</a></span>UART1_CR4_LBDIEN <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_CR4_LBDIEN&#160;&#160;&#160;((uint8_t)0x40)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LIN Break Detection Interrupt Enable mask </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d3b/inline_2stm8s_8h_source.html#l01862">1862</a> of file <a class="el" href="../../d3/d3b/inline_2stm8s_8h_source.html">stm8s.h</a>.</p>

</div>
</div>
<a id="gae7ffec045b53b5b3c8c0b5e524b84ff6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae7ffec045b53b5b3c8c0b5e524b84ff6">&#9670;&nbsp;</a></span>UART1_CR4_LBDIEN <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_CR4_LBDIEN&#160;&#160;&#160;((uint8_t)0x40)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LIN Break Detection Interrupt Enable mask </p>

<p class="definition">Definition at line <a class="el" href="../../d4/d67/stm8s_8h_source.html#l01882">1882</a> of file <a class="el" href="../../d4/d67/stm8s_8h_source.html">stm8s.h</a>.</p>

</div>
</div>
<a id="ga1a3485da07ad8bb231aa39feabccc3a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1a3485da07ad8bb231aa39feabccc3a3">&#9670;&nbsp;</a></span>UART1_CR4_LBDL <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_CR4_LBDL&#160;&#160;&#160;((uint8_t)0x20)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LIN Break Detection Length mask </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d3b/inline_2stm8s_8h_source.html#l01863">1863</a> of file <a class="el" href="../../d3/d3b/inline_2stm8s_8h_source.html">stm8s.h</a>.</p>

</div>
</div>
<a id="ga1a3485da07ad8bb231aa39feabccc3a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1a3485da07ad8bb231aa39feabccc3a3">&#9670;&nbsp;</a></span>UART1_CR4_LBDL <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_CR4_LBDL&#160;&#160;&#160;((uint8_t)0x20)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LIN Break Detection Length mask </p>

<p class="definition">Definition at line <a class="el" href="../../d4/d67/stm8s_8h_source.html#l01883">1883</a> of file <a class="el" href="../../d4/d67/stm8s_8h_source.html">stm8s.h</a>.</p>

</div>
</div>
<a id="gafd7709e99109d2b2781c563ed0ea7120"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafd7709e99109d2b2781c563ed0ea7120">&#9670;&nbsp;</a></span>UART1_CR5_HDSEL <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_CR5_HDSEL&#160;&#160;&#160;((uint8_t)0x08)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Half-Duplex Selection mask </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d3b/inline_2stm8s_8h_source.html#l01869">1869</a> of file <a class="el" href="../../d3/d3b/inline_2stm8s_8h_source.html">stm8s.h</a>.</p>

</div>
</div>
<a id="gafd7709e99109d2b2781c563ed0ea7120"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafd7709e99109d2b2781c563ed0ea7120">&#9670;&nbsp;</a></span>UART1_CR5_HDSEL <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_CR5_HDSEL&#160;&#160;&#160;((uint8_t)0x08)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Half-Duplex Selection mask </p>

<p class="definition">Definition at line <a class="el" href="../../d4/d67/stm8s_8h_source.html#l01889">1889</a> of file <a class="el" href="../../d4/d67/stm8s_8h_source.html">stm8s.h</a>.</p>

</div>
</div>
<a id="ga9e550ad13b14c17869c70c066f8e3ea9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9e550ad13b14c17869c70c066f8e3ea9">&#9670;&nbsp;</a></span>UART1_CR5_IREN <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_CR5_IREN&#160;&#160;&#160;((uint8_t)0x02)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Irda Enable mask </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d3b/inline_2stm8s_8h_source.html#l01871">1871</a> of file <a class="el" href="../../d3/d3b/inline_2stm8s_8h_source.html">stm8s.h</a>.</p>

</div>
</div>
<a id="ga9e550ad13b14c17869c70c066f8e3ea9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9e550ad13b14c17869c70c066f8e3ea9">&#9670;&nbsp;</a></span>UART1_CR5_IREN <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_CR5_IREN&#160;&#160;&#160;((uint8_t)0x02)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Irda Enable mask </p>

<p class="definition">Definition at line <a class="el" href="../../d4/d67/stm8s_8h_source.html#l01891">1891</a> of file <a class="el" href="../../d4/d67/stm8s_8h_source.html">stm8s.h</a>.</p>

</div>
</div>
<a id="gad682866e23cc6b7389d0de4cc73b014a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad682866e23cc6b7389d0de4cc73b014a">&#9670;&nbsp;</a></span>UART1_CR5_IRLP <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_CR5_IRLP&#160;&#160;&#160;((uint8_t)0x04)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Irda Low Power Selection mask </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d3b/inline_2stm8s_8h_source.html#l01870">1870</a> of file <a class="el" href="../../d3/d3b/inline_2stm8s_8h_source.html">stm8s.h</a>.</p>

</div>
</div>
<a id="gad682866e23cc6b7389d0de4cc73b014a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad682866e23cc6b7389d0de4cc73b014a">&#9670;&nbsp;</a></span>UART1_CR5_IRLP <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_CR5_IRLP&#160;&#160;&#160;((uint8_t)0x04)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Irda Low Power Selection mask </p>

<p class="definition">Definition at line <a class="el" href="../../d4/d67/stm8s_8h_source.html#l01890">1890</a> of file <a class="el" href="../../d4/d67/stm8s_8h_source.html">stm8s.h</a>.</p>

</div>
</div>
<a id="gad4925447115d0d4194a6d74bb34190af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad4925447115d0d4194a6d74bb34190af">&#9670;&nbsp;</a></span>UART1_CR5_NACK <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_CR5_NACK&#160;&#160;&#160;((uint8_t)0x10)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Smart Card Nack Enable mask </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d3b/inline_2stm8s_8h_source.html#l01868">1868</a> of file <a class="el" href="../../d3/d3b/inline_2stm8s_8h_source.html">stm8s.h</a>.</p>

</div>
</div>
<a id="gad4925447115d0d4194a6d74bb34190af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad4925447115d0d4194a6d74bb34190af">&#9670;&nbsp;</a></span>UART1_CR5_NACK <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_CR5_NACK&#160;&#160;&#160;((uint8_t)0x10)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Smart Card Nack Enable mask </p>

<p class="definition">Definition at line <a class="el" href="../../d4/d67/stm8s_8h_source.html#l01888">1888</a> of file <a class="el" href="../../d4/d67/stm8s_8h_source.html">stm8s.h</a>.</p>

</div>
</div>
<a id="ga821522db83756f3fbd63a4d28ddf929c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga821522db83756f3fbd63a4d28ddf929c">&#9670;&nbsp;</a></span>UART1_CR5_SCEN <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_CR5_SCEN&#160;&#160;&#160;((uint8_t)0x20)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Smart Card Enable mask </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d3b/inline_2stm8s_8h_source.html#l01867">1867</a> of file <a class="el" href="../../d3/d3b/inline_2stm8s_8h_source.html">stm8s.h</a>.</p>

</div>
</div>
<a id="ga821522db83756f3fbd63a4d28ddf929c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga821522db83756f3fbd63a4d28ddf929c">&#9670;&nbsp;</a></span>UART1_CR5_SCEN <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_CR5_SCEN&#160;&#160;&#160;((uint8_t)0x20)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Smart Card Enable mask </p>

<p class="definition">Definition at line <a class="el" href="../../d4/d67/stm8s_8h_source.html#l01887">1887</a> of file <a class="el" href="../../d4/d67/stm8s_8h_source.html">stm8s.h</a>.</p>

</div>
</div>
<a id="ga8be012c9ce2c20c99cf361f4d2d5ce7b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8be012c9ce2c20c99cf361f4d2d5ce7b">&#9670;&nbsp;</a></span>UART1_SR_FE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_SR_FE&#160;&#160;&#160;((uint8_t)0x02)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Framing Error mask </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d3b/inline_2stm8s_8h_source.html#l01829">1829</a> of file <a class="el" href="../../d3/d3b/inline_2stm8s_8h_source.html">stm8s.h</a>.</p>

</div>
</div>
<a id="ga8be012c9ce2c20c99cf361f4d2d5ce7b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8be012c9ce2c20c99cf361f4d2d5ce7b">&#9670;&nbsp;</a></span>UART1_SR_FE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_SR_FE&#160;&#160;&#160;((uint8_t)0x02)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Framing Error mask </p>

<p class="definition">Definition at line <a class="el" href="../../d4/d67/stm8s_8h_source.html#l01849">1849</a> of file <a class="el" href="../../d4/d67/stm8s_8h_source.html">stm8s.h</a>.</p>

</div>
</div>
<a id="ga2d12885da4805bd9b8b2cc807c84c8bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2d12885da4805bd9b8b2cc807c84c8bb">&#9670;&nbsp;</a></span>UART1_SR_IDLE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_SR_IDLE&#160;&#160;&#160;((uint8_t)0x10)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IDLE line detected mask </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d3b/inline_2stm8s_8h_source.html#l01826">1826</a> of file <a class="el" href="../../d3/d3b/inline_2stm8s_8h_source.html">stm8s.h</a>.</p>

</div>
</div>
<a id="ga2d12885da4805bd9b8b2cc807c84c8bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2d12885da4805bd9b8b2cc807c84c8bb">&#9670;&nbsp;</a></span>UART1_SR_IDLE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_SR_IDLE&#160;&#160;&#160;((uint8_t)0x10)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IDLE line detected mask </p>

<p class="definition">Definition at line <a class="el" href="../../d4/d67/stm8s_8h_source.html#l01846">1846</a> of file <a class="el" href="../../d4/d67/stm8s_8h_source.html">stm8s.h</a>.</p>

</div>
</div>
<a id="ga1998bda51a1e2099902a1add05f34906"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1998bda51a1e2099902a1add05f34906">&#9670;&nbsp;</a></span>UART1_SR_NF <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_SR_NF&#160;&#160;&#160;((uint8_t)0x04)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Noise Flag mask </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d3b/inline_2stm8s_8h_source.html#l01828">1828</a> of file <a class="el" href="../../d3/d3b/inline_2stm8s_8h_source.html">stm8s.h</a>.</p>

</div>
</div>
<a id="ga1998bda51a1e2099902a1add05f34906"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1998bda51a1e2099902a1add05f34906">&#9670;&nbsp;</a></span>UART1_SR_NF <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_SR_NF&#160;&#160;&#160;((uint8_t)0x04)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Noise Flag mask </p>

<p class="definition">Definition at line <a class="el" href="../../d4/d67/stm8s_8h_source.html#l01848">1848</a> of file <a class="el" href="../../d4/d67/stm8s_8h_source.html">stm8s.h</a>.</p>

</div>
</div>
<a id="gaa76597b63b30ac999daca85b38c7fc0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa76597b63b30ac999daca85b38c7fc0d">&#9670;&nbsp;</a></span>UART1_SR_OR <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_SR_OR&#160;&#160;&#160;((uint8_t)0x08)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>OverRun error mask </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d3b/inline_2stm8s_8h_source.html#l01827">1827</a> of file <a class="el" href="../../d3/d3b/inline_2stm8s_8h_source.html">stm8s.h</a>.</p>

</div>
</div>
<a id="gaa76597b63b30ac999daca85b38c7fc0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa76597b63b30ac999daca85b38c7fc0d">&#9670;&nbsp;</a></span>UART1_SR_OR <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_SR_OR&#160;&#160;&#160;((uint8_t)0x08)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>OverRun error mask </p>

<p class="definition">Definition at line <a class="el" href="../../d4/d67/stm8s_8h_source.html#l01847">1847</a> of file <a class="el" href="../../d4/d67/stm8s_8h_source.html">stm8s.h</a>.</p>

</div>
</div>
<a id="gaa898c8743df07c1905117fce982d3b60"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa898c8743df07c1905117fce982d3b60">&#9670;&nbsp;</a></span>UART1_SR_PE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_SR_PE&#160;&#160;&#160;((uint8_t)0x01)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Parity Error mask </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d3b/inline_2stm8s_8h_source.html#l01830">1830</a> of file <a class="el" href="../../d3/d3b/inline_2stm8s_8h_source.html">stm8s.h</a>.</p>

</div>
</div>
<a id="gaa898c8743df07c1905117fce982d3b60"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa898c8743df07c1905117fce982d3b60">&#9670;&nbsp;</a></span>UART1_SR_PE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_SR_PE&#160;&#160;&#160;((uint8_t)0x01)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Parity Error mask </p>

<p class="definition">Definition at line <a class="el" href="../../d4/d67/stm8s_8h_source.html#l01850">1850</a> of file <a class="el" href="../../d4/d67/stm8s_8h_source.html">stm8s.h</a>.</p>

</div>
</div>
<a id="ga1ecf3059f7a9a24c8db02e7e7d78e07f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1ecf3059f7a9a24c8db02e7e7d78e07f">&#9670;&nbsp;</a></span>UART1_SR_RXNE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_SR_RXNE&#160;&#160;&#160;((uint8_t)0x20)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Read Data Register Not Empty mask </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d3b/inline_2stm8s_8h_source.html#l01825">1825</a> of file <a class="el" href="../../d3/d3b/inline_2stm8s_8h_source.html">stm8s.h</a>.</p>

</div>
</div>
<a id="ga1ecf3059f7a9a24c8db02e7e7d78e07f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1ecf3059f7a9a24c8db02e7e7d78e07f">&#9670;&nbsp;</a></span>UART1_SR_RXNE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_SR_RXNE&#160;&#160;&#160;((uint8_t)0x20)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Read Data Register Not Empty mask </p>

<p class="definition">Definition at line <a class="el" href="../../d4/d67/stm8s_8h_source.html#l01845">1845</a> of file <a class="el" href="../../d4/d67/stm8s_8h_source.html">stm8s.h</a>.</p>

</div>
</div>
<a id="ga4e8bab7ca8e44c5a6be5a57f68063b6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4e8bab7ca8e44c5a6be5a57f68063b6f">&#9670;&nbsp;</a></span>UART1_SR_TC <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_SR_TC&#160;&#160;&#160;((uint8_t)0x40)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmission Complete mask </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d3b/inline_2stm8s_8h_source.html#l01824">1824</a> of file <a class="el" href="../../d3/d3b/inline_2stm8s_8h_source.html">stm8s.h</a>.</p>

</div>
</div>
<a id="ga4e8bab7ca8e44c5a6be5a57f68063b6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4e8bab7ca8e44c5a6be5a57f68063b6f">&#9670;&nbsp;</a></span>UART1_SR_TC <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_SR_TC&#160;&#160;&#160;((uint8_t)0x40)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmission Complete mask </p>

<p class="definition">Definition at line <a class="el" href="../../d4/d67/stm8s_8h_source.html#l01844">1844</a> of file <a class="el" href="../../d4/d67/stm8s_8h_source.html">stm8s.h</a>.</p>

</div>
</div>
<a id="ga9f74294f336c7dd22aeb961d35166e71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9f74294f336c7dd22aeb961d35166e71">&#9670;&nbsp;</a></span>UART1_SR_TXE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_SR_TXE&#160;&#160;&#160;((uint8_t)0x80)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmit Data Register Empty mask </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d3b/inline_2stm8s_8h_source.html#l01823">1823</a> of file <a class="el" href="../../d3/d3b/inline_2stm8s_8h_source.html">stm8s.h</a>.</p>

</div>
</div>
<a id="ga9f74294f336c7dd22aeb961d35166e71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9f74294f336c7dd22aeb961d35166e71">&#9670;&nbsp;</a></span>UART1_SR_TXE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_SR_TXE&#160;&#160;&#160;((uint8_t)0x80)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmit Data Register Empty mask </p>

<p class="definition">Definition at line <a class="el" href="../../d4/d67/stm8s_8h_source.html#l01843">1843</a> of file <a class="el" href="../../d4/d67/stm8s_8h_source.html">stm8s.h</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Fri Nov 27 2020 12:29:32 for STM8S Standard Peripheral Libary by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="../../doxygen.png" alt="doxygen"/></a> 1.8.17 </li>
  </ul>
</div>
</body>
</html>
