{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1715240596268 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715240596269 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May  9 14:43:16 2024 " "Processing started: Thu May  9 14:43:16 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1715240596269 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715240596269 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab4_task5 -c lab4_task5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab4_task5 -c lab4_task5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715240596269 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1715240596505 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1715240596505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4_task5.v 6 6 " "Found 6 design units, including 6 entities, in source file lab4_task5.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_task5 " "Found entity 1: lab4_task5" {  } { { "lab4_task5.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week4/ex5/lab4_task5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715240602103 ""} { "Info" "ISGN_ENTITY_NAME" "2 hex_ssd " "Found entity 2: hex_ssd" {  } { { "lab4_task5.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week4/ex5/lab4_task5.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715240602103 ""} { "Info" "ISGN_ENTITY_NAME" "3 data_path_instruction_mem " "Found entity 3: data_path_instruction_mem" {  } { { "lab4_task5.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week4/ex5/lab4_task5.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715240602103 ""} { "Info" "ISGN_ENTITY_NAME" "4 Instruction_Memory " "Found entity 4: Instruction_Memory" {  } { { "lab4_task5.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week4/ex5/lab4_task5.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715240602103 ""} { "Info" "ISGN_ENTITY_NAME" "5 Program_Counter " "Found entity 5: Program_Counter" {  } { { "lab4_task5.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week4/ex5/lab4_task5.v" 138 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715240602103 ""} { "Info" "ISGN_ENTITY_NAME" "6 Adder8Bit " "Found entity 6: Adder8Bit" {  } { { "lab4_task5.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week4/ex5/lab4_task5.v" 152 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715240602103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715240602103 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "lab4_task5.v(11) " "Verilog HDL Instantiation warning at lab4_task5.v(11): instance has no name" {  } { { "lab4_task5.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week4/ex5/lab4_task5.v" 11 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1715240602103 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "lab4_task5.v(12) " "Verilog HDL Instantiation warning at lab4_task5.v(12): instance has no name" {  } { { "lab4_task5.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week4/ex5/lab4_task5.v" 12 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1715240602103 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "lab4_task5.v(13) " "Verilog HDL Instantiation warning at lab4_task5.v(13): instance has no name" {  } { { "lab4_task5.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week4/ex5/lab4_task5.v" 13 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1715240602103 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "lab4_task5.v(14) " "Verilog HDL Instantiation warning at lab4_task5.v(14): instance has no name" {  } { { "lab4_task5.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week4/ex5/lab4_task5.v" 14 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1715240602103 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "lab4_task5.v(16) " "Verilog HDL Instantiation warning at lab4_task5.v(16): instance has no name" {  } { { "lab4_task5.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week4/ex5/lab4_task5.v" 16 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1715240602103 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "lab4_task5.v(17) " "Verilog HDL Instantiation warning at lab4_task5.v(17): instance has no name" {  } { { "lab4_task5.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week4/ex5/lab4_task5.v" 17 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1715240602103 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "lab4_task5.v(19) " "Verilog HDL Instantiation warning at lab4_task5.v(19): instance has no name" {  } { { "lab4_task5.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week4/ex5/lab4_task5.v" 19 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1715240602104 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab4_task5 " "Elaborating entity \"lab4_task5\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1715240602125 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR lab4_task5.v(5) " "Output port \"LEDR\" at lab4_task5.v(5) has no driver" {  } { { "lab4_task5.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week4/ex5/lab4_task5.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1715240602126 "|lab4_task5"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG lab4_task5.v(6) " "Output port \"LEDG\" at lab4_task5.v(6) has no driver" {  } { { "lab4_task5.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week4/ex5/lab4_task5.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1715240602126 "|lab4_task5"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 lab4_task5.v(4) " "Output port \"HEX5\" at lab4_task5.v(4) has no driver" {  } { { "lab4_task5.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week4/ex5/lab4_task5.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1715240602126 "|lab4_task5"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 lab4_task5.v(4) " "Output port \"HEX4\" at lab4_task5.v(4) has no driver" {  } { { "lab4_task5.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week4/ex5/lab4_task5.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1715240602126 "|lab4_task5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_ssd hex_ssd:comb_3 " "Elaborating entity \"hex_ssd\" for hierarchy \"hex_ssd:comb_3\"" {  } { { "lab4_task5.v" "comb_3" { Text "D:/Year 3/Semester 2/DSD/lab/week4/ex5/lab4_task5.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715240602131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_path_instruction_mem data_path_instruction_mem:comb_9 " "Elaborating entity \"data_path_instruction_mem\" for hierarchy \"data_path_instruction_mem:comb_9\"" {  } { { "lab4_task5.v" "comb_9" { Text "D:/Year 3/Semester 2/DSD/lab/week4/ex5/lab4_task5.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715240602136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Program_Counter data_path_instruction_mem:comb_9\|Program_Counter:C1 " "Elaborating entity \"Program_Counter\" for hierarchy \"data_path_instruction_mem:comb_9\|Program_Counter:C1\"" {  } { { "lab4_task5.v" "C1" { Text "D:/Year 3/Semester 2/DSD/lab/week4/ex5/lab4_task5.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715240602141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder8Bit data_path_instruction_mem:comb_9\|Adder8Bit:C2 " "Elaborating entity \"Adder8Bit\" for hierarchy \"data_path_instruction_mem:comb_9\|Adder8Bit:C2\"" {  } { { "lab4_task5.v" "C2" { Text "D:/Year 3/Semester 2/DSD/lab/week4/ex5/lab4_task5.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715240602144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instruction_Memory data_path_instruction_mem:comb_9\|Instruction_Memory:C3 " "Elaborating entity \"Instruction_Memory\" for hierarchy \"data_path_instruction_mem:comb_9\|Instruction_Memory:C3\"" {  } { { "lab4_task5.v" "C3" { Text "D:/Year 3/Semester 2/DSD/lab/week4/ex5/lab4_task5.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715240602147 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 lab4_task5.v(75) " "Verilog HDL assignment warning at lab4_task5.v(75): truncated value with size 32 to match size of target (16)" {  } { { "lab4_task5.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week4/ex5/lab4_task5.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715240602152 "|lab4_task5|data_path_instruction_mem:comb_9|Instruction_Memory:C3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 lab4_task5.v(77) " "Verilog HDL assignment warning at lab4_task5.v(77): truncated value with size 32 to match size of target (16)" {  } { { "lab4_task5.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week4/ex5/lab4_task5.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715240602152 "|lab4_task5|data_path_instruction_mem:comb_9|Instruction_Memory:C3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 lab4_task5.v(79) " "Verilog HDL assignment warning at lab4_task5.v(79): truncated value with size 32 to match size of target (16)" {  } { { "lab4_task5.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week4/ex5/lab4_task5.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715240602152 "|lab4_task5|data_path_instruction_mem:comb_9|Instruction_Memory:C3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 lab4_task5.v(81) " "Verilog HDL assignment warning at lab4_task5.v(81): truncated value with size 32 to match size of target (16)" {  } { { "lab4_task5.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week4/ex5/lab4_task5.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715240602152 "|lab4_task5|data_path_instruction_mem:comb_9|Instruction_Memory:C3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 lab4_task5.v(83) " "Verilog HDL assignment warning at lab4_task5.v(83): truncated value with size 32 to match size of target (16)" {  } { { "lab4_task5.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week4/ex5/lab4_task5.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715240602152 "|lab4_task5|data_path_instruction_mem:comb_9|Instruction_Memory:C3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 lab4_task5.v(85) " "Verilog HDL assignment warning at lab4_task5.v(85): truncated value with size 32 to match size of target (16)" {  } { { "lab4_task5.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week4/ex5/lab4_task5.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715240602152 "|lab4_task5|data_path_instruction_mem:comb_9|Instruction_Memory:C3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 lab4_task5.v(87) " "Verilog HDL assignment warning at lab4_task5.v(87): truncated value with size 32 to match size of target (16)" {  } { { "lab4_task5.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week4/ex5/lab4_task5.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715240602152 "|lab4_task5|data_path_instruction_mem:comb_9|Instruction_Memory:C3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 lab4_task5.v(89) " "Verilog HDL assignment warning at lab4_task5.v(89): truncated value with size 32 to match size of target (16)" {  } { { "lab4_task5.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week4/ex5/lab4_task5.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715240602152 "|lab4_task5|data_path_instruction_mem:comb_9|Instruction_Memory:C3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 lab4_task5.v(91) " "Verilog HDL assignment warning at lab4_task5.v(91): truncated value with size 32 to match size of target (16)" {  } { { "lab4_task5.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week4/ex5/lab4_task5.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715240602152 "|lab4_task5|data_path_instruction_mem:comb_9|Instruction_Memory:C3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 lab4_task5.v(93) " "Verilog HDL assignment warning at lab4_task5.v(93): truncated value with size 32 to match size of target (16)" {  } { { "lab4_task5.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week4/ex5/lab4_task5.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715240602152 "|lab4_task5|data_path_instruction_mem:comb_9|Instruction_Memory:C3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 lab4_task5.v(95) " "Verilog HDL assignment warning at lab4_task5.v(95): truncated value with size 32 to match size of target (16)" {  } { { "lab4_task5.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week4/ex5/lab4_task5.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715240602152 "|lab4_task5|data_path_instruction_mem:comb_9|Instruction_Memory:C3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 lab4_task5.v(97) " "Verilog HDL assignment warning at lab4_task5.v(97): truncated value with size 32 to match size of target (16)" {  } { { "lab4_task5.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week4/ex5/lab4_task5.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715240602152 "|lab4_task5|data_path_instruction_mem:comb_9|Instruction_Memory:C3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 lab4_task5.v(99) " "Verilog HDL assignment warning at lab4_task5.v(99): truncated value with size 32 to match size of target (16)" {  } { { "lab4_task5.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week4/ex5/lab4_task5.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715240602153 "|lab4_task5|data_path_instruction_mem:comb_9|Instruction_Memory:C3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 lab4_task5.v(101) " "Verilog HDL assignment warning at lab4_task5.v(101): truncated value with size 32 to match size of target (16)" {  } { { "lab4_task5.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week4/ex5/lab4_task5.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715240602153 "|lab4_task5|data_path_instruction_mem:comb_9|Instruction_Memory:C3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 lab4_task5.v(103) " "Verilog HDL assignment warning at lab4_task5.v(103): truncated value with size 32 to match size of target (16)" {  } { { "lab4_task5.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week4/ex5/lab4_task5.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715240602153 "|lab4_task5|data_path_instruction_mem:comb_9|Instruction_Memory:C3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 lab4_task5.v(105) " "Verilog HDL assignment warning at lab4_task5.v(105): truncated value with size 32 to match size of target (16)" {  } { { "lab4_task5.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week4/ex5/lab4_task5.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715240602153 "|lab4_task5|data_path_instruction_mem:comb_9|Instruction_Memory:C3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 lab4_task5.v(107) " "Verilog HDL assignment warning at lab4_task5.v(107): truncated value with size 32 to match size of target (16)" {  } { { "lab4_task5.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week4/ex5/lab4_task5.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715240602153 "|lab4_task5|data_path_instruction_mem:comb_9|Instruction_Memory:C3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 lab4_task5.v(109) " "Verilog HDL assignment warning at lab4_task5.v(109): truncated value with size 32 to match size of target (16)" {  } { { "lab4_task5.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week4/ex5/lab4_task5.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715240602153 "|lab4_task5|data_path_instruction_mem:comb_9|Instruction_Memory:C3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 lab4_task5.v(111) " "Verilog HDL assignment warning at lab4_task5.v(111): truncated value with size 32 to match size of target (16)" {  } { { "lab4_task5.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week4/ex5/lab4_task5.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715240602153 "|lab4_task5|data_path_instruction_mem:comb_9|Instruction_Memory:C3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 lab4_task5.v(113) " "Verilog HDL assignment warning at lab4_task5.v(113): truncated value with size 32 to match size of target (16)" {  } { { "lab4_task5.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week4/ex5/lab4_task5.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715240602153 "|lab4_task5|data_path_instruction_mem:comb_9|Instruction_Memory:C3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 lab4_task5.v(115) " "Verilog HDL assignment warning at lab4_task5.v(115): truncated value with size 32 to match size of target (16)" {  } { { "lab4_task5.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week4/ex5/lab4_task5.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715240602153 "|lab4_task5|data_path_instruction_mem:comb_9|Instruction_Memory:C3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 lab4_task5.v(117) " "Verilog HDL assignment warning at lab4_task5.v(117): truncated value with size 32 to match size of target (16)" {  } { { "lab4_task5.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week4/ex5/lab4_task5.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715240602153 "|lab4_task5|data_path_instruction_mem:comb_9|Instruction_Memory:C3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 lab4_task5.v(119) " "Verilog HDL assignment warning at lab4_task5.v(119): truncated value with size 32 to match size of target (16)" {  } { { "lab4_task5.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week4/ex5/lab4_task5.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715240602153 "|lab4_task5|data_path_instruction_mem:comb_9|Instruction_Memory:C3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 lab4_task5.v(121) " "Verilog HDL assignment warning at lab4_task5.v(121): truncated value with size 32 to match size of target (16)" {  } { { "lab4_task5.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week4/ex5/lab4_task5.v" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715240602153 "|lab4_task5|data_path_instruction_mem:comb_9|Instruction_Memory:C3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 lab4_task5.v(123) " "Verilog HDL assignment warning at lab4_task5.v(123): truncated value with size 32 to match size of target (16)" {  } { { "lab4_task5.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week4/ex5/lab4_task5.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715240602153 "|lab4_task5|data_path_instruction_mem:comb_9|Instruction_Memory:C3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 lab4_task5.v(125) " "Verilog HDL assignment warning at lab4_task5.v(125): truncated value with size 32 to match size of target (16)" {  } { { "lab4_task5.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week4/ex5/lab4_task5.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715240602153 "|lab4_task5|data_path_instruction_mem:comb_9|Instruction_Memory:C3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 lab4_task5.v(127) " "Verilog HDL assignment warning at lab4_task5.v(127): truncated value with size 32 to match size of target (16)" {  } { { "lab4_task5.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week4/ex5/lab4_task5.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715240602153 "|lab4_task5|data_path_instruction_mem:comb_9|Instruction_Memory:C3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 lab4_task5.v(129) " "Verilog HDL assignment warning at lab4_task5.v(129): truncated value with size 32 to match size of target (16)" {  } { { "lab4_task5.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week4/ex5/lab4_task5.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715240602154 "|lab4_task5|data_path_instruction_mem:comb_9|Instruction_Memory:C3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 lab4_task5.v(131) " "Verilog HDL assignment warning at lab4_task5.v(131): truncated value with size 32 to match size of target (16)" {  } { { "lab4_task5.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week4/ex5/lab4_task5.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715240602154 "|lab4_task5|data_path_instruction_mem:comb_9|Instruction_Memory:C3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 lab4_task5.v(133) " "Verilog HDL assignment warning at lab4_task5.v(133): truncated value with size 32 to match size of target (16)" {  } { { "lab4_task5.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week4/ex5/lab4_task5.v" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715240602154 "|lab4_task5|data_path_instruction_mem:comb_9|Instruction_Memory:C3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Imemory\[255..39\] 0 lab4_task5.v(63) " "Net \"Imemory\[255..39\]\" at lab4_task5.v(63) has no driver or initial value, using a default initial value '0'" {  } { { "lab4_task5.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week4/ex5/lab4_task5.v" 63 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1715240602158 "|lab4_task5|data_path_instruction_mem:comb_9|Instruction_Memory:C3"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1715240602495 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "lab4_task5.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week4/ex5/lab4_task5.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715240602517 "|lab4_task5|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "lab4_task5.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week4/ex5/lab4_task5.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715240602517 "|lab4_task5|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "lab4_task5.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week4/ex5/lab4_task5.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715240602517 "|lab4_task5|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "lab4_task5.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week4/ex5/lab4_task5.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715240602517 "|lab4_task5|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "lab4_task5.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week4/ex5/lab4_task5.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715240602517 "|lab4_task5|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "lab4_task5.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week4/ex5/lab4_task5.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715240602517 "|lab4_task5|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "lab4_task5.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week4/ex5/lab4_task5.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715240602517 "|lab4_task5|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "lab4_task5.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week4/ex5/lab4_task5.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715240602517 "|lab4_task5|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "lab4_task5.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week4/ex5/lab4_task5.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715240602517 "|lab4_task5|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "lab4_task5.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week4/ex5/lab4_task5.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715240602517 "|lab4_task5|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "lab4_task5.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week4/ex5/lab4_task5.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715240602517 "|lab4_task5|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "lab4_task5.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week4/ex5/lab4_task5.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715240602517 "|lab4_task5|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "lab4_task5.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week4/ex5/lab4_task5.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715240602517 "|lab4_task5|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "lab4_task5.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week4/ex5/lab4_task5.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715240602517 "|lab4_task5|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "lab4_task5.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week4/ex5/lab4_task5.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715240602517 "|lab4_task5|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "lab4_task5.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week4/ex5/lab4_task5.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715240602517 "|lab4_task5|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "lab4_task5.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week4/ex5/lab4_task5.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715240602517 "|lab4_task5|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "lab4_task5.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week4/ex5/lab4_task5.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715240602517 "|lab4_task5|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "lab4_task5.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week4/ex5/lab4_task5.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715240602517 "|lab4_task5|LEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "lab4_task5.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week4/ex5/lab4_task5.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715240602517 "|lab4_task5|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "lab4_task5.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week4/ex5/lab4_task5.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715240602517 "|lab4_task5|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "lab4_task5.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week4/ex5/lab4_task5.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715240602517 "|lab4_task5|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "lab4_task5.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week4/ex5/lab4_task5.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715240602517 "|lab4_task5|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "lab4_task5.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week4/ex5/lab4_task5.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715240602517 "|lab4_task5|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "lab4_task5.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week4/ex5/lab4_task5.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715240602517 "|lab4_task5|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "lab4_task5.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week4/ex5/lab4_task5.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715240602517 "|lab4_task5|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] VCC " "Pin \"HEX7\[6\]\" is stuck at VCC" {  } { { "lab4_task5.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week4/ex5/lab4_task5.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715240602517 "|lab4_task5|HEX7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] GND " "Pin \"HEX7\[2\]\" is stuck at GND" {  } { { "lab4_task5.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week4/ex5/lab4_task5.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715240602517 "|lab4_task5|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] GND " "Pin \"HEX7\[1\]\" is stuck at GND" {  } { { "lab4_task5.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week4/ex5/lab4_task5.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715240602517 "|lab4_task5|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "lab4_task5.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week4/ex5/lab4_task5.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715240602517 "|lab4_task5|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "lab4_task5.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week4/ex5/lab4_task5.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715240602517 "|lab4_task5|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "lab4_task5.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week4/ex5/lab4_task5.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715240602517 "|lab4_task5|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "lab4_task5.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week4/ex5/lab4_task5.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715240602517 "|lab4_task5|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "lab4_task5.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week4/ex5/lab4_task5.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715240602517 "|lab4_task5|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "lab4_task5.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week4/ex5/lab4_task5.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715240602517 "|lab4_task5|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "lab4_task5.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week4/ex5/lab4_task5.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715240602517 "|lab4_task5|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "lab4_task5.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week4/ex5/lab4_task5.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715240602517 "|lab4_task5|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "lab4_task5.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week4/ex5/lab4_task5.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715240602517 "|lab4_task5|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "lab4_task5.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week4/ex5/lab4_task5.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715240602517 "|lab4_task5|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "lab4_task5.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week4/ex5/lab4_task5.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715240602517 "|lab4_task5|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "lab4_task5.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week4/ex5/lab4_task5.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715240602517 "|lab4_task5|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "lab4_task5.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week4/ex5/lab4_task5.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715240602517 "|lab4_task5|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "lab4_task5.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week4/ex5/lab4_task5.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715240602517 "|lab4_task5|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "lab4_task5.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week4/ex5/lab4_task5.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715240602517 "|lab4_task5|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "lab4_task5.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week4/ex5/lab4_task5.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715240602517 "|lab4_task5|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "lab4_task5.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week4/ex5/lab4_task5.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715240602517 "|lab4_task5|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "lab4_task5.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week4/ex5/lab4_task5.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715240602517 "|lab4_task5|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "lab4_task5.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week4/ex5/lab4_task5.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715240602517 "|lab4_task5|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "lab4_task5.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week4/ex5/lab4_task5.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715240602517 "|lab4_task5|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "lab4_task5.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week4/ex5/lab4_task5.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715240602517 "|lab4_task5|HEX2[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1715240602517 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1715240602570 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1715240602991 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715240602991 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "20 " "Design contains 20 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "lab4_task5.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week4/ex5/lab4_task5.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715240603025 "|lab4_task5|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "lab4_task5.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week4/ex5/lab4_task5.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715240603025 "|lab4_task5|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "lab4_task5.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week4/ex5/lab4_task5.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715240603025 "|lab4_task5|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "lab4_task5.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week4/ex5/lab4_task5.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715240603025 "|lab4_task5|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "lab4_task5.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week4/ex5/lab4_task5.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715240603025 "|lab4_task5|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "lab4_task5.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week4/ex5/lab4_task5.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715240603025 "|lab4_task5|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "lab4_task5.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week4/ex5/lab4_task5.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715240603025 "|lab4_task5|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "lab4_task5.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week4/ex5/lab4_task5.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715240603025 "|lab4_task5|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "lab4_task5.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week4/ex5/lab4_task5.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715240603025 "|lab4_task5|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "lab4_task5.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week4/ex5/lab4_task5.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715240603025 "|lab4_task5|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "lab4_task5.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week4/ex5/lab4_task5.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715240603025 "|lab4_task5|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "lab4_task5.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week4/ex5/lab4_task5.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715240603025 "|lab4_task5|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "lab4_task5.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week4/ex5/lab4_task5.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715240603025 "|lab4_task5|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "lab4_task5.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week4/ex5/lab4_task5.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715240603025 "|lab4_task5|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "lab4_task5.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week4/ex5/lab4_task5.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715240603025 "|lab4_task5|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "lab4_task5.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week4/ex5/lab4_task5.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715240603025 "|lab4_task5|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "lab4_task5.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week4/ex5/lab4_task5.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715240603025 "|lab4_task5|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "lab4_task5.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week4/ex5/lab4_task5.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715240603025 "|lab4_task5|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "lab4_task5.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week4/ex5/lab4_task5.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715240603025 "|lab4_task5|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "lab4_task5.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week4/ex5/lab4_task5.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715240603025 "|lab4_task5|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1715240603025 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "170 " "Implemented 170 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "22 " "Implemented 22 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1715240603026 ""} { "Info" "ICUT_CUT_TM_OPINS" "82 " "Implemented 82 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1715240603026 ""} { "Info" "ICUT_CUT_TM_LCELLS" "66 " "Implemented 66 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1715240603026 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1715240603026 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 116 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 116 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4801 " "Peak virtual memory: 4801 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1715240603045 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May  9 14:43:23 2024 " "Processing ended: Thu May  9 14:43:23 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1715240603045 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1715240603045 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1715240603045 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1715240603045 ""}
