 
****************************************
Report : area
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:27 2025
****************************************

Library(s) Used:

    GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C (File: /pdk/GF22FDX_SC7P5T_116CPP_BASE_CSC20L_FDK_RELV02R80/db/GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C.db)

Number of ports:                        63878
Number of nets:                        244442
Number of cells:                       170275
Number of combinational cells:         119861
Number of sequential cells:             50115
Number of macros/black boxes:               0
Number of buf/inv:                      22011
Number of references:                       3

Combinational area:              56447.757346
Buf/Inv area:                     5926.440028
Noncombinational area:           86022.397133
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                142470.154479
Total area:                 undefined

Hierarchical area distribution
------------------------------

                                  Global cell area             Local cell area
                                  --------------------  ------------------------------ 
Hierarchical cell                 Absolute     Percent  Combi-      Noncombi-   Black-
                                  Total        Total    national    national    boxes   Design
--------------------------------  -----------  -------  ----------  ----------  ------  ----------------------------------------------------------------------------------------------------------
fft_top                           142470.1545    100.0      0.0000      0.0000  0.0000  fft_top
U_BF_0                             69937.1409     49.1      0.0000      0.0000  0.0000  butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16
U_BF_0/U_BF_0_0                    16974.7435     11.9     17.1216     33.4776  0.0000  butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16
U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0   1213.2672      0.9   1213.2672      0.0000  0.0000  add_sub_fac0_WIDTH9_DATA_WIDTH16
U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0     260.9304      0.2    260.9304      0.0000  0.0000  demux_1to2_WIDTH9_DATA_WIDTH16
U_BF_0/U_BF_0_0/U_MUX_2x1_0_0        178.1760      0.1    178.1760      0.0000  0.0000  mux_2x1_WIDTH10_DATA_WIDTH16
U_BF_0/U_BF_0_0/U_SHIFT_REG_IM_0_0
                                    3681.7007      2.6      0.1392   3681.5615  0.0000  shift_register_1sub_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16_0
U_BF_0/U_BF_0_0/U_SHIFT_REG_RE_0_0
                                    3681.7007      2.6      0.1392   3681.5615  0.0000  shift_register_1sub_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16_1
U_BF_0/U_BF_0_0/U_SHIFT_SAVE_IM_0_0
                                    3953.4191      2.8      0.1392   3953.2799  0.0000  shift_register_1sub_WIDTH10_DATA_WIDTH16_DATA_HEIGHT16_0
U_BF_0/U_BF_0_0/U_SHIFT_SAVE_RE_0_0
                                    3953.4191      2.8      0.1392   3953.2799  0.0000  shift_register_1sub_WIDTH10_DATA_WIDTH16_DATA_HEIGHT16_1
U_BF_0/U_BF_0_0/clk_gate_cnt_0_0_v2_reg
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16
U_BF_0/U_BF_0_1                    15888.9837     11.2     18.8616     35.2176  0.0000  butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8
U_BF_0/U_BF_0_1/U_ADD_SUB_0_1       2389.9248      1.7    968.9712   1420.9536  0.0000  add_sub_WIDTH10_DATA_WIDTH16
U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0     294.1992      0.2    294.1992      0.0000  0.0000  demux_1to2_WIDTH10_DATA_WIDTH16
U_BF_0/U_BF_0_1/U_FAC8_1_0_1        4159.8528      2.9   3491.6928    668.1600  0.0000  fac8_1_I_WIDTH11_FAC_WIDTH21_O_WIDTH13_DATA_WIDTH16_SHIFT8
U_BF_0/U_BF_0_1/U_MUX_2x1_0_0        252.7872      0.2    252.7872      0.0000  0.0000  mux_2x1_WIDTH11_DATA_WIDTH16
U_BF_0/U_BF_0_1/U_SHIFT_REG_IM_0_1
                                    2223.8591      1.6      0.1392   2223.7199  0.0000  shift_register_1sub_WIDTH10_DATA_WIDTH16_DATA_HEIGHT8_0
U_BF_0/U_BF_0_1/U_SHIFT_REG_RE_0_1
                                    2223.8591      1.6      0.1392   2223.7199  0.0000  shift_register_1sub_WIDTH10_DATA_WIDTH16_DATA_HEIGHT8_1
U_BF_0/U_BF_0_1/U_SHIFT_SAVE_IM_0_1
                                    2143.6799      1.5      0.0000   2143.6799  0.0000  shift_register_1sub_WIDTH11_DATA_WIDTH16_DATA_HEIGHT8_0
U_BF_0/U_BF_0_1/U_SHIFT_SAVE_RE_0_1
                                    2143.6799      1.5      0.0000   2143.6799  0.0000  shift_register_1sub_WIDTH11_DATA_WIDTH16_DATA_HEIGHT8_1
U_BF_0/U_BF_0_1/clk_gate_fac_sel_reg
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8_0
U_BF_0/U_BF_0_1/clk_gate_sel_cnt_2_reg
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8_1
U_BF_0/U_BF_0_2                    25863.0115     18.2     13.7112     32.5032  0.0000  butterfly_0_2_I_WIDTH13_O_WIDTH22_DATA_WIDTH16_DATA_HEIGHT4
U_BF_0/U_BF_0_2/U_ADD_SUB_0_2       2915.5440      2.0   1376.5488   1538.9952  0.0000  add_sub_WIDTH13_DATA_WIDTH16
U_BF_0/U_BF_0_2/U_DEMUX_1to2_0_0     385.7232      0.3    385.7232      0.0000  0.0000  demux_1to2_WIDTH13_DATA_WIDTH16
U_BF_0/U_BF_0_2/U_SAT_1               99.3192      0.1     99.3192      0.0000  0.0000  sat_WIDTH14_SAT_WIDTH13_3
U_BF_0/U_BF_0_2/U_SAT_2               99.5280      0.1     99.5280      0.0000  0.0000  sat_WIDTH14_SAT_WIDTH13_2
U_BF_0/U_BF_0_2/U_SAT_3              139.4088      0.1    139.4088      0.0000  0.0000  sat_WIDTH14_SAT_WIDTH13_1
U_BF_0/U_BF_0_2/U_SAT_4              139.3392      0.1    139.3392      0.0000  0.0000  sat_WIDTH14_SAT_WIDTH13_0
U_BF_0/U_BF_0_2/U_SHIFT_REG_IM_0_2
                                    1463.4096      1.0      0.1392   1463.2704  0.0000  shift_register_1sub_WIDTH13_DATA_WIDTH16_DATA_HEIGHT4_0
U_BF_0/U_BF_0_2/U_SHIFT_REG_RE_0_2
                                    1459.5816      1.0      0.1392   1459.4424  0.0000  shift_register_1sub_WIDTH13_DATA_WIDTH16_DATA_HEIGHT4_1
U_BF_0/U_BF_0_2/clk_gate_cnt_0_2_reg
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_butterfly_0_2_I_WIDTH13_O_WIDTH22_DATA_WIDTH16_DATA_HEIGHT4
U_BF_0/U_BF_0_2/u_mult_pipe        15086.4261     10.6      3.2016      1.7400  0.0000  twiddle_mult_pipe_I_WIDTH13_O_WIDTH22_DATA_WIDTH16
U_BF_0/U_BF_0_2/u_mult_pipe/GEN_MUL_0__u_mult
                                     873.2016      0.6    773.2560     99.9456  0.0000  mutl_tw_WIDTH13_15
U_BF_0/U_BF_0_2/u_mult_pipe/GEN_MUL_10__u_mult
                                     875.9856      0.6    776.0400     99.9456  0.0000  mutl_tw_WIDTH13_5
U_BF_0/U_BF_0_2/u_mult_pipe/GEN_MUL_11__u_mult
                                     875.8464      0.6    775.9008     99.9456  0.0000  mutl_tw_WIDTH13_4
U_BF_0/U_BF_0_2/u_mult_pipe/GEN_MUL_12__u_mult
                                     875.4984      0.6    775.5528     99.9456  0.0000  mutl_tw_WIDTH13_3
U_BF_0/U_BF_0_2/u_mult_pipe/GEN_MUL_13__u_mult
                                     879.1176      0.6    779.1720     99.9456  0.0000  mutl_tw_WIDTH13_2
U_BF_0/U_BF_0_2/u_mult_pipe/GEN_MUL_14__u_mult
                                     878.4912      0.6    778.5456     99.9456  0.0000  mutl_tw_WIDTH13_1
U_BF_0/U_BF_0_2/u_mult_pipe/GEN_MUL_15__u_mult
                                     885.4512      0.6    785.5056     99.9456  0.0000  mutl_tw_WIDTH13_0
U_BF_0/U_BF_0_2/u_mult_pipe/GEN_MUL_1__u_mult
                                     874.8024      0.6    774.8568     99.9456  0.0000  mutl_tw_WIDTH13_14
U_BF_0/U_BF_0_2/u_mult_pipe/GEN_MUL_2__u_mult
                                     872.7144      0.6    772.7688     99.9456  0.0000  mutl_tw_WIDTH13_13
U_BF_0/U_BF_0_2/u_mult_pipe/GEN_MUL_3__u_mult
                                     878.5608      0.6    778.6152     99.9456  0.0000  mutl_tw_WIDTH13_12
U_BF_0/U_BF_0_2/u_mult_pipe/GEN_MUL_4__u_mult
                                     879.1872      0.6    779.2416     99.9456  0.0000  mutl_tw_WIDTH13_11
U_BF_0/U_BF_0_2/u_mult_pipe/GEN_MUL_5__u_mult
                                     876.1944      0.6    776.2488     99.9456  0.0000  mutl_tw_WIDTH13_10
U_BF_0/U_BF_0_2/u_mult_pipe/GEN_MUL_6__u_mult
                                     884.1984      0.6    784.2528     99.9456  0.0000  mutl_tw_WIDTH13_9
U_BF_0/U_BF_0_2/u_mult_pipe/GEN_MUL_7__u_mult
                                     884.1984      0.6    784.2528     99.9456  0.0000  mutl_tw_WIDTH13_8
U_BF_0/U_BF_0_2/u_mult_pipe/GEN_MUL_8__u_mult
                                     876.8904      0.6    776.9448     99.9456  0.0000  mutl_tw_WIDTH13_7
U_BF_0/U_BF_0_2/u_mult_pipe/GEN_MUL_9__u_mult
                                     876.8208      0.6    776.8752     99.9456  0.0000  mutl_tw_WIDTH13_6
U_BF_0/U_BF_0_2/u_mult_pipe/GEN_TW_ROM_0__u_tw
                                      60.1344      0.0     28.2576     31.8768  0.0000  twiddle_512_15
U_BF_0/U_BF_0_2/u_mult_pipe/GEN_TW_ROM_10__u_tw
                                      65.0760      0.0     34.1736     30.9024  0.0000  twiddle_512_5
U_BF_0/U_BF_0_2/u_mult_pipe/GEN_TW_ROM_11__u_tw
                                      63.5448      0.0     32.1552     31.3896  0.0000  twiddle_512_4
U_BF_0/U_BF_0_2/u_mult_pipe/GEN_TW_ROM_12__u_tw
                                      67.4424      0.0     35.0784     32.3640  0.0000  twiddle_512_3
U_BF_0/U_BF_0_2/u_mult_pipe/GEN_TW_ROM_13__u_tw
                                      63.6840      0.0     31.8072     31.8768  0.0000  twiddle_512_2
U_BF_0/U_BF_0_2/u_mult_pipe/GEN_TW_ROM_14__u_tw
                                      63.8232      0.0     31.4592     32.3640  0.0000  twiddle_512_1
U_BF_0/U_BF_0_2/u_mult_pipe/GEN_TW_ROM_15__u_tw
                                      67.5816      0.0     33.1992     34.3824  0.0000  twiddle_512_0
U_BF_0/U_BF_0_2/u_mult_pipe/GEN_TW_ROM_1__u_tw
                                      61.7352      0.0     30.3456     31.3896  0.0000  twiddle_512_14
U_BF_0/U_BF_0_2/u_mult_pipe/GEN_TW_ROM_2__u_tw
                                      65.7024      0.0     32.8512     32.8512  0.0000  twiddle_512_13
U_BF_0/U_BF_0_2/u_mult_pipe/GEN_TW_ROM_3__u_tw
                                      64.8672      0.0     32.5032     32.3640  0.0000  twiddle_512_12
U_BF_0/U_BF_0_2/u_mult_pipe/GEN_TW_ROM_4__u_tw
                                      62.6400      0.0     31.2504     31.3896  0.0000  twiddle_512_11
U_BF_0/U_BF_0_2/u_mult_pipe/GEN_TW_ROM_5__u_tw
                                      61.3176      0.0     29.9280     31.3896  0.0000  twiddle_512_10
U_BF_0/U_BF_0_2/u_mult_pipe/GEN_TW_ROM_6__u_tw
                                      68.6952      0.0     34.3128     34.3824  0.0000  twiddle_512_9
U_BF_0/U_BF_0_2/u_mult_pipe/GEN_TW_ROM_7__u_tw
                                      70.1568      0.0     36.2616     33.8952  0.0000  twiddle_512_8
U_BF_0/U_BF_0_2/u_mult_pipe/GEN_TW_ROM_8__u_tw
                                      64.0320      0.0     32.1552     31.8768  0.0000  twiddle_512_7
U_BF_0/U_BF_0_2/u_mult_pipe/GEN_TW_ROM_9__u_tw
                                      63.8928      0.0     32.5032     31.3896  0.0000  twiddle_512_6
U_BF_0/U_BF_0_2/u_mux               4026.9863      2.8    306.5880    778.6848  0.0000  mux_twiddle_input
U_BF_0/U_BF_0_2/u_mux/U_SHIFT_IM    1470.0912      1.0      0.1392   1469.9520  0.0000  shift_register_WIDTH13_DATA_WIDTH16_DATA_HEIGHT3_0
U_BF_0/U_BF_0_2/u_mux/U_SHIFT_RE    1470.0912      1.0      0.1392   1469.9520  0.0000  shift_register_WIDTH13_DATA_WIDTH16_DATA_HEIGHT3_1
U_BF_0/U_BF_0_2/u_mux/clk_gate_mux_out_im_reg_0_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_mux_twiddle_input
U_BF_0/U_CBFP_0                    11210.4022      7.9     62.3616    107.0448  0.0000  cbfp_I_WIDTH22_O_WIDTH11_DATA_WIDTH16_GROUP_WIDTH64
U_BF_0/U_CBFP_0/U_BIT_SHIFT_CBFP    2120.0160      1.5   1495.9128    622.5720  0.0000  bit_shift_0_LENGTH12_I_WIDTH23_O_WIDTH11_DATA_WIDTH16
U_BF_0/U_CBFP_0/U_BIT_SHIFT_CBFP/clk_gate_min_cnt_out_reg_0_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_bit_shift_0_LENGTH12_I_WIDTH23_O_WIDTH11_DATA_WIDTH16
U_BF_0/U_CBFP_0/U_MAG_IM            1229.1360      0.9    473.4888    755.6472  0.0000  mag_detect_I_WIDTH22_DATA_WIDTH16_0
U_BF_0/U_CBFP_0/U_MAG_RE            1229.7624      0.9    472.5144    757.2480  0.0000  mag_detect_I_WIDTH22_DATA_WIDTH16_1
U_BF_0/U_CBFP_0/U_MIN_DETECT         350.6448      0.2    350.6448      0.0000  0.0000  min_detect_DATA_WIDTH16
U_BF_0/U_CBFP_0/U_SHIFT_CBFP_IM     3047.7839      2.1      0.1392   3047.6447  0.0000  shift_register_WIDTH23_DATA_WIDTH16_DATA_HEIGHT4_0
U_BF_0/U_CBFP_0/U_SHIFT_CBFP_RE     3046.8095      2.1      0.1392   3046.6703  0.0000  shift_register_WIDTH23_DATA_WIDTH16_DATA_HEIGHT4_1
U_BF_0/U_CBFP_0/clk_gate_arr_index_reg
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_cbfp_I_WIDTH22_O_WIDTH11_DATA_WIDTH16_GROUP_WIDTH64_1
U_BF_0/U_CBFP_0/clk_gate_com_min_cnt_reg_0_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_cbfp_I_WIDTH22_O_WIDTH11_DATA_WIDTH16_GROUP_WIDTH64_0
U_BF_0/U_CBFP_0/clk_gate_com_min_cnt_reg_1_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_cbfp_I_WIDTH22_O_WIDTH11_DATA_WIDTH16_GROUP_WIDTH64_10
U_BF_0/U_CBFP_0/clk_gate_com_min_cnt_reg_2_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_cbfp_I_WIDTH22_O_WIDTH11_DATA_WIDTH16_GROUP_WIDTH64_9
U_BF_0/U_CBFP_0/clk_gate_com_min_cnt_reg_3_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_cbfp_I_WIDTH22_O_WIDTH11_DATA_WIDTH16_GROUP_WIDTH64_8
U_BF_0/U_CBFP_0/clk_gate_com_min_cnt_reg_4_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_cbfp_I_WIDTH22_O_WIDTH11_DATA_WIDTH16_GROUP_WIDTH64_7
U_BF_0/U_CBFP_0/clk_gate_com_min_cnt_reg_5_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_cbfp_I_WIDTH22_O_WIDTH11_DATA_WIDTH16_GROUP_WIDTH64_6
U_BF_0/U_CBFP_0/clk_gate_com_min_cnt_reg_6_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_cbfp_I_WIDTH22_O_WIDTH11_DATA_WIDTH16_GROUP_WIDTH64_5
U_BF_0/U_CBFP_0/clk_gate_com_min_cnt_reg_7_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_cbfp_I_WIDTH22_O_WIDTH11_DATA_WIDTH16_GROUP_WIDTH64_4
U_BF_0/U_CBFP_0/clk_gate_group_min_cnt_reg
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_cbfp_I_WIDTH22_O_WIDTH11_DATA_WIDTH16_GROUP_WIDTH64_2
U_BF_0/U_CBFP_0/clk_gate_min_update_cnt_reg
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_cbfp_I_WIDTH22_O_WIDTH11_DATA_WIDTH16_GROUP_WIDTH64_3
U_BF_1                             32767.4014     23.0      0.0000      0.0000  0.0000  butterfly_1_WIDTH_1_0_IN11_WIDTH_1_0_OUT12_WIDTH_1_1_OUT14_WIDTH_1_2_OUT24_WIDTH_CBFP_1_OUT12_DATA_WIDTH16
U_BF_1/U_BF_1_0                     4417.0248      3.1     13.5024     30.5544  0.0000  butterfly_1_0_I_WIDTH11_O_WIDTH12_DATA_WIDTH16_DATA_HEIGHT2
U_BF_1/U_BF_1_0/U_ADD_SUB_8_0_1_0   1424.8512      1.0   1424.8512      0.0000  0.0000  add_sub_1_0_fac_8_0_WIDTH11_DATA_WIDTH16
U_BF_1/U_BF_1_0/U_DEMUX_1to2_1_0     343.8240      0.2    343.8240      0.0000  0.0000  demux_1to2_WIDTH11_DATA_WIDTH16
U_BF_1/U_BF_1_0/U_MUX_2x1_1_0        241.6512      0.2    241.6512      0.0000  0.0000  mux_2x1_WIDTH12_DATA_WIDTH16
U_BF_1/U_BF_1_0/U_SHIFT_REG_IM_1_0
                                     567.7968      0.4      0.1392    567.6576  0.0000  shift_register_1sub_WIDTH11_DATA_WIDTH16_DATA_HEIGHT2_0
U_BF_1/U_BF_1_0/U_SHIFT_REG_RE_1_0
                                     563.6208      0.4      0.1392    563.4816  0.0000  shift_register_1sub_WIDTH11_DATA_WIDTH16_DATA_HEIGHT2_1
U_BF_1/U_BF_1_0/U_SHIFT_SAVE_IM_1_0
                                     614.8464      0.4      0.1392    614.7072  0.0000  shift_register_1sub_WIDTH12_DATA_WIDTH16_DATA_HEIGHT2_0
U_BF_1/U_BF_1_0/U_SHIFT_SAVE_RE_1_0
                                     614.8464      0.4      0.1392    614.7072  0.0000  shift_register_1sub_WIDTH12_DATA_WIDTH16_DATA_HEIGHT2_1
U_BF_1/U_BF_1_0/clk_gate_cnt_1_0_reg
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_butterfly_1_0_I_WIDTH11_O_WIDTH12_DATA_WIDTH16_DATA_HEIGHT2_1
U_BF_1/U_BF_1_1                     7613.3352      5.3     11.9712     25.4040  0.0000  butterfly_1_1_I_WIDTH12_O_WIDTH14_DATA_WIDTH16
U_BF_1/U_BF_1_1/U_ADD_SUB_1_1       2658.2328      1.9   1266.2328   1392.0000  0.0000  add_sub_WIDTH12_DATA_WIDTH16
U_BF_1/U_BF_1_1/U_DEMUX_1to2_1_1     340.6224      0.2    340.6224      0.0000  0.0000  demux_1to2_WIDTH12_DATA_WIDTH16
U_BF_1/U_BF_1_1/U_Delay_1_1          687.7872      0.5      0.1392    687.6480  0.0000  delay_WIDTH12_DATA_WIDTH16
U_BF_1/U_BF_1_1/U_Delay_1_1_2        723.9792      0.5      0.1392    723.8400  0.0000  delay_WIDTH13_DATA_WIDTH16
U_BF_1/U_BF_1_1/U_FAC8_1_1_1        2865.2928      2.0   2113.6128    751.6800  0.0000  fac8_1_1_1_I_WIDTH13_FAC_WIDTH22_O_WIDTH14_DATA_WIDTH16_SHIFT8
U_BF_1/U_BF_1_1/U_MUX_2x1_1_1        296.9832      0.2    296.9832      0.0000  0.0000  mux_2x1_WIDTH13_DATA_WIDTH16
U_BF_1/U_BF_1_1/clk_gate_cnt_1_1_reg
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_butterfly_1_1_I_WIDTH12_O_WIDTH14_DATA_WIDTH16_1
U_BF_1/U_BF_1_1/clk_gate_sw_fac_8_1_reg
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_butterfly_1_1_I_WIDTH12_O_WIDTH14_DATA_WIDTH16_0
U_BF_1/U_BF_1_2                    15454.6102     10.8     11.0664     25.3344  0.0000  butterfly_1_2_I_WIDTH14_O_WIDTH24_DATA_WIDTH16
U_BF_1/U_BF_1_2/U_ADD_SUB_1_2       1683.2760      1.2    708.3192    974.9568  0.0000  add_sub_1_2_WIDTH14_DATA_WIDTH16
U_BF_1/U_BF_1_2/U_TWM_1_2          13733.4023      9.6     16.4256    998.3424  0.0000  twiddle_mult_m1_I_WIDTH15_O_WIDTH24_DATA_WIDTH16
U_BF_1/U_BF_1_2/U_TWM_1_2/GEN_MUL_0__U_MULT_1_2
                                     647.4888      0.5    553.3896     94.0992  0.0000  mutl_tw_WIDTH15_15
U_BF_1/U_BF_1_2/U_TWM_1_2/GEN_MUL_10__U_MULT_1_2
                                     786.5496      0.6    692.4504     94.0992  0.0000  mutl_tw_WIDTH15_5
U_BF_1/U_BF_1_2/U_TWM_1_2/GEN_MUL_11__U_MULT_1_2
                                     796.5720      0.6    702.7512     93.8208  0.0000  mutl_tw_WIDTH15_4
U_BF_1/U_BF_1_2/U_TWM_1_2/GEN_MUL_12__U_MULT_1_2
                                     791.7000      0.6    698.4360     93.2640  0.0000  mutl_tw_WIDTH15_3
U_BF_1/U_BF_1_2/U_TWM_1_2/GEN_MUL_13__U_MULT_1_2
                                     790.6560      0.6    696.9744     93.6816  0.0000  mutl_tw_WIDTH15_2
U_BF_1/U_BF_1_2/U_TWM_1_2/GEN_MUL_14__U_MULT_1_2
                                     794.8320      0.6    701.8464     92.9856  0.0000  mutl_tw_WIDTH15_1
U_BF_1/U_BF_1_2/U_TWM_1_2/GEN_MUL_15__U_MULT_1_2
                                     812.2320      0.6    719.5248     92.7072  0.0000  mutl_tw_WIDTH15_0
U_BF_1/U_BF_1_2/U_TWM_1_2/GEN_MUL_1__U_MULT_1_2
                                     787.0368      0.6    693.3552     93.6816  0.0000  mutl_tw_WIDTH15_14
U_BF_1/U_BF_1_2/U_TWM_1_2/GEN_MUL_2__U_MULT_1_2
                                     777.3624      0.5    683.2632     94.0992  0.0000  mutl_tw_WIDTH15_13
U_BF_1/U_BF_1_2/U_TWM_1_2/GEN_MUL_3__U_MULT_1_2
                                     814.5984      0.6    721.4736     93.1248  0.0000  mutl_tw_WIDTH15_12
U_BF_1/U_BF_1_2/U_TWM_1_2/GEN_MUL_4__U_MULT_1_2
                                     827.7528      0.6    733.6536     94.0992  0.0000  mutl_tw_WIDTH15_11
U_BF_1/U_BF_1_2/U_TWM_1_2/GEN_MUL_5__U_MULT_1_2
                                     821.4888      0.6    727.9464     93.5424  0.0000  mutl_tw_WIDTH15_10
U_BF_1/U_BF_1_2/U_TWM_1_2/GEN_MUL_6__U_MULT_1_2
                                     813.9720      0.6    720.9864     92.9856  0.0000  mutl_tw_WIDTH15_9
U_BF_1/U_BF_1_2/U_TWM_1_2/GEN_MUL_7__U_MULT_1_2
                                     812.0928      0.6    717.4368     94.6560  0.0000  mutl_tw_WIDTH15_8
U_BF_1/U_BF_1_2/U_TWM_1_2/GEN_MUL_8__U_MULT_1_2
                                     646.3056      0.5    552.7632     93.5424  0.0000  mutl_tw_WIDTH15_7
U_BF_1/U_BF_1_2/U_TWM_1_2/GEN_MUL_9__U_MULT_1_2
                                     779.5896      0.5    686.4648     93.1248  0.0000  mutl_tw_WIDTH15_6
U_BF_1/U_BF_1_2/U_TWM_1_2/GEN_TW_ROM_10__U_TW_64
                                      13.2240      0.0      2.0184     11.2056  0.0000  twiddle_64_5
U_BF_1/U_BF_1_2/U_TWM_1_2/GEN_TW_ROM_11__U_TW_64
                                      20.2536      0.0      2.5056     17.7480  0.0000  twiddle_64_4
U_BF_1/U_BF_1_2/U_TWM_1_2/GEN_TW_ROM_12__U_TW_64
                                      15.2424      0.0      2.5752     12.6672  0.0000  twiddle_64_3
U_BF_1/U_BF_1_2/U_TWM_1_2/GEN_TW_ROM_13__U_TW_64
                                      15.3816      0.0      2.1576     13.2240  0.0000  twiddle_64_2
U_BF_1/U_BF_1_2/U_TWM_1_2/GEN_TW_ROM_14__U_TW_64
                                      15.4512      0.0      1.7400     13.7112  0.0000  twiddle_64_1
U_BF_1/U_BF_1_2/U_TWM_1_2/GEN_TW_ROM_15__U_TW_64
                                      17.8176      0.0      2.0880     15.7296  0.0000  twiddle_64_0
U_BF_1/U_BF_1_2/U_TWM_1_2/GEN_TW_ROM_1__U_TW_64
                                      15.8688      0.0      2.7144     13.1544  0.0000  twiddle_64_14
U_BF_1/U_BF_1_2/U_TWM_1_2/GEN_TW_ROM_2__U_TW_64
                                      11.4144      0.0      1.2528     10.1616  0.0000  twiddle_64_13
U_BF_1/U_BF_1_2/U_TWM_1_2/GEN_TW_ROM_3__U_TW_64
                                      15.6600      0.0      2.9928     12.6672  0.0000  twiddle_64_12
U_BF_1/U_BF_1_2/U_TWM_1_2/GEN_TW_ROM_4__U_TW_64
                                      15.3120      0.0      2.1576     13.1544  0.0000  twiddle_64_11
U_BF_1/U_BF_1_2/U_TWM_1_2/GEN_TW_ROM_5__U_TW_64
                                      14.2680      0.0      2.5752     11.6928  0.0000  twiddle_64_10
U_BF_1/U_BF_1_2/U_TWM_1_2/GEN_TW_ROM_6__U_TW_64
                                      17.6088      0.0      2.4360     15.1728  0.0000  twiddle_64_9
U_BF_1/U_BF_1_2/U_TWM_1_2/GEN_TW_ROM_7__U_TW_64
                                      15.8688      0.0      2.7144     13.1544  0.0000  twiddle_64_8
U_BF_1/U_BF_1_2/U_TWM_1_2/GEN_TW_ROM_9__U_TW_64
                                      15.0336      0.0      1.8096     13.2240  0.0000  twiddle_64_6
U_BF_1/U_BF_1_2/clk_gate_cnt_1_2_reg
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_butterfly_1_2_I_WIDTH14_O_WIDTH24_DATA_WIDTH16
U_BF_1/U_CBFP_1                     5282.4312      3.7      8.4912     16.7040  0.0000  cbfp_1_I_WIDTH24_O_WIDTH12_DATA_WIDTH16
U_BF_1/U_CBFP_1/U_BIT_SHIFT_CBFP_1
                                    2381.9208      1.7   1638.5928    741.7968  0.0000  bit_shift_1_LENGTH13_I_WIDTH25_O_WIDTH12_DATA_WIDTH16
U_BF_1/U_CBFP_1/U_BIT_SHIFT_CBFP_1/clk_gate_min_cnt_cbfp_1_out_reg_0_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_bit_shift_1_LENGTH13_I_WIDTH25_O_WIDTH12_DATA_WIDTH16
U_BF_1/U_CBFP_1/U_MAG_1_IM          1335.5544      0.9    520.8168    814.7376  0.0000  mag_detect_1_I_WIDTH24_DATA_WIDTH16_0
U_BF_1/U_CBFP_1/U_MAG_1_RE          1335.3456      0.9    520.8864    814.4592  0.0000  mag_detect_1_I_WIDTH24_DATA_WIDTH16_1
U_BF_1/U_CBFP_1/U_MIN_DETECT_1       202.8840      0.1    202.8840      0.0000  0.0000  min_detect_1_DATA_WIDTH16
U_BF_1/U_CBFP_1/clk_gate_cnt_cbfp_reg
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_cbfp_1_I_WIDTH24_O_WIDTH12_DATA_WIDTH16
U_BF_2                             39765.6122     27.9      0.0000      0.0000  0.0000  butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16
U_BF_2/U_BF_2_0                     1319.1984      0.9      0.0000      1.4616  0.0000  butterfly_2_0_I_WIDTH12_O_WIDTH13_DATA_WIDTH16
U_BF_2/U_BF_2_0/U_ADD_2_0           1317.7368      0.9    612.8280    704.9088  0.0000  add_sub_2_0_I_WIDTH12_O_WIDTH13
U_BF_2/U_BF_2_1                     3064.9752      2.2      0.0000      3.8976  0.0000  butterfly_2_1_I_WIDTH13_O_WIDTH15_DATA_WIDTH16
U_BF_2/U_BF_2_1/U_ADD_2_0           1393.1136      1.0    632.5248    760.5888  0.0000  add_sub_2_1_I_WIDTH13_O_WIDTH14_DATA_WIDTH16
U_BF_2/U_BF_2_1/U_FAC8_1_2_1        1667.9640      1.2    886.2168    781.7472  0.0000  fac8_1_2_1_I_WIDTH14_FAC_WIDTH23_O_WIDTH15_DATA_WIDTH16_SHIFT8
U_BF_2/U_BF_2_2                    35381.4386     24.8     10.6488     27.1440  0.0000  butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16
U_BF_2/U_BF_2_2/U_ADD_2_2           1577.4840      1.1    731.4264    846.0576  0.0000  add_sub_2_2_I_WIDTH15_O_WIDTH16_DATA_WIDTH16
U_BF_2/U_BF_2_2/U_INDEX1_FIFO        490.7496      0.3    145.3944    290.2320  0.0000  index_fifo_WIDTH5_DATA_WIDTH16_MAX32_1
U_BF_2/U_BF_2_2/U_INDEX1_FIFO/clk_gate_count_reg
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_index_fifo_WIDTH5_DATA_WIDTH16_MAX32_0_39
U_BF_2/U_BF_2_2/U_INDEX1_FIFO/clk_gate_mem_reg_0__0_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_index_fifo_WIDTH5_DATA_WIDTH16_MAX32_0_71
U_BF_2/U_BF_2_2/U_INDEX1_FIFO/clk_gate_mem_reg_10__0_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_index_fifo_WIDTH5_DATA_WIDTH16_MAX32_0_61
U_BF_2/U_BF_2_2/U_INDEX1_FIFO/clk_gate_mem_reg_11__0_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_index_fifo_WIDTH5_DATA_WIDTH16_MAX32_0_60
U_BF_2/U_BF_2_2/U_INDEX1_FIFO/clk_gate_mem_reg_12__0_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_index_fifo_WIDTH5_DATA_WIDTH16_MAX32_0_59
U_BF_2/U_BF_2_2/U_INDEX1_FIFO/clk_gate_mem_reg_13__0_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_index_fifo_WIDTH5_DATA_WIDTH16_MAX32_0_58
U_BF_2/U_BF_2_2/U_INDEX1_FIFO/clk_gate_mem_reg_14__0_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_index_fifo_WIDTH5_DATA_WIDTH16_MAX32_0_57
U_BF_2/U_BF_2_2/U_INDEX1_FIFO/clk_gate_mem_reg_15__0_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_index_fifo_WIDTH5_DATA_WIDTH16_MAX32_0_56
U_BF_2/U_BF_2_2/U_INDEX1_FIFO/clk_gate_mem_reg_16__0_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_index_fifo_WIDTH5_DATA_WIDTH16_MAX32_0_55
U_BF_2/U_BF_2_2/U_INDEX1_FIFO/clk_gate_mem_reg_17__0_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_index_fifo_WIDTH5_DATA_WIDTH16_MAX32_0_54
U_BF_2/U_BF_2_2/U_INDEX1_FIFO/clk_gate_mem_reg_18__0_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_index_fifo_WIDTH5_DATA_WIDTH16_MAX32_0_53
U_BF_2/U_BF_2_2/U_INDEX1_FIFO/clk_gate_mem_reg_19__0_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_index_fifo_WIDTH5_DATA_WIDTH16_MAX32_0_52
U_BF_2/U_BF_2_2/U_INDEX1_FIFO/clk_gate_mem_reg_1__0_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_index_fifo_WIDTH5_DATA_WIDTH16_MAX32_0_70
U_BF_2/U_BF_2_2/U_INDEX1_FIFO/clk_gate_mem_reg_20__0_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_index_fifo_WIDTH5_DATA_WIDTH16_MAX32_0_51
U_BF_2/U_BF_2_2/U_INDEX1_FIFO/clk_gate_mem_reg_21__0_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_index_fifo_WIDTH5_DATA_WIDTH16_MAX32_0_50
U_BF_2/U_BF_2_2/U_INDEX1_FIFO/clk_gate_mem_reg_22__0_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_index_fifo_WIDTH5_DATA_WIDTH16_MAX32_0_49
U_BF_2/U_BF_2_2/U_INDEX1_FIFO/clk_gate_mem_reg_23__0_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_index_fifo_WIDTH5_DATA_WIDTH16_MAX32_0_48
U_BF_2/U_BF_2_2/U_INDEX1_FIFO/clk_gate_mem_reg_24__0_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_index_fifo_WIDTH5_DATA_WIDTH16_MAX32_0_47
U_BF_2/U_BF_2_2/U_INDEX1_FIFO/clk_gate_mem_reg_25__0_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_index_fifo_WIDTH5_DATA_WIDTH16_MAX32_0_46
U_BF_2/U_BF_2_2/U_INDEX1_FIFO/clk_gate_mem_reg_26__0_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_index_fifo_WIDTH5_DATA_WIDTH16_MAX32_0_45
U_BF_2/U_BF_2_2/U_INDEX1_FIFO/clk_gate_mem_reg_27__0_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_index_fifo_WIDTH5_DATA_WIDTH16_MAX32_0_44
U_BF_2/U_BF_2_2/U_INDEX1_FIFO/clk_gate_mem_reg_28__0_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_index_fifo_WIDTH5_DATA_WIDTH16_MAX32_0_43
U_BF_2/U_BF_2_2/U_INDEX1_FIFO/clk_gate_mem_reg_29__0_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_index_fifo_WIDTH5_DATA_WIDTH16_MAX32_0_42
U_BF_2/U_BF_2_2/U_INDEX1_FIFO/clk_gate_mem_reg_2__0_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_index_fifo_WIDTH5_DATA_WIDTH16_MAX32_0_69
U_BF_2/U_BF_2_2/U_INDEX1_FIFO/clk_gate_mem_reg_30__0_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_index_fifo_WIDTH5_DATA_WIDTH16_MAX32_0_41
U_BF_2/U_BF_2_2/U_INDEX1_FIFO/clk_gate_mem_reg_31__0_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_index_fifo_WIDTH5_DATA_WIDTH16_MAX32_0_40
U_BF_2/U_BF_2_2/U_INDEX1_FIFO/clk_gate_mem_reg_3__0_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_index_fifo_WIDTH5_DATA_WIDTH16_MAX32_0_68
U_BF_2/U_BF_2_2/U_INDEX1_FIFO/clk_gate_mem_reg_4__0_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_index_fifo_WIDTH5_DATA_WIDTH16_MAX32_0_67
U_BF_2/U_BF_2_2/U_INDEX1_FIFO/clk_gate_mem_reg_5__0_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_index_fifo_WIDTH5_DATA_WIDTH16_MAX32_0_66
U_BF_2/U_BF_2_2/U_INDEX1_FIFO/clk_gate_mem_reg_6__0_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_index_fifo_WIDTH5_DATA_WIDTH16_MAX32_0_65
U_BF_2/U_BF_2_2/U_INDEX1_FIFO/clk_gate_mem_reg_7__0_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_index_fifo_WIDTH5_DATA_WIDTH16_MAX32_0_64
U_BF_2/U_BF_2_2/U_INDEX1_FIFO/clk_gate_mem_reg_8__0_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_index_fifo_WIDTH5_DATA_WIDTH16_MAX32_0_63
U_BF_2/U_BF_2_2/U_INDEX1_FIFO/clk_gate_mem_reg_9__0_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_index_fifo_WIDTH5_DATA_WIDTH16_MAX32_0_62
U_BF_2/U_BF_2_2/U_INDEX1_FIFO/clk_gate_out_index_reg_0_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_index_fifo_WIDTH5_DATA_WIDTH16_MAX32_0_36
U_BF_2/U_BF_2_2/U_INDEX1_FIFO/clk_gate_rd_prt_reg
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_index_fifo_WIDTH5_DATA_WIDTH16_MAX32_0_37
U_BF_2/U_BF_2_2/U_INDEX1_FIFO/clk_gate_wr_prt_reg
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_index_fifo_WIDTH5_DATA_WIDTH16_MAX32_0_38
U_BF_2/U_BF_2_2/U_INDEX2_FIFO        792.3960      0.6    193.8360    543.4368  0.0000  index_fifo_WIDTH5_DATA_WIDTH16_MAX32_0
U_BF_2/U_BF_2_2/U_INDEX2_FIFO/clk_gate_count_reg
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_index_fifo_WIDTH5_DATA_WIDTH16_MAX32_0_4
U_BF_2/U_BF_2_2/U_INDEX2_FIFO/clk_gate_mem_reg_0__0_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_index_fifo_WIDTH5_DATA_WIDTH16_MAX32_0_0
U_BF_2/U_BF_2_2/U_INDEX2_FIFO/clk_gate_mem_reg_10__0_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_index_fifo_WIDTH5_DATA_WIDTH16_MAX32_0_26
U_BF_2/U_BF_2_2/U_INDEX2_FIFO/clk_gate_mem_reg_11__0_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_index_fifo_WIDTH5_DATA_WIDTH16_MAX32_0_25
U_BF_2/U_BF_2_2/U_INDEX2_FIFO/clk_gate_mem_reg_12__0_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_index_fifo_WIDTH5_DATA_WIDTH16_MAX32_0_24
U_BF_2/U_BF_2_2/U_INDEX2_FIFO/clk_gate_mem_reg_13__0_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_index_fifo_WIDTH5_DATA_WIDTH16_MAX32_0_23
U_BF_2/U_BF_2_2/U_INDEX2_FIFO/clk_gate_mem_reg_14__0_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_index_fifo_WIDTH5_DATA_WIDTH16_MAX32_0_22
U_BF_2/U_BF_2_2/U_INDEX2_FIFO/clk_gate_mem_reg_15__0_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_index_fifo_WIDTH5_DATA_WIDTH16_MAX32_0_21
U_BF_2/U_BF_2_2/U_INDEX2_FIFO/clk_gate_mem_reg_16__0_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_index_fifo_WIDTH5_DATA_WIDTH16_MAX32_0_20
U_BF_2/U_BF_2_2/U_INDEX2_FIFO/clk_gate_mem_reg_17__0_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_index_fifo_WIDTH5_DATA_WIDTH16_MAX32_0_19
U_BF_2/U_BF_2_2/U_INDEX2_FIFO/clk_gate_mem_reg_18__0_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_index_fifo_WIDTH5_DATA_WIDTH16_MAX32_0_18
U_BF_2/U_BF_2_2/U_INDEX2_FIFO/clk_gate_mem_reg_19__0_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_index_fifo_WIDTH5_DATA_WIDTH16_MAX32_0_17
U_BF_2/U_BF_2_2/U_INDEX2_FIFO/clk_gate_mem_reg_1__0_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_index_fifo_WIDTH5_DATA_WIDTH16_MAX32_0_35
U_BF_2/U_BF_2_2/U_INDEX2_FIFO/clk_gate_mem_reg_20__0_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_index_fifo_WIDTH5_DATA_WIDTH16_MAX32_0_16
U_BF_2/U_BF_2_2/U_INDEX2_FIFO/clk_gate_mem_reg_21__0_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_index_fifo_WIDTH5_DATA_WIDTH16_MAX32_0_15
U_BF_2/U_BF_2_2/U_INDEX2_FIFO/clk_gate_mem_reg_22__0_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_index_fifo_WIDTH5_DATA_WIDTH16_MAX32_0_14
U_BF_2/U_BF_2_2/U_INDEX2_FIFO/clk_gate_mem_reg_23__0_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_index_fifo_WIDTH5_DATA_WIDTH16_MAX32_0_13
U_BF_2/U_BF_2_2/U_INDEX2_FIFO/clk_gate_mem_reg_24__0_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_index_fifo_WIDTH5_DATA_WIDTH16_MAX32_0_12
U_BF_2/U_BF_2_2/U_INDEX2_FIFO/clk_gate_mem_reg_25__0_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_index_fifo_WIDTH5_DATA_WIDTH16_MAX32_0_11
U_BF_2/U_BF_2_2/U_INDEX2_FIFO/clk_gate_mem_reg_26__0_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_index_fifo_WIDTH5_DATA_WIDTH16_MAX32_0_10
U_BF_2/U_BF_2_2/U_INDEX2_FIFO/clk_gate_mem_reg_27__0_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_index_fifo_WIDTH5_DATA_WIDTH16_MAX32_0_9
U_BF_2/U_BF_2_2/U_INDEX2_FIFO/clk_gate_mem_reg_28__0_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_index_fifo_WIDTH5_DATA_WIDTH16_MAX32_0_8
U_BF_2/U_BF_2_2/U_INDEX2_FIFO/clk_gate_mem_reg_29__0_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_index_fifo_WIDTH5_DATA_WIDTH16_MAX32_0_7
U_BF_2/U_BF_2_2/U_INDEX2_FIFO/clk_gate_mem_reg_2__0_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_index_fifo_WIDTH5_DATA_WIDTH16_MAX32_0_34
U_BF_2/U_BF_2_2/U_INDEX2_FIFO/clk_gate_mem_reg_30__0_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_index_fifo_WIDTH5_DATA_WIDTH16_MAX32_0_6
U_BF_2/U_BF_2_2/U_INDEX2_FIFO/clk_gate_mem_reg_31__0_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_index_fifo_WIDTH5_DATA_WIDTH16_MAX32_0_5
U_BF_2/U_BF_2_2/U_INDEX2_FIFO/clk_gate_mem_reg_3__0_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_index_fifo_WIDTH5_DATA_WIDTH16_MAX32_0_33
U_BF_2/U_BF_2_2/U_INDEX2_FIFO/clk_gate_mem_reg_4__0_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_index_fifo_WIDTH5_DATA_WIDTH16_MAX32_0_32
U_BF_2/U_BF_2_2/U_INDEX2_FIFO/clk_gate_mem_reg_5__0_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_index_fifo_WIDTH5_DATA_WIDTH16_MAX32_0_31
U_BF_2/U_BF_2_2/U_INDEX2_FIFO/clk_gate_mem_reg_6__0_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_index_fifo_WIDTH5_DATA_WIDTH16_MAX32_0_30
U_BF_2/U_BF_2_2/U_INDEX2_FIFO/clk_gate_mem_reg_7__0_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_index_fifo_WIDTH5_DATA_WIDTH16_MAX32_0_29
U_BF_2/U_BF_2_2/U_INDEX2_FIFO/clk_gate_mem_reg_8__0_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_index_fifo_WIDTH5_DATA_WIDTH16_MAX32_0_28
U_BF_2/U_BF_2_2/U_INDEX2_FIFO/clk_gate_mem_reg_9__0_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_index_fifo_WIDTH5_DATA_WIDTH16_MAX32_0_27
U_BF_2/U_BF_2_2/U_INDEX2_FIFO/clk_gate_out_index_reg_0_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_index_fifo_WIDTH5_DATA_WIDTH16_MAX32_0_1
U_BF_2/U_BF_2_2/U_INDEX2_FIFO/clk_gate_rd_prt_reg
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_index_fifo_WIDTH5_DATA_WIDTH16_MAX32_0_2
U_BF_2/U_BF_2_2/U_INDEX2_FIFO/clk_gate_wr_prt_reg
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_index_fifo_WIDTH5_DATA_WIDTH16_MAX32_0_3
U_BF_2/U_BF_2_2/U_INDEX_ORGANIZE    3948.3384      2.8   2992.8696    955.4688  0.0000  cbfp_normalize_I_WIDTH16_O_WIDTH13
U_BF_2/U_BF_2_2/U_REORDER_IM       14251.8529     10.0   2207.1552  11994.1681  0.0000  reorder_WIDTH13_0
U_BF_2/U_BF_2_2/U_REORDER_IM/clk_gate_dout_reg_224_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_reorder_WIDTH13_0_64
U_BF_2/U_BF_2_2/U_REORDER_IM/clk_gate_dout_reg_225_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_reorder_WIDTH13_0_63
U_BF_2/U_BF_2_2/U_REORDER_IM/clk_gate_dout_reg_226_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_reorder_WIDTH13_0_62
U_BF_2/U_BF_2_2/U_REORDER_IM/clk_gate_dout_reg_227_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_reorder_WIDTH13_0_61
U_BF_2/U_BF_2_2/U_REORDER_IM/clk_gate_dout_reg_228_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_reorder_WIDTH13_0_60
U_BF_2/U_BF_2_2/U_REORDER_IM/clk_gate_dout_reg_229_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_reorder_WIDTH13_0_59
U_BF_2/U_BF_2_2/U_REORDER_IM/clk_gate_dout_reg_230_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_reorder_WIDTH13_0_58
U_BF_2/U_BF_2_2/U_REORDER_IM/clk_gate_dout_reg_231_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_reorder_WIDTH13_0_57
U_BF_2/U_BF_2_2/U_REORDER_IM/clk_gate_dout_reg_232_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_reorder_WIDTH13_0_56
U_BF_2/U_BF_2_2/U_REORDER_IM/clk_gate_dout_reg_233_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_reorder_WIDTH13_0_55
U_BF_2/U_BF_2_2/U_REORDER_IM/clk_gate_dout_reg_234_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_reorder_WIDTH13_0_54
U_BF_2/U_BF_2_2/U_REORDER_IM/clk_gate_dout_reg_235_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_reorder_WIDTH13_0_53
U_BF_2/U_BF_2_2/U_REORDER_IM/clk_gate_dout_reg_236_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_reorder_WIDTH13_0_52
U_BF_2/U_BF_2_2/U_REORDER_IM/clk_gate_dout_reg_237_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_reorder_WIDTH13_0_51
U_BF_2/U_BF_2_2/U_REORDER_IM/clk_gate_dout_reg_238_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_reorder_WIDTH13_0_50
U_BF_2/U_BF_2_2/U_REORDER_IM/clk_gate_dout_reg_239_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_reorder_WIDTH13_0_49
U_BF_2/U_BF_2_2/U_REORDER_IM/clk_gate_dout_reg_240_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_reorder_WIDTH13_0_48
U_BF_2/U_BF_2_2/U_REORDER_IM/clk_gate_dout_reg_241_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_reorder_WIDTH13_0_47
U_BF_2/U_BF_2_2/U_REORDER_IM/clk_gate_dout_reg_242_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_reorder_WIDTH13_0_46
U_BF_2/U_BF_2_2/U_REORDER_IM/clk_gate_dout_reg_243_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_reorder_WIDTH13_0_45
U_BF_2/U_BF_2_2/U_REORDER_IM/clk_gate_dout_reg_244_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_reorder_WIDTH13_0_44
U_BF_2/U_BF_2_2/U_REORDER_IM/clk_gate_dout_reg_245_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_reorder_WIDTH13_0_43
U_BF_2/U_BF_2_2/U_REORDER_IM/clk_gate_dout_reg_246_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_reorder_WIDTH13_0_42
U_BF_2/U_BF_2_2/U_REORDER_IM/clk_gate_dout_reg_247_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_reorder_WIDTH13_0_41
U_BF_2/U_BF_2_2/U_REORDER_IM/clk_gate_dout_reg_248_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_reorder_WIDTH13_0_40
U_BF_2/U_BF_2_2/U_REORDER_IM/clk_gate_dout_reg_249_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_reorder_WIDTH13_0_39
U_BF_2/U_BF_2_2/U_REORDER_IM/clk_gate_dout_reg_250_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_reorder_WIDTH13_0_38
U_BF_2/U_BF_2_2/U_REORDER_IM/clk_gate_dout_reg_251_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_reorder_WIDTH13_0_37
U_BF_2/U_BF_2_2/U_REORDER_IM/clk_gate_dout_reg_252_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_reorder_WIDTH13_0_36
U_BF_2/U_BF_2_2/U_REORDER_IM/clk_gate_dout_reg_253_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_reorder_WIDTH13_0_35
U_BF_2/U_BF_2_2/U_REORDER_IM/clk_gate_dout_reg_254_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_reorder_WIDTH13_0_34
U_BF_2/U_BF_2_2/U_REORDER_IM/clk_gate_dout_reg_255_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_reorder_WIDTH13_0_33
U_BF_2/U_BF_2_2/U_REORDER_IM/clk_gate_final_dout_reg_0_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_reorder_WIDTH13_0_0
U_BF_2/U_BF_2_2/U_REORDER_RE       14281.2937     10.0   2236.5960  11994.1681  0.0000  reorder_WIDTH13_1
U_BF_2/U_BF_2_2/U_REORDER_RE/clk_gate_dout_reg_224_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_reorder_WIDTH13_1_64
U_BF_2/U_BF_2_2/U_REORDER_RE/clk_gate_dout_reg_225_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_reorder_WIDTH13_1_63
U_BF_2/U_BF_2_2/U_REORDER_RE/clk_gate_dout_reg_226_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_reorder_WIDTH13_1_62
U_BF_2/U_BF_2_2/U_REORDER_RE/clk_gate_dout_reg_227_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_reorder_WIDTH13_1_61
U_BF_2/U_BF_2_2/U_REORDER_RE/clk_gate_dout_reg_228_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_reorder_WIDTH13_1_60
U_BF_2/U_BF_2_2/U_REORDER_RE/clk_gate_dout_reg_229_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_reorder_WIDTH13_1_59
U_BF_2/U_BF_2_2/U_REORDER_RE/clk_gate_dout_reg_230_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_reorder_WIDTH13_1_58
U_BF_2/U_BF_2_2/U_REORDER_RE/clk_gate_dout_reg_231_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_reorder_WIDTH13_1_57
U_BF_2/U_BF_2_2/U_REORDER_RE/clk_gate_dout_reg_232_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_reorder_WIDTH13_1_56
U_BF_2/U_BF_2_2/U_REORDER_RE/clk_gate_dout_reg_233_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_reorder_WIDTH13_1_55
U_BF_2/U_BF_2_2/U_REORDER_RE/clk_gate_dout_reg_234_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_reorder_WIDTH13_1_54
U_BF_2/U_BF_2_2/U_REORDER_RE/clk_gate_dout_reg_235_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_reorder_WIDTH13_1_53
U_BF_2/U_BF_2_2/U_REORDER_RE/clk_gate_dout_reg_236_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_reorder_WIDTH13_1_52
U_BF_2/U_BF_2_2/U_REORDER_RE/clk_gate_dout_reg_237_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_reorder_WIDTH13_1_51
U_BF_2/U_BF_2_2/U_REORDER_RE/clk_gate_dout_reg_238_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_reorder_WIDTH13_1_50
U_BF_2/U_BF_2_2/U_REORDER_RE/clk_gate_dout_reg_239_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_reorder_WIDTH13_1_49
U_BF_2/U_BF_2_2/U_REORDER_RE/clk_gate_dout_reg_240_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_reorder_WIDTH13_1_48
U_BF_2/U_BF_2_2/U_REORDER_RE/clk_gate_dout_reg_241_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_reorder_WIDTH13_1_47
U_BF_2/U_BF_2_2/U_REORDER_RE/clk_gate_dout_reg_242_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_reorder_WIDTH13_1_46
U_BF_2/U_BF_2_2/U_REORDER_RE/clk_gate_dout_reg_243_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_reorder_WIDTH13_1_45
U_BF_2/U_BF_2_2/U_REORDER_RE/clk_gate_dout_reg_244_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_reorder_WIDTH13_1_44
U_BF_2/U_BF_2_2/U_REORDER_RE/clk_gate_dout_reg_245_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_reorder_WIDTH13_1_43
U_BF_2/U_BF_2_2/U_REORDER_RE/clk_gate_dout_reg_246_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_reorder_WIDTH13_1_42
U_BF_2/U_BF_2_2/U_REORDER_RE/clk_gate_dout_reg_247_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_reorder_WIDTH13_1_41
U_BF_2/U_BF_2_2/U_REORDER_RE/clk_gate_dout_reg_248_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_reorder_WIDTH13_1_40
U_BF_2/U_BF_2_2/U_REORDER_RE/clk_gate_dout_reg_249_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_reorder_WIDTH13_1_39
U_BF_2/U_BF_2_2/U_REORDER_RE/clk_gate_dout_reg_250_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_reorder_WIDTH13_1_38
U_BF_2/U_BF_2_2/U_REORDER_RE/clk_gate_dout_reg_251_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_reorder_WIDTH13_1_37
U_BF_2/U_BF_2_2/U_REORDER_RE/clk_gate_dout_reg_252_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_reorder_WIDTH13_1_36
U_BF_2/U_BF_2_2/U_REORDER_RE/clk_gate_dout_reg_253_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_reorder_WIDTH13_1_35
U_BF_2/U_BF_2_2/U_REORDER_RE/clk_gate_dout_reg_254_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_reorder_WIDTH13_1_34
U_BF_2/U_BF_2_2/U_REORDER_RE/clk_gate_dout_reg_255_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_reorder_WIDTH13_1_33
U_BF_2/U_BF_2_2/U_REORDER_RE/clk_gate_final_dout_reg_0_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_reorder_WIDTH13_1_0
U_BF_2/U_BF_2_2/clk_gate_out_cnt_reg
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16
--------------------------------  -----------  -------  ----------  ----------  ------  ----------------------------------------------------------------------------------------------------------
Total                                                   56447.7573  86022.3971  0.0000

1
 
****************************************
Report : qor
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:28 2025
****************************************


  Timing Path Group 'cnt_clk'
  -----------------------------------
  Levels of Logic:              59.00
  Critical Path Length:       1307.36
  Critical Path Slack:           0.36
  Critical Path Clk Period:   1400.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:        299
  Hierarchical Port Count:      63170
  Leaf Cell Count:             169976
  Buf/Inv Cell Count:           22011
  Buf Cell Count:                1119
  Inv Cell Count:               20892
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:    119861
  Sequential Cell Count:        50115
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    56447.757346
  Noncombinational Area: 86022.397133
  Buf/Inv Area:           5926.440028
  Total Buffer Area:           642.76
  Total Inverter Area:        5283.68
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:            142470.154479
  Design Area:          142470.154479


  Design Rules
  -----------------------------------
  Total Number of Nets:        183503
  Nets With Violations:        181115
  Max Trans Violations:        181114
  Max Cap Violations:               0
  Max Fanout Violations:            5
  -----------------------------------


  Hostname: kccisynop2

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                   37.90
  Logic Optimization:                 91.36
  Mapping Optimization:              859.87
  -----------------------------------------
  Overall Compile Time:             1564.19
  Overall Compile Wall Clock Time:  1062.11

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
 
****************************************
Report : resources
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:29 2025
****************************************


No resource sharing information to report.

No implementations to report

No resource sharing information to report.
 
****************************************
Design : butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16
****************************************

No implementations to report
 
****************************************
Design : butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16
****************************************

Resource Report for this hierarchy in file
        /home/aedu45/asic_edu_red/project/020_250804_fft_real_final/bf_2_2.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| add_x_1        | DW01_inc       | width=7    | add_66 (bf_2_2.sv:66)      |
|                |                |            | add_68 (bf_2_2.sv:68)      |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_x_1            | DW01_inc         | apparch (area)     |                |
===============================================================================

 
****************************************
Design : reorder_WIDTH13_0
****************************************

Resource Report for this hierarchy in file
        /home/aedu45/asic_edu_red/project/020_250804_fft_real_final/reorder.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| add_x_1        | DW01_inc       | width=5    | add_31 (reorder.sv:31)     |
| add_x_18       | DW01_inc       | width=5    | add_51 (reorder.sv:51)     |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_x_1            | DW01_inc         | apparch (area)     |                |
| add_x_18           | DW01_inc         | apparch (area)     |                |
===============================================================================

 
****************************************
Design : reorder_WIDTH13_1
****************************************

Resource Report for this hierarchy in file
        /home/aedu45/asic_edu_red/project/020_250804_fft_real_final/reorder.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| add_x_1        | DW01_inc       | width=5    | add_31 (reorder.sv:31)     |
| add_x_18       | DW01_inc       | width=5    | add_51 (reorder.sv:51)     |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_x_1            | DW01_inc         | apparch (area)     |                |
| add_x_18           | DW01_inc         | apparch (area)     |                |
===============================================================================

 
****************************************
Design : cbfp_normalize_I_WIDTH16_O_WIDTH13
****************************************

Resource Report for this hierarchy in file
        /home/aedu45/asic_edu_red/project/020_250804_fft_real_final/cbfp_normalize.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| ashr_1         | DW_rightsh     | A_width=16 | sra_38 (cbfp_normalize.sv:38) |
              |                | SH_width=6 |                            |
| ashr_2         | DW_rightsh     | A_width=16 | sra_39 (cbfp_normalize.sv:39) |
              |                | SH_width=6 |                            |
| ash_3          | DW_leftsh      | A_width=13 | sla_41 (cbfp_normalize.sv:41) |
              |                | SH_width=6 |                            |
| ash_4          | DW_leftsh      | A_width=13 | sla_42 (cbfp_normalize.sv:42) |
              |                | SH_width=6 |                            |
| ashr_5         | DW_rightsh     | A_width=16 | sra_38_I2 (cbfp_normalize.sv:38) |
           |                | SH_width=6 |                            |
| ashr_6         | DW_rightsh     | A_width=16 | sra_39_I2 (cbfp_normalize.sv:39) |
           |                | SH_width=6 |                            |
| ash_7          | DW_leftsh      | A_width=13 | sla_41_I2 (cbfp_normalize.sv:41) |
           |                | SH_width=6 |                            |
| ash_8          | DW_leftsh      | A_width=13 | sla_42_I2 (cbfp_normalize.sv:42) |
           |                | SH_width=6 |                            |
| ashr_9         | DW_rightsh     | A_width=16 | sra_38_I3 (cbfp_normalize.sv:38) |
           |                | SH_width=6 |                            |
| ashr_10        | DW_rightsh     | A_width=16 | sra_39_I3 (cbfp_normalize.sv:39) |
           |                | SH_width=6 |                            |
| ash_11         | DW_leftsh      | A_width=13 | sla_41_I3 (cbfp_normalize.sv:41) |
           |                | SH_width=6 |                            |
| ash_12         | DW_leftsh      | A_width=13 | sla_42_I3 (cbfp_normalize.sv:42) |
           |                | SH_width=6 |                            |
| ashr_13        | DW_rightsh     | A_width=16 | sra_38_I4 (cbfp_normalize.sv:38) |
           |                | SH_width=6 |                            |
| ashr_14        | DW_rightsh     | A_width=16 | sra_39_I4 (cbfp_normalize.sv:39) |
           |                | SH_width=6 |                            |
| ash_15         | DW_leftsh      | A_width=13 | sla_41_I4 (cbfp_normalize.sv:41) |
           |                | SH_width=6 |                            |
| ash_16         | DW_leftsh      | A_width=13 | sla_42_I4 (cbfp_normalize.sv:42) |
           |                | SH_width=6 |                            |
| ashr_17        | DW_rightsh     | A_width=16 | sra_38_I5 (cbfp_normalize.sv:38) |
           |                | SH_width=6 |                            |
| ashr_18        | DW_rightsh     | A_width=16 | sra_39_I5 (cbfp_normalize.sv:39) |
           |                | SH_width=6 |                            |
| ash_19         | DW_leftsh      | A_width=13 | sla_41_I5 (cbfp_normalize.sv:41) |
           |                | SH_width=6 |                            |
| ash_20         | DW_leftsh      | A_width=13 | sla_42_I5 (cbfp_normalize.sv:42) |
           |                | SH_width=6 |                            |
| ashr_21        | DW_rightsh     | A_width=16 | sra_38_I6 (cbfp_normalize.sv:38) |
           |                | SH_width=6 |                            |
| ashr_22        | DW_rightsh     | A_width=16 | sra_39_I6 (cbfp_normalize.sv:39) |
           |                | SH_width=6 |                            |
| ash_23         | DW_leftsh      | A_width=13 | sla_41_I6 (cbfp_normalize.sv:41) |
           |                | SH_width=6 |                            |
| ash_24         | DW_leftsh      | A_width=13 | sla_42_I6 (cbfp_normalize.sv:42) |
           |                | SH_width=6 |                            |
| ashr_25        | DW_rightsh     | A_width=16 | sra_38_I7 (cbfp_normalize.sv:38) |
           |                | SH_width=6 |                            |
| ashr_26        | DW_rightsh     | A_width=16 | sra_39_I7 (cbfp_normalize.sv:39) |
           |                | SH_width=6 |                            |
| ash_27         | DW_leftsh      | A_width=13 | sla_41_I7 (cbfp_normalize.sv:41) |
           |                | SH_width=6 |                            |
| ash_28         | DW_leftsh      | A_width=13 | sla_42_I7 (cbfp_normalize.sv:42) |
           |                | SH_width=6 |                            |
| ashr_29        | DW_rightsh     | A_width=16 | sra_38_I8 (cbfp_normalize.sv:38) |
           |                | SH_width=6 |                            |
| ashr_30        | DW_rightsh     | A_width=16 | sra_39_I8 (cbfp_normalize.sv:39) |
           |                | SH_width=6 |                            |
| ash_31         | DW_leftsh      | A_width=13 | sla_41_I8 (cbfp_normalize.sv:41) |
           |                | SH_width=6 |                            |
| ash_32         | DW_leftsh      | A_width=13 | sla_42_I8 (cbfp_normalize.sv:42) |
           |                | SH_width=6 |                            |
| ashr_33        | DW_rightsh     | A_width=16 | sra_38_I9 (cbfp_normalize.sv:38) |
           |                | SH_width=6 |                            |
| ashr_34        | DW_rightsh     | A_width=16 | sra_39_I9 (cbfp_normalize.sv:39) |
           |                | SH_width=6 |                            |
| ash_35         | DW_leftsh      | A_width=13 | sla_41_I9 (cbfp_normalize.sv:41) |
           |                | SH_width=6 |                            |
| ash_36         | DW_leftsh      | A_width=13 | sla_42_I9 (cbfp_normalize.sv:42) |
           |                | SH_width=6 |                            |
| ashr_37        | DW_rightsh     | A_width=16 | sra_38_I10 (cbfp_normalize.sv:38) |
          |                | SH_width=6 |                            |
| ashr_38        | DW_rightsh     | A_width=16 | sra_39_I10 (cbfp_normalize.sv:39) |
          |                | SH_width=6 |                            |
| ash_39         | DW_leftsh      | A_width=13 | sla_41_I10 (cbfp_normalize.sv:41) |
          |                | SH_width=6 |                            |
| ash_40         | DW_leftsh      | A_width=13 | sla_42_I10 (cbfp_normalize.sv:42) |
          |                | SH_width=6 |                            |
| ashr_41        | DW_rightsh     | A_width=16 | sra_38_I11 (cbfp_normalize.sv:38) |
          |                | SH_width=6 |                            |
| ashr_42        | DW_rightsh     | A_width=16 | sra_39_I11 (cbfp_normalize.sv:39) |
          |                | SH_width=6 |                            |
| ash_43         | DW_leftsh      | A_width=13 | sla_41_I11 (cbfp_normalize.sv:41) |
          |                | SH_width=6 |                            |
| ash_44         | DW_leftsh      | A_width=13 | sla_42_I11 (cbfp_normalize.sv:42) |
          |                | SH_width=6 |                            |
| ashr_45        | DW_rightsh     | A_width=16 | sra_38_I12 (cbfp_normalize.sv:38) |
          |                | SH_width=6 |                            |
| ashr_46        | DW_rightsh     | A_width=16 | sra_39_I12 (cbfp_normalize.sv:39) |
          |                | SH_width=6 |                            |
| ash_47         | DW_leftsh      | A_width=13 | sla_41_I12 (cbfp_normalize.sv:41) |
          |                | SH_width=6 |                            |
| ash_48         | DW_leftsh      | A_width=13 | sla_42_I12 (cbfp_normalize.sv:42) |
          |                | SH_width=6 |                            |
| ashr_49        | DW_rightsh     | A_width=16 | sra_38_I13 (cbfp_normalize.sv:38) |
          |                | SH_width=6 |                            |
| ashr_50        | DW_rightsh     | A_width=16 | sra_39_I13 (cbfp_normalize.sv:39) |
          |                | SH_width=6 |                            |
| ash_51         | DW_leftsh      | A_width=13 | sla_41_I13 (cbfp_normalize.sv:41) |
          |                | SH_width=6 |                            |
| ash_52         | DW_leftsh      | A_width=13 | sla_42_I13 (cbfp_normalize.sv:42) |
          |                | SH_width=6 |                            |
| ashr_53        | DW_rightsh     | A_width=16 | sra_38_I14 (cbfp_normalize.sv:38) |
          |                | SH_width=6 |                            |
| ashr_54        | DW_rightsh     | A_width=16 | sra_39_I14 (cbfp_normalize.sv:39) |
          |                | SH_width=6 |                            |
| ash_55         | DW_leftsh      | A_width=13 | sla_41_I14 (cbfp_normalize.sv:41) |
          |                | SH_width=6 |                            |
| ash_56         | DW_leftsh      | A_width=13 | sla_42_I14 (cbfp_normalize.sv:42) |
          |                | SH_width=6 |                            |
| ashr_57        | DW_rightsh     | A_width=16 | sra_38_I15 (cbfp_normalize.sv:38) |
          |                | SH_width=6 |                            |
| ashr_58        | DW_rightsh     | A_width=16 | sra_39_I15 (cbfp_normalize.sv:39) |
          |                | SH_width=6 |                            |
| ash_59         | DW_leftsh      | A_width=13 | sla_41_I15 (cbfp_normalize.sv:41) |
          |                | SH_width=6 |                            |
| ash_60         | DW_leftsh      | A_width=13 | sla_42_I15 (cbfp_normalize.sv:42) |
          |                | SH_width=6 |                            |
| ashr_61        | DW_rightsh     | A_width=16 | sra_38_I16 (cbfp_normalize.sv:38) |
          |                | SH_width=6 |                            |
| ashr_62        | DW_rightsh     | A_width=16 | sra_39_I16 (cbfp_normalize.sv:39) |
          |                | SH_width=6 |                            |
| ash_63         | DW_leftsh      | A_width=13 | sla_41_I16 (cbfp_normalize.sv:41) |
          |                | SH_width=6 |                            |
| ash_64         | DW_leftsh      | A_width=13 | sla_42_I16 (cbfp_normalize.sv:42) |
          |                | SH_width=6 |                            |
| DP_OP_454J29_152_5182           |            |                            |
|                | DP_OP_454J29_152_5182 |     |                            |
| DP_OP_452J29_150_8454           |            |                            |
|                | DP_OP_452J29_150_8454 |     |                            |
| DP_OP_450J29_148_5722           |            |                            |
|                | DP_OP_450J29_148_5722 |     |                            |
| DP_OP_448J29_146_6953           |            |                            |
|                | DP_OP_448J29_146_6953 |     |                            |
| DP_OP_446J29_144_4221           |            |                            |
|                | DP_OP_446J29_144_4221 |     |                            |
| DP_OP_444J29_142_2990           |            |                            |
|                | DP_OP_444J29_142_2990 |     |                            |
| DP_OP_442J29_140_258            |            |                            |
|                | DP_OP_442J29_140_258 |      |                            |
| DP_OP_440J29_138_1489           |            |                            |
|                | DP_OP_440J29_138_1489 |     |                            |
| DP_OP_438J29_136_8724           |            |                            |
|                | DP_OP_438J29_136_8724 |     |                            |
| DP_OP_436J29_134_9955           |            |                            |
|                | DP_OP_436J29_134_9955 |     |                            |
| DP_OP_434J29_132_7223           |            |                            |
|                | DP_OP_434J29_132_7223 |     |                            |
| DP_OP_432J29_130_528            |            |                            |
|                | DP_OP_432J29_130_528 |      |                            |
| DP_OP_430J29_128_6710           |            |                            |
|                | DP_OP_430J29_128_6710 |     |                            |
| DP_OP_428J29_126_8994           |            |                            |
|                | DP_OP_428J29_126_8994 |     |                            |
| DP_OP_426J29_124_6262           |            |                            |
|                | DP_OP_426J29_124_6262 |     |                            |
| DP_OP_424J29_122_2276           |            |                            |
|                | DP_OP_424J29_122_2276 |     |                            |
=============================================================================

Datapath Report for DP_OP_454J29_152_5182
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_454J29_152_5182 | add_29_I16 (cbfp_normalize.sv:29)                  |
|                      | gte_33_I16 (cbfp_normalize.sv:33)                   |
|                      | lte_40_I16 (cbfp_normalize.sv:40)                   |
|                      | gt_31_I16 (cbfp_normalize.sv:31)                    |
|                      | gt_37_I16 (cbfp_normalize.sv:37)                    |
|                      | C4435 (cbfp_normalize.sv:31)                        |
|                      | sub_31_I16 (cbfp_normalize.sv:31)                   |
|                      | sub_31_2_I16 (cbfp_normalize.sv:31)                 |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Unsigned | 5     |                                          |
| I2    | PI   | Unsigned | 5     |                                          |
| I3    | PI   | Unsigned | 1     |                                          |
| I4    | PI   | Unsigned | 1     |                                          |
| T165  | IFO  | Unsigned | 6     | I1 + I2 (cbfp_normalize.sv:29)           |
| T450  | IFO  | Signed   | 6     | { I3, I4 } ? T165 : $unsigned(4'b1001) (cbfp_normalize.sv:31) |
| T451  | IFO  | Signed   | 6     | { I3, I4 } ? $unsigned(4'b1001) : T165 (cbfp_normalize.sv:31) |
| O1    | PO   | Unsigned | 1     | T165 >= $unsigned(5'b10111) (cbfp_normalize.sv:33) |
| O2    | PO   | Unsigned | 1     | T165 <= $unsigned(4'b1001) (cbfp_normalize.sv:40) |
| O3    | PO   | Unsigned | 1     | T165 > $unsigned(4'b1001) ( cbfp_normalize.sv:31 cbfp_normalize.sv:37 ) |
| O4    | PO   | Signed   | 6     | T450 - T451 (cbfp_normalize.sv:31)       |
==============================================================================

Datapath Report for DP_OP_452J29_150_8454
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_452J29_150_8454 | add_29_I15 (cbfp_normalize.sv:29)                  |
|                      | gte_33_I15 (cbfp_normalize.sv:33)                   |
|                      | lte_40_I15 (cbfp_normalize.sv:40)                   |
|                      | gt_31_I15 (cbfp_normalize.sv:31)                    |
|                      | gt_37_I15 (cbfp_normalize.sv:37)                    |
|                      | C4428 (cbfp_normalize.sv:31)                        |
|                      | sub_31_I15 (cbfp_normalize.sv:31)                   |
|                      | sub_31_2_I15 (cbfp_normalize.sv:31)                 |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Unsigned | 5     |                                          |
| I2    | PI   | Unsigned | 5     |                                          |
| I3    | PI   | Unsigned | 1     |                                          |
| I4    | PI   | Unsigned | 1     |                                          |
| T154  | IFO  | Unsigned | 6     | I1 + I2 (cbfp_normalize.sv:29)           |
| T448  | IFO  | Signed   | 6     | { I3, I4 } ? T154 : $unsigned(4'b1001) (cbfp_normalize.sv:31) |
| T449  | IFO  | Signed   | 6     | { I3, I4 } ? $unsigned(4'b1001) : T154 (cbfp_normalize.sv:31) |
| O1    | PO   | Unsigned | 1     | T154 >= $unsigned(5'b10111) (cbfp_normalize.sv:33) |
| O2    | PO   | Unsigned | 1     | T154 <= $unsigned(4'b1001) (cbfp_normalize.sv:40) |
| O3    | PO   | Unsigned | 1     | T154 > $unsigned(4'b1001) ( cbfp_normalize.sv:31 cbfp_normalize.sv:37 ) |
| O4    | PO   | Signed   | 6     | T448 - T449 (cbfp_normalize.sv:31)       |
==============================================================================

Datapath Report for DP_OP_450J29_148_5722
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_450J29_148_5722 | add_29_I14 (cbfp_normalize.sv:29)                  |
|                      | gte_33_I14 (cbfp_normalize.sv:33)                   |
|                      | lte_40_I14 (cbfp_normalize.sv:40)                   |
|                      | gt_31_I14 (cbfp_normalize.sv:31)                    |
|                      | gt_37_I14 (cbfp_normalize.sv:37)                    |
|                      | C4421 (cbfp_normalize.sv:31)                        |
|                      | sub_31_I14 (cbfp_normalize.sv:31)                   |
|                      | sub_31_2_I14 (cbfp_normalize.sv:31)                 |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Unsigned | 5     |                                          |
| I2    | PI   | Unsigned | 5     |                                          |
| I3    | PI   | Unsigned | 1     |                                          |
| I4    | PI   | Unsigned | 1     |                                          |
| T143  | IFO  | Unsigned | 6     | I1 + I2 (cbfp_normalize.sv:29)           |
| T446  | IFO  | Signed   | 6     | { I3, I4 } ? T143 : $unsigned(4'b1001) (cbfp_normalize.sv:31) |
| T447  | IFO  | Signed   | 6     | { I3, I4 } ? $unsigned(4'b1001) : T143 (cbfp_normalize.sv:31) |
| O1    | PO   | Unsigned | 1     | T143 >= $unsigned(5'b10111) (cbfp_normalize.sv:33) |
| O2    | PO   | Unsigned | 1     | T143 <= $unsigned(4'b1001) (cbfp_normalize.sv:40) |
| O3    | PO   | Unsigned | 1     | T143 > $unsigned(4'b1001) ( cbfp_normalize.sv:31 cbfp_normalize.sv:37 ) |
| O4    | PO   | Signed   | 6     | T446 - T447 (cbfp_normalize.sv:31)       |
==============================================================================

Datapath Report for DP_OP_448J29_146_6953
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_448J29_146_6953 | add_29_I13 (cbfp_normalize.sv:29)                  |
|                      | gte_33_I13 (cbfp_normalize.sv:33)                   |
|                      | lte_40_I13 (cbfp_normalize.sv:40)                   |
|                      | gt_31_I13 (cbfp_normalize.sv:31)                    |
|                      | gt_37_I13 (cbfp_normalize.sv:37)                    |
|                      | C4414 (cbfp_normalize.sv:31)                        |
|                      | sub_31_I13 (cbfp_normalize.sv:31)                   |
|                      | sub_31_2_I13 (cbfp_normalize.sv:31)                 |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Unsigned | 5     |                                          |
| I2    | PI   | Unsigned | 5     |                                          |
| I3    | PI   | Unsigned | 1     |                                          |
| I4    | PI   | Unsigned | 1     |                                          |
| T132  | IFO  | Unsigned | 6     | I1 + I2 (cbfp_normalize.sv:29)           |
| T444  | IFO  | Signed   | 6     | { I3, I4 } ? T132 : $unsigned(4'b1001) (cbfp_normalize.sv:31) |
| T445  | IFO  | Signed   | 6     | { I3, I4 } ? $unsigned(4'b1001) : T132 (cbfp_normalize.sv:31) |
| O1    | PO   | Unsigned | 1     | T132 >= $unsigned(5'b10111) (cbfp_normalize.sv:33) |
| O2    | PO   | Unsigned | 1     | T132 <= $unsigned(4'b1001) (cbfp_normalize.sv:40) |
| O3    | PO   | Unsigned | 1     | T132 > $unsigned(4'b1001) ( cbfp_normalize.sv:31 cbfp_normalize.sv:37 ) |
| O4    | PO   | Signed   | 6     | T444 - T445 (cbfp_normalize.sv:31)       |
==============================================================================

Datapath Report for DP_OP_446J29_144_4221
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_446J29_144_4221 | add_29_I12 (cbfp_normalize.sv:29)                  |
|                      | gte_33_I12 (cbfp_normalize.sv:33)                   |
|                      | lte_40_I12 (cbfp_normalize.sv:40)                   |
|                      | gt_31_I12 (cbfp_normalize.sv:31)                    |
|                      | gt_37_I12 (cbfp_normalize.sv:37)                    |
|                      | C4407 (cbfp_normalize.sv:31)                        |
|                      | sub_31_I12 (cbfp_normalize.sv:31)                   |
|                      | sub_31_2_I12 (cbfp_normalize.sv:31)                 |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Unsigned | 5     |                                          |
| I2    | PI   | Unsigned | 5     |                                          |
| I3    | PI   | Unsigned | 1     |                                          |
| I4    | PI   | Unsigned | 1     |                                          |
| T121  | IFO  | Unsigned | 6     | I1 + I2 (cbfp_normalize.sv:29)           |
| T442  | IFO  | Signed   | 6     | { I3, I4 } ? T121 : $unsigned(4'b1001) (cbfp_normalize.sv:31) |
| T443  | IFO  | Signed   | 6     | { I3, I4 } ? $unsigned(4'b1001) : T121 (cbfp_normalize.sv:31) |
| O1    | PO   | Unsigned | 1     | T121 >= $unsigned(5'b10111) (cbfp_normalize.sv:33) |
| O2    | PO   | Unsigned | 1     | T121 <= $unsigned(4'b1001) (cbfp_normalize.sv:40) |
| O3    | PO   | Unsigned | 1     | T121 > $unsigned(4'b1001) ( cbfp_normalize.sv:31 cbfp_normalize.sv:37 ) |
| O4    | PO   | Signed   | 6     | T442 - T443 (cbfp_normalize.sv:31)       |
==============================================================================

Datapath Report for DP_OP_444J29_142_2990
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_444J29_142_2990 | add_29_I11 (cbfp_normalize.sv:29)                  |
|                      | gte_33_I11 (cbfp_normalize.sv:33)                   |
|                      | lte_40_I11 (cbfp_normalize.sv:40)                   |
|                      | gt_31_I11 (cbfp_normalize.sv:31)                    |
|                      | gt_37_I11 (cbfp_normalize.sv:37)                    |
|                      | C4400 (cbfp_normalize.sv:31)                        |
|                      | sub_31_I11 (cbfp_normalize.sv:31)                   |
|                      | sub_31_2_I11 (cbfp_normalize.sv:31)                 |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Unsigned | 5     |                                          |
| I2    | PI   | Unsigned | 5     |                                          |
| I3    | PI   | Unsigned | 1     |                                          |
| I4    | PI   | Unsigned | 1     |                                          |
| T110  | IFO  | Unsigned | 6     | I1 + I2 (cbfp_normalize.sv:29)           |
| T440  | IFO  | Signed   | 6     | { I3, I4 } ? T110 : $unsigned(4'b1001) (cbfp_normalize.sv:31) |
| T441  | IFO  | Signed   | 6     | { I3, I4 } ? $unsigned(4'b1001) : T110 (cbfp_normalize.sv:31) |
| O1    | PO   | Unsigned | 1     | T110 >= $unsigned(5'b10111) (cbfp_normalize.sv:33) |
| O2    | PO   | Unsigned | 1     | T110 <= $unsigned(4'b1001) (cbfp_normalize.sv:40) |
| O3    | PO   | Unsigned | 1     | T110 > $unsigned(4'b1001) ( cbfp_normalize.sv:31 cbfp_normalize.sv:37 ) |
| O4    | PO   | Signed   | 6     | T440 - T441 (cbfp_normalize.sv:31)       |
==============================================================================

Datapath Report for DP_OP_442J29_140_258
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_442J29_140_258 | add_29_I10 (cbfp_normalize.sv:29)                   |
|                      | gte_33_I10 (cbfp_normalize.sv:33)                   |
|                      | lte_40_I10 (cbfp_normalize.sv:40)                   |
|                      | gt_31_I10 (cbfp_normalize.sv:31)                    |
|                      | gt_37_I10 (cbfp_normalize.sv:37)                    |
|                      | C4393 (cbfp_normalize.sv:31)                        |
|                      | sub_31_I10 (cbfp_normalize.sv:31)                   |
|                      | sub_31_2_I10 (cbfp_normalize.sv:31)                 |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Unsigned | 5     |                                          |
| I2    | PI   | Unsigned | 5     |                                          |
| I3    | PI   | Unsigned | 1     |                                          |
| I4    | PI   | Unsigned | 1     |                                          |
| T99   | IFO  | Unsigned | 6     | I1 + I2 (cbfp_normalize.sv:29)           |
| T438  | IFO  | Signed   | 6     | { I3, I4 } ? T99 : $unsigned(4'b1001) (cbfp_normalize.sv:31) |
| T439  | IFO  | Signed   | 6     | { I3, I4 } ? $unsigned(4'b1001) : T99 (cbfp_normalize.sv:31) |
| O1    | PO   | Unsigned | 1     | T99 >= $unsigned(5'b10111) (cbfp_normalize.sv:33) |
| O2    | PO   | Unsigned | 1     | T99 <= $unsigned(4'b1001) (cbfp_normalize.sv:40) |
| O3    | PO   | Unsigned | 1     | T99 > $unsigned(4'b1001) ( cbfp_normalize.sv:31 cbfp_normalize.sv:37 ) |
| O4    | PO   | Signed   | 6     | T438 - T439 (cbfp_normalize.sv:31)       |
==============================================================================

Datapath Report for DP_OP_440J29_138_1489
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_440J29_138_1489 | add_29_I9 (cbfp_normalize.sv:29)                   |
|                      | gte_33_I9 (cbfp_normalize.sv:33)                    |
|                      | lte_40_I9 (cbfp_normalize.sv:40)                    |
|                      | gt_31_I9 (cbfp_normalize.sv:31)                     |
|                      | gt_37_I9 (cbfp_normalize.sv:37)                     |
|                      | C4386 (cbfp_normalize.sv:31)                        |
|                      | sub_31_I9 (cbfp_normalize.sv:31)                    |
|                      | sub_31_2_I9 (cbfp_normalize.sv:31)                  |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Unsigned | 5     |                                          |
| I2    | PI   | Unsigned | 5     |                                          |
| I3    | PI   | Unsigned | 1     |                                          |
| I4    | PI   | Unsigned | 1     |                                          |
| T88   | IFO  | Unsigned | 6     | I1 + I2 (cbfp_normalize.sv:29)           |
| T436  | IFO  | Signed   | 6     | { I3, I4 } ? T88 : $unsigned(4'b1001) (cbfp_normalize.sv:31) |
| T437  | IFO  | Signed   | 6     | { I3, I4 } ? $unsigned(4'b1001) : T88 (cbfp_normalize.sv:31) |
| O1    | PO   | Unsigned | 1     | T88 >= $unsigned(5'b10111) (cbfp_normalize.sv:33) |
| O2    | PO   | Unsigned | 1     | T88 <= $unsigned(4'b1001) (cbfp_normalize.sv:40) |
| O3    | PO   | Unsigned | 1     | T88 > $unsigned(4'b1001) ( cbfp_normalize.sv:31 cbfp_normalize.sv:37 ) |
| O4    | PO   | Signed   | 6     | T436 - T437 (cbfp_normalize.sv:31)       |
==============================================================================

Datapath Report for DP_OP_438J29_136_8724
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_438J29_136_8724 | add_29_I8 (cbfp_normalize.sv:29)                   |
|                      | gte_33_I8 (cbfp_normalize.sv:33)                    |
|                      | lte_40_I8 (cbfp_normalize.sv:40)                    |
|                      | gt_31_I8 (cbfp_normalize.sv:31)                     |
|                      | gt_37_I8 (cbfp_normalize.sv:37)                     |
|                      | C4379 (cbfp_normalize.sv:31)                        |
|                      | sub_31_I8 (cbfp_normalize.sv:31)                    |
|                      | sub_31_2_I8 (cbfp_normalize.sv:31)                  |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Unsigned | 5     |                                          |
| I2    | PI   | Unsigned | 5     |                                          |
| I3    | PI   | Unsigned | 1     |                                          |
| I4    | PI   | Unsigned | 1     |                                          |
| T77   | IFO  | Unsigned | 6     | I1 + I2 (cbfp_normalize.sv:29)           |
| T434  | IFO  | Signed   | 6     | { I3, I4 } ? T77 : $unsigned(4'b1001) (cbfp_normalize.sv:31) |
| T435  | IFO  | Signed   | 6     | { I3, I4 } ? $unsigned(4'b1001) : T77 (cbfp_normalize.sv:31) |
| O1    | PO   | Unsigned | 1     | T77 >= $unsigned(5'b10111) (cbfp_normalize.sv:33) |
| O2    | PO   | Unsigned | 1     | T77 <= $unsigned(4'b1001) (cbfp_normalize.sv:40) |
| O3    | PO   | Unsigned | 1     | T77 > $unsigned(4'b1001) ( cbfp_normalize.sv:31 cbfp_normalize.sv:37 ) |
| O4    | PO   | Signed   | 6     | T434 - T435 (cbfp_normalize.sv:31)       |
==============================================================================

Datapath Report for DP_OP_436J29_134_9955
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_436J29_134_9955 | add_29_I7 (cbfp_normalize.sv:29)                   |
|                      | gte_33_I7 (cbfp_normalize.sv:33)                    |
|                      | lte_40_I7 (cbfp_normalize.sv:40)                    |
|                      | gt_31_I7 (cbfp_normalize.sv:31)                     |
|                      | gt_37_I7 (cbfp_normalize.sv:37)                     |
|                      | C4372 (cbfp_normalize.sv:31)                        |
|                      | sub_31_I7 (cbfp_normalize.sv:31)                    |
|                      | sub_31_2_I7 (cbfp_normalize.sv:31)                  |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Unsigned | 5     |                                          |
| I2    | PI   | Unsigned | 5     |                                          |
| I3    | PI   | Unsigned | 1     |                                          |
| I4    | PI   | Unsigned | 1     |                                          |
| T66   | IFO  | Unsigned | 6     | I1 + I2 (cbfp_normalize.sv:29)           |
| T432  | IFO  | Signed   | 6     | { I3, I4 } ? T66 : $unsigned(4'b1001) (cbfp_normalize.sv:31) |
| T433  | IFO  | Signed   | 6     | { I3, I4 } ? $unsigned(4'b1001) : T66 (cbfp_normalize.sv:31) |
| O1    | PO   | Unsigned | 1     | T66 >= $unsigned(5'b10111) (cbfp_normalize.sv:33) |
| O2    | PO   | Unsigned | 1     | T66 <= $unsigned(4'b1001) (cbfp_normalize.sv:40) |
| O3    | PO   | Unsigned | 1     | T66 > $unsigned(4'b1001) ( cbfp_normalize.sv:31 cbfp_normalize.sv:37 ) |
| O4    | PO   | Signed   | 6     | T432 - T433 (cbfp_normalize.sv:31)       |
==============================================================================

Datapath Report for DP_OP_434J29_132_7223
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_434J29_132_7223 | add_29_I6 (cbfp_normalize.sv:29)                   |
|                      | gte_33_I6 (cbfp_normalize.sv:33)                    |
|                      | lte_40_I6 (cbfp_normalize.sv:40)                    |
|                      | gt_31_I6 (cbfp_normalize.sv:31)                     |
|                      | gt_37_I6 (cbfp_normalize.sv:37)                     |
|                      | C4365 (cbfp_normalize.sv:31)                        |
|                      | sub_31_I6 (cbfp_normalize.sv:31)                    |
|                      | sub_31_2_I6 (cbfp_normalize.sv:31)                  |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Unsigned | 5     |                                          |
| I2    | PI   | Unsigned | 5     |                                          |
| I3    | PI   | Unsigned | 1     |                                          |
| I4    | PI   | Unsigned | 1     |                                          |
| T55   | IFO  | Unsigned | 6     | I1 + I2 (cbfp_normalize.sv:29)           |
| T430  | IFO  | Signed   | 6     | { I3, I4 } ? T55 : $unsigned(4'b1001) (cbfp_normalize.sv:31) |
| T431  | IFO  | Signed   | 6     | { I3, I4 } ? $unsigned(4'b1001) : T55 (cbfp_normalize.sv:31) |
| O1    | PO   | Unsigned | 1     | T55 >= $unsigned(5'b10111) (cbfp_normalize.sv:33) |
| O2    | PO   | Unsigned | 1     | T55 <= $unsigned(4'b1001) (cbfp_normalize.sv:40) |
| O3    | PO   | Unsigned | 1     | T55 > $unsigned(4'b1001) ( cbfp_normalize.sv:31 cbfp_normalize.sv:37 ) |
| O4    | PO   | Signed   | 6     | T430 - T431 (cbfp_normalize.sv:31)       |
==============================================================================

Datapath Report for DP_OP_432J29_130_528
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_432J29_130_528 | add_29_I5 (cbfp_normalize.sv:29)                    |
|                      | gte_33_I5 (cbfp_normalize.sv:33)                    |
|                      | lte_40_I5 (cbfp_normalize.sv:40)                    |
|                      | gt_31_I5 (cbfp_normalize.sv:31)                     |
|                      | gt_37_I5 (cbfp_normalize.sv:37)                     |
|                      | C4358 (cbfp_normalize.sv:31)                        |
|                      | sub_31_I5 (cbfp_normalize.sv:31)                    |
|                      | sub_31_2_I5 (cbfp_normalize.sv:31)                  |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Unsigned | 5     |                                          |
| I2    | PI   | Unsigned | 5     |                                          |
| I3    | PI   | Unsigned | 1     |                                          |
| I4    | PI   | Unsigned | 1     |                                          |
| T44   | IFO  | Unsigned | 6     | I1 + I2 (cbfp_normalize.sv:29)           |
| T428  | IFO  | Signed   | 6     | { I3, I4 } ? T44 : $unsigned(4'b1001) (cbfp_normalize.sv:31) |
| T429  | IFO  | Signed   | 6     | { I3, I4 } ? $unsigned(4'b1001) : T44 (cbfp_normalize.sv:31) |
| O1    | PO   | Unsigned | 1     | T44 >= $unsigned(5'b10111) (cbfp_normalize.sv:33) |
| O2    | PO   | Unsigned | 1     | T44 <= $unsigned(4'b1001) (cbfp_normalize.sv:40) |
| O3    | PO   | Unsigned | 1     | T44 > $unsigned(4'b1001) ( cbfp_normalize.sv:31 cbfp_normalize.sv:37 ) |
| O4    | PO   | Signed   | 6     | T428 - T429 (cbfp_normalize.sv:31)       |
==============================================================================

Datapath Report for DP_OP_430J29_128_6710
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_430J29_128_6710 | add_29_I4 (cbfp_normalize.sv:29)                   |
|                      | gte_33_I4 (cbfp_normalize.sv:33)                    |
|                      | lte_40_I4 (cbfp_normalize.sv:40)                    |
|                      | gt_31_I4 (cbfp_normalize.sv:31)                     |
|                      | gt_37_I4 (cbfp_normalize.sv:37)                     |
|                      | C4351 (cbfp_normalize.sv:31)                        |
|                      | sub_31_I4 (cbfp_normalize.sv:31)                    |
|                      | sub_31_2_I4 (cbfp_normalize.sv:31)                  |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Unsigned | 5     |                                          |
| I2    | PI   | Unsigned | 5     |                                          |
| I3    | PI   | Unsigned | 1     |                                          |
| I4    | PI   | Unsigned | 1     |                                          |
| T33   | IFO  | Unsigned | 6     | I1 + I2 (cbfp_normalize.sv:29)           |
| T426  | IFO  | Signed   | 6     | { I3, I4 } ? T33 : $unsigned(4'b1001) (cbfp_normalize.sv:31) |
| T427  | IFO  | Signed   | 6     | { I3, I4 } ? $unsigned(4'b1001) : T33 (cbfp_normalize.sv:31) |
| O1    | PO   | Unsigned | 1     | T33 >= $unsigned(5'b10111) (cbfp_normalize.sv:33) |
| O2    | PO   | Unsigned | 1     | T33 <= $unsigned(4'b1001) (cbfp_normalize.sv:40) |
| O3    | PO   | Unsigned | 1     | T33 > $unsigned(4'b1001) ( cbfp_normalize.sv:31 cbfp_normalize.sv:37 ) |
| O4    | PO   | Signed   | 6     | T426 - T427 (cbfp_normalize.sv:31)       |
==============================================================================

Datapath Report for DP_OP_428J29_126_8994
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_428J29_126_8994 | add_29_I3 (cbfp_normalize.sv:29)                   |
|                      | gte_33_I3 (cbfp_normalize.sv:33)                    |
|                      | lte_40_I3 (cbfp_normalize.sv:40)                    |
|                      | gt_31_I3 (cbfp_normalize.sv:31)                     |
|                      | gt_37_I3 (cbfp_normalize.sv:37)                     |
|                      | C4344 (cbfp_normalize.sv:31)                        |
|                      | sub_31_I3 (cbfp_normalize.sv:31)                    |
|                      | sub_31_2_I3 (cbfp_normalize.sv:31)                  |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Unsigned | 5     |                                          |
| I2    | PI   | Unsigned | 5     |                                          |
| I3    | PI   | Unsigned | 1     |                                          |
| I4    | PI   | Unsigned | 1     |                                          |
| T22   | IFO  | Unsigned | 6     | I1 + I2 (cbfp_normalize.sv:29)           |
| T424  | IFO  | Signed   | 6     | { I3, I4 } ? T22 : $unsigned(4'b1001) (cbfp_normalize.sv:31) |
| T425  | IFO  | Signed   | 6     | { I3, I4 } ? $unsigned(4'b1001) : T22 (cbfp_normalize.sv:31) |
| O1    | PO   | Unsigned | 1     | T22 >= $unsigned(5'b10111) (cbfp_normalize.sv:33) |
| O2    | PO   | Unsigned | 1     | T22 <= $unsigned(4'b1001) (cbfp_normalize.sv:40) |
| O3    | PO   | Unsigned | 1     | T22 > $unsigned(4'b1001) ( cbfp_normalize.sv:31 cbfp_normalize.sv:37 ) |
| O4    | PO   | Signed   | 6     | T424 - T425 (cbfp_normalize.sv:31)       |
==============================================================================

Datapath Report for DP_OP_426J29_124_6262
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_426J29_124_6262 | add_29_I2 (cbfp_normalize.sv:29)                   |
|                      | gte_33_I2 (cbfp_normalize.sv:33)                    |
|                      | lte_40_I2 (cbfp_normalize.sv:40)                    |
|                      | gt_31_I2 (cbfp_normalize.sv:31)                     |
|                      | gt_37_I2 (cbfp_normalize.sv:37)                     |
|                      | C4337 (cbfp_normalize.sv:31)                        |
|                      | sub_31_I2 (cbfp_normalize.sv:31)                    |
|                      | sub_31_2_I2 (cbfp_normalize.sv:31)                  |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Unsigned | 5     |                                          |
| I2    | PI   | Unsigned | 5     |                                          |
| I3    | PI   | Unsigned | 1     |                                          |
| I4    | PI   | Unsigned | 1     |                                          |
| T11   | IFO  | Unsigned | 6     | I1 + I2 (cbfp_normalize.sv:29)           |
| T422  | IFO  | Signed   | 6     | { I3, I4 } ? T11 : $unsigned(4'b1001) (cbfp_normalize.sv:31) |
| T423  | IFO  | Signed   | 6     | { I3, I4 } ? $unsigned(4'b1001) : T11 (cbfp_normalize.sv:31) |
| O1    | PO   | Unsigned | 1     | T11 >= $unsigned(5'b10111) (cbfp_normalize.sv:33) |
| O2    | PO   | Unsigned | 1     | T11 <= $unsigned(4'b1001) (cbfp_normalize.sv:40) |
| O3    | PO   | Unsigned | 1     | T11 > $unsigned(4'b1001) ( cbfp_normalize.sv:31 cbfp_normalize.sv:37 ) |
| O4    | PO   | Signed   | 6     | T422 - T423 (cbfp_normalize.sv:31)       |
==============================================================================

Datapath Report for DP_OP_424J29_122_2276
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_424J29_122_2276 | add_29 (cbfp_normalize.sv:29)                      |
|                      | gte_33 (cbfp_normalize.sv:33)                       |
|                      | lte_40 (cbfp_normalize.sv:40)                       |
|                      | gt_31 (cbfp_normalize.sv:31)                        |
|                      | gt_37 (cbfp_normalize.sv:37)                        |
|                      | C4330 (cbfp_normalize.sv:31)                        |
|                      | sub_31 (cbfp_normalize.sv:31)                       |
|                      | sub_31_2 (cbfp_normalize.sv:31)                     |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Unsigned | 5     |                                          |
| I2    | PI   | Unsigned | 5     |                                          |
| I3    | PI   | Unsigned | 1     |                                          |
| I4    | PI   | Unsigned | 1     |                                          |
| T0    | IFO  | Unsigned | 6     | I1 + I2 (cbfp_normalize.sv:29)           |
| T420  | IFO  | Signed   | 6     | { I3, I4 } ? T0 : $unsigned(4'b1001) (cbfp_normalize.sv:31) |
| T421  | IFO  | Signed   | 6     | { I3, I4 } ? $unsigned(4'b1001) : T0 (cbfp_normalize.sv:31) |
| O1    | PO   | Unsigned | 1     | T0 >= $unsigned(5'b10111) (cbfp_normalize.sv:33) |
| O2    | PO   | Unsigned | 1     | T0 <= $unsigned(4'b1001) (cbfp_normalize.sv:40) |
| O3    | PO   | Unsigned | 1     | T0 > $unsigned(4'b1001) ( cbfp_normalize.sv:31 cbfp_normalize.sv:37 ) |
| O4    | PO   | Signed   | 6     | T420 - T421 (cbfp_normalize.sv:31)       |
==============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| ashr_1             | DW_rightsh       | astr (area)        |                |
| ashr_2             | DW_rightsh       | astr (area)        |                |
| ash_3              | DW_leftsh        | astr (area)        |                |
| ash_4              | DW_leftsh        | astr (area)        |                |
| ashr_5             | DW_rightsh       | astr (area)        |                |
| ashr_6             | DW_rightsh       | astr (area)        |                |
| ash_7              | DW_leftsh        | astr (area)        |                |
| ash_8              | DW_leftsh        | astr (area)        |                |
| ashr_9             | DW_rightsh       | astr (area)        |                |
| ashr_10            | DW_rightsh       | astr (area)        |                |
| ash_11             | DW_leftsh        | astr (area)        |                |
| ash_12             | DW_leftsh        | astr (area)        |                |
| ashr_13            | DW_rightsh       | astr (area)        |                |
| ashr_14            | DW_rightsh       | astr (area)        |                |
| ash_15             | DW_leftsh        | astr (area)        |                |
| ash_16             | DW_leftsh        | astr (area)        |                |
| ashr_17            | DW_rightsh       | astr (area)        |                |
| ashr_18            | DW_rightsh       | astr (area)        |                |
| ash_19             | DW_leftsh        | astr (area)        |                |
| ash_20             | DW_leftsh        | astr (area)        |                |
| ashr_21            | DW_rightsh       | astr (area)        |                |
| ashr_22            | DW_rightsh       | astr (area)        |                |
| ash_23             | DW_leftsh        | astr (area)        |                |
| ash_24             | DW_leftsh        | astr (area)        |                |
| ashr_25            | DW_rightsh       | astr (area)        |                |
| ashr_26            | DW_rightsh       | astr (area)        |                |
| ash_27             | DW_leftsh        | astr (area)        |                |
| ash_28             | DW_leftsh        | astr (area)        |                |
| ashr_29            | DW_rightsh       | astr (area)        |                |
| ashr_30            | DW_rightsh       | astr (area)        |                |
| ash_31             | DW_leftsh        | astr (area)        |                |
| ash_32             | DW_leftsh        | astr (area)        |                |
| ashr_33            | DW_rightsh       | astr (area)        |                |
| ashr_34            | DW_rightsh       | astr (area)        |                |
| ash_35             | DW_leftsh        | astr (area)        |                |
| ash_36             | DW_leftsh        | astr (area)        |                |
| ashr_37            | DW_rightsh       | astr (area)        |                |
| ashr_38            | DW_rightsh       | astr (area)        |                |
| ash_39             | DW_leftsh        | astr (area)        |                |
| ash_40             | DW_leftsh        | astr (area)        |                |
| ashr_41            | DW_rightsh       | astr (area)        |                |
| ashr_42            | DW_rightsh       | astr (area)        |                |
| ash_43             | DW_leftsh        | astr (area)        |                |
| ash_44             | DW_leftsh        | astr (area)        |                |
| ashr_45            | DW_rightsh       | astr (area)        |                |
| ashr_46            | DW_rightsh       | astr (area)        |                |
| ash_47             | DW_leftsh        | astr (area)        |                |
| ash_48             | DW_leftsh        | astr (area)        |                |
| ashr_49            | DW_rightsh       | astr (area)        |                |
| ashr_50            | DW_rightsh       | astr (area)        |                |
| ash_51             | DW_leftsh        | astr (area)        |                |
| ash_52             | DW_leftsh        | astr (area)        |                |
| ashr_53            | DW_rightsh       | astr (area)        |                |
| ashr_54            | DW_rightsh       | astr (area)        |                |
| ash_55             | DW_leftsh        | astr (area)        |                |
| ash_56             | DW_leftsh        | astr (area)        |                |
| ashr_57            | DW_rightsh       | astr (area)        |                |
| ashr_58            | DW_rightsh       | astr (area)        |                |
| ash_59             | DW_leftsh        | astr (area)        |                |
| ash_60             | DW_leftsh        | astr (area)        |                |
| ashr_61            | DW_rightsh       | astr (area)        |                |
| ashr_62            | DW_rightsh       | astr (area)        |                |
| ash_63             | DW_leftsh        | astr (area)        |                |
| ash_64             | DW_leftsh        | astr (area)        |                |
| DP_OP_454J29_152_5182                 |                    |                |
|                    | DP_OP_454J29_152_5182 | str (area)    |                |
| DP_OP_452J29_150_8454                 |                    |                |
|                    | DP_OP_452J29_150_8454 | str (area)    |                |
| DP_OP_450J29_148_5722                 |                    |                |
|                    | DP_OP_450J29_148_5722 | str (area)    |                |
| DP_OP_448J29_146_6953                 |                    |                |
|                    | DP_OP_448J29_146_6953 | str (area)    |                |
| DP_OP_446J29_144_4221                 |                    |                |
|                    | DP_OP_446J29_144_4221 | str (area)    |                |
| DP_OP_444J29_142_2990                 |                    |                |
|                    | DP_OP_444J29_142_2990 | str (area)    |                |
| DP_OP_442J29_140_258                  |                    |                |
|                    | DP_OP_442J29_140_258 | str (area)     |                |
| DP_OP_440J29_138_1489                 |                    |                |
|                    | DP_OP_440J29_138_1489 | str (area)    |                |
| DP_OP_438J29_136_8724                 |                    |                |
|                    | DP_OP_438J29_136_8724 | str (area)    |                |
| DP_OP_436J29_134_9955                 |                    |                |
|                    | DP_OP_436J29_134_9955 | str (area)    |                |
| DP_OP_434J29_132_7223                 |                    |                |
|                    | DP_OP_434J29_132_7223 | str (area)    |                |
| DP_OP_432J29_130_528                  |                    |                |
|                    | DP_OP_432J29_130_528 | str (area)     |                |
| DP_OP_430J29_128_6710                 |                    |                |
|                    | DP_OP_430J29_128_6710 | str (area)    |                |
| DP_OP_428J29_126_8994                 |                    |                |
|                    | DP_OP_428J29_126_8994 | str (area)    |                |
| DP_OP_426J29_124_6262                 |                    |                |
|                    | DP_OP_426J29_124_6262 | str (area)    |                |
| DP_OP_424J29_122_2276                 |                    |                |
|                    | DP_OP_424J29_122_2276 | str (area)    |                |
===============================================================================

 
****************************************
Design : index_fifo_WIDTH5_DATA_WIDTH16_MAX32_0
****************************************

Resource Report for this hierarchy in file
        /home/aedu45/asic_edu_red/project/020_250804_fft_real_final/index_fifo.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| gt_x_3         | DW_cmp         | width=10   | gt_57 (index_fifo.sv:57)   |
| add_x_1        | DW01_inc       | width=5    | add_38 (index_fifo.sv:38)  |
|                |                |            | add_49 (index_fifo.sv:49)  |
| add_x_2        | DW01_inc       | width=5    | add_43 (index_fifo.sv:43)  |
|                |                |            | add_56 (index_fifo.sv:56)  |
| DP_OP_39J3_122_4238             |            |                            |
|                | DP_OP_39J3_122_4238 |       |                            |
=============================================================================

Datapath Report for DP_OP_39J3_122_4238
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_39J3_122_4238  | sub_57_S2 (index_fifo.sv:57)                        |
|                      | add_50_S2 (index_fifo.sv:50)                        |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 10    |                                          |
| I2    | PI   | Unsigned | 1     |                                          |
| O1    | PO   | Signed   | 10    | addsub(I1,1,I2) ( index_fifo.sv:50 index_fifo.sv:57 ) |
==============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| gt_x_3             | DW_cmp           | apparch (area)     |                |
| add_x_1            | DW01_inc         | apparch (area)     |                |
| add_x_2            | DW01_inc         | apparch (area)     |                |
| DP_OP_39J3_122_4238                   |                    |                |
|                    | DP_OP_39J3_122_4238 | str (area)      |                |
===============================================================================

 
****************************************
Design : index_fifo_WIDTH5_DATA_WIDTH16_MAX32_1
****************************************

Resource Report for this hierarchy in file
        /home/aedu45/asic_edu_red/project/020_250804_fft_real_final/index_fifo.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| gt_x_3         | DW_cmp         | width=10   | gt_57 (index_fifo.sv:57)   |
| add_x_1        | DW01_inc       | width=5    | add_38 (index_fifo.sv:38)  |
|                |                |            | add_49 (index_fifo.sv:49)  |
| add_x_2        | DW01_inc       | width=5    | add_43 (index_fifo.sv:43)  |
|                |                |            | add_56 (index_fifo.sv:56)  |
| DP_OP_39J3_122_4238             |            |                            |
|                | DP_OP_39J3_122_4238 |       |                            |
=============================================================================

Datapath Report for DP_OP_39J3_122_4238
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_39J3_122_4238  | sub_57_S2 (index_fifo.sv:57)                        |
|                      | add_50_S2 (index_fifo.sv:50)                        |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 10    |                                          |
| I2    | PI   | Unsigned | 1     |                                          |
| O1    | PO   | Signed   | 10    | addsub(I1,1,I2) ( index_fifo.sv:50 index_fifo.sv:57 ) |
==============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| gt_x_3             | DW_cmp           | apparch (area)     |                |
| add_x_1            | DW01_inc         | apparch (area)     |                |
| add_x_2            | DW01_inc         | apparch (area)     |                |
| DP_OP_39J3_122_4238                   |                    |                |
|                    | DP_OP_39J3_122_4238 | str (area)      |                |
===============================================================================

 
****************************************
Design : add_sub_2_2_I_WIDTH15_O_WIDTH16_DATA_WIDTH16
****************************************

Resource Report for this hierarchy in file
        /home/aedu45/asic_edu_red/project/020_250804_fft_real_final/add_sub_2_2.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| add_x_1        | DW01_add       | width=16   | add_25 (add_sub_2_2.sv:25) |
| add_x_2        | DW01_add       | width=16   | add_26 (add_sub_2_2.sv:26) |
| sub_x_3        | DW01_sub       | width=16   | sub_28 (add_sub_2_2.sv:28) |
| sub_x_4        | DW01_sub       | width=16   | sub_29 (add_sub_2_2.sv:29) |
| add_x_5        | DW01_add       | width=16   | add_31 (add_sub_2_2.sv:31) |
| add_x_6        | DW01_add       | width=16   | add_32 (add_sub_2_2.sv:32) |
| sub_x_7        | DW01_sub       | width=16   | sub_34 (add_sub_2_2.sv:34) |
| sub_x_8        | DW01_sub       | width=16   | sub_35 (add_sub_2_2.sv:35) |
| add_x_9        | DW01_add       | width=16   | add_37 (add_sub_2_2.sv:37) |
| add_x_10       | DW01_add       | width=16   | add_38 (add_sub_2_2.sv:38) |
| sub_x_11       | DW01_sub       | width=16   | sub_40 (add_sub_2_2.sv:40) |
| sub_x_12       | DW01_sub       | width=16   | sub_41 (add_sub_2_2.sv:41) |
| add_x_13       | DW01_add       | width=16   | add_43 (add_sub_2_2.sv:43) |
| add_x_14       | DW01_add       | width=16   | add_44 (add_sub_2_2.sv:44) |
| sub_x_15       | DW01_sub       | width=16   | sub_46 (add_sub_2_2.sv:46) |
| sub_x_16       | DW01_sub       | width=16   | sub_47 (add_sub_2_2.sv:47) |
| add_x_17       | DW01_add       | width=16   | add_49 (add_sub_2_2.sv:49) |
| add_x_18       | DW01_add       | width=16   | add_50 (add_sub_2_2.sv:50) |
| sub_x_19       | DW01_sub       | width=16   | sub_52 (add_sub_2_2.sv:52) |
| sub_x_20       | DW01_sub       | width=16   | sub_53 (add_sub_2_2.sv:53) |
| add_x_21       | DW01_add       | width=16   | add_55 (add_sub_2_2.sv:55) |
| add_x_22       | DW01_add       | width=16   | add_56 (add_sub_2_2.sv:56) |
| sub_x_23       | DW01_sub       | width=16   | sub_58 (add_sub_2_2.sv:58) |
| sub_x_24       | DW01_sub       | width=16   | sub_59 (add_sub_2_2.sv:59) |
| add_x_25       | DW01_add       | width=16   | add_61 (add_sub_2_2.sv:61) |
| add_x_26       | DW01_add       | width=16   | add_62 (add_sub_2_2.sv:62) |
| sub_x_27       | DW01_sub       | width=16   | sub_64 (add_sub_2_2.sv:64) |
| sub_x_28       | DW01_sub       | width=16   | sub_65 (add_sub_2_2.sv:65) |
| add_x_29       | DW01_add       | width=16   | add_67 (add_sub_2_2.sv:67) |
| add_x_30       | DW01_add       | width=16   | add_68 (add_sub_2_2.sv:68) |
| sub_x_31       | DW01_sub       | width=16   | sub_70 (add_sub_2_2.sv:70) |
| sub_x_32       | DW01_sub       | width=16   | sub_71 (add_sub_2_2.sv:71) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_x_1            | DW01_add         | apparch (area)     |                |
| add_x_2            | DW01_add         | apparch (area)     |                |
| sub_x_3            | DW01_sub         | apparch (area)     |                |
| sub_x_4            | DW01_sub         | apparch (area)     |                |
| add_x_5            | DW01_add         | apparch (area)     |                |
| add_x_6            | DW01_add         | apparch (area)     |                |
| sub_x_7            | DW01_sub         | apparch (area)     |                |
| sub_x_8            | DW01_sub         | apparch (area)     |                |
| add_x_9            | DW01_add         | apparch (area)     |                |
| add_x_10           | DW01_add         | apparch (area)     |                |
| sub_x_11           | DW01_sub         | apparch (area)     |                |
| sub_x_12           | DW01_sub         | apparch (area)     |                |
| add_x_13           | DW01_add         | apparch (area)     |                |
| add_x_14           | DW01_add         | apparch (area)     |                |
| sub_x_15           | DW01_sub         | apparch (area)     |                |
| sub_x_16           | DW01_sub         | apparch (area)     |                |
| add_x_17           | DW01_add         | apparch (area)     |                |
| add_x_18           | DW01_add         | apparch (area)     |                |
| sub_x_19           | DW01_sub         | apparch (area)     |                |
| sub_x_20           | DW01_sub         | apparch (area)     |                |
| add_x_21           | DW01_add         | apparch (area)     |                |
| add_x_22           | DW01_add         | apparch (area)     |                |
| sub_x_23           | DW01_sub         | apparch (area)     |                |
| sub_x_24           | DW01_sub         | apparch (area)     |                |
| add_x_25           | DW01_add         | apparch (area)     |                |
| add_x_26           | DW01_add         | apparch (area)     |                |
| sub_x_27           | DW01_sub         | apparch (area)     |                |
| sub_x_28           | DW01_sub         | apparch (area)     |                |
| add_x_29           | DW01_add         | apparch (area)     |                |
| add_x_30           | DW01_add         | apparch (area)     |                |
| sub_x_31           | DW01_sub         | apparch (area)     |                |
| sub_x_32           | DW01_sub         | apparch (area)     |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : butterfly_2_1_I_WIDTH13_O_WIDTH15_DATA_WIDTH16
****************************************

No implementations to report
 
****************************************
Design : fac8_1_2_1_I_WIDTH14_FAC_WIDTH23_O_WIDTH15_DATA_WIDTH16_SHIFT8
****************************************

Resource Report for this hierarchy in file
        /home/aedu45/asic_edu_red/project/020_250804_fft_real_final/fac_8_1_2_1.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| DP_OP_113J28_122_3241           |            |                            |
|                | DP_OP_113J28_122_3241 |     |                            |
| DP_OP_114J28_123_3241           |            |                            |
|                | DP_OP_114J28_123_3241 |     |                            |
| DP_OP_115J28_124_3241           |            |                            |
|                | DP_OP_115J28_124_3241 |     |                            |
| DP_OP_116J28_125_3241           |            |                            |
|                | DP_OP_116J28_125_3241 |     |                            |
| sub_x_23       | DW01_sub       | width=23   | add_38_I4 (fac_8_1_2_1.sv:38) |
              |                |            | sub_mult_56_3 (fac_8_1_2_1.sv:56) |
| sub_x_24       | DW01_sub       | width=23   | add_38_I12 (fac_8_1_2_1.sv:38) |
             |                |            | sub_mult_56_3_I2 (fac_8_1_2_1.sv:56) |
=============================================================================

Datapath Report for DP_OP_113J28_122_3241
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_113J28_122_3241 | mult_61_3 (fac_8_1_2_1.sv:61)                      |
|                      | add_61_4 (fac_8_1_2_1.sv:61)                        |
|                      | add_37_I6 (fac_8_1_2_1.sv:37)                       |
|                      | sub_62 (fac_8_1_2_1.sv:62)                          |
|                      | add_38_I6 (fac_8_1_2_1.sv:38)                       |
|                      | mult_61_5 (fac_8_1_2_1.sv:61)                       |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 14    |                                          |
| T33   | IFO  | Signed   | 23    | $unsigned(8'b10110101) * I1 (fac_8_1_2_1.sv:61) |
| T34   | IFO  | Signed   | 23    | $unsigned(8'b10110101) * I2 (fac_8_1_2_1.sv:61) |
| T106  | IFO  | Unsigned | 23    | $unsigned(8'b10000000) + T34 ( fac_8_1_2_1.sv:37 fac_8_1_2_1.sv:38 fac_8_1_2_1.sv:61 fac_8_1_2_1.sv:62 ) |
| O1    | PO   | Unsigned | 23    | T33 + T106 ( fac_8_1_2_1.sv:37 fac_8_1_2_1.sv:61 ) |
| O2    | PO   | Signed   | 23    | -T33 + T106 ( fac_8_1_2_1.sv:38 fac_8_1_2_1.sv:62 ) |
==============================================================================

Datapath Report for DP_OP_114J28_123_3241
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_114J28_123_3241 | mult_67_3 (fac_8_1_2_1.sv:67)                      |
|                      | sub_67 (fac_8_1_2_1.sv:67)                          |
|                      | add_37_I8 (fac_8_1_2_1.sv:37)                       |
|                      | mult_67_5 (fac_8_1_2_1.sv:67)                       |
|                      | add_68_4 (fac_8_1_2_1.sv:68)                        |
|                      | sub_68 (fac_8_1_2_1.sv:68)                          |
|                      | add_38_I8 (fac_8_1_2_1.sv:38)                       |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 14    |                                          |
| T37   | IFO  | Signed   | 23    | $unsigned(8'b10110101) * I1 (fac_8_1_2_1.sv:67) |
| T38   | IFO  | Signed   | 23    | $unsigned(8'b10110101) * I2 (fac_8_1_2_1.sv:67) |
| O1    | PO   | Signed   | 23    | T37 - T38 + $unsigned(8'b10000000) ( fac_8_1_2_1.sv:37 fac_8_1_2_1.sv:67 ) |
| O2    | PO   | Signed   | 23    | -T37 - T38 + $unsigned(23'b00000000000000010000000) ( fac_8_1_2_1.sv:38 fac_8_1_2_1.sv:68 ) |
==============================================================================

Datapath Report for DP_OP_115J28_124_3241
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_115J28_124_3241 | mult_61_3_I2 (fac_8_1_2_1.sv:61)                   |
|                      | add_61_4_I2 (fac_8_1_2_1.sv:61)                     |
|                      | add_37_I14 (fac_8_1_2_1.sv:37)                      |
|                      | sub_62_I2 (fac_8_1_2_1.sv:62)                       |
|                      | add_38_I14 (fac_8_1_2_1.sv:38)                      |
|                      | mult_61_5_I2 (fac_8_1_2_1.sv:61)                    |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 14    |                                          |
| T43   | IFO  | Signed   | 23    | $unsigned(8'b10110101) * I1 (fac_8_1_2_1.sv:61) |
| T44   | IFO  | Signed   | 23    | $unsigned(8'b10110101) * I2 (fac_8_1_2_1.sv:61) |
| T112  | IFO  | Unsigned | 23    | $unsigned(8'b10000000) + T44 ( fac_8_1_2_1.sv:37 fac_8_1_2_1.sv:38 fac_8_1_2_1.sv:61 fac_8_1_2_1.sv:62 ) |
| O1    | PO   | Unsigned | 23    | T43 + T112 ( fac_8_1_2_1.sv:37 fac_8_1_2_1.sv:61 ) |
| O2    | PO   | Signed   | 23    | -T43 + T112 ( fac_8_1_2_1.sv:38 fac_8_1_2_1.sv:62 ) |
==============================================================================

Datapath Report for DP_OP_116J28_125_3241
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_116J28_125_3241 | mult_67_3_I2 (fac_8_1_2_1.sv:67)                   |
|                      | sub_67_I2 (fac_8_1_2_1.sv:67)                       |
|                      | add_37_I16 (fac_8_1_2_1.sv:37)                      |
|                      | mult_67_5_I2 (fac_8_1_2_1.sv:67)                    |
|                      | add_68_4_I2 (fac_8_1_2_1.sv:68)                     |
|                      | sub_68_I2 (fac_8_1_2_1.sv:68)                       |
|                      | add_38_I16 (fac_8_1_2_1.sv:38)                      |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 14    |                                          |
| T47   | IFO  | Signed   | 23    | $unsigned(8'b10110101) * I1 (fac_8_1_2_1.sv:67) |
| T48   | IFO  | Signed   | 23    | $unsigned(8'b10110101) * I2 (fac_8_1_2_1.sv:67) |
| O1    | PO   | Signed   | 23    | T47 - T48 + $unsigned(8'b10000000) ( fac_8_1_2_1.sv:37 fac_8_1_2_1.sv:67 ) |
| O2    | PO   | Signed   | 23    | -T47 - T48 + $unsigned(23'b00000000000000010000000) ( fac_8_1_2_1.sv:38 fac_8_1_2_1.sv:68 ) |
==============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| sub_x_23           | DW01_sub         | apparch (area)     |                |
| sub_x_24           | DW01_sub         | apparch (area)     |                |
| DP_OP_113J28_122_3241                 |                    |                |
|                    | DP_OP_113J28_122_3241 | str (area)    |                |
| DP_OP_114J28_123_3241                 |                    |                |
|                    | DP_OP_114J28_123_3241 | str (area)    |                |
| DP_OP_115J28_124_3241                 |                    |                |
|                    | DP_OP_115J28_124_3241 | str (area)    |                |
| DP_OP_116J28_125_3241                 |                    |                |
|                    | DP_OP_116J28_125_3241 | str (area)    |                |
===============================================================================

 
****************************************
Design : add_sub_2_1_I_WIDTH13_O_WIDTH14_DATA_WIDTH16
****************************************

Resource Report for this hierarchy in file
        /home/aedu45/asic_edu_red/project/020_250804_fft_real_final/add_sub_2_1.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| add_x_1        | DW01_add       | width=14   | add_29_2 (add_sub_2_1.sv:29) |
| add_x_2        | DW01_add       | width=14   | add_30_2 (add_sub_2_1.sv:30) |
| add_x_3        | DW01_add       | width=14   | add_29_2_I2 (add_sub_2_1.sv:29) |
| add_x_4        | DW01_add       | width=14   | add_30_2_I2 (add_sub_2_1.sv:30) |
| sub_x_5        | DW01_sub       | width=14   | sub_34_2 (add_sub_2_1.sv:34) |
| sub_x_6        | DW01_sub       | width=14   | sub_35_2 (add_sub_2_1.sv:35) |
| sub_x_7        | DW01_sub       | width=14   | sub_34_2_I2 (add_sub_2_1.sv:34) |
| sub_x_8        | DW01_sub       | width=14   | sub_35_2_I2 (add_sub_2_1.sv:35) |
| add_x_9        | DW01_add       | width=14   | add_39_2 (add_sub_2_1.sv:39) |
| add_x_10       | DW01_add       | width=14   | add_40_2 (add_sub_2_1.sv:40) |
| add_x_11       | DW01_add       | width=14   | add_39_2_I2 (add_sub_2_1.sv:39) |
| add_x_12       | DW01_add       | width=14   | add_40_2_I2 (add_sub_2_1.sv:40) |
| sub_x_13       | DW01_sub       | width=14   | sub_44_2 (add_sub_2_1.sv:44) |
| sub_x_14       | DW01_sub       | width=14   | sub_45_2 (add_sub_2_1.sv:45) |
| sub_x_15       | DW01_sub       | width=14   | sub_44_2_I2 (add_sub_2_1.sv:44) |
| sub_x_16       | DW01_sub       | width=14   | sub_45_2_I2 (add_sub_2_1.sv:45) |
| add_x_17       | DW01_add       | width=14   | add_49_2 (add_sub_2_1.sv:49) |
| add_x_18       | DW01_add       | width=14   | add_50_2 (add_sub_2_1.sv:50) |
| add_x_19       | DW01_add       | width=14   | add_49_2_I2 (add_sub_2_1.sv:49) |
| add_x_20       | DW01_add       | width=14   | add_50_2_I2 (add_sub_2_1.sv:50) |
| sub_x_21       | DW01_sub       | width=14   | sub_54_2 (add_sub_2_1.sv:54) |
| sub_x_22       | DW01_sub       | width=14   | sub_55_2 (add_sub_2_1.sv:55) |
| sub_x_23       | DW01_sub       | width=14   | sub_54_2_I2 (add_sub_2_1.sv:54) |
| sub_x_24       | DW01_sub       | width=14   | sub_55_2_I2 (add_sub_2_1.sv:55) |
| add_x_25       | DW01_add       | width=14   | add_59_2 (add_sub_2_1.sv:59) |
| add_x_26       | DW01_add       | width=14   | add_60_2 (add_sub_2_1.sv:60) |
| add_x_27       | DW01_add       | width=14   | add_59_2_I2 (add_sub_2_1.sv:59) |
| add_x_28       | DW01_add       | width=14   | add_60_2_I2 (add_sub_2_1.sv:60) |
| sub_x_29       | DW01_sub       | width=14   | sub_64_2 (add_sub_2_1.sv:64) |
| sub_x_30       | DW01_sub       | width=14   | sub_65_2 (add_sub_2_1.sv:65) |
| sub_x_31       | DW01_sub       | width=14   | sub_64_2_I2 (add_sub_2_1.sv:64) |
| sub_x_32       | DW01_sub       | width=14   | sub_65_2_I2 (add_sub_2_1.sv:65) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_x_1            | DW01_add         | apparch (area)     |                |
| add_x_2            | DW01_add         | apparch (area)     |                |
| add_x_3            | DW01_add         | apparch (area)     |                |
| add_x_4            | DW01_add         | apparch (area)     |                |
| sub_x_5            | DW01_sub         | apparch (area)     |                |
| sub_x_6            | DW01_sub         | apparch (area)     |                |
| sub_x_7            | DW01_sub         | apparch (area)     |                |
| sub_x_8            | DW01_sub         | apparch (area)     |                |
| add_x_9            | DW01_add         | apparch (area)     |                |
| add_x_10           | DW01_add         | apparch (area)     |                |
| add_x_11           | DW01_add         | apparch (area)     |                |
| add_x_12           | DW01_add         | apparch (area)     |                |
| sub_x_13           | DW01_sub         | apparch (area)     |                |
| sub_x_14           | DW01_sub         | apparch (area)     |                |
| sub_x_15           | DW01_sub         | apparch (area)     |                |
| sub_x_16           | DW01_sub         | apparch (area)     |                |
| add_x_17           | DW01_add         | apparch (area)     |                |
| add_x_18           | DW01_add         | apparch (area)     |                |
| add_x_19           | DW01_add         | apparch (area)     |                |
| add_x_20           | DW01_add         | apparch (area)     |                |
| sub_x_21           | DW01_sub         | apparch (area)     |                |
| sub_x_22           | DW01_sub         | apparch (area)     |                |
| sub_x_23           | DW01_sub         | apparch (area)     |                |
| sub_x_24           | DW01_sub         | apparch (area)     |                |
| add_x_25           | DW01_add         | apparch (area)     |                |
| add_x_26           | DW01_add         | apparch (area)     |                |
| add_x_27           | DW01_add         | apparch (area)     |                |
| add_x_28           | DW01_add         | apparch (area)     |                |
| sub_x_29           | DW01_sub         | apparch (area)     |                |
| sub_x_30           | DW01_sub         | apparch (area)     |                |
| sub_x_31           | DW01_sub         | apparch (area)     |                |
| sub_x_32           | DW01_sub         | apparch (area)     |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : butterfly_2_0_I_WIDTH12_O_WIDTH13_DATA_WIDTH16
****************************************

No implementations to report
 
****************************************
Design : add_sub_2_0_I_WIDTH12_O_WIDTH13
****************************************

Resource Report for this hierarchy in file
        /home/aedu45/asic_edu_red/project/020_250804_fft_real_final/add_sub_2_0.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| add_x_1        | DW01_add       | width=13   | add_25_2 (add_sub_2_0.sv:25) |
| add_x_2        | DW01_add       | width=13   | add_26_2 (add_sub_2_0.sv:26) |
| add_x_3        | DW01_add       | width=13   | add_25_2_I2 (add_sub_2_0.sv:25) |
| add_x_4        | DW01_add       | width=13   | add_26_2_I2 (add_sub_2_0.sv:26) |
| add_x_5        | DW01_add       | width=13   | add_25_2_I3 (add_sub_2_0.sv:25) |
| add_x_6        | DW01_add       | width=13   | add_26_2_I3 (add_sub_2_0.sv:26) |
| add_x_7        | DW01_add       | width=13   | add_25_2_I4 (add_sub_2_0.sv:25) |
| add_x_8        | DW01_add       | width=13   | add_26_2_I4 (add_sub_2_0.sv:26) |
| sub_x_9        | DW01_sub       | width=13   | sub_30_2 (add_sub_2_0.sv:30) |
| sub_x_10       | DW01_sub       | width=13   | sub_31_2 (add_sub_2_0.sv:31) |
| sub_x_11       | DW01_sub       | width=13   | sub_30_2_I2 (add_sub_2_0.sv:30) |
| sub_x_12       | DW01_sub       | width=13   | sub_31_2_I2 (add_sub_2_0.sv:31) |
| sub_x_13       | DW01_sub       | width=13   | sub_35_2 (add_sub_2_0.sv:35) |
| sub_x_14       | DW01_sub       | width=13   | sub_36_2 (add_sub_2_0.sv:36) |
| sub_x_15       | DW01_sub       | width=13   | sub_35_2_I2 (add_sub_2_0.sv:35) |
| sub_x_16       | DW01_sub       | width=13   | sub_36_2_I2 (add_sub_2_0.sv:36) |
| add_x_17       | DW01_add       | width=13   | add_40_2 (add_sub_2_0.sv:40) |
| add_x_18       | DW01_add       | width=13   | add_41_2 (add_sub_2_0.sv:41) |
| add_x_19       | DW01_add       | width=13   | add_40_2_I2 (add_sub_2_0.sv:40) |
| add_x_20       | DW01_add       | width=13   | add_41_2_I2 (add_sub_2_0.sv:41) |
| add_x_21       | DW01_add       | width=13   | add_40_2_I3 (add_sub_2_0.sv:40) |
| add_x_22       | DW01_add       | width=13   | add_41_2_I3 (add_sub_2_0.sv:41) |
| add_x_23       | DW01_add       | width=13   | add_40_2_I4 (add_sub_2_0.sv:40) |
| add_x_24       | DW01_add       | width=13   | add_41_2_I4 (add_sub_2_0.sv:41) |
| sub_x_25       | DW01_sub       | width=13   | sub_45_2 (add_sub_2_0.sv:45) |
| sub_x_26       | DW01_sub       | width=13   | sub_46_2 (add_sub_2_0.sv:46) |
| sub_x_27       | DW01_sub       | width=13   | sub_45_2_I2 (add_sub_2_0.sv:45) |
| sub_x_28       | DW01_sub       | width=13   | sub_46_2_I2 (add_sub_2_0.sv:46) |
| sub_x_29       | DW01_sub       | width=13   | sub_50_2 (add_sub_2_0.sv:50) |
| sub_x_30       | DW01_sub       | width=13   | sub_51_2 (add_sub_2_0.sv:51) |
| sub_x_31       | DW01_sub       | width=13   | sub_50_2_I2 (add_sub_2_0.sv:50) |
| sub_x_32       | DW01_sub       | width=13   | sub_51_2_I2 (add_sub_2_0.sv:51) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_x_1            | DW01_add         | apparch (area)     |                |
| add_x_2            | DW01_add         | apparch (area)     |                |
| add_x_3            | DW01_add         | apparch (area)     |                |
| add_x_4            | DW01_add         | apparch (area)     |                |
| add_x_5            | DW01_add         | apparch (area)     |                |
| add_x_6            | DW01_add         | apparch (area)     |                |
| add_x_7            | DW01_add         | apparch (area)     |                |
| add_x_8            | DW01_add         | apparch (area)     |                |
| sub_x_9            | DW01_sub         | apparch (area)     |                |
| sub_x_10           | DW01_sub         | apparch (area)     |                |
| sub_x_11           | DW01_sub         | apparch (area)     |                |
| sub_x_12           | DW01_sub         | apparch (area)     |                |
| sub_x_13           | DW01_sub         | apparch (area)     |                |
| sub_x_14           | DW01_sub         | apparch (area)     |                |
| sub_x_15           | DW01_sub         | apparch (area)     |                |
| sub_x_16           | DW01_sub         | apparch (area)     |                |
| add_x_17           | DW01_add         | apparch (area)     |                |
| add_x_18           | DW01_add         | apparch (area)     |                |
| add_x_19           | DW01_add         | apparch (area)     |                |
| add_x_20           | DW01_add         | apparch (area)     |                |
| add_x_21           | DW01_add         | apparch (area)     |                |
| add_x_22           | DW01_add         | apparch (area)     |                |
| add_x_23           | DW01_add         | apparch (area)     |                |
| add_x_24           | DW01_add         | apparch (area)     |                |
| sub_x_25           | DW01_sub         | apparch (area)     |                |
| sub_x_26           | DW01_sub         | apparch (area)     |                |
| sub_x_27           | DW01_sub         | apparch (area)     |                |
| sub_x_28           | DW01_sub         | apparch (area)     |                |
| sub_x_29           | DW01_sub         | apparch (area)     |                |
| sub_x_30           | DW01_sub         | apparch (area)     |                |
| sub_x_31           | DW01_sub         | apparch (area)     |                |
| sub_x_32           | DW01_sub         | apparch (area)     |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : butterfly_1_WIDTH_1_0_IN11_WIDTH_1_0_OUT12_WIDTH_1_1_OUT14_WIDTH_1_2_OUT24_WIDTH_CBFP_1_OUT12_DATA_WIDTH16
****************************************

No implementations to report
 
****************************************
Design : cbfp_1_I_WIDTH24_O_WIDTH12_DATA_WIDTH16
****************************************

Resource Report for this hierarchy in file
        /home/aedu45/asic_edu_red/project/020_250804_fft_real_final/cbfp_1.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| add_x_1        | DW01_inc       | width=6    | add_38 (cbfp_1.sv:38)      |
|                |                |            | add_40 (cbfp_1.sv:40)      |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_x_1            | DW01_inc         | apparch (area)     |                |
===============================================================================

 
****************************************
Design : bit_shift_1_LENGTH13_I_WIDTH25_O_WIDTH12_DATA_WIDTH16
****************************************

Resource Report for this hierarchy in file
        /home/aedu45/asic_edu_red/project/020_250804_fft_real_final/bit_shift_1.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| gt_x_1         | DW_cmp         | width=5    | gt_35 (bit_shift_1.sv:35)  |
| ash_2          | DW_leftsh      | A_width=25 | sla_36 (bit_shift_1.sv:36) |
|                |                | SH_width=5 |                            |
| ash_3          | DW_leftsh      | A_width=25 | sla_37 (bit_shift_1.sv:37) |
|                |                | SH_width=5 |                            |
| ashr_5         | DW_rightsh     | A_width=25 | sra_39 (bit_shift_1.sv:39) |
|                |                | SH_width=32 |                           |
| ashr_6         | DW_rightsh     | A_width=25 | sra_40 (bit_shift_1.sv:40) |
|                |                | SH_width=32 |                           |
| ash_7          | DW_leftsh      | A_width=25 | sla_36_I2 (bit_shift_1.sv:36) |
              |                | SH_width=5 |                            |
| ash_8          | DW_leftsh      | A_width=25 | sla_37_I2 (bit_shift_1.sv:37) |
              |                | SH_width=5 |                            |
| ashr_9         | DW_rightsh     | A_width=25 | sra_39_I2 (bit_shift_1.sv:39) |
              |                | SH_width=32 |                           |
| ashr_10        | DW_rightsh     | A_width=25 | sra_40_I2 (bit_shift_1.sv:40) |
              |                | SH_width=32 |                           |
| ash_11         | DW_leftsh      | A_width=25 | sla_36_I3 (bit_shift_1.sv:36) |
              |                | SH_width=5 |                            |
| ash_12         | DW_leftsh      | A_width=25 | sla_37_I3 (bit_shift_1.sv:37) |
              |                | SH_width=5 |                            |
| ashr_13        | DW_rightsh     | A_width=25 | sra_39_I3 (bit_shift_1.sv:39) |
              |                | SH_width=32 |                           |
| ashr_14        | DW_rightsh     | A_width=25 | sra_40_I3 (bit_shift_1.sv:40) |
              |                | SH_width=32 |                           |
| ash_15         | DW_leftsh      | A_width=25 | sla_36_I4 (bit_shift_1.sv:36) |
              |                | SH_width=5 |                            |
| ash_16         | DW_leftsh      | A_width=25 | sla_37_I4 (bit_shift_1.sv:37) |
              |                | SH_width=5 |                            |
| ashr_17        | DW_rightsh     | A_width=25 | sra_39_I4 (bit_shift_1.sv:39) |
              |                | SH_width=32 |                           |
| ashr_18        | DW_rightsh     | A_width=25 | sra_40_I4 (bit_shift_1.sv:40) |
              |                | SH_width=32 |                           |
| ash_19         | DW_leftsh      | A_width=25 | sla_36_I5 (bit_shift_1.sv:36) |
              |                | SH_width=5 |                            |
| ash_20         | DW_leftsh      | A_width=25 | sla_37_I5 (bit_shift_1.sv:37) |
              |                | SH_width=5 |                            |
| ashr_21        | DW_rightsh     | A_width=25 | sra_39_I5 (bit_shift_1.sv:39) |
              |                | SH_width=32 |                           |
| ashr_22        | DW_rightsh     | A_width=25 | sra_40_I5 (bit_shift_1.sv:40) |
              |                | SH_width=32 |                           |
| ash_23         | DW_leftsh      | A_width=25 | sla_36_I6 (bit_shift_1.sv:36) |
              |                | SH_width=5 |                            |
| ash_24         | DW_leftsh      | A_width=25 | sla_37_I6 (bit_shift_1.sv:37) |
              |                | SH_width=5 |                            |
| ashr_25        | DW_rightsh     | A_width=25 | sra_39_I6 (bit_shift_1.sv:39) |
              |                | SH_width=32 |                           |
| ashr_26        | DW_rightsh     | A_width=25 | sra_40_I6 (bit_shift_1.sv:40) |
              |                | SH_width=32 |                           |
| ash_27         | DW_leftsh      | A_width=25 | sla_36_I7 (bit_shift_1.sv:36) |
              |                | SH_width=5 |                            |
| ash_28         | DW_leftsh      | A_width=25 | sla_37_I7 (bit_shift_1.sv:37) |
              |                | SH_width=5 |                            |
| ashr_29        | DW_rightsh     | A_width=25 | sra_39_I7 (bit_shift_1.sv:39) |
              |                | SH_width=32 |                           |
| ashr_30        | DW_rightsh     | A_width=25 | sra_40_I7 (bit_shift_1.sv:40) |
              |                | SH_width=32 |                           |
| ash_31         | DW_leftsh      | A_width=25 | sla_36_I8 (bit_shift_1.sv:36) |
              |                | SH_width=5 |                            |
| ash_32         | DW_leftsh      | A_width=25 | sla_37_I8 (bit_shift_1.sv:37) |
              |                | SH_width=5 |                            |
| ashr_33        | DW_rightsh     | A_width=25 | sra_39_I8 (bit_shift_1.sv:39) |
              |                | SH_width=32 |                           |
| ashr_34        | DW_rightsh     | A_width=25 | sra_40_I8 (bit_shift_1.sv:40) |
              |                | SH_width=32 |                           |
| gt_x_35        | DW_cmp         | width=5    | gt_50 (bit_shift_1.sv:50)  |
| ash_36         | DW_leftsh      | A_width=25 | sla_51 (bit_shift_1.sv:51) |
|                |                | SH_width=5 |                            |
| ash_37         | DW_leftsh      | A_width=25 | sla_52 (bit_shift_1.sv:52) |
|                |                | SH_width=5 |                            |
| ashr_39        | DW_rightsh     | A_width=25 | sra_54 (bit_shift_1.sv:54) |
|                |                | SH_width=32 |                           |
| ashr_40        | DW_rightsh     | A_width=25 | sra_55 (bit_shift_1.sv:55) |
|                |                | SH_width=32 |                           |
| ash_41         | DW_leftsh      | A_width=25 | sla_51_I2 (bit_shift_1.sv:51) |
              |                | SH_width=5 |                            |
| ash_42         | DW_leftsh      | A_width=25 | sla_52_I2 (bit_shift_1.sv:52) |
              |                | SH_width=5 |                            |
| ashr_43        | DW_rightsh     | A_width=25 | sra_54_I2 (bit_shift_1.sv:54) |
              |                | SH_width=32 |                           |
| ashr_44        | DW_rightsh     | A_width=25 | sra_55_I2 (bit_shift_1.sv:55) |
              |                | SH_width=32 |                           |
| ash_45         | DW_leftsh      | A_width=25 | sla_51_I3 (bit_shift_1.sv:51) |
              |                | SH_width=5 |                            |
| ash_46         | DW_leftsh      | A_width=25 | sla_52_I3 (bit_shift_1.sv:52) |
              |                | SH_width=5 |                            |
| ashr_47        | DW_rightsh     | A_width=25 | sra_54_I3 (bit_shift_1.sv:54) |
              |                | SH_width=32 |                           |
| ashr_48        | DW_rightsh     | A_width=25 | sra_55_I3 (bit_shift_1.sv:55) |
              |                | SH_width=32 |                           |
| ash_49         | DW_leftsh      | A_width=25 | sla_51_I4 (bit_shift_1.sv:51) |
              |                | SH_width=5 |                            |
| ash_50         | DW_leftsh      | A_width=25 | sla_52_I4 (bit_shift_1.sv:52) |
              |                | SH_width=5 |                            |
| ashr_51        | DW_rightsh     | A_width=25 | sra_54_I4 (bit_shift_1.sv:54) |
              |                | SH_width=32 |                           |
| ashr_52        | DW_rightsh     | A_width=25 | sra_55_I4 (bit_shift_1.sv:55) |
              |                | SH_width=32 |                           |
| ash_53         | DW_leftsh      | A_width=25 | sla_51_I5 (bit_shift_1.sv:51) |
              |                | SH_width=5 |                            |
| ash_54         | DW_leftsh      | A_width=25 | sla_52_I5 (bit_shift_1.sv:52) |
              |                | SH_width=5 |                            |
| ashr_55        | DW_rightsh     | A_width=25 | sra_54_I5 (bit_shift_1.sv:54) |
              |                | SH_width=32 |                           |
| ashr_56        | DW_rightsh     | A_width=25 | sra_55_I5 (bit_shift_1.sv:55) |
              |                | SH_width=32 |                           |
| ash_57         | DW_leftsh      | A_width=25 | sla_51_I6 (bit_shift_1.sv:51) |
              |                | SH_width=5 |                            |
| ash_58         | DW_leftsh      | A_width=25 | sla_52_I6 (bit_shift_1.sv:52) |
              |                | SH_width=5 |                            |
| ashr_59        | DW_rightsh     | A_width=25 | sra_54_I6 (bit_shift_1.sv:54) |
              |                | SH_width=32 |                           |
| ashr_60        | DW_rightsh     | A_width=25 | sra_55_I6 (bit_shift_1.sv:55) |
              |                | SH_width=32 |                           |
| ash_61         | DW_leftsh      | A_width=25 | sla_51_I7 (bit_shift_1.sv:51) |
              |                | SH_width=5 |                            |
| ash_62         | DW_leftsh      | A_width=25 | sla_52_I7 (bit_shift_1.sv:52) |
              |                | SH_width=5 |                            |
| ashr_63        | DW_rightsh     | A_width=25 | sra_54_I7 (bit_shift_1.sv:54) |
              |                | SH_width=32 |                           |
| ashr_64        | DW_rightsh     | A_width=25 | sra_55_I7 (bit_shift_1.sv:55) |
              |                | SH_width=32 |                           |
| ash_65         | DW_leftsh      | A_width=25 | sla_51_I8 (bit_shift_1.sv:51) |
              |                | SH_width=5 |                            |
| ash_66         | DW_leftsh      | A_width=25 | sla_52_I8 (bit_shift_1.sv:52) |
              |                | SH_width=5 |                            |
| ashr_67        | DW_rightsh     | A_width=25 | sra_54_I8 (bit_shift_1.sv:54) |
              |                | SH_width=32 |                           |
| ashr_68        | DW_rightsh     | A_width=25 | sra_55_I8 (bit_shift_1.sv:55) |
              |                | SH_width=32 |                           |
| sub_x_4        | DW01_sub       | width=6    | sub_39 (bit_shift_1.sv:39) |
|                |                |            | sub_39_I4 (bit_shift_1.sv:39) |
              |                |            | sub_39_I7 (bit_shift_1.sv:39) |
              |                |            | sub_40 (bit_shift_1.sv:40) |
|                |                |            | sub_40_I4 (bit_shift_1.sv:40) |
              |                |            | sub_40_I7 (bit_shift_1.sv:40) |
| sub_x_38       | DW01_sub       | width=6    | sub_54 (bit_shift_1.sv:54) |
|                |                |            | sub_54_I4 (bit_shift_1.sv:54) |
              |                |            | sub_54_I7 (bit_shift_1.sv:54) |
              |                |            | sub_55 (bit_shift_1.sv:55) |
|                |                |            | sub_55_I4 (bit_shift_1.sv:55) |
              |                |            | sub_55_I7 (bit_shift_1.sv:55) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| gt_x_1             | DW_cmp           | apparch (area)     |                |
| ash_2              | DW_leftsh        | astr (area)        |                |
| ash_3              | DW_leftsh        | astr (area)        |                |
| ashr_5             | DW_rightsh       | astr (area)        |                |
| ashr_6             | DW_rightsh       | astr (area)        |                |
| ash_7              | DW_leftsh        | astr (area)        |                |
| ash_8              | DW_leftsh        | astr (area)        |                |
| ashr_9             | DW_rightsh       | astr (area)        |                |
| ashr_10            | DW_rightsh       | astr (area)        |                |
| ash_11             | DW_leftsh        | astr (area)        |                |
| ash_12             | DW_leftsh        | astr (area)        |                |
| ashr_13            | DW_rightsh       | astr (area)        |                |
| ashr_14            | DW_rightsh       | astr (area)        |                |
| ash_15             | DW_leftsh        | astr (area)        |                |
| ash_16             | DW_leftsh        | astr (area)        |                |
| ashr_17            | DW_rightsh       | astr (area)        |                |
| ashr_18            | DW_rightsh       | astr (area)        |                |
| ash_19             | DW_leftsh        | astr (area)        |                |
| ash_20             | DW_leftsh        | astr (area)        |                |
| ashr_21            | DW_rightsh       | astr (area)        |                |
| ashr_22            | DW_rightsh       | astr (area)        |                |
| ash_23             | DW_leftsh        | astr (area)        |                |
| ash_24             | DW_leftsh        | astr (area)        |                |
| ashr_25            | DW_rightsh       | astr (area)        |                |
| ashr_26            | DW_rightsh       | astr (area)        |                |
| ash_27             | DW_leftsh        | astr (area)        |                |
| ash_28             | DW_leftsh        | astr (area)        |                |
| ashr_29            | DW_rightsh       | astr (area)        |                |
| ashr_30            | DW_rightsh       | astr (area)        |                |
| ash_31             | DW_leftsh        | astr (area)        |                |
| ash_32             | DW_leftsh        | astr (area)        |                |
| ashr_33            | DW_rightsh       | astr (area)        |                |
| ashr_34            | DW_rightsh       | astr (area)        |                |
| gt_x_35            | DW_cmp           | apparch (area)     |                |
| ash_36             | DW_leftsh        | astr (area)        |                |
| ash_37             | DW_leftsh        | astr (area)        |                |
| ashr_39            | DW_rightsh       | astr (area)        |                |
| ashr_40            | DW_rightsh       | astr (area)        |                |
| ash_41             | DW_leftsh        | astr (area)        |                |
| ash_42             | DW_leftsh        | astr (area)        |                |
| ashr_43            | DW_rightsh       | astr (area)        |                |
| ashr_44            | DW_rightsh       | astr (area)        |                |
| ash_45             | DW_leftsh        | astr (area)        |                |
| ash_46             | DW_leftsh        | astr (area)        |                |
| ashr_47            | DW_rightsh       | astr (area)        |                |
| ashr_48            | DW_rightsh       | astr (area)        |                |
| ash_49             | DW_leftsh        | astr (area)        |                |
| ash_50             | DW_leftsh        | astr (area)        |                |
| ashr_51            | DW_rightsh       | astr (area)        |                |
| ashr_52            | DW_rightsh       | astr (area)        |                |
| ash_53             | DW_leftsh        | astr (area)        |                |
| ash_54             | DW_leftsh        | astr (area)        |                |
| ashr_55            | DW_rightsh       | astr (area)        |                |
| ashr_56            | DW_rightsh       | astr (area)        |                |
| ash_57             | DW_leftsh        | astr (area)        |                |
| ash_58             | DW_leftsh        | astr (area)        |                |
| ashr_59            | DW_rightsh       | astr (area)        |                |
| ashr_60            | DW_rightsh       | astr (area)        |                |
| ash_61             | DW_leftsh        | astr (area)        |                |
| ash_62             | DW_leftsh        | astr (area)        |                |
| ashr_63            | DW_rightsh       | astr (area)        |                |
| ashr_64            | DW_rightsh       | astr (area)        |                |
| ash_65             | DW_leftsh        | astr (area)        |                |
| ash_66             | DW_leftsh        | astr (area)        |                |
| ashr_67            | DW_rightsh       | astr (area)        |                |
| ashr_68            | DW_rightsh       | astr (area)        |                |
| sub_x_4            | DW01_sub         | apparch (area)     |                |
| sub_x_38           | DW01_sub         | apparch (area)     |                |
===============================================================================

 
****************************************
Design : min_detect_1_DATA_WIDTH16
****************************************

Resource Report for this hierarchy in file
        /home/aedu45/asic_edu_red/project/020_250804_fft_real_final/min_detect_1.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| lt_x_1         | DW_cmp         | width=5    | lt_27 (min_detect_1.sv:27) |
| lt_x_2         | DW_cmp         | width=5    | lt_29 (min_detect_1.sv:29) |
| lt_x_3         | DW_cmp         | width=5    | lt_27_I2 (min_detect_1.sv:27) |
| lt_x_4         | DW_cmp         | width=5    | lt_29_I2 (min_detect_1.sv:29) |
| lt_x_5         | DW_cmp         | width=5    | lt_27_I3 (min_detect_1.sv:27) |
| lt_x_6         | DW_cmp         | width=5    | lt_29_I3 (min_detect_1.sv:29) |
| lt_x_7         | DW_cmp         | width=5    | lt_27_I4 (min_detect_1.sv:27) |
| lt_x_8         | DW_cmp         | width=5    | lt_29_I4 (min_detect_1.sv:29) |
| lt_x_9         | DW_cmp         | width=5    | lt_27_I5 (min_detect_1.sv:27) |
| lt_x_10        | DW_cmp         | width=5    | lt_29_I5 (min_detect_1.sv:29) |
| lt_x_11        | DW_cmp         | width=5    | lt_27_I6 (min_detect_1.sv:27) |
| lt_x_12        | DW_cmp         | width=5    | lt_29_I6 (min_detect_1.sv:29) |
| lt_x_13        | DW_cmp         | width=5    | lt_27_I7 (min_detect_1.sv:27) |
| lt_x_14        | DW_cmp         | width=5    | lt_29_I7 (min_detect_1.sv:29) |
| lt_x_15        | DW_cmp         | width=5    | lt_37 (min_detect_1.sv:37) |
| lt_x_16        | DW_cmp         | width=5    | lt_39 (min_detect_1.sv:39) |
| lt_x_17        | DW_cmp         | width=5    | lt_37_I2 (min_detect_1.sv:37) |
| lt_x_18        | DW_cmp         | width=5    | lt_39_I2 (min_detect_1.sv:39) |
| lt_x_19        | DW_cmp         | width=5    | lt_37_I3 (min_detect_1.sv:37) |
| lt_x_20        | DW_cmp         | width=5    | lt_39_I3 (min_detect_1.sv:39) |
| lt_x_21        | DW_cmp         | width=5    | lt_37_I4 (min_detect_1.sv:37) |
| lt_x_22        | DW_cmp         | width=5    | lt_39_I4 (min_detect_1.sv:39) |
| lt_x_23        | DW_cmp         | width=5    | lt_37_I5 (min_detect_1.sv:37) |
| lt_x_24        | DW_cmp         | width=5    | lt_39_I5 (min_detect_1.sv:39) |
| lt_x_25        | DW_cmp         | width=5    | lt_37_I6 (min_detect_1.sv:37) |
| lt_x_26        | DW_cmp         | width=5    | lt_39_I6 (min_detect_1.sv:39) |
| lt_x_27        | DW_cmp         | width=5    | lt_37_I7 (min_detect_1.sv:37) |
| lt_x_28        | DW_cmp         | width=5    | lt_39_I7 (min_detect_1.sv:39) |
| lt_x_29        | DW_cmp         | width=5    | lt_43 (min_detect_1.sv:43) |
| lt_x_30        | DW_cmp         | width=5    | lt_48 (min_detect_1.sv:48) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| lt_x_1             | DW_cmp           | apparch (area)     |                |
| lt_x_2             | DW_cmp           | apparch (area)     |                |
| lt_x_3             | DW_cmp           | apparch (area)     |                |
| lt_x_4             | DW_cmp           | apparch (area)     |                |
| lt_x_5             | DW_cmp           | apparch (area)     |                |
| lt_x_6             | DW_cmp           | apparch (area)     |                |
| lt_x_7             | DW_cmp           | apparch (area)     |                |
| lt_x_8             | DW_cmp           | apparch (area)     |                |
| lt_x_9             | DW_cmp           | apparch (area)     |                |
| lt_x_10            | DW_cmp           | apparch (area)     |                |
| lt_x_11            | DW_cmp           | apparch (area)     |                |
| lt_x_12            | DW_cmp           | apparch (area)     |                |
| lt_x_13            | DW_cmp           | apparch (area)     |                |
| lt_x_14            | DW_cmp           | apparch (area)     |                |
| lt_x_15            | DW_cmp           | apparch (area)     |                |
| lt_x_16            | DW_cmp           | apparch (area)     |                |
| lt_x_17            | DW_cmp           | apparch (area)     |                |
| lt_x_18            | DW_cmp           | apparch (area)     |                |
| lt_x_19            | DW_cmp           | apparch (area)     |                |
| lt_x_20            | DW_cmp           | apparch (area)     |                |
| lt_x_21            | DW_cmp           | apparch (area)     |                |
| lt_x_22            | DW_cmp           | apparch (area)     |                |
| lt_x_23            | DW_cmp           | apparch (area)     |                |
| lt_x_24            | DW_cmp           | apparch (area)     |                |
| lt_x_25            | DW_cmp           | apparch (area)     |                |
| lt_x_26            | DW_cmp           | apparch (area)     |                |
| lt_x_27            | DW_cmp           | apparch (area)     |                |
| lt_x_28            | DW_cmp           | apparch (area)     |                |
| lt_x_29            | DW_cmp           | apparch (area)     |                |
| lt_x_30            | DW_cmp           | apparch (area)     |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : mag_detect_1_I_WIDTH24_DATA_WIDTH16_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : mag_detect_1_I_WIDTH24_DATA_WIDTH16_1
****************************************

No implementations to report
 
****************************************
Design : butterfly_1_2_I_WIDTH14_O_WIDTH24_DATA_WIDTH16
****************************************

Resource Report for this hierarchy in file
        /home/aedu45/asic_edu_red/project/020_250804_fft_real_final/bf_1_2.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| add_x_2        | DW01_inc       | width=2    | add_47 (bf_1_2.sv:47)      |
| add_x_1        | DW01_inc       | width=7    | add_41 (bf_1_2.sv:41)      |
|                |                |            | add_43 (bf_1_2.sv:43)      |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_x_2            | DW01_inc         | apparch (area)     |                |
| add_x_1            | DW01_inc         | apparch (area)     |                |
===============================================================================

 
****************************************
Design : twiddle_mult_m1_I_WIDTH15_O_WIDTH24_DATA_WIDTH16
****************************************

Resource Report for this hierarchy in file
        /home/aedu45/asic_edu_red/project/020_250804_fft_real_final/twiddle_mult_m1.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
=============================================================================


No implementations to report
 
****************************************
Design : mutl_tw_WIDTH15_0
****************************************

Resource Report for this hierarchy in file
        /home/aedu45/asic_edu_red/project/020_250804_fft_real_final/mult_tw.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| DP_OP_7J24_122_8233             |            |                            |
|                | DP_OP_7J24_122_8233 |       |                            |
| DP_OP_8J24_123_8233             |            |                            |
|                | DP_OP_8J24_123_8233 |       |                            |
=============================================================================

Datapath Report for DP_OP_7J24_122_8233
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_7J24_122_8233  | mult_38 (mult_tw.sv:38) sub_38 (mult_tw.sv:38)      |
|                      | mult_38_2 (mult_tw.sv:38)                           |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 15    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 15    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T0    | IFO  | Signed   | 24    | I1 * I2 (mult_tw.sv:38)                  |
| T1    | IFO  | Signed   | 24    | I3 * I4 (mult_tw.sv:38)                  |
| O1    | PO   | Signed   | 24    | T0 - T1 (mult_tw.sv:38)                  |
==============================================================================

Datapath Report for DP_OP_8J24_123_8233
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_8J24_123_8233  | mult_39 (mult_tw.sv:39) add_39 (mult_tw.sv:39)      |
|                      | mult_39_2 (mult_tw.sv:39)                           |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 15    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 15    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T3    | IFO  | Signed   | 24    | I1 * I2 (mult_tw.sv:39)                  |
| T4    | IFO  | Signed   | 24    | I3 * I4 (mult_tw.sv:39)                  |
| O1    | PO   | Unsigned | 24    | T3 + T4 (mult_tw.sv:39)                  |
==============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| DP_OP_7J24_122_8233                   |                    |                |
|                    | DP_OP_7J24_122_8233 | str (area)      |                |
|                    |                  | mult_arch: benc_radix4_mux          |
| DP_OP_8J24_123_8233                   |                    |                |
|                    | DP_OP_8J24_123_8233 | str (area)      |                |
|                    |                  | mult_arch: benc_radix4_mux          |
===============================================================================

 
****************************************
Design : mutl_tw_WIDTH15_1
****************************************

Resource Report for this hierarchy in file
        /home/aedu45/asic_edu_red/project/020_250804_fft_real_final/mult_tw.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| DP_OP_7J24_122_8233             |            |                            |
|                | DP_OP_7J24_122_8233 |       |                            |
| DP_OP_8J24_123_8233             |            |                            |
|                | DP_OP_8J24_123_8233 |       |                            |
=============================================================================

Datapath Report for DP_OP_7J24_122_8233
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_7J24_122_8233  | mult_38 (mult_tw.sv:38) sub_38 (mult_tw.sv:38)      |
|                      | mult_38_2 (mult_tw.sv:38)                           |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 15    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 15    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T0    | IFO  | Signed   | 24    | I1 * I2 (mult_tw.sv:38)                  |
| T1    | IFO  | Signed   | 24    | I3 * I4 (mult_tw.sv:38)                  |
| O1    | PO   | Signed   | 24    | T0 - T1 (mult_tw.sv:38)                  |
==============================================================================

Datapath Report for DP_OP_8J24_123_8233
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_8J24_123_8233  | mult_39 (mult_tw.sv:39) add_39 (mult_tw.sv:39)      |
|                      | mult_39_2 (mult_tw.sv:39)                           |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 15    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 15    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T3    | IFO  | Signed   | 24    | I1 * I2 (mult_tw.sv:39)                  |
| T4    | IFO  | Signed   | 24    | I3 * I4 (mult_tw.sv:39)                  |
| O1    | PO   | Unsigned | 24    | T3 + T4 (mult_tw.sv:39)                  |
==============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| DP_OP_7J24_122_8233                   |                    |                |
|                    | DP_OP_7J24_122_8233 | str (area)      |                |
|                    |                  | mult_arch: benc_radix4_mux          |
| DP_OP_8J24_123_8233                   |                    |                |
|                    | DP_OP_8J24_123_8233 | str (area)      |                |
|                    |                  | mult_arch: benc_radix4_mux          |
===============================================================================

 
****************************************
Design : mutl_tw_WIDTH15_2
****************************************

Resource Report for this hierarchy in file
        /home/aedu45/asic_edu_red/project/020_250804_fft_real_final/mult_tw.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| DP_OP_7J24_122_8233             |            |                            |
|                | DP_OP_7J24_122_8233 |       |                            |
| DP_OP_8J24_123_8233             |            |                            |
|                | DP_OP_8J24_123_8233 |       |                            |
=============================================================================

Datapath Report for DP_OP_7J24_122_8233
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_7J24_122_8233  | mult_38 (mult_tw.sv:38) sub_38 (mult_tw.sv:38)      |
|                      | mult_38_2 (mult_tw.sv:38)                           |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 15    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 15    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T0    | IFO  | Signed   | 24    | I1 * I2 (mult_tw.sv:38)                  |
| T1    | IFO  | Signed   | 24    | I3 * I4 (mult_tw.sv:38)                  |
| O1    | PO   | Signed   | 24    | T0 - T1 (mult_tw.sv:38)                  |
==============================================================================

Datapath Report for DP_OP_8J24_123_8233
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_8J24_123_8233  | mult_39 (mult_tw.sv:39) add_39 (mult_tw.sv:39)      |
|                      | mult_39_2 (mult_tw.sv:39)                           |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 15    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 15    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T3    | IFO  | Signed   | 24    | I1 * I2 (mult_tw.sv:39)                  |
| T4    | IFO  | Signed   | 24    | I3 * I4 (mult_tw.sv:39)                  |
| O1    | PO   | Unsigned | 24    | T3 + T4 (mult_tw.sv:39)                  |
==============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| DP_OP_7J24_122_8233                   |                    |                |
|                    | DP_OP_7J24_122_8233 | str (area)      |                |
|                    |                  | mult_arch: benc_radix4_mux          |
| DP_OP_8J24_123_8233                   |                    |                |
|                    | DP_OP_8J24_123_8233 | str (area)      |                |
|                    |                  | mult_arch: benc_radix4_mux          |
===============================================================================

 
****************************************
Design : mutl_tw_WIDTH15_3
****************************************

Resource Report for this hierarchy in file
        /home/aedu45/asic_edu_red/project/020_250804_fft_real_final/mult_tw.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| DP_OP_7J24_122_8233             |            |                            |
|                | DP_OP_7J24_122_8233 |       |                            |
| DP_OP_8J24_123_8233             |            |                            |
|                | DP_OP_8J24_123_8233 |       |                            |
=============================================================================

Datapath Report for DP_OP_7J24_122_8233
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_7J24_122_8233  | mult_38 (mult_tw.sv:38) sub_38 (mult_tw.sv:38)      |
|                      | mult_38_2 (mult_tw.sv:38)                           |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 15    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 15    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T0    | IFO  | Signed   | 24    | I1 * I2 (mult_tw.sv:38)                  |
| T1    | IFO  | Signed   | 24    | I3 * I4 (mult_tw.sv:38)                  |
| O1    | PO   | Signed   | 24    | T0 - T1 (mult_tw.sv:38)                  |
==============================================================================

Datapath Report for DP_OP_8J24_123_8233
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_8J24_123_8233  | mult_39 (mult_tw.sv:39) add_39 (mult_tw.sv:39)      |
|                      | mult_39_2 (mult_tw.sv:39)                           |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 15    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 15    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T3    | IFO  | Signed   | 24    | I1 * I2 (mult_tw.sv:39)                  |
| T4    | IFO  | Signed   | 24    | I3 * I4 (mult_tw.sv:39)                  |
| O1    | PO   | Unsigned | 24    | T3 + T4 (mult_tw.sv:39)                  |
==============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| DP_OP_7J24_122_8233                   |                    |                |
|                    | DP_OP_7J24_122_8233 | str (area)      |                |
|                    |                  | mult_arch: benc_radix4_mux          |
| DP_OP_8J24_123_8233                   |                    |                |
|                    | DP_OP_8J24_123_8233 | str (area)      |                |
|                    |                  | mult_arch: benc_radix4_mux          |
===============================================================================

 
****************************************
Design : mutl_tw_WIDTH15_4
****************************************

Resource Report for this hierarchy in file
        /home/aedu45/asic_edu_red/project/020_250804_fft_real_final/mult_tw.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| DP_OP_7J24_122_8233             |            |                            |
|                | DP_OP_7J24_122_8233 |       |                            |
| DP_OP_8J24_123_8233             |            |                            |
|                | DP_OP_8J24_123_8233 |       |                            |
=============================================================================

Datapath Report for DP_OP_7J24_122_8233
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_7J24_122_8233  | mult_38 (mult_tw.sv:38) sub_38 (mult_tw.sv:38)      |
|                      | mult_38_2 (mult_tw.sv:38)                           |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 15    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 15    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T0    | IFO  | Signed   | 24    | I1 * I2 (mult_tw.sv:38)                  |
| T1    | IFO  | Signed   | 24    | I3 * I4 (mult_tw.sv:38)                  |
| O1    | PO   | Signed   | 24    | T0 - T1 (mult_tw.sv:38)                  |
==============================================================================

Datapath Report for DP_OP_8J24_123_8233
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_8J24_123_8233  | mult_39 (mult_tw.sv:39) add_39 (mult_tw.sv:39)      |
|                      | mult_39_2 (mult_tw.sv:39)                           |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 15    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 15    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T3    | IFO  | Signed   | 24    | I1 * I2 (mult_tw.sv:39)                  |
| T4    | IFO  | Signed   | 24    | I3 * I4 (mult_tw.sv:39)                  |
| O1    | PO   | Unsigned | 24    | T3 + T4 (mult_tw.sv:39)                  |
==============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| DP_OP_7J24_122_8233                   |                    |                |
|                    | DP_OP_7J24_122_8233 | str (area)      |                |
|                    |                  | mult_arch: benc_radix4_mux          |
| DP_OP_8J24_123_8233                   |                    |                |
|                    | DP_OP_8J24_123_8233 | str (area)      |                |
|                    |                  | mult_arch: benc_radix4_mux          |
===============================================================================

 
****************************************
Design : mutl_tw_WIDTH15_5
****************************************

Resource Report for this hierarchy in file
        /home/aedu45/asic_edu_red/project/020_250804_fft_real_final/mult_tw.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| DP_OP_7J24_122_8233             |            |                            |
|                | DP_OP_7J24_122_8233 |       |                            |
| DP_OP_8J24_123_8233             |            |                            |
|                | DP_OP_8J24_123_8233 |       |                            |
=============================================================================

Datapath Report for DP_OP_7J24_122_8233
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_7J24_122_8233  | mult_38 (mult_tw.sv:38) sub_38 (mult_tw.sv:38)      |
|                      | mult_38_2 (mult_tw.sv:38)                           |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 15    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 15    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T0    | IFO  | Signed   | 24    | I1 * I2 (mult_tw.sv:38)                  |
| T1    | IFO  | Signed   | 24    | I3 * I4 (mult_tw.sv:38)                  |
| O1    | PO   | Signed   | 24    | T0 - T1 (mult_tw.sv:38)                  |
==============================================================================

Datapath Report for DP_OP_8J24_123_8233
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_8J24_123_8233  | mult_39 (mult_tw.sv:39) add_39 (mult_tw.sv:39)      |
|                      | mult_39_2 (mult_tw.sv:39)                           |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 15    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 15    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T3    | IFO  | Signed   | 24    | I1 * I2 (mult_tw.sv:39)                  |
| T4    | IFO  | Signed   | 24    | I3 * I4 (mult_tw.sv:39)                  |
| O1    | PO   | Unsigned | 24    | T3 + T4 (mult_tw.sv:39)                  |
==============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| DP_OP_7J24_122_8233                   |                    |                |
|                    | DP_OP_7J24_122_8233 | str (area)      |                |
|                    |                  | mult_arch: benc_radix4_mux          |
| DP_OP_8J24_123_8233                   |                    |                |
|                    | DP_OP_8J24_123_8233 | str (area)      |                |
|                    |                  | mult_arch: benc_radix4_mux          |
===============================================================================

 
****************************************
Design : mutl_tw_WIDTH15_6
****************************************

Resource Report for this hierarchy in file
        /home/aedu45/asic_edu_red/project/020_250804_fft_real_final/mult_tw.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| DP_OP_7J24_122_8233             |            |                            |
|                | DP_OP_7J24_122_8233 |       |                            |
| DP_OP_8J24_123_8233             |            |                            |
|                | DP_OP_8J24_123_8233 |       |                            |
=============================================================================

Datapath Report for DP_OP_7J24_122_8233
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_7J24_122_8233  | mult_38 (mult_tw.sv:38) sub_38 (mult_tw.sv:38)      |
|                      | mult_38_2 (mult_tw.sv:38)                           |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 15    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 15    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T0    | IFO  | Signed   | 24    | I1 * I2 (mult_tw.sv:38)                  |
| T1    | IFO  | Signed   | 24    | I3 * I4 (mult_tw.sv:38)                  |
| O1    | PO   | Signed   | 24    | T0 - T1 (mult_tw.sv:38)                  |
==============================================================================

Datapath Report for DP_OP_8J24_123_8233
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_8J24_123_8233  | mult_39 (mult_tw.sv:39) add_39 (mult_tw.sv:39)      |
|                      | mult_39_2 (mult_tw.sv:39)                           |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 15    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 15    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T3    | IFO  | Signed   | 24    | I1 * I2 (mult_tw.sv:39)                  |
| T4    | IFO  | Signed   | 24    | I3 * I4 (mult_tw.sv:39)                  |
| O1    | PO   | Unsigned | 24    | T3 + T4 (mult_tw.sv:39)                  |
==============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| DP_OP_7J24_122_8233                   |                    |                |
|                    | DP_OP_7J24_122_8233 | str (area)      |                |
|                    |                  | mult_arch: benc_radix4_mux          |
| DP_OP_8J24_123_8233                   |                    |                |
|                    | DP_OP_8J24_123_8233 | str (area)      |                |
|                    |                  | mult_arch: benc_radix4_mux          |
===============================================================================

 
****************************************
Design : mutl_tw_WIDTH15_7
****************************************

Resource Report for this hierarchy in file
        /home/aedu45/asic_edu_red/project/020_250804_fft_real_final/mult_tw.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| DP_OP_7J24_122_8233             |            |                            |
|                | DP_OP_7J24_122_8233 |       |                            |
| DP_OP_8J24_123_8233             |            |                            |
|                | DP_OP_8J24_123_8233 |       |                            |
=============================================================================

Datapath Report for DP_OP_7J24_122_8233
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_7J24_122_8233  | mult_38 (mult_tw.sv:38) sub_38 (mult_tw.sv:38)      |
|                      | mult_38_2 (mult_tw.sv:38)                           |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 15    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 15    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T0    | IFO  | Signed   | 24    | I1 * I2 (mult_tw.sv:38)                  |
| T1    | IFO  | Signed   | 24    | I3 * I4 (mult_tw.sv:38)                  |
| O1    | PO   | Signed   | 24    | T0 - T1 (mult_tw.sv:38)                  |
==============================================================================

Datapath Report for DP_OP_8J24_123_8233
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_8J24_123_8233  | mult_39 (mult_tw.sv:39) add_39 (mult_tw.sv:39)      |
|                      | mult_39_2 (mult_tw.sv:39)                           |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 15    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 15    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T3    | IFO  | Signed   | 24    | I1 * I2 (mult_tw.sv:39)                  |
| T4    | IFO  | Signed   | 24    | I3 * I4 (mult_tw.sv:39)                  |
| O1    | PO   | Unsigned | 24    | T3 + T4 (mult_tw.sv:39)                  |
==============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| DP_OP_7J24_122_8233                   |                    |                |
|                    | DP_OP_7J24_122_8233 | str (area)      |                |
|                    |                  | mult_arch: benc_radix4_mux          |
| DP_OP_8J24_123_8233                   |                    |                |
|                    | DP_OP_8J24_123_8233 | str (area)      |                |
|                    |                  | mult_arch: benc_radix4_mux          |
===============================================================================

 
****************************************
Design : mutl_tw_WIDTH15_8
****************************************

Resource Report for this hierarchy in file
        /home/aedu45/asic_edu_red/project/020_250804_fft_real_final/mult_tw.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| DP_OP_7J24_122_8233             |            |                            |
|                | DP_OP_7J24_122_8233 |       |                            |
| DP_OP_8J24_123_8233             |            |                            |
|                | DP_OP_8J24_123_8233 |       |                            |
=============================================================================

Datapath Report for DP_OP_7J24_122_8233
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_7J24_122_8233  | mult_38 (mult_tw.sv:38) sub_38 (mult_tw.sv:38)      |
|                      | mult_38_2 (mult_tw.sv:38)                           |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 15    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 15    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T0    | IFO  | Signed   | 24    | I1 * I2 (mult_tw.sv:38)                  |
| T1    | IFO  | Signed   | 24    | I3 * I4 (mult_tw.sv:38)                  |
| O1    | PO   | Signed   | 24    | T0 - T1 (mult_tw.sv:38)                  |
==============================================================================

Datapath Report for DP_OP_8J24_123_8233
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_8J24_123_8233  | mult_39 (mult_tw.sv:39) add_39 (mult_tw.sv:39)      |
|                      | mult_39_2 (mult_tw.sv:39)                           |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 15    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 15    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T3    | IFO  | Signed   | 24    | I1 * I2 (mult_tw.sv:39)                  |
| T4    | IFO  | Signed   | 24    | I3 * I4 (mult_tw.sv:39)                  |
| O1    | PO   | Unsigned | 24    | T3 + T4 (mult_tw.sv:39)                  |
==============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| DP_OP_7J24_122_8233                   |                    |                |
|                    | DP_OP_7J24_122_8233 | str (area)      |                |
|                    |                  | mult_arch: benc_radix4_mux          |
| DP_OP_8J24_123_8233                   |                    |                |
|                    | DP_OP_8J24_123_8233 | str (area)      |                |
|                    |                  | mult_arch: benc_radix4_mux          |
===============================================================================

 
****************************************
Design : mutl_tw_WIDTH15_9
****************************************

Resource Report for this hierarchy in file
        /home/aedu45/asic_edu_red/project/020_250804_fft_real_final/mult_tw.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| DP_OP_7J24_122_8233             |            |                            |
|                | DP_OP_7J24_122_8233 |       |                            |
| DP_OP_8J24_123_8233             |            |                            |
|                | DP_OP_8J24_123_8233 |       |                            |
=============================================================================

Datapath Report for DP_OP_7J24_122_8233
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_7J24_122_8233  | mult_38 (mult_tw.sv:38) sub_38 (mult_tw.sv:38)      |
|                      | mult_38_2 (mult_tw.sv:38)                           |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 15    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 15    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T0    | IFO  | Signed   | 24    | I1 * I2 (mult_tw.sv:38)                  |
| T1    | IFO  | Signed   | 24    | I3 * I4 (mult_tw.sv:38)                  |
| O1    | PO   | Signed   | 24    | T0 - T1 (mult_tw.sv:38)                  |
==============================================================================

Datapath Report for DP_OP_8J24_123_8233
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_8J24_123_8233  | mult_39 (mult_tw.sv:39) add_39 (mult_tw.sv:39)      |
|                      | mult_39_2 (mult_tw.sv:39)                           |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 15    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 15    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T3    | IFO  | Signed   | 24    | I1 * I2 (mult_tw.sv:39)                  |
| T4    | IFO  | Signed   | 24    | I3 * I4 (mult_tw.sv:39)                  |
| O1    | PO   | Unsigned | 24    | T3 + T4 (mult_tw.sv:39)                  |
==============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| DP_OP_7J24_122_8233                   |                    |                |
|                    | DP_OP_7J24_122_8233 | str (area)      |                |
|                    |                  | mult_arch: benc_radix4_mux          |
| DP_OP_8J24_123_8233                   |                    |                |
|                    | DP_OP_8J24_123_8233 | str (area)      |                |
|                    |                  | mult_arch: benc_radix4_mux          |
===============================================================================

 
****************************************
Design : mutl_tw_WIDTH15_10
****************************************

Resource Report for this hierarchy in file
        /home/aedu45/asic_edu_red/project/020_250804_fft_real_final/mult_tw.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| DP_OP_7J24_122_8233             |            |                            |
|                | DP_OP_7J24_122_8233 |       |                            |
| DP_OP_8J24_123_8233             |            |                            |
|                | DP_OP_8J24_123_8233 |       |                            |
=============================================================================

Datapath Report for DP_OP_7J24_122_8233
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_7J24_122_8233  | mult_38 (mult_tw.sv:38) sub_38 (mult_tw.sv:38)      |
|                      | mult_38_2 (mult_tw.sv:38)                           |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 15    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 15    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T0    | IFO  | Signed   | 24    | I1 * I2 (mult_tw.sv:38)                  |
| T1    | IFO  | Signed   | 24    | I3 * I4 (mult_tw.sv:38)                  |
| O1    | PO   | Signed   | 24    | T0 - T1 (mult_tw.sv:38)                  |
==============================================================================

Datapath Report for DP_OP_8J24_123_8233
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_8J24_123_8233  | mult_39 (mult_tw.sv:39) add_39 (mult_tw.sv:39)      |
|                      | mult_39_2 (mult_tw.sv:39)                           |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 15    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 15    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T3    | IFO  | Signed   | 24    | I1 * I2 (mult_tw.sv:39)                  |
| T4    | IFO  | Signed   | 24    | I3 * I4 (mult_tw.sv:39)                  |
| O1    | PO   | Unsigned | 24    | T3 + T4 (mult_tw.sv:39)                  |
==============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| DP_OP_7J24_122_8233                   |                    |                |
|                    | DP_OP_7J24_122_8233 | str (area)      |                |
|                    |                  | mult_arch: benc_radix4_mux          |
| DP_OP_8J24_123_8233                   |                    |                |
|                    | DP_OP_8J24_123_8233 | str (area)      |                |
|                    |                  | mult_arch: benc_radix4_mux          |
===============================================================================

 
****************************************
Design : mutl_tw_WIDTH15_11
****************************************

Resource Report for this hierarchy in file
        /home/aedu45/asic_edu_red/project/020_250804_fft_real_final/mult_tw.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| DP_OP_7J24_122_8233             |            |                            |
|                | DP_OP_7J24_122_8233 |       |                            |
| DP_OP_8J24_123_8233             |            |                            |
|                | DP_OP_8J24_123_8233 |       |                            |
=============================================================================

Datapath Report for DP_OP_7J24_122_8233
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_7J24_122_8233  | mult_38 (mult_tw.sv:38) sub_38 (mult_tw.sv:38)      |
|                      | mult_38_2 (mult_tw.sv:38)                           |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 15    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 15    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T0    | IFO  | Signed   | 24    | I1 * I2 (mult_tw.sv:38)                  |
| T1    | IFO  | Signed   | 24    | I3 * I4 (mult_tw.sv:38)                  |
| O1    | PO   | Signed   | 24    | T0 - T1 (mult_tw.sv:38)                  |
==============================================================================

Datapath Report for DP_OP_8J24_123_8233
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_8J24_123_8233  | mult_39 (mult_tw.sv:39) add_39 (mult_tw.sv:39)      |
|                      | mult_39_2 (mult_tw.sv:39)                           |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 15    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 15    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T3    | IFO  | Signed   | 24    | I1 * I2 (mult_tw.sv:39)                  |
| T4    | IFO  | Signed   | 24    | I3 * I4 (mult_tw.sv:39)                  |
| O1    | PO   | Unsigned | 24    | T3 + T4 (mult_tw.sv:39)                  |
==============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| DP_OP_7J24_122_8233                   |                    |                |
|                    | DP_OP_7J24_122_8233 | str (area)      |                |
|                    |                  | mult_arch: benc_radix4_mux          |
| DP_OP_8J24_123_8233                   |                    |                |
|                    | DP_OP_8J24_123_8233 | str (area)      |                |
|                    |                  | mult_arch: benc_radix4_mux          |
===============================================================================

 
****************************************
Design : mutl_tw_WIDTH15_12
****************************************

Resource Report for this hierarchy in file
        /home/aedu45/asic_edu_red/project/020_250804_fft_real_final/mult_tw.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| DP_OP_7J24_122_8233             |            |                            |
|                | DP_OP_7J24_122_8233 |       |                            |
| DP_OP_8J24_123_8233             |            |                            |
|                | DP_OP_8J24_123_8233 |       |                            |
=============================================================================

Datapath Report for DP_OP_7J24_122_8233
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_7J24_122_8233  | mult_38 (mult_tw.sv:38) sub_38 (mult_tw.sv:38)      |
|                      | mult_38_2 (mult_tw.sv:38)                           |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 15    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 15    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T0    | IFO  | Signed   | 24    | I1 * I2 (mult_tw.sv:38)                  |
| T1    | IFO  | Signed   | 24    | I3 * I4 (mult_tw.sv:38)                  |
| O1    | PO   | Signed   | 24    | T0 - T1 (mult_tw.sv:38)                  |
==============================================================================

Datapath Report for DP_OP_8J24_123_8233
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_8J24_123_8233  | mult_39 (mult_tw.sv:39) add_39 (mult_tw.sv:39)      |
|                      | mult_39_2 (mult_tw.sv:39)                           |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 15    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 15    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T3    | IFO  | Signed   | 24    | I1 * I2 (mult_tw.sv:39)                  |
| T4    | IFO  | Signed   | 24    | I3 * I4 (mult_tw.sv:39)                  |
| O1    | PO   | Unsigned | 24    | T3 + T4 (mult_tw.sv:39)                  |
==============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| DP_OP_7J24_122_8233                   |                    |                |
|                    | DP_OP_7J24_122_8233 | str (area)      |                |
|                    |                  | mult_arch: benc_radix4_mux          |
| DP_OP_8J24_123_8233                   |                    |                |
|                    | DP_OP_8J24_123_8233 | str (area)      |                |
|                    |                  | mult_arch: benc_radix4_mux          |
===============================================================================

 
****************************************
Design : mutl_tw_WIDTH15_13
****************************************

Resource Report for this hierarchy in file
        /home/aedu45/asic_edu_red/project/020_250804_fft_real_final/mult_tw.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| DP_OP_7J24_122_8233             |            |                            |
|                | DP_OP_7J24_122_8233 |       |                            |
| DP_OP_8J24_123_8233             |            |                            |
|                | DP_OP_8J24_123_8233 |       |                            |
=============================================================================

Datapath Report for DP_OP_7J24_122_8233
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_7J24_122_8233  | mult_38 (mult_tw.sv:38) sub_38 (mult_tw.sv:38)      |
|                      | mult_38_2 (mult_tw.sv:38)                           |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 15    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 15    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T0    | IFO  | Signed   | 24    | I1 * I2 (mult_tw.sv:38)                  |
| T1    | IFO  | Signed   | 24    | I3 * I4 (mult_tw.sv:38)                  |
| O1    | PO   | Signed   | 24    | T0 - T1 (mult_tw.sv:38)                  |
==============================================================================

Datapath Report for DP_OP_8J24_123_8233
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_8J24_123_8233  | mult_39 (mult_tw.sv:39) add_39 (mult_tw.sv:39)      |
|                      | mult_39_2 (mult_tw.sv:39)                           |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 15    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 15    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T3    | IFO  | Signed   | 24    | I1 * I2 (mult_tw.sv:39)                  |
| T4    | IFO  | Signed   | 24    | I3 * I4 (mult_tw.sv:39)                  |
| O1    | PO   | Unsigned | 24    | T3 + T4 (mult_tw.sv:39)                  |
==============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| DP_OP_7J24_122_8233                   |                    |                |
|                    | DP_OP_7J24_122_8233 | str (area)      |                |
|                    |                  | mult_arch: benc_radix4_mux          |
| DP_OP_8J24_123_8233                   |                    |                |
|                    | DP_OP_8J24_123_8233 | str (area)      |                |
|                    |                  | mult_arch: benc_radix4_mux          |
===============================================================================

 
****************************************
Design : mutl_tw_WIDTH15_14
****************************************

Resource Report for this hierarchy in file
        /home/aedu45/asic_edu_red/project/020_250804_fft_real_final/mult_tw.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| DP_OP_7J24_122_8233             |            |                            |
|                | DP_OP_7J24_122_8233 |       |                            |
| DP_OP_8J24_123_8233             |            |                            |
|                | DP_OP_8J24_123_8233 |       |                            |
=============================================================================

Datapath Report for DP_OP_7J24_122_8233
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_7J24_122_8233  | mult_38 (mult_tw.sv:38) sub_38 (mult_tw.sv:38)      |
|                      | mult_38_2 (mult_tw.sv:38)                           |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 15    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 15    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T0    | IFO  | Signed   | 24    | I1 * I2 (mult_tw.sv:38)                  |
| T1    | IFO  | Signed   | 24    | I3 * I4 (mult_tw.sv:38)                  |
| O1    | PO   | Signed   | 24    | T0 - T1 (mult_tw.sv:38)                  |
==============================================================================

Datapath Report for DP_OP_8J24_123_8233
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_8J24_123_8233  | mult_39 (mult_tw.sv:39) add_39 (mult_tw.sv:39)      |
|                      | mult_39_2 (mult_tw.sv:39)                           |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 15    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 15    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T3    | IFO  | Signed   | 24    | I1 * I2 (mult_tw.sv:39)                  |
| T4    | IFO  | Signed   | 24    | I3 * I4 (mult_tw.sv:39)                  |
| O1    | PO   | Unsigned | 24    | T3 + T4 (mult_tw.sv:39)                  |
==============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| DP_OP_7J24_122_8233                   |                    |                |
|                    | DP_OP_7J24_122_8233 | str (area)      |                |
|                    |                  | mult_arch: benc_radix4_mux          |
| DP_OP_8J24_123_8233                   |                    |                |
|                    | DP_OP_8J24_123_8233 | str (area)      |                |
|                    |                  | mult_arch: benc_radix4_mux          |
===============================================================================

 
****************************************
Design : mutl_tw_WIDTH15_15
****************************************

Resource Report for this hierarchy in file
        /home/aedu45/asic_edu_red/project/020_250804_fft_real_final/mult_tw.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| DP_OP_7J24_122_8233             |            |                            |
|                | DP_OP_7J24_122_8233 |       |                            |
| DP_OP_8J24_123_8233             |            |                            |
|                | DP_OP_8J24_123_8233 |       |                            |
=============================================================================

Datapath Report for DP_OP_7J24_122_8233
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_7J24_122_8233  | mult_38 (mult_tw.sv:38) sub_38 (mult_tw.sv:38)      |
|                      | mult_38_2 (mult_tw.sv:38)                           |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 15    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 15    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T0    | IFO  | Signed   | 24    | I1 * I2 (mult_tw.sv:38)                  |
| T1    | IFO  | Signed   | 24    | I3 * I4 (mult_tw.sv:38)                  |
| O1    | PO   | Signed   | 24    | T0 - T1 (mult_tw.sv:38)                  |
==============================================================================

Datapath Report for DP_OP_8J24_123_8233
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_8J24_123_8233  | mult_39 (mult_tw.sv:39) add_39 (mult_tw.sv:39)      |
|                      | mult_39_2 (mult_tw.sv:39)                           |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 15    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 15    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T3    | IFO  | Signed   | 24    | I1 * I2 (mult_tw.sv:39)                  |
| T4    | IFO  | Signed   | 24    | I3 * I4 (mult_tw.sv:39)                  |
| O1    | PO   | Unsigned | 24    | T3 + T4 (mult_tw.sv:39)                  |
==============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| DP_OP_7J24_122_8233                   |                    |                |
|                    | DP_OP_7J24_122_8233 | str (area)      |                |
|                    |                  | mult_arch: benc_radix4_mux          |
| DP_OP_8J24_123_8233                   |                    |                |
|                    | DP_OP_8J24_123_8233 | str (area)      |                |
|                    |                  | mult_arch: benc_radix4_mux          |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : twiddle_64_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : twiddle_64_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : twiddle_64_2
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : twiddle_64_3
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : twiddle_64_4
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : twiddle_64_5
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : twiddle_64_6
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : twiddle_64_8
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : twiddle_64_9
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : twiddle_64_10
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : twiddle_64_11
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : twiddle_64_12
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : twiddle_64_13
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : twiddle_64_14
****************************************

No implementations to report
 
****************************************
Design : add_sub_1_2_WIDTH14_DATA_WIDTH16
****************************************

Resource Report for this hierarchy in file
        /home/aedu45/asic_edu_red/project/020_250804_fft_real_final/add_sub_1_2.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| add_x_1        | DW01_add       | width=15   | add_24_2 (add_sub_1_2.sv:24) |
| add_x_2        | DW01_add       | width=15   | add_25_2 (add_sub_1_2.sv:25) |
| add_x_3        | DW01_add       | width=15   | add_24_2_I2 (add_sub_1_2.sv:24) |
| add_x_4        | DW01_add       | width=15   | add_25_2_I2 (add_sub_1_2.sv:25) |
| add_x_5        | DW01_add       | width=15   | add_24_2_I3 (add_sub_1_2.sv:24) |
| add_x_6        | DW01_add       | width=15   | add_25_2_I3 (add_sub_1_2.sv:25) |
| add_x_7        | DW01_add       | width=15   | add_24_2_I4 (add_sub_1_2.sv:24) |
| add_x_8        | DW01_add       | width=15   | add_25_2_I4 (add_sub_1_2.sv:25) |
| add_x_9        | DW01_add       | width=15   | add_24_2_I5 (add_sub_1_2.sv:24) |
| add_x_10       | DW01_add       | width=15   | add_25_2_I5 (add_sub_1_2.sv:25) |
| add_x_11       | DW01_add       | width=15   | add_24_2_I6 (add_sub_1_2.sv:24) |
| add_x_12       | DW01_add       | width=15   | add_25_2_I6 (add_sub_1_2.sv:25) |
| add_x_13       | DW01_add       | width=15   | add_24_2_I7 (add_sub_1_2.sv:24) |
| add_x_14       | DW01_add       | width=15   | add_25_2_I7 (add_sub_1_2.sv:25) |
| add_x_15       | DW01_add       | width=15   | add_24_2_I8 (add_sub_1_2.sv:24) |
| add_x_16       | DW01_add       | width=15   | add_25_2_I8 (add_sub_1_2.sv:25) |
| sub_x_17       | DW01_sub       | width=15   | sub_29_2 (add_sub_1_2.sv:29) |
| sub_x_18       | DW01_sub       | width=15   | sub_30_2 (add_sub_1_2.sv:30) |
| sub_x_19       | DW01_sub       | width=15   | sub_29_2_I2 (add_sub_1_2.sv:29) |
| sub_x_20       | DW01_sub       | width=15   | sub_30_2_I2 (add_sub_1_2.sv:30) |
| sub_x_21       | DW01_sub       | width=15   | sub_29_2_I3 (add_sub_1_2.sv:29) |
| sub_x_22       | DW01_sub       | width=15   | sub_30_2_I3 (add_sub_1_2.sv:30) |
| sub_x_23       | DW01_sub       | width=15   | sub_29_2_I4 (add_sub_1_2.sv:29) |
| sub_x_24       | DW01_sub       | width=15   | sub_30_2_I4 (add_sub_1_2.sv:30) |
| sub_x_25       | DW01_sub       | width=15   | sub_29_2_I5 (add_sub_1_2.sv:29) |
| sub_x_26       | DW01_sub       | width=15   | sub_30_2_I5 (add_sub_1_2.sv:30) |
| sub_x_27       | DW01_sub       | width=15   | sub_29_2_I6 (add_sub_1_2.sv:29) |
| sub_x_28       | DW01_sub       | width=15   | sub_30_2_I6 (add_sub_1_2.sv:30) |
| sub_x_29       | DW01_sub       | width=15   | sub_29_2_I7 (add_sub_1_2.sv:29) |
| sub_x_30       | DW01_sub       | width=15   | sub_30_2_I7 (add_sub_1_2.sv:30) |
| sub_x_31       | DW01_sub       | width=15   | sub_29_2_I8 (add_sub_1_2.sv:29) |
| sub_x_32       | DW01_sub       | width=15   | sub_30_2_I8 (add_sub_1_2.sv:30) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_x_1            | DW01_add         | apparch (area)     |                |
| add_x_2            | DW01_add         | apparch (area)     |                |
| add_x_3            | DW01_add         | apparch (area)     |                |
| add_x_4            | DW01_add         | apparch (area)     |                |
| add_x_5            | DW01_add         | apparch (area)     |                |
| add_x_6            | DW01_add         | apparch (area)     |                |
| add_x_7            | DW01_add         | apparch (area)     |                |
| add_x_8            | DW01_add         | apparch (area)     |                |
| add_x_9            | DW01_add         | apparch (area)     |                |
| add_x_10           | DW01_add         | apparch (area)     |                |
| add_x_11           | DW01_add         | apparch (area)     |                |
| add_x_12           | DW01_add         | apparch (area)     |                |
| add_x_13           | DW01_add         | apparch (area)     |                |
| add_x_14           | DW01_add         | apparch (area)     |                |
| add_x_15           | DW01_add         | apparch (area)     |                |
| add_x_16           | DW01_add         | apparch (area)     |                |
| sub_x_17           | DW01_sub         | apparch (area)     |                |
| sub_x_18           | DW01_sub         | apparch (area)     |                |
| sub_x_19           | DW01_sub         | apparch (area)     |                |
| sub_x_20           | DW01_sub         | apparch (area)     |                |
| sub_x_21           | DW01_sub         | apparch (area)     |                |
| sub_x_22           | DW01_sub         | apparch (area)     |                |
| sub_x_23           | DW01_sub         | apparch (area)     |                |
| sub_x_24           | DW01_sub         | apparch (area)     |                |
| sub_x_25           | DW01_sub         | apparch (area)     |                |
| sub_x_26           | DW01_sub         | apparch (area)     |                |
| sub_x_27           | DW01_sub         | apparch (area)     |                |
| sub_x_28           | DW01_sub         | apparch (area)     |                |
| sub_x_29           | DW01_sub         | apparch (area)     |                |
| sub_x_30           | DW01_sub         | apparch (area)     |                |
| sub_x_31           | DW01_sub         | apparch (area)     |                |
| sub_x_32           | DW01_sub         | apparch (area)     |                |
===============================================================================

 
****************************************
Design : butterfly_1_1_I_WIDTH12_O_WIDTH14_DATA_WIDTH16
****************************************

Resource Report for this hierarchy in file
        /home/aedu45/asic_edu_red/project/020_250804_fft_real_final/bf_1_1.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| lt_x_2         | DW_cmp         | width=7    | lt_75 (bf_1_1.sv:75)       |
| gt_x_3         | DW_cmp         | width=7    | gt_75 (bf_1_1.sv:75)       |
| add_x_1        | DW01_inc       | width=7    | add_55 (bf_1_1.sv:55)      |
|                |                |            | add_58 (bf_1_1.sv:58)      |
| add_x_4        | DW01_inc       | width=2    | add_74 (bf_1_1.sv:74)      |
|                |                |            | add_77 (bf_1_1.sv:77)      |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| lt_x_2             | DW_cmp           | apparch (area)     |                |
| gt_x_3             | DW_cmp           | apparch (area)     |                |
| add_x_1            | DW01_inc         | apparch (area)     |                |
| add_x_4            | DW01_inc         | apparch (area)     |                |
===============================================================================

 
****************************************
Design : fac8_1_1_1_I_WIDTH13_FAC_WIDTH22_O_WIDTH14_DATA_WIDTH16_SHIFT8
****************************************

Resource Report for this hierarchy in file
        /home/aedu45/asic_edu_red/project/020_250804_fft_real_final/fac_8_1_1_1.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| add_x_17       | DW01_add       | width=22   | add_30_I9 (fac_8_1_1_1.sv:30) |
| add_x_18       | DW01_add       | width=22   | add_31_I9 (fac_8_1_1_1.sv:31) |
| add_x_19       | DW01_add       | width=22   | add_30_I10 (fac_8_1_1_1.sv:30) |
| add_x_20       | DW01_add       | width=22   | add_31_I10 (fac_8_1_1_1.sv:31) |
| add_x_21       | DW01_add       | width=22   | add_30_I11 (fac_8_1_1_1.sv:30) |
| add_x_22       | DW01_add       | width=22   | add_31_I11 (fac_8_1_1_1.sv:31) |
| add_x_23       | DW01_add       | width=22   | add_30_I12 (fac_8_1_1_1.sv:30) |
| add_x_24       | DW01_add       | width=22   | add_31_I12 (fac_8_1_1_1.sv:31) |
| add_x_25       | DW01_add       | width=22   | add_30_I13 (fac_8_1_1_1.sv:30) |
| add_x_26       | DW01_add       | width=22   | add_31_I13 (fac_8_1_1_1.sv:31) |
| add_x_27       | DW01_add       | width=22   | add_30_I14 (fac_8_1_1_1.sv:30) |
| add_x_28       | DW01_add       | width=22   | add_31_I14 (fac_8_1_1_1.sv:31) |
| add_x_29       | DW01_add       | width=22   | add_30_I15 (fac_8_1_1_1.sv:30) |
| add_x_30       | DW01_add       | width=22   | add_31_I15 (fac_8_1_1_1.sv:31) |
| add_x_31       | DW01_add       | width=22   | add_30_I16 (fac_8_1_1_1.sv:30) |
| add_x_32       | DW01_add       | width=22   | add_31_I16 (fac_8_1_1_1.sv:31) |
| sub_x_33       | DW01_sub       | width=22   | sub_mult_59 (fac_8_1_1_1.sv:59) |
| sub_x_34       | DW01_sub       | width=22   | sub_mult_59_I2 (fac_8_1_1_1.sv:59) |
| sub_x_35       | DW01_sub       | width=22   | sub_mult_59_I3 (fac_8_1_1_1.sv:59) |
| sub_x_36       | DW01_sub       | width=22   | sub_mult_59_I4 (fac_8_1_1_1.sv:59) |
| sub_x_37       | DW01_sub       | width=22   | sub_mult_59_I5 (fac_8_1_1_1.sv:59) |
| sub_x_38       | DW01_sub       | width=22   | sub_mult_59_I6 (fac_8_1_1_1.sv:59) |
| sub_x_39       | DW01_sub       | width=22   | sub_mult_59_I7 (fac_8_1_1_1.sv:59) |
| sub_x_40       | DW01_sub       | width=22   | sub_mult_59_I8 (fac_8_1_1_1.sv:59) |
| DP_OP_235J22_122_5057           |            |                            |
|                | DP_OP_235J22_122_5057 |     |                            |
| DP_OP_236J22_123_5057           |            |                            |
|                | DP_OP_236J22_123_5057 |     |                            |
| DP_OP_237J22_124_5057           |            |                            |
|                | DP_OP_237J22_124_5057 |     |                            |
| DP_OP_238J22_125_5057           |            |                            |
|                | DP_OP_238J22_125_5057 |     |                            |
| DP_OP_239J22_126_5057           |            |                            |
|                | DP_OP_239J22_126_5057 |     |                            |
| DP_OP_240J22_127_5057           |            |                            |
|                | DP_OP_240J22_127_5057 |     |                            |
| DP_OP_241J22_128_5057           |            |                            |
|                | DP_OP_241J22_128_5057 |     |                            |
| DP_OP_242J22_129_5057           |            |                            |
|                | DP_OP_242J22_129_5057 |     |                            |
=============================================================================

Datapath Report for DP_OP_235J22_122_5057
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_235J22_122_5057 | mult_70 (fac_8_1_1_1.sv:70)                        |
|                      | mult_82_2 (fac_8_1_1_1.sv:82)                       |
|                      | add_70 (fac_8_1_1_1.sv:70)                          |
|                      | add_83 (fac_8_1_1_1.sv:83)                          |
|                      | sub_83 (fac_8_1_1_1.sv:83)                          |
|                      | mult_70_2 (fac_8_1_1_1.sv:70)                       |
|                      | mult_82 (fac_8_1_1_1.sv:82)                         |
|                      | sub_71 (fac_8_1_1_1.sv:71)                          |
|                      | sub_82 (fac_8_1_1_1.sv:82)                          |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 13    |                                          |
| I2    | PI   | Signed   | 13    |                                          |
| T41   | IFO  | Signed   | 22    | $unsigned(8'b10110101) * I2 ( fac_8_1_1_1.sv:70 fac_8_1_1_1.sv:82 ) |
| T40   | IFO  | Signed   | 22    | $unsigned(8'b10110101) * I1 ( fac_8_1_1_1.sv:70 fac_8_1_1_1.sv:82 ) |
| O1    | PO   | Unsigned | 22    | T40 + T41 ( fac_8_1_1_1.sv:70 fac_8_1_1_1.sv:83 ) |
| O2    | PO   | Signed   | 22    | T41 - T40 ( fac_8_1_1_1.sv:71 fac_8_1_1_1.sv:82 ) |
| O3    | PO   | Signed   | 22    | $signed(1'b0) - O1 (fac_8_1_1_1.sv:83)   |
==============================================================================

Datapath Report for DP_OP_236J22_123_5057
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_236J22_123_5057 | mult_70_I2 (fac_8_1_1_1.sv:70)                     |
|                      | mult_82_2_I2 (fac_8_1_1_1.sv:82)                    |
|                      | add_70_I2 (fac_8_1_1_1.sv:70)                       |
|                      | add_83_I2 (fac_8_1_1_1.sv:83)                       |
|                      | sub_83_I2 (fac_8_1_1_1.sv:83)                       |
|                      | mult_70_2_I2 (fac_8_1_1_1.sv:70)                    |
|                      | mult_82_I2 (fac_8_1_1_1.sv:82)                      |
|                      | sub_71_I2 (fac_8_1_1_1.sv:71)                       |
|                      | sub_82_I2 (fac_8_1_1_1.sv:82)                       |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 13    |                                          |
| I2    | PI   | Signed   | 13    |                                          |
| T45   | IFO  | Signed   | 22    | $unsigned(8'b10110101) * I2 ( fac_8_1_1_1.sv:70 fac_8_1_1_1.sv:82 ) |
| T44   | IFO  | Signed   | 22    | $unsigned(8'b10110101) * I1 ( fac_8_1_1_1.sv:70 fac_8_1_1_1.sv:82 ) |
| O1    | PO   | Unsigned | 22    | T44 + T45 ( fac_8_1_1_1.sv:70 fac_8_1_1_1.sv:83 ) |
| O2    | PO   | Signed   | 22    | T45 - T44 ( fac_8_1_1_1.sv:71 fac_8_1_1_1.sv:82 ) |
| O3    | PO   | Signed   | 22    | $signed(1'b0) - O1 (fac_8_1_1_1.sv:83)   |
==============================================================================

Datapath Report for DP_OP_237J22_124_5057
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_237J22_124_5057 | mult_70_I3 (fac_8_1_1_1.sv:70)                     |
|                      | mult_82_2_I3 (fac_8_1_1_1.sv:82)                    |
|                      | add_70_I3 (fac_8_1_1_1.sv:70)                       |
|                      | add_83_I3 (fac_8_1_1_1.sv:83)                       |
|                      | sub_83_I3 (fac_8_1_1_1.sv:83)                       |
|                      | mult_70_2_I3 (fac_8_1_1_1.sv:70)                    |
|                      | mult_82_I3 (fac_8_1_1_1.sv:82)                      |
|                      | sub_71_I3 (fac_8_1_1_1.sv:71)                       |
|                      | sub_82_I3 (fac_8_1_1_1.sv:82)                       |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 13    |                                          |
| I2    | PI   | Signed   | 13    |                                          |
| T49   | IFO  | Signed   | 22    | $unsigned(8'b10110101) * I2 ( fac_8_1_1_1.sv:70 fac_8_1_1_1.sv:82 ) |
| T48   | IFO  | Signed   | 22    | $unsigned(8'b10110101) * I1 ( fac_8_1_1_1.sv:70 fac_8_1_1_1.sv:82 ) |
| O1    | PO   | Unsigned | 22    | T48 + T49 ( fac_8_1_1_1.sv:70 fac_8_1_1_1.sv:83 ) |
| O2    | PO   | Signed   | 22    | T49 - T48 ( fac_8_1_1_1.sv:71 fac_8_1_1_1.sv:82 ) |
| O3    | PO   | Signed   | 22    | $signed(1'b0) - O1 (fac_8_1_1_1.sv:83)   |
==============================================================================

Datapath Report for DP_OP_238J22_125_5057
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_238J22_125_5057 | mult_70_I4 (fac_8_1_1_1.sv:70)                     |
|                      | mult_82_2_I4 (fac_8_1_1_1.sv:82)                    |
|                      | add_70_I4 (fac_8_1_1_1.sv:70)                       |
|                      | add_83_I4 (fac_8_1_1_1.sv:83)                       |
|                      | sub_83_I4 (fac_8_1_1_1.sv:83)                       |
|                      | mult_70_2_I4 (fac_8_1_1_1.sv:70)                    |
|                      | mult_82_I4 (fac_8_1_1_1.sv:82)                      |
|                      | sub_71_I4 (fac_8_1_1_1.sv:71)                       |
|                      | sub_82_I4 (fac_8_1_1_1.sv:82)                       |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 13    |                                          |
| I2    | PI   | Signed   | 13    |                                          |
| T53   | IFO  | Signed   | 22    | $unsigned(8'b10110101) * I2 ( fac_8_1_1_1.sv:70 fac_8_1_1_1.sv:82 ) |
| T52   | IFO  | Signed   | 22    | $unsigned(8'b10110101) * I1 ( fac_8_1_1_1.sv:70 fac_8_1_1_1.sv:82 ) |
| O1    | PO   | Unsigned | 22    | T52 + T53 ( fac_8_1_1_1.sv:70 fac_8_1_1_1.sv:83 ) |
| O2    | PO   | Signed   | 22    | T53 - T52 ( fac_8_1_1_1.sv:71 fac_8_1_1_1.sv:82 ) |
| O3    | PO   | Signed   | 22    | $signed(1'b0) - O1 (fac_8_1_1_1.sv:83)   |
==============================================================================

Datapath Report for DP_OP_239J22_126_5057
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_239J22_126_5057 | mult_70_I5 (fac_8_1_1_1.sv:70)                     |
|                      | mult_82_2_I5 (fac_8_1_1_1.sv:82)                    |
|                      | add_70_I5 (fac_8_1_1_1.sv:70)                       |
|                      | add_83_I5 (fac_8_1_1_1.sv:83)                       |
|                      | sub_83_I5 (fac_8_1_1_1.sv:83)                       |
|                      | mult_70_2_I5 (fac_8_1_1_1.sv:70)                    |
|                      | mult_82_I5 (fac_8_1_1_1.sv:82)                      |
|                      | sub_71_I5 (fac_8_1_1_1.sv:71)                       |
|                      | sub_82_I5 (fac_8_1_1_1.sv:82)                       |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 13    |                                          |
| I2    | PI   | Signed   | 13    |                                          |
| T57   | IFO  | Signed   | 22    | $unsigned(8'b10110101) * I2 ( fac_8_1_1_1.sv:70 fac_8_1_1_1.sv:82 ) |
| T56   | IFO  | Signed   | 22    | $unsigned(8'b10110101) * I1 ( fac_8_1_1_1.sv:70 fac_8_1_1_1.sv:82 ) |
| O1    | PO   | Unsigned | 22    | T56 + T57 ( fac_8_1_1_1.sv:70 fac_8_1_1_1.sv:83 ) |
| O2    | PO   | Signed   | 22    | T57 - T56 ( fac_8_1_1_1.sv:71 fac_8_1_1_1.sv:82 ) |
| O3    | PO   | Signed   | 22    | $signed(1'b0) - O1 (fac_8_1_1_1.sv:83)   |
==============================================================================

Datapath Report for DP_OP_240J22_127_5057
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_240J22_127_5057 | mult_70_I6 (fac_8_1_1_1.sv:70)                     |
|                      | mult_82_2_I6 (fac_8_1_1_1.sv:82)                    |
|                      | add_70_I6 (fac_8_1_1_1.sv:70)                       |
|                      | add_83_I6 (fac_8_1_1_1.sv:83)                       |
|                      | sub_83_I6 (fac_8_1_1_1.sv:83)                       |
|                      | mult_70_2_I6 (fac_8_1_1_1.sv:70)                    |
|                      | mult_82_I6 (fac_8_1_1_1.sv:82)                      |
|                      | sub_71_I6 (fac_8_1_1_1.sv:71)                       |
|                      | sub_82_I6 (fac_8_1_1_1.sv:82)                       |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 13    |                                          |
| I2    | PI   | Signed   | 13    |                                          |
| T61   | IFO  | Signed   | 22    | $unsigned(8'b10110101) * I2 ( fac_8_1_1_1.sv:70 fac_8_1_1_1.sv:82 ) |
| T60   | IFO  | Signed   | 22    | $unsigned(8'b10110101) * I1 ( fac_8_1_1_1.sv:70 fac_8_1_1_1.sv:82 ) |
| O1    | PO   | Unsigned | 22    | T60 + T61 ( fac_8_1_1_1.sv:70 fac_8_1_1_1.sv:83 ) |
| O2    | PO   | Signed   | 22    | T61 - T60 ( fac_8_1_1_1.sv:71 fac_8_1_1_1.sv:82 ) |
| O3    | PO   | Signed   | 22    | $signed(1'b0) - O1 (fac_8_1_1_1.sv:83)   |
==============================================================================

Datapath Report for DP_OP_241J22_128_5057
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_241J22_128_5057 | mult_70_I7 (fac_8_1_1_1.sv:70)                     |
|                      | mult_82_2_I7 (fac_8_1_1_1.sv:82)                    |
|                      | add_70_I7 (fac_8_1_1_1.sv:70)                       |
|                      | add_83_I7 (fac_8_1_1_1.sv:83)                       |
|                      | sub_83_I7 (fac_8_1_1_1.sv:83)                       |
|                      | mult_70_2_I7 (fac_8_1_1_1.sv:70)                    |
|                      | mult_82_I7 (fac_8_1_1_1.sv:82)                      |
|                      | sub_71_I7 (fac_8_1_1_1.sv:71)                       |
|                      | sub_82_I7 (fac_8_1_1_1.sv:82)                       |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 13    |                                          |
| I2    | PI   | Signed   | 13    |                                          |
| T65   | IFO  | Signed   | 22    | $unsigned(8'b10110101) * I2 ( fac_8_1_1_1.sv:70 fac_8_1_1_1.sv:82 ) |
| T64   | IFO  | Signed   | 22    | $unsigned(8'b10110101) * I1 ( fac_8_1_1_1.sv:70 fac_8_1_1_1.sv:82 ) |
| O1    | PO   | Unsigned | 22    | T64 + T65 ( fac_8_1_1_1.sv:70 fac_8_1_1_1.sv:83 ) |
| O2    | PO   | Signed   | 22    | T65 - T64 ( fac_8_1_1_1.sv:71 fac_8_1_1_1.sv:82 ) |
| O3    | PO   | Signed   | 22    | $signed(1'b0) - O1 (fac_8_1_1_1.sv:83)   |
==============================================================================

Datapath Report for DP_OP_242J22_129_5057
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_242J22_129_5057 | mult_70_I8 (fac_8_1_1_1.sv:70)                     |
|                      | mult_82_2_I8 (fac_8_1_1_1.sv:82)                    |
|                      | add_70_I8 (fac_8_1_1_1.sv:70)                       |
|                      | add_83_I8 (fac_8_1_1_1.sv:83)                       |
|                      | sub_83_I8 (fac_8_1_1_1.sv:83)                       |
|                      | mult_70_2_I8 (fac_8_1_1_1.sv:70)                    |
|                      | mult_82_I8 (fac_8_1_1_1.sv:82)                      |
|                      | sub_71_I8 (fac_8_1_1_1.sv:71)                       |
|                      | sub_82_I8 (fac_8_1_1_1.sv:82)                       |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 13    |                                          |
| I2    | PI   | Signed   | 13    |                                          |
| T69   | IFO  | Signed   | 22    | $unsigned(8'b10110101) * I2 ( fac_8_1_1_1.sv:70 fac_8_1_1_1.sv:82 ) |
| T68   | IFO  | Signed   | 22    | $unsigned(8'b10110101) * I1 ( fac_8_1_1_1.sv:70 fac_8_1_1_1.sv:82 ) |
| O1    | PO   | Unsigned | 22    | T68 + T69 ( fac_8_1_1_1.sv:70 fac_8_1_1_1.sv:83 ) |
| O2    | PO   | Signed   | 22    | T69 - T68 ( fac_8_1_1_1.sv:71 fac_8_1_1_1.sv:82 ) |
| O3    | PO   | Signed   | 22    | $signed(1'b0) - O1 (fac_8_1_1_1.sv:83)   |
==============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_x_17           | DW01_add         | apparch (area)     |                |
| add_x_18           | DW01_add         | apparch (area)     |                |
| add_x_19           | DW01_add         | apparch (area)     |                |
| add_x_20           | DW01_add         | apparch (area)     |                |
| add_x_21           | DW01_add         | apparch (area)     |                |
| add_x_22           | DW01_add         | apparch (area)     |                |
| add_x_23           | DW01_add         | apparch (area)     |                |
| add_x_24           | DW01_add         | apparch (area)     |                |
| add_x_25           | DW01_add         | apparch (area)     |                |
| add_x_26           | DW01_add         | apparch (area)     |                |
| add_x_27           | DW01_add         | apparch (area)     |                |
| add_x_28           | DW01_add         | apparch (area)     |                |
| add_x_29           | DW01_add         | apparch (area)     |                |
| add_x_30           | DW01_add         | apparch (area)     |                |
| add_x_31           | DW01_add         | apparch (area)     |                |
| add_x_32           | DW01_add         | apparch (area)     |                |
| sub_x_33           | DW01_sub         | apparch (area)     |                |
| sub_x_34           | DW01_sub         | apparch (area)     |                |
| sub_x_35           | DW01_sub         | apparch (area)     |                |
| sub_x_36           | DW01_sub         | apparch (area)     |                |
| sub_x_37           | DW01_sub         | apparch (area)     |                |
| sub_x_38           | DW01_sub         | apparch (area)     |                |
| sub_x_39           | DW01_sub         | apparch (area)     |                |
| sub_x_40           | DW01_sub         | apparch (area)     |                |
| DP_OP_235J22_122_5057                 |                    |                |
|                    | DP_OP_235J22_122_5057 | str (area)    |                |
| DP_OP_236J22_123_5057                 |                    |                |
|                    | DP_OP_236J22_123_5057 | str (area)    |                |
| DP_OP_237J22_124_5057                 |                    |                |
|                    | DP_OP_237J22_124_5057 | str (area)    |                |
| DP_OP_238J22_125_5057                 |                    |                |
|                    | DP_OP_238J22_125_5057 | str (area)    |                |
| DP_OP_239J22_126_5057                 |                    |                |
|                    | DP_OP_239J22_126_5057 | str (area)    |                |
| DP_OP_240J22_127_5057                 |                    |                |
|                    | DP_OP_240J22_127_5057 | str (area)    |                |
| DP_OP_241J22_128_5057                 |                    |                |
|                    | DP_OP_241J22_128_5057 | str (area)    |                |
| DP_OP_242J22_129_5057                 |                    |                |
|                    | DP_OP_242J22_129_5057 | str (area)    |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : mux_2x1_WIDTH13_DATA_WIDTH16
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : delay_WIDTH13_DATA_WIDTH16
****************************************

No implementations to report
 
****************************************
Design : add_sub_WIDTH12_DATA_WIDTH16
****************************************

Resource Report for this hierarchy in file
        /home/aedu45/asic_edu_red/project/020_250804_fft_real_final/add_sub.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| add_x_1        | DW01_add       | width=13   | add_31 (add_sub.sv:31)     |
| add_x_2        | DW01_add       | width=13   | add_32 (add_sub.sv:32)     |
| sub_x_3        | DW01_sub       | width=13   | sub_33 (add_sub.sv:33)     |
| sub_x_4        | DW01_sub       | width=13   | sub_34 (add_sub.sv:34)     |
| add_x_5        | DW01_add       | width=13   | add_31_I2 (add_sub.sv:31)  |
| add_x_6        | DW01_add       | width=13   | add_32_I2 (add_sub.sv:32)  |
| sub_x_7        | DW01_sub       | width=13   | sub_33_I2 (add_sub.sv:33)  |
| sub_x_8        | DW01_sub       | width=13   | sub_34_I2 (add_sub.sv:34)  |
| add_x_9        | DW01_add       | width=13   | add_31_I3 (add_sub.sv:31)  |
| add_x_10       | DW01_add       | width=13   | add_32_I3 (add_sub.sv:32)  |
| sub_x_11       | DW01_sub       | width=13   | sub_33_I3 (add_sub.sv:33)  |
| sub_x_12       | DW01_sub       | width=13   | sub_34_I3 (add_sub.sv:34)  |
| add_x_13       | DW01_add       | width=13   | add_31_I4 (add_sub.sv:31)  |
| add_x_14       | DW01_add       | width=13   | add_32_I4 (add_sub.sv:32)  |
| sub_x_15       | DW01_sub       | width=13   | sub_33_I4 (add_sub.sv:33)  |
| sub_x_16       | DW01_sub       | width=13   | sub_34_I4 (add_sub.sv:34)  |
| add_x_17       | DW01_add       | width=13   | add_31_I5 (add_sub.sv:31)  |
| add_x_18       | DW01_add       | width=13   | add_32_I5 (add_sub.sv:32)  |
| sub_x_19       | DW01_sub       | width=13   | sub_33_I5 (add_sub.sv:33)  |
| sub_x_20       | DW01_sub       | width=13   | sub_34_I5 (add_sub.sv:34)  |
| add_x_21       | DW01_add       | width=13   | add_31_I6 (add_sub.sv:31)  |
| add_x_22       | DW01_add       | width=13   | add_32_I6 (add_sub.sv:32)  |
| sub_x_23       | DW01_sub       | width=13   | sub_33_I6 (add_sub.sv:33)  |
| sub_x_24       | DW01_sub       | width=13   | sub_34_I6 (add_sub.sv:34)  |
| add_x_25       | DW01_add       | width=13   | add_31_I7 (add_sub.sv:31)  |
| add_x_26       | DW01_add       | width=13   | add_32_I7 (add_sub.sv:32)  |
| sub_x_27       | DW01_sub       | width=13   | sub_33_I7 (add_sub.sv:33)  |
| sub_x_28       | DW01_sub       | width=13   | sub_34_I7 (add_sub.sv:34)  |
| add_x_29       | DW01_add       | width=13   | add_31_I8 (add_sub.sv:31)  |
| add_x_30       | DW01_add       | width=13   | add_32_I8 (add_sub.sv:32)  |
| sub_x_31       | DW01_sub       | width=13   | sub_33_I8 (add_sub.sv:33)  |
| sub_x_32       | DW01_sub       | width=13   | sub_34_I8 (add_sub.sv:34)  |
| add_x_33       | DW01_add       | width=13   | add_31_I9 (add_sub.sv:31)  |
| add_x_34       | DW01_add       | width=13   | add_32_I9 (add_sub.sv:32)  |
| sub_x_35       | DW01_sub       | width=13   | sub_33_I9 (add_sub.sv:33)  |
| sub_x_36       | DW01_sub       | width=13   | sub_34_I9 (add_sub.sv:34)  |
| add_x_37       | DW01_add       | width=13   | add_31_I10 (add_sub.sv:31) |
| add_x_38       | DW01_add       | width=13   | add_32_I10 (add_sub.sv:32) |
| sub_x_39       | DW01_sub       | width=13   | sub_33_I10 (add_sub.sv:33) |
| sub_x_40       | DW01_sub       | width=13   | sub_34_I10 (add_sub.sv:34) |
| add_x_41       | DW01_add       | width=13   | add_31_I11 (add_sub.sv:31) |
| add_x_42       | DW01_add       | width=13   | add_32_I11 (add_sub.sv:32) |
| sub_x_43       | DW01_sub       | width=13   | sub_33_I11 (add_sub.sv:33) |
| sub_x_44       | DW01_sub       | width=13   | sub_34_I11 (add_sub.sv:34) |
| add_x_45       | DW01_add       | width=13   | add_31_I12 (add_sub.sv:31) |
| add_x_46       | DW01_add       | width=13   | add_32_I12 (add_sub.sv:32) |
| sub_x_47       | DW01_sub       | width=13   | sub_33_I12 (add_sub.sv:33) |
| sub_x_48       | DW01_sub       | width=13   | sub_34_I12 (add_sub.sv:34) |
| add_x_49       | DW01_add       | width=13   | add_31_I13 (add_sub.sv:31) |
| add_x_50       | DW01_add       | width=13   | add_32_I13 (add_sub.sv:32) |
| sub_x_51       | DW01_sub       | width=13   | sub_33_I13 (add_sub.sv:33) |
| sub_x_52       | DW01_sub       | width=13   | sub_34_I13 (add_sub.sv:34) |
| add_x_53       | DW01_add       | width=13   | add_31_I14 (add_sub.sv:31) |
| add_x_54       | DW01_add       | width=13   | add_32_I14 (add_sub.sv:32) |
| sub_x_55       | DW01_sub       | width=13   | sub_33_I14 (add_sub.sv:33) |
| sub_x_56       | DW01_sub       | width=13   | sub_34_I14 (add_sub.sv:34) |
| add_x_57       | DW01_add       | width=13   | add_31_I15 (add_sub.sv:31) |
| add_x_58       | DW01_add       | width=13   | add_32_I15 (add_sub.sv:32) |
| sub_x_59       | DW01_sub       | width=13   | sub_33_I15 (add_sub.sv:33) |
| sub_x_60       | DW01_sub       | width=13   | sub_34_I15 (add_sub.sv:34) |
| add_x_61       | DW01_add       | width=13   | add_31_I16 (add_sub.sv:31) |
| add_x_62       | DW01_add       | width=13   | add_32_I16 (add_sub.sv:32) |
| sub_x_63       | DW01_sub       | width=13   | sub_33_I16 (add_sub.sv:33) |
| sub_x_64       | DW01_sub       | width=13   | sub_34_I16 (add_sub.sv:34) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_x_1            | DW01_add         | apparch (area)     |                |
| add_x_2            | DW01_add         | apparch (area)     |                |
| sub_x_3            | DW01_sub         | apparch (area)     |                |
| sub_x_4            | DW01_sub         | apparch (area)     |                |
| add_x_5            | DW01_add         | apparch (area)     |                |
| add_x_6            | DW01_add         | apparch (area)     |                |
| sub_x_7            | DW01_sub         | apparch (area)     |                |
| sub_x_8            | DW01_sub         | apparch (area)     |                |
| add_x_9            | DW01_add         | apparch (area)     |                |
| add_x_10           | DW01_add         | apparch (area)     |                |
| sub_x_11           | DW01_sub         | apparch (area)     |                |
| sub_x_12           | DW01_sub         | apparch (area)     |                |
| add_x_13           | DW01_add         | apparch (area)     |                |
| add_x_14           | DW01_add         | apparch (area)     |                |
| sub_x_15           | DW01_sub         | apparch (area)     |                |
| sub_x_16           | DW01_sub         | apparch (area)     |                |
| add_x_17           | DW01_add         | apparch (area)     |                |
| add_x_18           | DW01_add         | apparch (area)     |                |
| sub_x_19           | DW01_sub         | apparch (area)     |                |
| sub_x_20           | DW01_sub         | apparch (area)     |                |
| add_x_21           | DW01_add         | apparch (area)     |                |
| add_x_22           | DW01_add         | apparch (area)     |                |
| sub_x_23           | DW01_sub         | apparch (area)     |                |
| sub_x_24           | DW01_sub         | apparch (area)     |                |
| add_x_25           | DW01_add         | apparch (area)     |                |
| add_x_26           | DW01_add         | apparch (area)     |                |
| sub_x_27           | DW01_sub         | apparch (area)     |                |
| sub_x_28           | DW01_sub         | apparch (area)     |                |
| add_x_29           | DW01_add         | apparch (area)     |                |
| add_x_30           | DW01_add         | apparch (area)     |                |
| sub_x_31           | DW01_sub         | apparch (area)     |                |
| sub_x_32           | DW01_sub         | apparch (area)     |                |
| add_x_33           | DW01_add         | apparch (area)     |                |
| add_x_34           | DW01_add         | apparch (area)     |                |
| sub_x_35           | DW01_sub         | apparch (area)     |                |
| sub_x_36           | DW01_sub         | apparch (area)     |                |
| add_x_37           | DW01_add         | apparch (area)     |                |
| add_x_38           | DW01_add         | apparch (area)     |                |
| sub_x_39           | DW01_sub         | apparch (area)     |                |
| sub_x_40           | DW01_sub         | apparch (area)     |                |
| add_x_41           | DW01_add         | apparch (area)     |                |
| add_x_42           | DW01_add         | apparch (area)     |                |
| sub_x_43           | DW01_sub         | apparch (area)     |                |
| sub_x_44           | DW01_sub         | apparch (area)     |                |
| add_x_45           | DW01_add         | apparch (area)     |                |
| add_x_46           | DW01_add         | apparch (area)     |                |
| sub_x_47           | DW01_sub         | apparch (area)     |                |
| sub_x_48           | DW01_sub         | apparch (area)     |                |
| add_x_49           | DW01_add         | apparch (area)     |                |
| add_x_50           | DW01_add         | apparch (area)     |                |
| sub_x_51           | DW01_sub         | apparch (area)     |                |
| sub_x_52           | DW01_sub         | apparch (area)     |                |
| add_x_53           | DW01_add         | apparch (area)     |                |
| add_x_54           | DW01_add         | apparch (area)     |                |
| sub_x_55           | DW01_sub         | apparch (area)     |                |
| sub_x_56           | DW01_sub         | apparch (area)     |                |
| add_x_57           | DW01_add         | apparch (area)     |                |
| add_x_58           | DW01_add         | apparch (area)     |                |
| sub_x_59           | DW01_sub         | apparch (area)     |                |
| sub_x_60           | DW01_sub         | apparch (area)     |                |
| add_x_61           | DW01_add         | apparch (area)     |                |
| add_x_62           | DW01_add         | apparch (area)     |                |
| sub_x_63           | DW01_sub         | apparch (area)     |                |
| sub_x_64           | DW01_sub         | apparch (area)     |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : delay_WIDTH12_DATA_WIDTH16
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : demux_1to2_WIDTH12_DATA_WIDTH16
****************************************

No implementations to report
 
****************************************
Design : butterfly_1_0_I_WIDTH11_O_WIDTH12_DATA_WIDTH16_DATA_HEIGHT2
****************************************

Resource Report for this hierarchy in file
        /home/aedu45/asic_edu_red/project/020_250804_fft_real_final/bf_1_0.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| add_x_2        | DW01_inc       | width=7    | add_65 (bf_1_0.sv:65)      |
| gt_x_3         | DW_cmp         | width=7    | gt_74 (bf_1_0.sv:74)       |
| add_x_1        | DW01_inc       | width=7    | add_59 (bf_1_0.sv:59)      |
|                |                |            | add_61 (bf_1_0.sv:61)      |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_x_2            | DW01_inc         | apparch (area)     |                |
| gt_x_3             | DW_cmp           | apparch (area)     |                |
| add_x_1            | DW01_inc         | apparch (area)     |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : mux_2x1_WIDTH12_DATA_WIDTH16
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : shift_register_1sub_WIDTH12_DATA_WIDTH16_DATA_HEIGHT2_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : shift_register_1sub_WIDTH12_DATA_WIDTH16_DATA_HEIGHT2_1
****************************************

No implementations to report
 
****************************************
Design : add_sub_1_0_fac_8_0_WIDTH11_DATA_WIDTH16
****************************************

Resource Report for this hierarchy in file
        /home/aedu45/asic_edu_red/project/020_250804_fft_real_final/add_sub_1_0_fac_8_0.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| sub_x_3        | DW01_sub       | width=12   | sub_26 (add_sub_1_0_fac_8_0.sv:26) |
| sub_x_7        | DW01_sub       | width=12   | sub_26_I2 (add_sub_1_0_fac_8_0.sv:26) |
| sub_x_11       | DW01_sub       | width=12   | sub_26_I3 (add_sub_1_0_fac_8_0.sv:26) |
| sub_x_15       | DW01_sub       | width=12   | sub_26_I4 (add_sub_1_0_fac_8_0.sv:26) |
| sub_x_19       | DW01_sub       | width=12   | sub_26_I5 (add_sub_1_0_fac_8_0.sv:26) |
| sub_x_23       | DW01_sub       | width=12   | sub_26_I6 (add_sub_1_0_fac_8_0.sv:26) |
| sub_x_27       | DW01_sub       | width=12   | sub_26_I7 (add_sub_1_0_fac_8_0.sv:26) |
| sub_x_31       | DW01_sub       | width=12   | sub_26_I8 (add_sub_1_0_fac_8_0.sv:26) |
| sub_x_35       | DW01_sub       | width=12   | sub_26_I9 (add_sub_1_0_fac_8_0.sv:26) |
| sub_x_39       | DW01_sub       | width=12   | sub_26_I10 (add_sub_1_0_fac_8_0.sv:26) |
| sub_x_43       | DW01_sub       | width=12   | sub_26_I11 (add_sub_1_0_fac_8_0.sv:26) |
| sub_x_47       | DW01_sub       | width=12   | sub_26_I12 (add_sub_1_0_fac_8_0.sv:26) |
| sub_x_51       | DW01_sub       | width=12   | sub_26_I13 (add_sub_1_0_fac_8_0.sv:26) |
| sub_x_55       | DW01_sub       | width=12   | sub_26_I14 (add_sub_1_0_fac_8_0.sv:26) |
| sub_x_59       | DW01_sub       | width=12   | sub_26_I15 (add_sub_1_0_fac_8_0.sv:26) |
| sub_x_63       | DW01_sub       | width=12   | sub_26_I16 (add_sub_1_0_fac_8_0.sv:26) |
| sub_x_65       | DW01_sub       | width=12   | sub_34 (add_sub_1_0_fac_8_0.sv:34) |
| sub_x_66       | DW01_sub       | width=12   | sub_34_I2 (add_sub_1_0_fac_8_0.sv:34) |
| sub_x_67       | DW01_sub       | width=12   | sub_34_I3 (add_sub_1_0_fac_8_0.sv:34) |
| sub_x_68       | DW01_sub       | width=12   | sub_34_I4 (add_sub_1_0_fac_8_0.sv:34) |
| sub_x_69       | DW01_sub       | width=12   | sub_34_I5 (add_sub_1_0_fac_8_0.sv:34) |
| sub_x_70       | DW01_sub       | width=12   | sub_34_I6 (add_sub_1_0_fac_8_0.sv:34) |
| sub_x_71       | DW01_sub       | width=12   | sub_34_I7 (add_sub_1_0_fac_8_0.sv:34) |
| sub_x_72       | DW01_sub       | width=12   | sub_34_I8 (add_sub_1_0_fac_8_0.sv:34) |
| sub_x_73       | DW01_sub       | width=12   | sub_34_I9 (add_sub_1_0_fac_8_0.sv:34) |
| sub_x_74       | DW01_sub       | width=12   | sub_34_I10 (add_sub_1_0_fac_8_0.sv:34) |
| sub_x_75       | DW01_sub       | width=12   | sub_34_I11 (add_sub_1_0_fac_8_0.sv:34) |
| sub_x_76       | DW01_sub       | width=12   | sub_34_I12 (add_sub_1_0_fac_8_0.sv:34) |
| sub_x_77       | DW01_sub       | width=12   | sub_34_I13 (add_sub_1_0_fac_8_0.sv:34) |
| sub_x_78       | DW01_sub       | width=12   | sub_34_I14 (add_sub_1_0_fac_8_0.sv:34) |
| sub_x_79       | DW01_sub       | width=12   | sub_34_I15 (add_sub_1_0_fac_8_0.sv:34) |
| sub_x_80       | DW01_sub       | width=12   | sub_34_I16 (add_sub_1_0_fac_8_0.sv:34) |
| add_x_1        | DW01_add       | width=12   | add_24 (add_sub_1_0_fac_8_0.sv:24) |
         |                |            | add_31 (add_sub_1_0_fac_8_0.sv:31) |
| add_x_2        | DW01_add       | width=12   | add_25 (add_sub_1_0_fac_8_0.sv:25) |
         |                |            | add_32 (add_sub_1_0_fac_8_0.sv:32) |
| sub_x_4        | DW01_sub       | width=12   | sub_27 (add_sub_1_0_fac_8_0.sv:27) |
         |                |            | sub_33 (add_sub_1_0_fac_8_0.sv:33) |
| add_x_5        | DW01_add       | width=12   | add_24_I2 (add_sub_1_0_fac_8_0.sv:24) |
      |                |            | add_31_I2 (add_sub_1_0_fac_8_0.sv:31) |
| add_x_6        | DW01_add       | width=12   | add_25_I2 (add_sub_1_0_fac_8_0.sv:25) |
      |                |            | add_32_I2 (add_sub_1_0_fac_8_0.sv:32) |
| sub_x_8        | DW01_sub       | width=12   | sub_27_I2 (add_sub_1_0_fac_8_0.sv:27) |
      |                |            | sub_33_I2 (add_sub_1_0_fac_8_0.sv:33) |
| add_x_9        | DW01_add       | width=12   | add_24_I3 (add_sub_1_0_fac_8_0.sv:24) |
      |                |            | add_31_I3 (add_sub_1_0_fac_8_0.sv:31) |
| add_x_10       | DW01_add       | width=12   | add_25_I3 (add_sub_1_0_fac_8_0.sv:25) |
      |                |            | add_32_I3 (add_sub_1_0_fac_8_0.sv:32) |
| sub_x_12       | DW01_sub       | width=12   | sub_27_I3 (add_sub_1_0_fac_8_0.sv:27) |
      |                |            | sub_33_I3 (add_sub_1_0_fac_8_0.sv:33) |
| add_x_13       | DW01_add       | width=12   | add_24_I4 (add_sub_1_0_fac_8_0.sv:24) |
      |                |            | add_31_I4 (add_sub_1_0_fac_8_0.sv:31) |
| add_x_14       | DW01_add       | width=12   | add_25_I4 (add_sub_1_0_fac_8_0.sv:25) |
      |                |            | add_32_I4 (add_sub_1_0_fac_8_0.sv:32) |
| sub_x_16       | DW01_sub       | width=12   | sub_27_I4 (add_sub_1_0_fac_8_0.sv:27) |
      |                |            | sub_33_I4 (add_sub_1_0_fac_8_0.sv:33) |
| add_x_17       | DW01_add       | width=12   | add_24_I5 (add_sub_1_0_fac_8_0.sv:24) |
      |                |            | add_31_I5 (add_sub_1_0_fac_8_0.sv:31) |
| add_x_18       | DW01_add       | width=12   | add_25_I5 (add_sub_1_0_fac_8_0.sv:25) |
      |                |            | add_32_I5 (add_sub_1_0_fac_8_0.sv:32) |
| sub_x_20       | DW01_sub       | width=12   | sub_27_I5 (add_sub_1_0_fac_8_0.sv:27) |
      |                |            | sub_33_I5 (add_sub_1_0_fac_8_0.sv:33) |
| add_x_21       | DW01_add       | width=12   | add_24_I6 (add_sub_1_0_fac_8_0.sv:24) |
      |                |            | add_31_I6 (add_sub_1_0_fac_8_0.sv:31) |
| add_x_22       | DW01_add       | width=12   | add_25_I6 (add_sub_1_0_fac_8_0.sv:25) |
      |                |            | add_32_I6 (add_sub_1_0_fac_8_0.sv:32) |
| sub_x_24       | DW01_sub       | width=12   | sub_27_I6 (add_sub_1_0_fac_8_0.sv:27) |
      |                |            | sub_33_I6 (add_sub_1_0_fac_8_0.sv:33) |
| add_x_25       | DW01_add       | width=12   | add_24_I7 (add_sub_1_0_fac_8_0.sv:24) |
      |                |            | add_31_I7 (add_sub_1_0_fac_8_0.sv:31) |
| add_x_26       | DW01_add       | width=12   | add_25_I7 (add_sub_1_0_fac_8_0.sv:25) |
      |                |            | add_32_I7 (add_sub_1_0_fac_8_0.sv:32) |
| sub_x_28       | DW01_sub       | width=12   | sub_27_I7 (add_sub_1_0_fac_8_0.sv:27) |
      |                |            | sub_33_I7 (add_sub_1_0_fac_8_0.sv:33) |
| add_x_29       | DW01_add       | width=12   | add_24_I8 (add_sub_1_0_fac_8_0.sv:24) |
      |                |            | add_31_I8 (add_sub_1_0_fac_8_0.sv:31) |
| add_x_30       | DW01_add       | width=12   | add_25_I8 (add_sub_1_0_fac_8_0.sv:25) |
      |                |            | add_32_I8 (add_sub_1_0_fac_8_0.sv:32) |
| sub_x_32       | DW01_sub       | width=12   | sub_27_I8 (add_sub_1_0_fac_8_0.sv:27) |
      |                |            | sub_33_I8 (add_sub_1_0_fac_8_0.sv:33) |
| add_x_33       | DW01_add       | width=12   | add_24_I9 (add_sub_1_0_fac_8_0.sv:24) |
      |                |            | add_31_I9 (add_sub_1_0_fac_8_0.sv:31) |
| add_x_34       | DW01_add       | width=12   | add_25_I9 (add_sub_1_0_fac_8_0.sv:25) |
      |                |            | add_32_I9 (add_sub_1_0_fac_8_0.sv:32) |
| sub_x_36       | DW01_sub       | width=12   | sub_27_I9 (add_sub_1_0_fac_8_0.sv:27) |
      |                |            | sub_33_I9 (add_sub_1_0_fac_8_0.sv:33) |
| add_x_37       | DW01_add       | width=12   | add_24_I10 (add_sub_1_0_fac_8_0.sv:24) |
     |                |            | add_31_I10 (add_sub_1_0_fac_8_0.sv:31) |
| add_x_38       | DW01_add       | width=12   | add_25_I10 (add_sub_1_0_fac_8_0.sv:25) |
     |                |            | add_32_I10 (add_sub_1_0_fac_8_0.sv:32) |
| sub_x_40       | DW01_sub       | width=12   | sub_27_I10 (add_sub_1_0_fac_8_0.sv:27) |
     |                |            | sub_33_I10 (add_sub_1_0_fac_8_0.sv:33) |
| add_x_41       | DW01_add       | width=12   | add_24_I11 (add_sub_1_0_fac_8_0.sv:24) |
     |                |            | add_31_I11 (add_sub_1_0_fac_8_0.sv:31) |
| add_x_42       | DW01_add       | width=12   | add_25_I11 (add_sub_1_0_fac_8_0.sv:25) |
     |                |            | add_32_I11 (add_sub_1_0_fac_8_0.sv:32) |
| sub_x_44       | DW01_sub       | width=12   | sub_27_I11 (add_sub_1_0_fac_8_0.sv:27) |
     |                |            | sub_33_I11 (add_sub_1_0_fac_8_0.sv:33) |
| add_x_45       | DW01_add       | width=12   | add_24_I12 (add_sub_1_0_fac_8_0.sv:24) |
     |                |            | add_31_I12 (add_sub_1_0_fac_8_0.sv:31) |
| add_x_46       | DW01_add       | width=12   | add_25_I12 (add_sub_1_0_fac_8_0.sv:25) |
     |                |            | add_32_I12 (add_sub_1_0_fac_8_0.sv:32) |
| sub_x_48       | DW01_sub       | width=12   | sub_27_I12 (add_sub_1_0_fac_8_0.sv:27) |
     |                |            | sub_33_I12 (add_sub_1_0_fac_8_0.sv:33) |
| add_x_49       | DW01_add       | width=12   | add_24_I13 (add_sub_1_0_fac_8_0.sv:24) |
     |                |            | add_31_I13 (add_sub_1_0_fac_8_0.sv:31) |
| add_x_50       | DW01_add       | width=12   | add_25_I13 (add_sub_1_0_fac_8_0.sv:25) |
     |                |            | add_32_I13 (add_sub_1_0_fac_8_0.sv:32) |
| sub_x_52       | DW01_sub       | width=12   | sub_27_I13 (add_sub_1_0_fac_8_0.sv:27) |
     |                |            | sub_33_I13 (add_sub_1_0_fac_8_0.sv:33) |
| add_x_53       | DW01_add       | width=12   | add_24_I14 (add_sub_1_0_fac_8_0.sv:24) |
     |                |            | add_31_I14 (add_sub_1_0_fac_8_0.sv:31) |
| add_x_54       | DW01_add       | width=12   | add_25_I14 (add_sub_1_0_fac_8_0.sv:25) |
     |                |            | add_32_I14 (add_sub_1_0_fac_8_0.sv:32) |
| sub_x_56       | DW01_sub       | width=12   | sub_27_I14 (add_sub_1_0_fac_8_0.sv:27) |
     |                |            | sub_33_I14 (add_sub_1_0_fac_8_0.sv:33) |
| add_x_57       | DW01_add       | width=12   | add_24_I15 (add_sub_1_0_fac_8_0.sv:24) |
     |                |            | add_31_I15 (add_sub_1_0_fac_8_0.sv:31) |
| add_x_58       | DW01_add       | width=12   | add_25_I15 (add_sub_1_0_fac_8_0.sv:25) |
     |                |            | add_32_I15 (add_sub_1_0_fac_8_0.sv:32) |
| sub_x_60       | DW01_sub       | width=12   | sub_27_I15 (add_sub_1_0_fac_8_0.sv:27) |
     |                |            | sub_33_I15 (add_sub_1_0_fac_8_0.sv:33) |
| add_x_61       | DW01_add       | width=12   | add_24_I16 (add_sub_1_0_fac_8_0.sv:24) |
     |                |            | add_31_I16 (add_sub_1_0_fac_8_0.sv:31) |
| add_x_62       | DW01_add       | width=12   | add_25_I16 (add_sub_1_0_fac_8_0.sv:25) |
     |                |            | add_32_I16 (add_sub_1_0_fac_8_0.sv:32) |
| sub_x_64       | DW01_sub       | width=12   | sub_27_I16 (add_sub_1_0_fac_8_0.sv:27) |
     |                |            | sub_33_I16 (add_sub_1_0_fac_8_0.sv:33) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| sub_x_3            | DW01_sub         | apparch (area)     |                |
| sub_x_7            | DW01_sub         | apparch (area)     |                |
| sub_x_11           | DW01_sub         | apparch (area)     |                |
| sub_x_15           | DW01_sub         | apparch (area)     |                |
| sub_x_19           | DW01_sub         | apparch (area)     |                |
| sub_x_23           | DW01_sub         | apparch (area)     |                |
| sub_x_27           | DW01_sub         | apparch (area)     |                |
| sub_x_31           | DW01_sub         | apparch (area)     |                |
| sub_x_35           | DW01_sub         | apparch (area)     |                |
| sub_x_39           | DW01_sub         | apparch (area)     |                |
| sub_x_43           | DW01_sub         | apparch (area)     |                |
| sub_x_47           | DW01_sub         | apparch (area)     |                |
| sub_x_51           | DW01_sub         | apparch (area)     |                |
| sub_x_55           | DW01_sub         | apparch (area)     |                |
| sub_x_59           | DW01_sub         | apparch (area)     |                |
| sub_x_63           | DW01_sub         | apparch (area)     |                |
| sub_x_65           | DW01_sub         | apparch (area)     |                |
| sub_x_66           | DW01_sub         | apparch (area)     |                |
| sub_x_67           | DW01_sub         | apparch (area)     |                |
| sub_x_68           | DW01_sub         | apparch (area)     |                |
| sub_x_69           | DW01_sub         | apparch (area)     |                |
| sub_x_70           | DW01_sub         | apparch (area)     |                |
| sub_x_71           | DW01_sub         | apparch (area)     |                |
| sub_x_72           | DW01_sub         | apparch (area)     |                |
| sub_x_73           | DW01_sub         | apparch (area)     |                |
| sub_x_74           | DW01_sub         | apparch (area)     |                |
| sub_x_75           | DW01_sub         | apparch (area)     |                |
| sub_x_76           | DW01_sub         | apparch (area)     |                |
| sub_x_77           | DW01_sub         | apparch (area)     |                |
| sub_x_78           | DW01_sub         | apparch (area)     |                |
| sub_x_79           | DW01_sub         | apparch (area)     |                |
| sub_x_80           | DW01_sub         | apparch (area)     |                |
| add_x_1            | DW01_add         | apparch (area)     |                |
| add_x_2            | DW01_add         | apparch (area)     |                |
| sub_x_4            | DW01_sub         | apparch (area)     |                |
| add_x_5            | DW01_add         | apparch (area)     |                |
| add_x_6            | DW01_add         | apparch (area)     |                |
| sub_x_8            | DW01_sub         | apparch (area)     |                |
| add_x_9            | DW01_add         | apparch (area)     |                |
| add_x_10           | DW01_add         | apparch (area)     |                |
| sub_x_12           | DW01_sub         | apparch (area)     |                |
| add_x_13           | DW01_add         | apparch (area)     |                |
| add_x_14           | DW01_add         | apparch (area)     |                |
| sub_x_16           | DW01_sub         | apparch (area)     |                |
| add_x_17           | DW01_add         | apparch (area)     |                |
| add_x_18           | DW01_add         | apparch (area)     |                |
| sub_x_20           | DW01_sub         | apparch (area)     |                |
| add_x_21           | DW01_add         | apparch (area)     |                |
| add_x_22           | DW01_add         | apparch (area)     |                |
| sub_x_24           | DW01_sub         | apparch (area)     |                |
| add_x_25           | DW01_add         | apparch (area)     |                |
| add_x_26           | DW01_add         | apparch (area)     |                |
| sub_x_28           | DW01_sub         | apparch (area)     |                |
| add_x_29           | DW01_add         | apparch (area)     |                |
| add_x_30           | DW01_add         | apparch (area)     |                |
| sub_x_32           | DW01_sub         | apparch (area)     |                |
| add_x_33           | DW01_add         | apparch (area)     |                |
| add_x_34           | DW01_add         | apparch (area)     |                |
| sub_x_36           | DW01_sub         | apparch (area)     |                |
| add_x_37           | DW01_add         | apparch (area)     |                |
| add_x_38           | DW01_add         | apparch (area)     |                |
| sub_x_40           | DW01_sub         | apparch (area)     |                |
| add_x_41           | DW01_add         | apparch (area)     |                |
| add_x_42           | DW01_add         | apparch (area)     |                |
| sub_x_44           | DW01_sub         | apparch (area)     |                |
| add_x_45           | DW01_add         | apparch (area)     |                |
| add_x_46           | DW01_add         | apparch (area)     |                |
| sub_x_48           | DW01_sub         | apparch (area)     |                |
| add_x_49           | DW01_add         | apparch (area)     |                |
| add_x_50           | DW01_add         | apparch (area)     |                |
| sub_x_52           | DW01_sub         | apparch (area)     |                |
| add_x_53           | DW01_add         | apparch (area)     |                |
| add_x_54           | DW01_add         | apparch (area)     |                |
| sub_x_56           | DW01_sub         | apparch (area)     |                |
| add_x_57           | DW01_add         | apparch (area)     |                |
| add_x_58           | DW01_add         | apparch (area)     |                |
| sub_x_60           | DW01_sub         | apparch (area)     |                |
| add_x_61           | DW01_add         | apparch (area)     |                |
| add_x_62           | DW01_add         | apparch (area)     |                |
| sub_x_64           | DW01_sub         | apparch (area)     |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : shift_register_1sub_WIDTH11_DATA_WIDTH16_DATA_HEIGHT2_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : shift_register_1sub_WIDTH11_DATA_WIDTH16_DATA_HEIGHT2_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : demux_1to2_WIDTH11_DATA_WIDTH16
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16
****************************************

No implementations to report
 
****************************************
Design : cbfp_I_WIDTH22_O_WIDTH11_DATA_WIDTH16_GROUP_WIDTH64
****************************************

Resource Report for this hierarchy in file
        /home/aedu45/asic_edu_red/project/020_250804_fft_real_final/cbfp.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| gt_x_2         | DW_cmp         | width=6    | gt_130 (cbfp.sv:130)       |
| add_x_3        | DW01_inc       | width=3    | add_131 (cbfp.sv:131)      |
| gt_x_4         | DW_cmp         | width=5    | gt_136 (cbfp.sv:136)       |
| add_x_1        | DW01_inc       | width=6    | add_92 (cbfp.sv:92)        |
|                |                |            | add_95 (cbfp.sv:95)        |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| gt_x_2             | DW_cmp           | apparch (area)     |                |
| add_x_3            | DW01_inc         | apparch (area)     |                |
| gt_x_4             | DW_cmp           | apparch (area)     |                |
| add_x_1            | DW01_inc         | apparch (area)     |                |
===============================================================================

 
****************************************
Design : bit_shift_0_LENGTH12_I_WIDTH23_O_WIDTH11_DATA_WIDTH16
****************************************

Resource Report for this hierarchy in file
        /home/aedu45/asic_edu_red/project/020_250804_fft_real_final/bit_shift.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| gt_x_1         | DW_cmp         | width=5    | gt_35 (bit_shift.sv:35)    |
| ash_2          | DW_leftsh      | A_width=23 | sla_36 (bit_shift.sv:36)   |
|                |                | SH_width=5 |                            |
| ash_3          | DW_leftsh      | A_width=23 | sla_37 (bit_shift.sv:37)   |
|                |                | SH_width=5 |                            |
| ashr_5         | DW_rightsh     | A_width=23 | sra_39 (bit_shift.sv:39)   |
|                |                | SH_width=32 |                           |
| ashr_6         | DW_rightsh     | A_width=23 | sra_40 (bit_shift.sv:40)   |
|                |                | SH_width=32 |                           |
| ash_7          | DW_leftsh      | A_width=23 | sla_36_I2 (bit_shift.sv:36) |
                |                | SH_width=5 |                            |
| ash_8          | DW_leftsh      | A_width=23 | sla_37_I2 (bit_shift.sv:37) |
                |                | SH_width=5 |                            |
| ashr_9         | DW_rightsh     | A_width=23 | sra_39_I2 (bit_shift.sv:39) |
                |                | SH_width=32 |                           |
| ashr_10        | DW_rightsh     | A_width=23 | sra_40_I2 (bit_shift.sv:40) |
                |                | SH_width=32 |                           |
| ash_11         | DW_leftsh      | A_width=23 | sla_36_I3 (bit_shift.sv:36) |
                |                | SH_width=5 |                            |
| ash_12         | DW_leftsh      | A_width=23 | sla_37_I3 (bit_shift.sv:37) |
                |                | SH_width=5 |                            |
| ashr_13        | DW_rightsh     | A_width=23 | sra_39_I3 (bit_shift.sv:39) |
                |                | SH_width=32 |                           |
| ashr_14        | DW_rightsh     | A_width=23 | sra_40_I3 (bit_shift.sv:40) |
                |                | SH_width=32 |                           |
| ash_15         | DW_leftsh      | A_width=23 | sla_36_I4 (bit_shift.sv:36) |
                |                | SH_width=5 |                            |
| ash_16         | DW_leftsh      | A_width=23 | sla_37_I4 (bit_shift.sv:37) |
                |                | SH_width=5 |                            |
| ashr_17        | DW_rightsh     | A_width=23 | sra_39_I4 (bit_shift.sv:39) |
                |                | SH_width=32 |                           |
| ashr_18        | DW_rightsh     | A_width=23 | sra_40_I4 (bit_shift.sv:40) |
                |                | SH_width=32 |                           |
| ash_19         | DW_leftsh      | A_width=23 | sla_36_I5 (bit_shift.sv:36) |
                |                | SH_width=5 |                            |
| ash_20         | DW_leftsh      | A_width=23 | sla_37_I5 (bit_shift.sv:37) |
                |                | SH_width=5 |                            |
| ashr_21        | DW_rightsh     | A_width=23 | sra_39_I5 (bit_shift.sv:39) |
                |                | SH_width=32 |                           |
| ashr_22        | DW_rightsh     | A_width=23 | sra_40_I5 (bit_shift.sv:40) |
                |                | SH_width=32 |                           |
| ash_23         | DW_leftsh      | A_width=23 | sla_36_I6 (bit_shift.sv:36) |
                |                | SH_width=5 |                            |
| ash_24         | DW_leftsh      | A_width=23 | sla_37_I6 (bit_shift.sv:37) |
                |                | SH_width=5 |                            |
| ashr_25        | DW_rightsh     | A_width=23 | sra_39_I6 (bit_shift.sv:39) |
                |                | SH_width=32 |                           |
| ashr_26        | DW_rightsh     | A_width=23 | sra_40_I6 (bit_shift.sv:40) |
                |                | SH_width=32 |                           |
| ash_27         | DW_leftsh      | A_width=23 | sla_36_I7 (bit_shift.sv:36) |
                |                | SH_width=5 |                            |
| ash_28         | DW_leftsh      | A_width=23 | sla_37_I7 (bit_shift.sv:37) |
                |                | SH_width=5 |                            |
| ashr_29        | DW_rightsh     | A_width=23 | sra_39_I7 (bit_shift.sv:39) |
                |                | SH_width=32 |                           |
| ashr_30        | DW_rightsh     | A_width=23 | sra_40_I7 (bit_shift.sv:40) |
                |                | SH_width=32 |                           |
| ash_31         | DW_leftsh      | A_width=23 | sla_36_I8 (bit_shift.sv:36) |
                |                | SH_width=5 |                            |
| ash_32         | DW_leftsh      | A_width=23 | sla_37_I8 (bit_shift.sv:37) |
                |                | SH_width=5 |                            |
| ashr_33        | DW_rightsh     | A_width=23 | sra_39_I8 (bit_shift.sv:39) |
                |                | SH_width=32 |                           |
| ashr_34        | DW_rightsh     | A_width=23 | sra_40_I8 (bit_shift.sv:40) |
                |                | SH_width=32 |                           |
| ash_35         | DW_leftsh      | A_width=23 | sla_36_I9 (bit_shift.sv:36) |
                |                | SH_width=5 |                            |
| ash_36         | DW_leftsh      | A_width=23 | sla_37_I9 (bit_shift.sv:37) |
                |                | SH_width=5 |                            |
| ashr_37        | DW_rightsh     | A_width=23 | sra_39_I9 (bit_shift.sv:39) |
                |                | SH_width=32 |                           |
| ashr_38        | DW_rightsh     | A_width=23 | sra_40_I9 (bit_shift.sv:40) |
                |                | SH_width=32 |                           |
| ash_39         | DW_leftsh      | A_width=23 | sla_36_I10 (bit_shift.sv:36) |
               |                | SH_width=5 |                            |
| ash_40         | DW_leftsh      | A_width=23 | sla_37_I10 (bit_shift.sv:37) |
               |                | SH_width=5 |                            |
| ashr_41        | DW_rightsh     | A_width=23 | sra_39_I10 (bit_shift.sv:39) |
               |                | SH_width=32 |                           |
| ashr_42        | DW_rightsh     | A_width=23 | sra_40_I10 (bit_shift.sv:40) |
               |                | SH_width=32 |                           |
| ash_43         | DW_leftsh      | A_width=23 | sla_36_I11 (bit_shift.sv:36) |
               |                | SH_width=5 |                            |
| ash_44         | DW_leftsh      | A_width=23 | sla_37_I11 (bit_shift.sv:37) |
               |                | SH_width=5 |                            |
| ashr_45        | DW_rightsh     | A_width=23 | sra_39_I11 (bit_shift.sv:39) |
               |                | SH_width=32 |                           |
| ashr_46        | DW_rightsh     | A_width=23 | sra_40_I11 (bit_shift.sv:40) |
               |                | SH_width=32 |                           |
| ash_47         | DW_leftsh      | A_width=23 | sla_36_I12 (bit_shift.sv:36) |
               |                | SH_width=5 |                            |
| ash_48         | DW_leftsh      | A_width=23 | sla_37_I12 (bit_shift.sv:37) |
               |                | SH_width=5 |                            |
| ashr_49        | DW_rightsh     | A_width=23 | sra_39_I12 (bit_shift.sv:39) |
               |                | SH_width=32 |                           |
| ashr_50        | DW_rightsh     | A_width=23 | sra_40_I12 (bit_shift.sv:40) |
               |                | SH_width=32 |                           |
| ash_51         | DW_leftsh      | A_width=23 | sla_36_I13 (bit_shift.sv:36) |
               |                | SH_width=5 |                            |
| ash_52         | DW_leftsh      | A_width=23 | sla_37_I13 (bit_shift.sv:37) |
               |                | SH_width=5 |                            |
| ashr_53        | DW_rightsh     | A_width=23 | sra_39_I13 (bit_shift.sv:39) |
               |                | SH_width=32 |                           |
| ashr_54        | DW_rightsh     | A_width=23 | sra_40_I13 (bit_shift.sv:40) |
               |                | SH_width=32 |                           |
| ash_55         | DW_leftsh      | A_width=23 | sla_36_I14 (bit_shift.sv:36) |
               |                | SH_width=5 |                            |
| ash_56         | DW_leftsh      | A_width=23 | sla_37_I14 (bit_shift.sv:37) |
               |                | SH_width=5 |                            |
| ashr_57        | DW_rightsh     | A_width=23 | sra_39_I14 (bit_shift.sv:39) |
               |                | SH_width=32 |                           |
| ashr_58        | DW_rightsh     | A_width=23 | sra_40_I14 (bit_shift.sv:40) |
               |                | SH_width=32 |                           |
| ash_59         | DW_leftsh      | A_width=23 | sla_36_I15 (bit_shift.sv:36) |
               |                | SH_width=5 |                            |
| ash_60         | DW_leftsh      | A_width=23 | sla_37_I15 (bit_shift.sv:37) |
               |                | SH_width=5 |                            |
| ashr_61        | DW_rightsh     | A_width=23 | sra_39_I15 (bit_shift.sv:39) |
               |                | SH_width=32 |                           |
| ashr_62        | DW_rightsh     | A_width=23 | sra_40_I15 (bit_shift.sv:40) |
               |                | SH_width=32 |                           |
| ash_63         | DW_leftsh      | A_width=23 | sla_36_I16 (bit_shift.sv:36) |
               |                | SH_width=5 |                            |
| ash_64         | DW_leftsh      | A_width=23 | sla_37_I16 (bit_shift.sv:37) |
               |                | SH_width=5 |                            |
| ashr_65        | DW_rightsh     | A_width=23 | sra_39_I16 (bit_shift.sv:39) |
               |                | SH_width=32 |                           |
| ashr_66        | DW_rightsh     | A_width=23 | sra_40_I16 (bit_shift.sv:40) |
               |                | SH_width=32 |                           |
| sub_x_4        | DW01_sub       | width=6    | sub_39 (bit_shift.sv:39)   |
|                |                |            | sub_39_I10 (bit_shift.sv:39) |
               |                |            | sub_39_I13 (bit_shift.sv:39) |
               |                |            | sub_39_I14 (bit_shift.sv:39) |
               |                |            | sub_39_I2 (bit_shift.sv:39) |
                |                |            | sub_39_I5 (bit_shift.sv:39) |
                |                |            | sub_39_I6 (bit_shift.sv:39) |
                |                |            | sub_39_I9 (bit_shift.sv:39) |
                |                |            | sub_40 (bit_shift.sv:40)   |
|                |                |            | sub_40_I13 (bit_shift.sv:40) |
               |                |            | sub_40_I5 (bit_shift.sv:40) |
                |                |            | sub_40_I9 (bit_shift.sv:40) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| gt_x_1             | DW_cmp           | apparch (area)     |                |
| ash_2              | DW_leftsh        | astr (area)        |                |
| ash_3              | DW_leftsh        | astr (area)        |                |
| ashr_5             | DW_rightsh       | astr (area)        |                |
| ashr_6             | DW_rightsh       | astr (area)        |                |
| ash_7              | DW_leftsh        | astr (area)        |                |
| ash_8              | DW_leftsh        | astr (area)        |                |
| ashr_9             | DW_rightsh       | astr (area)        |                |
| ashr_10            | DW_rightsh       | astr (area)        |                |
| ash_11             | DW_leftsh        | astr (area)        |                |
| ash_12             | DW_leftsh        | astr (area)        |                |
| ashr_13            | DW_rightsh       | astr (area)        |                |
| ashr_14            | DW_rightsh       | astr (area)        |                |
| ash_15             | DW_leftsh        | astr (area)        |                |
| ash_16             | DW_leftsh        | astr (area)        |                |
| ashr_17            | DW_rightsh       | astr (area)        |                |
| ashr_18            | DW_rightsh       | astr (area)        |                |
| ash_19             | DW_leftsh        | astr (area)        |                |
| ash_20             | DW_leftsh        | astr (area)        |                |
| ashr_21            | DW_rightsh       | astr (area)        |                |
| ashr_22            | DW_rightsh       | astr (area)        |                |
| ash_23             | DW_leftsh        | astr (area)        |                |
| ash_24             | DW_leftsh        | astr (area)        |                |
| ashr_25            | DW_rightsh       | astr (area)        |                |
| ashr_26            | DW_rightsh       | astr (area)        |                |
| ash_27             | DW_leftsh        | astr (area)        |                |
| ash_28             | DW_leftsh        | astr (area)        |                |
| ashr_29            | DW_rightsh       | astr (area)        |                |
| ashr_30            | DW_rightsh       | astr (area)        |                |
| ash_31             | DW_leftsh        | astr (area)        |                |
| ash_32             | DW_leftsh        | astr (area)        |                |
| ashr_33            | DW_rightsh       | astr (area)        |                |
| ashr_34            | DW_rightsh       | astr (area)        |                |
| ash_35             | DW_leftsh        | astr (area)        |                |
| ash_36             | DW_leftsh        | astr (area)        |                |
| ashr_37            | DW_rightsh       | astr (area)        |                |
| ashr_38            | DW_rightsh       | astr (area)        |                |
| ash_39             | DW_leftsh        | astr (area)        |                |
| ash_40             | DW_leftsh        | astr (area)        |                |
| ashr_41            | DW_rightsh       | astr (area)        |                |
| ashr_42            | DW_rightsh       | astr (area)        |                |
| ash_43             | DW_leftsh        | astr (area)        |                |
| ash_44             | DW_leftsh        | astr (area)        |                |
| ashr_45            | DW_rightsh       | astr (area)        |                |
| ashr_46            | DW_rightsh       | astr (area)        |                |
| ash_47             | DW_leftsh        | astr (area)        |                |
| ash_48             | DW_leftsh        | astr (area)        |                |
| ashr_49            | DW_rightsh       | astr (area)        |                |
| ashr_50            | DW_rightsh       | astr (area)        |                |
| ash_51             | DW_leftsh        | astr (area)        |                |
| ash_52             | DW_leftsh        | astr (area)        |                |
| ashr_53            | DW_rightsh       | astr (area)        |                |
| ashr_54            | DW_rightsh       | astr (area)        |                |
| ash_55             | DW_leftsh        | astr (area)        |                |
| ash_56             | DW_leftsh        | astr (area)        |                |
| ashr_57            | DW_rightsh       | astr (area)        |                |
| ashr_58            | DW_rightsh       | astr (area)        |                |
| ash_59             | DW_leftsh        | astr (area)        |                |
| ash_60             | DW_leftsh        | astr (area)        |                |
| ashr_61            | DW_rightsh       | astr (area)        |                |
| ashr_62            | DW_rightsh       | astr (area)        |                |
| ash_63             | DW_leftsh        | astr (area)        |                |
| ash_64             | DW_leftsh        | astr (area)        |                |
| ashr_65            | DW_rightsh       | astr (area)        |                |
| ashr_66            | DW_rightsh       | astr (area)        |                |
| sub_x_4            | DW01_sub         | apparch (area)     |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : shift_register_WIDTH23_DATA_WIDTH16_DATA_HEIGHT4_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : shift_register_WIDTH23_DATA_WIDTH16_DATA_HEIGHT4_1
****************************************

No implementations to report
 
****************************************
Design : min_detect_DATA_WIDTH16
****************************************

Resource Report for this hierarchy in file
        /home/aedu45/asic_edu_red/project/020_250804_fft_real_final/min_detect.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| lt_x_1         | DW_cmp         | width=5    | lt_19 (min_detect.sv:19)   |
| lt_x_2         | DW_cmp         | width=5    | lt_21 (min_detect.sv:21)   |
| lt_x_3         | DW_cmp         | width=5    | lt_19_I2 (min_detect.sv:19) |
| lt_x_4         | DW_cmp         | width=5    | lt_21_I2 (min_detect.sv:21) |
| lt_x_5         | DW_cmp         | width=5    | lt_19_I3 (min_detect.sv:19) |
| lt_x_6         | DW_cmp         | width=5    | lt_21_I3 (min_detect.sv:21) |
| lt_x_7         | DW_cmp         | width=5    | lt_19_I4 (min_detect.sv:19) |
| lt_x_8         | DW_cmp         | width=5    | lt_21_I4 (min_detect.sv:21) |
| lt_x_9         | DW_cmp         | width=5    | lt_19_I5 (min_detect.sv:19) |
| lt_x_10        | DW_cmp         | width=5    | lt_21_I5 (min_detect.sv:21) |
| lt_x_11        | DW_cmp         | width=5    | lt_19_I6 (min_detect.sv:19) |
| lt_x_12        | DW_cmp         | width=5    | lt_21_I6 (min_detect.sv:21) |
| lt_x_13        | DW_cmp         | width=5    | lt_19_I7 (min_detect.sv:19) |
| lt_x_14        | DW_cmp         | width=5    | lt_21_I7 (min_detect.sv:21) |
| lt_x_15        | DW_cmp         | width=5    | lt_19_I8 (min_detect.sv:19) |
| lt_x_16        | DW_cmp         | width=5    | lt_21_I8 (min_detect.sv:21) |
| lt_x_17        | DW_cmp         | width=5    | lt_19_I9 (min_detect.sv:19) |
| lt_x_18        | DW_cmp         | width=5    | lt_21_I9 (min_detect.sv:21) |
| lt_x_19        | DW_cmp         | width=5    | lt_19_I10 (min_detect.sv:19) |
| lt_x_20        | DW_cmp         | width=5    | lt_21_I10 (min_detect.sv:21) |
| lt_x_21        | DW_cmp         | width=5    | lt_19_I11 (min_detect.sv:19) |
| lt_x_22        | DW_cmp         | width=5    | lt_21_I11 (min_detect.sv:21) |
| lt_x_23        | DW_cmp         | width=5    | lt_19_I12 (min_detect.sv:19) |
| lt_x_24        | DW_cmp         | width=5    | lt_21_I12 (min_detect.sv:21) |
| lt_x_25        | DW_cmp         | width=5    | lt_19_I13 (min_detect.sv:19) |
| lt_x_26        | DW_cmp         | width=5    | lt_21_I13 (min_detect.sv:21) |
| lt_x_27        | DW_cmp         | width=5    | lt_19_I14 (min_detect.sv:19) |
| lt_x_28        | DW_cmp         | width=5    | lt_21_I14 (min_detect.sv:21) |
| lt_x_29        | DW_cmp         | width=5    | lt_19_I15 (min_detect.sv:19) |
| lt_x_30        | DW_cmp         | width=5    | lt_21_I15 (min_detect.sv:21) |
| lt_x_31        | DW_cmp         | width=5    | lt_24 (min_detect.sv:24)   |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| lt_x_1             | DW_cmp           | apparch (area)     |                |
| lt_x_2             | DW_cmp           | apparch (area)     |                |
| lt_x_3             | DW_cmp           | apparch (area)     |                |
| lt_x_4             | DW_cmp           | apparch (area)     |                |
| lt_x_5             | DW_cmp           | apparch (area)     |                |
| lt_x_6             | DW_cmp           | apparch (area)     |                |
| lt_x_7             | DW_cmp           | apparch (area)     |                |
| lt_x_8             | DW_cmp           | apparch (area)     |                |
| lt_x_9             | DW_cmp           | apparch (area)     |                |
| lt_x_10            | DW_cmp           | apparch (area)     |                |
| lt_x_11            | DW_cmp           | apparch (area)     |                |
| lt_x_12            | DW_cmp           | apparch (area)     |                |
| lt_x_13            | DW_cmp           | apparch (area)     |                |
| lt_x_14            | DW_cmp           | apparch (area)     |                |
| lt_x_15            | DW_cmp           | apparch (area)     |                |
| lt_x_16            | DW_cmp           | apparch (area)     |                |
| lt_x_17            | DW_cmp           | apparch (area)     |                |
| lt_x_18            | DW_cmp           | apparch (area)     |                |
| lt_x_19            | DW_cmp           | apparch (area)     |                |
| lt_x_20            | DW_cmp           | apparch (area)     |                |
| lt_x_21            | DW_cmp           | apparch (area)     |                |
| lt_x_22            | DW_cmp           | apparch (area)     |                |
| lt_x_23            | DW_cmp           | apparch (area)     |                |
| lt_x_24            | DW_cmp           | apparch (area)     |                |
| lt_x_25            | DW_cmp           | apparch (area)     |                |
| lt_x_26            | DW_cmp           | apparch (area)     |                |
| lt_x_27            | DW_cmp           | apparch (area)     |                |
| lt_x_28            | DW_cmp           | apparch (area)     |                |
| lt_x_29            | DW_cmp           | apparch (area)     |                |
| lt_x_30            | DW_cmp           | apparch (area)     |                |
| lt_x_31            | DW_cmp           | apparch (area)     |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : mag_detect_I_WIDTH22_DATA_WIDTH16_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : mag_detect_I_WIDTH22_DATA_WIDTH16_1
****************************************

No implementations to report
 
****************************************
Design : butterfly_0_2_I_WIDTH13_O_WIDTH22_DATA_WIDTH16_DATA_HEIGHT4
****************************************

Resource Report for this hierarchy in file
        /home/aedu45/asic_edu_red/project/020_250804_fft_real_final/bf_0_2.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| add_x_1        | DW01_inc       | width=7    | add_70 (bf_0_2.sv:70)      |
|                |                |            | add_73 (bf_0_2.sv:73)      |
| add_x_2        | DW01_inc       | width=7    | add_71 (bf_0_2.sv:71)      |
|                |                |            | add_74 (bf_0_2.sv:74)      |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_x_1            | DW01_inc         | apparch (area)     |                |
| add_x_2            | DW01_inc         | apparch (area)     |                |
===============================================================================

 
****************************************
Design : twiddle_mult_pipe_I_WIDTH13_O_WIDTH22_DATA_WIDTH16
****************************************

Resource Report for this hierarchy in file
        /home/aedu45/asic_edu_red/project/020_250804_fft_real_final/twiddle_mult_pipe.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| lt_x_16        | DW_cmp         | width=6    | lt_72 (twiddle_mult_pipe.sv:72) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| lt_x_16            | DW_cmp           | apparch (area)     |                |
===============================================================================

 
****************************************
Design : mutl_tw_WIDTH13_0
****************************************

Resource Report for this hierarchy in file
        /home/aedu45/asic_edu_red/project/020_250804_fft_real_final/mult_tw.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| DP_OP_7J26_122_5622             |            |                            |
|                | DP_OP_7J26_122_5622 |       |                            |
| DP_OP_8J26_123_5622             |            |                            |
|                | DP_OP_8J26_123_5622 |       |                            |
=============================================================================

Datapath Report for DP_OP_7J26_122_5622
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_7J26_122_5622  | mult_38 (mult_tw.sv:38) sub_38 (mult_tw.sv:38)      |
|                      | mult_38_2 (mult_tw.sv:38)                           |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 13    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 13    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T0    | IFO  | Signed   | 22    | I1 * I2 (mult_tw.sv:38)                  |
| T1    | IFO  | Signed   | 22    | I3 * I4 (mult_tw.sv:38)                  |
| O1    | PO   | Signed   | 22    | T0 - T1 (mult_tw.sv:38)                  |
==============================================================================

Datapath Report for DP_OP_8J26_123_5622
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_8J26_123_5622  | mult_39 (mult_tw.sv:39) add_39 (mult_tw.sv:39)      |
|                      | mult_39_2 (mult_tw.sv:39)                           |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 13    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 13    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T3    | IFO  | Signed   | 22    | I1 * I2 (mult_tw.sv:39)                  |
| T4    | IFO  | Signed   | 22    | I3 * I4 (mult_tw.sv:39)                  |
| O1    | PO   | Unsigned | 22    | T3 + T4 (mult_tw.sv:39)                  |
==============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| DP_OP_7J26_122_5622                   |                    |                |
|                    | DP_OP_7J26_122_5622 | str (area)      |                |
|                    |                  | mult_arch: and     |                |
| DP_OP_8J26_123_5622                   |                    |                |
|                    | DP_OP_8J26_123_5622 | str (area)      |                |
|                    |                  | mult_arch: and     |                |
===============================================================================

 
****************************************
Design : mutl_tw_WIDTH13_1
****************************************

Resource Report for this hierarchy in file
        /home/aedu45/asic_edu_red/project/020_250804_fft_real_final/mult_tw.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| DP_OP_7J26_122_5622             |            |                            |
|                | DP_OP_7J26_122_5622 |       |                            |
| DP_OP_8J26_123_5622             |            |                            |
|                | DP_OP_8J26_123_5622 |       |                            |
=============================================================================

Datapath Report for DP_OP_7J26_122_5622
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_7J26_122_5622  | mult_38 (mult_tw.sv:38) sub_38 (mult_tw.sv:38)      |
|                      | mult_38_2 (mult_tw.sv:38)                           |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 13    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 13    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T0    | IFO  | Signed   | 22    | I1 * I2 (mult_tw.sv:38)                  |
| T1    | IFO  | Signed   | 22    | I3 * I4 (mult_tw.sv:38)                  |
| O1    | PO   | Signed   | 22    | T0 - T1 (mult_tw.sv:38)                  |
==============================================================================

Datapath Report for DP_OP_8J26_123_5622
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_8J26_123_5622  | mult_39 (mult_tw.sv:39) add_39 (mult_tw.sv:39)      |
|                      | mult_39_2 (mult_tw.sv:39)                           |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 13    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 13    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T3    | IFO  | Signed   | 22    | I1 * I2 (mult_tw.sv:39)                  |
| T4    | IFO  | Signed   | 22    | I3 * I4 (mult_tw.sv:39)                  |
| O1    | PO   | Unsigned | 22    | T3 + T4 (mult_tw.sv:39)                  |
==============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| DP_OP_7J26_122_5622                   |                    |                |
|                    | DP_OP_7J26_122_5622 | str (area)      |                |
|                    |                  | mult_arch: and     |                |
| DP_OP_8J26_123_5622                   |                    |                |
|                    | DP_OP_8J26_123_5622 | str (area)      |                |
|                    |                  | mult_arch: and     |                |
===============================================================================

 
****************************************
Design : mutl_tw_WIDTH13_2
****************************************

Resource Report for this hierarchy in file
        /home/aedu45/asic_edu_red/project/020_250804_fft_real_final/mult_tw.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| DP_OP_7J26_122_5622             |            |                            |
|                | DP_OP_7J26_122_5622 |       |                            |
| DP_OP_8J26_123_5622             |            |                            |
|                | DP_OP_8J26_123_5622 |       |                            |
=============================================================================

Datapath Report for DP_OP_7J26_122_5622
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_7J26_122_5622  | mult_38 (mult_tw.sv:38) sub_38 (mult_tw.sv:38)      |
|                      | mult_38_2 (mult_tw.sv:38)                           |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 13    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 13    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T0    | IFO  | Signed   | 22    | I1 * I2 (mult_tw.sv:38)                  |
| T1    | IFO  | Signed   | 22    | I3 * I4 (mult_tw.sv:38)                  |
| O1    | PO   | Signed   | 22    | T0 - T1 (mult_tw.sv:38)                  |
==============================================================================

Datapath Report for DP_OP_8J26_123_5622
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_8J26_123_5622  | mult_39 (mult_tw.sv:39) add_39 (mult_tw.sv:39)      |
|                      | mult_39_2 (mult_tw.sv:39)                           |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 13    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 13    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T3    | IFO  | Signed   | 22    | I1 * I2 (mult_tw.sv:39)                  |
| T4    | IFO  | Signed   | 22    | I3 * I4 (mult_tw.sv:39)                  |
| O1    | PO   | Unsigned | 22    | T3 + T4 (mult_tw.sv:39)                  |
==============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| DP_OP_7J26_122_5622                   |                    |                |
|                    | DP_OP_7J26_122_5622 | str (area)      |                |
|                    |                  | mult_arch: and     |                |
| DP_OP_8J26_123_5622                   |                    |                |
|                    | DP_OP_8J26_123_5622 | str (area)      |                |
|                    |                  | mult_arch: and     |                |
===============================================================================

 
****************************************
Design : mutl_tw_WIDTH13_3
****************************************

Resource Report for this hierarchy in file
        /home/aedu45/asic_edu_red/project/020_250804_fft_real_final/mult_tw.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| DP_OP_7J26_122_5622             |            |                            |
|                | DP_OP_7J26_122_5622 |       |                            |
| DP_OP_8J26_123_5622             |            |                            |
|                | DP_OP_8J26_123_5622 |       |                            |
=============================================================================

Datapath Report for DP_OP_7J26_122_5622
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_7J26_122_5622  | mult_38 (mult_tw.sv:38) sub_38 (mult_tw.sv:38)      |
|                      | mult_38_2 (mult_tw.sv:38)                           |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 13    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 13    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T0    | IFO  | Signed   | 22    | I1 * I2 (mult_tw.sv:38)                  |
| T1    | IFO  | Signed   | 22    | I3 * I4 (mult_tw.sv:38)                  |
| O1    | PO   | Signed   | 22    | T0 - T1 (mult_tw.sv:38)                  |
==============================================================================

Datapath Report for DP_OP_8J26_123_5622
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_8J26_123_5622  | mult_39 (mult_tw.sv:39) add_39 (mult_tw.sv:39)      |
|                      | mult_39_2 (mult_tw.sv:39)                           |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 13    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 13    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T3    | IFO  | Signed   | 22    | I1 * I2 (mult_tw.sv:39)                  |
| T4    | IFO  | Signed   | 22    | I3 * I4 (mult_tw.sv:39)                  |
| O1    | PO   | Unsigned | 22    | T3 + T4 (mult_tw.sv:39)                  |
==============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| DP_OP_7J26_122_5622                   |                    |                |
|                    | DP_OP_7J26_122_5622 | str (area)      |                |
|                    |                  | mult_arch: and     |                |
| DP_OP_8J26_123_5622                   |                    |                |
|                    | DP_OP_8J26_123_5622 | str (area)      |                |
|                    |                  | mult_arch: and     |                |
===============================================================================

 
****************************************
Design : mutl_tw_WIDTH13_4
****************************************

Resource Report for this hierarchy in file
        /home/aedu45/asic_edu_red/project/020_250804_fft_real_final/mult_tw.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| DP_OP_7J26_122_5622             |            |                            |
|                | DP_OP_7J26_122_5622 |       |                            |
| DP_OP_8J26_123_5622             |            |                            |
|                | DP_OP_8J26_123_5622 |       |                            |
=============================================================================

Datapath Report for DP_OP_7J26_122_5622
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_7J26_122_5622  | mult_38 (mult_tw.sv:38) sub_38 (mult_tw.sv:38)      |
|                      | mult_38_2 (mult_tw.sv:38)                           |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 13    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 13    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T0    | IFO  | Signed   | 22    | I1 * I2 (mult_tw.sv:38)                  |
| T1    | IFO  | Signed   | 22    | I3 * I4 (mult_tw.sv:38)                  |
| O1    | PO   | Signed   | 22    | T0 - T1 (mult_tw.sv:38)                  |
==============================================================================

Datapath Report for DP_OP_8J26_123_5622
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_8J26_123_5622  | mult_39 (mult_tw.sv:39) add_39 (mult_tw.sv:39)      |
|                      | mult_39_2 (mult_tw.sv:39)                           |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 13    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 13    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T3    | IFO  | Signed   | 22    | I1 * I2 (mult_tw.sv:39)                  |
| T4    | IFO  | Signed   | 22    | I3 * I4 (mult_tw.sv:39)                  |
| O1    | PO   | Unsigned | 22    | T3 + T4 (mult_tw.sv:39)                  |
==============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| DP_OP_7J26_122_5622                   |                    |                |
|                    | DP_OP_7J26_122_5622 | str (area)      |                |
|                    |                  | mult_arch: and     |                |
| DP_OP_8J26_123_5622                   |                    |                |
|                    | DP_OP_8J26_123_5622 | str (area)      |                |
|                    |                  | mult_arch: and     |                |
===============================================================================

 
****************************************
Design : mutl_tw_WIDTH13_5
****************************************

Resource Report for this hierarchy in file
        /home/aedu45/asic_edu_red/project/020_250804_fft_real_final/mult_tw.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| DP_OP_7J26_122_5622             |            |                            |
|                | DP_OP_7J26_122_5622 |       |                            |
| DP_OP_8J26_123_5622             |            |                            |
|                | DP_OP_8J26_123_5622 |       |                            |
=============================================================================

Datapath Report for DP_OP_7J26_122_5622
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_7J26_122_5622  | mult_38 (mult_tw.sv:38) sub_38 (mult_tw.sv:38)      |
|                      | mult_38_2 (mult_tw.sv:38)                           |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 13    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 13    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T0    | IFO  | Signed   | 22    | I1 * I2 (mult_tw.sv:38)                  |
| T1    | IFO  | Signed   | 22    | I3 * I4 (mult_tw.sv:38)                  |
| O1    | PO   | Signed   | 22    | T0 - T1 (mult_tw.sv:38)                  |
==============================================================================

Datapath Report for DP_OP_8J26_123_5622
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_8J26_123_5622  | mult_39 (mult_tw.sv:39) add_39 (mult_tw.sv:39)      |
|                      | mult_39_2 (mult_tw.sv:39)                           |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 13    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 13    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T3    | IFO  | Signed   | 22    | I1 * I2 (mult_tw.sv:39)                  |
| T4    | IFO  | Signed   | 22    | I3 * I4 (mult_tw.sv:39)                  |
| O1    | PO   | Unsigned | 22    | T3 + T4 (mult_tw.sv:39)                  |
==============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| DP_OP_7J26_122_5622                   |                    |                |
|                    | DP_OP_7J26_122_5622 | str (area)      |                |
|                    |                  | mult_arch: and     |                |
| DP_OP_8J26_123_5622                   |                    |                |
|                    | DP_OP_8J26_123_5622 | str (area)      |                |
|                    |                  | mult_arch: and     |                |
===============================================================================

 
****************************************
Design : mutl_tw_WIDTH13_6
****************************************

Resource Report for this hierarchy in file
        /home/aedu45/asic_edu_red/project/020_250804_fft_real_final/mult_tw.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| DP_OP_7J26_122_5622             |            |                            |
|                | DP_OP_7J26_122_5622 |       |                            |
| DP_OP_8J26_123_5622             |            |                            |
|                | DP_OP_8J26_123_5622 |       |                            |
=============================================================================

Datapath Report for DP_OP_7J26_122_5622
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_7J26_122_5622  | mult_38 (mult_tw.sv:38) sub_38 (mult_tw.sv:38)      |
|                      | mult_38_2 (mult_tw.sv:38)                           |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 13    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 13    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T0    | IFO  | Signed   | 22    | I1 * I2 (mult_tw.sv:38)                  |
| T1    | IFO  | Signed   | 22    | I3 * I4 (mult_tw.sv:38)                  |
| O1    | PO   | Signed   | 22    | T0 - T1 (mult_tw.sv:38)                  |
==============================================================================

Datapath Report for DP_OP_8J26_123_5622
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_8J26_123_5622  | mult_39 (mult_tw.sv:39) add_39 (mult_tw.sv:39)      |
|                      | mult_39_2 (mult_tw.sv:39)                           |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 13    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 13    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T3    | IFO  | Signed   | 22    | I1 * I2 (mult_tw.sv:39)                  |
| T4    | IFO  | Signed   | 22    | I3 * I4 (mult_tw.sv:39)                  |
| O1    | PO   | Unsigned | 22    | T3 + T4 (mult_tw.sv:39)                  |
==============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| DP_OP_7J26_122_5622                   |                    |                |
|                    | DP_OP_7J26_122_5622 | str (area)      |                |
|                    |                  | mult_arch: and     |                |
| DP_OP_8J26_123_5622                   |                    |                |
|                    | DP_OP_8J26_123_5622 | str (area)      |                |
|                    |                  | mult_arch: and     |                |
===============================================================================

 
****************************************
Design : mutl_tw_WIDTH13_7
****************************************

Resource Report for this hierarchy in file
        /home/aedu45/asic_edu_red/project/020_250804_fft_real_final/mult_tw.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| DP_OP_7J26_122_5622             |            |                            |
|                | DP_OP_7J26_122_5622 |       |                            |
| DP_OP_8J26_123_5622             |            |                            |
|                | DP_OP_8J26_123_5622 |       |                            |
=============================================================================

Datapath Report for DP_OP_7J26_122_5622
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_7J26_122_5622  | mult_38 (mult_tw.sv:38) sub_38 (mult_tw.sv:38)      |
|                      | mult_38_2 (mult_tw.sv:38)                           |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 13    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 13    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T0    | IFO  | Signed   | 22    | I1 * I2 (mult_tw.sv:38)                  |
| T1    | IFO  | Signed   | 22    | I3 * I4 (mult_tw.sv:38)                  |
| O1    | PO   | Signed   | 22    | T0 - T1 (mult_tw.sv:38)                  |
==============================================================================

Datapath Report for DP_OP_8J26_123_5622
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_8J26_123_5622  | mult_39 (mult_tw.sv:39) add_39 (mult_tw.sv:39)      |
|                      | mult_39_2 (mult_tw.sv:39)                           |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 13    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 13    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T3    | IFO  | Signed   | 22    | I1 * I2 (mult_tw.sv:39)                  |
| T4    | IFO  | Signed   | 22    | I3 * I4 (mult_tw.sv:39)                  |
| O1    | PO   | Unsigned | 22    | T3 + T4 (mult_tw.sv:39)                  |
==============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| DP_OP_7J26_122_5622                   |                    |                |
|                    | DP_OP_7J26_122_5622 | str (area)      |                |
|                    |                  | mult_arch: and     |                |
| DP_OP_8J26_123_5622                   |                    |                |
|                    | DP_OP_8J26_123_5622 | str (area)      |                |
|                    |                  | mult_arch: and     |                |
===============================================================================

 
****************************************
Design : mutl_tw_WIDTH13_8
****************************************

Resource Report for this hierarchy in file
        /home/aedu45/asic_edu_red/project/020_250804_fft_real_final/mult_tw.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| DP_OP_7J26_122_5622             |            |                            |
|                | DP_OP_7J26_122_5622 |       |                            |
| DP_OP_8J26_123_5622             |            |                            |
|                | DP_OP_8J26_123_5622 |       |                            |
=============================================================================

Datapath Report for DP_OP_7J26_122_5622
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_7J26_122_5622  | mult_38 (mult_tw.sv:38) sub_38 (mult_tw.sv:38)      |
|                      | mult_38_2 (mult_tw.sv:38)                           |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 13    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 13    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T0    | IFO  | Signed   | 22    | I1 * I2 (mult_tw.sv:38)                  |
| T1    | IFO  | Signed   | 22    | I3 * I4 (mult_tw.sv:38)                  |
| O1    | PO   | Signed   | 22    | T0 - T1 (mult_tw.sv:38)                  |
==============================================================================

Datapath Report for DP_OP_8J26_123_5622
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_8J26_123_5622  | mult_39 (mult_tw.sv:39) add_39 (mult_tw.sv:39)      |
|                      | mult_39_2 (mult_tw.sv:39)                           |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 13    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 13    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T3    | IFO  | Signed   | 22    | I1 * I2 (mult_tw.sv:39)                  |
| T4    | IFO  | Signed   | 22    | I3 * I4 (mult_tw.sv:39)                  |
| O1    | PO   | Unsigned | 22    | T3 + T4 (mult_tw.sv:39)                  |
==============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| DP_OP_7J26_122_5622                   |                    |                |
|                    | DP_OP_7J26_122_5622 | str (area)      |                |
|                    |                  | mult_arch: and     |                |
| DP_OP_8J26_123_5622                   |                    |                |
|                    | DP_OP_8J26_123_5622 | str (area)      |                |
|                    |                  | mult_arch: and     |                |
===============================================================================

 
****************************************
Design : mutl_tw_WIDTH13_9
****************************************

Resource Report for this hierarchy in file
        /home/aedu45/asic_edu_red/project/020_250804_fft_real_final/mult_tw.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| DP_OP_7J26_122_5622             |            |                            |
|                | DP_OP_7J26_122_5622 |       |                            |
| DP_OP_8J26_123_5622             |            |                            |
|                | DP_OP_8J26_123_5622 |       |                            |
=============================================================================

Datapath Report for DP_OP_7J26_122_5622
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_7J26_122_5622  | mult_38 (mult_tw.sv:38) sub_38 (mult_tw.sv:38)      |
|                      | mult_38_2 (mult_tw.sv:38)                           |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 13    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 13    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T0    | IFO  | Signed   | 22    | I1 * I2 (mult_tw.sv:38)                  |
| T1    | IFO  | Signed   | 22    | I3 * I4 (mult_tw.sv:38)                  |
| O1    | PO   | Signed   | 22    | T0 - T1 (mult_tw.sv:38)                  |
==============================================================================

Datapath Report for DP_OP_8J26_123_5622
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_8J26_123_5622  | mult_39 (mult_tw.sv:39) add_39 (mult_tw.sv:39)      |
|                      | mult_39_2 (mult_tw.sv:39)                           |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 13    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 13    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T3    | IFO  | Signed   | 22    | I1 * I2 (mult_tw.sv:39)                  |
| T4    | IFO  | Signed   | 22    | I3 * I4 (mult_tw.sv:39)                  |
| O1    | PO   | Unsigned | 22    | T3 + T4 (mult_tw.sv:39)                  |
==============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| DP_OP_7J26_122_5622                   |                    |                |
|                    | DP_OP_7J26_122_5622 | str (area)      |                |
|                    |                  | mult_arch: and     |                |
| DP_OP_8J26_123_5622                   |                    |                |
|                    | DP_OP_8J26_123_5622 | str (area)      |                |
|                    |                  | mult_arch: and     |                |
===============================================================================

 
****************************************
Design : mutl_tw_WIDTH13_10
****************************************

Resource Report for this hierarchy in file
        /home/aedu45/asic_edu_red/project/020_250804_fft_real_final/mult_tw.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| DP_OP_7J26_122_5622             |            |                            |
|                | DP_OP_7J26_122_5622 |       |                            |
| DP_OP_8J26_123_5622             |            |                            |
|                | DP_OP_8J26_123_5622 |       |                            |
=============================================================================

Datapath Report for DP_OP_7J26_122_5622
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_7J26_122_5622  | mult_38 (mult_tw.sv:38) sub_38 (mult_tw.sv:38)      |
|                      | mult_38_2 (mult_tw.sv:38)                           |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 13    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 13    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T0    | IFO  | Signed   | 22    | I1 * I2 (mult_tw.sv:38)                  |
| T1    | IFO  | Signed   | 22    | I3 * I4 (mult_tw.sv:38)                  |
| O1    | PO   | Signed   | 22    | T0 - T1 (mult_tw.sv:38)                  |
==============================================================================

Datapath Report for DP_OP_8J26_123_5622
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_8J26_123_5622  | mult_39 (mult_tw.sv:39) add_39 (mult_tw.sv:39)      |
|                      | mult_39_2 (mult_tw.sv:39)                           |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 13    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 13    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T3    | IFO  | Signed   | 22    | I1 * I2 (mult_tw.sv:39)                  |
| T4    | IFO  | Signed   | 22    | I3 * I4 (mult_tw.sv:39)                  |
| O1    | PO   | Unsigned | 22    | T3 + T4 (mult_tw.sv:39)                  |
==============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| DP_OP_7J26_122_5622                   |                    |                |
|                    | DP_OP_7J26_122_5622 | str (area)      |                |
|                    |                  | mult_arch: and     |                |
| DP_OP_8J26_123_5622                   |                    |                |
|                    | DP_OP_8J26_123_5622 | str (area)      |                |
|                    |                  | mult_arch: and     |                |
===============================================================================

 
****************************************
Design : mutl_tw_WIDTH13_11
****************************************

Resource Report for this hierarchy in file
        /home/aedu45/asic_edu_red/project/020_250804_fft_real_final/mult_tw.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| DP_OP_7J26_122_5622             |            |                            |
|                | DP_OP_7J26_122_5622 |       |                            |
| DP_OP_8J26_123_5622             |            |                            |
|                | DP_OP_8J26_123_5622 |       |                            |
=============================================================================

Datapath Report for DP_OP_7J26_122_5622
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_7J26_122_5622  | mult_38 (mult_tw.sv:38) sub_38 (mult_tw.sv:38)      |
|                      | mult_38_2 (mult_tw.sv:38)                           |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 13    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 13    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T0    | IFO  | Signed   | 22    | I1 * I2 (mult_tw.sv:38)                  |
| T1    | IFO  | Signed   | 22    | I3 * I4 (mult_tw.sv:38)                  |
| O1    | PO   | Signed   | 22    | T0 - T1 (mult_tw.sv:38)                  |
==============================================================================

Datapath Report for DP_OP_8J26_123_5622
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_8J26_123_5622  | mult_39 (mult_tw.sv:39) add_39 (mult_tw.sv:39)      |
|                      | mult_39_2 (mult_tw.sv:39)                           |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 13    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 13    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T3    | IFO  | Signed   | 22    | I1 * I2 (mult_tw.sv:39)                  |
| T4    | IFO  | Signed   | 22    | I3 * I4 (mult_tw.sv:39)                  |
| O1    | PO   | Unsigned | 22    | T3 + T4 (mult_tw.sv:39)                  |
==============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| DP_OP_7J26_122_5622                   |                    |                |
|                    | DP_OP_7J26_122_5622 | str (area)      |                |
|                    |                  | mult_arch: and     |                |
| DP_OP_8J26_123_5622                   |                    |                |
|                    | DP_OP_8J26_123_5622 | str (area)      |                |
|                    |                  | mult_arch: and     |                |
===============================================================================

 
****************************************
Design : mutl_tw_WIDTH13_12
****************************************

Resource Report for this hierarchy in file
        /home/aedu45/asic_edu_red/project/020_250804_fft_real_final/mult_tw.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| DP_OP_7J26_122_5622             |            |                            |
|                | DP_OP_7J26_122_5622 |       |                            |
| DP_OP_8J26_123_5622             |            |                            |
|                | DP_OP_8J26_123_5622 |       |                            |
=============================================================================

Datapath Report for DP_OP_7J26_122_5622
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_7J26_122_5622  | mult_38 (mult_tw.sv:38) sub_38 (mult_tw.sv:38)      |
|                      | mult_38_2 (mult_tw.sv:38)                           |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 13    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 13    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T0    | IFO  | Signed   | 22    | I1 * I2 (mult_tw.sv:38)                  |
| T1    | IFO  | Signed   | 22    | I3 * I4 (mult_tw.sv:38)                  |
| O1    | PO   | Signed   | 22    | T0 - T1 (mult_tw.sv:38)                  |
==============================================================================

Datapath Report for DP_OP_8J26_123_5622
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_8J26_123_5622  | mult_39 (mult_tw.sv:39) add_39 (mult_tw.sv:39)      |
|                      | mult_39_2 (mult_tw.sv:39)                           |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 13    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 13    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T3    | IFO  | Signed   | 22    | I1 * I2 (mult_tw.sv:39)                  |
| T4    | IFO  | Signed   | 22    | I3 * I4 (mult_tw.sv:39)                  |
| O1    | PO   | Unsigned | 22    | T3 + T4 (mult_tw.sv:39)                  |
==============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| DP_OP_7J26_122_5622                   |                    |                |
|                    | DP_OP_7J26_122_5622 | str (area)      |                |
|                    |                  | mult_arch: and     |                |
| DP_OP_8J26_123_5622                   |                    |                |
|                    | DP_OP_8J26_123_5622 | str (area)      |                |
|                    |                  | mult_arch: and     |                |
===============================================================================

 
****************************************
Design : mutl_tw_WIDTH13_13
****************************************

Resource Report for this hierarchy in file
        /home/aedu45/asic_edu_red/project/020_250804_fft_real_final/mult_tw.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| DP_OP_7J26_122_5622             |            |                            |
|                | DP_OP_7J26_122_5622 |       |                            |
| DP_OP_8J26_123_5622             |            |                            |
|                | DP_OP_8J26_123_5622 |       |                            |
=============================================================================

Datapath Report for DP_OP_7J26_122_5622
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_7J26_122_5622  | mult_38 (mult_tw.sv:38) sub_38 (mult_tw.sv:38)      |
|                      | mult_38_2 (mult_tw.sv:38)                           |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 13    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 13    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T0    | IFO  | Signed   | 22    | I1 * I2 (mult_tw.sv:38)                  |
| T1    | IFO  | Signed   | 22    | I3 * I4 (mult_tw.sv:38)                  |
| O1    | PO   | Signed   | 22    | T0 - T1 (mult_tw.sv:38)                  |
==============================================================================

Datapath Report for DP_OP_8J26_123_5622
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_8J26_123_5622  | mult_39 (mult_tw.sv:39) add_39 (mult_tw.sv:39)      |
|                      | mult_39_2 (mult_tw.sv:39)                           |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 13    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 13    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T3    | IFO  | Signed   | 22    | I1 * I2 (mult_tw.sv:39)                  |
| T4    | IFO  | Signed   | 22    | I3 * I4 (mult_tw.sv:39)                  |
| O1    | PO   | Unsigned | 22    | T3 + T4 (mult_tw.sv:39)                  |
==============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| DP_OP_7J26_122_5622                   |                    |                |
|                    | DP_OP_7J26_122_5622 | str (area)      |                |
|                    |                  | mult_arch: and     |                |
| DP_OP_8J26_123_5622                   |                    |                |
|                    | DP_OP_8J26_123_5622 | str (area)      |                |
|                    |                  | mult_arch: and     |                |
===============================================================================

 
****************************************
Design : mutl_tw_WIDTH13_14
****************************************

Resource Report for this hierarchy in file
        /home/aedu45/asic_edu_red/project/020_250804_fft_real_final/mult_tw.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| DP_OP_7J26_122_5622             |            |                            |
|                | DP_OP_7J26_122_5622 |       |                            |
| DP_OP_8J26_123_5622             |            |                            |
|                | DP_OP_8J26_123_5622 |       |                            |
=============================================================================

Datapath Report for DP_OP_7J26_122_5622
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_7J26_122_5622  | mult_38 (mult_tw.sv:38) sub_38 (mult_tw.sv:38)      |
|                      | mult_38_2 (mult_tw.sv:38)                           |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 13    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 13    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T0    | IFO  | Signed   | 22    | I1 * I2 (mult_tw.sv:38)                  |
| T1    | IFO  | Signed   | 22    | I3 * I4 (mult_tw.sv:38)                  |
| O1    | PO   | Signed   | 22    | T0 - T1 (mult_tw.sv:38)                  |
==============================================================================

Datapath Report for DP_OP_8J26_123_5622
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_8J26_123_5622  | mult_39 (mult_tw.sv:39) add_39 (mult_tw.sv:39)      |
|                      | mult_39_2 (mult_tw.sv:39)                           |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 13    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 13    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T3    | IFO  | Signed   | 22    | I1 * I2 (mult_tw.sv:39)                  |
| T4    | IFO  | Signed   | 22    | I3 * I4 (mult_tw.sv:39)                  |
| O1    | PO   | Unsigned | 22    | T3 + T4 (mult_tw.sv:39)                  |
==============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| DP_OP_7J26_122_5622                   |                    |                |
|                    | DP_OP_7J26_122_5622 | str (area)      |                |
|                    |                  | mult_arch: and     |                |
| DP_OP_8J26_123_5622                   |                    |                |
|                    | DP_OP_8J26_123_5622 | str (area)      |                |
|                    |                  | mult_arch: and     |                |
===============================================================================

 
****************************************
Design : mutl_tw_WIDTH13_15
****************************************

Resource Report for this hierarchy in file
        /home/aedu45/asic_edu_red/project/020_250804_fft_real_final/mult_tw.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| DP_OP_7J26_122_5622             |            |                            |
|                | DP_OP_7J26_122_5622 |       |                            |
| DP_OP_8J26_123_5622             |            |                            |
|                | DP_OP_8J26_123_5622 |       |                            |
=============================================================================

Datapath Report for DP_OP_7J26_122_5622
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_7J26_122_5622  | mult_38 (mult_tw.sv:38) sub_38 (mult_tw.sv:38)      |
|                      | mult_38_2 (mult_tw.sv:38)                           |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 13    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 13    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T0    | IFO  | Signed   | 22    | I1 * I2 (mult_tw.sv:38)                  |
| T1    | IFO  | Signed   | 22    | I3 * I4 (mult_tw.sv:38)                  |
| O1    | PO   | Signed   | 22    | T0 - T1 (mult_tw.sv:38)                  |
==============================================================================

Datapath Report for DP_OP_8J26_123_5622
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_8J26_123_5622  | mult_39 (mult_tw.sv:39) add_39 (mult_tw.sv:39)      |
|                      | mult_39_2 (mult_tw.sv:39)                           |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 13    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 13    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T3    | IFO  | Signed   | 22    | I1 * I2 (mult_tw.sv:39)                  |
| T4    | IFO  | Signed   | 22    | I3 * I4 (mult_tw.sv:39)                  |
| O1    | PO   | Unsigned | 22    | T3 + T4 (mult_tw.sv:39)                  |
==============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| DP_OP_7J26_122_5622                   |                    |                |
|                    | DP_OP_7J26_122_5622 | str (area)      |                |
|                    |                  | mult_arch: and     |                |
| DP_OP_8J26_123_5622                   |                    |                |
|                    | DP_OP_8J26_123_5622 | str (area)      |                |
|                    |                  | mult_arch: and     |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : twiddle_512_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : twiddle_512_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : twiddle_512_2
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : twiddle_512_3
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : twiddle_512_4
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : twiddle_512_5
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : twiddle_512_6
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : twiddle_512_7
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : twiddle_512_8
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : twiddle_512_9
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : twiddle_512_10
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : twiddle_512_11
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : twiddle_512_12
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : twiddle_512_13
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : twiddle_512_14
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : twiddle_512_15
****************************************

No implementations to report
 
****************************************
Design : mux_twiddle_input
****************************************

Resource Report for this hierarchy in file
        /home/aedu45/asic_edu_red/project/020_250804_fft_real_final/mux_twiddle_input.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| add_x_2        | DW01_inc       | width=6    | add_81 (mux_twiddle_input.sv:81) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_x_2            | DW01_inc         | apparch (area)     |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : shift_register_WIDTH13_DATA_WIDTH16_DATA_HEIGHT3_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : shift_register_WIDTH13_DATA_WIDTH16_DATA_HEIGHT3_1
****************************************

No implementations to report
 
****************************************
Design : sat_WIDTH14_SAT_WIDTH13_0
****************************************

Resource Report for this hierarchy in file
        /home/aedu45/asic_edu_red/project/020_250804_fft_real_final/sat.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| gte_x_1        | DW_cmp         | width=14   | gte_14 (sat.sv:14)         |
| lte_x_2        | DW_cmp         | width=14   | lte_17 (sat.sv:17)         |
| gte_x_3        | DW_cmp         | width=14   | gte_14_I2 (sat.sv:14)      |
| lte_x_4        | DW_cmp         | width=14   | lte_17_I2 (sat.sv:17)      |
| gte_x_5        | DW_cmp         | width=14   | gte_14_I3 (sat.sv:14)      |
| lte_x_6        | DW_cmp         | width=14   | lte_17_I3 (sat.sv:17)      |
| gte_x_7        | DW_cmp         | width=14   | gte_14_I4 (sat.sv:14)      |
| lte_x_8        | DW_cmp         | width=14   | lte_17_I4 (sat.sv:17)      |
| gte_x_9        | DW_cmp         | width=14   | gte_14_I5 (sat.sv:14)      |
| lte_x_10       | DW_cmp         | width=14   | lte_17_I5 (sat.sv:17)      |
| gte_x_11       | DW_cmp         | width=14   | gte_14_I6 (sat.sv:14)      |
| lte_x_12       | DW_cmp         | width=14   | lte_17_I6 (sat.sv:17)      |
| gte_x_13       | DW_cmp         | width=14   | gte_14_I7 (sat.sv:14)      |
| lte_x_14       | DW_cmp         | width=14   | lte_17_I7 (sat.sv:17)      |
| gte_x_15       | DW_cmp         | width=14   | gte_14_I8 (sat.sv:14)      |
| lte_x_16       | DW_cmp         | width=14   | lte_17_I8 (sat.sv:17)      |
| gte_x_17       | DW_cmp         | width=14   | gte_14_I9 (sat.sv:14)      |
| lte_x_18       | DW_cmp         | width=14   | lte_17_I9 (sat.sv:17)      |
| gte_x_19       | DW_cmp         | width=14   | gte_14_I10 (sat.sv:14)     |
| lte_x_20       | DW_cmp         | width=14   | lte_17_I10 (sat.sv:17)     |
| gte_x_21       | DW_cmp         | width=14   | gte_14_I11 (sat.sv:14)     |
| lte_x_22       | DW_cmp         | width=14   | lte_17_I11 (sat.sv:17)     |
| gte_x_23       | DW_cmp         | width=14   | gte_14_I12 (sat.sv:14)     |
| lte_x_24       | DW_cmp         | width=14   | lte_17_I12 (sat.sv:17)     |
| gte_x_25       | DW_cmp         | width=14   | gte_14_I13 (sat.sv:14)     |
| lte_x_26       | DW_cmp         | width=14   | lte_17_I13 (sat.sv:17)     |
| gte_x_27       | DW_cmp         | width=14   | gte_14_I14 (sat.sv:14)     |
| lte_x_28       | DW_cmp         | width=14   | lte_17_I14 (sat.sv:17)     |
| gte_x_29       | DW_cmp         | width=14   | gte_14_I15 (sat.sv:14)     |
| lte_x_30       | DW_cmp         | width=14   | lte_17_I15 (sat.sv:17)     |
| gte_x_31       | DW_cmp         | width=14   | gte_14_I16 (sat.sv:14)     |
| lte_x_32       | DW_cmp         | width=14   | lte_17_I16 (sat.sv:17)     |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| gte_x_1            | DW_cmp           | apparch (area)     |                |
| lte_x_2            | DW_cmp           | apparch (area)     |                |
| gte_x_3            | DW_cmp           | apparch (area)     |                |
| lte_x_4            | DW_cmp           | apparch (area)     |                |
| gte_x_5            | DW_cmp           | apparch (area)     |                |
| lte_x_6            | DW_cmp           | apparch (area)     |                |
| gte_x_7            | DW_cmp           | apparch (area)     |                |
| lte_x_8            | DW_cmp           | apparch (area)     |                |
| gte_x_9            | DW_cmp           | apparch (area)     |                |
| lte_x_10           | DW_cmp           | apparch (area)     |                |
| gte_x_11           | DW_cmp           | apparch (area)     |                |
| lte_x_12           | DW_cmp           | apparch (area)     |                |
| gte_x_13           | DW_cmp           | apparch (area)     |                |
| lte_x_14           | DW_cmp           | apparch (area)     |                |
| gte_x_15           | DW_cmp           | apparch (area)     |                |
| lte_x_16           | DW_cmp           | apparch (area)     |                |
| gte_x_17           | DW_cmp           | apparch (area)     |                |
| lte_x_18           | DW_cmp           | apparch (area)     |                |
| gte_x_19           | DW_cmp           | apparch (area)     |                |
| lte_x_20           | DW_cmp           | apparch (area)     |                |
| gte_x_21           | DW_cmp           | apparch (area)     |                |
| lte_x_22           | DW_cmp           | apparch (area)     |                |
| gte_x_23           | DW_cmp           | apparch (area)     |                |
| lte_x_24           | DW_cmp           | apparch (area)     |                |
| gte_x_25           | DW_cmp           | apparch (area)     |                |
| lte_x_26           | DW_cmp           | apparch (area)     |                |
| gte_x_27           | DW_cmp           | apparch (area)     |                |
| lte_x_28           | DW_cmp           | apparch (area)     |                |
| gte_x_29           | DW_cmp           | apparch (area)     |                |
| lte_x_30           | DW_cmp           | apparch (area)     |                |
| gte_x_31           | DW_cmp           | apparch (area)     |                |
| lte_x_32           | DW_cmp           | apparch (area)     |                |
===============================================================================

 
****************************************
Design : sat_WIDTH14_SAT_WIDTH13_1
****************************************

Resource Report for this hierarchy in file
        /home/aedu45/asic_edu_red/project/020_250804_fft_real_final/sat.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| gte_x_1        | DW_cmp         | width=14   | gte_14 (sat.sv:14)         |
| lte_x_2        | DW_cmp         | width=14   | lte_17 (sat.sv:17)         |
| gte_x_3        | DW_cmp         | width=14   | gte_14_I2 (sat.sv:14)      |
| lte_x_4        | DW_cmp         | width=14   | lte_17_I2 (sat.sv:17)      |
| gte_x_5        | DW_cmp         | width=14   | gte_14_I3 (sat.sv:14)      |
| lte_x_6        | DW_cmp         | width=14   | lte_17_I3 (sat.sv:17)      |
| gte_x_7        | DW_cmp         | width=14   | gte_14_I4 (sat.sv:14)      |
| lte_x_8        | DW_cmp         | width=14   | lte_17_I4 (sat.sv:17)      |
| gte_x_9        | DW_cmp         | width=14   | gte_14_I5 (sat.sv:14)      |
| lte_x_10       | DW_cmp         | width=14   | lte_17_I5 (sat.sv:17)      |
| gte_x_11       | DW_cmp         | width=14   | gte_14_I6 (sat.sv:14)      |
| lte_x_12       | DW_cmp         | width=14   | lte_17_I6 (sat.sv:17)      |
| gte_x_13       | DW_cmp         | width=14   | gte_14_I7 (sat.sv:14)      |
| lte_x_14       | DW_cmp         | width=14   | lte_17_I7 (sat.sv:17)      |
| gte_x_15       | DW_cmp         | width=14   | gte_14_I8 (sat.sv:14)      |
| lte_x_16       | DW_cmp         | width=14   | lte_17_I8 (sat.sv:17)      |
| gte_x_17       | DW_cmp         | width=14   | gte_14_I9 (sat.sv:14)      |
| lte_x_18       | DW_cmp         | width=14   | lte_17_I9 (sat.sv:17)      |
| gte_x_19       | DW_cmp         | width=14   | gte_14_I10 (sat.sv:14)     |
| lte_x_20       | DW_cmp         | width=14   | lte_17_I10 (sat.sv:17)     |
| gte_x_21       | DW_cmp         | width=14   | gte_14_I11 (sat.sv:14)     |
| lte_x_22       | DW_cmp         | width=14   | lte_17_I11 (sat.sv:17)     |
| gte_x_23       | DW_cmp         | width=14   | gte_14_I12 (sat.sv:14)     |
| lte_x_24       | DW_cmp         | width=14   | lte_17_I12 (sat.sv:17)     |
| gte_x_25       | DW_cmp         | width=14   | gte_14_I13 (sat.sv:14)     |
| lte_x_26       | DW_cmp         | width=14   | lte_17_I13 (sat.sv:17)     |
| gte_x_27       | DW_cmp         | width=14   | gte_14_I14 (sat.sv:14)     |
| lte_x_28       | DW_cmp         | width=14   | lte_17_I14 (sat.sv:17)     |
| gte_x_29       | DW_cmp         | width=14   | gte_14_I15 (sat.sv:14)     |
| lte_x_30       | DW_cmp         | width=14   | lte_17_I15 (sat.sv:17)     |
| gte_x_31       | DW_cmp         | width=14   | gte_14_I16 (sat.sv:14)     |
| lte_x_32       | DW_cmp         | width=14   | lte_17_I16 (sat.sv:17)     |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| gte_x_1            | DW_cmp           | apparch (area)     |                |
| lte_x_2            | DW_cmp           | apparch (area)     |                |
| gte_x_3            | DW_cmp           | apparch (area)     |                |
| lte_x_4            | DW_cmp           | apparch (area)     |                |
| gte_x_5            | DW_cmp           | apparch (area)     |                |
| lte_x_6            | DW_cmp           | apparch (area)     |                |
| gte_x_7            | DW_cmp           | apparch (area)     |                |
| lte_x_8            | DW_cmp           | apparch (area)     |                |
| gte_x_9            | DW_cmp           | apparch (area)     |                |
| lte_x_10           | DW_cmp           | apparch (area)     |                |
| gte_x_11           | DW_cmp           | apparch (area)     |                |
| lte_x_12           | DW_cmp           | apparch (area)     |                |
| gte_x_13           | DW_cmp           | apparch (area)     |                |
| lte_x_14           | DW_cmp           | apparch (area)     |                |
| gte_x_15           | DW_cmp           | apparch (area)     |                |
| lte_x_16           | DW_cmp           | apparch (area)     |                |
| gte_x_17           | DW_cmp           | apparch (area)     |                |
| lte_x_18           | DW_cmp           | apparch (area)     |                |
| gte_x_19           | DW_cmp           | apparch (area)     |                |
| lte_x_20           | DW_cmp           | apparch (area)     |                |
| gte_x_21           | DW_cmp           | apparch (area)     |                |
| lte_x_22           | DW_cmp           | apparch (area)     |                |
| gte_x_23           | DW_cmp           | apparch (area)     |                |
| lte_x_24           | DW_cmp           | apparch (area)     |                |
| gte_x_25           | DW_cmp           | apparch (area)     |                |
| lte_x_26           | DW_cmp           | apparch (area)     |                |
| gte_x_27           | DW_cmp           | apparch (area)     |                |
| lte_x_28           | DW_cmp           | apparch (area)     |                |
| gte_x_29           | DW_cmp           | apparch (area)     |                |
| lte_x_30           | DW_cmp           | apparch (area)     |                |
| gte_x_31           | DW_cmp           | apparch (area)     |                |
| lte_x_32           | DW_cmp           | apparch (area)     |                |
===============================================================================

 
****************************************
Design : sat_WIDTH14_SAT_WIDTH13_2
****************************************

Resource Report for this hierarchy in file
        /home/aedu45/asic_edu_red/project/020_250804_fft_real_final/sat.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| gte_x_1        | DW_cmp         | width=14   | gte_14 (sat.sv:14)         |
| lte_x_2        | DW_cmp         | width=14   | lte_17 (sat.sv:17)         |
| gte_x_3        | DW_cmp         | width=14   | gte_14_I2 (sat.sv:14)      |
| lte_x_4        | DW_cmp         | width=14   | lte_17_I2 (sat.sv:17)      |
| gte_x_5        | DW_cmp         | width=14   | gte_14_I3 (sat.sv:14)      |
| lte_x_6        | DW_cmp         | width=14   | lte_17_I3 (sat.sv:17)      |
| gte_x_7        | DW_cmp         | width=14   | gte_14_I4 (sat.sv:14)      |
| lte_x_8        | DW_cmp         | width=14   | lte_17_I4 (sat.sv:17)      |
| gte_x_9        | DW_cmp         | width=14   | gte_14_I5 (sat.sv:14)      |
| lte_x_10       | DW_cmp         | width=14   | lte_17_I5 (sat.sv:17)      |
| gte_x_11       | DW_cmp         | width=14   | gte_14_I6 (sat.sv:14)      |
| lte_x_12       | DW_cmp         | width=14   | lte_17_I6 (sat.sv:17)      |
| gte_x_13       | DW_cmp         | width=14   | gte_14_I7 (sat.sv:14)      |
| lte_x_14       | DW_cmp         | width=14   | lte_17_I7 (sat.sv:17)      |
| gte_x_15       | DW_cmp         | width=14   | gte_14_I8 (sat.sv:14)      |
| lte_x_16       | DW_cmp         | width=14   | lte_17_I8 (sat.sv:17)      |
| gte_x_17       | DW_cmp         | width=14   | gte_14_I9 (sat.sv:14)      |
| lte_x_18       | DW_cmp         | width=14   | lte_17_I9 (sat.sv:17)      |
| gte_x_19       | DW_cmp         | width=14   | gte_14_I10 (sat.sv:14)     |
| lte_x_20       | DW_cmp         | width=14   | lte_17_I10 (sat.sv:17)     |
| gte_x_21       | DW_cmp         | width=14   | gte_14_I11 (sat.sv:14)     |
| lte_x_22       | DW_cmp         | width=14   | lte_17_I11 (sat.sv:17)     |
| gte_x_23       | DW_cmp         | width=14   | gte_14_I12 (sat.sv:14)     |
| lte_x_24       | DW_cmp         | width=14   | lte_17_I12 (sat.sv:17)     |
| gte_x_25       | DW_cmp         | width=14   | gte_14_I13 (sat.sv:14)     |
| lte_x_26       | DW_cmp         | width=14   | lte_17_I13 (sat.sv:17)     |
| gte_x_27       | DW_cmp         | width=14   | gte_14_I14 (sat.sv:14)     |
| lte_x_28       | DW_cmp         | width=14   | lte_17_I14 (sat.sv:17)     |
| gte_x_29       | DW_cmp         | width=14   | gte_14_I15 (sat.sv:14)     |
| lte_x_30       | DW_cmp         | width=14   | lte_17_I15 (sat.sv:17)     |
| gte_x_31       | DW_cmp         | width=14   | gte_14_I16 (sat.sv:14)     |
| lte_x_32       | DW_cmp         | width=14   | lte_17_I16 (sat.sv:17)     |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| gte_x_1            | DW_cmp           | apparch (area)     |                |
| lte_x_2            | DW_cmp           | apparch (area)     |                |
| gte_x_3            | DW_cmp           | apparch (area)     |                |
| lte_x_4            | DW_cmp           | apparch (area)     |                |
| gte_x_5            | DW_cmp           | apparch (area)     |                |
| lte_x_6            | DW_cmp           | apparch (area)     |                |
| gte_x_7            | DW_cmp           | apparch (area)     |                |
| lte_x_8            | DW_cmp           | apparch (area)     |                |
| gte_x_9            | DW_cmp           | apparch (area)     |                |
| lte_x_10           | DW_cmp           | apparch (area)     |                |
| gte_x_11           | DW_cmp           | apparch (area)     |                |
| lte_x_12           | DW_cmp           | apparch (area)     |                |
| gte_x_13           | DW_cmp           | apparch (area)     |                |
| lte_x_14           | DW_cmp           | apparch (area)     |                |
| gte_x_15           | DW_cmp           | apparch (area)     |                |
| lte_x_16           | DW_cmp           | apparch (area)     |                |
| gte_x_17           | DW_cmp           | apparch (area)     |                |
| lte_x_18           | DW_cmp           | apparch (area)     |                |
| gte_x_19           | DW_cmp           | apparch (area)     |                |
| lte_x_20           | DW_cmp           | apparch (area)     |                |
| gte_x_21           | DW_cmp           | apparch (area)     |                |
| lte_x_22           | DW_cmp           | apparch (area)     |                |
| gte_x_23           | DW_cmp           | apparch (area)     |                |
| lte_x_24           | DW_cmp           | apparch (area)     |                |
| gte_x_25           | DW_cmp           | apparch (area)     |                |
| lte_x_26           | DW_cmp           | apparch (area)     |                |
| gte_x_27           | DW_cmp           | apparch (area)     |                |
| lte_x_28           | DW_cmp           | apparch (area)     |                |
| gte_x_29           | DW_cmp           | apparch (area)     |                |
| lte_x_30           | DW_cmp           | apparch (area)     |                |
| gte_x_31           | DW_cmp           | apparch (area)     |                |
| lte_x_32           | DW_cmp           | apparch (area)     |                |
===============================================================================

 
****************************************
Design : sat_WIDTH14_SAT_WIDTH13_3
****************************************

Resource Report for this hierarchy in file
        /home/aedu45/asic_edu_red/project/020_250804_fft_real_final/sat.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| gte_x_1        | DW_cmp         | width=14   | gte_14 (sat.sv:14)         |
| lte_x_2        | DW_cmp         | width=14   | lte_17 (sat.sv:17)         |
| gte_x_3        | DW_cmp         | width=14   | gte_14_I2 (sat.sv:14)      |
| lte_x_4        | DW_cmp         | width=14   | lte_17_I2 (sat.sv:17)      |
| gte_x_5        | DW_cmp         | width=14   | gte_14_I3 (sat.sv:14)      |
| lte_x_6        | DW_cmp         | width=14   | lte_17_I3 (sat.sv:17)      |
| gte_x_7        | DW_cmp         | width=14   | gte_14_I4 (sat.sv:14)      |
| lte_x_8        | DW_cmp         | width=14   | lte_17_I4 (sat.sv:17)      |
| gte_x_9        | DW_cmp         | width=14   | gte_14_I5 (sat.sv:14)      |
| lte_x_10       | DW_cmp         | width=14   | lte_17_I5 (sat.sv:17)      |
| gte_x_11       | DW_cmp         | width=14   | gte_14_I6 (sat.sv:14)      |
| lte_x_12       | DW_cmp         | width=14   | lte_17_I6 (sat.sv:17)      |
| gte_x_13       | DW_cmp         | width=14   | gte_14_I7 (sat.sv:14)      |
| lte_x_14       | DW_cmp         | width=14   | lte_17_I7 (sat.sv:17)      |
| gte_x_15       | DW_cmp         | width=14   | gte_14_I8 (sat.sv:14)      |
| lte_x_16       | DW_cmp         | width=14   | lte_17_I8 (sat.sv:17)      |
| gte_x_17       | DW_cmp         | width=14   | gte_14_I9 (sat.sv:14)      |
| lte_x_18       | DW_cmp         | width=14   | lte_17_I9 (sat.sv:17)      |
| gte_x_19       | DW_cmp         | width=14   | gte_14_I10 (sat.sv:14)     |
| lte_x_20       | DW_cmp         | width=14   | lte_17_I10 (sat.sv:17)     |
| gte_x_21       | DW_cmp         | width=14   | gte_14_I11 (sat.sv:14)     |
| lte_x_22       | DW_cmp         | width=14   | lte_17_I11 (sat.sv:17)     |
| gte_x_23       | DW_cmp         | width=14   | gte_14_I12 (sat.sv:14)     |
| lte_x_24       | DW_cmp         | width=14   | lte_17_I12 (sat.sv:17)     |
| gte_x_25       | DW_cmp         | width=14   | gte_14_I13 (sat.sv:14)     |
| lte_x_26       | DW_cmp         | width=14   | lte_17_I13 (sat.sv:17)     |
| gte_x_27       | DW_cmp         | width=14   | gte_14_I14 (sat.sv:14)     |
| lte_x_28       | DW_cmp         | width=14   | lte_17_I14 (sat.sv:17)     |
| gte_x_29       | DW_cmp         | width=14   | gte_14_I15 (sat.sv:14)     |
| lte_x_30       | DW_cmp         | width=14   | lte_17_I15 (sat.sv:17)     |
| gte_x_31       | DW_cmp         | width=14   | gte_14_I16 (sat.sv:14)     |
| lte_x_32       | DW_cmp         | width=14   | lte_17_I16 (sat.sv:17)     |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| gte_x_1            | DW_cmp           | apparch (area)     |                |
| lte_x_2            | DW_cmp           | apparch (area)     |                |
| gte_x_3            | DW_cmp           | apparch (area)     |                |
| lte_x_4            | DW_cmp           | apparch (area)     |                |
| gte_x_5            | DW_cmp           | apparch (area)     |                |
| lte_x_6            | DW_cmp           | apparch (area)     |                |
| gte_x_7            | DW_cmp           | apparch (area)     |                |
| lte_x_8            | DW_cmp           | apparch (area)     |                |
| gte_x_9            | DW_cmp           | apparch (area)     |                |
| lte_x_10           | DW_cmp           | apparch (area)     |                |
| gte_x_11           | DW_cmp           | apparch (area)     |                |
| lte_x_12           | DW_cmp           | apparch (area)     |                |
| gte_x_13           | DW_cmp           | apparch (area)     |                |
| lte_x_14           | DW_cmp           | apparch (area)     |                |
| gte_x_15           | DW_cmp           | apparch (area)     |                |
| lte_x_16           | DW_cmp           | apparch (area)     |                |
| gte_x_17           | DW_cmp           | apparch (area)     |                |
| lte_x_18           | DW_cmp           | apparch (area)     |                |
| gte_x_19           | DW_cmp           | apparch (area)     |                |
| lte_x_20           | DW_cmp           | apparch (area)     |                |
| gte_x_21           | DW_cmp           | apparch (area)     |                |
| lte_x_22           | DW_cmp           | apparch (area)     |                |
| gte_x_23           | DW_cmp           | apparch (area)     |                |
| lte_x_24           | DW_cmp           | apparch (area)     |                |
| gte_x_25           | DW_cmp           | apparch (area)     |                |
| lte_x_26           | DW_cmp           | apparch (area)     |                |
| gte_x_27           | DW_cmp           | apparch (area)     |                |
| lte_x_28           | DW_cmp           | apparch (area)     |                |
| gte_x_29           | DW_cmp           | apparch (area)     |                |
| lte_x_30           | DW_cmp           | apparch (area)     |                |
| gte_x_31           | DW_cmp           | apparch (area)     |                |
| lte_x_32           | DW_cmp           | apparch (area)     |                |
===============================================================================

 
****************************************
Design : add_sub_WIDTH13_DATA_WIDTH16
****************************************

Resource Report for this hierarchy in file
        /home/aedu45/asic_edu_red/project/020_250804_fft_real_final/add_sub.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| add_x_1        | DW01_add       | width=14   | add_31 (add_sub.sv:31)     |
| add_x_2        | DW01_add       | width=14   | add_32 (add_sub.sv:32)     |
| sub_x_3        | DW01_sub       | width=14   | sub_33 (add_sub.sv:33)     |
| sub_x_4        | DW01_sub       | width=14   | sub_34 (add_sub.sv:34)     |
| add_x_5        | DW01_add       | width=14   | add_31_I2 (add_sub.sv:31)  |
| add_x_6        | DW01_add       | width=14   | add_32_I2 (add_sub.sv:32)  |
| sub_x_7        | DW01_sub       | width=14   | sub_33_I2 (add_sub.sv:33)  |
| sub_x_8        | DW01_sub       | width=14   | sub_34_I2 (add_sub.sv:34)  |
| add_x_9        | DW01_add       | width=14   | add_31_I3 (add_sub.sv:31)  |
| add_x_10       | DW01_add       | width=14   | add_32_I3 (add_sub.sv:32)  |
| sub_x_11       | DW01_sub       | width=14   | sub_33_I3 (add_sub.sv:33)  |
| sub_x_12       | DW01_sub       | width=14   | sub_34_I3 (add_sub.sv:34)  |
| add_x_13       | DW01_add       | width=14   | add_31_I4 (add_sub.sv:31)  |
| add_x_14       | DW01_add       | width=14   | add_32_I4 (add_sub.sv:32)  |
| sub_x_15       | DW01_sub       | width=14   | sub_33_I4 (add_sub.sv:33)  |
| sub_x_16       | DW01_sub       | width=14   | sub_34_I4 (add_sub.sv:34)  |
| add_x_17       | DW01_add       | width=14   | add_31_I5 (add_sub.sv:31)  |
| add_x_18       | DW01_add       | width=14   | add_32_I5 (add_sub.sv:32)  |
| sub_x_19       | DW01_sub       | width=14   | sub_33_I5 (add_sub.sv:33)  |
| sub_x_20       | DW01_sub       | width=14   | sub_34_I5 (add_sub.sv:34)  |
| add_x_21       | DW01_add       | width=14   | add_31_I6 (add_sub.sv:31)  |
| add_x_22       | DW01_add       | width=14   | add_32_I6 (add_sub.sv:32)  |
| sub_x_23       | DW01_sub       | width=14   | sub_33_I6 (add_sub.sv:33)  |
| sub_x_24       | DW01_sub       | width=14   | sub_34_I6 (add_sub.sv:34)  |
| add_x_25       | DW01_add       | width=14   | add_31_I7 (add_sub.sv:31)  |
| add_x_26       | DW01_add       | width=14   | add_32_I7 (add_sub.sv:32)  |
| sub_x_27       | DW01_sub       | width=14   | sub_33_I7 (add_sub.sv:33)  |
| sub_x_28       | DW01_sub       | width=14   | sub_34_I7 (add_sub.sv:34)  |
| add_x_29       | DW01_add       | width=14   | add_31_I8 (add_sub.sv:31)  |
| add_x_30       | DW01_add       | width=14   | add_32_I8 (add_sub.sv:32)  |
| sub_x_31       | DW01_sub       | width=14   | sub_33_I8 (add_sub.sv:33)  |
| sub_x_32       | DW01_sub       | width=14   | sub_34_I8 (add_sub.sv:34)  |
| add_x_33       | DW01_add       | width=14   | add_31_I9 (add_sub.sv:31)  |
| add_x_34       | DW01_add       | width=14   | add_32_I9 (add_sub.sv:32)  |
| sub_x_35       | DW01_sub       | width=14   | sub_33_I9 (add_sub.sv:33)  |
| sub_x_36       | DW01_sub       | width=14   | sub_34_I9 (add_sub.sv:34)  |
| add_x_37       | DW01_add       | width=14   | add_31_I10 (add_sub.sv:31) |
| add_x_38       | DW01_add       | width=14   | add_32_I10 (add_sub.sv:32) |
| sub_x_39       | DW01_sub       | width=14   | sub_33_I10 (add_sub.sv:33) |
| sub_x_40       | DW01_sub       | width=14   | sub_34_I10 (add_sub.sv:34) |
| add_x_41       | DW01_add       | width=14   | add_31_I11 (add_sub.sv:31) |
| add_x_42       | DW01_add       | width=14   | add_32_I11 (add_sub.sv:32) |
| sub_x_43       | DW01_sub       | width=14   | sub_33_I11 (add_sub.sv:33) |
| sub_x_44       | DW01_sub       | width=14   | sub_34_I11 (add_sub.sv:34) |
| add_x_45       | DW01_add       | width=14   | add_31_I12 (add_sub.sv:31) |
| add_x_46       | DW01_add       | width=14   | add_32_I12 (add_sub.sv:32) |
| sub_x_47       | DW01_sub       | width=14   | sub_33_I12 (add_sub.sv:33) |
| sub_x_48       | DW01_sub       | width=14   | sub_34_I12 (add_sub.sv:34) |
| add_x_49       | DW01_add       | width=14   | add_31_I13 (add_sub.sv:31) |
| add_x_50       | DW01_add       | width=14   | add_32_I13 (add_sub.sv:32) |
| sub_x_51       | DW01_sub       | width=14   | sub_33_I13 (add_sub.sv:33) |
| sub_x_52       | DW01_sub       | width=14   | sub_34_I13 (add_sub.sv:34) |
| add_x_53       | DW01_add       | width=14   | add_31_I14 (add_sub.sv:31) |
| add_x_54       | DW01_add       | width=14   | add_32_I14 (add_sub.sv:32) |
| sub_x_55       | DW01_sub       | width=14   | sub_33_I14 (add_sub.sv:33) |
| sub_x_56       | DW01_sub       | width=14   | sub_34_I14 (add_sub.sv:34) |
| add_x_57       | DW01_add       | width=14   | add_31_I15 (add_sub.sv:31) |
| add_x_58       | DW01_add       | width=14   | add_32_I15 (add_sub.sv:32) |
| sub_x_59       | DW01_sub       | width=14   | sub_33_I15 (add_sub.sv:33) |
| sub_x_60       | DW01_sub       | width=14   | sub_34_I15 (add_sub.sv:34) |
| add_x_61       | DW01_add       | width=14   | add_31_I16 (add_sub.sv:31) |
| add_x_62       | DW01_add       | width=14   | add_32_I16 (add_sub.sv:32) |
| sub_x_63       | DW01_sub       | width=14   | sub_33_I16 (add_sub.sv:33) |
| sub_x_64       | DW01_sub       | width=14   | sub_34_I16 (add_sub.sv:34) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_x_1            | DW01_add         | apparch (area)     |                |
| add_x_2            | DW01_add         | apparch (area)     |                |
| sub_x_3            | DW01_sub         | apparch (area)     |                |
| sub_x_4            | DW01_sub         | apparch (area)     |                |
| add_x_5            | DW01_add         | apparch (area)     |                |
| add_x_6            | DW01_add         | apparch (area)     |                |
| sub_x_7            | DW01_sub         | apparch (area)     |                |
| sub_x_8            | DW01_sub         | apparch (area)     |                |
| add_x_9            | DW01_add         | apparch (area)     |                |
| add_x_10           | DW01_add         | apparch (area)     |                |
| sub_x_11           | DW01_sub         | apparch (area)     |                |
| sub_x_12           | DW01_sub         | apparch (area)     |                |
| add_x_13           | DW01_add         | apparch (area)     |                |
| add_x_14           | DW01_add         | apparch (area)     |                |
| sub_x_15           | DW01_sub         | apparch (area)     |                |
| sub_x_16           | DW01_sub         | apparch (area)     |                |
| add_x_17           | DW01_add         | apparch (area)     |                |
| add_x_18           | DW01_add         | apparch (area)     |                |
| sub_x_19           | DW01_sub         | apparch (area)     |                |
| sub_x_20           | DW01_sub         | apparch (area)     |                |
| add_x_21           | DW01_add         | apparch (area)     |                |
| add_x_22           | DW01_add         | apparch (area)     |                |
| sub_x_23           | DW01_sub         | apparch (area)     |                |
| sub_x_24           | DW01_sub         | apparch (area)     |                |
| add_x_25           | DW01_add         | apparch (area)     |                |
| add_x_26           | DW01_add         | apparch (area)     |                |
| sub_x_27           | DW01_sub         | apparch (area)     |                |
| sub_x_28           | DW01_sub         | apparch (area)     |                |
| add_x_29           | DW01_add         | apparch (area)     |                |
| add_x_30           | DW01_add         | apparch (area)     |                |
| sub_x_31           | DW01_sub         | apparch (area)     |                |
| sub_x_32           | DW01_sub         | apparch (area)     |                |
| add_x_33           | DW01_add         | apparch (area)     |                |
| add_x_34           | DW01_add         | apparch (area)     |                |
| sub_x_35           | DW01_sub         | apparch (area)     |                |
| sub_x_36           | DW01_sub         | apparch (area)     |                |
| add_x_37           | DW01_add         | apparch (area)     |                |
| add_x_38           | DW01_add         | apparch (area)     |                |
| sub_x_39           | DW01_sub         | apparch (area)     |                |
| sub_x_40           | DW01_sub         | apparch (area)     |                |
| add_x_41           | DW01_add         | apparch (area)     |                |
| add_x_42           | DW01_add         | apparch (area)     |                |
| sub_x_43           | DW01_sub         | apparch (area)     |                |
| sub_x_44           | DW01_sub         | apparch (area)     |                |
| add_x_45           | DW01_add         | apparch (area)     |                |
| add_x_46           | DW01_add         | apparch (area)     |                |
| sub_x_47           | DW01_sub         | apparch (area)     |                |
| sub_x_48           | DW01_sub         | apparch (area)     |                |
| add_x_49           | DW01_add         | apparch (area)     |                |
| add_x_50           | DW01_add         | apparch (area)     |                |
| sub_x_51           | DW01_sub         | apparch (area)     |                |
| sub_x_52           | DW01_sub         | apparch (area)     |                |
| add_x_53           | DW01_add         | apparch (area)     |                |
| add_x_54           | DW01_add         | apparch (area)     |                |
| sub_x_55           | DW01_sub         | apparch (area)     |                |
| sub_x_56           | DW01_sub         | apparch (area)     |                |
| add_x_57           | DW01_add         | apparch (area)     |                |
| add_x_58           | DW01_add         | apparch (area)     |                |
| sub_x_59           | DW01_sub         | apparch (area)     |                |
| sub_x_60           | DW01_sub         | apparch (area)     |                |
| add_x_61           | DW01_add         | apparch (area)     |                |
| add_x_62           | DW01_add         | apparch (area)     |                |
| sub_x_63           | DW01_sub         | apparch (area)     |                |
| sub_x_64           | DW01_sub         | apparch (area)     |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : shift_register_1sub_WIDTH13_DATA_WIDTH16_DATA_HEIGHT4_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : shift_register_1sub_WIDTH13_DATA_WIDTH16_DATA_HEIGHT4_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : demux_1to2_WIDTH13_DATA_WIDTH16
****************************************

No implementations to report
 
****************************************
Design : butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8
****************************************

Resource Report for this hierarchy in file
        /home/aedu45/asic_edu_red/project/020_250804_fft_real_final/bf_0_1.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| add_x_3        | DW01_inc       | width=3    | add_108 (bf_0_1.sv:108)    |
|                |                |            | add_110 (bf_0_1.sv:110)    |
|                |                |            | add_112 (bf_0_1.sv:112)    |
|                |                |            | add_114 (bf_0_1.sv:114)    |
|                |                |            | add_116 (bf_0_1.sv:116)    |
|                |                |            | add_118 (bf_0_1.sv:118)    |
|                |                |            | add_120 (bf_0_1.sv:120)    |
|                |                |            | add_122 (bf_0_1.sv:122)    |
| add_x_1        | DW01_inc       | width=5    | add_61 (bf_0_1.sv:61)      |
|                |                |            | add_70 (bf_0_1.sv:70)      |
| add_x_2        | DW01_inc       | width=5    | add_74 (bf_0_1.sv:74)      |
|                |                |            | add_94 (bf_0_1.sv:94)      |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_x_3            | DW01_inc         | apparch (area)     |                |
| add_x_1            | DW01_inc         | apparch (area)     |                |
| add_x_2            | DW01_inc         | apparch (area)     |                |
===============================================================================

 
****************************************
Design : fac8_1_I_WIDTH11_FAC_WIDTH21_O_WIDTH13_DATA_WIDTH16_SHIFT8
****************************************

Resource Report for this hierarchy in file
        /home/aedu45/asic_edu_red/project/020_250804_fft_real_final/fac_8_1.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| add_x_1        | DW01_add       | width=21   | add_32 (fac_8_1.sv:32)     |
| add_x_2        | DW01_add       | width=21   | add_33 (fac_8_1.sv:33)     |
| add_x_3        | DW01_add       | width=21   | add_32_I2 (fac_8_1.sv:32)  |
| add_x_4        | DW01_add       | width=21   | add_33_I2 (fac_8_1.sv:33)  |
| add_x_5        | DW01_add       | width=21   | add_32_I3 (fac_8_1.sv:32)  |
| add_x_6        | DW01_add       | width=21   | add_33_I3 (fac_8_1.sv:33)  |
| add_x_7        | DW01_add       | width=21   | add_32_I4 (fac_8_1.sv:32)  |
| add_x_8        | DW01_add       | width=21   | add_33_I4 (fac_8_1.sv:33)  |
| add_x_9        | DW01_add       | width=21   | add_32_I5 (fac_8_1.sv:32)  |
| add_x_10       | DW01_add       | width=21   | add_33_I5 (fac_8_1.sv:33)  |
| add_x_11       | DW01_add       | width=21   | add_32_I6 (fac_8_1.sv:32)  |
| add_x_12       | DW01_add       | width=21   | add_33_I6 (fac_8_1.sv:33)  |
| add_x_13       | DW01_add       | width=21   | add_32_I7 (fac_8_1.sv:32)  |
| add_x_14       | DW01_add       | width=21   | add_33_I7 (fac_8_1.sv:33)  |
| add_x_15       | DW01_add       | width=21   | add_32_I8 (fac_8_1.sv:32)  |
| add_x_16       | DW01_add       | width=21   | add_33_I8 (fac_8_1.sv:33)  |
| add_x_17       | DW01_add       | width=21   | add_32_I9 (fac_8_1.sv:32)  |
| add_x_18       | DW01_add       | width=21   | add_33_I9 (fac_8_1.sv:33)  |
| add_x_19       | DW01_add       | width=21   | add_32_I10 (fac_8_1.sv:32) |
| add_x_20       | DW01_add       | width=21   | add_33_I10 (fac_8_1.sv:33) |
| add_x_21       | DW01_add       | width=21   | add_32_I11 (fac_8_1.sv:32) |
| add_x_22       | DW01_add       | width=21   | add_33_I11 (fac_8_1.sv:33) |
| add_x_23       | DW01_add       | width=21   | add_32_I12 (fac_8_1.sv:32) |
| add_x_24       | DW01_add       | width=21   | add_33_I12 (fac_8_1.sv:33) |
| add_x_25       | DW01_add       | width=21   | add_32_I13 (fac_8_1.sv:32) |
| add_x_26       | DW01_add       | width=21   | add_33_I13 (fac_8_1.sv:33) |
| add_x_27       | DW01_add       | width=21   | add_32_I14 (fac_8_1.sv:32) |
| add_x_28       | DW01_add       | width=21   | add_33_I14 (fac_8_1.sv:33) |
| add_x_29       | DW01_add       | width=21   | add_32_I15 (fac_8_1.sv:32) |
| add_x_30       | DW01_add       | width=21   | add_33_I15 (fac_8_1.sv:33) |
| add_x_31       | DW01_add       | width=21   | add_32_I16 (fac_8_1.sv:32) |
| add_x_32       | DW01_add       | width=21   | add_33_I16 (fac_8_1.sv:33) |
| sub_x_33       | DW01_sub       | width=20   | sub_mult_51 (fac_8_1.sv:51) |
| sub_x_34       | DW01_sub       | width=20   | sub_mult_51_I2 (fac_8_1.sv:51) |
| sub_x_35       | DW01_sub       | width=20   | sub_mult_51_I3 (fac_8_1.sv:51) |
| sub_x_36       | DW01_sub       | width=20   | sub_mult_51_I4 (fac_8_1.sv:51) |
| sub_x_37       | DW01_sub       | width=20   | sub_mult_51_I5 (fac_8_1.sv:51) |
| sub_x_38       | DW01_sub       | width=20   | sub_mult_51_I6 (fac_8_1.sv:51) |
| sub_x_39       | DW01_sub       | width=20   | sub_mult_51_I7 (fac_8_1.sv:51) |
| sub_x_40       | DW01_sub       | width=20   | sub_mult_51_I8 (fac_8_1.sv:51) |
| sub_x_41       | DW01_sub       | width=20   | sub_mult_51_I9 (fac_8_1.sv:51) |
| sub_x_42       | DW01_sub       | width=20   | sub_mult_51_I10 (fac_8_1.sv:51) |
| sub_x_43       | DW01_sub       | width=20   | sub_mult_51_I11 (fac_8_1.sv:51) |
| sub_x_44       | DW01_sub       | width=20   | sub_mult_51_I12 (fac_8_1.sv:51) |
| sub_x_45       | DW01_sub       | width=20   | sub_mult_51_I13 (fac_8_1.sv:51) |
| sub_x_46       | DW01_sub       | width=20   | sub_mult_51_I14 (fac_8_1.sv:51) |
| sub_x_47       | DW01_sub       | width=20   | sub_mult_51_I15 (fac_8_1.sv:51) |
| sub_x_48       | DW01_sub       | width=20   | sub_mult_51_I16 (fac_8_1.sv:51) |
| DP_OP_395J16_122_7675           |            |                            |
|                | DP_OP_395J16_122_7675 |     |                            |
| DP_OP_396J16_123_7675           |            |                            |
|                | DP_OP_396J16_123_7675 |     |                            |
| DP_OP_397J16_124_7675           |            |                            |
|                | DP_OP_397J16_124_7675 |     |                            |
| DP_OP_398J16_125_7675           |            |                            |
|                | DP_OP_398J16_125_7675 |     |                            |
| DP_OP_399J16_126_7675           |            |                            |
|                | DP_OP_399J16_126_7675 |     |                            |
| DP_OP_400J16_127_7675           |            |                            |
|                | DP_OP_400J16_127_7675 |     |                            |
| DP_OP_401J16_128_7675           |            |                            |
|                | DP_OP_401J16_128_7675 |     |                            |
| DP_OP_402J16_129_7675           |            |                            |
|                | DP_OP_402J16_129_7675 |     |                            |
| DP_OP_403J16_130_7675           |            |                            |
|                | DP_OP_403J16_130_7675 |     |                            |
| DP_OP_404J16_131_7675           |            |                            |
|                | DP_OP_404J16_131_7675 |     |                            |
| DP_OP_405J16_132_7675           |            |                            |
|                | DP_OP_405J16_132_7675 |     |                            |
| DP_OP_406J16_133_7675           |            |                            |
|                | DP_OP_406J16_133_7675 |     |                            |
| DP_OP_407J16_134_7675           |            |                            |
|                | DP_OP_407J16_134_7675 |     |                            |
| DP_OP_408J16_135_7675           |            |                            |
|                | DP_OP_408J16_135_7675 |     |                            |
| DP_OP_409J16_136_7675           |            |                            |
|                | DP_OP_409J16_136_7675 |     |                            |
| DP_OP_410J16_137_7675           |            |                            |
|                | DP_OP_410J16_137_7675 |     |                            |
=============================================================================

Datapath Report for DP_OP_395J16_122_7675
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_395J16_122_7675 | mult_56 (fac_8_1.sv:56) mult_62_2 (fac_8_1.sv:62)  |
|                      | add_56 (fac_8_1.sv:56) add_63 (fac_8_1.sv:63)       |
|                      | sub_63 (fac_8_1.sv:63) mult_56_2 (fac_8_1.sv:56)    |
|                      | mult_62 (fac_8_1.sv:62) sub_57 (fac_8_1.sv:57)      |
|                      | sub_62 (fac_8_1.sv:62)                              |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 11    |                                          |
| I2    | PI   | Signed   | 11    |                                          |
| T49   | IFO  | Signed   | 20    | $unsigned(8'b10110101) * I2 ( fac_8_1.sv:56 fac_8_1.sv:62 ) |
| T48   | IFO  | Signed   | 20    | $unsigned(8'b10110101) * I1 ( fac_8_1.sv:56 fac_8_1.sv:62 ) |
| O1    | PO   | Signed   | 21    | T48 + T49 ( fac_8_1.sv:56 fac_8_1.sv:63 ) |
| O2    | PO   | Signed   | 21    | T49 - T48 ( fac_8_1.sv:57 fac_8_1.sv:62 ) |
| O3    | PO   | Signed   | 21    | $signed(1'b0) - O1 (fac_8_1.sv:63)       |
==============================================================================

Datapath Report for DP_OP_396J16_123_7675
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_396J16_123_7675 | mult_56_I2 (fac_8_1.sv:56)                         |
|                      | mult_62_2_I2 (fac_8_1.sv:62)                        |
|                      | add_56_I2 (fac_8_1.sv:56) add_63_I2 (fac_8_1.sv:63) |
|                      | sub_63_I2 (fac_8_1.sv:63)                           |
|                      | mult_56_2_I2 (fac_8_1.sv:56)                        |
|                      | mult_62_I2 (fac_8_1.sv:62)                          |
|                      | sub_57_I2 (fac_8_1.sv:57) sub_62_I2 (fac_8_1.sv:62) |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 11    |                                          |
| I2    | PI   | Signed   | 11    |                                          |
| T53   | IFO  | Signed   | 20    | $unsigned(8'b10110101) * I2 ( fac_8_1.sv:56 fac_8_1.sv:62 ) |
| T52   | IFO  | Signed   | 20    | $unsigned(8'b10110101) * I1 ( fac_8_1.sv:56 fac_8_1.sv:62 ) |
| O1    | PO   | Signed   | 21    | T52 + T53 ( fac_8_1.sv:56 fac_8_1.sv:63 ) |
| O2    | PO   | Signed   | 21    | T53 - T52 ( fac_8_1.sv:57 fac_8_1.sv:62 ) |
| O3    | PO   | Signed   | 21    | $signed(1'b0) - O1 (fac_8_1.sv:63)       |
==============================================================================

Datapath Report for DP_OP_397J16_124_7675
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_397J16_124_7675 | mult_56_I3 (fac_8_1.sv:56)                         |
|                      | mult_62_2_I3 (fac_8_1.sv:62)                        |
|                      | add_56_I3 (fac_8_1.sv:56) add_63_I3 (fac_8_1.sv:63) |
|                      | sub_63_I3 (fac_8_1.sv:63)                           |
|                      | mult_56_2_I3 (fac_8_1.sv:56)                        |
|                      | mult_62_I3 (fac_8_1.sv:62)                          |
|                      | sub_57_I3 (fac_8_1.sv:57) sub_62_I3 (fac_8_1.sv:62) |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 11    |                                          |
| I2    | PI   | Signed   | 11    |                                          |
| T57   | IFO  | Signed   | 20    | $unsigned(8'b10110101) * I2 ( fac_8_1.sv:56 fac_8_1.sv:62 ) |
| T56   | IFO  | Signed   | 20    | $unsigned(8'b10110101) * I1 ( fac_8_1.sv:56 fac_8_1.sv:62 ) |
| O1    | PO   | Signed   | 21    | T56 + T57 ( fac_8_1.sv:56 fac_8_1.sv:63 ) |
| O2    | PO   | Signed   | 21    | T57 - T56 ( fac_8_1.sv:57 fac_8_1.sv:62 ) |
| O3    | PO   | Signed   | 21    | $signed(1'b0) - O1 (fac_8_1.sv:63)       |
==============================================================================

Datapath Report for DP_OP_398J16_125_7675
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_398J16_125_7675 | mult_56_I4 (fac_8_1.sv:56)                         |
|                      | mult_62_2_I4 (fac_8_1.sv:62)                        |
|                      | add_56_I4 (fac_8_1.sv:56) add_63_I4 (fac_8_1.sv:63) |
|                      | sub_63_I4 (fac_8_1.sv:63)                           |
|                      | mult_56_2_I4 (fac_8_1.sv:56)                        |
|                      | mult_62_I4 (fac_8_1.sv:62)                          |
|                      | sub_57_I4 (fac_8_1.sv:57) sub_62_I4 (fac_8_1.sv:62) |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 11    |                                          |
| I2    | PI   | Signed   | 11    |                                          |
| T61   | IFO  | Signed   | 20    | $unsigned(8'b10110101) * I2 ( fac_8_1.sv:56 fac_8_1.sv:62 ) |
| T60   | IFO  | Signed   | 20    | $unsigned(8'b10110101) * I1 ( fac_8_1.sv:56 fac_8_1.sv:62 ) |
| O1    | PO   | Signed   | 21    | T60 + T61 ( fac_8_1.sv:56 fac_8_1.sv:63 ) |
| O2    | PO   | Signed   | 21    | T61 - T60 ( fac_8_1.sv:57 fac_8_1.sv:62 ) |
| O3    | PO   | Signed   | 21    | $signed(1'b0) - O1 (fac_8_1.sv:63)       |
==============================================================================

Datapath Report for DP_OP_399J16_126_7675
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_399J16_126_7675 | mult_56_I5 (fac_8_1.sv:56)                         |
|                      | mult_62_2_I5 (fac_8_1.sv:62)                        |
|                      | add_56_I5 (fac_8_1.sv:56) add_63_I5 (fac_8_1.sv:63) |
|                      | sub_63_I5 (fac_8_1.sv:63)                           |
|                      | mult_56_2_I5 (fac_8_1.sv:56)                        |
|                      | mult_62_I5 (fac_8_1.sv:62)                          |
|                      | sub_57_I5 (fac_8_1.sv:57) sub_62_I5 (fac_8_1.sv:62) |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 11    |                                          |
| I2    | PI   | Signed   | 11    |                                          |
| T65   | IFO  | Signed   | 20    | $unsigned(8'b10110101) * I2 ( fac_8_1.sv:56 fac_8_1.sv:62 ) |
| T64   | IFO  | Signed   | 20    | $unsigned(8'b10110101) * I1 ( fac_8_1.sv:56 fac_8_1.sv:62 ) |
| O1    | PO   | Signed   | 21    | T64 + T65 ( fac_8_1.sv:56 fac_8_1.sv:63 ) |
| O2    | PO   | Signed   | 21    | T65 - T64 ( fac_8_1.sv:57 fac_8_1.sv:62 ) |
| O3    | PO   | Signed   | 21    | $signed(1'b0) - O1 (fac_8_1.sv:63)       |
==============================================================================

Datapath Report for DP_OP_400J16_127_7675
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_400J16_127_7675 | mult_56_I6 (fac_8_1.sv:56)                         |
|                      | mult_62_2_I6 (fac_8_1.sv:62)                        |
|                      | add_56_I6 (fac_8_1.sv:56) add_63_I6 (fac_8_1.sv:63) |
|                      | sub_63_I6 (fac_8_1.sv:63)                           |
|                      | mult_56_2_I6 (fac_8_1.sv:56)                        |
|                      | mult_62_I6 (fac_8_1.sv:62)                          |
|                      | sub_57_I6 (fac_8_1.sv:57) sub_62_I6 (fac_8_1.sv:62) |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 11    |                                          |
| I2    | PI   | Signed   | 11    |                                          |
| T69   | IFO  | Signed   | 20    | $unsigned(8'b10110101) * I2 ( fac_8_1.sv:56 fac_8_1.sv:62 ) |
| T68   | IFO  | Signed   | 20    | $unsigned(8'b10110101) * I1 ( fac_8_1.sv:56 fac_8_1.sv:62 ) |
| O1    | PO   | Signed   | 21    | T68 + T69 ( fac_8_1.sv:56 fac_8_1.sv:63 ) |
| O2    | PO   | Signed   | 21    | T69 - T68 ( fac_8_1.sv:57 fac_8_1.sv:62 ) |
| O3    | PO   | Signed   | 21    | $signed(1'b0) - O1 (fac_8_1.sv:63)       |
==============================================================================

Datapath Report for DP_OP_401J16_128_7675
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_401J16_128_7675 | mult_56_I7 (fac_8_1.sv:56)                         |
|                      | mult_62_2_I7 (fac_8_1.sv:62)                        |
|                      | add_56_I7 (fac_8_1.sv:56) add_63_I7 (fac_8_1.sv:63) |
|                      | sub_63_I7 (fac_8_1.sv:63)                           |
|                      | mult_56_2_I7 (fac_8_1.sv:56)                        |
|                      | mult_62_I7 (fac_8_1.sv:62)                          |
|                      | sub_57_I7 (fac_8_1.sv:57) sub_62_I7 (fac_8_1.sv:62) |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 11    |                                          |
| I2    | PI   | Signed   | 11    |                                          |
| T73   | IFO  | Signed   | 20    | $unsigned(8'b10110101) * I2 ( fac_8_1.sv:56 fac_8_1.sv:62 ) |
| T72   | IFO  | Signed   | 20    | $unsigned(8'b10110101) * I1 ( fac_8_1.sv:56 fac_8_1.sv:62 ) |
| O1    | PO   | Signed   | 21    | T72 + T73 ( fac_8_1.sv:56 fac_8_1.sv:63 ) |
| O2    | PO   | Signed   | 21    | T73 - T72 ( fac_8_1.sv:57 fac_8_1.sv:62 ) |
| O3    | PO   | Signed   | 21    | $signed(1'b0) - O1 (fac_8_1.sv:63)       |
==============================================================================

Datapath Report for DP_OP_402J16_129_7675
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_402J16_129_7675 | mult_56_I8 (fac_8_1.sv:56)                         |
|                      | mult_62_2_I8 (fac_8_1.sv:62)                        |
|                      | add_56_I8 (fac_8_1.sv:56) add_63_I8 (fac_8_1.sv:63) |
|                      | sub_63_I8 (fac_8_1.sv:63)                           |
|                      | mult_56_2_I8 (fac_8_1.sv:56)                        |
|                      | mult_62_I8 (fac_8_1.sv:62)                          |
|                      | sub_57_I8 (fac_8_1.sv:57) sub_62_I8 (fac_8_1.sv:62) |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 11    |                                          |
| I2    | PI   | Signed   | 11    |                                          |
| T77   | IFO  | Signed   | 20    | $unsigned(8'b10110101) * I2 ( fac_8_1.sv:56 fac_8_1.sv:62 ) |
| T76   | IFO  | Signed   | 20    | $unsigned(8'b10110101) * I1 ( fac_8_1.sv:56 fac_8_1.sv:62 ) |
| O1    | PO   | Signed   | 21    | T76 + T77 ( fac_8_1.sv:56 fac_8_1.sv:63 ) |
| O2    | PO   | Signed   | 21    | T77 - T76 ( fac_8_1.sv:57 fac_8_1.sv:62 ) |
| O3    | PO   | Signed   | 21    | $signed(1'b0) - O1 (fac_8_1.sv:63)       |
==============================================================================

Datapath Report for DP_OP_403J16_130_7675
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_403J16_130_7675 | mult_56_I9 (fac_8_1.sv:56)                         |
|                      | mult_62_2_I9 (fac_8_1.sv:62)                        |
|                      | add_56_I9 (fac_8_1.sv:56) add_63_I9 (fac_8_1.sv:63) |
|                      | sub_63_I9 (fac_8_1.sv:63)                           |
|                      | mult_56_2_I9 (fac_8_1.sv:56)                        |
|                      | mult_62_I9 (fac_8_1.sv:62)                          |
|                      | sub_57_I9 (fac_8_1.sv:57) sub_62_I9 (fac_8_1.sv:62) |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 11    |                                          |
| I2    | PI   | Signed   | 11    |                                          |
| T81   | IFO  | Signed   | 20    | $unsigned(8'b10110101) * I2 ( fac_8_1.sv:56 fac_8_1.sv:62 ) |
| T80   | IFO  | Signed   | 20    | $unsigned(8'b10110101) * I1 ( fac_8_1.sv:56 fac_8_1.sv:62 ) |
| O1    | PO   | Signed   | 21    | T80 + T81 ( fac_8_1.sv:56 fac_8_1.sv:63 ) |
| O2    | PO   | Signed   | 21    | T81 - T80 ( fac_8_1.sv:57 fac_8_1.sv:62 ) |
| O3    | PO   | Signed   | 21    | $signed(1'b0) - O1 (fac_8_1.sv:63)       |
==============================================================================

Datapath Report for DP_OP_404J16_131_7675
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_404J16_131_7675 | mult_56_I10 (fac_8_1.sv:56)                        |
|                      | mult_62_2_I10 (fac_8_1.sv:62)                       |
|                      | add_56_I10 (fac_8_1.sv:56)                          |
|                      | add_63_I10 (fac_8_1.sv:63)                          |
|                      | sub_63_I10 (fac_8_1.sv:63)                          |
|                      | mult_56_2_I10 (fac_8_1.sv:56)                       |
|                      | mult_62_I10 (fac_8_1.sv:62)                         |
|                      | sub_57_I10 (fac_8_1.sv:57)                          |
|                      | sub_62_I10 (fac_8_1.sv:62)                          |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 11    |                                          |
| I2    | PI   | Signed   | 11    |                                          |
| T85   | IFO  | Signed   | 20    | $unsigned(8'b10110101) * I2 ( fac_8_1.sv:56 fac_8_1.sv:62 ) |
| T84   | IFO  | Signed   | 20    | $unsigned(8'b10110101) * I1 ( fac_8_1.sv:56 fac_8_1.sv:62 ) |
| O1    | PO   | Signed   | 21    | T84 + T85 ( fac_8_1.sv:56 fac_8_1.sv:63 ) |
| O2    | PO   | Signed   | 21    | T85 - T84 ( fac_8_1.sv:57 fac_8_1.sv:62 ) |
| O3    | PO   | Signed   | 21    | $signed(1'b0) - O1 (fac_8_1.sv:63)       |
==============================================================================

Datapath Report for DP_OP_405J16_132_7675
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_405J16_132_7675 | mult_56_I11 (fac_8_1.sv:56)                        |
|                      | mult_62_2_I11 (fac_8_1.sv:62)                       |
|                      | add_56_I11 (fac_8_1.sv:56)                          |
|                      | add_63_I11 (fac_8_1.sv:63)                          |
|                      | sub_63_I11 (fac_8_1.sv:63)                          |
|                      | mult_56_2_I11 (fac_8_1.sv:56)                       |
|                      | mult_62_I11 (fac_8_1.sv:62)                         |
|                      | sub_57_I11 (fac_8_1.sv:57)                          |
|                      | sub_62_I11 (fac_8_1.sv:62)                          |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 11    |                                          |
| I2    | PI   | Signed   | 11    |                                          |
| T89   | IFO  | Signed   | 20    | $unsigned(8'b10110101) * I2 ( fac_8_1.sv:56 fac_8_1.sv:62 ) |
| T88   | IFO  | Signed   | 20    | $unsigned(8'b10110101) * I1 ( fac_8_1.sv:56 fac_8_1.sv:62 ) |
| O1    | PO   | Signed   | 21    | T88 + T89 ( fac_8_1.sv:56 fac_8_1.sv:63 ) |
| O2    | PO   | Signed   | 21    | T89 - T88 ( fac_8_1.sv:57 fac_8_1.sv:62 ) |
| O3    | PO   | Signed   | 21    | $signed(1'b0) - O1 (fac_8_1.sv:63)       |
==============================================================================

Datapath Report for DP_OP_406J16_133_7675
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_406J16_133_7675 | mult_56_I12 (fac_8_1.sv:56)                        |
|                      | mult_62_2_I12 (fac_8_1.sv:62)                       |
|                      | add_56_I12 (fac_8_1.sv:56)                          |
|                      | add_63_I12 (fac_8_1.sv:63)                          |
|                      | sub_63_I12 (fac_8_1.sv:63)                          |
|                      | mult_56_2_I12 (fac_8_1.sv:56)                       |
|                      | mult_62_I12 (fac_8_1.sv:62)                         |
|                      | sub_57_I12 (fac_8_1.sv:57)                          |
|                      | sub_62_I12 (fac_8_1.sv:62)                          |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 11    |                                          |
| I2    | PI   | Signed   | 11    |                                          |
| T93   | IFO  | Signed   | 20    | $unsigned(8'b10110101) * I2 ( fac_8_1.sv:56 fac_8_1.sv:62 ) |
| T92   | IFO  | Signed   | 20    | $unsigned(8'b10110101) * I1 ( fac_8_1.sv:56 fac_8_1.sv:62 ) |
| O1    | PO   | Signed   | 21    | T92 + T93 ( fac_8_1.sv:56 fac_8_1.sv:63 ) |
| O2    | PO   | Signed   | 21    | T93 - T92 ( fac_8_1.sv:57 fac_8_1.sv:62 ) |
| O3    | PO   | Signed   | 21    | $signed(1'b0) - O1 (fac_8_1.sv:63)       |
==============================================================================

Datapath Report for DP_OP_407J16_134_7675
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_407J16_134_7675 | mult_56_I13 (fac_8_1.sv:56)                        |
|                      | mult_62_2_I13 (fac_8_1.sv:62)                       |
|                      | add_56_I13 (fac_8_1.sv:56)                          |
|                      | add_63_I13 (fac_8_1.sv:63)                          |
|                      | sub_63_I13 (fac_8_1.sv:63)                          |
|                      | mult_56_2_I13 (fac_8_1.sv:56)                       |
|                      | mult_62_I13 (fac_8_1.sv:62)                         |
|                      | sub_57_I13 (fac_8_1.sv:57)                          |
|                      | sub_62_I13 (fac_8_1.sv:62)                          |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 11    |                                          |
| I2    | PI   | Signed   | 11    |                                          |
| T97   | IFO  | Signed   | 20    | $unsigned(8'b10110101) * I2 ( fac_8_1.sv:56 fac_8_1.sv:62 ) |
| T96   | IFO  | Signed   | 20    | $unsigned(8'b10110101) * I1 ( fac_8_1.sv:56 fac_8_1.sv:62 ) |
| O1    | PO   | Signed   | 21    | T96 + T97 ( fac_8_1.sv:56 fac_8_1.sv:63 ) |
| O2    | PO   | Signed   | 21    | T97 - T96 ( fac_8_1.sv:57 fac_8_1.sv:62 ) |
| O3    | PO   | Signed   | 21    | $signed(1'b0) - O1 (fac_8_1.sv:63)       |
==============================================================================

Datapath Report for DP_OP_408J16_135_7675
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_408J16_135_7675 | mult_56_I14 (fac_8_1.sv:56)                        |
|                      | mult_62_2_I14 (fac_8_1.sv:62)                       |
|                      | add_56_I14 (fac_8_1.sv:56)                          |
|                      | add_63_I14 (fac_8_1.sv:63)                          |
|                      | sub_63_I14 (fac_8_1.sv:63)                          |
|                      | mult_56_2_I14 (fac_8_1.sv:56)                       |
|                      | mult_62_I14 (fac_8_1.sv:62)                         |
|                      | sub_57_I14 (fac_8_1.sv:57)                          |
|                      | sub_62_I14 (fac_8_1.sv:62)                          |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 11    |                                          |
| I2    | PI   | Signed   | 11    |                                          |
| T101  | IFO  | Signed   | 20    | $unsigned(8'b10110101) * I2 ( fac_8_1.sv:56 fac_8_1.sv:62 ) |
| T100  | IFO  | Signed   | 20    | $unsigned(8'b10110101) * I1 ( fac_8_1.sv:56 fac_8_1.sv:62 ) |
| O1    | PO   | Signed   | 21    | T100 + T101 ( fac_8_1.sv:56 fac_8_1.sv:63 ) |
| O2    | PO   | Signed   | 21    | T101 - T100 ( fac_8_1.sv:57 fac_8_1.sv:62 ) |
| O3    | PO   | Signed   | 21    | $signed(1'b0) - O1 (fac_8_1.sv:63)       |
==============================================================================

Datapath Report for DP_OP_409J16_136_7675
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_409J16_136_7675 | mult_56_I15 (fac_8_1.sv:56)                        |
|                      | mult_62_2_I15 (fac_8_1.sv:62)                       |
|                      | add_56_I15 (fac_8_1.sv:56)                          |
|                      | add_63_I15 (fac_8_1.sv:63)                          |
|                      | sub_63_I15 (fac_8_1.sv:63)                          |
|                      | mult_56_2_I15 (fac_8_1.sv:56)                       |
|                      | mult_62_I15 (fac_8_1.sv:62)                         |
|                      | sub_57_I15 (fac_8_1.sv:57)                          |
|                      | sub_62_I15 (fac_8_1.sv:62)                          |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 11    |                                          |
| I2    | PI   | Signed   | 11    |                                          |
| T105  | IFO  | Signed   | 20    | $unsigned(8'b10110101) * I2 ( fac_8_1.sv:56 fac_8_1.sv:62 ) |
| T104  | IFO  | Signed   | 20    | $unsigned(8'b10110101) * I1 ( fac_8_1.sv:56 fac_8_1.sv:62 ) |
| O1    | PO   | Signed   | 21    | T104 + T105 ( fac_8_1.sv:56 fac_8_1.sv:63 ) |
| O2    | PO   | Signed   | 21    | T105 - T104 ( fac_8_1.sv:57 fac_8_1.sv:62 ) |
| O3    | PO   | Signed   | 21    | $signed(1'b0) - O1 (fac_8_1.sv:63)       |
==============================================================================

Datapath Report for DP_OP_410J16_137_7675
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_410J16_137_7675 | mult_56_I16 (fac_8_1.sv:56)                        |
|                      | mult_62_2_I16 (fac_8_1.sv:62)                       |
|                      | add_56_I16 (fac_8_1.sv:56)                          |
|                      | add_63_I16 (fac_8_1.sv:63)                          |
|                      | sub_63_I16 (fac_8_1.sv:63)                          |
|                      | mult_56_2_I16 (fac_8_1.sv:56)                       |
|                      | mult_62_I16 (fac_8_1.sv:62)                         |
|                      | sub_57_I16 (fac_8_1.sv:57)                          |
|                      | sub_62_I16 (fac_8_1.sv:62)                          |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 11    |                                          |
| I2    | PI   | Signed   | 11    |                                          |
| T109  | IFO  | Signed   | 20    | $unsigned(8'b10110101) * I2 ( fac_8_1.sv:56 fac_8_1.sv:62 ) |
| T108  | IFO  | Signed   | 20    | $unsigned(8'b10110101) * I1 ( fac_8_1.sv:56 fac_8_1.sv:62 ) |
| O1    | PO   | Signed   | 21    | T108 + T109 ( fac_8_1.sv:56 fac_8_1.sv:63 ) |
| O2    | PO   | Signed   | 21    | T109 - T108 ( fac_8_1.sv:57 fac_8_1.sv:62 ) |
| O3    | PO   | Signed   | 21    | $signed(1'b0) - O1 (fac_8_1.sv:63)       |
==============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_x_1            | DW01_add         | apparch (area)     |                |
| add_x_2            | DW01_add         | apparch (area)     |                |
| add_x_3            | DW01_add         | apparch (area)     |                |
| add_x_4            | DW01_add         | apparch (area)     |                |
| add_x_5            | DW01_add         | apparch (area)     |                |
| add_x_6            | DW01_add         | apparch (area)     |                |
| add_x_7            | DW01_add         | apparch (area)     |                |
| add_x_8            | DW01_add         | apparch (area)     |                |
| add_x_9            | DW01_add         | apparch (area)     |                |
| add_x_10           | DW01_add         | apparch (area)     |                |
| add_x_11           | DW01_add         | apparch (area)     |                |
| add_x_12           | DW01_add         | apparch (area)     |                |
| add_x_13           | DW01_add         | apparch (area)     |                |
| add_x_14           | DW01_add         | apparch (area)     |                |
| add_x_15           | DW01_add         | apparch (area)     |                |
| add_x_16           | DW01_add         | apparch (area)     |                |
| add_x_17           | DW01_add         | apparch (area)     |                |
| add_x_18           | DW01_add         | apparch (area)     |                |
| add_x_19           | DW01_add         | apparch (area)     |                |
| add_x_20           | DW01_add         | apparch (area)     |                |
| add_x_21           | DW01_add         | apparch (area)     |                |
| add_x_22           | DW01_add         | apparch (area)     |                |
| add_x_23           | DW01_add         | apparch (area)     |                |
| add_x_24           | DW01_add         | apparch (area)     |                |
| add_x_25           | DW01_add         | apparch (area)     |                |
| add_x_26           | DW01_add         | apparch (area)     |                |
| add_x_27           | DW01_add         | apparch (area)     |                |
| add_x_28           | DW01_add         | apparch (area)     |                |
| add_x_29           | DW01_add         | apparch (area)     |                |
| add_x_30           | DW01_add         | apparch (area)     |                |
| add_x_31           | DW01_add         | apparch (area)     |                |
| add_x_32           | DW01_add         | apparch (area)     |                |
| sub_x_33           | DW01_sub         | apparch (area)     |                |
| sub_x_34           | DW01_sub         | apparch (area)     |                |
| sub_x_35           | DW01_sub         | apparch (area)     |                |
| sub_x_36           | DW01_sub         | apparch (area)     |                |
| sub_x_37           | DW01_sub         | apparch (area)     |                |
| sub_x_38           | DW01_sub         | apparch (area)     |                |
| sub_x_39           | DW01_sub         | apparch (area)     |                |
| sub_x_40           | DW01_sub         | apparch (area)     |                |
| sub_x_41           | DW01_sub         | apparch (area)     |                |
| sub_x_42           | DW01_sub         | apparch (area)     |                |
| sub_x_43           | DW01_sub         | apparch (area)     |                |
| sub_x_44           | DW01_sub         | apparch (area)     |                |
| sub_x_45           | DW01_sub         | apparch (area)     |                |
| sub_x_46           | DW01_sub         | apparch (area)     |                |
| sub_x_47           | DW01_sub         | apparch (area)     |                |
| sub_x_48           | DW01_sub         | apparch (area)     |                |
| DP_OP_395J16_122_7675                 |                    |                |
|                    | DP_OP_395J16_122_7675 | str (area)    |                |
| DP_OP_396J16_123_7675                 |                    |                |
|                    | DP_OP_396J16_123_7675 | str (area)    |                |
| DP_OP_397J16_124_7675                 |                    |                |
|                    | DP_OP_397J16_124_7675 | str (area)    |                |
| DP_OP_398J16_125_7675                 |                    |                |
|                    | DP_OP_398J16_125_7675 | str (area)    |                |
| DP_OP_399J16_126_7675                 |                    |                |
|                    | DP_OP_399J16_126_7675 | str (area)    |                |
| DP_OP_400J16_127_7675                 |                    |                |
|                    | DP_OP_400J16_127_7675 | str (area)    |                |
| DP_OP_401J16_128_7675                 |                    |                |
|                    | DP_OP_401J16_128_7675 | str (area)    |                |
| DP_OP_402J16_129_7675                 |                    |                |
|                    | DP_OP_402J16_129_7675 | str (area)    |                |
| DP_OP_403J16_130_7675                 |                    |                |
|                    | DP_OP_403J16_130_7675 | str (area)    |                |
| DP_OP_404J16_131_7675                 |                    |                |
|                    | DP_OP_404J16_131_7675 | str (area)    |                |
| DP_OP_405J16_132_7675                 |                    |                |
|                    | DP_OP_405J16_132_7675 | str (area)    |                |
| DP_OP_406J16_133_7675                 |                    |                |
|                    | DP_OP_406J16_133_7675 | str (area)    |                |
| DP_OP_407J16_134_7675                 |                    |                |
|                    | DP_OP_407J16_134_7675 | str (area)    |                |
| DP_OP_408J16_135_7675                 |                    |                |
|                    | DP_OP_408J16_135_7675 | str (area)    |                |
| DP_OP_409J16_136_7675                 |                    |                |
|                    | DP_OP_409J16_136_7675 | str (area)    |                |
| DP_OP_410J16_137_7675                 |                    |                |
|                    | DP_OP_410J16_137_7675 | str (area)    |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : mux_2x1_WIDTH11_DATA_WIDTH16
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : shift_register_1sub_WIDTH11_DATA_WIDTH16_DATA_HEIGHT8_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : shift_register_1sub_WIDTH11_DATA_WIDTH16_DATA_HEIGHT8_1
****************************************

No implementations to report
 
****************************************
Design : add_sub_WIDTH10_DATA_WIDTH16
****************************************

Resource Report for this hierarchy in file
        /home/aedu45/asic_edu_red/project/020_250804_fft_real_final/add_sub.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| add_x_1        | DW01_add       | width=11   | add_31 (add_sub.sv:31)     |
| add_x_2        | DW01_add       | width=11   | add_32 (add_sub.sv:32)     |
| sub_x_3        | DW01_sub       | width=11   | sub_33 (add_sub.sv:33)     |
| sub_x_4        | DW01_sub       | width=11   | sub_34 (add_sub.sv:34)     |
| add_x_5        | DW01_add       | width=11   | add_31_I2 (add_sub.sv:31)  |
| add_x_6        | DW01_add       | width=11   | add_32_I2 (add_sub.sv:32)  |
| sub_x_7        | DW01_sub       | width=11   | sub_33_I2 (add_sub.sv:33)  |
| sub_x_8        | DW01_sub       | width=11   | sub_34_I2 (add_sub.sv:34)  |
| add_x_9        | DW01_add       | width=11   | add_31_I3 (add_sub.sv:31)  |
| add_x_10       | DW01_add       | width=11   | add_32_I3 (add_sub.sv:32)  |
| sub_x_11       | DW01_sub       | width=11   | sub_33_I3 (add_sub.sv:33)  |
| sub_x_12       | DW01_sub       | width=11   | sub_34_I3 (add_sub.sv:34)  |
| add_x_13       | DW01_add       | width=11   | add_31_I4 (add_sub.sv:31)  |
| add_x_14       | DW01_add       | width=11   | add_32_I4 (add_sub.sv:32)  |
| sub_x_15       | DW01_sub       | width=11   | sub_33_I4 (add_sub.sv:33)  |
| sub_x_16       | DW01_sub       | width=11   | sub_34_I4 (add_sub.sv:34)  |
| add_x_17       | DW01_add       | width=11   | add_31_I5 (add_sub.sv:31)  |
| add_x_18       | DW01_add       | width=11   | add_32_I5 (add_sub.sv:32)  |
| sub_x_19       | DW01_sub       | width=11   | sub_33_I5 (add_sub.sv:33)  |
| sub_x_20       | DW01_sub       | width=11   | sub_34_I5 (add_sub.sv:34)  |
| add_x_21       | DW01_add       | width=11   | add_31_I6 (add_sub.sv:31)  |
| add_x_22       | DW01_add       | width=11   | add_32_I6 (add_sub.sv:32)  |
| sub_x_23       | DW01_sub       | width=11   | sub_33_I6 (add_sub.sv:33)  |
| sub_x_24       | DW01_sub       | width=11   | sub_34_I6 (add_sub.sv:34)  |
| add_x_25       | DW01_add       | width=11   | add_31_I7 (add_sub.sv:31)  |
| add_x_26       | DW01_add       | width=11   | add_32_I7 (add_sub.sv:32)  |
| sub_x_27       | DW01_sub       | width=11   | sub_33_I7 (add_sub.sv:33)  |
| sub_x_28       | DW01_sub       | width=11   | sub_34_I7 (add_sub.sv:34)  |
| add_x_29       | DW01_add       | width=11   | add_31_I8 (add_sub.sv:31)  |
| add_x_30       | DW01_add       | width=11   | add_32_I8 (add_sub.sv:32)  |
| sub_x_31       | DW01_sub       | width=11   | sub_33_I8 (add_sub.sv:33)  |
| sub_x_32       | DW01_sub       | width=11   | sub_34_I8 (add_sub.sv:34)  |
| add_x_33       | DW01_add       | width=11   | add_31_I9 (add_sub.sv:31)  |
| add_x_34       | DW01_add       | width=11   | add_32_I9 (add_sub.sv:32)  |
| sub_x_35       | DW01_sub       | width=11   | sub_33_I9 (add_sub.sv:33)  |
| sub_x_36       | DW01_sub       | width=11   | sub_34_I9 (add_sub.sv:34)  |
| add_x_37       | DW01_add       | width=11   | add_31_I10 (add_sub.sv:31) |
| add_x_38       | DW01_add       | width=11   | add_32_I10 (add_sub.sv:32) |
| sub_x_39       | DW01_sub       | width=11   | sub_33_I10 (add_sub.sv:33) |
| sub_x_40       | DW01_sub       | width=11   | sub_34_I10 (add_sub.sv:34) |
| add_x_41       | DW01_add       | width=11   | add_31_I11 (add_sub.sv:31) |
| add_x_42       | DW01_add       | width=11   | add_32_I11 (add_sub.sv:32) |
| sub_x_43       | DW01_sub       | width=11   | sub_33_I11 (add_sub.sv:33) |
| sub_x_44       | DW01_sub       | width=11   | sub_34_I11 (add_sub.sv:34) |
| add_x_45       | DW01_add       | width=11   | add_31_I12 (add_sub.sv:31) |
| add_x_46       | DW01_add       | width=11   | add_32_I12 (add_sub.sv:32) |
| sub_x_47       | DW01_sub       | width=11   | sub_33_I12 (add_sub.sv:33) |
| sub_x_48       | DW01_sub       | width=11   | sub_34_I12 (add_sub.sv:34) |
| add_x_49       | DW01_add       | width=11   | add_31_I13 (add_sub.sv:31) |
| add_x_50       | DW01_add       | width=11   | add_32_I13 (add_sub.sv:32) |
| sub_x_51       | DW01_sub       | width=11   | sub_33_I13 (add_sub.sv:33) |
| sub_x_52       | DW01_sub       | width=11   | sub_34_I13 (add_sub.sv:34) |
| add_x_53       | DW01_add       | width=11   | add_31_I14 (add_sub.sv:31) |
| add_x_54       | DW01_add       | width=11   | add_32_I14 (add_sub.sv:32) |
| sub_x_55       | DW01_sub       | width=11   | sub_33_I14 (add_sub.sv:33) |
| sub_x_56       | DW01_sub       | width=11   | sub_34_I14 (add_sub.sv:34) |
| add_x_57       | DW01_add       | width=11   | add_31_I15 (add_sub.sv:31) |
| add_x_58       | DW01_add       | width=11   | add_32_I15 (add_sub.sv:32) |
| sub_x_59       | DW01_sub       | width=11   | sub_33_I15 (add_sub.sv:33) |
| sub_x_60       | DW01_sub       | width=11   | sub_34_I15 (add_sub.sv:34) |
| add_x_61       | DW01_add       | width=11   | add_31_I16 (add_sub.sv:31) |
| add_x_62       | DW01_add       | width=11   | add_32_I16 (add_sub.sv:32) |
| sub_x_63       | DW01_sub       | width=11   | sub_33_I16 (add_sub.sv:33) |
| sub_x_64       | DW01_sub       | width=11   | sub_34_I16 (add_sub.sv:34) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_x_1            | DW01_add         | apparch (area)     |                |
| add_x_2            | DW01_add         | apparch (area)     |                |
| sub_x_3            | DW01_sub         | apparch (area)     |                |
| sub_x_4            | DW01_sub         | apparch (area)     |                |
| add_x_5            | DW01_add         | apparch (area)     |                |
| add_x_6            | DW01_add         | apparch (area)     |                |
| sub_x_7            | DW01_sub         | apparch (area)     |                |
| sub_x_8            | DW01_sub         | apparch (area)     |                |
| add_x_9            | DW01_add         | apparch (area)     |                |
| add_x_10           | DW01_add         | apparch (area)     |                |
| sub_x_11           | DW01_sub         | apparch (area)     |                |
| sub_x_12           | DW01_sub         | apparch (area)     |                |
| add_x_13           | DW01_add         | apparch (area)     |                |
| add_x_14           | DW01_add         | apparch (area)     |                |
| sub_x_15           | DW01_sub         | apparch (area)     |                |
| sub_x_16           | DW01_sub         | apparch (area)     |                |
| add_x_17           | DW01_add         | apparch (area)     |                |
| add_x_18           | DW01_add         | apparch (area)     |                |
| sub_x_19           | DW01_sub         | apparch (area)     |                |
| sub_x_20           | DW01_sub         | apparch (area)     |                |
| add_x_21           | DW01_add         | apparch (area)     |                |
| add_x_22           | DW01_add         | apparch (area)     |                |
| sub_x_23           | DW01_sub         | apparch (area)     |                |
| sub_x_24           | DW01_sub         | apparch (area)     |                |
| add_x_25           | DW01_add         | apparch (area)     |                |
| add_x_26           | DW01_add         | apparch (area)     |                |
| sub_x_27           | DW01_sub         | apparch (area)     |                |
| sub_x_28           | DW01_sub         | apparch (area)     |                |
| add_x_29           | DW01_add         | apparch (area)     |                |
| add_x_30           | DW01_add         | apparch (area)     |                |
| sub_x_31           | DW01_sub         | apparch (area)     |                |
| sub_x_32           | DW01_sub         | apparch (area)     |                |
| add_x_33           | DW01_add         | apparch (area)     |                |
| add_x_34           | DW01_add         | apparch (area)     |                |
| sub_x_35           | DW01_sub         | apparch (area)     |                |
| sub_x_36           | DW01_sub         | apparch (area)     |                |
| add_x_37           | DW01_add         | apparch (area)     |                |
| add_x_38           | DW01_add         | apparch (area)     |                |
| sub_x_39           | DW01_sub         | apparch (area)     |                |
| sub_x_40           | DW01_sub         | apparch (area)     |                |
| add_x_41           | DW01_add         | apparch (area)     |                |
| add_x_42           | DW01_add         | apparch (area)     |                |
| sub_x_43           | DW01_sub         | apparch (area)     |                |
| sub_x_44           | DW01_sub         | apparch (area)     |                |
| add_x_45           | DW01_add         | apparch (area)     |                |
| add_x_46           | DW01_add         | apparch (area)     |                |
| sub_x_47           | DW01_sub         | apparch (area)     |                |
| sub_x_48           | DW01_sub         | apparch (area)     |                |
| add_x_49           | DW01_add         | apparch (area)     |                |
| add_x_50           | DW01_add         | apparch (area)     |                |
| sub_x_51           | DW01_sub         | apparch (area)     |                |
| sub_x_52           | DW01_sub         | apparch (area)     |                |
| add_x_53           | DW01_add         | apparch (area)     |                |
| add_x_54           | DW01_add         | apparch (area)     |                |
| sub_x_55           | DW01_sub         | apparch (area)     |                |
| sub_x_56           | DW01_sub         | apparch (area)     |                |
| add_x_57           | DW01_add         | apparch (area)     |                |
| add_x_58           | DW01_add         | apparch (area)     |                |
| sub_x_59           | DW01_sub         | apparch (area)     |                |
| sub_x_60           | DW01_sub         | apparch (area)     |                |
| add_x_61           | DW01_add         | apparch (area)     |                |
| add_x_62           | DW01_add         | apparch (area)     |                |
| sub_x_63           | DW01_sub         | apparch (area)     |                |
| sub_x_64           | DW01_sub         | apparch (area)     |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : shift_register_1sub_WIDTH10_DATA_WIDTH16_DATA_HEIGHT8_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : shift_register_1sub_WIDTH10_DATA_WIDTH16_DATA_HEIGHT8_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : demux_1to2_WIDTH10_DATA_WIDTH16
****************************************

No implementations to report
 
****************************************
Design : butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16
****************************************

Resource Report for this hierarchy in file
        /home/aedu45/asic_edu_red/project/020_250804_fft_real_final/bf_0_0.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| add_x_1        | DW01_inc       | width=6    | add_57 (bf_0_0.sv:57)      |
|                |                |            | add_64 (bf_0_0.sv:64)      |
| add_x_2        | DW01_inc       | width=6    | add_68 (bf_0_0.sv:68)      |
|                |                |            | add_83 (bf_0_0.sv:83)      |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_x_1            | DW01_inc         | apparch (area)     |                |
| add_x_2            | DW01_inc         | apparch (area)     |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : mux_2x1_WIDTH10_DATA_WIDTH16
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : shift_register_1sub_WIDTH10_DATA_WIDTH16_DATA_HEIGHT16_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : shift_register_1sub_WIDTH10_DATA_WIDTH16_DATA_HEIGHT16_1
****************************************

No implementations to report
 
****************************************
Design : add_sub_fac0_WIDTH9_DATA_WIDTH16
****************************************

Resource Report for this hierarchy in file
        /home/aedu45/asic_edu_red/project/020_250804_fft_real_final/add_sub_fac0.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| sub_x_3        | DW01_sub       | width=10   | sub_23 (add_sub_fac0.sv:23) |
| sub_x_7        | DW01_sub       | width=10   | sub_23_I2 (add_sub_fac0.sv:23) |
| sub_x_11       | DW01_sub       | width=10   | sub_23_I3 (add_sub_fac0.sv:23) |
| sub_x_15       | DW01_sub       | width=10   | sub_23_I4 (add_sub_fac0.sv:23) |
| sub_x_19       | DW01_sub       | width=10   | sub_23_I5 (add_sub_fac0.sv:23) |
| sub_x_23       | DW01_sub       | width=10   | sub_23_I6 (add_sub_fac0.sv:23) |
| sub_x_27       | DW01_sub       | width=10   | sub_23_I7 (add_sub_fac0.sv:23) |
| sub_x_31       | DW01_sub       | width=10   | sub_23_I8 (add_sub_fac0.sv:23) |
| sub_x_35       | DW01_sub       | width=10   | sub_23_I9 (add_sub_fac0.sv:23) |
| sub_x_39       | DW01_sub       | width=10   | sub_23_I10 (add_sub_fac0.sv:23) |
| sub_x_43       | DW01_sub       | width=10   | sub_23_I11 (add_sub_fac0.sv:23) |
| sub_x_47       | DW01_sub       | width=10   | sub_23_I12 (add_sub_fac0.sv:23) |
| sub_x_51       | DW01_sub       | width=10   | sub_23_I13 (add_sub_fac0.sv:23) |
| sub_x_55       | DW01_sub       | width=10   | sub_23_I14 (add_sub_fac0.sv:23) |
| sub_x_59       | DW01_sub       | width=10   | sub_23_I15 (add_sub_fac0.sv:23) |
| sub_x_63       | DW01_sub       | width=10   | sub_23_I16 (add_sub_fac0.sv:23) |
| sub_x_65       | DW01_sub       | width=10   | sub_32 (add_sub_fac0.sv:32) |
| sub_x_66       | DW01_sub       | width=10   | sub_32_I2 (add_sub_fac0.sv:32) |
| sub_x_67       | DW01_sub       | width=10   | sub_32_I3 (add_sub_fac0.sv:32) |
| sub_x_68       | DW01_sub       | width=10   | sub_32_I4 (add_sub_fac0.sv:32) |
| sub_x_69       | DW01_sub       | width=10   | sub_32_I5 (add_sub_fac0.sv:32) |
| sub_x_70       | DW01_sub       | width=10   | sub_32_I6 (add_sub_fac0.sv:32) |
| sub_x_71       | DW01_sub       | width=10   | sub_32_I7 (add_sub_fac0.sv:32) |
| sub_x_72       | DW01_sub       | width=10   | sub_32_I8 (add_sub_fac0.sv:32) |
| sub_x_73       | DW01_sub       | width=10   | sub_32_I9 (add_sub_fac0.sv:32) |
| sub_x_74       | DW01_sub       | width=10   | sub_32_I10 (add_sub_fac0.sv:32) |
| sub_x_75       | DW01_sub       | width=10   | sub_32_I11 (add_sub_fac0.sv:32) |
| sub_x_76       | DW01_sub       | width=10   | sub_32_I12 (add_sub_fac0.sv:32) |
| sub_x_77       | DW01_sub       | width=10   | sub_32_I13 (add_sub_fac0.sv:32) |
| sub_x_78       | DW01_sub       | width=10   | sub_32_I14 (add_sub_fac0.sv:32) |
| sub_x_79       | DW01_sub       | width=10   | sub_32_I15 (add_sub_fac0.sv:32) |
| sub_x_80       | DW01_sub       | width=10   | sub_32_I16 (add_sub_fac0.sv:32) |
| add_x_1        | DW01_add       | width=10   | add_21 (add_sub_fac0.sv:21) |
                |                |            | add_29 (add_sub_fac0.sv:29) |
| add_x_2        | DW01_add       | width=10   | add_22 (add_sub_fac0.sv:22) |
                |                |            | add_30 (add_sub_fac0.sv:30) |
| sub_x_4        | DW01_sub       | width=10   | sub_24 (add_sub_fac0.sv:24) |
                |                |            | sub_31 (add_sub_fac0.sv:31) |
| add_x_5        | DW01_add       | width=10   | add_21_I2 (add_sub_fac0.sv:21) |
             |                |            | add_29_I2 (add_sub_fac0.sv:29) |
| add_x_6        | DW01_add       | width=10   | add_22_I2 (add_sub_fac0.sv:22) |
             |                |            | add_30_I2 (add_sub_fac0.sv:30) |
| sub_x_8        | DW01_sub       | width=10   | sub_24_I2 (add_sub_fac0.sv:24) |
             |                |            | sub_31_I2 (add_sub_fac0.sv:31) |
| add_x_9        | DW01_add       | width=10   | add_21_I3 (add_sub_fac0.sv:21) |
             |                |            | add_29_I3 (add_sub_fac0.sv:29) |
| add_x_10       | DW01_add       | width=10   | add_22_I3 (add_sub_fac0.sv:22) |
             |                |            | add_30_I3 (add_sub_fac0.sv:30) |
| sub_x_12       | DW01_sub       | width=10   | sub_24_I3 (add_sub_fac0.sv:24) |
             |                |            | sub_31_I3 (add_sub_fac0.sv:31) |
| add_x_13       | DW01_add       | width=10   | add_21_I4 (add_sub_fac0.sv:21) |
             |                |            | add_29_I4 (add_sub_fac0.sv:29) |
| add_x_14       | DW01_add       | width=10   | add_22_I4 (add_sub_fac0.sv:22) |
             |                |            | add_30_I4 (add_sub_fac0.sv:30) |
| sub_x_16       | DW01_sub       | width=10   | sub_24_I4 (add_sub_fac0.sv:24) |
             |                |            | sub_31_I4 (add_sub_fac0.sv:31) |
| add_x_17       | DW01_add       | width=10   | add_21_I5 (add_sub_fac0.sv:21) |
             |                |            | add_29_I5 (add_sub_fac0.sv:29) |
| add_x_18       | DW01_add       | width=10   | add_22_I5 (add_sub_fac0.sv:22) |
             |                |            | add_30_I5 (add_sub_fac0.sv:30) |
| sub_x_20       | DW01_sub       | width=10   | sub_24_I5 (add_sub_fac0.sv:24) |
             |                |            | sub_31_I5 (add_sub_fac0.sv:31) |
| add_x_21       | DW01_add       | width=10   | add_21_I6 (add_sub_fac0.sv:21) |
             |                |            | add_29_I6 (add_sub_fac0.sv:29) |
| add_x_22       | DW01_add       | width=10   | add_22_I6 (add_sub_fac0.sv:22) |
             |                |            | add_30_I6 (add_sub_fac0.sv:30) |
| sub_x_24       | DW01_sub       | width=10   | sub_24_I6 (add_sub_fac0.sv:24) |
             |                |            | sub_31_I6 (add_sub_fac0.sv:31) |
| add_x_25       | DW01_add       | width=10   | add_21_I7 (add_sub_fac0.sv:21) |
             |                |            | add_29_I7 (add_sub_fac0.sv:29) |
| add_x_26       | DW01_add       | width=10   | add_22_I7 (add_sub_fac0.sv:22) |
             |                |            | add_30_I7 (add_sub_fac0.sv:30) |
| sub_x_28       | DW01_sub       | width=10   | sub_24_I7 (add_sub_fac0.sv:24) |
             |                |            | sub_31_I7 (add_sub_fac0.sv:31) |
| add_x_29       | DW01_add       | width=10   | add_21_I8 (add_sub_fac0.sv:21) |
             |                |            | add_29_I8 (add_sub_fac0.sv:29) |
| add_x_30       | DW01_add       | width=10   | add_22_I8 (add_sub_fac0.sv:22) |
             |                |            | add_30_I8 (add_sub_fac0.sv:30) |
| sub_x_32       | DW01_sub       | width=10   | sub_24_I8 (add_sub_fac0.sv:24) |
             |                |            | sub_31_I8 (add_sub_fac0.sv:31) |
| add_x_33       | DW01_add       | width=10   | add_21_I9 (add_sub_fac0.sv:21) |
             |                |            | add_29_I9 (add_sub_fac0.sv:29) |
| add_x_34       | DW01_add       | width=10   | add_22_I9 (add_sub_fac0.sv:22) |
             |                |            | add_30_I9 (add_sub_fac0.sv:30) |
| sub_x_36       | DW01_sub       | width=10   | sub_24_I9 (add_sub_fac0.sv:24) |
             |                |            | sub_31_I9 (add_sub_fac0.sv:31) |
| add_x_37       | DW01_add       | width=10   | add_21_I10 (add_sub_fac0.sv:21) |
            |                |            | add_29_I10 (add_sub_fac0.sv:29) |
| add_x_38       | DW01_add       | width=10   | add_22_I10 (add_sub_fac0.sv:22) |
            |                |            | add_30_I10 (add_sub_fac0.sv:30) |
| sub_x_40       | DW01_sub       | width=10   | sub_24_I10 (add_sub_fac0.sv:24) |
            |                |            | sub_31_I10 (add_sub_fac0.sv:31) |
| add_x_41       | DW01_add       | width=10   | add_21_I11 (add_sub_fac0.sv:21) |
            |                |            | add_29_I11 (add_sub_fac0.sv:29) |
| add_x_42       | DW01_add       | width=10   | add_22_I11 (add_sub_fac0.sv:22) |
            |                |            | add_30_I11 (add_sub_fac0.sv:30) |
| sub_x_44       | DW01_sub       | width=10   | sub_24_I11 (add_sub_fac0.sv:24) |
            |                |            | sub_31_I11 (add_sub_fac0.sv:31) |
| add_x_45       | DW01_add       | width=10   | add_21_I12 (add_sub_fac0.sv:21) |
            |                |            | add_29_I12 (add_sub_fac0.sv:29) |
| add_x_46       | DW01_add       | width=10   | add_22_I12 (add_sub_fac0.sv:22) |
            |                |            | add_30_I12 (add_sub_fac0.sv:30) |
| sub_x_48       | DW01_sub       | width=10   | sub_24_I12 (add_sub_fac0.sv:24) |
            |                |            | sub_31_I12 (add_sub_fac0.sv:31) |
| add_x_49       | DW01_add       | width=10   | add_21_I13 (add_sub_fac0.sv:21) |
            |                |            | add_29_I13 (add_sub_fac0.sv:29) |
| add_x_50       | DW01_add       | width=10   | add_22_I13 (add_sub_fac0.sv:22) |
            |                |            | add_30_I13 (add_sub_fac0.sv:30) |
| sub_x_52       | DW01_sub       | width=10   | sub_24_I13 (add_sub_fac0.sv:24) |
            |                |            | sub_31_I13 (add_sub_fac0.sv:31) |
| add_x_53       | DW01_add       | width=10   | add_21_I14 (add_sub_fac0.sv:21) |
            |                |            | add_29_I14 (add_sub_fac0.sv:29) |
| add_x_54       | DW01_add       | width=10   | add_22_I14 (add_sub_fac0.sv:22) |
            |                |            | add_30_I14 (add_sub_fac0.sv:30) |
| sub_x_56       | DW01_sub       | width=10   | sub_24_I14 (add_sub_fac0.sv:24) |
            |                |            | sub_31_I14 (add_sub_fac0.sv:31) |
| add_x_57       | DW01_add       | width=10   | add_21_I15 (add_sub_fac0.sv:21) |
            |                |            | add_29_I15 (add_sub_fac0.sv:29) |
| add_x_58       | DW01_add       | width=10   | add_22_I15 (add_sub_fac0.sv:22) |
            |                |            | add_30_I15 (add_sub_fac0.sv:30) |
| sub_x_60       | DW01_sub       | width=10   | sub_24_I15 (add_sub_fac0.sv:24) |
            |                |            | sub_31_I15 (add_sub_fac0.sv:31) |
| add_x_61       | DW01_add       | width=10   | add_21_I16 (add_sub_fac0.sv:21) |
            |                |            | add_29_I16 (add_sub_fac0.sv:29) |
| add_x_62       | DW01_add       | width=10   | add_22_I16 (add_sub_fac0.sv:22) |
            |                |            | add_30_I16 (add_sub_fac0.sv:30) |
| sub_x_64       | DW01_sub       | width=10   | sub_24_I16 (add_sub_fac0.sv:24) |
            |                |            | sub_31_I16 (add_sub_fac0.sv:31) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| sub_x_3            | DW01_sub         | apparch (area)     |                |
| sub_x_7            | DW01_sub         | apparch (area)     |                |
| sub_x_11           | DW01_sub         | apparch (area)     |                |
| sub_x_15           | DW01_sub         | apparch (area)     |                |
| sub_x_19           | DW01_sub         | apparch (area)     |                |
| sub_x_23           | DW01_sub         | apparch (area)     |                |
| sub_x_27           | DW01_sub         | apparch (area)     |                |
| sub_x_31           | DW01_sub         | apparch (area)     |                |
| sub_x_35           | DW01_sub         | apparch (area)     |                |
| sub_x_39           | DW01_sub         | apparch (area)     |                |
| sub_x_43           | DW01_sub         | apparch (area)     |                |
| sub_x_47           | DW01_sub         | apparch (area)     |                |
| sub_x_51           | DW01_sub         | apparch (area)     |                |
| sub_x_55           | DW01_sub         | apparch (area)     |                |
| sub_x_59           | DW01_sub         | apparch (area)     |                |
| sub_x_63           | DW01_sub         | apparch (area)     |                |
| sub_x_65           | DW01_sub         | apparch (area)     |                |
| sub_x_66           | DW01_sub         | apparch (area)     |                |
| sub_x_67           | DW01_sub         | apparch (area)     |                |
| sub_x_68           | DW01_sub         | apparch (area)     |                |
| sub_x_69           | DW01_sub         | apparch (area)     |                |
| sub_x_70           | DW01_sub         | apparch (area)     |                |
| sub_x_71           | DW01_sub         | apparch (area)     |                |
| sub_x_72           | DW01_sub         | apparch (area)     |                |
| sub_x_73           | DW01_sub         | apparch (area)     |                |
| sub_x_74           | DW01_sub         | apparch (area)     |                |
| sub_x_75           | DW01_sub         | apparch (area)     |                |
| sub_x_76           | DW01_sub         | apparch (area)     |                |
| sub_x_77           | DW01_sub         | apparch (area)     |                |
| sub_x_78           | DW01_sub         | apparch (area)     |                |
| sub_x_79           | DW01_sub         | apparch (area)     |                |
| sub_x_80           | DW01_sub         | apparch (area)     |                |
| add_x_1            | DW01_add         | apparch (area)     |                |
| add_x_2            | DW01_add         | apparch (area)     |                |
| sub_x_4            | DW01_sub         | apparch (area)     |                |
| add_x_5            | DW01_add         | apparch (area)     |                |
| add_x_6            | DW01_add         | apparch (area)     |                |
| sub_x_8            | DW01_sub         | apparch (area)     |                |
| add_x_9            | DW01_add         | apparch (area)     |                |
| add_x_10           | DW01_add         | apparch (area)     |                |
| sub_x_12           | DW01_sub         | apparch (area)     |                |
| add_x_13           | DW01_add         | apparch (area)     |                |
| add_x_14           | DW01_add         | apparch (area)     |                |
| sub_x_16           | DW01_sub         | apparch (area)     |                |
| add_x_17           | DW01_add         | apparch (area)     |                |
| add_x_18           | DW01_add         | apparch (area)     |                |
| sub_x_20           | DW01_sub         | apparch (area)     |                |
| add_x_21           | DW01_add         | apparch (area)     |                |
| add_x_22           | DW01_add         | apparch (area)     |                |
| sub_x_24           | DW01_sub         | apparch (area)     |                |
| add_x_25           | DW01_add         | apparch (area)     |                |
| add_x_26           | DW01_add         | apparch (area)     |                |
| sub_x_28           | DW01_sub         | apparch (area)     |                |
| add_x_29           | DW01_add         | apparch (area)     |                |
| add_x_30           | DW01_add         | apparch (area)     |                |
| sub_x_32           | DW01_sub         | apparch (area)     |                |
| add_x_33           | DW01_add         | apparch (area)     |                |
| add_x_34           | DW01_add         | apparch (area)     |                |
| sub_x_36           | DW01_sub         | apparch (area)     |                |
| add_x_37           | DW01_add         | apparch (area)     |                |
| add_x_38           | DW01_add         | apparch (area)     |                |
| sub_x_40           | DW01_sub         | apparch (area)     |                |
| add_x_41           | DW01_add         | apparch (area)     |                |
| add_x_42           | DW01_add         | apparch (area)     |                |
| sub_x_44           | DW01_sub         | apparch (area)     |                |
| add_x_45           | DW01_add         | apparch (area)     |                |
| add_x_46           | DW01_add         | apparch (area)     |                |
| sub_x_48           | DW01_sub         | apparch (area)     |                |
| add_x_49           | DW01_add         | apparch (area)     |                |
| add_x_50           | DW01_add         | apparch (area)     |                |
| sub_x_52           | DW01_sub         | apparch (area)     |                |
| add_x_53           | DW01_add         | apparch (area)     |                |
| add_x_54           | DW01_add         | apparch (area)     |                |
| sub_x_56           | DW01_sub         | apparch (area)     |                |
| add_x_57           | DW01_add         | apparch (area)     |                |
| add_x_58           | DW01_add         | apparch (area)     |                |
| sub_x_60           | DW01_sub         | apparch (area)     |                |
| add_x_61           | DW01_add         | apparch (area)     |                |
| add_x_62           | DW01_add         | apparch (area)     |                |
| sub_x_64           | DW01_sub         | apparch (area)     |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : shift_register_1sub_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : shift_register_1sub_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : demux_1to2_WIDTH9_DATA_WIDTH16
****************************************

No implementations to report
1
 
****************************************
Report : reference
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:29 2025
****************************************

Attributes:
    b - black box (unknown)
   bo - allows boundary optimization
    d - dont_touch
   mo - map_only
    h - hierarchical
    n - noncombinational
    r - removable
    s - synthetic operator
    u - contains unmapped logic

Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16
                              69937.140906       1  69937.140906  b, h, n
butterfly_1_WIDTH_1_0_IN11_WIDTH_1_0_OUT12_WIDTH_1_1_OUT14_WIDTH_1_2_OUT24_WIDTH_CBFP_1_OUT12_DATA_WIDTH16
                              32767.401408       1  32767.401408  b, h, n
butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16
                              39765.612165       1  39765.612165  b, h, n
-----------------------------------------------------------------------------
Total 3 references                                  142470.154479
1
 
****************************************
Report : net fanout
        -threshold 1000
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:29 2025
****************************************


Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

Design        Wire Load Model            Library
------------------------------------------------


Attributes:
   dr - drc disabled
    c - annotated capacitance
    d - dont_touch
    i - ideal_net
    I - ideal_network
    p - includes pin load
    r - annotated resistance
    h - high fanout

Net                 Fanout   Attributes   Capacitance   Driver
--------------------------------------------------------------------------------
clk                  35290   dr, h        1001000.00    clk
rstn                 49070   h            1001000.00    rstn
U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/n7040
                      1408   dr, h        1001000.00    U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U132/Z
U_BF_0/U_BF_0_2/U_ADD_SUB_0_2/n8960
                      1728   dr, h        1001000.00    U_BF_0/U_BF_0_2/U_ADD_SUB_0_2/U828/Z
U_BF_1/U_BF_1_1/U_ADD_SUB_1_1/n8320
                      1600   dr, h        1001000.00    U_BF_1/U_BF_1_1/U_ADD_SUB_1_1/U827/Z
U_BF_2/U_BF_2_2/U_REORDER_RE/n4855
                     13781   dr, h        1001000.00    U_BF_2/U_BF_2_2/U_REORDER_RE/U758/Z
U_BF_2/U_BF_2_2/U_REORDER_IM/n4855
                     13781   dr, h        1001000.00    U_BF_2/U_BF_2_2/U_REORDER_IM/U746/Z
1
-----------------------
-- I/O timing report --
-----------------------

****************************************
From : clk
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:35 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: clk (clock source 'cnt_clk')
  Endpoint: U_BF_0/U_BF_0_2/u_mux/mux_out_im_reg_0__11_/CLK (internal pin)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                   70.00      70.00 f
  clk (in)                                                0.00 #    70.00 f
  U_BF_0/clk (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00 #    70.00 f
  U_BF_0/U_BF_0_2/clk (butterfly_0_2_I_WIDTH13_O_WIDTH22_DATA_WIDTH16_DATA_HEIGHT4)
                                                          0.00 #    70.00 f
  U_BF_0/U_BF_0_2/u_mux/clk (mux_twiddle_input)           0.00 #    70.00 f
  U_BF_0/U_BF_0_2/u_mux/clk_gate_mux_out_im_reg_0_/CLK (SNPS_CLOCK_GATE_HIGH_mux_twiddle_input)
                                                          0.00 #    70.00 f
  U_BF_0/U_BF_0_2/u_mux/clk_gate_mux_out_im_reg_0_/latch/Z (SC7P5T_CKGPRELATNX1_CSC20L)
                                                       1163.04 #  1233.04 f
  U_BF_0/U_BF_0_2/u_mux/clk_gate_mux_out_im_reg_0_/ENCLK (SNPS_CLOCK_GATE_HIGH_mux_twiddle_input)
                                                          0.00    1233.04 f
  U_BF_0/U_BF_0_2/u_mux/mux_out_im_reg_0__11_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00    1233.04 f
  data arrival time                                               1233.04
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : rstn
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: rstn (input port clocked by cnt_clk)
  Endpoint: U_BF_2/U_BF_2_2/U_INDEX1_FIFO/clk_gate_mem_reg_11__0_/latch
            (gating element for clock cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  rstn (in)                                               0.00 #    70.00 r
  U_BF_2/rstn (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00 #    70.00 r
  U_BF_2/U_BF_2_2/rstn (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00 #    70.00 r
  U_BF_2/U_BF_2_2/U_INDEX1_FIFO/rstn (index_fifo_WIDTH5_DATA_WIDTH16_MAX32_1)
                                                          0.00 #    70.00 r
  U_BF_2/U_BF_2_2/U_INDEX1_FIFO/U325/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         14.84 #    84.84 f
  U_BF_2/U_BF_2_2/U_INDEX1_FIFO/U45/Z (SC7P5T_NR2X1_MR_CSC20L)
                                                         20.87     105.71 r
  U_BF_2/U_BF_2_2/U_INDEX1_FIFO/U338/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         36.06     141.76 f
  U_BF_2/U_BF_2_2/U_INDEX1_FIFO/U346/Z (SC7P5T_NR2X1_MR_CSC20L)
                                                         22.84     164.61 r
  U_BF_2/U_BF_2_2/U_INDEX1_FIFO/clk_gate_mem_reg_11__0_/EN (SNPS_CLOCK_GATE_HIGH_index_fifo_WIDTH5_DATA_WIDTH16_MAX32_0_60)
                                                          0.00     164.61 r
  U_BF_2/U_BF_2_2/U_INDEX1_FIFO/clk_gate_mem_reg_11__0_/latch/E (SC7P5T_CKGPRELATNX1_CSC20L)
                                                          0.00     164.61 r
  data arrival time                                                164.61

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_2/U_BF_2_2/U_INDEX1_FIFO/clk_gate_mem_reg_11__0_/latch/CLK (SC7P5T_CKGPRELATNX1_CSC20L)
                                                          0.00    1350.00 r
  clock gating setup time                               -43.44    1306.56
  data required time                                              1306.56
  --------------------------------------------------------------------------
  data required time                                              1306.56
  data arrival time                                               -164.61
  --------------------------------------------------------------------------
  slack (MET)                                                     1141.95


1
****************************************
From : valid
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: valid (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_0/cnt_0_0_reg_4_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  valid (in)                                              0.00      70.00 r
  U_BF_0/valid_start_0 (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/valid_0_0 (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U8/Z (SC7P5T_NR2X3_CSC20L)              6.53      76.53 f
  U_BF_0/U_BF_0_0/U44/Z (SC7P5T_INVX2_CSC20L)             9.25      85.78 r
  U_BF_0/U_BF_0_0/U47/Z (SC7P5T_OA211X2_CSC20L)          30.44     116.22 r
  U_BF_0/U_BF_0_0/cnt_0_0_reg_4_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     116.22 r
  data arrival time                                                116.22

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_0/cnt_0_0_reg_4_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -54.00    1296.00
  data required time                                              1296.00
  --------------------------------------------------------------------------
  data required time                                              1296.00
  data arrival time                                               -116.22
  --------------------------------------------------------------------------
  slack (MET)                                                     1179.78


1
****************************************
From : din_re[143]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[143]
              (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_0__8_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 f
  din_re[143] (in)                                        0.00      70.00 f
  U_BF_0/din_re[143] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 f
  U_BF_0/U_BF_0_0/din_re[143] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_re[143] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U168/Z (SC7P5T_INVX2_CSC20L)
                                                          5.43      75.43 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U625/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                          7.71      83.13 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_re_cal[143] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      83.13 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_re[143] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      83.13 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2779/Z (SC7P5T_INVX2_CSC20L)
                                                         10.54      93.67 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2780/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         16.82     110.49 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2783/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         20.93     131.42 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U389/Z (SC7P5T_INVX1_CSC20L)
                                                         12.64     144.06 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2853/Z (SC7P5T_AOI22X1_CSC20L)
                                                         14.79     158.85 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_re[158] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     158.85 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_re[158] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     158.85 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U2/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.34     192.19 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_re[158] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     192.19 r
  U_BF_0/U_BF_0_0/dout_re[158] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     192.19 r
  U_BF_0/U_BF_0_1/din_re[158] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     192.19 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_re[158] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     192.19 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U592/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     203.50 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U704/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         15.42     218.92 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_re_cal[158] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     218.92 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_re[158] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     218.92 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U516/Z (SC7P5T_INVX2_CSC20L)
                                                         11.64     230.57 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2431/Z (SC7P5T_AOI22X1_CSC20L)
                                                         28.48     259.04 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2432/Z (SC7P5T_OA22IA1A2X1_CSC20L)
                                                         31.56     290.60 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_0__8_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     290.60 r
  data arrival time                                                290.60

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_0__8_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -55.76    1294.24
  data required time                                              1294.24
  --------------------------------------------------------------------------
  data required time                                              1294.24
  data arrival time                                               -290.60
  --------------------------------------------------------------------------
  slack (MET)                                                     1003.64


1
****************************************
From : din_re[142]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[142]
              (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_0__10_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_re[142] (in)                                        0.00      70.00 r
  U_BF_0/din_re[142] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_re[142] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_re[142] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U155/Z (SC7P5T_INVX2_CSC20L)
                                                          4.58      74.58 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U616/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         14.13      88.71 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_re_cal[142] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      88.71 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_re[142] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      88.71 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2502/Z (SC7P5T_INVX2_CSC20L)
                                                         11.20      99.91 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2503/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         14.62     114.53 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2505/Z (SC7P5T_NR2IAX2_CSC20L)
                                                         24.57     139.11 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2506/Z (SC7P5T_INVX2_CSC20L)
                                                          9.96     149.07 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2990/Z (SC7P5T_AOI22X1_CSC20L)
                                                         16.52     165.58 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_re[157] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     165.58 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_re[157] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     165.58 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U320/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.39     198.97 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_re[157] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     198.97 r
  U_BF_0/U_BF_0_0/dout_re[157] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     198.97 r
  U_BF_0/U_BF_0_1/din_re[157] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     198.97 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_re[157] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     198.97 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U507/Z (SC7P5T_INVX2_CSC20L)
                                                          9.95     208.93 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U703/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         13.42     222.35 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_re_cal[157] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     222.35 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_re[157] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     222.35 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U518/Z (SC7P5T_INVX2_CSC20L)
                                                         10.22     232.57 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U519/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         13.50     246.08 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U540/Z (SC7P5T_OA21X2_CSC20L)
                                                         26.41     272.48 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U542/Z (SC7P5T_OAI22X1_CSC20L)
                                                         19.15     291.63 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U543/Z (SC7P5T_OAI22X1_CSC20L)
                                                         22.22     313.85 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_0__10_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     313.85 r
  data arrival time                                                313.85

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_0__10_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -56.08    1293.92
  data required time                                              1293.92
  --------------------------------------------------------------------------
  data required time                                              1293.92
  data arrival time                                               -313.85
  --------------------------------------------------------------------------
  slack (MET)                                                      980.07


1
****************************************
From : din_re[141]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[141]
              (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/add_re_reg_0__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_re[141] (in)                                        0.00      70.00 r
  U_BF_0/din_re[141] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_re[141] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_re[141] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U109/Z (SC7P5T_INVX2_CSC20L)
                                                          4.58      74.58 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U624/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         15.79      90.38 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_re_cal[141] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      90.38 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_re[141] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      90.38 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2216/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         28.15     118.53 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2218/Z (SC7P5T_NR2IAX2_CSC20L)
                                                         27.98     146.50 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3104/Z (SC7P5T_AOI22X1_CSC20L)
                                                         15.78     162.29 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_re[156] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     162.29 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_re[156] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     162.29 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U3/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.42     195.71 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_re[156] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     195.71 r
  U_BF_0/U_BF_0_0/dout_re[156] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     195.71 r
  U_BF_0/U_BF_0_1/din_re[156] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     195.71 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_re[156] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     195.71 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U446/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     207.02 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U702/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         13.72     220.74 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_re_cal[156] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     220.74 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_re[156] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     220.74 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U520/Z (SC7P5T_INVX2_CSC20L)
                                                         10.84     231.58 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2238/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         22.62     254.21 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2350/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         27.52     281.73 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2351/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         28.22     309.94 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2352/Z (SC7P5T_AO22IA1A2X1_CSC20L)
                                                         30.99     340.93 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/add_re_reg_0__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     340.93 r
  data arrival time                                                340.93

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/add_re_reg_0__9_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -54.52    1295.48
  data required time                                              1295.48
  --------------------------------------------------------------------------
  data required time                                              1295.48
  data arrival time                                               -340.93
  --------------------------------------------------------------------------
  slack (MET)                                                      954.55


1
****************************************
From : din_re[140]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[140]
              (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_0__10_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_re[140] (in)                                        0.00      70.00 r
  U_BF_0/din_re[140] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_re[140] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_re[140] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U107/Z (SC7P5T_INVX2_CSC20L)
                                                          4.58      74.58 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U618/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         15.96      90.54 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_re_cal[140] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      90.54 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_re[140] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      90.54 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1934/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         23.24     113.78 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1936/Z (SC7P5T_NR2IAX2_CSC20L)
                                                         25.17     138.95 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3103/Z (SC7P5T_AOI22X1_CSC20L)
                                                         15.37     154.32 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_re[155] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     154.32 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_re[155] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     154.32 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U4/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.37     187.70 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_re[155] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     187.70 r
  U_BF_0/U_BF_0_0/dout_re[155] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     187.70 r
  U_BF_0/U_BF_0_1/din_re[155] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     187.70 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_re[155] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     187.70 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U397/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     199.01 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U701/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         18.99     218.00 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_re_cal[155] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     218.00 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_re[155] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     218.00 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U524/Z (SC7P5T_AN2X2_A_CSC20L)
                                                         27.37     245.36 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U537/Z (SC7P5T_OAI22X1_CSC20L)
                                                         18.72     264.08 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U538/Z (SC7P5T_AOI22X1_CSC20L)
                                                         30.84     294.93 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U540/Z (SC7P5T_OA21X2_CSC20L)
                                                         31.37     326.30 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U542/Z (SC7P5T_OAI22X1_CSC20L)
                                                         19.15     345.44 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U543/Z (SC7P5T_OAI22X1_CSC20L)
                                                         22.22     367.66 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_0__10_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     367.66 r
  data arrival time                                                367.66

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_0__10_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -56.08    1293.92
  data required time                                              1293.92
  --------------------------------------------------------------------------
  data required time                                              1293.92
  data arrival time                                               -367.66
  --------------------------------------------------------------------------
  slack (MET)                                                      926.26


1
****************************************
From : din_re[139]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[139]
              (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/add_re_reg_0__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_re[139] (in)                                        0.00      70.00 r
  U_BF_0/din_re[139] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_re[139] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_re[139] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U143/Z (SC7P5T_INVX2_CSC20L)
                                                          4.58      74.58 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U623/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         15.79      90.38 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_re_cal[139] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      90.38 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_re[139] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      90.38 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1677/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         25.77     116.15 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1679/Z (SC7P5T_NR2IAX2_CSC20L)
                                                         26.93     143.08 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3102/Z (SC7P5T_AOI22X1_CSC20L)
                                                         15.58     158.66 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_re[154] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     158.66 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_re[154] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     158.66 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U5/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.40     192.06 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_re[154] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     192.06 r
  U_BF_0/U_BF_0_0/dout_re[154] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     192.06 r
  U_BF_0/U_BF_0_1/din_re[154] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     192.06 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_re[154] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     192.06 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U345/Z (SC7P5T_INVX2_CSC20L)
                                                         10.24     202.30 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U700/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         13.30     215.60 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_re_cal[154] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     215.60 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_re[154] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     215.60 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U525/Z (SC7P5T_INVX2_CSC20L)
                                                         10.84     226.44 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1925/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         22.62     249.06 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2098/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         27.52     276.58 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2238/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         28.22     304.79 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2350/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         27.52     332.32 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2351/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         28.22     360.53 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2352/Z (SC7P5T_AO22IA1A2X1_CSC20L)
                                                         30.99     391.52 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/add_re_reg_0__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     391.52 r
  data arrival time                                                391.52

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/add_re_reg_0__9_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -54.52    1295.48
  data required time                                              1295.48
  --------------------------------------------------------------------------
  data required time                                              1295.48
  data arrival time                                               -391.52
  --------------------------------------------------------------------------
  slack (MET)                                                      903.96


1
****************************************
From : din_re[138]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[138]
              (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_0__10_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_re[138] (in)                                        0.00      70.00 r
  U_BF_0/din_re[138] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_re[138] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_re[138] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U159/Z (SC7P5T_INVX2_CSC20L)
                                                          4.58      74.58 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U619/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         15.96      90.54 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_re_cal[138] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      90.54 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_re[138] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      90.54 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1328/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         23.24     113.78 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1330/Z (SC7P5T_NR2IAX2_CSC20L)
                                                         25.17     138.95 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3101/Z (SC7P5T_AOI22X1_CSC20L)
                                                         15.37     154.32 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_re[153] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     154.32 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_re[153] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     154.32 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U6/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.37     187.70 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_re[153] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     187.70 r
  U_BF_0/U_BF_0_0/dout_re[153] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     187.70 r
  U_BF_0/U_BF_0_1/din_re[153] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     187.70 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_re[153] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     187.70 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U279/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     199.01 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U699/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         18.99     218.00 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_re_cal[153] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     218.00 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_re[153] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     218.00 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U529/Z (SC7P5T_AN2X2_A_CSC20L)
                                                         27.37     245.36 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U535/Z (SC7P5T_OAI22X1_CSC20L)
                                                         18.72     264.08 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U536/Z (SC7P5T_AOI22X1_CSC20L)
                                                         31.13     295.21 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U537/Z (SC7P5T_OAI22X1_CSC20L)
                                                         24.90     320.11 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U538/Z (SC7P5T_AOI22X1_CSC20L)
                                                         30.84     350.95 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U540/Z (SC7P5T_OA21X2_CSC20L)
                                                         31.37     382.32 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U542/Z (SC7P5T_OAI22X1_CSC20L)
                                                         19.15     401.46 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U543/Z (SC7P5T_OAI22X1_CSC20L)
                                                         22.22     423.68 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_0__10_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     423.68 r
  data arrival time                                                423.68

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_0__10_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -56.08    1293.92
  data required time                                              1293.92
  --------------------------------------------------------------------------
  data required time                                              1293.92
  data arrival time                                               -423.68
  --------------------------------------------------------------------------
  slack (MET)                                                      870.24


1
****************************************
From : din_re[137]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[137]
              (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/add_re_reg_0__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_re[137] (in)                                        0.00      70.00 r
  U_BF_0/din_re[137] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_re[137] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_re[137] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U113/Z (SC7P5T_INVX2_CSC20L)
                                                          4.58      74.58 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U622/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         15.79      90.38 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_re_cal[137] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      90.38 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_re[137] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      90.38 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1102/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         25.77     116.15 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1104/Z (SC7P5T_NR2IAX2_CSC20L)
                                                         26.93     143.08 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3054/Z (SC7P5T_AOI22X1_CSC20L)
                                                         15.58     158.66 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_re[152] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     158.66 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_re[152] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     158.66 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U7/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.40     192.06 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_re[152] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     192.06 r
  U_BF_0/U_BF_0_0/dout_re[152] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     192.06 r
  U_BF_0/U_BF_0_1/din_re[152] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     192.06 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_re[152] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     192.06 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U235/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     203.37 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U698/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         13.72     217.09 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_re_cal[152] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     217.09 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_re[152] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     217.09 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U530/Z (SC7P5T_INVX2_CSC20L)
                                                         10.84     227.93 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1609/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         22.62     250.56 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1760/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         27.50     278.05 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1925/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         28.21     306.27 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2098/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         27.52     333.79 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2238/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         28.22     362.00 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2350/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         27.52     389.52 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2351/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         28.22     417.74 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2352/Z (SC7P5T_AO22IA1A2X1_CSC20L)
                                                         30.99     448.73 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/add_re_reg_0__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     448.73 r
  data arrival time                                                448.73

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/add_re_reg_0__9_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -54.52    1295.48
  data required time                                              1295.48
  --------------------------------------------------------------------------
  data required time                                              1295.48
  data arrival time                                               -448.73
  --------------------------------------------------------------------------
  slack (MET)                                                      846.75


1
****************************************
From : din_re[136]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[136]
              (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_0__10_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_re[136] (in)                                        0.00      70.00 r
  U_BF_0/din_re[136] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_re[136] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_re[136] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U111/Z (SC7P5T_INVX2_CSC20L)
                                                          4.58      74.58 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U621/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         15.94      90.53 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_re_cal[136] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      90.53 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_re[136] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      90.53 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U864/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         28.42     118.95 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U866/Z (SC7P5T_NR2IAX2_CSC20L)
                                                         28.04     146.99 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2989/Z (SC7P5T_AOI22X1_CSC20L)
                                                         18.39     165.38 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_re[151] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     165.38 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_re[151] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     165.38 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U8/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.39     198.77 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_re[151] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     198.77 r
  U_BF_0/U_BF_0_0/dout_re[151] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     198.77 r
  U_BF_0/U_BF_0_1/din_re[151] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     198.77 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_re[151] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     198.77 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U214/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     210.08 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U696/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         18.99     229.07 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_re_cal[151] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     229.07 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_re[151] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     229.07 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U391/Z (SC7P5T_AN2X2_A_CSC20L)
                                                         28.21     257.28 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U533/Z (SC7P5T_OAI22X1_CSC20L)
                                                         19.23     276.51 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U534/Z (SC7P5T_AOI22X1_CSC20L)
                                                         30.70     307.21 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U535/Z (SC7P5T_OAI22X1_CSC20L)
                                                         24.89     332.10 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U536/Z (SC7P5T_AOI22X1_CSC20L)
                                                         31.13     363.23 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U537/Z (SC7P5T_OAI22X1_CSC20L)
                                                         24.90     388.12 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U538/Z (SC7P5T_AOI22X1_CSC20L)
                                                         30.84     418.97 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U540/Z (SC7P5T_OA21X2_CSC20L)
                                                         31.37     450.34 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U542/Z (SC7P5T_OAI22X1_CSC20L)
                                                         19.15     469.48 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U543/Z (SC7P5T_OAI22X1_CSC20L)
                                                         22.22     491.70 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_0__10_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     491.70 r
  data arrival time                                                491.70

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_0__10_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -56.08    1293.92
  data required time                                              1293.92
  --------------------------------------------------------------------------
  data required time                                              1293.92
  data arrival time                                               -491.70
  --------------------------------------------------------------------------
  slack (MET)                                                      802.22


1
****************************************
From : din_re[135]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[135]
              (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_0__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_re[135] (in)                                        0.00      70.00 r
  U_BF_0/din_re[135] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_re[135] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_re[135] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U128/Z (SC7P5T_INVX2_CSC20L)
                                                          4.58      74.58 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U620/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         12.46      87.04 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_re_cal[135] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      87.04 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_re[135] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      87.04 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2845/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         17.76     104.81 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U408/Z (SC7P5T_INVX1_CSC20L)
                                                         13.15     117.96 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2846/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         16.56     134.52 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U300/Z (SC7P5T_INVX1_CSC20L)
                                                         14.65     149.17 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2847/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         16.93     166.10 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U287/Z (SC7P5T_INVX1_CSC20L)
                                                         17.11     183.21 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2848/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         20.93     204.14 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U207/Z (SC7P5T_INVX1_CSC20L)
                                                         14.60     218.74 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2849/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         16.91     235.65 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U180/Z (SC7P5T_INVX1_CSC20L)
                                                         17.11     252.76 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2850/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         20.93     273.69 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U130/Z (SC7P5T_INVX1_CSC20L)
                                                         14.60     288.29 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2851/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         16.91     305.21 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U70/Z (SC7P5T_INVX1_CSC20L)
                                                         17.11     322.32 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2852/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         20.93     343.25 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U31/Z (SC7P5T_INVX1_CSC20L)
                                                         14.50     357.75 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2853/Z (SC7P5T_AOI22X1_CSC20L)
                                                         16.50     374.25 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_re[158] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     374.25 f
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_re[158] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     374.25 f
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U2/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         29.49     403.74 f
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_re[158] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     403.74 f
  U_BF_0/U_BF_0_0/dout_re[158] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     403.74 f
  U_BF_0/U_BF_0_1/din_re[158] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     403.74 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_re[158] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     403.74 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U592/Z (SC7P5T_INVX2_CSC20L)
                                                         11.44     415.18 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U704/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                          9.77     424.95 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_re_cal[158] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     424.95 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_re[158] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     424.95 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U516/Z (SC7P5T_INVX2_CSC20L)
                                                         11.17     436.12 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U517/Z (SC7P5T_NR2X1_MR_CSC20L)
                                                          8.69     444.81 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U542/Z (SC7P5T_OAI22X1_CSC20L)
                                                         17.45     462.26 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2514/Z (SC7P5T_OA22IA1A2X1_CSC20L)
                                                         30.75     493.00 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_0__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     493.00 r
  data arrival time                                                493.00

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_0__9_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -55.51    1294.49
  data required time                                              1294.49
  --------------------------------------------------------------------------
  data required time                                              1294.49
  data arrival time                                               -493.00
  --------------------------------------------------------------------------
  slack (MET)                                                      801.48


1
****************************************
From : din_re[134]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[134]
              (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_1__8_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 f
  din_re[134] (in)                                        0.00      70.00 f
  U_BF_0/din_re[134] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 f
  U_BF_0/U_BF_0_0/din_re[134] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_re[134] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U116/Z (SC7P5T_INVX2_CSC20L)
                                                          5.43      75.43 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U708/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                          7.71      83.13 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_re_cal[134] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      83.13 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_re[134] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      83.13 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2757/Z (SC7P5T_INVX2_CSC20L)
                                                          9.45      92.58 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2758/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         16.49     109.08 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2761/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         20.93     130.00 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U552/Z (SC7P5T_INVX1_CSC20L)
                                                         12.63     142.64 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2934/Z (SC7P5T_AOI22X1_CSC20L)
                                                         14.79     157.42 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_re[148] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     157.42 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_re[148] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     157.42 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U11/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.34     190.76 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_re[148] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     190.76 r
  U_BF_0/U_BF_0_0/dout_re[148] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     190.76 r
  U_BF_0/U_BF_0_1/din_re[148] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     190.76 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_re[148] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     190.76 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U608/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     202.08 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U794/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         15.42     217.49 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_re_cal[148] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     217.49 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_re[148] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     217.49 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U888/Z (SC7P5T_INVX2_CSC20L)
                                                         12.48     229.98 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2491/Z (SC7P5T_AOI22X1_CSC20L)
                                                         28.77     258.75 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2492/Z (SC7P5T_OA22IA1A2X1_CSC20L)
                                                         31.56     290.30 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_1__8_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     290.30 r
  data arrival time                                                290.30

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_1__8_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -55.76    1294.24
  data required time                                              1294.24
  --------------------------------------------------------------------------
  data required time                                              1294.24
  data arrival time                                               -290.30
  --------------------------------------------------------------------------
  slack (MET)                                                     1003.94


1
****************************************
From : din_re[133]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[133]
              (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_1__10_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_re[133] (in)                                        0.00      70.00 r
  U_BF_0/din_re[133] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_re[133] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_re[133] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U147/Z (SC7P5T_INVX2_CSC20L)
                                                          4.58      74.58 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U700/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         14.13      88.71 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_re_cal[133] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      88.71 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_re[133] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      88.71 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2515/Z (SC7P5T_INVX2_CSC20L)
                                                         10.37      99.08 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2516/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         14.31     113.39 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2518/Z (SC7P5T_NR2IAX2_CSC20L)
                                                         24.57     137.97 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2519/Z (SC7P5T_INVX2_CSC20L)
                                                          9.96     147.93 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3014/Z (SC7P5T_AOI22X1_CSC20L)
                                                         16.52     164.44 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_re[147] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     164.44 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_re[147] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     164.44 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U12/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.39     197.83 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_re[147] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     197.83 r
  U_BF_0/U_BF_0_0/dout_re[147] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     197.83 r
  U_BF_0/U_BF_0_1/din_re[147] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     197.83 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_re[147] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     197.83 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U506/Z (SC7P5T_INVX2_CSC20L)
                                                         10.24     208.07 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U793/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         15.02     223.09 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_re_cal[147] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     223.09 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_re[147] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     223.09 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U890/Z (SC7P5T_INVX2_CSC20L)
                                                         11.35     234.44 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U891/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         13.88     248.32 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U912/Z (SC7P5T_OA21X2_CSC20L)
                                                         26.41     274.73 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U914/Z (SC7P5T_OAI22X1_CSC20L)
                                                         19.15     293.88 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U915/Z (SC7P5T_OAI22X1_CSC20L)
                                                         22.22     316.09 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_1__10_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     316.09 r
  data arrival time                                                316.09

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_1__10_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -56.08    1293.92
  data required time                                              1293.92
  --------------------------------------------------------------------------
  data required time                                              1293.92
  data arrival time                                               -316.09
  --------------------------------------------------------------------------
  slack (MET)                                                      977.83


1
****************************************
From : din_re[132]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[132]
              (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/add_re_reg_1__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_re[132] (in)                                        0.00      70.00 r
  U_BF_0/din_re[132] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_re[132] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_re[132] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U126/Z (SC7P5T_INVX2_CSC20L)
                                                          4.58      74.58 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U707/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         15.79      90.38 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_re_cal[132] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      90.38 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_re[132] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      90.38 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2202/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         26.45     116.83 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2204/Z (SC7P5T_NR2IAX2_CSC20L)
                                                         27.90     144.73 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3140/Z (SC7P5T_AOI22X1_CSC20L)
                                                         15.71     160.43 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_re[146] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     160.43 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_re[146] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     160.43 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U13/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.41     193.84 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_re[146] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     193.84 r
  U_BF_0/U_BF_0_0/dout_re[146] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     193.84 r
  U_BF_0/U_BF_0_1/din_re[146] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     193.84 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_re[146] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     193.84 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U450/Z (SC7P5T_INVX2_CSC20L)
                                                         10.24     204.08 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U792/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         13.30     217.38 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_re_cal[146] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     217.38 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_re[146] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     217.38 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U892/Z (SC7P5T_INVX2_CSC20L)
                                                         11.63     229.02 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2281/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         22.90     251.91 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2382/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         27.52     279.43 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2383/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         28.22     307.65 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2384/Z (SC7P5T_AO22IA1A2X1_CSC20L)
                                                         30.99     338.64 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/add_re_reg_1__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     338.64 r
  data arrival time                                                338.64

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/add_re_reg_1__9_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -54.53    1295.47
  data required time                                              1295.47
  --------------------------------------------------------------------------
  data required time                                              1295.47
  data arrival time                                               -338.64
  --------------------------------------------------------------------------
  slack (MET)                                                      956.83


1
****************************************
From : din_re[131]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[131]
              (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_1__10_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_re[131] (in)                                        0.00      70.00 r
  U_BF_0/din_re[131] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_re[131] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_re[131] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U130/Z (SC7P5T_INVX2_CSC20L)
                                                          4.58      74.58 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U701/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         15.96      90.54 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_re_cal[131] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      90.54 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_re[131] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      90.54 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1922/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         21.71     112.25 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1924/Z (SC7P5T_NR2IAX2_CSC20L)
                                                         25.05     137.30 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3139/Z (SC7P5T_AOI22X1_CSC20L)
                                                         15.32     152.62 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_re[145] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     152.62 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_re[145] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     152.62 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U14/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.37     185.99 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_re[145] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     185.99 r
  U_BF_0/U_BF_0_0/dout_re[145] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     185.99 r
  U_BF_0/U_BF_0_1/din_re[145] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     185.99 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_re[145] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     185.99 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U395/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     197.30 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U791/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         18.99     216.29 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_re_cal[145] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     216.29 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_re[145] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     216.29 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U896/Z (SC7P5T_AN2X2_A_CSC20L)
                                                         28.30     244.59 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U909/Z (SC7P5T_OAI22X1_CSC20L)
                                                         18.73     263.31 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U910/Z (SC7P5T_AOI22X1_CSC20L)
                                                         30.84     294.16 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U912/Z (SC7P5T_OA21X2_CSC20L)
                                                         31.37     325.53 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U914/Z (SC7P5T_OAI22X1_CSC20L)
                                                         19.15     344.67 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U915/Z (SC7P5T_OAI22X1_CSC20L)
                                                         22.22     366.89 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_1__10_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     366.89 r
  data arrival time                                                366.89

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_1__10_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -56.08    1293.92
  data required time                                              1293.92
  --------------------------------------------------------------------------
  data required time                                              1293.92
  data arrival time                                               -366.89
  --------------------------------------------------------------------------
  slack (MET)                                                      927.03


1
****************************************
From : din_re[130]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[130]
              (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/add_re_reg_1__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_re[130] (in)                                        0.00      70.00 r
  U_BF_0/din_re[130] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_re[130] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_re[130] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U157/Z (SC7P5T_INVX2_CSC20L)
                                                          4.58      74.58 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U706/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         15.79      90.38 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_re_cal[130] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      90.38 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_re[130] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      90.38 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1664/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         24.06     114.44 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1666/Z (SC7P5T_NR2IAX2_CSC20L)
                                                         26.82     141.26 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3138/Z (SC7P5T_AOI22X1_CSC20L)
                                                         15.49     156.75 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_re[144] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     156.75 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_re[144] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     156.75 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U15/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.39     190.14 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_re[144] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     190.14 r
  U_BF_0/U_BF_0_0/dout_re[144] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     190.14 r
  U_BF_0/U_BF_0_1/din_re[144] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     190.14 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_re[144] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     190.14 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U343/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     201.45 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U790/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         13.72     215.17 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_re_cal[144] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     215.17 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_re[144] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     215.17 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U897/Z (SC7P5T_INVX2_CSC20L)
                                                         11.63     226.81 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1980/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         22.90     249.71 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2193/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         27.52     277.23 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2281/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         28.22     305.44 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2382/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         27.52     332.96 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2383/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         28.22     361.18 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2384/Z (SC7P5T_AO22IA1A2X1_CSC20L)
                                                         30.99     392.17 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/add_re_reg_1__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     392.17 r
  data arrival time                                                392.17

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/add_re_reg_1__9_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -54.53    1295.47
  data required time                                              1295.47
  --------------------------------------------------------------------------
  data required time                                              1295.47
  data arrival time                                               -392.17
  --------------------------------------------------------------------------
  slack (MET)                                                      903.30


1
****************************************
From : din_re[129]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[129]
              (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_1__10_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_re[129] (in)                                        0.00      70.00 r
  U_BF_0/din_re[129] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_re[129] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_re[129] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U161/Z (SC7P5T_INVX2_CSC20L)
                                                          4.58      74.58 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U702/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         15.96      90.54 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_re_cal[129] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      90.54 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_re[129] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      90.54 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1356/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         21.71     112.25 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1358/Z (SC7P5T_NR2IAX2_CSC20L)
                                                         25.05     137.30 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3137/Z (SC7P5T_AOI22X1_CSC20L)
                                                         15.32     152.62 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_re[143] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     152.62 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_re[143] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     152.62 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U16/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.37     185.99 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_re[143] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     185.99 r
  U_BF_0/U_BF_0_0/dout_re[143] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     185.99 r
  U_BF_0/U_BF_0_1/din_re[143] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     185.99 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_re[143] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     185.99 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U281/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     197.30 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U789/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         18.99     216.29 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_re_cal[143] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     216.29 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_re[143] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     216.29 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U901/Z (SC7P5T_AN2X2_A_CSC20L)
                                                         28.30     244.59 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U907/Z (SC7P5T_OAI22X1_CSC20L)
                                                         18.73     263.31 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U908/Z (SC7P5T_AOI22X1_CSC20L)
                                                         31.13     294.44 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U909/Z (SC7P5T_OAI22X1_CSC20L)
                                                         24.90     319.34 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U910/Z (SC7P5T_AOI22X1_CSC20L)
                                                         30.84     350.18 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U912/Z (SC7P5T_OA21X2_CSC20L)
                                                         31.37     381.55 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U914/Z (SC7P5T_OAI22X1_CSC20L)
                                                         19.15     400.69 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U915/Z (SC7P5T_OAI22X1_CSC20L)
                                                         22.22     422.91 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_1__10_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     422.91 r
  data arrival time                                                422.91

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_1__10_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -56.08    1293.92
  data required time                                              1293.92
  --------------------------------------------------------------------------
  data required time                                              1293.92
  data arrival time                                               -422.91
  --------------------------------------------------------------------------
  slack (MET)                                                      871.01


1
****************************************
From : din_re[128]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[128]
              (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/add_re_reg_1__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_re[128] (in)                                        0.00      70.00 r
  U_BF_0/din_re[128] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_re[128] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_re[128] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U166/Z (SC7P5T_INVX2_CSC20L)
                                                          4.58      74.58 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U705/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         15.79      90.38 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_re_cal[128] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      90.38 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_re[128] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      90.38 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1039/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         24.06     114.44 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1041/Z (SC7P5T_NR2IAX2_CSC20L)
                                                         26.82     141.26 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3057/Z (SC7P5T_AOI22X1_CSC20L)
                                                         15.49     156.75 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_re[142] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     156.75 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_re[142] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     156.75 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U319/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.39     190.14 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_re[142] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     190.14 r
  U_BF_0/U_BF_0_0/dout_re[142] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     190.14 r
  U_BF_0/U_BF_0_1/din_re[142] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     190.14 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_re[142] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     190.14 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U234/Z (SC7P5T_INVX2_CSC20L)
                                                          9.95     200.09 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U788/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         11.68     211.78 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_re_cal[142] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     211.78 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_re[142] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     211.78 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U902/Z (SC7P5T_INVX2_CSC20L)
                                                         10.96     222.73 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1641/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         22.66     245.40 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1818/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         27.50     272.90 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1980/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         28.21     301.11 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2193/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         27.52     328.63 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2281/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         28.22     356.85 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2382/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         27.52     384.37 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2383/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         28.22     412.58 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2384/Z (SC7P5T_AO22IA1A2X1_CSC20L)
                                                         30.99     443.57 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/add_re_reg_1__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     443.57 r
  data arrival time                                                443.57

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/add_re_reg_1__9_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -54.53    1295.47
  data required time                                              1295.47
  --------------------------------------------------------------------------
  data required time                                              1295.47
  data arrival time                                               -443.57
  --------------------------------------------------------------------------
  slack (MET)                                                      851.89


1
****************************************
From : din_re[127]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[127]
              (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_1__10_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_re[127] (in)                                        0.00      70.00 r
  U_BF_0/din_re[127] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_re[127] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_re[127] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U170/Z (SC7P5T_INVX2_CSC20L)
                                                          4.58      74.58 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U704/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         15.94      90.53 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_re_cal[127] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      90.53 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_re[127] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      90.53 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U875/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         28.42     118.95 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U877/Z (SC7P5T_NR2IAX2_CSC20L)
                                                         28.04     146.99 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3013/Z (SC7P5T_AOI22X1_CSC20L)
                                                         18.39     165.38 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_re[141] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     165.38 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_re[141] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     165.38 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U17/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.39     198.77 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_re[141] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     198.77 r
  U_BF_0/U_BF_0_0/dout_re[141] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     198.77 r
  U_BF_0/U_BF_0_1/din_re[141] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     198.77 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_re[141] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     198.77 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U212/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     210.08 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U786/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         18.99     229.07 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_re_cal[141] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     229.07 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_re[141] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     229.07 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U375/Z (SC7P5T_AN2X2_A_CSC20L)
                                                         28.21     257.28 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U905/Z (SC7P5T_OAI22X1_CSC20L)
                                                         19.23     276.51 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U906/Z (SC7P5T_AOI22X1_CSC20L)
                                                         30.70     307.20 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U907/Z (SC7P5T_OAI22X1_CSC20L)
                                                         24.89     332.10 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U908/Z (SC7P5T_AOI22X1_CSC20L)
                                                         31.13     363.22 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U909/Z (SC7P5T_OAI22X1_CSC20L)
                                                         24.90     388.12 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U910/Z (SC7P5T_AOI22X1_CSC20L)
                                                         30.84     418.96 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U912/Z (SC7P5T_OA21X2_CSC20L)
                                                         31.37     450.33 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U914/Z (SC7P5T_OAI22X1_CSC20L)
                                                         19.15     469.48 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U915/Z (SC7P5T_OAI22X1_CSC20L)
                                                         22.22     491.69 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_1__10_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     491.69 r
  data arrival time                                                491.69

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_1__10_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -56.08    1293.92
  data required time                                              1293.92
  --------------------------------------------------------------------------
  data required time                                              1293.92
  data arrival time                                               -491.69
  --------------------------------------------------------------------------
  slack (MET)                                                      802.23


1
****************************************
From : din_re[126]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[126]
              (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_1__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_re[126] (in)                                        0.00      70.00 r
  U_BF_0/din_re[126] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_re[126] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_re[126] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U175/Z (SC7P5T_INVX2_CSC20L)
                                                          4.58      74.58 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U703/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         12.46      87.04 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_re_cal[126] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      87.04 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_re[126] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      87.04 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2926/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         16.54     103.58 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U403/Z (SC7P5T_INVX1_CSC20L)
                                                         13.00     116.58 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2927/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         16.52     133.10 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U317/Z (SC7P5T_INVX1_CSC20L)
                                                         14.65     147.75 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2928/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         16.93     164.68 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U272/Z (SC7P5T_INVX1_CSC20L)
                                                         16.98     181.66 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2929/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         20.91     202.56 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U206/Z (SC7P5T_INVX1_CSC20L)
                                                         14.50     217.06 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2930/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         16.89     233.95 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U177/Z (SC7P5T_INVX1_CSC20L)
                                                         16.98     250.93 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2931/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         20.91     271.83 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U112/Z (SC7P5T_INVX1_CSC20L)
                                                         14.50     286.33 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2932/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         16.89     303.22 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U77/Z (SC7P5T_INVX1_CSC20L)
                                                         16.98     320.20 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2933/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         20.91     341.10 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U45/Z (SC7P5T_INVX1_CSC20L)
                                                         14.44     355.54 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2934/Z (SC7P5T_AOI22X1_CSC20L)
                                                         16.49     372.03 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_re[148] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     372.03 f
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_re[148] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     372.03 f
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U11/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         29.49     401.52 f
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_re[148] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     401.52 f
  U_BF_0/U_BF_0_0/dout_re[148] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     401.52 f
  U_BF_0/U_BF_0_1/din_re[148] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     401.52 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_re[148] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     401.52 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U608/Z (SC7P5T_INVX2_CSC20L)
                                                         11.44     412.96 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U794/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                          9.77     422.72 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_re_cal[148] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     422.72 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_re[148] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     422.72 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U888/Z (SC7P5T_INVX2_CSC20L)
                                                         12.28     435.00 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U889/Z (SC7P5T_NR2X1_MR_CSC20L)
                                                          9.04     444.04 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U914/Z (SC7P5T_OAI22X1_CSC20L)
                                                         17.48     461.53 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2523/Z (SC7P5T_OA22IA1A2X1_CSC20L)
                                                         30.80     492.33 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_1__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     492.33 r
  data arrival time                                                492.33

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_1__9_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -55.52    1294.48
  data required time                                              1294.48
  --------------------------------------------------------------------------
  data required time                                              1294.48
  data arrival time                                               -492.33
  --------------------------------------------------------------------------
  slack (MET)                                                      802.15


1
****************************************
From : din_re[125]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[125]
              (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_2__8_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 f
  din_re[125] (in)                                        0.00      70.00 f
  U_BF_0/din_re[125] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 f
  U_BF_0/U_BF_0_0/din_re[125] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_re[125] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U139/Z (SC7P5T_INVX2_CSC20L)
                                                          5.43      75.43 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U699/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                          7.71      83.13 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_re_cal[125] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      83.13 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_re[125] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      83.13 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2769/Z (SC7P5T_INVX2_CSC20L)
                                                         10.73      93.87 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2770/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         17.03     110.90 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2773/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         21.03     131.93 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U325/Z (SC7P5T_INVX1_CSC20L)
                                                         12.64     144.57 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2925/Z (SC7P5T_AOI22X1_CSC20L)
                                                         14.79     159.36 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_re[138] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     159.36 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_re[138] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     159.36 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U20/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.34     192.70 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_re[138] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     192.70 r
  U_BF_0/U_BF_0_0/dout_re[138] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     192.70 r
  U_BF_0/U_BF_0_1/din_re[138] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     192.70 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_re[138] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     192.70 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U610/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     204.02 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U784/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         15.42     219.43 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_re_cal[138] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     219.43 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_re[138] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     219.43 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U826/Z (SC7P5T_INVX2_CSC20L)
                                                         12.47     231.90 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2495/Z (SC7P5T_AOI22X1_CSC20L)
                                                         28.76     260.67 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2496/Z (SC7P5T_OA22IA1A2X1_CSC20L)
                                                         31.56     292.22 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_2__8_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     292.22 r
  data arrival time                                                292.22

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_2__8_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -55.76    1294.24
  data required time                                              1294.24
  --------------------------------------------------------------------------
  data required time                                              1294.24
  data arrival time                                               -292.22
  --------------------------------------------------------------------------
  slack (MET)                                                     1002.02


1
****************************************
From : din_re[124]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[124]
              (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_2__10_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_re[124] (in)                                        0.00      70.00 r
  U_BF_0/din_re[124] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_re[124] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_re[124] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U137/Z (SC7P5T_INVX2_CSC20L)
                                                          4.58      74.58 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U691/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         14.13      88.71 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_re_cal[124] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      88.71 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_re[124] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      88.71 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2527/Z (SC7P5T_INVX2_CSC20L)
                                                         11.38     100.09 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2528/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         14.69     114.78 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2530/Z (SC7P5T_NR2IAX2_CSC20L)
                                                         24.57     139.35 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2531/Z (SC7P5T_INVX2_CSC20L)
                                                          9.96     149.31 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3012/Z (SC7P5T_AOI22X1_CSC20L)
                                                         16.52     165.82 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_re[137] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     165.82 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_re[137] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     165.82 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U21/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.39     199.22 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_re[137] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     199.22 r
  U_BF_0/U_BF_0_0/dout_re[137] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     199.22 r
  U_BF_0/U_BF_0_1/din_re[137] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     199.22 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_re[137] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     199.22 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U508/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     210.53 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U783/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         15.44     225.97 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_re_cal[137] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     225.97 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_re[137] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     225.97 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U828/Z (SC7P5T_INVX2_CSC20L)
                                                         11.34     237.31 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U829/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         13.88     251.19 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U850/Z (SC7P5T_OA21X2_CSC20L)
                                                         26.41     277.59 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U852/Z (SC7P5T_OAI22X1_CSC20L)
                                                         19.15     296.74 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U853/Z (SC7P5T_OAI22X1_CSC20L)
                                                         22.22     318.96 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_2__10_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     318.96 r
  data arrival time                                                318.96

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_2__10_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -56.08    1293.92
  data required time                                              1293.92
  --------------------------------------------------------------------------
  data required time                                              1293.92
  data arrival time                                               -318.96
  --------------------------------------------------------------------------
  slack (MET)                                                      974.96


1
****************************************
From : din_re[123]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[123]
              (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/add_re_reg_2__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_re[123] (in)                                        0.00      70.00 r
  U_BF_0/din_re[123] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_re[123] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_re[123] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U530/Z (SC7P5T_INVX2_CSC20L)
                                                          5.42      75.42 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U698/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         16.32      91.74 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_re_cal[123] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      91.74 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_re[123] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      91.74 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2242/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         27.69     119.43 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2244/Z (SC7P5T_NR2IAX2_CSC20L)
                                                         27.96     147.39 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3136/Z (SC7P5T_AOI22X1_CSC20L)
                                                         15.76     163.15 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_re[136] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     163.15 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_re[136] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     163.15 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U22/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.42     196.57 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_re[136] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     196.57 r
  U_BF_0/U_BF_0_0/dout_re[136] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     196.57 r
  U_BF_0/U_BF_0_1/din_re[136] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     196.57 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_re[136] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     196.57 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U453/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     207.89 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U782/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         13.72     221.61 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_re_cal[136] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     221.61 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_re[136] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     221.61 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U830/Z (SC7P5T_INVX2_CSC20L)
                                                         11.62     233.23 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2284/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         22.89     256.12 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2390/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         27.52     283.64 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2391/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         28.22     311.86 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2392/Z (SC7P5T_AO22IA1A2X1_CSC20L)
                                                         30.99     342.85 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/add_re_reg_2__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     342.85 r
  data arrival time                                                342.85

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/add_re_reg_2__9_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -54.53    1295.47
  data required time                                              1295.47
  --------------------------------------------------------------------------
  data required time                                              1295.47
  data arrival time                                               -342.85
  --------------------------------------------------------------------------
  slack (MET)                                                      952.62


1
****************************************
From : din_re[122]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[122]
              (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_2__10_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_re[122] (in)                                        0.00      70.00 r
  U_BF_0/din_re[122] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_re[122] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_re[122] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U546/Z (SC7P5T_INVX2_CSC20L)
                                                          4.58      74.58 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U692/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         15.96      90.54 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_re_cal[122] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      90.54 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_re[122] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      90.54 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1909/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         22.83     113.37 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1911/Z (SC7P5T_NR2IAX2_CSC20L)
                                                         25.14     138.51 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3135/Z (SC7P5T_AOI22X1_CSC20L)
                                                         15.36     153.87 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_re[135] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     153.87 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_re[135] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     153.87 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U23/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.37     187.24 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_re[135] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     187.24 r
  U_BF_0/U_BF_0_0/dout_re[135] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     187.24 r
  U_BF_0/U_BF_0_1/din_re[135] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     187.24 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_re[135] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     187.24 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U393/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     198.55 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U781/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         17.52     216.07 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_re_cal[135] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     216.07 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_re[135] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     216.07 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U834/Z (SC7P5T_AN2X2_A_CSC20L)
                                                         27.54     243.60 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U847/Z (SC7P5T_OAI22X1_CSC20L)
                                                         18.72     262.32 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U848/Z (SC7P5T_AOI22X1_CSC20L)
                                                         30.84     293.17 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U850/Z (SC7P5T_OA21X2_CSC20L)
                                                         31.37     324.54 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U852/Z (SC7P5T_OAI22X1_CSC20L)
                                                         19.15     343.68 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U853/Z (SC7P5T_OAI22X1_CSC20L)
                                                         22.22     365.90 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_2__10_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     365.90 r
  data arrival time                                                365.90

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_2__10_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -56.08    1293.92
  data required time                                              1293.92
  --------------------------------------------------------------------------
  data required time                                              1293.92
  data arrival time                                               -365.90
  --------------------------------------------------------------------------
  slack (MET)                                                      928.02


1
****************************************
From : din_re[121]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[121]
              (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/add_re_reg_2__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_re[121] (in)                                        0.00      70.00 r
  U_BF_0/din_re[121] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_re[121] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_re[121] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U555/Z (SC7P5T_INVX2_CSC20L)
                                                          4.58      74.58 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U697/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         15.79      90.38 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_re_cal[121] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      90.38 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_re[121] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      90.38 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1650/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         25.31     115.69 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1652/Z (SC7P5T_NR2IAX2_CSC20L)
                                                         26.90     142.59 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3134/Z (SC7P5T_AOI22X1_CSC20L)
                                                         15.56     158.15 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_re[134] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     158.15 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_re[134] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     158.15 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U24/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.40     191.55 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_re[134] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     191.55 r
  U_BF_0/U_BF_0_0/dout_re[134] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     191.55 r
  U_BF_0/U_BF_0_1/din_re[134] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     191.55 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_re[134] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     191.55 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U341/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     202.86 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U780/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         13.72     216.58 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_re_cal[134] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     216.58 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_re[134] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     216.58 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U835/Z (SC7P5T_INVX2_CSC20L)
                                                         11.62     228.20 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1982/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         22.89     251.09 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2189/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         27.52     278.61 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2284/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         28.22     306.83 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2390/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         27.52     334.35 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2391/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         28.22     362.56 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2392/Z (SC7P5T_AO22IA1A2X1_CSC20L)
                                                         30.99     393.55 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/add_re_reg_2__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     393.55 r
  data arrival time                                                393.55

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/add_re_reg_2__9_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -54.53    1295.47
  data required time                                              1295.47
  --------------------------------------------------------------------------
  data required time                                              1295.47
  data arrival time                                               -393.55
  --------------------------------------------------------------------------
  slack (MET)                                                      901.91


1
****************************************
From : din_re[120]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[120]
              (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_2__10_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_re[120] (in)                                        0.00      70.00 r
  U_BF_0/din_re[120] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_re[120] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_re[120] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U581/Z (SC7P5T_INVX2_CSC20L)
                                                          4.58      74.58 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U693/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         15.96      90.54 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_re_cal[120] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      90.54 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_re[120] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      90.54 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1395/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         21.71     112.25 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1397/Z (SC7P5T_NR2IAX2_CSC20L)
                                                         25.05     137.30 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3133/Z (SC7P5T_AOI22X1_CSC20L)
                                                         15.32     152.62 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_re[133] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     152.62 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_re[133] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     152.62 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U25/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.37     185.99 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_re[133] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     185.99 r
  U_BF_0/U_BF_0_0/dout_re[133] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     185.99 r
  U_BF_0/U_BF_0_1/din_re[133] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     185.99 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_re[133] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     185.99 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U283/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     197.30 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U779/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         18.99     216.29 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_re_cal[133] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     216.29 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_re[133] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     216.29 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U839/Z (SC7P5T_AN2X2_A_CSC20L)
                                                         28.28     244.57 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U845/Z (SC7P5T_OAI22X1_CSC20L)
                                                         18.73     263.30 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U846/Z (SC7P5T_AOI22X1_CSC20L)
                                                         31.13     294.42 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U847/Z (SC7P5T_OAI22X1_CSC20L)
                                                         24.90     319.32 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U848/Z (SC7P5T_AOI22X1_CSC20L)
                                                         30.84     350.16 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U850/Z (SC7P5T_OA21X2_CSC20L)
                                                         31.37     381.53 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U852/Z (SC7P5T_OAI22X1_CSC20L)
                                                         19.15     400.68 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U853/Z (SC7P5T_OAI22X1_CSC20L)
                                                         22.22     422.89 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_2__10_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     422.89 r
  data arrival time                                                422.89

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_2__10_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -56.08    1293.92
  data required time                                              1293.92
  --------------------------------------------------------------------------
  data required time                                              1293.92
  data arrival time                                               -422.89
  --------------------------------------------------------------------------
  slack (MET)                                                      871.03


1
****************************************
From : din_re[119]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[119]
              (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/add_re_reg_2__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_re[119] (in)                                        0.00      70.00 r
  U_BF_0/din_re[119] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_re[119] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_re[119] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U489/Z (SC7P5T_INVX2_CSC20L)
                                                          5.42      75.42 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U696/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         16.32      91.74 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_re_cal[119] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      91.74 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_re[119] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      91.74 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1055/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         24.06     115.80 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1057/Z (SC7P5T_NR2IAX2_CSC20L)
                                                         26.82     142.63 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3056/Z (SC7P5T_AOI22X1_CSC20L)
                                                         15.49     158.12 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_re[132] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     158.12 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_re[132] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     158.12 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U26/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.39     191.50 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_re[132] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     191.50 r
  U_BF_0/U_BF_0_0/dout_re[132] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     191.50 r
  U_BF_0/U_BF_0_1/din_re[132] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     191.50 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_re[132] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     191.50 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U237/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     202.82 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U778/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         13.72     216.54 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_re_cal[132] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     216.54 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_re[132] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     216.54 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U840/Z (SC7P5T_INVX2_CSC20L)
                                                         11.62     228.16 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1653/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         22.89     251.05 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1824/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         27.50     278.55 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1982/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         28.21     306.76 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2189/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         27.52     334.28 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2284/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         28.22     362.50 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2390/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         27.52     390.02 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2391/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         28.22     418.23 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2392/Z (SC7P5T_AO22IA1A2X1_CSC20L)
                                                         30.99     449.23 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/add_re_reg_2__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     449.23 r
  data arrival time                                                449.23

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/add_re_reg_2__9_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -54.53    1295.47
  data required time                                              1295.47
  --------------------------------------------------------------------------
  data required time                                              1295.47
  data arrival time                                               -449.23
  --------------------------------------------------------------------------
  slack (MET)                                                      846.24


1
****************************************
From : din_re[118]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[118]
              (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_2__10_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_re[118] (in)                                        0.00      70.00 r
  U_BF_0/din_re[118] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_re[118] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_re[118] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U480/Z (SC7P5T_INVX2_CSC20L)
                                                          5.42      75.42 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U695/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         16.47      91.89 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_re_cal[118] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      91.89 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_re[118] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      91.89 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U910/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         27.09     118.98 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U912/Z (SC7P5T_NR2IAX2_CSC20L)
                                                         28.00     146.98 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3011/Z (SC7P5T_AOI22X1_CSC20L)
                                                         18.36     165.34 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_re[131] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     165.34 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_re[131] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     165.34 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U27/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.39     198.72 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_re[131] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     198.72 r
  U_BF_0/U_BF_0_0/dout_re[131] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     198.72 r
  U_BF_0/U_BF_0_1/din_re[131] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     198.72 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_re[131] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     198.72 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U211/Z (SC7P5T_INVX2_CSC20L)
                                                         10.24     208.96 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U776/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         18.56     227.52 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_re_cal[131] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     227.52 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_re[131] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     227.52 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U352/Z (SC7P5T_AN2X2_A_CSC20L)
                                                         28.20     255.72 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U843/Z (SC7P5T_OAI22X1_CSC20L)
                                                         19.23     274.95 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U844/Z (SC7P5T_AOI22X1_CSC20L)
                                                         30.70     305.64 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U845/Z (SC7P5T_OAI22X1_CSC20L)
                                                         24.89     330.54 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U846/Z (SC7P5T_AOI22X1_CSC20L)
                                                         31.13     361.66 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U847/Z (SC7P5T_OAI22X1_CSC20L)
                                                         24.90     386.56 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U848/Z (SC7P5T_AOI22X1_CSC20L)
                                                         30.84     417.40 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U850/Z (SC7P5T_OA21X2_CSC20L)
                                                         31.37     448.77 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U852/Z (SC7P5T_OAI22X1_CSC20L)
                                                         19.15     467.91 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U853/Z (SC7P5T_OAI22X1_CSC20L)
                                                         22.22     490.13 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_2__10_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     490.13 r
  data arrival time                                                490.13

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_2__10_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -56.08    1293.92
  data required time                                              1293.92
  --------------------------------------------------------------------------
  data required time                                              1293.92
  data arrival time                                               -490.13
  --------------------------------------------------------------------------
  slack (MET)                                                      803.79


1
****************************************
From : din_re[117]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[117]
              (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_2__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_re[117] (in)                                        0.00      70.00 r
  U_BF_0/din_re[117] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_re[117] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_re[117] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U474/Z (SC7P5T_INVX2_CSC20L)
                                                          5.42      75.42 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U694/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         12.98      88.40 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_re_cal[117] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      88.40 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_re[117] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      88.40 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2917/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         16.54     104.94 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U421/Z (SC7P5T_INVX1_CSC20L)
                                                         13.00     117.94 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2918/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         16.52     134.46 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U316/Z (SC7P5T_INVX1_CSC20L)
                                                         14.55     149.01 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2919/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         16.90     165.91 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U273/Z (SC7P5T_INVX1_CSC20L)
                                                         16.98     182.89 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2920/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         20.91     203.79 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U208/Z (SC7P5T_INVX1_CSC20L)
                                                         14.50     218.29 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2921/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         16.89     235.18 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U171/Z (SC7P5T_INVX1_CSC20L)
                                                         17.07     252.25 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2922/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         20.92     273.18 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U102/Z (SC7P5T_INVX1_CSC20L)
                                                         14.57     287.75 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2923/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         16.91     304.66 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U78/Z (SC7P5T_INVX1_CSC20L)
                                                         17.07     321.73 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2924/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         20.92     342.66 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U520/Z (SC7P5T_INVX1_CSC20L)
                                                         14.52     357.17 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2925/Z (SC7P5T_AOI22X1_CSC20L)
                                                         16.50     373.68 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_re[138] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     373.68 f
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_re[138] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     373.68 f
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U20/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         29.49     403.17 f
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_re[138] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     403.17 f
  U_BF_0/U_BF_0_0/dout_re[138] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     403.17 f
  U_BF_0/U_BF_0_1/din_re[138] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     403.17 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_re[138] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     403.17 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U610/Z (SC7P5T_INVX2_CSC20L)
                                                         11.44     414.61 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U784/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                          9.77     424.37 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_re_cal[138] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     424.37 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_re[138] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     424.37 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U826/Z (SC7P5T_INVX2_CSC20L)
                                                         12.14     436.51 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U827/Z (SC7P5T_NR2X1_MR_CSC20L)
                                                          8.99     445.51 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U852/Z (SC7P5T_OAI22X1_CSC20L)
                                                         17.48     462.99 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2522/Z (SC7P5T_OA22IA1A2X1_CSC20L)
                                                         30.79     493.78 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_2__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     493.78 r
  data arrival time                                                493.78

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_2__9_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -55.52    1294.48
  data required time                                              1294.48
  --------------------------------------------------------------------------
  data required time                                              1294.48
  data arrival time                                               -493.78
  --------------------------------------------------------------------------
  slack (MET)                                                      800.70


1
****************************************
From : din_re[116]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[116]
              (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_3__8_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 f
  din_re[116] (in)                                        0.00      70.00 f
  U_BF_0/din_re[116] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 f
  U_BF_0/U_BF_0_0/din_re[116] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_re[116] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U455/Z (SC7P5T_INVX2_CSC20L)
                                                          6.38      76.38 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U717/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                          8.36      84.74 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_re_cal[116] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      84.74 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_re[116] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      84.74 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2804/Z (SC7P5T_INVX2_CSC20L)
                                                         11.12      95.86 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2805/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         17.15     113.01 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2808/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         21.03     134.04 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U551/Z (SC7P5T_INVX1_CSC20L)
                                                         12.64     146.69 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2943/Z (SC7P5T_AOI22X1_CSC20L)
                                                         14.79     161.48 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_re[128] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     161.48 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_re[128] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     161.48 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U30/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.34     194.82 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_re[128] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     194.82 r
  U_BF_0/U_BF_0_0/dout_re[128] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     194.82 r
  U_BF_0/U_BF_0_1/din_re[128] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     194.82 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_re[128] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     194.82 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U618/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     206.13 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U804/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         15.42     221.55 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_re_cal[128] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     221.55 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_re[128] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     221.55 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U764/Z (SC7P5T_INVX2_CSC20L)
                                                         12.47     234.02 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2487/Z (SC7P5T_AOI22X1_CSC20L)
                                                         28.76     262.78 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2488/Z (SC7P5T_OA22IA1A2X1_CSC20L)
                                                         31.56     294.34 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_3__8_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     294.34 r
  data arrival time                                                294.34

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_3__8_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -55.76    1294.24
  data required time                                              1294.24
  --------------------------------------------------------------------------
  data required time                                              1294.24
  data arrival time                                               -294.34
  --------------------------------------------------------------------------
  slack (MET)                                                      999.90


1
****************************************
From : din_re[115]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[115]
              (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_3__10_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_re[115] (in)                                        0.00      70.00 r
  U_BF_0/din_re[115] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_re[115] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_re[115] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U443/Z (SC7P5T_INVX2_CSC20L)
                                                          5.42      75.42 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U709/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         14.65      90.07 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_re_cal[115] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      90.07 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_re[115] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      90.07 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2477/Z (SC7P5T_INVX2_CSC20L)
                                                         11.73     101.81 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2478/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         14.82     116.63 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2480/Z (SC7P5T_NR2IAX2_CSC20L)
                                                         24.57     141.20 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2481/Z (SC7P5T_INVX2_CSC20L)
                                                          9.96     151.16 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3016/Z (SC7P5T_AOI22X1_CSC20L)
                                                         16.52     167.67 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_re[127] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     167.67 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_re[127] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     167.67 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U318/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.39     201.07 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_re[127] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     201.07 r
  U_BF_0/U_BF_0_0/dout_re[127] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     201.07 r
  U_BF_0/U_BF_0_1/din_re[127] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     201.07 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_re[127] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     201.07 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U515/Z (SC7P5T_INVX2_CSC20L)
                                                          9.95     211.02 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U803/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         13.42     224.44 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_re_cal[127] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     224.44 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_re[127] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     224.44 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U766/Z (SC7P5T_INVX2_CSC20L)
                                                         10.77     235.21 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U767/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         13.69     248.90 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U788/Z (SC7P5T_OA21X2_CSC20L)
                                                         26.41     275.30 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U790/Z (SC7P5T_OAI22X1_CSC20L)
                                                         19.15     294.45 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U791/Z (SC7P5T_OAI22X1_CSC20L)
                                                         22.22     316.66 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_3__10_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     316.66 r
  data arrival time                                                316.66

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_3__10_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -56.08    1293.92
  data required time                                              1293.92
  --------------------------------------------------------------------------
  data required time                                              1293.92
  data arrival time                                               -316.66
  --------------------------------------------------------------------------
  slack (MET)                                                      977.26


1
****************************************
From : din_re[114]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[114]
              (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/add_re_reg_3__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_re[114] (in)                                        0.00      70.00 r
  U_BF_0/din_re[114] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_re[114] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_re[114] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U433/Z (SC7P5T_INVX2_CSC20L)
                                                          4.58      74.58 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U716/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         15.79      90.38 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_re_cal[114] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      90.38 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_re[114] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      90.38 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2229/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         28.15     118.53 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2231/Z (SC7P5T_NR2IAX2_CSC20L)
                                                         27.98     146.50 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3144/Z (SC7P5T_AOI22X1_CSC20L)
                                                         15.78     162.29 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_re[126] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     162.29 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_re[126] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     162.29 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U31/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.42     195.71 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_re[126] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     195.71 r
  U_BF_0/U_BF_0_0/dout_re[126] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     195.71 r
  U_BF_0/U_BF_0_1/din_re[126] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     195.71 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_re[126] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     195.71 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U456/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     207.02 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U802/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         13.72     220.74 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_re_cal[126] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     220.74 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_re[126] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     220.74 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U768/Z (SC7P5T_INVX2_CSC20L)
                                                         11.62     232.36 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2279/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         22.89     255.25 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2394/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         27.52     282.77 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2395/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         28.22     310.99 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2396/Z (SC7P5T_AO22IA1A2X1_CSC20L)
                                                         30.99     341.98 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/add_re_reg_3__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     341.98 r
  data arrival time                                                341.98

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/add_re_reg_3__9_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -54.53    1295.47
  data required time                                              1295.47
  --------------------------------------------------------------------------
  data required time                                              1295.47
  data arrival time                                               -341.98
  --------------------------------------------------------------------------
  slack (MET)                                                      953.49


1
****************************************
From : din_re[113]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[113]
              (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_3__10_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_re[113] (in)                                        0.00      70.00 r
  U_BF_0/din_re[113] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_re[113] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_re[113] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U452/Z (SC7P5T_INVX2_CSC20L)
                                                          5.42      75.42 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U710/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         16.48      91.91 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_re_cal[113] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      91.91 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_re[113] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      91.91 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1960/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         23.24     115.15 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1962/Z (SC7P5T_NR2IAX2_CSC20L)
                                                         25.17     140.32 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3143/Z (SC7P5T_AOI22X1_CSC20L)
                                                         15.37     155.69 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_re[125] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     155.69 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_re[125] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     155.69 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U32/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.37     189.06 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_re[125] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     189.06 r
  U_BF_0/U_BF_0_0/dout_re[125] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     189.06 r
  U_BF_0/U_BF_0_1/din_re[125] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     189.06 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_re[125] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     189.06 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U404/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     200.38 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U801/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         18.99     219.36 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_re_cal[125] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     219.36 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_re[125] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     219.36 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U772/Z (SC7P5T_AN2X2_A_CSC20L)
                                                         28.28     247.64 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U785/Z (SC7P5T_OAI22X1_CSC20L)
                                                         18.73     266.37 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U786/Z (SC7P5T_AOI22X1_CSC20L)
                                                         30.84     297.21 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U788/Z (SC7P5T_OA21X2_CSC20L)
                                                         31.37     328.58 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U790/Z (SC7P5T_OAI22X1_CSC20L)
                                                         19.15     347.73 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U791/Z (SC7P5T_OAI22X1_CSC20L)
                                                         22.22     369.94 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_3__10_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     369.94 r
  data arrival time                                                369.94

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_3__10_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -56.08    1293.92
  data required time                                              1293.92
  --------------------------------------------------------------------------
  data required time                                              1293.92
  data arrival time                                               -369.94
  --------------------------------------------------------------------------
  slack (MET)                                                      923.98


1
****************************************
From : din_re[112]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[112]
              (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/add_re_reg_3__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_re[112] (in)                                        0.00      70.00 r
  U_BF_0/din_re[112] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_re[112] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_re[112] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U436/Z (SC7P5T_INVX2_CSC20L)
                                                          5.42      75.42 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U715/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         16.32      91.74 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_re_cal[112] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      91.74 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_re[112] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      91.74 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1636/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         25.77     117.51 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1638/Z (SC7P5T_NR2IAX2_CSC20L)
                                                         26.93     144.44 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3142/Z (SC7P5T_AOI22X1_CSC20L)
                                                         15.58     160.03 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_re[124] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     160.03 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_re[124] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     160.03 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U33/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.40     193.42 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_re[124] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     193.42 r
  U_BF_0/U_BF_0_0/dout_re[124] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     193.42 r
  U_BF_0/U_BF_0_1/din_re[124] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     193.42 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_re[124] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     193.42 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U349/Z (SC7P5T_INVX2_CSC20L)
                                                         10.24     203.66 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U800/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         13.30     216.96 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_re_cal[124] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     216.96 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_re[124] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     216.96 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U773/Z (SC7P5T_INVX2_CSC20L)
                                                         11.62     228.58 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1988/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         22.89     251.47 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2187/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         27.52     278.99 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2279/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         28.22     307.21 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2394/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         27.52     334.73 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2395/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         28.22     362.94 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2396/Z (SC7P5T_AO22IA1A2X1_CSC20L)
                                                         30.99     393.94 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/add_re_reg_3__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     393.94 r
  data arrival time                                                393.94

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/add_re_reg_3__9_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -54.53    1295.47
  data required time                                              1295.47
  --------------------------------------------------------------------------
  data required time                                              1295.47
  data arrival time                                               -393.94
  --------------------------------------------------------------------------
  slack (MET)                                                      901.53


1
****************************************
From : din_re[111]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[111]
              (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_3__10_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_re[111] (in)                                        0.00      70.00 r
  U_BF_0/din_re[111] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_re[111] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_re[111] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U464/Z (SC7P5T_INVX2_CSC20L)
                                                          5.42      75.42 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U711/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         16.48      91.91 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_re_cal[111] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      91.91 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_re[111] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      91.91 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1222/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         23.24     115.15 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1224/Z (SC7P5T_NR2IAX2_CSC20L)
                                                         25.17     140.32 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3141/Z (SC7P5T_AOI22X1_CSC20L)
                                                         15.37     155.69 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_re[123] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     155.69 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_re[123] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     155.69 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U34/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.37     189.06 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_re[123] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     189.06 r
  U_BF_0/U_BF_0_0/dout_re[123] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     189.06 r
  U_BF_0/U_BF_0_1/din_re[123] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     189.06 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_re[123] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     189.06 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U290/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     200.38 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U799/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         17.52     217.89 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_re_cal[123] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     217.89 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_re[123] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     217.89 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U777/Z (SC7P5T_AN2X2_A_CSC20L)
                                                         27.54     245.43 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U783/Z (SC7P5T_OAI22X1_CSC20L)
                                                         18.72     264.15 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U784/Z (SC7P5T_AOI22X1_CSC20L)
                                                         31.13     295.27 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U785/Z (SC7P5T_OAI22X1_CSC20L)
                                                         24.90     320.17 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U786/Z (SC7P5T_AOI22X1_CSC20L)
                                                         30.84     351.01 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U788/Z (SC7P5T_OA21X2_CSC20L)
                                                         31.37     382.38 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U790/Z (SC7P5T_OAI22X1_CSC20L)
                                                         19.15     401.53 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U791/Z (SC7P5T_OAI22X1_CSC20L)
                                                         22.22     423.74 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_3__10_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     423.74 r
  data arrival time                                                423.74

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_3__10_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -56.08    1293.92
  data required time                                              1293.92
  --------------------------------------------------------------------------
  data required time                                              1293.92
  data arrival time                                               -423.74
  --------------------------------------------------------------------------
  slack (MET)                                                      870.18


1
****************************************
From : din_re[110]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[110]
              (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/add_re_reg_3__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_re[110] (in)                                        0.00      70.00 r
  U_BF_0/din_re[110] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_re[110] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_re[110] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U448/Z (SC7P5T_INVX2_CSC20L)
                                                          5.42      75.42 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U714/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         16.32      91.74 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_re_cal[110] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      91.74 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_re[110] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      91.74 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U849/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         25.77     117.51 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U851/Z (SC7P5T_NR2IAX2_CSC20L)
                                                         26.93     144.44 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3058/Z (SC7P5T_AOI22X1_CSC20L)
                                                         15.58     160.03 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_re[122] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     160.03 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_re[122] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     160.03 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U35/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.40     193.42 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_re[122] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     193.42 r
  U_BF_0/U_BF_0_0/dout_re[122] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     193.42 r
  U_BF_0/U_BF_0_1/din_re[122] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     193.42 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_re[122] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     193.42 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U251/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     204.74 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U798/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         13.72     218.46 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_re_cal[122] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     218.46 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_re[122] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     218.46 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U778/Z (SC7P5T_INVX2_CSC20L)
                                                         11.62     230.08 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1658/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         22.89     252.97 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1820/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         27.50     280.47 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1988/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         28.21     308.68 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2187/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         27.52     336.20 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2279/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         28.22     364.42 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2394/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         27.52     391.94 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2395/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         28.22     420.15 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2396/Z (SC7P5T_AO22IA1A2X1_CSC20L)
                                                         30.99     451.14 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/add_re_reg_3__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     451.14 r
  data arrival time                                                451.14

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/add_re_reg_3__9_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -54.53    1295.47
  data required time                                              1295.47
  --------------------------------------------------------------------------
  data required time                                              1295.47
  data arrival time                                               -451.14
  --------------------------------------------------------------------------
  slack (MET)                                                      844.32


1
****************************************
From : din_re[109]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[109]
              (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_3__10_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_re[109] (in)                                        0.00      70.00 r
  U_BF_0/din_re[109] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_re[109] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_re[109] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U431/Z (SC7P5T_INVX2_CSC20L)
                                                          5.42      75.42 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U713/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         16.47      91.89 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_re_cal[109] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      91.89 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_re[109] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      91.89 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U845/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         28.42     120.31 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U921/Z (SC7P5T_NR2IAX2_CSC20L)
                                                         28.04     148.35 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3015/Z (SC7P5T_AOI22X1_CSC20L)
                                                         18.39     166.74 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_re[121] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     166.74 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_re[121] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     166.74 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U36/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.39     200.13 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_re[121] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     200.13 r
  U_BF_0/U_BF_0_0/dout_re[121] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     200.13 r
  U_BF_0/U_BF_0_1/din_re[121] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     200.13 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_re[121] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     200.13 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U226/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     211.45 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U796/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         18.99     230.43 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_re_cal[121] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     230.43 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_re[121] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     230.43 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U383/Z (SC7P5T_AN2X2_A_CSC20L)
                                                         28.20     258.63 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U781/Z (SC7P5T_OAI22X1_CSC20L)
                                                         19.23     277.86 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U782/Z (SC7P5T_AOI22X1_CSC20L)
                                                         30.70     308.55 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U783/Z (SC7P5T_OAI22X1_CSC20L)
                                                         24.89     333.45 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U784/Z (SC7P5T_AOI22X1_CSC20L)
                                                         31.13     364.57 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U785/Z (SC7P5T_OAI22X1_CSC20L)
                                                         24.90     389.47 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U786/Z (SC7P5T_AOI22X1_CSC20L)
                                                         30.84     420.31 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U788/Z (SC7P5T_OA21X2_CSC20L)
                                                         31.37     451.68 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U790/Z (SC7P5T_OAI22X1_CSC20L)
                                                         19.15     470.83 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U791/Z (SC7P5T_OAI22X1_CSC20L)
                                                         22.22     493.04 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_3__10_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     493.04 r
  data arrival time                                                493.04

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_3__10_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -56.08    1293.92
  data required time                                              1293.92
  --------------------------------------------------------------------------
  data required time                                              1293.92
  data arrival time                                               -493.04
  --------------------------------------------------------------------------
  slack (MET)                                                      800.88


1
****************************************
From : din_re[108]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[108]
              (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_3__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_re[108] (in)                                        0.00      70.00 r
  U_BF_0/din_re[108] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_re[108] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_re[108] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U454/Z (SC7P5T_INVX2_CSC20L)
                                                          4.58      74.58 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U712/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         12.46      87.04 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_re_cal[108] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      87.04 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_re[108] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      87.04 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2935/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         17.76     104.81 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U405/Z (SC7P5T_INVX1_CSC20L)
                                                         13.15     117.96 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2936/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         16.56     134.52 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U318/Z (SC7P5T_INVX1_CSC20L)
                                                         14.65     149.17 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2937/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         16.93     166.10 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U270/Z (SC7P5T_INVX1_CSC20L)
                                                         17.11     183.21 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2938/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         20.93     204.14 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U203/Z (SC7P5T_INVX1_CSC20L)
                                                         14.60     218.74 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2939/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         16.91     235.65 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U178/Z (SC7P5T_INVX1_CSC20L)
                                                         17.11     252.76 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2940/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         20.93     273.69 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U111/Z (SC7P5T_INVX1_CSC20L)
                                                         14.60     288.29 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2941/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         16.91     305.21 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U76/Z (SC7P5T_INVX1_CSC20L)
                                                         17.11     322.32 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2942/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         20.93     343.25 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U519/Z (SC7P5T_INVX1_CSC20L)
                                                         14.54     357.79 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2943/Z (SC7P5T_AOI22X1_CSC20L)
                                                         16.51     374.30 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_re[128] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     374.30 f
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_re[128] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     374.30 f
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U30/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         29.49     403.79 f
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_re[128] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     403.79 f
  U_BF_0/U_BF_0_0/dout_re[128] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     403.79 f
  U_BF_0/U_BF_0_1/din_re[128] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     403.79 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_re[128] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     403.79 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U618/Z (SC7P5T_INVX2_CSC20L)
                                                         11.44     415.23 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U804/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                          9.77     425.00 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_re_cal[128] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     425.00 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_re[128] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     425.00 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U764/Z (SC7P5T_INVX2_CSC20L)
                                                         12.14     437.13 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U765/Z (SC7P5T_NR2X1_MR_CSC20L)
                                                          8.99     446.13 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U790/Z (SC7P5T_OAI22X1_CSC20L)
                                                         17.48     463.61 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U118/Z (SC7P5T_OA22IA1A2X1_CSC20L)
                                                         30.79     494.40 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_3__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     494.40 r
  data arrival time                                                494.40

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_3__9_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -55.52    1294.48
  data required time                                              1294.48
  --------------------------------------------------------------------------
  data required time                                              1294.48
  data arrival time                                               -494.40
  --------------------------------------------------------------------------
  slack (MET)                                                      800.08


1
****************************************
From : din_re[107]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[107]
              (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_4__8_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 f
  din_re[107] (in)                                        0.00      70.00 f
  U_BF_0/din_re[107] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 f
  U_BF_0/U_BF_0_0/din_re[107] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_re[107] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U478/Z (SC7P5T_INVX2_CSC20L)
                                                          5.43      75.43 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U726/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                          7.71      83.13 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_re_cal[107] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      83.13 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_re[107] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      83.13 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2745/Z (SC7P5T_INVX2_CSC20L)
                                                          9.74      92.88 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2746/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         16.73     109.60 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2749/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         21.03     130.64 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U391/Z (SC7P5T_INVX1_CSC20L)
                                                         12.63     143.27 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2952/Z (SC7P5T_AOI22X1_CSC20L)
                                                         14.79     158.06 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_re[118] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     158.06 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_re[118] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     158.06 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U39/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.34     191.40 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_re[118] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     191.40 r
  U_BF_0/U_BF_0_0/dout_re[118] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     191.40 r
  U_BF_0/U_BF_0_1/din_re[118] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     191.40 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_re[118] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     191.40 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U614/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     202.71 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U814/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         15.42     218.13 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_re_cal[118] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     218.13 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_re[118] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     218.13 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U857/Z (SC7P5T_INVX2_CSC20L)
                                                         11.94     230.07 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2489/Z (SC7P5T_AOI22X1_CSC20L)
                                                         28.58     258.65 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2490/Z (SC7P5T_OA22IA1A2X1_CSC20L)
                                                         31.56     290.20 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_4__8_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     290.20 r
  data arrival time                                                290.20

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_4__8_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -55.76    1294.24
  data required time                                              1294.24
  --------------------------------------------------------------------------
  data required time                                              1294.24
  data arrival time                                               -290.20
  --------------------------------------------------------------------------
  slack (MET)                                                     1004.04


1
****************************************
From : din_re[106]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[106]
              (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_4__10_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_re[106] (in)                                        0.00      70.00 r
  U_BF_0/din_re[106] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_re[106] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_re[106] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U588/Z (SC7P5T_INVX2_CSC20L)
                                                          5.42      75.42 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U718/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         14.65      90.07 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_re_cal[106] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      90.07 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_re[106] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      90.07 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2489/Z (SC7P5T_INVX2_CSC20L)
                                                         10.58     100.65 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2490/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         14.39     115.04 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2492/Z (SC7P5T_NR2IAX2_CSC20L)
                                                         24.57     139.61 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2493/Z (SC7P5T_INVX2_CSC20L)
                                                          9.96     149.57 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3018/Z (SC7P5T_AOI22X1_CSC20L)
                                                         16.52     166.09 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_re[117] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     166.09 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_re[117] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     166.09 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U40/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.39     199.48 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_re[117] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     199.48 r
  U_BF_0/U_BF_0_0/dout_re[117] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     199.48 r
  U_BF_0/U_BF_0_1/din_re[117] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     199.48 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_re[117] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     199.48 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U510/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     210.79 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U813/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         15.44     226.23 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_re_cal[117] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     226.23 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_re[117] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     226.23 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U859/Z (SC7P5T_INVX2_CSC20L)
                                                         10.86     237.09 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U860/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         13.72     250.81 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U881/Z (SC7P5T_OA21X2_CSC20L)
                                                         26.41     277.22 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U883/Z (SC7P5T_OAI22X1_CSC20L)
                                                         19.15     296.36 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U884/Z (SC7P5T_OAI22X1_CSC20L)
                                                         22.22     318.58 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_4__10_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     318.58 r
  data arrival time                                                318.58

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_4__10_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -56.08    1293.92
  data required time                                              1293.92
  --------------------------------------------------------------------------
  data required time                                              1293.92
  data arrival time                                               -318.58
  --------------------------------------------------------------------------
  slack (MET)                                                      975.34


1
****************************************
From : din_re[105]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[105]
              (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/add_re_reg_4__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_re[105] (in)                                        0.00      70.00 r
  U_BF_0/din_re[105] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_re[105] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_re[105] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U586/Z (SC7P5T_INVX2_CSC20L)
                                                          4.58      74.58 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U725/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         15.79      90.38 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_re_cal[105] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      90.38 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_re[105] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      90.38 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2256/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         26.68     117.05 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2258/Z (SC7P5T_NR2IAX2_CSC20L)
                                                         27.91     144.96 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3149/Z (SC7P5T_AOI22X1_CSC20L)
                                                         15.72     160.68 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_re[116] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     160.68 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_re[116] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     160.68 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U41/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.41     194.09 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_re[116] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     194.09 r
  U_BF_0/U_BF_0_0/dout_re[116] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     194.09 r
  U_BF_0/U_BF_0_1/din_re[116] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     194.09 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_re[116] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     194.09 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U455/Z (SC7P5T_INVX2_CSC20L)
                                                         10.24     204.33 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U812/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         13.30     217.63 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_re_cal[116] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     217.63 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_re[116] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     217.63 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U861/Z (SC7P5T_INVX2_CSC20L)
                                                         11.13     228.76 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2277/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         22.72     251.48 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2398/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         27.52     279.00 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2399/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         28.22     307.22 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2400/Z (SC7P5T_AO22IA1A2X1_CSC20L)
                                                         30.99     338.21 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/add_re_reg_4__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     338.21 r
  data arrival time                                                338.21

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/add_re_reg_4__9_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -54.53    1295.47
  data required time                                              1295.47
  --------------------------------------------------------------------------
  data required time                                              1295.47
  data arrival time                                               -338.21
  --------------------------------------------------------------------------
  slack (MET)                                                      957.27


1
****************************************
From : din_re[104]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[104]
              (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_4__10_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_re[104] (in)                                        0.00      70.00 r
  U_BF_0/din_re[104] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_re[104] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_re[104] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U572/Z (SC7P5T_INVX2_CSC20L)
                                                          4.58      74.58 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U719/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         15.96      90.54 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_re_cal[104] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      90.54 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_re[104] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      90.54 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1973/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         21.91     112.46 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1975/Z (SC7P5T_NR2IAX2_CSC20L)
                                                         25.06     137.52 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3148/Z (SC7P5T_AOI22X1_CSC20L)
                                                         15.33     152.85 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_re[115] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     152.85 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_re[115] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     152.85 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U42/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.37     186.21 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_re[115] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     186.21 r
  U_BF_0/U_BF_0_0/dout_re[115] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     186.21 r
  U_BF_0/U_BF_0_1/din_re[115] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     186.21 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_re[115] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     186.21 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U399/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     197.53 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U811/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         18.99     216.51 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_re_cal[115] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     216.51 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_re[115] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     216.51 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U865/Z (SC7P5T_AN2X2_A_CSC20L)
                                                         27.68     244.19 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U878/Z (SC7P5T_OAI22X1_CSC20L)
                                                         18.72     262.91 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U879/Z (SC7P5T_AOI22X1_CSC20L)
                                                         30.84     293.76 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U881/Z (SC7P5T_OA21X2_CSC20L)
                                                         31.37     325.13 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U883/Z (SC7P5T_OAI22X1_CSC20L)
                                                         19.15     344.27 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U884/Z (SC7P5T_OAI22X1_CSC20L)
                                                         22.22     366.49 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_4__10_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     366.49 r
  data arrival time                                                366.49

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_4__10_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -56.08    1293.92
  data required time                                              1293.92
  --------------------------------------------------------------------------
  data required time                                              1293.92
  data arrival time                                               -366.49
  --------------------------------------------------------------------------
  slack (MET)                                                      927.43


1
****************************************
From : din_re[103]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[103]
              (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/add_re_reg_4__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_re[103] (in)                                        0.00      70.00 r
  U_BF_0/din_re[103] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_re[103] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_re[103] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U560/Z (SC7P5T_INVX2_CSC20L)
                                                          4.58      74.58 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U724/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         15.79      90.38 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_re_cal[103] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      90.38 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_re[103] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      90.38 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1705/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         24.29     114.67 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1707/Z (SC7P5T_NR2IAX2_CSC20L)
                                                         26.84     141.51 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3147/Z (SC7P5T_AOI22X1_CSC20L)
                                                         15.50     157.01 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_re[114] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     157.01 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_re[114] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     157.01 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U43/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.39     190.40 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_re[114] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     190.40 r
  U_BF_0/U_BF_0_0/dout_re[114] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     190.40 r
  U_BF_0/U_BF_0_1/din_re[114] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     190.40 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_re[114] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     190.40 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U346/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     201.71 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U810/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         13.72     215.43 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_re_cal[114] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     215.43 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_re[114] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     215.43 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U866/Z (SC7P5T_INVX2_CSC20L)
                                                         11.13     226.56 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1986/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         22.72     249.28 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2197/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         27.52     276.80 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2277/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         28.22     305.02 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2398/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         27.52     332.54 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2399/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         28.22     360.75 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2400/Z (SC7P5T_AO22IA1A2X1_CSC20L)
                                                         30.99     391.74 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/add_re_reg_4__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     391.74 r
  data arrival time                                                391.74

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/add_re_reg_4__9_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -54.53    1295.47
  data required time                                              1295.47
  --------------------------------------------------------------------------
  data required time                                              1295.47
  data arrival time                                               -391.74
  --------------------------------------------------------------------------
  slack (MET)                                                      903.73


1
****************************************
From : din_re[102]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[102]
              (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_4__10_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_re[102] (in)                                        0.00      70.00 r
  U_BF_0/din_re[102] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_re[102] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_re[102] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U556/Z (SC7P5T_INVX2_CSC20L)
                                                          5.42      75.42 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U720/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         16.48      91.91 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_re_cal[102] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      91.91 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_re[102] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      91.91 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1382/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         21.91     113.82 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1384/Z (SC7P5T_NR2IAX2_CSC20L)
                                                         25.06     138.88 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3146/Z (SC7P5T_AOI22X1_CSC20L)
                                                         15.33     154.21 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_re[113] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     154.21 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_re[113] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     154.21 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U44/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.37     187.58 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_re[113] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     187.58 r
  U_BF_0/U_BF_0_0/dout_re[113] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     187.58 r
  U_BF_0/U_BF_0_1/din_re[113] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     187.58 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_re[113] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     187.58 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U289/Z (SC7P5T_INVX2_CSC20L)
                                                         10.24     197.81 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U809/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         18.56     216.38 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_re_cal[113] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     216.38 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_re[113] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     216.38 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U870/Z (SC7P5T_AN2X2_A_CSC20L)
                                                         27.68     244.05 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U876/Z (SC7P5T_OAI22X1_CSC20L)
                                                         18.72     262.78 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U877/Z (SC7P5T_AOI22X1_CSC20L)
                                                         31.13     293.90 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U878/Z (SC7P5T_OAI22X1_CSC20L)
                                                         24.90     318.80 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U879/Z (SC7P5T_AOI22X1_CSC20L)
                                                         30.84     349.64 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U881/Z (SC7P5T_OA21X2_CSC20L)
                                                         31.37     381.01 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U883/Z (SC7P5T_OAI22X1_CSC20L)
                                                         19.15     400.16 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U884/Z (SC7P5T_OAI22X1_CSC20L)
                                                         22.22     422.37 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_4__10_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     422.37 r
  data arrival time                                                422.37

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_4__10_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -56.08    1293.92
  data required time                                              1293.92
  --------------------------------------------------------------------------
  data required time                                              1293.92
  data arrival time                                               -422.37
  --------------------------------------------------------------------------
  slack (MET)                                                      871.55


1
****************************************
From : din_re[101]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[101]
              (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/add_re_reg_4__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_re[101] (in)                                        0.00      70.00 r
  U_BF_0/din_re[101] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_re[101] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_re[101] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U553/Z (SC7P5T_INVX2_CSC20L)
                                                          5.42      75.42 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U723/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         16.32      91.74 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_re_cal[101] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      91.74 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_re[101] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      91.74 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1024/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         24.29     116.03 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1026/Z (SC7P5T_NR2IAX2_CSC20L)
                                                         26.84     142.87 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3145/Z (SC7P5T_AOI22X1_CSC20L)
                                                         15.50     158.37 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_re[112] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     158.37 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_re[112] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     158.37 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U317/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.39     191.76 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_re[112] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     191.76 r
  U_BF_0/U_BF_0_0/dout_re[112] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     191.76 r
  U_BF_0/U_BF_0_1/din_re[112] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     191.76 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_re[112] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     191.76 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U185/Z (SC7P5T_INVX2_CSC20L)
                                                          9.95     201.72 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U808/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         11.68     213.40 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_re_cal[112] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     213.40 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_re[112] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     213.40 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U871/Z (SC7P5T_INVX2_CSC20L)
                                                         10.57     223.97 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1655/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         22.53     246.49 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1816/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         27.49     273.99 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1986/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         28.21     302.20 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2197/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         27.52     329.72 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2277/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         28.22     357.93 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2398/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         27.52     385.46 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2399/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         28.22     413.67 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2400/Z (SC7P5T_AO22IA1A2X1_CSC20L)
                                                         30.99     444.66 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/add_re_reg_4__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     444.66 r
  data arrival time                                                444.66

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/add_re_reg_4__9_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -54.53    1295.47
  data required time                                              1295.47
  --------------------------------------------------------------------------
  data required time                                              1295.47
  data arrival time                                               -444.66
  --------------------------------------------------------------------------
  slack (MET)                                                      850.81


1
****************************************
From : din_re[100]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[100]
              (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_4__10_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_re[100] (in)                                        0.00      70.00 r
  U_BF_0/din_re[100] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_re[100] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_re[100] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U549/Z (SC7P5T_INVX2_CSC20L)
                                                          4.58      74.58 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U722/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         15.94      90.53 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_re_cal[100] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      90.53 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_re[100] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      90.53 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U750/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         27.09     117.62 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U752/Z (SC7P5T_NR2IAX2_CSC20L)
                                                         28.00     145.61 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3017/Z (SC7P5T_AOI22X1_CSC20L)
                                                         18.36     163.97 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_re[111] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     163.97 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_re[111] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     163.97 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U45/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.39     197.36 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_re[111] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     197.36 r
  U_BF_0/U_BF_0_0/dout_re[111] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     197.36 r
  U_BF_0/U_BF_0_1/din_re[111] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     197.36 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_re[111] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     197.36 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U160/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     208.68 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U806/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         18.99     227.66 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_re_cal[111] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     227.66 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_re[111] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     227.66 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U155/Z (SC7P5T_AN2X2_A_CSC20L)
                                                         27.28     254.94 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U874/Z (SC7P5T_OAI22X1_CSC20L)
                                                         19.22     274.16 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U875/Z (SC7P5T_AOI22X1_CSC20L)
                                                         30.70     304.86 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U876/Z (SC7P5T_OAI22X1_CSC20L)
                                                         24.89     329.75 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U877/Z (SC7P5T_AOI22X1_CSC20L)
                                                         31.13     360.88 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U878/Z (SC7P5T_OAI22X1_CSC20L)
                                                         24.90     385.78 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U879/Z (SC7P5T_AOI22X1_CSC20L)
                                                         30.84     416.62 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U881/Z (SC7P5T_OA21X2_CSC20L)
                                                         31.37     447.99 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U883/Z (SC7P5T_OAI22X1_CSC20L)
                                                         19.15     467.13 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U884/Z (SC7P5T_OAI22X1_CSC20L)
                                                         22.22     489.35 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_4__10_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     489.35 r
  data arrival time                                                489.35

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_4__10_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -56.08    1293.92
  data required time                                              1293.92
  --------------------------------------------------------------------------
  data required time                                              1293.92
  data arrival time                                               -489.35
  --------------------------------------------------------------------------
  slack (MET)                                                      804.57


1
****************************************
From : din_re[99]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[99] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_4__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_re[99] (in)                                         0.00      70.00 r
  U_BF_0/din_re[99] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_re[99] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_re[99] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U540/Z (SC7P5T_INVX2_CSC20L)
                                                          4.58      74.58 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U721/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         12.46      87.04 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_re_cal[99] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      87.04 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_re[99] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      87.04 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2944/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         17.39     104.44 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U517/Z (SC7P5T_INVX1_CSC20L)
                                                         13.10     117.54 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2945/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         16.55     134.09 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U319/Z (SC7P5T_INVX1_CSC20L)
                                                         14.55     148.64 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2946/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         16.90     165.54 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U277/Z (SC7P5T_INVX1_CSC20L)
                                                         17.00     182.53 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2947/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         20.91     203.44 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U238/Z (SC7P5T_INVX1_CSC20L)
                                                         14.51     217.96 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2948/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         16.89     234.85 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U174/Z (SC7P5T_INVX1_CSC20L)
                                                         17.00     251.84 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2949/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         20.91     272.75 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U110/Z (SC7P5T_INVX1_CSC20L)
                                                         14.51     287.26 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2950/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         16.89     304.16 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U75/Z (SC7P5T_INVX1_CSC20L)
                                                         17.00     321.15 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2951/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         20.91     342.06 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U518/Z (SC7P5T_INVX1_CSC20L)
                                                         14.45     356.52 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2952/Z (SC7P5T_AOI22X1_CSC20L)
                                                         16.49     373.00 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_re[118] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     373.00 f
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_re[118] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     373.00 f
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U39/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         29.49     402.50 f
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_re[118] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     402.50 f
  U_BF_0/U_BF_0_0/dout_re[118] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     402.50 f
  U_BF_0/U_BF_0_1/din_re[118] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     402.50 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_re[118] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     402.50 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U614/Z (SC7P5T_INVX2_CSC20L)
                                                         11.44     413.93 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U814/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                          9.77     423.70 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_re_cal[118] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     423.70 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_re[118] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     423.70 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U857/Z (SC7P5T_INVX2_CSC20L)
                                                         11.50     435.20 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U858/Z (SC7P5T_NR2X1_MR_CSC20L)
                                                          8.79     443.99 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U883/Z (SC7P5T_OAI22X1_CSC20L)
                                                         17.46     461.46 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2524/Z (SC7P5T_OA22IA1A2X1_CSC20L)
                                                         30.76     492.22 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_4__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     492.22 r
  data arrival time                                                492.22

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_4__9_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -55.52    1294.48
  data required time                                              1294.48
  --------------------------------------------------------------------------
  data required time                                              1294.48
  data arrival time                                               -492.22
  --------------------------------------------------------------------------
  slack (MET)                                                      802.27


1
****************************************
From : din_re[98]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[98] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_5__8_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 f
  din_re[98] (in)                                         0.00      70.00 f
  U_BF_0/din_re[98] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 f
  U_BF_0/U_BF_0_0/din_re[98] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_re[98] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U512/Z (SC7P5T_INVX2_CSC20L)
                                                          6.38      76.38 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U604/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                          8.36      84.74 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_re_cal[98] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      84.74 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_re[98] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      84.74 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2637/Z (SC7P5T_INVX2_CSC20L)
                                                         10.73      95.47 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2638/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         17.03     112.50 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2641/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         21.03     133.53 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U373/Z (SC7P5T_INVX1_CSC20L)
                                                         12.64     146.18 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2844/Z (SC7P5T_AOI22X1_CSC20L)
                                                         14.79     160.96 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_re[108] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     160.96 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_re[108] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     160.96 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U48/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.34     194.31 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_re[108] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     194.31 r
  U_BF_0/U_BF_0_0/dout_re[108] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     194.31 r
  U_BF_0/U_BF_0_1/din_re[108] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     194.31 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_re[108] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     194.31 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U550/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     205.62 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U672/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         15.42     221.04 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_re_cal[108] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     221.04 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_re[108] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     221.04 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U454/Z (SC7P5T_INVX2_CSC20L)
                                                         11.94     232.98 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2342/Z (SC7P5T_AOI22X1_CSC20L)
                                                         28.58     261.56 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2343/Z (SC7P5T_OA22IA1A2X1_CSC20L)
                                                         31.56     293.11 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_5__8_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     293.11 r
  data arrival time                                                293.11

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_5__8_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -55.76    1294.24
  data required time                                              1294.24
  --------------------------------------------------------------------------
  data required time                                              1294.24
  data arrival time                                               -293.11
  --------------------------------------------------------------------------
  slack (MET)                                                     1001.13


1
****************************************
From : din_re[97]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[97] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_5__10_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_re[97] (in)                                         0.00      70.00 r
  U_BF_0/din_re[97] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_re[97] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_re[97] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U563/Z (SC7P5T_INVX2_CSC20L)
                                                          5.42      75.42 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U595/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         14.65      90.07 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_re_cal[97] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      90.07 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_re[97] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      90.07 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2307/Z (SC7P5T_INVX2_CSC20L)
                                                         11.38     101.45 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2308/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         14.69     116.14 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2310/Z (SC7P5T_NR2IAX2_CSC20L)
                                                         24.57     140.71 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2311/Z (SC7P5T_INVX2_CSC20L)
                                                          9.96     150.67 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2983/Z (SC7P5T_AOI22X1_CSC20L)
                                                         16.52     167.19 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_re[107] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     167.19 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_re[107] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     167.19 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U49/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.39     200.58 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_re[107] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     200.58 r
  U_BF_0/U_BF_0_0/dout_re[107] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     200.58 r
  U_BF_0/U_BF_0_1/din_re[107] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     200.58 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_re[107] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     200.58 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U490/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     211.89 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U671/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         15.44     227.33 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_re_cal[107] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     227.33 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_re[107] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     227.33 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U456/Z (SC7P5T_INVX2_CSC20L)
                                                         10.86     238.19 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U457/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         13.72     251.91 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U478/Z (SC7P5T_OA21X2_CSC20L)
                                                         26.41     278.32 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U480/Z (SC7P5T_OAI22X1_CSC20L)
                                                         19.15     297.46 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U481/Z (SC7P5T_OAI22X1_CSC20L)
                                                         22.22     319.68 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_5__10_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     319.68 r
  data arrival time                                                319.68

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_5__10_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -56.08    1293.92
  data required time                                              1293.92
  --------------------------------------------------------------------------
  data required time                                              1293.92
  data arrival time                                               -319.68
  --------------------------------------------------------------------------
  slack (MET)                                                      974.24


1
****************************************
From : din_re[96]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[96] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/add_re_reg_5__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_re[96] (in)                                         0.00      70.00 r
  U_BF_0/din_re[96] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_re[96] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_re[96] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U517/Z (SC7P5T_INVX2_CSC20L)
                                                          5.42      75.42 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U603/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         16.32      91.74 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_re_cal[96] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      91.74 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_re[96] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      91.74 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2026/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         27.69     119.43 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2028/Z (SC7P5T_NR2IAX2_CSC20L)
                                                         27.96     147.39 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2982/Z (SC7P5T_AOI22X1_CSC20L)
                                                         15.76     163.15 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_re[106] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     163.15 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_re[106] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     163.15 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U50/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.42     196.57 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_re[106] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     196.57 r
  U_BF_0/U_BF_0_0/dout_re[106] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     196.57 r
  U_BF_0/U_BF_0_1/din_re[106] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     196.57 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_re[106] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     196.57 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U435/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     207.89 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U670/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         13.72     221.61 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_re_cal[106] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     221.61 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_re[106] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     221.61 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U458/Z (SC7P5T_INVX2_CSC20L)
                                                         11.13     232.74 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2216/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         22.72     255.46 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2334/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         27.52     282.98 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2335/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         28.22     311.19 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2336/Z (SC7P5T_AO22IA1A2X1_CSC20L)
                                                         30.99     342.19 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/add_re_reg_5__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     342.19 r
  data arrival time                                                342.19

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/add_re_reg_5__9_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -54.53    1295.47
  data required time                                              1295.47
  --------------------------------------------------------------------------
  data required time                                              1295.47
  data arrival time                                               -342.19
  --------------------------------------------------------------------------
  slack (MET)                                                      953.29


1
****************************************
From : din_re[95]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[95] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_5__10_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_re[95] (in)                                         0.00      70.00 r
  U_BF_0/din_re[95] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_re[95] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_re[95] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U536/Z (SC7P5T_INVX2_CSC20L)
                                                          5.42      75.42 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U597/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         16.48      91.91 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_re_cal[95] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      91.91 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_re[95] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      91.91 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1809/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         23.24     115.15 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1811/Z (SC7P5T_NR2IAX2_CSC20L)
                                                         25.17     140.32 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3094/Z (SC7P5T_AOI22X1_CSC20L)
                                                         15.37     155.69 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_re[105] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     155.69 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_re[105] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     155.69 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U51/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.37     189.06 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_re[105] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     189.06 r
  U_BF_0/U_BF_0_0/dout_re[105] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     189.06 r
  U_BF_0/U_BF_0_1/din_re[105] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     189.06 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_re[105] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     189.06 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U376/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     200.38 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U669/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         18.99     219.36 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_re_cal[105] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     219.36 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_re[105] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     219.36 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U462/Z (SC7P5T_AN2X2_A_CSC20L)
                                                         27.68     247.04 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U475/Z (SC7P5T_OAI22X1_CSC20L)
                                                         18.72     265.76 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U476/Z (SC7P5T_AOI22X1_CSC20L)
                                                         30.84     296.61 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U478/Z (SC7P5T_OA21X2_CSC20L)
                                                         31.37     327.97 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U480/Z (SC7P5T_OAI22X1_CSC20L)
                                                         19.15     347.12 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U481/Z (SC7P5T_OAI22X1_CSC20L)
                                                         22.22     369.34 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_5__10_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     369.34 r
  data arrival time                                                369.34

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_5__10_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -56.08    1293.92
  data required time                                              1293.92
  --------------------------------------------------------------------------
  data required time                                              1293.92
  data arrival time                                               -369.34
  --------------------------------------------------------------------------
  slack (MET)                                                      924.58


1
****************************************
From : din_re[94]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[94] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/add_re_reg_5__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_re[94] (in)                                         0.00      70.00 r
  U_BF_0/din_re[94] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_re[94] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_re[94] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U561/Z (SC7P5T_INVX2_CSC20L)
                                                          5.42      75.42 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U602/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         16.32      91.74 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_re_cal[94] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      91.74 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_re[94] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      91.74 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1525/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         25.77     117.51 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1527/Z (SC7P5T_NR2IAX2_CSC20L)
                                                         26.93     144.44 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3093/Z (SC7P5T_AOI22X1_CSC20L)
                                                         15.58     160.03 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_re[104] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     160.03 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_re[104] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     160.03 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U52/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.40     193.42 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_re[104] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     193.42 r
  U_BF_0/U_BF_0_0/dout_re[104] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     193.42 r
  U_BF_0/U_BF_0_1/din_re[104] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     193.42 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_re[104] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     193.42 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U328/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     204.74 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U668/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         13.72     218.46 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_re_cal[104] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     218.46 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_re[104] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     218.46 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U463/Z (SC7P5T_INVX2_CSC20L)
                                                         11.13     229.59 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1907/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         22.72     252.31 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2064/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         27.52     279.83 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2216/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         28.22     308.04 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2334/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         27.52     335.56 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2335/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         28.22     363.78 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2336/Z (SC7P5T_AO22IA1A2X1_CSC20L)
                                                         30.99     394.77 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/add_re_reg_5__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     394.77 r
  data arrival time                                                394.77

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/add_re_reg_5__9_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -54.53    1295.47
  data required time                                              1295.47
  --------------------------------------------------------------------------
  data required time                                              1295.47
  data arrival time                                               -394.77
  --------------------------------------------------------------------------
  slack (MET)                                                      900.70


1
****************************************
From : din_re[93]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[93] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_5__10_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_re[93] (in)                                         0.00      70.00 r
  U_BF_0/din_re[93] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_re[93] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_re[93] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U593/Z (SC7P5T_INVX2_CSC20L)
                                                          4.58      74.58 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U598/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         15.96      90.54 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_re_cal[93] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      90.54 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_re[93] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      90.54 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1242/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         23.24     113.78 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1244/Z (SC7P5T_NR2IAX2_CSC20L)
                                                         25.17     138.95 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3062/Z (SC7P5T_AOI22X1_CSC20L)
                                                         15.37     154.32 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_re[103] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     154.32 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_re[103] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     154.32 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U53/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.37     187.70 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_re[103] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     187.70 r
  U_BF_0/U_BF_0_0/dout_re[103] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     187.70 r
  U_BF_0/U_BF_0_1/din_re[103] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     187.70 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_re[103] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     187.70 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U257/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     199.01 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U667/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         17.52     216.53 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_re_cal[103] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     216.53 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_re[103] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     216.53 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U467/Z (SC7P5T_AN2X2_A_CSC20L)
                                                         26.93     243.46 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U473/Z (SC7P5T_OAI22X1_CSC20L)
                                                         18.72     262.17 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U474/Z (SC7P5T_AOI22X1_CSC20L)
                                                         31.13     293.30 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U475/Z (SC7P5T_OAI22X1_CSC20L)
                                                         24.90     318.19 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U476/Z (SC7P5T_AOI22X1_CSC20L)
                                                         30.84     349.04 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U478/Z (SC7P5T_OA21X2_CSC20L)
                                                         31.37     380.41 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U480/Z (SC7P5T_OAI22X1_CSC20L)
                                                         19.15     399.55 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U481/Z (SC7P5T_OAI22X1_CSC20L)
                                                         22.22     421.77 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_5__10_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     421.77 r
  data arrival time                                                421.77

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_5__10_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -56.08    1293.92
  data required time                                              1293.92
  --------------------------------------------------------------------------
  data required time                                              1293.92
  data arrival time                                               -421.77
  --------------------------------------------------------------------------
  slack (MET)                                                      872.15


1
****************************************
From : din_re[92]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[92] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/add_re_reg_5__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_re[92] (in)                                         0.00      70.00 r
  U_BF_0/din_re[92] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_re[92] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_re[92] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U445/Z (SC7P5T_INVX2_CSC20L)
                                                          4.58      74.58 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U601/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         15.79      90.38 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_re_cal[92] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      90.38 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_re[92] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      90.38 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U737/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         25.77     116.15 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U739/Z (SC7P5T_NR2IAX2_CSC20L)
                                                         26.93     143.08 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2981/Z (SC7P5T_AOI22X1_CSC20L)
                                                         15.58     158.66 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_re[102] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     158.66 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_re[102] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     158.66 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U54/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.40     192.06 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_re[102] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     192.06 r
  U_BF_0/U_BF_0_0/dout_re[102] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     192.06 r
  U_BF_0/U_BF_0_1/din_re[102] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     192.06 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_re[102] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     192.06 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U162/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     203.37 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U666/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         13.72     217.09 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_re_cal[102] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     217.09 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_re[102] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     217.09 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U468/Z (SC7P5T_INVX2_CSC20L)
                                                         11.13     228.22 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1599/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         22.72     250.94 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1750/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         27.49     278.43 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1907/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         28.21     306.65 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2064/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         27.52     334.17 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2216/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         28.22     362.38 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2334/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         27.52     389.90 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2335/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         28.22     418.12 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2336/Z (SC7P5T_AO22IA1A2X1_CSC20L)
                                                         30.99     449.11 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/add_re_reg_5__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     449.11 r
  data arrival time                                                449.11

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/add_re_reg_5__9_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -54.53    1295.47
  data required time                                              1295.47
  --------------------------------------------------------------------------
  data required time                                              1295.47
  data arrival time                                               -449.11
  --------------------------------------------------------------------------
  slack (MET)                                                      846.36


1
****************************************
From : din_re[91]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[91] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_5__10_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_re[91] (in)                                         0.00      70.00 r
  U_BF_0/din_re[91] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_re[91] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_re[91] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U418/Z (SC7P5T_INVX2_CSC20L)
                                                          5.42      75.42 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U600/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         16.47      91.89 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_re_cal[91] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      91.89 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_re[91] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      91.89 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U732/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         28.42     120.31 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U760/Z (SC7P5T_NR2IAX2_CSC20L)
                                                         28.04     148.35 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2980/Z (SC7P5T_AOI22X1_CSC20L)
                                                         18.39     166.74 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_re[101] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     166.74 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_re[101] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     166.74 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U55/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.39     200.13 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_re[101] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     200.13 r
  U_BF_0/U_BF_0_0/dout_re[101] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     200.13 r
  U_BF_0/U_BF_0_1/din_re[101] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     200.13 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_re[101] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     200.13 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U159/Z (SC7P5T_INVX2_CSC20L)
                                                         10.24     210.37 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U664/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         18.56     228.93 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_re_cal[101] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     228.93 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_re[101] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     228.93 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U147/Z (SC7P5T_AN2X2_A_CSC20L)
                                                         27.28     256.21 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U471/Z (SC7P5T_OAI22X1_CSC20L)
                                                         19.22     275.43 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U472/Z (SC7P5T_AOI22X1_CSC20L)
                                                         30.70     306.13 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U473/Z (SC7P5T_OAI22X1_CSC20L)
                                                         24.89     331.02 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U474/Z (SC7P5T_AOI22X1_CSC20L)
                                                         31.13     362.15 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U475/Z (SC7P5T_OAI22X1_CSC20L)
                                                         24.90     387.04 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U476/Z (SC7P5T_AOI22X1_CSC20L)
                                                         30.84     417.89 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U478/Z (SC7P5T_OA21X2_CSC20L)
                                                         31.37     449.26 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U480/Z (SC7P5T_OAI22X1_CSC20L)
                                                         19.15     468.40 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U481/Z (SC7P5T_OAI22X1_CSC20L)
                                                         22.22     490.62 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_5__10_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     490.62 r
  data arrival time                                                490.62

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_5__10_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -56.08    1293.92
  data required time                                              1293.92
  --------------------------------------------------------------------------
  data required time                                              1293.92
  data arrival time                                               -490.62
  --------------------------------------------------------------------------
  slack (MET)                                                      803.30


1
****************************************
From : din_re[90]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[90] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_5__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_re[90] (in)                                         0.00      70.00 r
  U_BF_0/din_re[90] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_re[90] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_re[90] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U504/Z (SC7P5T_INVX2_CSC20L)
                                                          5.42      75.42 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U599/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         12.98      88.40 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_re_cal[90] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      88.40 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_re[90] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      88.40 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2836/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         17.76     106.17 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U516/Z (SC7P5T_INVX1_CSC20L)
                                                         13.15     119.32 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2837/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         16.56     135.88 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U399/Z (SC7P5T_INVX1_CSC20L)
                                                         14.65     150.53 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2838/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         16.93     167.46 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U295/Z (SC7P5T_INVX1_CSC20L)
                                                         17.11     184.57 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2839/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         20.93     205.50 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U260/Z (SC7P5T_INVX1_CSC20L)
                                                         14.60     220.10 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2840/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         16.91     237.01 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U200/Z (SC7P5T_INVX1_CSC20L)
                                                         17.11     254.12 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2841/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         20.93     275.05 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U141/Z (SC7P5T_INVX1_CSC20L)
                                                         14.60     289.65 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2842/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         16.91     306.57 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U79/Z (SC7P5T_INVX1_CSC20L)
                                                         17.07     323.64 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2843/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         20.92     344.56 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U63/Z (SC7P5T_INVX1_CSC20L)
                                                         14.52     359.08 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2844/Z (SC7P5T_AOI22X1_CSC20L)
                                                         16.50     375.58 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_re[108] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     375.58 f
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_re[108] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     375.58 f
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U48/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         29.49     405.08 f
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_re[108] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     405.08 f
  U_BF_0/U_BF_0_0/dout_re[108] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     405.08 f
  U_BF_0/U_BF_0_1/din_re[108] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     405.08 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_re[108] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     405.08 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U550/Z (SC7P5T_INVX2_CSC20L)
                                                         11.44     416.51 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U672/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                          9.77     426.28 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_re_cal[108] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     426.28 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_re[108] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     426.28 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U454/Z (SC7P5T_INVX2_CSC20L)
                                                         11.50     437.78 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U455/Z (SC7P5T_NR2X1_MR_CSC20L)
                                                          8.79     446.57 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U480/Z (SC7P5T_OAI22X1_CSC20L)
                                                         17.46     464.04 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2345/Z (SC7P5T_OA22IA1A2X1_CSC20L)
                                                         30.76     494.80 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_5__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     494.80 r
  data arrival time                                                494.80

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_5__9_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -55.52    1294.48
  data required time                                              1294.48
  --------------------------------------------------------------------------
  data required time                                              1294.48
  data arrival time                                               -494.80
  --------------------------------------------------------------------------
  slack (MET)                                                      799.69


1
****************************************
From : din_re[89]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[89] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_6__8_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 f
  din_re[89] (in)                                         0.00      70.00 f
  U_BF_0/din_re[89] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 f
  U_BF_0/U_BF_0_0/din_re[89] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_re[89] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U458/Z (SC7P5T_INVX2_CSC20L)
                                                          6.38      76.38 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U736/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                          8.36      84.74 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_re_cal[89] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      84.74 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_re[89] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      84.74 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2816/Z (SC7P5T_INVX2_CSC20L)
                                                         10.73      95.47 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2817/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         16.88     112.35 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2820/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         20.93     133.28 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U324/Z (SC7P5T_INVX1_CSC20L)
                                                         12.64     145.92 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2961/Z (SC7P5T_AOI22X1_CSC20L)
                                                         14.79     160.71 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_re[98] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     160.71 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_re[98] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     160.71 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U58/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.34     194.05 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_re[98] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     194.05 r
  U_BF_0/U_BF_0_0/dout_re[98] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     194.05 r
  U_BF_0/U_BF_0_1/din_re[98] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     194.05 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_re[98] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     194.05 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U616/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     205.37 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U824/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         15.42     220.78 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_re_cal[98] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     220.78 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_re[98] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     220.78 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U795/Z (SC7P5T_INVX2_CSC20L)
                                                         11.94     232.72 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2493/Z (SC7P5T_AOI22X1_CSC20L)
                                                         28.58     261.30 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2494/Z (SC7P5T_OA22IA1A2X1_CSC20L)
                                                         31.56     292.86 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_6__8_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     292.86 r
  data arrival time                                                292.86

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_6__8_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -55.76    1294.24
  data required time                                              1294.24
  --------------------------------------------------------------------------
  data required time                                              1294.24
  data arrival time                                               -292.86
  --------------------------------------------------------------------------
  slack (MET)                                                     1001.38


1
****************************************
From : din_re[88]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[88] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_6__10_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_re[88] (in)                                         0.00      70.00 r
  U_BF_0/din_re[88] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_re[88] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_re[88] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U420/Z (SC7P5T_INVX2_CSC20L)
                                                          5.42      75.42 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U728/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         14.65      90.07 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_re_cal[88] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      90.07 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_re[88] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      90.07 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2540/Z (SC7P5T_INVX2_CSC20L)
                                                         11.38     101.45 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2541/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         14.69     116.14 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2543/Z (SC7P5T_NR2IAX2_CSC20L)
                                                         24.57     140.71 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2544/Z (SC7P5T_INVX2_CSC20L)
                                                          9.96     150.67 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3020/Z (SC7P5T_AOI22X1_CSC20L)
                                                         16.52     167.19 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_re[97] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     167.19 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_re[97] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     167.19 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U316/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.39     200.58 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_re[97] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     200.58 r
  U_BF_0/U_BF_0_0/dout_re[97] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     200.58 r
  U_BF_0/U_BF_0_1/din_re[97] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     200.58 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_re[97] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     200.58 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U514/Z (SC7P5T_INVX2_CSC20L)
                                                          9.95     210.53 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U823/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         13.42     223.95 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_re_cal[97] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     223.95 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_re[97] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     223.95 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U797/Z (SC7P5T_INVX2_CSC20L)
                                                         10.41     234.36 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U798/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         13.57     247.93 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U819/Z (SC7P5T_OA21X2_CSC20L)
                                                         26.41     274.34 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U821/Z (SC7P5T_OAI22X1_CSC20L)
                                                         19.15     293.48 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U822/Z (SC7P5T_OAI22X1_CSC20L)
                                                         22.22     315.70 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_6__10_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     315.70 r
  data arrival time                                                315.70

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_6__10_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -56.08    1293.92
  data required time                                              1293.92
  --------------------------------------------------------------------------
  data required time                                              1293.92
  data arrival time                                               -315.70
  --------------------------------------------------------------------------
  slack (MET)                                                      978.22


1
****************************************
From : din_re[87]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[87] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/add_re_reg_6__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_re[87] (in)                                         0.00      70.00 r
  U_BF_0/din_re[87] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_re[87] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_re[87] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U441/Z (SC7P5T_INVX2_CSC20L)
                                                          5.42      75.42 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U735/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         16.32      91.74 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_re_cal[87] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      91.74 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_re[87] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      91.74 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2188/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         27.69     119.43 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2190/Z (SC7P5T_NR2IAX2_CSC20L)
                                                         27.96     147.39 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3153/Z (SC7P5T_AOI22X1_CSC20L)
                                                         15.76     163.15 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_re[96] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     163.15 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_re[96] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     163.15 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U59/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.42     196.57 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_re[96] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     196.57 r
  U_BF_0/U_BF_0_0/dout_re[96] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     196.57 r
  U_BF_0/U_BF_0_1/din_re[96] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     196.57 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_re[96] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     196.57 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U459/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     207.89 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U822/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         13.72     221.61 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_re_cal[96] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     221.61 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_re[96] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     221.61 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U799/Z (SC7P5T_INVX2_CSC20L)
                                                         11.13     232.74 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2282/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         22.72     255.46 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2386/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         27.52     282.98 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2387/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         28.22     311.19 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2388/Z (SC7P5T_AO22IA1A2X1_CSC20L)
                                                         30.99     342.19 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/add_re_reg_6__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     342.19 r
  data arrival time                                                342.19

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/add_re_reg_6__9_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -54.53    1295.47
  data required time                                              1295.47
  --------------------------------------------------------------------------
  data required time                                              1295.47
  data arrival time                                               -342.19
  --------------------------------------------------------------------------
  slack (MET)                                                      953.29


1
****************************************
From : din_re[86]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[86] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_6__10_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_re[86] (in)                                         0.00      70.00 r
  U_BF_0/din_re[86] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_re[86] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_re[86] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U488/Z (SC7P5T_INVX2_CSC20L)
                                                          4.58      74.58 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U729/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         15.96      90.54 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_re_cal[86] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      90.54 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_re[86] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      90.54 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1947/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         22.83     113.37 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1949/Z (SC7P5T_NR2IAX2_CSC20L)
                                                         25.14     138.51 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3152/Z (SC7P5T_AOI22X1_CSC20L)
                                                         15.36     153.87 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_re[95] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     153.87 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_re[95] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     153.87 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U60/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.37     187.24 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_re[95] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     187.24 r
  U_BF_0/U_BF_0_0/dout_re[95] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     187.24 r
  U_BF_0/U_BF_0_1/din_re[95] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     187.24 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_re[95] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     187.24 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U401/Z (SC7P5T_INVX2_CSC20L)
                                                         10.24     197.47 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U821/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         18.56     216.04 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_re_cal[95] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     216.04 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_re[95] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     216.04 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U803/Z (SC7P5T_AN2X2_A_CSC20L)
                                                         27.68     243.71 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U816/Z (SC7P5T_OAI22X1_CSC20L)
                                                         18.72     262.44 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U817/Z (SC7P5T_AOI22X1_CSC20L)
                                                         30.84     293.28 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U819/Z (SC7P5T_OA21X2_CSC20L)
                                                         31.37     324.65 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U821/Z (SC7P5T_OAI22X1_CSC20L)
                                                         19.15     343.79 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U822/Z (SC7P5T_OAI22X1_CSC20L)
                                                         22.22     366.01 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_6__10_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     366.01 r
  data arrival time                                                366.01

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_6__10_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -56.08    1293.92
  data required time                                              1293.92
  --------------------------------------------------------------------------
  data required time                                              1293.92
  data arrival time                                               -366.01
  --------------------------------------------------------------------------
  slack (MET)                                                      927.91


1
****************************************
From : din_re[85]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[85] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/add_re_reg_6__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_re[85] (in)                                         0.00      70.00 r
  U_BF_0/din_re[85] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_re[85] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_re[85] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U476/Z (SC7P5T_INVX2_CSC20L)
                                                          5.42      75.42 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U734/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         16.32      91.74 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_re_cal[85] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      91.74 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_re[85] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      91.74 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1622/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         25.31     117.05 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1624/Z (SC7P5T_NR2IAX2_CSC20L)
                                                         26.90     143.96 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3151/Z (SC7P5T_AOI22X1_CSC20L)
                                                         15.56     159.52 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_re[94] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     159.52 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_re[94] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     159.52 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U61/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.40     192.91 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_re[94] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     192.91 r
  U_BF_0/U_BF_0_0/dout_re[94] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     192.91 r
  U_BF_0/U_BF_0_1/din_re[94] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     192.91 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_re[94] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     192.91 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U348/Z (SC7P5T_INVX2_CSC20L)
                                                         10.24     203.15 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U820/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         13.30     216.45 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_re_cal[94] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     216.45 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_re[94] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     216.45 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U804/Z (SC7P5T_INVX2_CSC20L)
                                                         11.63     228.08 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1984/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         22.90     250.98 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2195/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         27.52     278.50 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2282/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         28.22     306.71 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2386/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         27.52     334.24 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2387/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         28.22     362.45 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2388/Z (SC7P5T_AO22IA1A2X1_CSC20L)
                                                         30.99     393.44 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/add_re_reg_6__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     393.44 r
  data arrival time                                                393.44

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/add_re_reg_6__9_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -54.53    1295.47
  data required time                                              1295.47
  --------------------------------------------------------------------------
  data required time                                              1295.47
  data arrival time                                               -393.44
  --------------------------------------------------------------------------
  slack (MET)                                                      902.03


1
****************************************
From : din_re[84]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[84] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_6__10_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_re[84] (in)                                         0.00      70.00 r
  U_BF_0/din_re[84] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_re[84] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_re[84] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U576/Z (SC7P5T_INVX2_CSC20L)
                                                          4.58      74.58 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U730/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         15.96      90.54 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_re_cal[84] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      90.54 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_re[84] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      90.54 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1369/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         22.83     113.37 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1371/Z (SC7P5T_NR2IAX2_CSC20L)
                                                         25.14     138.51 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3150/Z (SC7P5T_AOI22X1_CSC20L)
                                                         15.36     153.87 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_re[93] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     153.87 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_re[93] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     153.87 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U62/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.37     187.24 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_re[93] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     187.24 r
  U_BF_0/U_BF_0_0/dout_re[93] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     187.24 r
  U_BF_0/U_BF_0_1/din_re[93] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     187.24 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_re[93] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     187.24 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U287/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     198.55 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U819/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         18.99     217.54 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_re_cal[93] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     217.54 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_re[93] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     217.54 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U808/Z (SC7P5T_AN2X2_A_CSC20L)
                                                         28.30     245.84 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U814/Z (SC7P5T_OAI22X1_CSC20L)
                                                         18.73     264.56 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U815/Z (SC7P5T_AOI22X1_CSC20L)
                                                         31.13     295.69 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U816/Z (SC7P5T_OAI22X1_CSC20L)
                                                         24.90     320.59 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U817/Z (SC7P5T_AOI22X1_CSC20L)
                                                         30.84     351.43 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U819/Z (SC7P5T_OA21X2_CSC20L)
                                                         31.37     382.80 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U821/Z (SC7P5T_OAI22X1_CSC20L)
                                                         19.15     401.94 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U822/Z (SC7P5T_OAI22X1_CSC20L)
                                                         22.22     424.16 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_6__10_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     424.16 r
  data arrival time                                                424.16

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_6__10_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -56.08    1293.92
  data required time                                              1293.92
  --------------------------------------------------------------------------
  data required time                                              1293.92
  data arrival time                                               -424.16
  --------------------------------------------------------------------------
  slack (MET)                                                      869.76


1
****************************************
From : din_re[83]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[83] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/add_re_reg_6__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_re[83] (in)                                         0.00      70.00 r
  U_BF_0/din_re[83] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_re[83] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_re[83] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U552/Z (SC7P5T_INVX2_CSC20L)
                                                          4.58      74.58 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U733/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         15.79      90.38 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_re_cal[83] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      90.38 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_re[83] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      90.38 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1070/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         25.31     115.69 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1072/Z (SC7P5T_NR2IAX2_CSC20L)
                                                         26.90     142.59 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3059/Z (SC7P5T_AOI22X1_CSC20L)
                                                         15.56     158.15 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_re[92] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     158.15 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_re[92] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     158.15 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U63/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.40     191.55 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_re[92] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     191.55 r
  U_BF_0/U_BF_0_0/dout_re[92] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     191.55 r
  U_BF_0/U_BF_0_1/din_re[92] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     191.55 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_re[92] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     191.55 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U249/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     202.86 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U818/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         13.72     216.58 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_re_cal[92] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     216.58 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_re[92] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     216.58 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U809/Z (SC7P5T_INVX2_CSC20L)
                                                         11.63     228.22 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1649/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         22.90     251.11 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1822/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         27.50     278.61 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1984/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         28.21     306.82 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2195/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         27.52     334.34 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2282/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         28.22     362.56 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2386/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         27.52     390.08 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2387/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         28.22     418.30 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2388/Z (SC7P5T_AO22IA1A2X1_CSC20L)
                                                         30.99     449.29 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/add_re_reg_6__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     449.29 r
  data arrival time                                                449.29

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/add_re_reg_6__9_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -54.53    1295.47
  data required time                                              1295.47
  --------------------------------------------------------------------------
  data required time                                              1295.47
  data arrival time                                               -449.29
  --------------------------------------------------------------------------
  slack (MET)                                                      846.19


1
****************************************
From : din_re[82]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[82] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_6__10_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_re[82] (in)                                         0.00      70.00 r
  U_BF_0/din_re[82] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_re[82] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_re[82] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U548/Z (SC7P5T_INVX2_CSC20L)
                                                          4.58      74.58 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U732/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         15.94      90.53 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_re_cal[82] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      90.53 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_re[82] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      90.53 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U887/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         28.01     118.54 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U889/Z (SC7P5T_NR2IAX2_CSC20L)
                                                         28.02     146.56 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3019/Z (SC7P5T_AOI22X1_CSC20L)
                                                         18.38     164.94 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_re[91] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     164.94 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_re[91] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     164.94 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U64/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.39     198.33 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_re[91] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     198.33 r
  U_BF_0/U_BF_0_0/dout_re[91] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     198.33 r
  U_BF_0/U_BF_0_1/din_re[91] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     198.33 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_re[91] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     198.33 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U230/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     209.65 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U816/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         18.99     228.63 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_re_cal[91] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     228.63 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_re[91] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     228.63 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U367/Z (SC7P5T_AN2X2_A_CSC20L)
                                                         28.21     256.85 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U812/Z (SC7P5T_OAI22X1_CSC20L)
                                                         19.23     276.08 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U813/Z (SC7P5T_AOI22X1_CSC20L)
                                                         30.70     306.77 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U814/Z (SC7P5T_OAI22X1_CSC20L)
                                                         24.89     331.66 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U815/Z (SC7P5T_AOI22X1_CSC20L)
                                                         31.13     362.79 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U816/Z (SC7P5T_OAI22X1_CSC20L)
                                                         24.90     387.69 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U817/Z (SC7P5T_AOI22X1_CSC20L)
                                                         30.84     418.53 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U819/Z (SC7P5T_OA21X2_CSC20L)
                                                         31.37     449.90 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U821/Z (SC7P5T_OAI22X1_CSC20L)
                                                         19.15     469.04 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U822/Z (SC7P5T_OAI22X1_CSC20L)
                                                         22.22     491.26 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_6__10_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     491.26 r
  data arrival time                                                491.26

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_6__10_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -56.08    1293.92
  data required time                                              1293.92
  --------------------------------------------------------------------------
  data required time                                              1293.92
  data arrival time                                               -491.26
  --------------------------------------------------------------------------
  slack (MET)                                                      802.66


1
****************************************
From : din_re[81]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[81] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_6__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_re[81] (in)                                         0.00      70.00 r
  U_BF_0/din_re[81] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_re[81] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_re[81] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U523/Z (SC7P5T_INVX2_CSC20L)
                                                          5.42      75.42 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U731/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         12.98      88.40 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_re_cal[81] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      88.40 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_re[81] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      88.40 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2953/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         17.39     105.80 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U410/Z (SC7P5T_INVX1_CSC20L)
                                                         13.10     118.90 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2954/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         16.55     135.45 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U515/Z (SC7P5T_INVX1_CSC20L)
                                                         14.62     150.07 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2955/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         16.92     166.99 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U279/Z (SC7P5T_INVX1_CSC20L)
                                                         17.07     184.06 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2956/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         20.92     204.99 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U239/Z (SC7P5T_INVX1_CSC20L)
                                                         14.57     219.56 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2957/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         16.91     236.47 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U175/Z (SC7P5T_INVX1_CSC20L)
                                                         17.07     253.54 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2958/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         20.92     274.46 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U109/Z (SC7P5T_INVX1_CSC20L)
                                                         14.57     289.04 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2959/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         16.91     305.94 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U74/Z (SC7P5T_INVX1_CSC20L)
                                                         17.07     323.02 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2960/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         20.92     343.94 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U46/Z (SC7P5T_INVX1_CSC20L)
                                                         14.52     358.46 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2961/Z (SC7P5T_AOI22X1_CSC20L)
                                                         16.50     374.96 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_re[98] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     374.96 f
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_re[98] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     374.96 f
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U58/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         29.49     404.45 f
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_re[98] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     404.45 f
  U_BF_0/U_BF_0_0/dout_re[98] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     404.45 f
  U_BF_0/U_BF_0_1/din_re[98] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     404.45 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_re[98] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     404.45 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U616/Z (SC7P5T_INVX2_CSC20L)
                                                         11.44     415.89 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U824/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                          9.77     425.66 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_re_cal[98] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     425.66 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_re[98] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     425.66 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U795/Z (SC7P5T_INVX2_CSC20L)
                                                         11.50     437.16 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U796/Z (SC7P5T_NR2X1_MR_CSC20L)
                                                          8.79     445.95 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U821/Z (SC7P5T_OAI22X1_CSC20L)
                                                         17.46     463.41 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2525/Z (SC7P5T_OA22IA1A2X1_CSC20L)
                                                         30.76     494.18 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_6__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     494.18 r
  data arrival time                                                494.18

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_6__9_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -55.52    1294.48
  data required time                                              1294.48
  --------------------------------------------------------------------------
  data required time                                              1294.48
  data arrival time                                               -494.18
  --------------------------------------------------------------------------
  slack (MET)                                                      800.31


1
****************************************
From : din_re[80]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[80] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_7__8_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 f
  din_re[80] (in)                                         0.00      70.00 f
  U_BF_0/din_re[80] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 f
  U_BF_0/U_BF_0_0/din_re[80] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_re[80] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U422/Z (SC7P5T_INVX2_CSC20L)
                                                          6.38      76.38 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U745/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                          8.36      84.74 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_re_cal[80] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      84.74 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_re[80] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      84.74 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2791/Z (SC7P5T_INVX2_CSC20L)
                                                          9.74      94.48 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2792/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         16.58     111.06 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2795/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         20.93     131.99 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U328/Z (SC7P5T_INVX1_CSC20L)
                                                         12.63     144.62 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2970/Z (SC7P5T_AOI22X1_CSC20L)
                                                         14.79     159.41 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_re[88] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     159.41 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_re[88] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     159.41 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U67/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.34     192.75 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_re[88] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     192.75 r
  U_BF_0/U_BF_0_0/dout_re[88] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     192.75 r
  U_BF_0/U_BF_0_1/din_re[88] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     192.75 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_re[88] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     192.75 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U612/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     204.06 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U834/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         15.42     219.48 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_re_cal[88] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     219.48 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_re[88] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     219.48 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U919/Z (SC7P5T_INVX2_CSC20L)
                                                         12.48     231.96 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2486/Z (SC7P5T_AOI22X1_CSC20L)
                                                         28.77     260.73 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U115/Z (SC7P5T_OA22IA1A2X1_CSC20L)
                                                         31.56     292.29 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_7__8_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     292.29 r
  data arrival time                                                292.29

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_7__8_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -55.76    1294.24
  data required time                                              1294.24
  --------------------------------------------------------------------------
  data required time                                              1294.24
  data arrival time                                               -292.29
  --------------------------------------------------------------------------
  slack (MET)                                                     1001.95


1
****************************************
From : din_re[79]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[79] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_7__10_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_re[79] (in)                                         0.00      70.00 r
  U_BF_0/din_re[79] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_re[79] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_re[79] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U508/Z (SC7P5T_INVX2_CSC20L)
                                                          5.42      75.42 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U737/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         14.65      90.07 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_re_cal[79] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      90.07 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_re[79] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      90.07 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2464/Z (SC7P5T_INVX2_CSC20L)
                                                         10.37     100.44 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2465/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         14.31     114.76 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2467/Z (SC7P5T_NR2IAX2_CSC20L)
                                                         24.57     139.33 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2468/Z (SC7P5T_INVX2_CSC20L)
                                                          9.96     149.29 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3022/Z (SC7P5T_AOI22X1_CSC20L)
                                                         16.52     165.80 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_re[87] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     165.80 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_re[87] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     165.80 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U68/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.39     199.19 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_re[87] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     199.19 r
  U_BF_0/U_BF_0_0/dout_re[87] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     199.19 r
  U_BF_0/U_BF_0_1/din_re[87] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     199.19 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_re[87] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     199.19 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U512/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     210.51 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U833/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         15.44     225.95 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_re_cal[87] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     225.95 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_re[87] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     225.95 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U921/Z (SC7P5T_INVX2_CSC20L)
                                                         11.35     237.30 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U922/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         13.88     251.18 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U943/Z (SC7P5T_OA21X2_CSC20L)
                                                         26.41     277.59 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U945/Z (SC7P5T_OAI22X1_CSC20L)
                                                         19.15     296.74 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U946/Z (SC7P5T_OAI22X1_CSC20L)
                                                         22.22     318.95 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_7__10_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     318.95 r
  data arrival time                                                318.95

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_7__10_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -56.08    1293.92
  data required time                                              1293.92
  --------------------------------------------------------------------------
  data required time                                              1293.92
  data arrival time                                               -318.95
  --------------------------------------------------------------------------
  slack (MET)                                                      974.97


1
****************************************
From : din_re[78]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[78] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/add_re_reg_7__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_re[78] (in)                                         0.00      70.00 r
  U_BF_0/din_re[78] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_re[78] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_re[78] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U510/Z (SC7P5T_INVX2_CSC20L)
                                                          5.42      75.42 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U744/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         16.32      91.74 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_re_cal[78] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      91.74 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_re[78] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      91.74 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2174/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         26.45     118.19 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2176/Z (SC7P5T_NR2IAX2_CSC20L)
                                                         27.90     146.09 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3157/Z (SC7P5T_AOI22X1_CSC20L)
                                                         15.71     161.80 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_re[86] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     161.80 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_re[86] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     161.80 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U69/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.41     195.21 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_re[86] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     195.21 r
  U_BF_0/U_BF_0_0/dout_re[86] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     195.21 r
  U_BF_0/U_BF_0_1/din_re[86] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     195.21 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_re[86] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     195.21 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U458/Z (SC7P5T_INVX2_CSC20L)
                                                         10.24     205.44 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U832/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         13.30     218.74 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_re_cal[86] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     218.74 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_re[86] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     218.74 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U923/Z (SC7P5T_INVX2_CSC20L)
                                                         11.63     230.38 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2278/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         22.90     253.28 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2402/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         27.52     280.80 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2403/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         28.22     309.01 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2404/Z (SC7P5T_AO22IA1A2X1_CSC20L)
                                                         30.99     340.00 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/add_re_reg_7__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     340.00 r
  data arrival time                                                340.00

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/add_re_reg_7__9_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -54.53    1295.47
  data required time                                              1295.47
  --------------------------------------------------------------------------
  data required time                                              1295.47
  data arrival time                                               -340.00
  --------------------------------------------------------------------------
  slack (MET)                                                      955.46


1
****************************************
From : din_re[77]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[77] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_7__10_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_re[77] (in)                                         0.00      70.00 r
  U_BF_0/din_re[77] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_re[77] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_re[77] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U516/Z (SC7P5T_INVX2_CSC20L)
                                                          4.58      74.58 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U738/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         15.96      90.54 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_re_cal[77] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      90.54 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_re[77] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      90.54 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1897/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         21.71     112.25 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1899/Z (SC7P5T_NR2IAX2_CSC20L)
                                                         25.05     137.30 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3156/Z (SC7P5T_AOI22X1_CSC20L)
                                                         15.32     152.62 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_re[85] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     152.62 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_re[85] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     152.62 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U70/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.37     185.99 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_re[85] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     185.99 r
  U_BF_0/U_BF_0_0/dout_re[85] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     185.99 r
  U_BF_0/U_BF_0_1/din_re[85] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     185.99 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_re[85] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     185.99 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U402/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     197.30 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U831/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         18.99     216.29 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_re_cal[85] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     216.29 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_re[85] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     216.29 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U927/Z (SC7P5T_AN2X2_A_CSC20L)
                                                         28.30     244.59 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U940/Z (SC7P5T_OAI22X1_CSC20L)
                                                         18.73     263.31 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U941/Z (SC7P5T_AOI22X1_CSC20L)
                                                         30.84     294.16 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U943/Z (SC7P5T_OA21X2_CSC20L)
                                                         31.37     325.53 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U945/Z (SC7P5T_OAI22X1_CSC20L)
                                                         19.15     344.67 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U946/Z (SC7P5T_OAI22X1_CSC20L)
                                                         22.22     366.89 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_7__10_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     366.89 r
  data arrival time                                                366.89

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_7__10_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -56.08    1293.92
  data required time                                              1293.92
  --------------------------------------------------------------------------
  data required time                                              1293.92
  data arrival time                                               -366.89
  --------------------------------------------------------------------------
  slack (MET)                                                      927.03


1
****************************************
From : din_re[76]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[76] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/add_re_reg_7__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_re[76] (in)                                         0.00      70.00 r
  U_BF_0/din_re[76] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_re[76] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_re[76] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U543/Z (SC7P5T_INVX2_CSC20L)
                                                          4.58      74.58 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U743/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         15.79      90.38 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_re_cal[76] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      90.38 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_re[76] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      90.38 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1691/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         24.06     114.44 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1693/Z (SC7P5T_NR2IAX2_CSC20L)
                                                         26.82     141.26 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3155/Z (SC7P5T_AOI22X1_CSC20L)
                                                         15.49     156.75 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_re[84] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     156.75 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_re[84] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     156.75 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U71/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.39     190.14 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_re[84] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     190.14 r
  U_BF_0/U_BF_0_0/dout_re[84] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     190.14 r
  U_BF_0/U_BF_0_1/din_re[84] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     190.14 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_re[84] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     190.14 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U350/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     201.45 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U830/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         13.72     215.17 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_re_cal[84] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     215.17 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_re[84] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     215.17 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U928/Z (SC7P5T_INVX2_CSC20L)
                                                         11.63     226.81 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1978/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         22.90     249.71 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2191/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         27.52     277.23 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2278/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         28.22     305.44 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2402/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         27.52     332.96 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2403/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         28.22     361.18 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2404/Z (SC7P5T_AO22IA1A2X1_CSC20L)
                                                         30.99     392.17 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/add_re_reg_7__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     392.17 r
  data arrival time                                                392.17

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/add_re_reg_7__9_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -54.53    1295.47
  data required time                                              1295.47
  --------------------------------------------------------------------------
  data required time                                              1295.47
  data arrival time                                               -392.17
  --------------------------------------------------------------------------
  slack (MET)                                                      903.30


1
****************************************
From : din_re[75]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[75] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_7__10_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_re[75] (in)                                         0.00      70.00 r
  U_BF_0/din_re[75] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_re[75] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_re[75] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U550/Z (SC7P5T_INVX2_CSC20L)
                                                          5.42      75.42 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U739/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         16.48      91.91 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_re_cal[75] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      91.91 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_re[75] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      91.91 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1341/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         21.71     113.62 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1343/Z (SC7P5T_NR2IAX2_CSC20L)
                                                         25.05     138.67 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3154/Z (SC7P5T_AOI22X1_CSC20L)
                                                         15.32     153.99 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_re[83] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     153.99 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_re[83] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     153.99 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U72/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.37     187.35 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_re[83] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     187.35 r
  U_BF_0/U_BF_0_0/dout_re[83] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     187.35 r
  U_BF_0/U_BF_0_1/din_re[83] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     187.35 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_re[83] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     187.35 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U285/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     198.67 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U829/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         18.99     217.65 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_re_cal[83] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     217.65 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_re[83] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     217.65 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U932/Z (SC7P5T_AN2X2_A_CSC20L)
                                                         28.30     245.95 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U938/Z (SC7P5T_OAI22X1_CSC20L)
                                                         18.73     264.68 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U939/Z (SC7P5T_AOI22X1_CSC20L)
                                                         31.13     295.81 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U940/Z (SC7P5T_OAI22X1_CSC20L)
                                                         24.90     320.70 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U941/Z (SC7P5T_AOI22X1_CSC20L)
                                                         30.84     351.54 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U943/Z (SC7P5T_OA21X2_CSC20L)
                                                         31.37     382.91 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U945/Z (SC7P5T_OAI22X1_CSC20L)
                                                         19.15     402.06 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U946/Z (SC7P5T_OAI22X1_CSC20L)
                                                         22.22     424.27 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_7__10_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     424.27 r
  data arrival time                                                424.27

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_7__10_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -56.08    1293.92
  data required time                                              1293.92
  --------------------------------------------------------------------------
  data required time                                              1293.92
  data arrival time                                               -424.27
  --------------------------------------------------------------------------
  slack (MET)                                                      869.65


1
****************************************
From : din_re[74]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[74] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/add_re_reg_7__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_re[74] (in)                                         0.00      70.00 r
  U_BF_0/din_re[74] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_re[74] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_re[74] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U558/Z (SC7P5T_INVX2_CSC20L)
                                                          5.42      75.42 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U742/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         16.32      91.74 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_re_cal[74] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      91.74 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_re[74] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      91.74 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1086/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         25.31     117.05 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1088/Z (SC7P5T_NR2IAX2_CSC20L)
                                                         26.90     143.96 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3060/Z (SC7P5T_AOI22X1_CSC20L)
                                                         15.56     159.52 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_re[82] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     159.52 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_re[82] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     159.52 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U315/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.40     192.91 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_re[82] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     192.91 r
  U_BF_0/U_BF_0_0/dout_re[82] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     192.91 r
  U_BF_0/U_BF_0_1/din_re[82] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     192.91 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_re[82] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     192.91 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U253/Z (SC7P5T_INVX2_CSC20L)
                                                          9.95     202.86 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U828/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         11.68     214.55 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_re_cal[82] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     214.55 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_re[82] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     214.55 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U933/Z (SC7P5T_INVX2_CSC20L)
                                                         10.96     225.50 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1645/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         22.66     248.17 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1814/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         27.49     275.66 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1978/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         28.21     303.87 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2191/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         27.52     331.39 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2278/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         28.22     359.61 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2402/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         27.52     387.13 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2403/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         28.22     415.35 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2404/Z (SC7P5T_AO22IA1A2X1_CSC20L)
                                                         30.99     446.34 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/add_re_reg_7__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     446.34 r
  data arrival time                                                446.34

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/add_re_reg_7__9_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -54.53    1295.47
  data required time                                              1295.47
  --------------------------------------------------------------------------
  data required time                                              1295.47
  data arrival time                                               -446.34
  --------------------------------------------------------------------------
  slack (MET)                                                      849.13


1
****************************************
From : din_re[73]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[73] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_7__10_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_re[73] (in)                                         0.00      70.00 r
  U_BF_0/din_re[73] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_re[73] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_re[73] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U591/Z (SC7P5T_INVX2_CSC20L)
                                                          5.42      75.42 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U741/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         16.47      91.89 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_re_cal[73] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      91.89 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_re[73] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      91.89 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U898/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         28.01     119.90 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U900/Z (SC7P5T_NR2IAX2_CSC20L)
                                                         28.02     147.93 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3021/Z (SC7P5T_AOI22X1_CSC20L)
                                                         18.38     166.31 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_re[81] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     166.31 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_re[81] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     166.31 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U73/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.39     199.70 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_re[81] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     199.70 r
  U_BF_0/U_BF_0_0/dout_re[81] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     199.70 r
  U_BF_0/U_BF_0_1/din_re[81] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     199.70 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_re[81] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     199.70 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U228/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     211.01 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U826/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         17.52     228.53 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_re_cal[81] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     228.53 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_re[81] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     228.53 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U359/Z (SC7P5T_AN2X2_A_CSC20L)
                                                         27.47     256.00 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U936/Z (SC7P5T_OAI22X1_CSC20L)
                                                         19.22     275.22 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U937/Z (SC7P5T_AOI22X1_CSC20L)
                                                         30.70     305.91 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U938/Z (SC7P5T_OAI22X1_CSC20L)
                                                         24.89     330.81 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U939/Z (SC7P5T_AOI22X1_CSC20L)
                                                         31.13     361.93 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U940/Z (SC7P5T_OAI22X1_CSC20L)
                                                         24.90     386.83 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U941/Z (SC7P5T_AOI22X1_CSC20L)
                                                         30.84     417.67 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U943/Z (SC7P5T_OA21X2_CSC20L)
                                                         31.37     449.04 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U945/Z (SC7P5T_OAI22X1_CSC20L)
                                                         19.15     468.19 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U946/Z (SC7P5T_OAI22X1_CSC20L)
                                                         22.22     490.40 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_7__10_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     490.40 r
  data arrival time                                                490.40

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_7__10_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -56.08    1293.92
  data required time                                              1293.92
  --------------------------------------------------------------------------
  data required time                                              1293.92
  data arrival time                                               -490.40
  --------------------------------------------------------------------------
  slack (MET)                                                      803.52


1
****************************************
From : din_re[72]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[72] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_7__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_re[72] (in)                                         0.00      70.00 r
  U_BF_0/din_re[72] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_re[72] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_re[72] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U573/Z (SC7P5T_INVX2_CSC20L)
                                                          4.58      74.58 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U740/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         12.46      87.04 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_re_cal[72] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      87.04 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_re[72] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      87.04 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2962/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         17.39     104.44 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U406/Z (SC7P5T_INVX1_CSC20L)
                                                         13.10     117.54 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2963/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         16.55     134.09 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U320/Z (SC7P5T_INVX1_CSC20L)
                                                         14.62     148.71 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2964/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         16.92     165.63 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U278/Z (SC7P5T_INVX1_CSC20L)
                                                         17.07     182.70 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2965/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         20.92     203.63 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U237/Z (SC7P5T_INVX1_CSC20L)
                                                         14.50     218.13 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2966/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         16.89     235.01 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U176/Z (SC7P5T_INVX1_CSC20L)
                                                         16.98     251.99 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2967/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         20.91     272.90 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U108/Z (SC7P5T_INVX1_CSC20L)
                                                         14.50     287.40 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2968/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         16.89     304.28 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U73/Z (SC7P5T_INVX1_CSC20L)
                                                         16.98     321.26 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2969/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         20.91     342.17 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U47/Z (SC7P5T_INVX1_CSC20L)
                                                         14.44     356.61 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2970/Z (SC7P5T_AOI22X1_CSC20L)
                                                         16.49     373.09 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_re[88] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     373.09 f
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_re[88] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     373.09 f
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U67/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         29.49     402.58 f
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_re[88] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     402.58 f
  U_BF_0/U_BF_0_0/dout_re[88] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     402.58 f
  U_BF_0/U_BF_0_1/din_re[88] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     402.58 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_re[88] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     402.58 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U612/Z (SC7P5T_INVX2_CSC20L)
                                                         11.44     414.02 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U834/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                          9.77     423.79 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_re_cal[88] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     423.79 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_re[88] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     423.79 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U919/Z (SC7P5T_INVX2_CSC20L)
                                                         12.28     436.07 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U920/Z (SC7P5T_NR2X1_MR_CSC20L)
                                                          9.04     445.11 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U945/Z (SC7P5T_OAI22X1_CSC20L)
                                                         17.48     462.59 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2526/Z (SC7P5T_OA22IA1A2X1_CSC20L)
                                                         30.80     493.39 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_7__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     493.39 r
  data arrival time                                                493.39

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_7__9_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -55.52    1294.48
  data required time                                              1294.48
  --------------------------------------------------------------------------
  data required time                                              1294.48
  data arrival time                                               -493.39
  --------------------------------------------------------------------------
  slack (MET)                                                      801.09


1
****************************************
From : din_re[71]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[71] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_8__8_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 f
  din_re[71] (in)                                         0.00      70.00 f
  U_BF_0/din_re[71] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 f
  U_BF_0/U_BF_0_0/din_re[71] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_re[71] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U565/Z (SC7P5T_INVX2_CSC20L)
                                                          6.38      76.38 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U689/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                          8.36      84.74 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_re_cal[71] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      84.74 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_re[71] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      84.74 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2709/Z (SC7P5T_INVX2_CSC20L)
                                                         10.73      95.47 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2710/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         17.03     112.50 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2713/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         21.03     133.53 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U326/Z (SC7P5T_INVX1_CSC20L)
                                                         12.64     146.18 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2916/Z (SC7P5T_AOI22X1_CSC20L)
                                                         14.79     160.96 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_re[78] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     160.96 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_re[78] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     160.96 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U76/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.34     194.31 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_re[78] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     194.31 r
  U_BF_0/U_BF_0_0/dout_re[78] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     194.31 r
  U_BF_0/U_BF_0_1/din_re[78] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     194.31 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_re[78] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     194.31 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U604/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     205.62 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U774/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         15.42     221.04 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_re_cal[78] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     221.04 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_re[78] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     221.04 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U578/Z (SC7P5T_INVX2_CSC20L)
                                                         12.47     233.51 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2480/Z (SC7P5T_AOI22X1_CSC20L)
                                                         28.76     262.27 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2481/Z (SC7P5T_OA22IA1A2X1_CSC20L)
                                                         31.56     293.83 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_8__8_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     293.83 r
  data arrival time                                                293.83

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_8__8_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -55.76    1294.24
  data required time                                              1294.24
  --------------------------------------------------------------------------
  data required time                                              1294.24
  data arrival time                                               -293.83
  --------------------------------------------------------------------------
  slack (MET)                                                     1000.42


1
****************************************
From : din_re[70]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[70] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_8__10_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_re[70] (in)                                         0.00      70.00 r
  U_BF_0/din_re[70] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_re[70] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_re[70] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U502/Z (SC7P5T_INVX2_CSC20L)
                                                          5.42      75.42 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U680/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         14.65      90.07 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_re_cal[70] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      90.07 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_re[70] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      90.07 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2389/Z (SC7P5T_INVX2_CSC20L)
                                                         10.37     100.44 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2390/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         14.31     114.76 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2392/Z (SC7P5T_NR2IAX2_CSC20L)
                                                         24.57     139.33 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2393/Z (SC7P5T_INVX2_CSC20L)
                                                          9.96     149.29 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3010/Z (SC7P5T_AOI22X1_CSC20L)
                                                         16.52     165.80 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_re[77] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     165.80 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_re[77] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     165.80 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U77/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.39     199.19 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_re[77] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     199.19 r
  U_BF_0/U_BF_0_0/dout_re[77] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     199.19 r
  U_BF_0/U_BF_0_1/din_re[77] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     199.19 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_re[77] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     199.19 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U501/Z (SC7P5T_INVX2_CSC20L)
                                                         10.24     209.43 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U773/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         15.02     224.45 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_re_cal[77] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     224.45 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_re[77] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     224.45 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U580/Z (SC7P5T_INVX2_CSC20L)
                                                         11.34     235.79 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U581/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         13.88     249.67 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U602/Z (SC7P5T_OA21X2_CSC20L)
                                                         26.41     276.07 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U604/Z (SC7P5T_OAI22X1_CSC20L)
                                                         19.15     295.22 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U605/Z (SC7P5T_OAI22X1_CSC20L)
                                                         22.22     317.44 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_8__10_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     317.44 r
  data arrival time                                                317.44

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_8__10_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -56.08    1293.92
  data required time                                              1293.92
  --------------------------------------------------------------------------
  data required time                                              1293.92
  data arrival time                                               -317.44
  --------------------------------------------------------------------------
  slack (MET)                                                      976.48


1
****************************************
From : din_re[69]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[69] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/add_re_reg_8__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_re[69] (in)                                         0.00      70.00 r
  U_BF_0/din_re[69] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_re[69] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_re[69] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U479/Z (SC7P5T_INVX2_CSC20L)
                                                          4.58      74.58 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U687/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         15.79      90.38 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_re_cal[69] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      90.38 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_re[69] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      90.38 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2092/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         26.45     116.83 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2094/Z (SC7P5T_NR2IAX2_CSC20L)
                                                         27.90     144.73 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3132/Z (SC7P5T_AOI22X1_CSC20L)
                                                         15.71     160.43 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_re[76] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     160.43 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_re[76] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     160.43 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U78/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.41     193.84 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_re[76] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     193.84 r
  U_BF_0/U_BF_0_0/dout_re[76] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     193.84 r
  U_BF_0/U_BF_0_1/din_re[76] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     193.84 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_re[76] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     193.84 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U444/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     205.16 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U772/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         13.72     218.88 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_re_cal[76] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     218.88 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_re[76] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     218.88 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U582/Z (SC7P5T_INVX2_CSC20L)
                                                         11.62     230.50 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2273/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         22.89     253.39 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2354/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         27.52     280.91 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2355/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         28.22     309.13 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2356/Z (SC7P5T_AO22IA1A2X1_CSC20L)
                                                         30.99     340.12 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/add_re_reg_8__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     340.12 r
  data arrival time                                                340.12

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/add_re_reg_8__9_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -54.53    1295.47
  data required time                                              1295.47
  --------------------------------------------------------------------------
  data required time                                              1295.47
  data arrival time                                               -340.12
  --------------------------------------------------------------------------
  slack (MET)                                                      955.35


1
****************************************
From : din_re[68]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[68] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_8__10_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_re[68] (in)                                         0.00      70.00 r
  U_BF_0/din_re[68] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_re[68] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_re[68] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U457/Z (SC7P5T_INVX2_CSC20L)
                                                          4.58      74.58 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U681/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         15.96      90.54 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_re_cal[68] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      90.54 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_re[68] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      90.54 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1834/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         21.71     112.25 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1836/Z (SC7P5T_NR2IAX2_CSC20L)
                                                         25.05     137.30 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3131/Z (SC7P5T_AOI22X1_CSC20L)
                                                         15.32     152.62 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_re[75] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     152.62 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_re[75] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     152.62 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U79/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.37     185.99 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_re[75] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     185.99 r
  U_BF_0/U_BF_0_0/dout_re[75] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     185.99 r
  U_BF_0/U_BF_0_1/din_re[75] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     185.99 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_re[75] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     185.99 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U381/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     197.30 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U771/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         17.52     214.82 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_re_cal[75] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     214.82 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_re[75] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     214.82 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U586/Z (SC7P5T_AN2X2_A_CSC20L)
                                                         27.54     242.35 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U599/Z (SC7P5T_OAI22X1_CSC20L)
                                                         18.72     261.07 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U600/Z (SC7P5T_AOI22X1_CSC20L)
                                                         30.84     291.92 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U602/Z (SC7P5T_OA21X2_CSC20L)
                                                         31.37     323.29 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U604/Z (SC7P5T_OAI22X1_CSC20L)
                                                         19.15     342.43 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U605/Z (SC7P5T_OAI22X1_CSC20L)
                                                         22.22     364.65 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_8__10_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     364.65 r
  data arrival time                                                364.65

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_8__10_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -56.08    1293.92
  data required time                                              1293.92
  --------------------------------------------------------------------------
  data required time                                              1293.92
  data arrival time                                               -364.65
  --------------------------------------------------------------------------
  slack (MET)                                                      929.27


1
****************************************
From : din_re[67]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[67] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/add_re_reg_8__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_re[67] (in)                                         0.00      70.00 r
  U_BF_0/din_re[67] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_re[67] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_re[67] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U471/Z (SC7P5T_INVX2_CSC20L)
                                                          5.42      75.42 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U686/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         16.32      91.74 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_re_cal[67] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      91.74 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_re[67] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      91.74 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1539/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         24.06     115.80 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1541/Z (SC7P5T_NR2IAX2_CSC20L)
                                                         26.82     142.63 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3130/Z (SC7P5T_AOI22X1_CSC20L)
                                                         15.49     158.12 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_re[74] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     158.12 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_re[74] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     158.12 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U80/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.39     191.50 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_re[74] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     191.50 r
  U_BF_0/U_BF_0_0/dout_re[74] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     191.50 r
  U_BF_0/U_BF_0_1/din_re[74] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     191.50 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_re[74] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     191.50 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U338/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     202.82 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U770/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         13.72     216.54 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_re_cal[74] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     216.54 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_re[74] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     216.54 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U587/Z (SC7P5T_INVX2_CSC20L)
                                                         11.62     228.16 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1958/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         22.89     251.05 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2177/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         27.52     278.57 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2273/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         28.22     306.79 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2354/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         27.52     334.31 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2355/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         28.22     362.52 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2356/Z (SC7P5T_AO22IA1A2X1_CSC20L)
                                                         30.99     393.51 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/add_re_reg_8__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     393.51 r
  data arrival time                                                393.51

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/add_re_reg_8__9_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -54.53    1295.47
  data required time                                              1295.47
  --------------------------------------------------------------------------
  data required time                                              1295.47
  data arrival time                                               -393.51
  --------------------------------------------------------------------------
  slack (MET)                                                      901.95


1
****************************************
From : din_re[66]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[66] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_8__10_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_re[66] (in)                                         0.00      70.00 r
  U_BF_0/din_re[66] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_re[66] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_re[66] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U425/Z (SC7P5T_INVX2_CSC20L)
                                                          5.42      75.42 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U682/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         16.48      91.91 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_re_cal[66] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      91.91 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_re[66] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      91.91 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1302/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         21.71     113.62 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1304/Z (SC7P5T_NR2IAX2_CSC20L)
                                                         25.05     138.67 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3129/Z (SC7P5T_AOI22X1_CSC20L)
                                                         15.32     153.99 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_re[73] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     153.99 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_re[73] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     153.99 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U81/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.37     187.35 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_re[73] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     187.35 r
  U_BF_0/U_BF_0_0/dout_re[73] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     187.35 r
  U_BF_0/U_BF_0_1/din_re[73] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     187.35 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_re[73] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     187.35 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U267/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     198.67 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U769/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         17.52     216.18 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_re_cal[73] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     216.18 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_re[73] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     216.18 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U591/Z (SC7P5T_AN2X2_A_CSC20L)
                                                         27.54     243.72 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U597/Z (SC7P5T_OAI22X1_CSC20L)
                                                         18.72     262.44 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U598/Z (SC7P5T_AOI22X1_CSC20L)
                                                         31.13     293.57 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U599/Z (SC7P5T_OAI22X1_CSC20L)
                                                         24.90     318.46 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U600/Z (SC7P5T_AOI22X1_CSC20L)
                                                         30.84     349.30 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U602/Z (SC7P5T_OA21X2_CSC20L)
                                                         31.37     380.67 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U604/Z (SC7P5T_OAI22X1_CSC20L)
                                                         19.15     399.82 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U605/Z (SC7P5T_OAI22X1_CSC20L)
                                                         22.22     422.03 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_8__10_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     422.03 r
  data arrival time                                                422.03

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_8__10_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -56.08    1293.92
  data required time                                              1293.92
  --------------------------------------------------------------------------
  data required time                                              1293.92
  data arrival time                                               -422.03
  --------------------------------------------------------------------------
  slack (MET)                                                      871.89


1
****************************************
From : din_re[65]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[65] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/add_re_reg_8__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_re[65] (in)                                         0.00      70.00 r
  U_BF_0/din_re[65] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_re[65] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_re[65] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U393/Z (SC7P5T_INVX2_CSC20L)
                                                          5.42      75.42 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U685/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         16.32      91.74 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_re_cal[65] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      91.74 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_re[65] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      91.74 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1009/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         24.06     115.80 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1011/Z (SC7P5T_NR2IAX2_CSC20L)
                                                         26.82     142.63 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3009/Z (SC7P5T_AOI22X1_CSC20L)
                                                         15.49     158.12 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_re[72] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     158.12 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_re[72] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     158.12 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U82/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.39     191.50 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_re[72] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     191.50 r
  U_BF_0/U_BF_0_0/dout_re[72] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     191.50 r
  U_BF_0/U_BF_0_1/din_re[72] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     191.50 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_re[72] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     191.50 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U240/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     202.82 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U768/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         13.72     216.54 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_re_cal[72] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     216.54 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_re[72] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     216.54 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U592/Z (SC7P5T_INVX2_CSC20L)
                                                         11.62     228.16 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1623/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         22.89     251.05 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1802/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         27.50     278.55 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1958/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         28.21     306.76 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2177/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         27.52     334.28 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2273/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         28.22     362.50 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2354/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         27.52     390.02 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2355/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         28.22     418.23 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2356/Z (SC7P5T_AO22IA1A2X1_CSC20L)
                                                         30.99     449.23 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/add_re_reg_8__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     449.23 r
  data arrival time                                                449.23

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/add_re_reg_8__9_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -54.53    1295.47
  data required time                                              1295.47
  --------------------------------------------------------------------------
  data required time                                              1295.47
  data arrival time                                               -449.23
  --------------------------------------------------------------------------
  slack (MET)                                                      846.24


1
****************************************
From : din_re[64]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[64] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_8__10_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_re[64] (in)                                         0.00      70.00 r
  U_BF_0/din_re[64] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_re[64] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_re[64] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U398/Z (SC7P5T_INVX2_CSC20L)
                                                          5.42      75.42 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U684/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         16.47      91.89 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_re_cal[64] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      91.89 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_re[64] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      91.89 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U832/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         27.09     118.98 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U834/Z (SC7P5T_NR2IAX2_CSC20L)
                                                         28.00     146.98 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3008/Z (SC7P5T_AOI22X1_CSC20L)
                                                         18.36     165.34 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_re[71] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     165.34 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_re[71] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     165.34 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U83/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.39     198.72 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_re[71] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     198.72 r
  U_BF_0/U_BF_0_0/dout_re[71] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     198.72 r
  U_BF_0/U_BF_0_1/din_re[71] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     198.72 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_re[71] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     198.72 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U218/Z (SC7P5T_INVX2_CSC20L)
                                                         10.24     208.96 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U766/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         18.56     227.52 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_re_cal[71] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     227.52 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_re[71] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     227.52 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U328/Z (SC7P5T_AN2X2_A_CSC20L)
                                                         28.20     255.72 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U595/Z (SC7P5T_OAI22X1_CSC20L)
                                                         19.23     274.95 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U596/Z (SC7P5T_AOI22X1_CSC20L)
                                                         30.70     305.64 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U597/Z (SC7P5T_OAI22X1_CSC20L)
                                                         24.89     330.54 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U598/Z (SC7P5T_AOI22X1_CSC20L)
                                                         31.13     361.66 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U599/Z (SC7P5T_OAI22X1_CSC20L)
                                                         24.90     386.56 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U600/Z (SC7P5T_AOI22X1_CSC20L)
                                                         30.84     417.40 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U602/Z (SC7P5T_OA21X2_CSC20L)
                                                         31.37     448.77 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U604/Z (SC7P5T_OAI22X1_CSC20L)
                                                         19.15     467.91 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U605/Z (SC7P5T_OAI22X1_CSC20L)
                                                         22.22     490.13 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_8__10_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     490.13 r
  data arrival time                                                490.13

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_8__10_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -56.08    1293.92
  data required time                                              1293.92
  --------------------------------------------------------------------------
  data required time                                              1293.92
  data arrival time                                               -490.13
  --------------------------------------------------------------------------
  slack (MET)                                                      803.79


1
****************************************
From : din_re[63]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[63] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_8__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_re[63] (in)                                         0.00      70.00 r
  U_BF_0/din_re[63] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_re[63] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_re[63] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U371/Z (SC7P5T_INVX2_CSC20L)
                                                          5.42      75.42 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U683/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         12.98      88.40 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_re_cal[63] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      88.40 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_re[63] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      88.40 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2908/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         16.54     104.94 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U415/Z (SC7P5T_INVX1_CSC20L)
                                                         13.00     117.94 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2909/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         16.52     134.46 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U307/Z (SC7P5T_INVX1_CSC20L)
                                                         14.55     149.01 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2910/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         16.90     165.91 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U274/Z (SC7P5T_INVX1_CSC20L)
                                                         16.98     182.89 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2911/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         20.91     203.79 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U217/Z (SC7P5T_INVX1_CSC20L)
                                                         14.50     218.29 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2912/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         16.89     235.18 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U169/Z (SC7P5T_INVX1_CSC20L)
                                                         16.98     252.16 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2913/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         20.91     273.06 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U103/Z (SC7P5T_INVX1_CSC20L)
                                                         14.50     287.56 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2914/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         16.89     304.45 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U71/Z (SC7P5T_INVX1_CSC20L)
                                                         16.98     321.43 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2915/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         20.91     342.34 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U24/Z (SC7P5T_INVX1_CSC20L)
                                                         14.44     356.77 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2916/Z (SC7P5T_AOI22X1_CSC20L)
                                                         16.49     373.26 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_re[78] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     373.26 f
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_re[78] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     373.26 f
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U76/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         29.49     402.75 f
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_re[78] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     402.75 f
  U_BF_0/U_BF_0_0/dout_re[78] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     402.75 f
  U_BF_0/U_BF_0_1/din_re[78] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     402.75 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_re[78] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     402.75 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U604/Z (SC7P5T_INVX2_CSC20L)
                                                         11.44     414.19 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U774/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                          9.77     423.96 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_re_cal[78] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     423.96 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_re[78] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     423.96 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U578/Z (SC7P5T_INVX2_CSC20L)
                                                         12.14     436.09 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U579/Z (SC7P5T_NR2X1_MR_CSC20L)
                                                          8.99     445.09 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U604/Z (SC7P5T_OAI22X1_CSC20L)
                                                         17.48     462.57 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2521/Z (SC7P5T_OA22IA1A2X1_CSC20L)
                                                         30.79     493.36 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_8__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     493.36 r
  data arrival time                                                493.36

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_8__9_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -55.52    1294.48
  data required time                                              1294.48
  --------------------------------------------------------------------------
  data required time                                              1294.48
  data arrival time                                               -493.36
  --------------------------------------------------------------------------
  slack (MET)                                                      801.12


1
****************************************
From : din_re[62]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[62] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_9__8_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 f
  din_re[62] (in)                                         0.00      70.00 f
  U_BF_0/din_re[62] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 f
  U_BF_0/U_BF_0_0/din_re[62] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_re[62] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U400/Z (SC7P5T_INVX2_CSC20L)
                                                          5.43      75.43 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U643/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                          7.71      83.13 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_re_cal[62] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      83.13 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_re[62] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      83.13 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2721/Z (SC7P5T_INVX2_CSC20L)
                                                          9.45      92.58 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2722/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         16.49     109.08 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2725/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         20.93     130.00 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U368/Z (SC7P5T_INVX1_CSC20L)
                                                         12.63     142.64 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2871/Z (SC7P5T_AOI22X1_CSC20L)
                                                         14.79     157.42 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_re[68] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     157.42 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_re[68] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     157.42 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U86/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.34     190.76 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_re[68] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     190.76 r
  U_BF_0/U_BF_0_0/dout_re[68] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     190.76 r
  U_BF_0/U_BF_0_1/din_re[68] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     190.76 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_re[68] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     190.76 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U600/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     202.08 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U724/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         15.42     217.49 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_re_cal[68] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     217.49 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_re[68] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     217.49 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U671/Z (SC7P5T_INVX2_CSC20L)
                                                         12.47     229.96 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2478/Z (SC7P5T_AOI22X1_CSC20L)
                                                         28.76     258.73 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2479/Z (SC7P5T_OA22IA1A2X1_CSC20L)
                                                         31.56     290.28 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_9__8_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     290.28 r
  data arrival time                                                290.28

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_9__8_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -55.76    1294.24
  data required time                                              1294.24
  --------------------------------------------------------------------------
  data required time                                              1294.24
  data arrival time                                               -290.28
  --------------------------------------------------------------------------
  slack (MET)                                                     1003.96


1
****************************************
From : din_re[61]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[61] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_9__10_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_re[61] (in)                                         0.00      70.00 r
  U_BF_0/din_re[61] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_re[61] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_re[61] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U384/Z (SC7P5T_INVX2_CSC20L)
                                                          5.42      75.42 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U635/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         14.65      90.07 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_re_cal[61] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      90.07 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_re[61] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      90.07 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2414/Z (SC7P5T_INVX2_CSC20L)
                                                         10.37     100.44 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2415/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         14.31     114.76 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2417/Z (SC7P5T_NR2IAX2_CSC20L)
                                                         24.57     139.33 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2418/Z (SC7P5T_INVX2_CSC20L)
                                                          9.96     149.29 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2995/Z (SC7P5T_AOI22X1_CSC20L)
                                                         16.52     165.80 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_re[67] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     165.80 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_re[67] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     165.80 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U314/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.39     199.19 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_re[67] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     199.19 r
  U_BF_0/U_BF_0_0/dout_re[67] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     199.19 r
  U_BF_0/U_BF_0_1/din_re[67] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     199.19 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_re[67] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     199.19 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U496/Z (SC7P5T_INVX2_CSC20L)
                                                          9.95     209.15 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U723/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         13.42     222.57 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_re_cal[67] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     222.57 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_re[67] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     222.57 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U673/Z (SC7P5T_INVX2_CSC20L)
                                                         10.77     233.34 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U674/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         13.69     247.02 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U695/Z (SC7P5T_OA21X2_CSC20L)
                                                         26.41     273.43 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U697/Z (SC7P5T_OAI22X1_CSC20L)
                                                         19.15     292.58 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U698/Z (SC7P5T_OAI22X1_CSC20L)
                                                         22.22     314.79 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_9__10_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     314.79 r
  data arrival time                                                314.79

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_9__10_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -56.08    1293.92
  data required time                                              1293.92
  --------------------------------------------------------------------------
  data required time                                              1293.92
  data arrival time                                               -314.79
  --------------------------------------------------------------------------
  slack (MET)                                                      979.13


1
****************************************
From : din_re[60]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[60] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/add_re_reg_9__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_re[60] (in)                                         0.00      70.00 r
  U_BF_0/din_re[60] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_re[60] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_re[60] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U405/Z (SC7P5T_INVX2_CSC20L)
                                                          5.42      75.42 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U642/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         16.32      91.74 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_re_cal[60] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      91.74 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_re[60] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      91.74 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2148/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         26.45     118.19 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2150/Z (SC7P5T_NR2IAX2_CSC20L)
                                                         27.90     146.09 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3112/Z (SC7P5T_AOI22X1_CSC20L)
                                                         15.71     161.80 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_re[66] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     161.80 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_re[66] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     161.80 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U87/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.41     195.21 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_re[66] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     195.21 r
  U_BF_0/U_BF_0_0/dout_re[66] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     195.21 r
  U_BF_0/U_BF_0_1/din_re[66] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     195.21 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_re[66] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     195.21 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U448/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     206.52 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U722/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         13.72     220.24 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_re_cal[66] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     220.24 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_re[66] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     220.24 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U675/Z (SC7P5T_INVX2_CSC20L)
                                                         11.62     231.86 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2269/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         22.89     254.75 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2362/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         27.52     282.27 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2363/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         28.22     310.49 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2364/Z (SC7P5T_AO22IA1A2X1_CSC20L)
                                                         30.99     341.48 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/add_re_reg_9__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     341.48 r
  data arrival time                                                341.48

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/add_re_reg_9__9_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -54.53    1295.47
  data required time                                              1295.47
  --------------------------------------------------------------------------
  data required time                                              1295.47
  data arrival time                                               -341.48
  --------------------------------------------------------------------------
  slack (MET)                                                      953.99


1
****************************************
From : din_re[59]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[59] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_9__10_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_re[59] (in)                                         0.00      70.00 r
  U_BF_0/din_re[59] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_re[59] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_re[59] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U367/Z (SC7P5T_INVX2_CSC20L)
                                                          5.42      75.42 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U636/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         16.48      91.91 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_re_cal[59] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      91.91 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_re[59] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      91.91 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1871/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         21.71     113.62 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1873/Z (SC7P5T_NR2IAX2_CSC20L)
                                                         25.05     138.67 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3111/Z (SC7P5T_AOI22X1_CSC20L)
                                                         15.32     153.99 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_re[65] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     153.99 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_re[65] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     153.99 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U88/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.37     187.35 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_re[65] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     187.35 r
  U_BF_0/U_BF_0_0/dout_re[65] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     187.35 r
  U_BF_0/U_BF_0_1/din_re[65] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     187.35 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_re[65] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     187.35 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U383/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     198.67 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U721/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         18.99     217.65 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_re_cal[65] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     217.65 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_re[65] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     217.65 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U679/Z (SC7P5T_AN2X2_A_CSC20L)
                                                         28.28     245.93 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U692/Z (SC7P5T_OAI22X1_CSC20L)
                                                         18.73     264.66 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U693/Z (SC7P5T_AOI22X1_CSC20L)
                                                         30.84     295.50 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U695/Z (SC7P5T_OA21X2_CSC20L)
                                                         31.37     326.87 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U697/Z (SC7P5T_OAI22X1_CSC20L)
                                                         19.15     346.02 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U698/Z (SC7P5T_OAI22X1_CSC20L)
                                                         22.22     368.23 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_9__10_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     368.23 r
  data arrival time                                                368.23

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_9__10_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -56.08    1293.92
  data required time                                              1293.92
  --------------------------------------------------------------------------
  data required time                                              1293.92
  data arrival time                                               -368.23
  --------------------------------------------------------------------------
  slack (MET)                                                      925.69


1
****************************************
From : din_re[58]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[58] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/add_re_reg_9__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_re[58] (in)                                         0.00      70.00 r
  U_BF_0/din_re[58] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_re[58] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_re[58] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U410/Z (SC7P5T_INVX2_CSC20L)
                                                          5.42      75.42 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U641/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         16.32      91.74 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_re_cal[58] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      91.74 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_re[58] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      91.74 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1566/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         24.06     115.80 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1568/Z (SC7P5T_NR2IAX2_CSC20L)
                                                         26.82     142.63 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3110/Z (SC7P5T_AOI22X1_CSC20L)
                                                         15.49     158.12 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_re[64] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     158.12 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_re[64] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     158.12 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U89/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.39     191.50 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_re[64] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     191.50 r
  U_BF_0/U_BF_0_0/dout_re[64] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     191.50 r
  U_BF_0/U_BF_0_1/din_re[64] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     191.50 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_re[64] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     191.50 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U334/Z (SC7P5T_INVX2_CSC20L)
                                                         10.24     201.74 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U720/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         13.30     215.04 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_re_cal[64] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     215.04 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_re[64] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     215.04 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U680/Z (SC7P5T_INVX2_CSC20L)
                                                         11.62     226.66 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1960/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         22.89     249.55 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2175/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         27.52     277.07 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2269/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         28.22     305.29 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2362/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         27.52     332.81 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2363/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         28.22     361.03 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2364/Z (SC7P5T_AO22IA1A2X1_CSC20L)
                                                         30.99     392.02 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/add_re_reg_9__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     392.02 r
  data arrival time                                                392.02

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/add_re_reg_9__9_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -54.53    1295.47
  data required time                                              1295.47
  --------------------------------------------------------------------------
  data required time                                              1295.47
  data arrival time                                               -392.02
  --------------------------------------------------------------------------
  slack (MET)                                                      903.45


1
****************************************
From : din_re[57]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[57] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_9__10_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_re[57] (in)                                         0.00      70.00 r
  U_BF_0/din_re[57] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_re[57] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_re[57] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U340/Z (SC7P5T_INVX2_CSC20L)
                                                          5.42      75.42 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U637/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         16.48      91.91 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_re_cal[57] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      91.91 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_re[57] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      91.91 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1276/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         21.71     113.62 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1278/Z (SC7P5T_NR2IAX2_CSC20L)
                                                         25.05     138.67 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3109/Z (SC7P5T_AOI22X1_CSC20L)
                                                         15.32     153.99 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_re[63] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     153.99 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_re[63] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     153.99 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U90/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.37     187.35 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_re[63] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     187.35 r
  U_BF_0/U_BF_0_0/dout_re[63] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     187.35 r
  U_BF_0/U_BF_0_1/din_re[63] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     187.35 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_re[63] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     187.35 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U269/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     198.67 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U719/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         18.99     217.65 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_re_cal[63] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     217.65 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_re[63] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     217.65 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U684/Z (SC7P5T_AN2X2_A_CSC20L)
                                                         28.28     245.93 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U690/Z (SC7P5T_OAI22X1_CSC20L)
                                                         18.73     264.66 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U691/Z (SC7P5T_AOI22X1_CSC20L)
                                                         31.13     295.79 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U692/Z (SC7P5T_OAI22X1_CSC20L)
                                                         24.90     320.68 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U693/Z (SC7P5T_AOI22X1_CSC20L)
                                                         30.84     351.53 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U695/Z (SC7P5T_OA21X2_CSC20L)
                                                         31.37     382.89 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U697/Z (SC7P5T_OAI22X1_CSC20L)
                                                         19.15     402.04 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U698/Z (SC7P5T_OAI22X1_CSC20L)
                                                         22.22     424.26 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_9__10_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     424.26 r
  data arrival time                                                424.26

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_9__10_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -56.08    1293.92
  data required time                                              1293.92
  --------------------------------------------------------------------------
  data required time                                              1293.92
  data arrival time                                               -424.26
  --------------------------------------------------------------------------
  slack (MET)                                                      869.66


1
****************************************
From : din_re[56]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[56] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/add_re_reg_9__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_re[56] (in)                                         0.00      70.00 r
  U_BF_0/din_re[56] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_re[56] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_re[56] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U338/Z (SC7P5T_INVX2_CSC20L)
                                                          5.42      75.42 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U640/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         16.32      91.74 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_re_cal[56] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      91.74 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_re[56] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      91.74 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U946/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         24.06     115.80 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U948/Z (SC7P5T_NR2IAX2_CSC20L)
                                                         26.82     142.63 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2994/Z (SC7P5T_AOI22X1_CSC20L)
                                                         15.49     158.12 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_re[62] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     158.12 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_re[62] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     158.12 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U91/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.39     191.50 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_re[62] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     191.50 r
  U_BF_0/U_BF_0_0/dout_re[62] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     191.50 r
  U_BF_0/U_BF_0_1/din_re[62] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     191.50 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_re[62] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     191.50 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U247/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     202.82 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U718/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         13.72     216.54 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_re_cal[62] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     216.54 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_re[62] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     216.54 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U685/Z (SC7P5T_INVX2_CSC20L)
                                                         11.62     228.16 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1631/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         22.89     251.05 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1806/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         27.50     278.55 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1960/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         28.21     306.76 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2175/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         27.52     334.28 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2269/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         28.22     362.50 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2362/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         27.52     390.02 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2363/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         28.22     418.23 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2364/Z (SC7P5T_AO22IA1A2X1_CSC20L)
                                                         30.99     449.23 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/add_re_reg_9__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     449.23 r
  data arrival time                                                449.23

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/add_re_reg_9__9_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -54.53    1295.47
  data required time                                              1295.47
  --------------------------------------------------------------------------
  data required time                                              1295.47
  data arrival time                                               -449.23
  --------------------------------------------------------------------------
  slack (MET)                                                      846.24


1
****************************************
From : din_re[55]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[55] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_9__10_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_re[55] (in)                                         0.00      70.00 r
  U_BF_0/din_re[55] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_re[55] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_re[55] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U336/Z (SC7P5T_INVX2_CSC20L)
                                                          5.42      75.42 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U639/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         16.47      91.89 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_re_cal[55] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      91.89 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_re[55] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      91.89 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U797/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         28.42     120.31 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U799/Z (SC7P5T_NR2IAX2_CSC20L)
                                                         28.04     148.35 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2993/Z (SC7P5T_AOI22X1_CSC20L)
                                                         18.39     166.74 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_re[61] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     166.74 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_re[61] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     166.74 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U92/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.39     200.13 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_re[61] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     200.13 r
  U_BF_0/U_BF_0_0/dout_re[61] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     200.13 r
  U_BF_0/U_BF_0_1/din_re[61] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     200.13 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_re[61] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     200.13 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U221/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     211.44 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U716/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         18.99     230.43 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_re_cal[61] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     230.43 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_re[61] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     230.43 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U320/Z (SC7P5T_AN2X2_A_CSC20L)
                                                         28.20     258.63 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U688/Z (SC7P5T_OAI22X1_CSC20L)
                                                         19.23     277.85 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U689/Z (SC7P5T_AOI22X1_CSC20L)
                                                         30.70     308.55 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U690/Z (SC7P5T_OAI22X1_CSC20L)
                                                         24.89     333.44 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U691/Z (SC7P5T_AOI22X1_CSC20L)
                                                         31.13     364.57 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U692/Z (SC7P5T_OAI22X1_CSC20L)
                                                         24.90     389.47 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U693/Z (SC7P5T_AOI22X1_CSC20L)
                                                         30.84     420.31 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U695/Z (SC7P5T_OA21X2_CSC20L)
                                                         31.37     451.68 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U697/Z (SC7P5T_OAI22X1_CSC20L)
                                                         19.15     470.82 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U698/Z (SC7P5T_OAI22X1_CSC20L)
                                                         22.22     493.04 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_9__10_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     493.04 r
  data arrival time                                                493.04

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_9__10_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -56.08    1293.92
  data required time                                              1293.92
  --------------------------------------------------------------------------
  data required time                                              1293.92
  data arrival time                                               -493.04
  --------------------------------------------------------------------------
  slack (MET)                                                      800.88


1
****************************************
From : din_re[54]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[54] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_9__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_re[54] (in)                                         0.00      70.00 r
  U_BF_0/din_re[54] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_re[54] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_re[54] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U335/Z (SC7P5T_INVX2_CSC20L)
                                                          4.58      74.58 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U638/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         12.46      87.04 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_re_cal[54] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      87.04 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_re[54] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      87.04 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2863/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         16.54     103.58 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U402/Z (SC7P5T_INVX1_CSC20L)
                                                         13.00     116.58 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2864/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         16.52     133.10 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U302/Z (SC7P5T_INVX1_CSC20L)
                                                         14.65     147.75 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2865/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         16.93     164.68 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U266/Z (SC7P5T_INVX1_CSC20L)
                                                         16.98     181.66 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2866/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         20.91     202.56 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U514/Z (SC7P5T_INVX1_CSC20L)
                                                         14.50     217.06 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2867/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         16.89     233.95 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U179/Z (SC7P5T_INVX1_CSC20L)
                                                         16.98     250.93 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2868/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         20.91     271.83 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U107/Z (SC7P5T_INVX1_CSC20L)
                                                         14.50     286.33 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2869/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         16.89     303.22 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U68/Z (SC7P5T_INVX1_CSC20L)
                                                         16.98     320.20 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2870/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         20.91     341.10 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U29/Z (SC7P5T_INVX1_CSC20L)
                                                         14.44     355.54 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2871/Z (SC7P5T_AOI22X1_CSC20L)
                                                         16.49     372.03 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_re[68] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     372.03 f
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_re[68] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     372.03 f
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U86/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         29.49     401.52 f
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_re[68] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     401.52 f
  U_BF_0/U_BF_0_0/dout_re[68] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     401.52 f
  U_BF_0/U_BF_0_1/din_re[68] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     401.52 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_re[68] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     401.52 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U600/Z (SC7P5T_INVX2_CSC20L)
                                                         11.44     412.96 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U724/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                          9.77     422.72 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_re_cal[68] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     422.72 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_re[68] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     422.72 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U671/Z (SC7P5T_INVX2_CSC20L)
                                                         12.14     434.86 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U672/Z (SC7P5T_NR2X1_MR_CSC20L)
                                                          8.99     443.86 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U697/Z (SC7P5T_OAI22X1_CSC20L)
                                                         17.48     461.34 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2516/Z (SC7P5T_OA22IA1A2X1_CSC20L)
                                                         30.79     492.13 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_9__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     492.13 r
  data arrival time                                                492.13

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_9__9_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -55.52    1294.48
  data required time                                              1294.48
  --------------------------------------------------------------------------
  data required time                                              1294.48
  data arrival time                                               -492.13
  --------------------------------------------------------------------------
  slack (MET)                                                      802.35


1
****************************************
From : din_re[53]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[53] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_10__8_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 f
  din_re[53] (in)                                         0.00      70.00 f
  U_BF_0/din_re[53] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 f
  U_BF_0/U_BF_0_0/din_re[53] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_re[53] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U333/Z (SC7P5T_INVX2_CSC20L)
                                                          6.38      76.38 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U679/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                          8.36      84.74 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_re_cal[53] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      84.74 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_re[53] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      84.74 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2697/Z (SC7P5T_INVX2_CSC20L)
                                                          9.45      94.19 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2698/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         16.64     110.83 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2701/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         21.03     131.86 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U327/Z (SC7P5T_INVX1_CSC20L)
                                                         12.63     144.49 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2907/Z (SC7P5T_AOI22X1_CSC20L)
                                                         14.79     159.28 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_re[58] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     159.28 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_re[58] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     159.28 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U95/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.34     192.62 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_re[58] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     192.62 r
  U_BF_0/U_BF_0_0/dout_re[58] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     192.62 r
  U_BF_0/U_BF_0_1/din_re[58] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     192.62 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_re[58] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     192.62 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U598/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     203.94 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U764/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         15.42     219.35 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_re_cal[58] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     219.35 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_re[58] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     219.35 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U609/Z (SC7P5T_INVX2_CSC20L)
                                                         12.16     231.51 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2476/Z (SC7P5T_AOI22X1_CSC20L)
                                                         28.66     260.16 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2477/Z (SC7P5T_OA22IA1A2X1_CSC20L)
                                                         31.56     291.72 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_10__8_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     291.72 r
  data arrival time                                                291.72

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_10__8_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -55.76    1294.24
  data required time                                              1294.24
  --------------------------------------------------------------------------
  data required time                                              1294.24
  data arrival time                                               -291.72
  --------------------------------------------------------------------------
  slack (MET)                                                     1002.52


1
****************************************
From : din_re[52]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[52] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_10__10_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_re[52] (in)                                         0.00      70.00 r
  U_BF_0/din_re[52] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_re[52] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_re[52] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U324/Z (SC7P5T_INVX2_CSC20L)
                                                          5.42      75.42 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U671/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         14.65      90.07 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_re_cal[52] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      90.07 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_re[52] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      90.07 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2451/Z (SC7P5T_INVX2_CSC20L)
                                                         10.58     100.65 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2452/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         14.39     115.04 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2454/Z (SC7P5T_NR2IAX2_CSC20L)
                                                         24.57     139.61 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2455/Z (SC7P5T_INVX2_CSC20L)
                                                          9.96     149.57 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3007/Z (SC7P5T_AOI22X1_CSC20L)
                                                         16.52     166.09 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_re[57] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     166.09 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_re[57] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     166.09 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U96/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.39     199.48 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_re[57] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     199.48 r
  U_BF_0/U_BF_0_0/dout_re[57] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     199.48 r
  U_BF_0/U_BF_0_1/din_re[57] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     199.48 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_re[57] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     199.48 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U497/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     210.79 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U763/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         15.44     226.23 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_re_cal[57] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     226.23 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_re[57] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     226.23 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U611/Z (SC7P5T_INVX2_CSC20L)
                                                         11.06     237.29 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U612/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         13.78     251.07 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U633/Z (SC7P5T_OA21X2_CSC20L)
                                                         26.41     277.48 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U635/Z (SC7P5T_OAI22X1_CSC20L)
                                                         19.15     296.62 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U636/Z (SC7P5T_OAI22X1_CSC20L)
                                                         22.22     318.84 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_10__10_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     318.84 r
  data arrival time                                                318.84

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_10__10_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -56.08    1293.92
  data required time                                              1293.92
  --------------------------------------------------------------------------
  data required time                                              1293.92
  data arrival time                                               -318.84
  --------------------------------------------------------------------------
  slack (MET)                                                      975.08


1
****************************************
From : din_re[51]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[51] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/add_re_reg_10__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_re[51] (in)                                         0.00      70.00 r
  U_BF_0/din_re[51] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_re[51] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_re[51] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U323/Z (SC7P5T_INVX2_CSC20L)
                                                          4.58      74.58 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U678/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         15.79      90.38 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_re_cal[51] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      90.38 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_re[51] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      90.38 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2134/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         26.45     116.83 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2136/Z (SC7P5T_NR2IAX2_CSC20L)
                                                         27.90     144.73 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3128/Z (SC7P5T_AOI22X1_CSC20L)
                                                         15.71     160.43 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_re[56] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     160.43 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_re[56] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     160.43 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U97/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.41     193.84 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_re[56] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     193.84 r
  U_BF_0/U_BF_0_0/dout_re[56] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     193.84 r
  U_BF_0/U_BF_0_1/din_re[56] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     193.84 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_re[56] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     193.84 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U442/Z (SC7P5T_INVX2_CSC20L)
                                                         10.24     204.08 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U762/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         13.30     217.38 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_re_cal[56] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     217.38 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_re[56] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     217.38 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U613/Z (SC7P5T_INVX2_CSC20L)
                                                         11.33     228.71 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2265/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         22.79     251.50 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2378/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         27.52     279.02 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2379/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         28.22     307.24 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2380/Z (SC7P5T_AO22IA1A2X1_CSC20L)
                                                         30.99     338.23 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/add_re_reg_10__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     338.23 r
  data arrival time                                                338.23

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/add_re_reg_10__9_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -54.53    1295.47
  data required time                                              1295.47
  --------------------------------------------------------------------------
  data required time                                              1295.47
  data arrival time                                               -338.23
  --------------------------------------------------------------------------
  slack (MET)                                                      957.24


1
****************************************
From : din_re[50]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[50] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_10__10_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_re[50] (in)                                         0.00      70.00 r
  U_BF_0/din_re[50] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_re[50] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_re[50] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U321/Z (SC7P5T_INVX2_CSC20L)
                                                          5.42      75.42 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U672/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         16.48      91.91 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_re_cal[50] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      91.91 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_re[50] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      91.91 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1821/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         21.71     113.62 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1823/Z (SC7P5T_NR2IAX2_CSC20L)
                                                         25.05     138.67 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3127/Z (SC7P5T_AOI22X1_CSC20L)
                                                         15.32     153.99 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_re[55] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     153.99 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_re[55] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     153.99 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U98/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.37     187.35 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_re[55] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     187.35 r
  U_BF_0/U_BF_0_0/dout_re[55] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     187.35 r
  U_BF_0/U_BF_0_1/din_re[55] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     187.35 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_re[55] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     187.35 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U391/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     198.67 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U761/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         18.99     217.65 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_re_cal[55] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     217.65 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_re[55] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     217.65 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U617/Z (SC7P5T_AN2X2_A_CSC20L)
                                                         27.93     245.58 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U630/Z (SC7P5T_OAI22X1_CSC20L)
                                                         18.72     264.30 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U631/Z (SC7P5T_AOI22X1_CSC20L)
                                                         30.84     295.14 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U633/Z (SC7P5T_OA21X2_CSC20L)
                                                         31.37     326.51 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U635/Z (SC7P5T_OAI22X1_CSC20L)
                                                         19.15     345.66 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U636/Z (SC7P5T_OAI22X1_CSC20L)
                                                         22.22     367.88 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_10__10_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     367.88 r
  data arrival time                                                367.88

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_10__10_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -56.08    1293.92
  data required time                                              1293.92
  --------------------------------------------------------------------------
  data required time                                              1293.92
  data arrival time                                               -367.88
  --------------------------------------------------------------------------
  slack (MET)                                                      926.04


1
****************************************
From : din_re[49]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[49] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/add_re_reg_10__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_re[49] (in)                                         0.00      70.00 r
  U_BF_0/din_re[49] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_re[49] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_re[49] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U317/Z (SC7P5T_INVX2_CSC20L)
                                                          5.42      75.42 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U677/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         16.32      91.74 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_re_cal[49] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      91.74 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_re[49] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      91.74 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1553/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         25.25     116.99 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1555/Z (SC7P5T_NR2IAX2_CSC20L)
                                                         26.90     143.89 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3126/Z (SC7P5T_AOI22X1_CSC20L)
                                                         15.55     159.44 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_re[54] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     159.44 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_re[54] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     159.44 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U99/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.39     192.83 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_re[54] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     192.83 r
  U_BF_0/U_BF_0_0/dout_re[54] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     192.83 r
  U_BF_0/U_BF_0_1/din_re[54] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     192.83 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_re[54] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     192.83 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U332/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     204.15 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U760/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         13.72     217.87 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_re_cal[54] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     217.87 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_re[54] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     217.87 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U618/Z (SC7P5T_INVX2_CSC20L)
                                                         11.33     229.20 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1952/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         22.79     251.99 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2173/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         27.52     279.51 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2265/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         28.22     307.72 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2378/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         27.52     335.24 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2379/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         28.22     363.46 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2380/Z (SC7P5T_AO22IA1A2X1_CSC20L)
                                                         30.99     394.45 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/add_re_reg_10__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     394.45 r
  data arrival time                                                394.45

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/add_re_reg_10__9_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -54.53    1295.47
  data required time                                              1295.47
  --------------------------------------------------------------------------
  data required time                                              1295.47
  data arrival time                                               -394.45
  --------------------------------------------------------------------------
  slack (MET)                                                      901.02


1
****************************************
From : din_re[48]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[48] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_10__10_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_re[48] (in)                                         0.00      70.00 r
  U_BF_0/din_re[48] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_re[48] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_re[48] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U315/Z (SC7P5T_INVX2_CSC20L)
                                                          5.42      75.42 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U673/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         16.48      91.91 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_re_cal[48] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      91.91 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_re[48] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      91.91 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1315/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         22.77     114.68 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1317/Z (SC7P5T_NR2IAX2_CSC20L)
                                                         25.13     139.81 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3125/Z (SC7P5T_AOI22X1_CSC20L)
                                                         15.36     155.16 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_re[53] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     155.16 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_re[53] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     155.16 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U100/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.37     188.54 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_re[53] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     188.54 r
  U_BF_0/U_BF_0_0/dout_re[53] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     188.54 r
  U_BF_0/U_BF_0_1/din_re[53] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     188.54 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_re[53] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     188.54 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U277/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     199.85 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U759/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         18.99     218.84 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_re_cal[53] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     218.84 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_re[53] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     218.84 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U622/Z (SC7P5T_AN2X2_A_CSC20L)
                                                         27.93     246.76 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U628/Z (SC7P5T_OAI22X1_CSC20L)
                                                         18.72     265.49 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U629/Z (SC7P5T_AOI22X1_CSC20L)
                                                         31.13     296.61 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U630/Z (SC7P5T_OAI22X1_CSC20L)
                                                         24.90     321.51 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U631/Z (SC7P5T_AOI22X1_CSC20L)
                                                         30.84     352.35 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U633/Z (SC7P5T_OA21X2_CSC20L)
                                                         31.37     383.72 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U635/Z (SC7P5T_OAI22X1_CSC20L)
                                                         19.15     402.86 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U636/Z (SC7P5T_OAI22X1_CSC20L)
                                                         22.22     425.08 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_10__10_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     425.08 r
  data arrival time                                                425.08

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_10__10_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -56.08    1293.92
  data required time                                              1293.92
  --------------------------------------------------------------------------
  data required time                                              1293.92
  data arrival time                                               -425.08
  --------------------------------------------------------------------------
  slack (MET)                                                      868.84


1
****************************************
From : din_re[47]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[47] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/add_re_reg_10__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_re[47] (in)                                         0.00      70.00 r
  U_BF_0/din_re[47] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_re[47] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_re[47] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U312/Z (SC7P5T_INVX2_CSC20L)
                                                          4.58      74.58 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U676/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         15.79      90.38 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_re_cal[47] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      90.38 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_re[47] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      90.38 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U931/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         25.25     115.62 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U933/Z (SC7P5T_NR2IAX2_CSC20L)
                                                         26.90     142.52 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3006/Z (SC7P5T_AOI22X1_CSC20L)
                                                         15.55     158.08 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_re[52] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     158.08 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_re[52] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     158.08 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U313/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.39     191.47 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_re[52] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     191.47 r
  U_BF_0/U_BF_0_0/dout_re[52] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     191.47 r
  U_BF_0/U_BF_0_1/din_re[52] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     191.47 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_re[52] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     191.47 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U239/Z (SC7P5T_INVX2_CSC20L)
                                                          9.95     201.42 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U758/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         11.68     213.11 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_re_cal[52] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     213.11 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_re[52] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     213.11 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U623/Z (SC7P5T_INVX2_CSC20L)
                                                         10.72     223.83 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1617/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         22.58     246.41 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1812/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         27.50     273.91 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1952/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         28.21     302.12 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2173/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         27.52     329.64 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2265/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         28.22     357.86 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2378/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         27.52     385.38 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2379/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         28.22     413.59 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2380/Z (SC7P5T_AO22IA1A2X1_CSC20L)
                                                         30.99     444.58 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/add_re_reg_10__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     444.58 r
  data arrival time                                                444.58

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/add_re_reg_10__9_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -54.53    1295.47
  data required time                                              1295.47
  --------------------------------------------------------------------------
  data required time                                              1295.47
  data arrival time                                               -444.58
  --------------------------------------------------------------------------
  slack (MET)                                                      850.89


1
****************************************
From : din_re[46]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[46] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_10__10_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_re[46] (in)                                         0.00      70.00 r
  U_BF_0/din_re[46] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_re[46] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_re[46] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U310/Z (SC7P5T_INVX2_CSC20L)
                                                          5.42      75.42 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U675/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         16.47      91.89 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_re_cal[46] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      91.89 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_re[46] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      91.89 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U809/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         27.95     119.84 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U811/Z (SC7P5T_NR2IAX2_CSC20L)
                                                         28.02     147.87 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3005/Z (SC7P5T_AOI22X1_CSC20L)
                                                         18.38     166.24 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_re[51] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     166.24 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_re[51] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     166.24 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U101/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.39     199.63 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_re[51] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     199.63 r
  U_BF_0/U_BF_0_0/dout_re[51] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     199.63 r
  U_BF_0/U_BF_0_1/din_re[51] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     199.63 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_re[51] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     199.63 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U219/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     210.95 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U756/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         18.99     229.93 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_re_cal[51] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     229.93 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_re[51] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     229.93 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U305/Z (SC7P5T_AN2X2_A_CSC20L)
                                                         27.84     257.78 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U626/Z (SC7P5T_OAI22X1_CSC20L)
                                                         19.22     277.00 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U627/Z (SC7P5T_AOI22X1_CSC20L)
                                                         30.70     307.70 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U628/Z (SC7P5T_OAI22X1_CSC20L)
                                                         24.89     332.59 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U629/Z (SC7P5T_AOI22X1_CSC20L)
                                                         31.13     363.72 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U630/Z (SC7P5T_OAI22X1_CSC20L)
                                                         24.90     388.61 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U631/Z (SC7P5T_AOI22X1_CSC20L)
                                                         30.84     419.45 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U633/Z (SC7P5T_OA21X2_CSC20L)
                                                         31.37     450.82 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U635/Z (SC7P5T_OAI22X1_CSC20L)
                                                         19.15     469.97 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U636/Z (SC7P5T_OAI22X1_CSC20L)
                                                         22.22     492.18 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_10__10_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     492.18 r
  data arrival time                                                492.18

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_10__10_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -56.08    1293.92
  data required time                                              1293.92
  --------------------------------------------------------------------------
  data required time                                              1293.92
  data arrival time                                               -492.18
  --------------------------------------------------------------------------
  slack (MET)                                                      801.74


1
****************************************
From : din_re[45]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[45] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_10__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_re[45] (in)                                         0.00      70.00 r
  U_BF_0/din_re[45] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_re[45] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_re[45] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U306/Z (SC7P5T_INVX2_CSC20L)
                                                          5.42      75.42 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U674/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         12.98      88.40 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_re_cal[45] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      88.40 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_re[45] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      88.40 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2899/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         17.34     105.74 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U416/Z (SC7P5T_INVX1_CSC20L)
                                                         13.10     118.84 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2900/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         16.55     135.39 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U306/Z (SC7P5T_INVX1_CSC20L)
                                                         14.62     150.00 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2901/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         16.92     166.92 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U275/Z (SC7P5T_INVX1_CSC20L)
                                                         17.07     183.99 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2902/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         20.92     204.91 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U513/Z (SC7P5T_INVX1_CSC20L)
                                                         14.57     219.48 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2903/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         16.91     236.39 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U168/Z (SC7P5T_INVX1_CSC20L)
                                                         17.07     253.46 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2904/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         20.92     274.38 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U104/Z (SC7P5T_INVX1_CSC20L)
                                                         14.50     288.88 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2905/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         16.89     305.77 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U64/Z (SC7P5T_INVX1_CSC20L)
                                                         16.98     322.75 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2906/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         20.91     343.65 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U25/Z (SC7P5T_INVX1_CSC20L)
                                                         14.45     358.11 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2907/Z (SC7P5T_AOI22X1_CSC20L)
                                                         16.49     374.60 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_re[58] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     374.60 f
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_re[58] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     374.60 f
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U95/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         29.49     404.09 f
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_re[58] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     404.09 f
  U_BF_0/U_BF_0_0/dout_re[58] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     404.09 f
  U_BF_0/U_BF_0_1/din_re[58] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     404.09 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_re[58] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     404.09 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U598/Z (SC7P5T_INVX2_CSC20L)
                                                         11.44     415.53 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U764/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                          9.77     425.29 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_re_cal[58] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     425.29 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_re[58] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     425.29 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U609/Z (SC7P5T_INVX2_CSC20L)
                                                         11.77     437.06 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U610/Z (SC7P5T_NR2X1_MR_CSC20L)
                                                          8.88     445.94 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U635/Z (SC7P5T_OAI22X1_CSC20L)
                                                         17.47     463.41 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2520/Z (SC7P5T_OA22IA1A2X1_CSC20L)
                                                         30.78     494.18 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_10__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     494.18 r
  data arrival time                                                494.18

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_10__9_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -55.52    1294.48
  data required time                                              1294.48
  --------------------------------------------------------------------------
  data required time                                              1294.48
  data arrival time                                               -494.18
  --------------------------------------------------------------------------
  slack (MET)                                                      800.30


1
****************************************
From : din_re[44]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[44] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_11__8_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 f
  din_re[44] (in)                                         0.00      70.00 f
  U_BF_0/din_re[44] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 f
  U_BF_0/U_BF_0_0/din_re[44] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_re[44] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U300/Z (SC7P5T_INVX2_CSC20L)
                                                          6.38      76.38 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U661/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                          8.36      84.74 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_re_cal[44] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      84.74 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_re[44] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      84.74 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2685/Z (SC7P5T_INVX2_CSC20L)
                                                         10.61      95.34 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2686/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         17.00     112.34 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2689/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         21.03     133.37 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U369/Z (SC7P5T_INVX1_CSC20L)
                                                         12.64     146.01 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2889/Z (SC7P5T_AOI22X1_CSC20L)
                                                         14.79     160.80 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_re[48] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     160.80 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_re[48] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     160.80 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U104/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.34     194.14 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_re[48] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     194.14 r
  U_BF_0/U_BF_0_0/dout_re[48] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     194.14 r
  U_BF_0/U_BF_0_1/din_re[48] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     194.14 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_re[48] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     194.14 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U596/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     205.45 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U744/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         15.42     220.87 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_re_cal[48] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     220.87 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_re[48] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     220.87 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U702/Z (SC7P5T_INVX2_CSC20L)
                                                         12.16     233.03 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2482/Z (SC7P5T_AOI22X1_CSC20L)
                                                         28.66     261.68 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2483/Z (SC7P5T_OA22IA1A2X1_CSC20L)
                                                         31.56     293.24 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_11__8_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     293.24 r
  data arrival time                                                293.24

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_11__8_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -55.76    1294.24
  data required time                                              1294.24
  --------------------------------------------------------------------------
  data required time                                              1294.24
  data arrival time                                               -293.24
  --------------------------------------------------------------------------
  slack (MET)                                                     1001.00


1
****************************************
From : din_re[43]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[43] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_11__10_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_re[43] (in)                                         0.00      70.00 r
  U_BF_0/din_re[43] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_re[43] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_re[43] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U295/Z (SC7P5T_INVX2_CSC20L)
                                                          5.42      75.42 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U653/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         14.65      90.07 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_re_cal[43] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      90.07 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_re[43] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      90.07 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2401/Z (SC7P5T_INVX2_CSC20L)
                                                         11.33     101.40 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2402/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         14.67     116.07 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2404/Z (SC7P5T_NR2IAX2_CSC20L)
                                                         24.57     140.64 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2405/Z (SC7P5T_INVX2_CSC20L)
                                                          9.96     150.60 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3001/Z (SC7P5T_AOI22X1_CSC20L)
                                                         16.52     167.12 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_re[47] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     167.12 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_re[47] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     167.12 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U105/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.39     200.51 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_re[47] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     200.51 r
  U_BF_0/U_BF_0_0/dout_re[47] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     200.51 r
  U_BF_0/U_BF_0_1/din_re[47] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     200.51 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_re[47] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     200.51 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U504/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     211.82 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U743/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         15.44     227.26 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_re_cal[47] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     227.26 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_re[47] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     227.26 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U704/Z (SC7P5T_INVX2_CSC20L)
                                                         11.06     238.32 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U705/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         13.78     252.10 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U726/Z (SC7P5T_OA21X2_CSC20L)
                                                         26.41     278.51 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U728/Z (SC7P5T_OAI22X1_CSC20L)
                                                         19.15     297.66 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U729/Z (SC7P5T_OAI22X1_CSC20L)
                                                         22.22     319.87 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_11__10_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     319.87 r
  data arrival time                                                319.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_11__10_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -56.08    1293.92
  data required time                                              1293.92
  --------------------------------------------------------------------------
  data required time                                              1293.92
  data arrival time                                               -319.87
  --------------------------------------------------------------------------
  slack (MET)                                                      974.05


1
****************************************
From : din_re[42]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[42] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/add_re_reg_11__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_re[42] (in)                                         0.00      70.00 r
  U_BF_0/din_re[42] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_re[42] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_re[42] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U293/Z (SC7P5T_INVX2_CSC20L)
                                                          5.42      75.42 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U660/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         16.32      91.74 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_re_cal[42] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      91.74 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_re[42] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      91.74 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2160/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         27.63     119.37 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2162/Z (SC7P5T_NR2IAX2_CSC20L)
                                                         27.95     147.32 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3120/Z (SC7P5T_AOI22X1_CSC20L)
                                                         15.76     163.08 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_re[46] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     163.08 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_re[46] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     163.08 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U106/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.42     196.50 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_re[46] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     196.50 r
  U_BF_0/U_BF_0_0/dout_re[46] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     196.50 r
  U_BF_0/U_BF_0_1/din_re[46] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     196.50 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_re[46] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     196.50 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U440/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     207.81 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U742/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         13.72     221.53 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_re_cal[46] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     221.53 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_re[46] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     221.53 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U706/Z (SC7P5T_INVX2_CSC20L)
                                                         11.33     232.86 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2271/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         22.79     255.65 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2366/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         27.52     283.18 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2367/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         28.22     311.39 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2368/Z (SC7P5T_AO22IA1A2X1_CSC20L)
                                                         30.99     342.38 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/add_re_reg_11__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     342.38 r
  data arrival time                                                342.38

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/add_re_reg_11__9_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -54.53    1295.47
  data required time                                              1295.47
  --------------------------------------------------------------------------
  data required time                                              1295.47
  data arrival time                                               -342.38
  --------------------------------------------------------------------------
  slack (MET)                                                      953.09


1
****************************************
From : din_re[41]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[41] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_11__10_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_re[41] (in)                                         0.00      70.00 r
  U_BF_0/din_re[41] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_re[41] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_re[41] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U291/Z (SC7P5T_INVX2_CSC20L)
                                                          5.42      75.42 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U654/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         16.48      91.91 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_re_cal[41] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      91.91 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_re[41] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      91.91 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1847/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         22.77     114.68 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1849/Z (SC7P5T_NR2IAX2_CSC20L)
                                                         25.13     139.81 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3119/Z (SC7P5T_AOI22X1_CSC20L)
                                                         15.36     155.16 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_re[45] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     155.16 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_re[45] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     155.16 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U107/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.37     188.54 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_re[45] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     188.54 r
  U_BF_0/U_BF_0_0/dout_re[45] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     188.54 r
  U_BF_0/U_BF_0_1/din_re[45] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     188.54 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_re[45] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     188.54 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U385/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     199.85 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U741/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         18.99     218.84 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_re_cal[45] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     218.84 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_re[45] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     218.84 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U710/Z (SC7P5T_AN2X2_A_CSC20L)
                                                         27.93     246.76 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U723/Z (SC7P5T_OAI22X1_CSC20L)
                                                         18.72     265.49 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U724/Z (SC7P5T_AOI22X1_CSC20L)
                                                         30.84     296.33 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U726/Z (SC7P5T_OA21X2_CSC20L)
                                                         31.37     327.70 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U728/Z (SC7P5T_OAI22X1_CSC20L)
                                                         19.15     346.84 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U729/Z (SC7P5T_OAI22X1_CSC20L)
                                                         22.22     369.06 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_11__10_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     369.06 r
  data arrival time                                                369.06

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_11__10_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -56.08    1293.92
  data required time                                              1293.92
  --------------------------------------------------------------------------
  data required time                                              1293.92
  data arrival time                                               -369.06
  --------------------------------------------------------------------------
  slack (MET)                                                      924.86


1
****************************************
From : din_re[40]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[40] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/add_re_reg_11__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_re[40] (in)                                         0.00      70.00 r
  U_BF_0/din_re[40] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_re[40] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_re[40] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U289/Z (SC7P5T_INVX2_CSC20L)
                                                          5.42      75.42 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U659/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         16.32      91.74 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_re_cal[40] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      91.74 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_re[40] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      91.74 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1594/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         25.25     116.99 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1596/Z (SC7P5T_NR2IAX2_CSC20L)
                                                         26.90     143.89 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3118/Z (SC7P5T_AOI22X1_CSC20L)
                                                         15.55     159.44 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_re[44] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     159.44 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_re[44] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     159.44 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U108/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.39     192.83 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_re[44] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     192.83 r
  U_BF_0/U_BF_0_0/dout_re[44] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     192.83 r
  U_BF_0/U_BF_0_1/din_re[44] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     192.83 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_re[44] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     192.83 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U337/Z (SC7P5T_INVX2_CSC20L)
                                                         10.24     203.07 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U740/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         13.30     216.37 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_re_cal[44] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     216.37 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_re[44] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     216.37 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U711/Z (SC7P5T_INVX2_CSC20L)
                                                         11.33     227.70 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1954/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         22.79     250.49 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2185/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         27.52     278.01 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2271/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         28.22     306.23 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2366/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         27.52     333.75 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2367/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         28.22     361.96 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2368/Z (SC7P5T_AO22IA1A2X1_CSC20L)
                                                         30.99     392.95 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/add_re_reg_11__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     392.95 r
  data arrival time                                                392.95

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/add_re_reg_11__9_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -54.53    1295.47
  data required time                                              1295.47
  --------------------------------------------------------------------------
  data required time                                              1295.47
  data arrival time                                               -392.95
  --------------------------------------------------------------------------
  slack (MET)                                                      902.52


1
****************************************
From : din_re[39]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[39] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_11__10_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_re[39] (in)                                         0.00      70.00 r
  U_BF_0/din_re[39] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_re[39] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_re[39] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U283/Z (SC7P5T_INVX2_CSC20L)
                                                          4.58      74.58 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U655/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         15.96      90.54 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_re_cal[39] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      90.54 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_re[39] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      90.54 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1289/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         22.77     113.31 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1291/Z (SC7P5T_NR2IAX2_CSC20L)
                                                         25.13     138.44 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3117/Z (SC7P5T_AOI22X1_CSC20L)
                                                         15.36     153.80 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_re[43] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     153.80 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_re[43] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     153.80 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U109/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.37     187.17 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_re[43] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     187.17 r
  U_BF_0/U_BF_0_0/dout_re[43] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     187.17 r
  U_BF_0/U_BF_0_1/din_re[43] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     187.17 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_re[43] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     187.17 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U273/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     198.48 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U739/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         17.52     216.00 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_re_cal[43] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     216.00 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_re[43] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     216.00 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U715/Z (SC7P5T_AN2X2_A_CSC20L)
                                                         27.18     243.18 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U721/Z (SC7P5T_OAI22X1_CSC20L)
                                                         18.72     261.90 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U722/Z (SC7P5T_AOI22X1_CSC20L)
                                                         31.13     293.02 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U723/Z (SC7P5T_OAI22X1_CSC20L)
                                                         24.90     317.92 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U724/Z (SC7P5T_AOI22X1_CSC20L)
                                                         30.84     348.76 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U726/Z (SC7P5T_OA21X2_CSC20L)
                                                         31.37     380.13 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U728/Z (SC7P5T_OAI22X1_CSC20L)
                                                         19.15     399.28 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U729/Z (SC7P5T_OAI22X1_CSC20L)
                                                         22.22     421.49 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_11__10_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     421.49 r
  data arrival time                                                421.49

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_11__10_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -56.08    1293.92
  data required time                                              1293.92
  --------------------------------------------------------------------------
  data required time                                              1293.92
  data arrival time                                               -421.49
  --------------------------------------------------------------------------
  slack (MET)                                                      872.43


1
****************************************
From : din_re[38]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[38] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/add_re_reg_11__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_re[38] (in)                                         0.00      70.00 r
  U_BF_0/din_re[38] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_re[38] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_re[38] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U281/Z (SC7P5T_INVX2_CSC20L)
                                                          5.42      75.42 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U658/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         16.32      91.74 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_re_cal[38] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      91.74 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_re[38] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      91.74 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U994/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         25.25     116.99 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U996/Z (SC7P5T_NR2IAX2_CSC20L)
                                                         26.90     143.89 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3000/Z (SC7P5T_AOI22X1_CSC20L)
                                                         15.55     159.44 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_re[42] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     159.44 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_re[42] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     159.44 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U110/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.39     192.83 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_re[42] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     192.83 r
  U_BF_0/U_BF_0_0/dout_re[42] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     192.83 r
  U_BF_0/U_BF_0_1/din_re[42] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     192.83 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_re[42] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     192.83 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U243/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     204.15 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U738/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         13.72     217.87 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_re_cal[42] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     217.87 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_re[42] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     217.87 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U716/Z (SC7P5T_INVX2_CSC20L)
                                                         11.33     229.20 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1620/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         22.79     251.99 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1810/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         27.50     279.48 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1954/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         28.21     307.70 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2185/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         27.52     335.22 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2271/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         28.22     363.43 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2366/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         27.52     390.95 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2367/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         28.22     419.17 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2368/Z (SC7P5T_AO22IA1A2X1_CSC20L)
                                                         30.99     450.16 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/add_re_reg_11__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     450.16 r
  data arrival time                                                450.16

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/add_re_reg_11__9_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -54.53    1295.47
  data required time                                              1295.47
  --------------------------------------------------------------------------
  data required time                                              1295.47
  data arrival time                                               -450.16
  --------------------------------------------------------------------------
  slack (MET)                                                      845.31


1
****************************************
From : din_re[37]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[37] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_11__10_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_re[37] (in)                                         0.00      70.00 r
  U_BF_0/din_re[37] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_re[37] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_re[37] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U278/Z (SC7P5T_INVX2_CSC20L)
                                                          5.42      75.42 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U657/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         16.47      91.89 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_re_cal[37] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      91.89 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_re[37] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      91.89 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U773/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         27.95     119.84 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U775/Z (SC7P5T_NR2IAX2_CSC20L)
                                                         28.02     147.87 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2999/Z (SC7P5T_AOI22X1_CSC20L)
                                                         18.38     166.24 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_re[41] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     166.24 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_re[41] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     166.24 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U111/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.39     199.63 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_re[41] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     199.63 r
  U_BF_0/U_BF_0_0/dout_re[41] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     199.63 r
  U_BF_0/U_BF_0_1/din_re[41] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     199.63 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_re[41] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     199.63 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U225/Z (SC7P5T_INVX2_CSC20L)
                                                         10.24     209.87 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U736/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         18.56     228.43 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_re_cal[41] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     228.43 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_re[41] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     228.43 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U344/Z (SC7P5T_AN2X2_A_CSC20L)
                                                         27.84     256.27 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U719/Z (SC7P5T_OAI22X1_CSC20L)
                                                         19.22     275.50 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U720/Z (SC7P5T_AOI22X1_CSC20L)
                                                         30.70     306.19 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U721/Z (SC7P5T_OAI22X1_CSC20L)
                                                         24.89     331.09 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U722/Z (SC7P5T_AOI22X1_CSC20L)
                                                         31.13     362.21 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U723/Z (SC7P5T_OAI22X1_CSC20L)
                                                         24.90     387.11 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U724/Z (SC7P5T_AOI22X1_CSC20L)
                                                         30.84     417.95 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U726/Z (SC7P5T_OA21X2_CSC20L)
                                                         31.37     449.32 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U728/Z (SC7P5T_OAI22X1_CSC20L)
                                                         19.15     468.47 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U729/Z (SC7P5T_OAI22X1_CSC20L)
                                                         22.22     490.68 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_11__10_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     490.68 r
  data arrival time                                                490.68

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_11__10_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -56.08    1293.92
  data required time                                              1293.92
  --------------------------------------------------------------------------
  data required time                                              1293.92
  data arrival time                                               -490.68
  --------------------------------------------------------------------------
  slack (MET)                                                      803.24


1
****************************************
From : din_re[36]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[36] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_11__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_re[36] (in)                                         0.00      70.00 r
  U_BF_0/din_re[36] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_re[36] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_re[36] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U273/Z (SC7P5T_INVX2_CSC20L)
                                                          5.42      75.42 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U656/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         12.98      88.40 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_re_cal[36] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      88.40 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_re[36] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      88.40 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2881/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         17.34     105.74 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U422/Z (SC7P5T_INVX1_CSC20L)
                                                         13.10     118.84 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2882/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         16.55     135.39 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U304/Z (SC7P5T_INVX1_CSC20L)
                                                         14.62     150.00 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2883/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         16.92     166.92 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U271/Z (SC7P5T_INVX1_CSC20L)
                                                         17.07     183.99 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2884/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         20.92     204.91 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U214/Z (SC7P5T_INVX1_CSC20L)
                                                         14.57     219.48 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2885/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         16.91     236.39 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U172/Z (SC7P5T_INVX1_CSC20L)
                                                         17.07     253.46 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2886/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         20.92     274.38 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U105/Z (SC7P5T_INVX1_CSC20L)
                                                         14.57     288.95 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2887/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         16.91     305.86 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U66/Z (SC7P5T_INVX1_CSC20L)
                                                         17.07     322.93 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2888/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         20.92     343.85 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U27/Z (SC7P5T_INVX1_CSC20L)
                                                         14.51     358.36 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2889/Z (SC7P5T_AOI22X1_CSC20L)
                                                         16.50     374.86 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_re[48] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     374.86 f
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_re[48] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     374.86 f
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U104/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         29.49     404.36 f
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_re[48] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     404.36 f
  U_BF_0/U_BF_0_0/dout_re[48] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     404.36 f
  U_BF_0/U_BF_0_1/din_re[48] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     404.36 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_re[48] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     404.36 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U596/Z (SC7P5T_INVX2_CSC20L)
                                                         11.44     415.80 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U744/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                          9.77     425.56 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_re_cal[48] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     425.56 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_re[48] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     425.56 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U702/Z (SC7P5T_INVX2_CSC20L)
                                                         11.77     437.33 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U703/Z (SC7P5T_NR2X1_MR_CSC20L)
                                                          8.88     446.21 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U728/Z (SC7P5T_OAI22X1_CSC20L)
                                                         17.47     463.68 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2518/Z (SC7P5T_OA22IA1A2X1_CSC20L)
                                                         30.78     494.45 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_11__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     494.45 r
  data arrival time                                                494.45

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_11__9_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -55.52    1294.48
  data required time                                              1294.48
  --------------------------------------------------------------------------
  data required time                                              1294.48
  data arrival time                                               -494.45
  --------------------------------------------------------------------------
  slack (MET)                                                      800.03


1
****************************************
From : din_re[35]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[35] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_12__8_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 f
  din_re[35] (in)                                         0.00      70.00 f
  U_BF_0/din_re[35] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 f
  U_BF_0/U_BF_0_0/din_re[35] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_re[35] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U271/Z (SC7P5T_INVX2_CSC20L)
                                                          6.38      76.38 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U652/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                          8.36      84.74 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_re_cal[35] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      84.74 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_re[35] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      84.74 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2733/Z (SC7P5T_INVX2_CSC20L)
                                                         10.61      95.34 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2734/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         17.00     112.34 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2737/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         21.03     133.37 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U370/Z (SC7P5T_INVX1_CSC20L)
                                                         12.64     146.01 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2880/Z (SC7P5T_AOI22X1_CSC20L)
                                                         14.79     160.80 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_re[38] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     160.80 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_re[38] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     160.80 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U114/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.34     194.14 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_re[38] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     194.14 r
  U_BF_0/U_BF_0_0/dout_re[38] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     194.14 r
  U_BF_0/U_BF_0_1/din_re[38] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     194.14 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_re[38] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     194.14 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U606/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     205.45 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U734/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         15.42     220.87 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_re_cal[38] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     220.87 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_re[38] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     220.87 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U547/Z (SC7P5T_INVX2_CSC20L)
                                                         12.49     233.37 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2474/Z (SC7P5T_AOI22X1_CSC20L)
                                                         28.77     262.14 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2475/Z (SC7P5T_OA22IA1A2X1_CSC20L)
                                                         31.56     293.69 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_12__8_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     293.69 r
  data arrival time                                                293.69

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_12__8_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -55.76    1294.24
  data required time                                              1294.24
  --------------------------------------------------------------------------
  data required time                                              1294.24
  data arrival time                                               -293.69
  --------------------------------------------------------------------------
  slack (MET)                                                     1000.55


1
****************************************
From : din_re[34]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[34] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_12__10_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_re[34] (in)                                         0.00      70.00 r
  U_BF_0/din_re[34] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_re[34] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_re[34] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U288/Z (SC7P5T_INVX2_CSC20L)
                                                          4.58      74.58 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U644/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         14.13      88.71 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_re_cal[34] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      88.71 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_re[34] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      88.71 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2427/Z (SC7P5T_INVX2_CSC20L)
                                                         11.33     100.04 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2428/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         14.67     114.71 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2430/Z (SC7P5T_NR2IAX2_CSC20L)
                                                         24.57     139.28 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2431/Z (SC7P5T_INVX2_CSC20L)
                                                          9.96     149.24 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2998/Z (SC7P5T_AOI22X1_CSC20L)
                                                         16.52     165.76 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_re[37] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     165.76 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_re[37] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     165.76 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U312/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.39     199.15 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_re[37] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     199.15 r
  U_BF_0/U_BF_0_0/dout_re[37] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     199.15 r
  U_BF_0/U_BF_0_1/din_re[37] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     199.15 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_re[37] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     199.15 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U499/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     210.46 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U733/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         15.44     225.90 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_re_cal[37] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     225.90 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_re[37] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     225.90 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U549/Z (SC7P5T_INVX2_CSC20L)
                                                         11.36     237.26 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U550/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         13.89     251.15 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U571/Z (SC7P5T_OA21X2_CSC20L)
                                                         26.41     277.56 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U573/Z (SC7P5T_OAI22X1_CSC20L)
                                                         19.15     296.70 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U574/Z (SC7P5T_OAI22X1_CSC20L)
                                                         22.22     318.92 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_12__10_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     318.92 r
  data arrival time                                                318.92

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_12__10_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -56.08    1293.92
  data required time                                              1293.92
  --------------------------------------------------------------------------
  data required time                                              1293.92
  data arrival time                                               -318.92
  --------------------------------------------------------------------------
  slack (MET)                                                      975.00


1
****************************************
From : din_re[33]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[33] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/add_re_reg_12__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_re[33] (in)                                         0.00      70.00 r
  U_BF_0/din_re[33] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_re[33] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_re[33] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U258/Z (SC7P5T_INVX2_CSC20L)
                                                          5.42      75.42 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U651/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         16.32      91.74 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_re_cal[33] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      91.74 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_re[33] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      91.74 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2106/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         27.63     119.37 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2108/Z (SC7P5T_NR2IAX2_CSC20L)
                                                         27.95     147.32 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3116/Z (SC7P5T_AOI22X1_CSC20L)
                                                         15.76     163.08 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_re[36] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     163.08 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_re[36] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     163.08 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U115/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.42     196.50 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_re[36] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     196.50 r
  U_BF_0/U_BF_0_0/dout_re[36] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     196.50 r
  U_BF_0/U_BF_0_1/din_re[36] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     196.50 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_re[36] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     196.50 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U451/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     207.81 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U732/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         13.72     221.53 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_re_cal[36] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     221.53 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_re[36] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     221.53 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U551/Z (SC7P5T_INVX2_CSC20L)
                                                         11.64     233.18 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2275/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         22.90     256.08 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2358/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         27.52     283.60 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2359/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         28.22     311.81 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2360/Z (SC7P5T_AO22IA1A2X1_CSC20L)
                                                         30.99     342.80 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/add_re_reg_12__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     342.80 r
  data arrival time                                                342.80

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/add_re_reg_12__9_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -54.53    1295.47
  data required time                                              1295.47
  --------------------------------------------------------------------------
  data required time                                              1295.47
  data arrival time                                               -342.80
  --------------------------------------------------------------------------
  slack (MET)                                                      952.66


1
****************************************
From : din_re[32]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[32] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_12__10_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_re[32] (in)                                         0.00      70.00 r
  U_BF_0/din_re[32] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_re[32] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_re[32] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U257/Z (SC7P5T_INVX2_CSC20L)
                                                          4.58      74.58 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U645/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         15.96      90.54 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_re_cal[32] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      90.54 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_re[32] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      90.54 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1884/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         22.77     113.31 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1886/Z (SC7P5T_NR2IAX2_CSC20L)
                                                         25.13     138.44 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3115/Z (SC7P5T_AOI22X1_CSC20L)
                                                         15.36     153.80 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_re[35] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     153.80 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_re[35] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     153.80 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U116/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.37     187.17 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_re[35] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     187.17 r
  U_BF_0/U_BF_0_0/dout_re[35] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     187.17 r
  U_BF_0/U_BF_0_1/din_re[35] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     187.17 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_re[35] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     187.17 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U387/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     198.48 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U731/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         18.99     217.47 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_re_cal[35] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     217.47 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_re[35] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     217.47 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U555/Z (SC7P5T_AN2X2_A_CSC20L)
                                                         28.31     245.78 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U568/Z (SC7P5T_OAI22X1_CSC20L)
                                                         18.73     264.51 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U569/Z (SC7P5T_AOI22X1_CSC20L)
                                                         30.84     295.35 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U571/Z (SC7P5T_OA21X2_CSC20L)
                                                         31.37     326.72 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U573/Z (SC7P5T_OAI22X1_CSC20L)
                                                         19.15     345.87 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U574/Z (SC7P5T_OAI22X1_CSC20L)
                                                         22.22     368.08 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_12__10_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     368.08 r
  data arrival time                                                368.08

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_12__10_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -56.08    1293.92
  data required time                                              1293.92
  --------------------------------------------------------------------------
  data required time                                              1293.92
  data arrival time                                               -368.08
  --------------------------------------------------------------------------
  slack (MET)                                                      925.84


1
****************************************
From : din_re[31]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[31] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/add_re_reg_12__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_re[31] (in)                                         0.00      70.00 r
  U_BF_0/din_re[31] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_re[31] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_re[31] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U286/Z (SC7P5T_INVX2_CSC20L)
                                                          5.42      75.42 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U650/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         16.32      91.74 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_re_cal[31] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      91.74 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_re[31] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      91.74 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1608/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         25.25     116.99 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1610/Z (SC7P5T_NR2IAX2_CSC20L)
                                                         26.90     143.89 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3114/Z (SC7P5T_AOI22X1_CSC20L)
                                                         15.55     159.44 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_re[34] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     159.44 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_re[34] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     159.44 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U117/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.39     192.83 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_re[34] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     192.83 r
  U_BF_0/U_BF_0_0/dout_re[34] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     192.83 r
  U_BF_0/U_BF_0_1/din_re[34] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     192.83 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_re[34] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     192.83 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U340/Z (SC7P5T_INVX2_CSC20L)
                                                         10.24     203.07 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U730/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         13.30     216.37 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_re_cal[34] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     216.37 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_re[34] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     216.37 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U556/Z (SC7P5T_INVX2_CSC20L)
                                                         11.64     228.01 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1950/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         22.90     250.91 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2183/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         27.52     278.43 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2275/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         28.22     306.65 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2358/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         27.52     334.17 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2359/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         28.22     362.39 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2360/Z (SC7P5T_AO22IA1A2X1_CSC20L)
                                                         30.99     393.38 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/add_re_reg_12__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     393.38 r
  data arrival time                                                393.38

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/add_re_reg_12__9_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -54.53    1295.47
  data required time                                              1295.47
  --------------------------------------------------------------------------
  data required time                                              1295.47
  data arrival time                                               -393.38
  --------------------------------------------------------------------------
  slack (MET)                                                      902.09


1
****************************************
From : din_re[30]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[30] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_12__10_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_re[30] (in)                                         0.00      70.00 r
  U_BF_0/din_re[30] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_re[30] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_re[30] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U228/Z (SC7P5T_INVX2_CSC20L)
                                                          5.42      75.42 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U646/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         16.48      91.91 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_re_cal[30] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      91.91 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_re[30] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      91.91 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1263/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         22.77     114.68 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1265/Z (SC7P5T_NR2IAX2_CSC20L)
                                                         25.13     139.81 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3113/Z (SC7P5T_AOI22X1_CSC20L)
                                                         15.36     155.16 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_re[33] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     155.16 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_re[33] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     155.16 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U118/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.37     188.54 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_re[33] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     188.54 r
  U_BF_0/U_BF_0_0/dout_re[33] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     188.54 r
  U_BF_0/U_BF_0_1/din_re[33] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     188.54 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_re[33] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     188.54 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U271/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     199.85 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U729/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         18.99     218.84 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_re_cal[33] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     218.84 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_re[33] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     218.84 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U560/Z (SC7P5T_AN2X2_A_CSC20L)
                                                         28.31     247.15 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U566/Z (SC7P5T_OAI22X1_CSC20L)
                                                         18.73     265.87 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U567/Z (SC7P5T_AOI22X1_CSC20L)
                                                         31.13     297.00 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U568/Z (SC7P5T_OAI22X1_CSC20L)
                                                         24.90     321.89 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U569/Z (SC7P5T_AOI22X1_CSC20L)
                                                         30.84     352.74 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U571/Z (SC7P5T_OA21X2_CSC20L)
                                                         31.37     384.11 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U573/Z (SC7P5T_OAI22X1_CSC20L)
                                                         19.15     403.25 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U574/Z (SC7P5T_OAI22X1_CSC20L)
                                                         22.22     425.47 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_12__10_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     425.47 r
  data arrival time                                                425.47

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_12__10_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -56.08    1293.92
  data required time                                              1293.92
  --------------------------------------------------------------------------
  data required time                                              1293.92
  data arrival time                                               -425.47
  --------------------------------------------------------------------------
  slack (MET)                                                      868.45


1
****************************************
From : din_re[29]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[29] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/add_re_reg_12__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_re[29] (in)                                         0.00      70.00 r
  U_BF_0/din_re[29] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_re[29] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_re[29] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U269/Z (SC7P5T_INVX2_CSC20L)
                                                          5.42      75.42 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U649/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         16.32      91.74 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_re_cal[29] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      91.74 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_re[29] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      91.74 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U962/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         25.25     116.99 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U964/Z (SC7P5T_NR2IAX2_CSC20L)
                                                         26.90     143.89 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2997/Z (SC7P5T_AOI22X1_CSC20L)
                                                         15.55     159.44 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_re[32] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     159.44 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_re[32] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     159.44 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U119/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.39     192.83 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_re[32] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     192.83 r
  U_BF_0/U_BF_0_0/dout_re[32] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     192.83 r
  U_BF_0/U_BF_0_1/din_re[32] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     192.83 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_re[32] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     192.83 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U245/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     204.15 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U728/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         13.72     217.87 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_re_cal[32] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     217.87 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_re[32] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     217.87 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U561/Z (SC7P5T_INVX2_CSC20L)
                                                         11.64     229.51 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1627/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         22.90     252.41 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1804/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         27.50     279.91 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1950/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         28.21     308.12 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2183/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         27.52     335.64 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2275/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         28.22     363.86 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2358/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         27.52     391.38 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2359/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         28.22     419.60 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2360/Z (SC7P5T_AO22IA1A2X1_CSC20L)
                                                         30.99     450.59 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/add_re_reg_12__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     450.59 r
  data arrival time                                                450.59

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/add_re_reg_12__9_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -54.53    1295.47
  data required time                                              1295.47
  --------------------------------------------------------------------------
  data required time                                              1295.47
  data arrival time                                               -450.59
  --------------------------------------------------------------------------
  slack (MET)                                                      844.88


1
****************************************
From : din_re[28]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[28] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_12__10_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_re[28] (in)                                         0.00      70.00 r
  U_BF_0/din_re[28] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_re[28] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_re[28] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U213/Z (SC7P5T_INVX2_CSC20L)
                                                          5.42      75.42 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U648/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         16.47      91.89 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_re_cal[28] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      91.89 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_re[28] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      91.89 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U821/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         27.95     119.84 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U823/Z (SC7P5T_NR2IAX2_CSC20L)
                                                         28.02     147.87 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2996/Z (SC7P5T_AOI22X1_CSC20L)
                                                         18.38     166.24 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_re[31] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     166.24 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_re[31] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     166.24 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U120/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.39     199.63 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_re[31] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     199.63 r
  U_BF_0/U_BF_0_0/dout_re[31] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     199.63 r
  U_BF_0/U_BF_0_1/din_re[31] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     199.63 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_re[31] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     199.63 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U223/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     210.95 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U726/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         18.99     229.93 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_re_cal[31] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     229.93 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_re[31] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     229.93 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U336/Z (SC7P5T_AN2X2_A_CSC20L)
                                                         28.22     258.16 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U564/Z (SC7P5T_OAI22X1_CSC20L)
                                                         19.23     277.39 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U565/Z (SC7P5T_AOI22X1_CSC20L)
                                                         30.70     308.08 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U566/Z (SC7P5T_OAI22X1_CSC20L)
                                                         24.89     332.98 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U567/Z (SC7P5T_AOI22X1_CSC20L)
                                                         31.13     364.10 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U568/Z (SC7P5T_OAI22X1_CSC20L)
                                                         24.90     389.00 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U569/Z (SC7P5T_AOI22X1_CSC20L)
                                                         30.84     419.84 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U571/Z (SC7P5T_OA21X2_CSC20L)
                                                         31.37     451.21 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U573/Z (SC7P5T_OAI22X1_CSC20L)
                                                         19.15     470.36 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U574/Z (SC7P5T_OAI22X1_CSC20L)
                                                         22.22     492.57 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_12__10_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     492.57 r
  data arrival time                                                492.57

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_12__10_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -56.08    1293.92
  data required time                                              1293.92
  --------------------------------------------------------------------------
  data required time                                              1293.92
  data arrival time                                               -492.57
  --------------------------------------------------------------------------
  slack (MET)                                                      801.35


1
****************************************
From : din_re[27]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[27] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_12__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_re[27] (in)                                         0.00      70.00 r
  U_BF_0/din_re[27] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_re[27] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_re[27] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U215/Z (SC7P5T_INVX2_CSC20L)
                                                          5.42      75.42 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U647/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         12.98      88.40 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_re_cal[27] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      88.40 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_re[27] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      88.40 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2872/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         17.34     105.74 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U420/Z (SC7P5T_INVX1_CSC20L)
                                                         13.10     118.84 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2873/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         16.55     135.39 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U303/Z (SC7P5T_INVX1_CSC20L)
                                                         14.62     150.00 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2874/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         16.92     166.92 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U268/Z (SC7P5T_INVX1_CSC20L)
                                                         17.07     183.99 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2875/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         20.92     204.91 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U213/Z (SC7P5T_INVX1_CSC20L)
                                                         14.57     219.48 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2876/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         16.91     236.39 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U182/Z (SC7P5T_INVX1_CSC20L)
                                                         17.07     253.46 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2877/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         20.92     274.38 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U106/Z (SC7P5T_INVX1_CSC20L)
                                                         14.57     288.95 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2878/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         16.91     305.86 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U67/Z (SC7P5T_INVX1_CSC20L)
                                                         17.07     322.93 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2879/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         20.92     343.85 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U28/Z (SC7P5T_INVX1_CSC20L)
                                                         14.51     358.36 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2880/Z (SC7P5T_AOI22X1_CSC20L)
                                                         16.50     374.86 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_re[38] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     374.86 f
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_re[38] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     374.86 f
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U114/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         29.49     404.36 f
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_re[38] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     404.36 f
  U_BF_0/U_BF_0_0/dout_re[38] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     404.36 f
  U_BF_0/U_BF_0_1/din_re[38] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     404.36 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_re[38] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     404.36 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U606/Z (SC7P5T_INVX2_CSC20L)
                                                         11.44     415.80 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U734/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                          9.77     425.56 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_re_cal[38] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     425.56 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_re[38] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     425.56 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U547/Z (SC7P5T_INVX2_CSC20L)
                                                         12.15     437.71 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U548/Z (SC7P5T_NR2X1_MR_CSC20L)
                                                          9.00     446.71 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U573/Z (SC7P5T_OAI22X1_CSC20L)
                                                         17.48     464.19 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2517/Z (SC7P5T_OA22IA1A2X1_CSC20L)
                                                         30.79     494.98 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_12__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     494.98 r
  data arrival time                                                494.98

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_12__9_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -55.52    1294.48
  data required time                                              1294.48
  --------------------------------------------------------------------------
  data required time                                              1294.48
  data arrival time                                               -494.98
  --------------------------------------------------------------------------
  slack (MET)                                                      799.50


1
****************************************
From : din_re[26]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[26] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_13__8_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 f
  din_re[26] (in)                                         0.00      70.00 f
  U_BF_0/din_re[26] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 f
  U_BF_0/U_BF_0_0/din_re[26] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_re[26] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U219/Z (SC7P5T_INVX2_CSC20L)
                                                          6.38      76.38 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U670/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                          8.36      84.74 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_re_cal[26] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      84.74 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_re[26] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      84.74 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2662/Z (SC7P5T_INVX2_CSC20L)
                                                         10.61      95.34 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2663/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         17.00     112.34 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2666/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         21.03     133.37 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U371/Z (SC7P5T_INVX1_CSC20L)
                                                         12.64     146.01 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2898/Z (SC7P5T_AOI22X1_CSC20L)
                                                         14.79     160.80 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_re[28] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     160.80 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_re[28] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     160.80 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U123/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.34     194.14 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_re[28] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     194.14 r
  U_BF_0/U_BF_0_0/dout_re[28] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     194.14 r
  U_BF_0/U_BF_0_1/din_re[28] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     194.14 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_re[28] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     194.14 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U602/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     205.45 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U754/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         15.42     220.87 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_re_cal[28] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     220.87 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_re[28] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     220.87 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U733/Z (SC7P5T_INVX2_CSC20L)
                                                         12.49     233.37 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2484/Z (SC7P5T_AOI22X1_CSC20L)
                                                         28.77     262.14 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2485/Z (SC7P5T_OA22IA1A2X1_CSC20L)
                                                         31.56     293.69 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_13__8_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     293.69 r
  data arrival time                                                293.69

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_13__8_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -55.76    1294.24
  data required time                                              1294.24
  --------------------------------------------------------------------------
  data required time                                              1294.24
  data arrival time                                               -293.69
  --------------------------------------------------------------------------
  slack (MET)                                                     1000.55


1
****************************************
From : din_re[25]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[25] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_13__10_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_re[25] (in)                                         0.00      70.00 r
  U_BF_0/din_re[25] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_re[25] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_re[25] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U243/Z (SC7P5T_INVX2_CSC20L)
                                                          5.42      75.42 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U662/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         14.65      90.07 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_re_cal[25] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      90.07 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_re[25] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      90.07 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2439/Z (SC7P5T_INVX2_CSC20L)
                                                         11.33     101.40 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2440/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         14.67     116.07 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2442/Z (SC7P5T_NR2IAX2_CSC20L)
                                                         24.57     140.64 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2443/Z (SC7P5T_INVX2_CSC20L)
                                                          9.96     150.60 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3004/Z (SC7P5T_AOI22X1_CSC20L)
                                                         16.52     167.12 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_re[27] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     167.12 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_re[27] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     167.12 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U124/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.39     200.51 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_re[27] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     200.51 r
  U_BF_0/U_BF_0_0/dout_re[27] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     200.51 r
  U_BF_0/U_BF_0_1/din_re[27] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     200.51 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_re[27] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     200.51 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U502/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     211.82 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U753/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         15.44     227.26 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_re_cal[27] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     227.26 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_re[27] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     227.26 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U735/Z (SC7P5T_INVX2_CSC20L)
                                                         11.36     238.62 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U736/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         13.89     252.51 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U757/Z (SC7P5T_OA21X2_CSC20L)
                                                         26.41     278.92 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U759/Z (SC7P5T_OAI22X1_CSC20L)
                                                         19.15     298.06 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U760/Z (SC7P5T_OAI22X1_CSC20L)
                                                         22.22     320.28 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_13__10_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     320.28 r
  data arrival time                                                320.28

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_13__10_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -56.08    1293.92
  data required time                                              1293.92
  --------------------------------------------------------------------------
  data required time                                              1293.92
  data arrival time                                               -320.28
  --------------------------------------------------------------------------
  slack (MET)                                                      973.64


1
****************************************
From : din_re[24]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[24] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/add_re_reg_13__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_re[24] (in)                                         0.00      70.00 r
  U_BF_0/din_re[24] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_re[24] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_re[24] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U249/Z (SC7P5T_INVX2_CSC20L)
                                                          4.58      74.58 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U669/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         15.79      90.38 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_re_cal[24] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      90.38 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_re[24] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      90.38 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2120/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         27.63     118.01 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2122/Z (SC7P5T_NR2IAX2_CSC20L)
                                                         27.95     145.96 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3124/Z (SC7P5T_AOI22X1_CSC20L)
                                                         15.76     161.72 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_re[26] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     161.72 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_re[26] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     161.72 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U125/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.42     195.14 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_re[26] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     195.14 r
  U_BF_0/U_BF_0_0/dout_re[26] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     195.14 r
  U_BF_0/U_BF_0_1/din_re[26] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     195.14 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_re[26] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     195.14 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U443/Z (SC7P5T_INVX2_CSC20L)
                                                         10.24     205.37 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U752/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         13.30     218.67 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_re_cal[26] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     218.67 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_re[26] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     218.67 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U737/Z (SC7P5T_INVX2_CSC20L)
                                                         11.64     230.32 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2266/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         22.90     253.22 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2370/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         27.52     280.74 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2371/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         28.22     308.95 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2372/Z (SC7P5T_AO22IA1A2X1_CSC20L)
                                                         30.99     339.94 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/add_re_reg_13__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     339.94 r
  data arrival time                                                339.94

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/add_re_reg_13__9_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -54.53    1295.47
  data required time                                              1295.47
  --------------------------------------------------------------------------
  data required time                                              1295.47
  data arrival time                                               -339.94
  --------------------------------------------------------------------------
  slack (MET)                                                      955.52


1
****************************************
From : din_re[23]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[23] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_13__10_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_re[23] (in)                                         0.00      70.00 r
  U_BF_0/din_re[23] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_re[23] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_re[23] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U250/Z (SC7P5T_INVX2_CSC20L)
                                                          5.42      75.42 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U663/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         16.48      91.91 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_re_cal[23] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      91.91 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_re[23] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      91.91 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1859/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         22.77     114.68 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1861/Z (SC7P5T_NR2IAX2_CSC20L)
                                                         25.13     139.81 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3123/Z (SC7P5T_AOI22X1_CSC20L)
                                                         15.36     155.16 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_re[25] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     155.16 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_re[25] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     155.16 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U126/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.37     188.54 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_re[25] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     188.54 r
  U_BF_0/U_BF_0_0/dout_re[25] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     188.54 r
  U_BF_0/U_BF_0_1/din_re[25] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     188.54 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_re[25] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     188.54 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U389/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     199.85 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U751/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         18.99     218.84 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_re_cal[25] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     218.84 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_re[25] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     218.84 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U741/Z (SC7P5T_AN2X2_A_CSC20L)
                                                         28.31     247.15 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U754/Z (SC7P5T_OAI22X1_CSC20L)
                                                         18.73     265.87 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U755/Z (SC7P5T_AOI22X1_CSC20L)
                                                         30.84     296.72 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U757/Z (SC7P5T_OA21X2_CSC20L)
                                                         31.37     328.08 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U759/Z (SC7P5T_OAI22X1_CSC20L)
                                                         19.15     347.23 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U760/Z (SC7P5T_OAI22X1_CSC20L)
                                                         22.22     369.45 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_13__10_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     369.45 r
  data arrival time                                                369.45

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_13__10_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -56.08    1293.92
  data required time                                              1293.92
  --------------------------------------------------------------------------
  data required time                                              1293.92
  data arrival time                                               -369.45
  --------------------------------------------------------------------------
  slack (MET)                                                      924.47


1
****************************************
From : din_re[22]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[22] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/add_re_reg_13__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_re[22] (in)                                         0.00      70.00 r
  U_BF_0/din_re[22] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_re[22] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_re[22] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U221/Z (SC7P5T_INVX2_CSC20L)
                                                          5.42      75.42 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U668/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         16.32      91.74 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_re_cal[22] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      91.74 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_re[22] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      91.74 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1580/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         25.25     116.99 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1582/Z (SC7P5T_NR2IAX2_CSC20L)
                                                         26.90     143.89 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3122/Z (SC7P5T_AOI22X1_CSC20L)
                                                         15.55     159.44 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_re[24] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     159.44 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_re[24] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     159.44 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U127/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.39     192.83 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_re[24] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     192.83 r
  U_BF_0/U_BF_0_0/dout_re[24] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     192.83 r
  U_BF_0/U_BF_0_1/din_re[24] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     192.83 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_re[24] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     192.83 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U335/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     204.15 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U750/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         13.72     217.87 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_re_cal[24] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     217.87 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_re[24] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     217.87 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U742/Z (SC7P5T_INVX2_CSC20L)
                                                         11.64     229.51 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1956/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         22.90     252.41 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2179/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         27.52     279.93 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2266/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         28.22     308.15 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2370/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         27.52     335.67 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2371/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         28.22     363.88 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2372/Z (SC7P5T_AO22IA1A2X1_CSC20L)
                                                         30.99     394.87 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/add_re_reg_13__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     394.87 r
  data arrival time                                                394.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/add_re_reg_13__9_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -54.53    1295.47
  data required time                                              1295.47
  --------------------------------------------------------------------------
  data required time                                              1295.47
  data arrival time                                               -394.87
  --------------------------------------------------------------------------
  slack (MET)                                                      900.59


1
****************************************
From : din_re[21]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[21] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_13__10_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_re[21] (in)                                         0.00      70.00 r
  U_BF_0/din_re[21] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_re[21] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_re[21] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U217/Z (SC7P5T_INVX2_CSC20L)
                                                          5.42      75.42 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U664/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         16.48      91.91 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_re_cal[21] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      91.91 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_re[21] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      91.91 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1250/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         22.77     114.68 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1252/Z (SC7P5T_NR2IAX2_CSC20L)
                                                         25.13     139.81 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3121/Z (SC7P5T_AOI22X1_CSC20L)
                                                         15.36     155.16 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_re[23] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     155.16 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_re[23] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     155.16 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U128/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.37     188.54 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_re[23] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     188.54 r
  U_BF_0/U_BF_0_0/dout_re[23] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     188.54 r
  U_BF_0/U_BF_0_1/din_re[23] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     188.54 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_re[23] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     188.54 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U275/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     199.85 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U749/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         17.52     217.36 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_re_cal[23] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     217.36 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_re[23] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     217.36 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U746/Z (SC7P5T_AN2X2_A_CSC20L)
                                                         27.57     244.93 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U752/Z (SC7P5T_OAI22X1_CSC20L)
                                                         18.72     263.65 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U753/Z (SC7P5T_AOI22X1_CSC20L)
                                                         31.13     294.78 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U754/Z (SC7P5T_OAI22X1_CSC20L)
                                                         24.90     319.67 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U755/Z (SC7P5T_AOI22X1_CSC20L)
                                                         30.84     350.52 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U757/Z (SC7P5T_OA21X2_CSC20L)
                                                         31.37     381.88 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U759/Z (SC7P5T_OAI22X1_CSC20L)
                                                         19.15     401.03 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U760/Z (SC7P5T_OAI22X1_CSC20L)
                                                         22.22     423.25 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_13__10_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     423.25 r
  data arrival time                                                423.25

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_13__10_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -56.08    1293.92
  data required time                                              1293.92
  --------------------------------------------------------------------------
  data required time                                              1293.92
  data arrival time                                               -423.25
  --------------------------------------------------------------------------
  slack (MET)                                                      870.67


1
****************************************
From : din_re[20]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[20] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/add_re_reg_13__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_re[20] (in)                                         0.00      70.00 r
  U_BF_0/din_re[20] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_re[20] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_re[20] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U240/Z (SC7P5T_INVX2_CSC20L)
                                                          5.42      75.42 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U667/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         16.32      91.74 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_re_cal[20] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      91.74 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_re[20] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      91.74 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U978/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         25.25     116.99 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U980/Z (SC7P5T_NR2IAX2_CSC20L)
                                                         26.90     143.89 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3003/Z (SC7P5T_AOI22X1_CSC20L)
                                                         15.55     159.44 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_re[22] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     159.44 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_re[22] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     159.44 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U311/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.39     192.83 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_re[22] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     192.83 r
  U_BF_0/U_BF_0_0/dout_re[22] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     192.83 r
  U_BF_0/U_BF_0_1/din_re[22] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     192.83 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_re[22] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     192.83 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U242/Z (SC7P5T_INVX2_CSC20L)
                                                          9.95     202.79 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U748/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         11.68     214.47 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_re_cal[22] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     214.47 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_re[22] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     214.47 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U747/Z (SC7P5T_INVX2_CSC20L)
                                                         10.96     225.43 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1634/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         22.66     248.10 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1808/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         27.49     275.59 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1956/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         28.21     303.81 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2179/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         27.52     331.33 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2266/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         28.22     359.54 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2370/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         27.52     387.06 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2371/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         28.22     415.28 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2372/Z (SC7P5T_AO22IA1A2X1_CSC20L)
                                                         30.99     446.27 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/add_re_reg_13__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     446.27 r
  data arrival time                                                446.27

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/add_re_reg_13__9_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -54.53    1295.47
  data required time                                              1295.47
  --------------------------------------------------------------------------
  data required time                                              1295.47
  data arrival time                                               -446.27
  --------------------------------------------------------------------------
  slack (MET)                                                      849.20


1
****************************************
From : din_re[19]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[19] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_13__10_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_re[19] (in)                                         0.00      70.00 r
  U_BF_0/din_re[19] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_re[19] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_re[19] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U224/Z (SC7P5T_INVX2_CSC20L)
                                                          5.42      75.42 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U666/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         16.47      91.89 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_re_cal[19] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      91.89 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_re[19] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      91.89 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U785/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         27.95     119.84 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U787/Z (SC7P5T_NR2IAX2_CSC20L)
                                                         28.02     147.87 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3002/Z (SC7P5T_AOI22X1_CSC20L)
                                                         18.38     166.24 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_re[21] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     166.24 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_re[21] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     166.24 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U129/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.39     199.63 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_re[21] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     199.63 r
  U_BF_0/U_BF_0_0/dout_re[21] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     199.63 r
  U_BF_0/U_BF_0_1/din_re[21] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     199.63 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_re[21] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     199.63 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U216/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     210.95 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U746/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         17.52     228.46 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_re_cal[21] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     228.46 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_re[21] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     228.46 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U312/Z (SC7P5T_AN2X2_A_CSC20L)
                                                         27.45     255.92 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U750/Z (SC7P5T_OAI22X1_CSC20L)
                                                         19.22     275.14 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U751/Z (SC7P5T_AOI22X1_CSC20L)
                                                         30.70     305.83 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U752/Z (SC7P5T_OAI22X1_CSC20L)
                                                         24.89     330.73 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U753/Z (SC7P5T_AOI22X1_CSC20L)
                                                         31.13     361.85 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U754/Z (SC7P5T_OAI22X1_CSC20L)
                                                         24.90     386.75 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U755/Z (SC7P5T_AOI22X1_CSC20L)
                                                         30.84     417.59 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U757/Z (SC7P5T_OA21X2_CSC20L)
                                                         31.37     448.96 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U759/Z (SC7P5T_OAI22X1_CSC20L)
                                                         19.15     468.10 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U760/Z (SC7P5T_OAI22X1_CSC20L)
                                                         22.22     490.32 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_13__10_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     490.32 r
  data arrival time                                                490.32

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_13__10_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -56.08    1293.92
  data required time                                              1293.92
  --------------------------------------------------------------------------
  data required time                                              1293.92
  data arrival time                                               -490.32
  --------------------------------------------------------------------------
  slack (MET)                                                      803.60


1
****************************************
From : din_re[18]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[18] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_13__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_re[18] (in)                                         0.00      70.00 r
  U_BF_0/din_re[18] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_re[18] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_re[18] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U247/Z (SC7P5T_INVX2_CSC20L)
                                                          5.42      75.42 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U665/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         12.98      88.40 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_re_cal[18] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      88.40 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_re[18] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      88.40 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2890/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         17.34     105.74 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U414/Z (SC7P5T_INVX1_CSC20L)
                                                         13.10     118.84 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2891/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         16.55     135.39 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U305/Z (SC7P5T_INVX1_CSC20L)
                                                         14.62     150.00 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2892/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         16.92     166.92 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U276/Z (SC7P5T_INVX1_CSC20L)
                                                         17.07     183.99 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2893/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         20.92     204.91 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U219/Z (SC7P5T_INVX1_CSC20L)
                                                         14.57     219.48 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2894/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         16.91     236.39 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U173/Z (SC7P5T_INVX1_CSC20L)
                                                         17.07     253.46 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2895/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         20.92     274.38 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U512/Z (SC7P5T_INVX1_CSC20L)
                                                         14.57     288.95 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2896/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         16.91     305.86 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U65/Z (SC7P5T_INVX1_CSC20L)
                                                         17.07     322.93 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2897/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         20.92     343.85 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U26/Z (SC7P5T_INVX1_CSC20L)
                                                         14.51     358.36 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2898/Z (SC7P5T_AOI22X1_CSC20L)
                                                         16.50     374.86 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_re[28] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     374.86 f
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_re[28] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     374.86 f
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U123/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         29.49     404.36 f
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_re[28] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     404.36 f
  U_BF_0/U_BF_0_0/dout_re[28] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     404.36 f
  U_BF_0/U_BF_0_1/din_re[28] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     404.36 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_re[28] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     404.36 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U602/Z (SC7P5T_INVX2_CSC20L)
                                                         11.44     415.80 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U754/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                          9.77     425.56 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_re_cal[28] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     425.56 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_re[28] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     425.56 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U733/Z (SC7P5T_INVX2_CSC20L)
                                                         12.15     437.71 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U734/Z (SC7P5T_NR2X1_MR_CSC20L)
                                                          9.00     446.71 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U759/Z (SC7P5T_OAI22X1_CSC20L)
                                                         17.48     464.19 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2519/Z (SC7P5T_OA22IA1A2X1_CSC20L)
                                                         30.79     494.98 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_13__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     494.98 r
  data arrival time                                                494.98

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_13__9_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -55.52    1294.48
  data required time                                              1294.48
  --------------------------------------------------------------------------
  data required time                                              1294.48
  data arrival time                                               -494.98
  --------------------------------------------------------------------------
  slack (MET)                                                      799.50


1
****************************************
From : din_re[17]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[17] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_14__8_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 f
  din_re[17] (in)                                         0.00      70.00 f
  U_BF_0/din_re[17] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 f
  U_BF_0/U_BF_0_0/din_re[17] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_re[17] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U232/Z (SC7P5T_INVX2_CSC20L)
                                                          5.43      75.43 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U634/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                          7.71      83.13 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_re_cal[17] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      83.13 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_re[17] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      83.13 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2673/Z (SC7P5T_INVX2_CSC20L)
                                                         10.61      93.74 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2674/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         17.00     110.74 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2677/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         21.03     131.77 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U372/Z (SC7P5T_INVX1_CSC20L)
                                                         12.64     144.41 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2862/Z (SC7P5T_AOI22X1_CSC20L)
                                                         14.79     159.20 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_re[18] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     159.20 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_re[18] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     159.20 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U132/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.34     192.54 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_re[18] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     192.54 r
  U_BF_0/U_BF_0_0/dout_re[18] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     192.54 r
  U_BF_0/U_BF_0_1/din_re[18] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     192.54 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_re[18] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     192.54 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U594/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     203.85 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U714/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         15.42     219.27 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_re_cal[18] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     219.27 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_re[18] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     219.27 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U640/Z (SC7P5T_INVX2_CSC20L)
                                                         12.47     231.74 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2472/Z (SC7P5T_AOI22X1_CSC20L)
                                                         28.76     260.50 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2473/Z (SC7P5T_OA22IA1A2X1_CSC20L)
                                                         31.56     292.06 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_14__8_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     292.06 r
  data arrival time                                                292.06

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_14__8_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -55.76    1294.24
  data required time                                              1294.24
  --------------------------------------------------------------------------
  data required time                                              1294.24
  data arrival time                                               -292.06
  --------------------------------------------------------------------------
  slack (MET)                                                     1002.19


1
****************************************
From : din_re[16]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[16] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_14__10_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_re[16] (in)                                         0.00      70.00 r
  U_BF_0/din_re[16] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_re[16] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_re[16] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U242/Z (SC7P5T_INVX2_CSC20L)
                                                          4.58      74.58 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U626/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         14.13      88.71 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_re_cal[16] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      88.71 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_re[16] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      88.71 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2589/Z (SC7P5T_INVX2_CSC20L)
                                                         11.33     100.04 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2590/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         14.67     114.71 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2592/Z (SC7P5T_NR2IAX2_CSC20L)
                                                         24.57     139.28 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2624/Z (SC7P5T_INVX2_CSC20L)
                                                          9.96     149.24 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2992/Z (SC7P5T_AOI22X1_CSC20L)
                                                         16.52     165.76 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_re[17] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     165.76 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_re[17] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     165.76 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U133/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.39     199.15 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_re[17] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     199.15 r
  U_BF_0/U_BF_0_0/dout_re[17] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     199.15 r
  U_BF_0/U_BF_0_1/din_re[17] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     199.15 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_re[17] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     199.15 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U494/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     210.46 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U713/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         15.44     225.90 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_re_cal[17] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     225.90 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_re[17] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     225.90 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U642/Z (SC7P5T_INVX2_CSC20L)
                                                         11.34     237.24 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U643/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         13.88     251.12 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U664/Z (SC7P5T_OA21X2_CSC20L)
                                                         26.41     277.53 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U666/Z (SC7P5T_OAI22X1_CSC20L)
                                                         19.15     296.67 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U667/Z (SC7P5T_OAI22X1_CSC20L)
                                                         22.22     318.89 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_14__10_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     318.89 r
  data arrival time                                                318.89

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_14__10_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -56.08    1293.92
  data required time                                              1293.92
  --------------------------------------------------------------------------
  data required time                                              1293.92
  data arrival time                                               -318.89
  --------------------------------------------------------------------------
  slack (MET)                                                      975.03


1
****************************************
From : din_re[15]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[15] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/add_re_reg_14__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_re[15] (in)                                         0.00      70.00 r
  U_BF_0/din_re[15] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_re[15] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_re[15] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U267/Z (SC7P5T_INVX2_CSC20L)
                                                          5.42      75.42 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U633/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         16.32      91.74 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_re_cal[15] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      91.74 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_re[15] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      91.74 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2319/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         27.63     119.37 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2321/Z (SC7P5T_NR2IAX2_CSC20L)
                                                         27.95     147.32 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3108/Z (SC7P5T_AOI22X1_CSC20L)
                                                         15.76     163.08 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_re[16] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     163.08 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_re[16] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     163.08 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U134/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.42     196.50 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_re[16] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     196.50 r
  U_BF_0/U_BF_0_0/dout_re[16] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     196.50 r
  U_BF_0/U_BF_0_1/din_re[16] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     196.50 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_re[16] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     196.50 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U438/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     207.81 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U712/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         13.72     221.53 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_re_cal[16] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     221.53 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_re[16] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     221.53 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U644/Z (SC7P5T_INVX2_CSC20L)
                                                         11.62     233.15 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2267/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         22.89     256.05 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2374/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         27.52     283.57 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2375/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         28.22     311.78 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2376/Z (SC7P5T_AO22IA1A2X1_CSC20L)
                                                         30.99     342.77 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/add_re_reg_14__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     342.77 r
  data arrival time                                                342.77

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/add_re_reg_14__9_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -54.53    1295.47
  data required time                                              1295.47
  --------------------------------------------------------------------------
  data required time                                              1295.47
  data arrival time                                               -342.77
  --------------------------------------------------------------------------
  slack (MET)                                                      952.69


1
****************************************
From : din_re[14]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[14] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_14__10_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_re[14] (in)                                         0.00      70.00 r
  U_BF_0/din_re[14] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_re[14] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_re[14] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U252/Z (SC7P5T_INVX2_CSC20L)
                                                          5.42      75.42 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U627/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         16.48      91.91 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_re_cal[14] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      91.91 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_re[14] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      91.91 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2281/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         22.77     114.68 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2283/Z (SC7P5T_NR2IAX2_CSC20L)
                                                         25.13     139.81 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3107/Z (SC7P5T_AOI22X1_CSC20L)
                                                         15.36     155.16 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_re[15] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     155.16 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_re[15] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     155.16 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U135/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.37     188.54 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_re[15] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     188.54 r
  U_BF_0/U_BF_0_0/dout_re[15] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     188.54 r
  U_BF_0/U_BF_0_1/din_re[15] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     188.54 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_re[15] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     188.54 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U379/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     199.85 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U711/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         17.52     217.36 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_re_cal[15] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     217.36 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_re[15] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     217.36 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U648/Z (SC7P5T_AN2X2_A_CSC20L)
                                                         27.54     244.90 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U661/Z (SC7P5T_OAI22X1_CSC20L)
                                                         18.72     263.62 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U662/Z (SC7P5T_AOI22X1_CSC20L)
                                                         30.84     294.46 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U664/Z (SC7P5T_OA21X2_CSC20L)
                                                         31.37     325.83 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U666/Z (SC7P5T_OAI22X1_CSC20L)
                                                         19.15     344.98 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U667/Z (SC7P5T_OAI22X1_CSC20L)
                                                         22.22     367.20 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_14__10_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     367.20 r
  data arrival time                                                367.20

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_14__10_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -56.08    1293.92
  data required time                                              1293.92
  --------------------------------------------------------------------------
  data required time                                              1293.92
  data arrival time                                               -367.20
  --------------------------------------------------------------------------
  slack (MET)                                                      926.72


1
****************************************
From : din_re[13]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[13] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/add_re_reg_14__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_re[13] (in)                                         0.00      70.00 r
  U_BF_0/din_re[13] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_re[13] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_re[13] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U260/Z (SC7P5T_INVX2_CSC20L)
                                                          5.42      75.42 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U632/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         16.32      91.74 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_re_cal[13] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      91.74 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_re[13] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      91.74 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1998/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         25.25     116.99 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2000/Z (SC7P5T_NR2IAX2_CSC20L)
                                                         26.90     143.89 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3106/Z (SC7P5T_AOI22X1_CSC20L)
                                                         15.55     159.44 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_re[14] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     159.44 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_re[14] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     159.44 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U136/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.39     192.83 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_re[14] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     192.83 r
  U_BF_0/U_BF_0_0/dout_re[14] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     192.83 r
  U_BF_0/U_BF_0_1/din_re[14] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     192.83 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_re[14] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     192.83 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U331/Z (SC7P5T_INVX2_CSC20L)
                                                         10.24     203.07 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U710/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         13.30     216.37 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_re_cal[14] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     216.37 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_re[14] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     216.37 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U649/Z (SC7P5T_INVX2_CSC20L)
                                                         11.62     227.99 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1948/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         22.89     250.88 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2181/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         27.52     278.40 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2267/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         28.22     306.62 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2374/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         27.52     334.14 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2375/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         28.22     362.35 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2376/Z (SC7P5T_AO22IA1A2X1_CSC20L)
                                                         30.99     393.35 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/add_re_reg_14__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     393.35 r
  data arrival time                                                393.35

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/add_re_reg_14__9_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -54.53    1295.47
  data required time                                              1295.47
  --------------------------------------------------------------------------
  data required time                                              1295.47
  data arrival time                                               -393.35
  --------------------------------------------------------------------------
  slack (MET)                                                      902.12


1
****************************************
From : din_re[12]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[12] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_14__10_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_re[12] (in)                                         0.00      70.00 r
  U_BF_0/din_re[12] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_re[12] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_re[12] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U262/Z (SC7P5T_INVX2_CSC20L)
                                                          5.42      75.42 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U628/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         16.48      91.91 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_re_cal[12] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      91.91 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_re[12] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      91.91 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1734/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         22.77     114.68 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1736/Z (SC7P5T_NR2IAX2_CSC20L)
                                                         25.13     139.81 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3105/Z (SC7P5T_AOI22X1_CSC20L)
                                                         15.36     155.16 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_re[13] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     155.16 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_re[13] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     155.16 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U137/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.37     188.54 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_re[13] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     188.54 r
  U_BF_0/U_BF_0_0/dout_re[13] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     188.54 r
  U_BF_0/U_BF_0_1/din_re[13] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     188.54 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_re[13] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     188.54 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U265/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     199.85 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U709/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         18.99     218.84 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_re_cal[13] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     218.84 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_re[13] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     218.84 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U653/Z (SC7P5T_AN2X2_A_CSC20L)
                                                         28.28     247.12 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U659/Z (SC7P5T_OAI22X1_CSC20L)
                                                         18.73     265.84 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U660/Z (SC7P5T_AOI22X1_CSC20L)
                                                         31.13     296.97 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U661/Z (SC7P5T_OAI22X1_CSC20L)
                                                         24.90     321.87 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U662/Z (SC7P5T_AOI22X1_CSC20L)
                                                         30.84     352.71 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U664/Z (SC7P5T_OA21X2_CSC20L)
                                                         31.37     384.08 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U666/Z (SC7P5T_OAI22X1_CSC20L)
                                                         19.15     403.22 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U667/Z (SC7P5T_OAI22X1_CSC20L)
                                                         22.22     425.44 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_14__10_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     425.44 r
  data arrival time                                                425.44

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_14__10_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -56.08    1293.92
  data required time                                              1293.92
  --------------------------------------------------------------------------
  data required time                                              1293.92
  data arrival time                                               -425.44
  --------------------------------------------------------------------------
  slack (MET)                                                      868.48


1
****************************************
From : din_re[11]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[11] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/add_re_reg_14__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_re[11] (in)                                         0.00      70.00 r
  U_BF_0/din_re[11] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_re[11] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_re[11] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U275/Z (SC7P5T_INVX2_CSC20L)
                                                          5.42      75.42 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U631/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         16.32      91.74 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_re_cal[11] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      91.74 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_re[11] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      91.74 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1428/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         25.25     116.99 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1430/Z (SC7P5T_NR2IAX2_CSC20L)
                                                         26.90     143.89 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3055/Z (SC7P5T_AOI22X1_CSC20L)
                                                         15.55     159.44 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_re[12] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     159.44 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_re[12] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     159.44 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U138/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.39     192.83 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_re[12] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     192.83 r
  U_BF_0/U_BF_0_0/dout_re[12] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     192.83 r
  U_BF_0/U_BF_0_1/din_re[12] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     192.83 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_re[12] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     192.83 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U232/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     204.15 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U708/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         13.72     217.87 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_re_cal[12] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     217.87 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_re[12] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     217.87 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U654/Z (SC7P5T_INVX2_CSC20L)
                                                         11.62     229.49 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1613/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         22.89     252.38 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1800/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         27.50     279.88 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1948/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         28.21     308.09 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2181/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         27.52     335.61 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2267/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         28.22     363.83 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2374/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         27.52     391.35 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2375/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         28.22     419.56 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2376/Z (SC7P5T_AO22IA1A2X1_CSC20L)
                                                         30.99     450.56 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/add_re_reg_14__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     450.56 r
  data arrival time                                                450.56

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/add_re_reg_14__9_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -54.53    1295.47
  data required time                                              1295.47
  --------------------------------------------------------------------------
  data required time                                              1295.47
  data arrival time                                               -450.56
  --------------------------------------------------------------------------
  slack (MET)                                                      844.91


1
****************************************
From : din_re[10]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[10] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_14__10_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_re[10] (in)                                         0.00      70.00 r
  U_BF_0/din_re[10] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_re[10] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_re[10] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U277/Z (SC7P5T_INVX2_CSC20L)
                                                          4.58      74.58 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U630/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         15.94      90.53 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_re_cal[10] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      90.53 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_re[10] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      90.53 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1412/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         27.95     118.48 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1414/Z (SC7P5T_NR2IAX2_CSC20L)
                                                         28.02     146.50 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2991/Z (SC7P5T_AOI22X1_CSC20L)
                                                         18.38     164.88 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_re[11] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     164.88 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_re[11] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     164.88 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U139/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.39     198.27 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_re[11] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     198.27 r
  U_BF_0/U_BF_0_0/dout_re[11] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     198.27 r
  U_BF_0/U_BF_0_1/din_re[11] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     198.27 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_re[11] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     198.27 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U210/Z (SC7P5T_INVX2_CSC20L)
                                                         10.24     208.51 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U706/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         18.56     227.07 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_re_cal[11] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     227.07 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_re[11] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     227.07 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U297/Z (SC7P5T_AN2X2_A_CSC20L)
                                                         28.20     255.26 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U657/Z (SC7P5T_OAI22X1_CSC20L)
                                                         19.23     274.49 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U658/Z (SC7P5T_AOI22X1_CSC20L)
                                                         30.70     305.19 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U659/Z (SC7P5T_OAI22X1_CSC20L)
                                                         24.89     330.08 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U660/Z (SC7P5T_AOI22X1_CSC20L)
                                                         31.13     361.21 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U661/Z (SC7P5T_OAI22X1_CSC20L)
                                                         24.90     386.10 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U662/Z (SC7P5T_AOI22X1_CSC20L)
                                                         30.84     416.95 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U664/Z (SC7P5T_OA21X2_CSC20L)
                                                         31.37     448.31 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U666/Z (SC7P5T_OAI22X1_CSC20L)
                                                         19.15     467.46 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U667/Z (SC7P5T_OAI22X1_CSC20L)
                                                         22.22     489.68 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_14__10_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     489.68 r
  data arrival time                                                489.68

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_14__10_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -56.08    1293.92
  data required time                                              1293.92
  --------------------------------------------------------------------------
  data required time                                              1293.92
  data arrival time                                               -489.68
  --------------------------------------------------------------------------
  slack (MET)                                                      804.24


1
****************************************
From : din_re[9]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[9] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_14__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_re[9] (in)                                          0.00      70.00 r
  U_BF_0/din_re[9] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_re[9] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_re[9] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U280/Z (SC7P5T_INVX2_CSC20L)
                                                          4.58      74.58 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U629/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         12.46      87.04 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_re_cal[9] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      87.04 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_re[9] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      87.04 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2854/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         17.34     104.38 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U412/Z (SC7P5T_INVX1_CSC20L)
                                                         13.10     117.48 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2855/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         16.55     134.03 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U301/Z (SC7P5T_INVX1_CSC20L)
                                                         14.62     148.64 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2856/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         16.92     165.56 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U269/Z (SC7P5T_INVX1_CSC20L)
                                                         17.07     182.63 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2857/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         20.92     203.55 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U204/Z (SC7P5T_INVX1_CSC20L)
                                                         14.57     218.12 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2858/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         16.91     235.03 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U181/Z (SC7P5T_INVX1_CSC20L)
                                                         17.07     252.10 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2859/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         20.92     273.02 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U511/Z (SC7P5T_INVX1_CSC20L)
                                                         14.57     287.59 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2860/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         16.91     304.50 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U69/Z (SC7P5T_INVX1_CSC20L)
                                                         17.07     321.57 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2861/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         20.92     342.49 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U30/Z (SC7P5T_INVX1_CSC20L)
                                                         14.51     357.00 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2862/Z (SC7P5T_AOI22X1_CSC20L)
                                                         16.50     373.51 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_re[18] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     373.51 f
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_re[18] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     373.51 f
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U132/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         29.49     403.00 f
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_re[18] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     403.00 f
  U_BF_0/U_BF_0_0/dout_re[18] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     403.00 f
  U_BF_0/U_BF_0_1/din_re[18] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     403.00 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_re[18] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     403.00 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U594/Z (SC7P5T_INVX2_CSC20L)
                                                         11.44     414.44 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U714/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                          9.77     424.20 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_re_cal[18] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     424.20 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_re[18] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     424.20 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U640/Z (SC7P5T_INVX2_CSC20L)
                                                         12.14     436.34 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U641/Z (SC7P5T_NR2X1_MR_CSC20L)
                                                          8.99     445.33 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U666/Z (SC7P5T_OAI22X1_CSC20L)
                                                         17.48     462.81 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2515/Z (SC7P5T_OA22IA1A2X1_CSC20L)
                                                         30.79     493.61 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_14__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     493.61 r
  data arrival time                                                493.61

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_14__9_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -55.52    1294.48
  data required time                                              1294.48
  --------------------------------------------------------------------------
  data required time                                              1294.48
  data arrival time                                               -493.61
  --------------------------------------------------------------------------
  slack (MET)                                                      800.87


1
****************************************
From : din_re[8]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[8] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_15__8_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 f
  din_re[8] (in)                                          0.00      70.00 f
  U_BF_0/din_re[8] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 f
  U_BF_0/U_BF_0_0/din_re[8] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_re[8] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U199/Z (SC7P5T_INVX2_CSC20L)
                                                          5.43      75.43 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U871/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                          7.71      83.13 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_re_cal[8] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      83.13 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_re[8] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      83.13 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2830/Z (SC7P5T_INVX2_CSC20L)
                                                         10.79      93.92 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2831/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         16.90     110.82 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2834/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         20.93     131.75 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U294/Z (SC7P5T_INVX1_CSC20L)
                                                         12.64     144.39 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2979/Z (SC7P5T_AOI22X1_CSC20L)
                                                         14.79     159.18 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_re[8] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     159.18 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_re[8] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     159.18 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U141/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.34     192.52 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_re[8] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     192.52 r
  U_BF_0/U_BF_0_0/dout_re[8] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     192.52 r
  U_BF_0/U_BF_0_1/din_re[8] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     192.52 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_re[8] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     192.52 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U657/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     203.83 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U963/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         15.42     219.25 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_re_cal[8] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     219.25 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_re[8] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     219.25 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1350/Z (SC7P5T_INVX2_CSC20L)
                                                         12.47     231.72 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2586/Z (SC7P5T_AOI22X1_CSC20L)
                                                         28.76     260.48 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2587/Z (SC7P5T_OA22IA1A2X1_CSC20L)
                                                         31.56     292.04 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_15__8_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     292.04 r
  data arrival time                                                292.04

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_15__8_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -55.76    1294.24
  data required time                                              1294.24
  --------------------------------------------------------------------------
  data required time                                              1294.24
  data arrival time                                               -292.04
  --------------------------------------------------------------------------
  slack (MET)                                                     1002.20


1
****************************************
From : din_re[7]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[7] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_15__10_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_re[7] (in)                                          0.00      70.00 r
  U_BF_0/din_re[7] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_re[7] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_re[7] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U185/Z (SC7P5T_INVX2_CSC20L)
                                                          4.58      74.58 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U863/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         14.13      88.71 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_re_cal[7] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      88.71 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_re[7] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      88.71 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2645/Z (SC7P5T_INVX2_CSC20L)
                                                         11.52     100.23 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2646/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         14.74     114.97 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2648/Z (SC7P5T_NR2IAX2_CSC20L)
                                                         24.57     139.54 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2649/Z (SC7P5T_INVX2_CSC20L)
                                                          9.96     149.50 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3243/Z (SC7P5T_AOI22X1_CSC20L)
                                                         16.52     166.02 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_re[7] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     166.02 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_re[7] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     166.02 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U142/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.39     199.41 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_re[7] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     199.41 r
  U_BF_0/U_BF_0_0/dout_re[7] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     199.41 r
  U_BF_0/U_BF_0_1/din_re[7] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     199.41 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_re[7] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     199.41 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U620/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     210.72 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U962/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         15.44     226.16 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_re_cal[7] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     226.16 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_re[7] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     226.16 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1352/Z (SC7P5T_INVX2_CSC20L)
                                                         11.34     237.50 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1353/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         13.88     251.38 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1374/Z (SC7P5T_OA21X2_CSC20L)
                                                         26.41     277.79 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1376/Z (SC7P5T_OAI22X1_CSC20L)
                                                         19.15     296.93 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1377/Z (SC7P5T_OAI22X1_CSC20L)
                                                         22.22     319.15 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_15__10_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     319.15 r
  data arrival time                                                319.15

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_15__10_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -56.08    1293.92
  data required time                                              1293.92
  --------------------------------------------------------------------------
  data required time                                              1293.92
  data arrival time                                               -319.15
  --------------------------------------------------------------------------
  slack (MET)                                                      974.77


1
****************************************
From : din_re[6]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[6] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/add_re_reg_15__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_re[6] (in)                                          0.00      70.00 r
  U_BF_0/din_re[6] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_re[6] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_re[6] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U209/Z (SC7P5T_INVX2_CSC20L)
                                                          4.58      74.58 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U870/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         15.79      90.38 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_re_cal[6] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      90.38 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_re[6] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      90.38 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2556/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         27.87     118.25 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2558/Z (SC7P5T_NR2IAX2_CSC20L)
                                                         27.97     146.22 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3242/Z (SC7P5T_AOI22X1_CSC20L)
                                                         15.77     161.98 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_re[6] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     161.98 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_re[6] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     161.98 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U143/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.42     195.40 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_re[6] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     195.40 r
  U_BF_0/U_BF_0_0/dout_re[6] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     195.40 r
  U_BF_0/U_BF_0_1/din_re[6] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     195.40 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_re[6] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     195.40 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U516/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     206.72 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U961/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         13.72     220.44 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_re_cal[6] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     220.44 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_re[6] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     220.44 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1354/Z (SC7P5T_INVX2_CSC20L)
                                                         11.62     232.06 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2512/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         22.89     254.95 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2573/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         27.52     282.47 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2574/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         28.22     310.68 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2575/Z (SC7P5T_AO22IA1A2X1_CSC20L)
                                                         30.99     341.68 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/add_re_reg_15__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     341.68 r
  data arrival time                                                341.68

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/add_re_reg_15__9_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -54.52    1295.48
  data required time                                              1295.48
  --------------------------------------------------------------------------
  data required time                                              1295.48
  data arrival time                                               -341.68
  --------------------------------------------------------------------------
  slack (MET)                                                      953.80


1
****************************************
From : din_re[5]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[5] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_15__10_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_re[5] (in)                                          0.00      70.00 r
  U_BF_0/din_re[5] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_re[5] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_re[5] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U207/Z (SC7P5T_INVX2_CSC20L)
                                                          4.58      74.58 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U864/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         15.96      90.54 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_re_cal[5] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      90.54 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_re[5] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      90.54 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2291/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         22.99     113.54 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2293/Z (SC7P5T_NR2IAX2_CSC20L)
                                                         25.15     138.68 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3241/Z (SC7P5T_AOI22X1_CSC20L)
                                                         15.36     154.04 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_re[5] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     154.04 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_re[5] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     154.04 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U144/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.37     187.42 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_re[5] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     187.42 r
  U_BF_0/U_BF_0_0/dout_re[5] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     187.42 r
  U_BF_0/U_BF_0_1/din_re[5] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     187.42 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_re[5] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     187.42 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U464/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     198.73 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U960/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         18.99     217.72 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_re_cal[5] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     217.72 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_re[5] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     217.72 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1358/Z (SC7P5T_AN2X2_A_CSC20L)
                                                         28.28     246.00 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1371/Z (SC7P5T_OAI22X1_CSC20L)
                                                         18.73     264.73 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1372/Z (SC7P5T_AOI22X1_CSC20L)
                                                         30.84     295.57 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1374/Z (SC7P5T_OA21X2_CSC20L)
                                                         31.37     326.94 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1376/Z (SC7P5T_OAI22X1_CSC20L)
                                                         19.15     346.08 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1377/Z (SC7P5T_OAI22X1_CSC20L)
                                                         22.22     368.30 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_15__10_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     368.30 r
  data arrival time                                                368.30

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_15__10_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -56.08    1293.92
  data required time                                              1293.92
  --------------------------------------------------------------------------
  data required time                                              1293.92
  data arrival time                                               -368.30
  --------------------------------------------------------------------------
  slack (MET)                                                      925.62


1
****************************************
From : din_re[4]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[4] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/add_re_reg_15__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_re[4] (in)                                          0.00      70.00 r
  U_BF_0/din_re[4] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_re[4] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_re[4] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U205/Z (SC7P5T_INVX2_CSC20L)
                                                          4.58      74.58 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U869/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         15.79      90.38 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_re_cal[4] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      90.38 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_re[4] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      90.38 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2012/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         25.49     115.87 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2014/Z (SC7P5T_NR2IAX2_CSC20L)
                                                         26.92     142.79 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3240/Z (SC7P5T_AOI22X1_CSC20L)
                                                         15.56     158.35 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_re[4] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     158.35 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_re[4] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     158.35 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U145/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.40     191.74 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_re[4] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     191.74 r
  U_BF_0/U_BF_0_0/dout_re[4] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     191.74 r
  U_BF_0/U_BF_0_1/din_re[4] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     191.74 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_re[4] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     191.74 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U406/Z (SC7P5T_INVX2_CSC20L)
                                                         10.24     201.98 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U959/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         13.30     215.28 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_re_cal[4] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     215.28 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_re[4] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     215.28 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1359/Z (SC7P5T_INVX2_CSC20L)
                                                         11.62     226.90 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2207/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         22.89     249.79 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2234/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         27.52     277.31 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2512/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         28.22     305.53 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2573/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         27.52     333.05 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2574/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         28.22     361.26 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2575/Z (SC7P5T_AO22IA1A2X1_CSC20L)
                                                         30.99     392.26 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/add_re_reg_15__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     392.26 r
  data arrival time                                                392.26

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/add_re_reg_15__9_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -54.52    1295.48
  data required time                                              1295.48
  --------------------------------------------------------------------------
  data required time                                              1295.48
  data arrival time                                               -392.26
  --------------------------------------------------------------------------
  slack (MET)                                                      903.22


1
****************************************
From : din_re[3]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[3] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_15__10_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_re[3] (in)                                          0.00      70.00 r
  U_BF_0/din_re[3] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_re[3] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_re[3] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U203/Z (SC7P5T_INVX2_CSC20L)
                                                          4.58      74.58 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U865/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         15.96      90.54 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_re_cal[3] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      90.54 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_re[3] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      90.54 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1742/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         22.62     113.17 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1744/Z (SC7P5T_NR2IAX2_CSC20L)
                                                         25.12     138.28 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3239/Z (SC7P5T_AOI22X1_CSC20L)
                                                         15.35     153.64 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_re[3] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     153.64 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_re[3] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     153.64 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U146/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.37     187.01 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_re[3] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     187.01 r
  U_BF_0/U_BF_0_0/dout_re[3] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     187.01 r
  U_BF_0/U_BF_0_1/din_re[3] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     187.01 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_re[3] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     187.01 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U352/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     198.32 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U958/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         18.99     217.31 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_re_cal[3] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     217.31 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_re[3] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     217.31 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1363/Z (SC7P5T_AN2X2_A_CSC20L)
                                                         28.28     245.59 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1369/Z (SC7P5T_OAI22X1_CSC20L)
                                                         18.73     264.32 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1370/Z (SC7P5T_AOI22X1_CSC20L)
                                                         31.13     295.44 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1371/Z (SC7P5T_OAI22X1_CSC20L)
                                                         24.90     320.34 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1372/Z (SC7P5T_AOI22X1_CSC20L)
                                                         30.84     351.18 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1374/Z (SC7P5T_OA21X2_CSC20L)
                                                         31.37     382.55 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1376/Z (SC7P5T_OAI22X1_CSC20L)
                                                         19.15     401.70 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1377/Z (SC7P5T_OAI22X1_CSC20L)
                                                         22.22     423.91 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_15__10_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     423.91 r
  data arrival time                                                423.91

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_15__10_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -56.08    1293.92
  data required time                                              1293.92
  --------------------------------------------------------------------------
  data required time                                              1293.92
  data arrival time                                               -423.91
  --------------------------------------------------------------------------
  slack (MET)                                                      870.01


1
****************************************
From : din_re[2]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[2] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/add_re_reg_15__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_re[2] (in)                                          0.00      70.00 r
  U_BF_0/din_re[2] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_re[2] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_re[2] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U183/Z (SC7P5T_INVX2_CSC20L)
                                                          4.58      74.58 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U868/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         15.79      90.38 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_re_cal[2] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      90.38 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_re[2] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      90.38 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1508/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         25.08     115.46 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1510/Z (SC7P5T_NR2IAX2_CSC20L)
                                                         26.89     142.35 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3061/Z (SC7P5T_AOI22X1_CSC20L)
                                                         15.55     157.90 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_re[2] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     157.90 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_re[2] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     157.90 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U147/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.39     191.29 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_re[2] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     191.29 r
  U_BF_0/U_BF_0_0/dout_re[2] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     191.29 r
  U_BF_0/U_BF_0_1/din_re[2] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     191.29 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_re[2] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     191.29 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U326/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     202.60 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U957/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         13.72     216.32 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_re_cal[2] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     216.32 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_re[2] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     216.32 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1364/Z (SC7P5T_INVX2_CSC20L)
                                                         11.13     227.45 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1892/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         22.72     250.17 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1946/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         27.50     277.67 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2207/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         28.21     305.88 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2234/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         27.52     333.40 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2512/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         28.22     361.62 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2573/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         27.52     389.14 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2574/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         28.22     417.36 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2575/Z (SC7P5T_AO22IA1A2X1_CSC20L)
                                                         30.99     448.35 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/add_re_reg_15__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     448.35 r
  data arrival time                                                448.35

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/add_re_reg_15__9_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -54.52    1295.48
  data required time                                              1295.48
  --------------------------------------------------------------------------
  data required time                                              1295.48
  data arrival time                                               -448.35
  --------------------------------------------------------------------------
  slack (MET)                                                      847.13


1
****************************************
From : din_re[1]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[1] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_15__10_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_re[1] (in)                                          0.00      70.00 r
  U_BF_0/din_re[1] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_re[1] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_re[1] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U181/Z (SC7P5T_INVX2_CSC20L)
                                                          4.58      74.58 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U867/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         15.94      90.53 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_re_cal[1] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      90.53 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_re[1] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      90.53 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1490/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         27.80     118.33 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1492/Z (SC7P5T_NR2IAX2_CSC20L)
                                                         28.02     146.35 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3049/Z (SC7P5T_AOI22X1_CSC20L)
                                                         18.38     164.72 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_re[1] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     164.72 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_re[1] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     164.72 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U148/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.39     198.11 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_re[1] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     198.11 r
  U_BF_0/U_BF_0_0/dout_re[1] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     198.11 r
  U_BF_0/U_BF_0_1/din_re[1] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     198.11 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_re[1] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     198.11 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U324/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     209.43 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U955/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         18.99     228.41 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_re_cal[1] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     228.41 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_re[1] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     228.41 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U445/Z (SC7P5T_AN2X2_A_CSC20L)
                                                         27.84     256.26 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1367/Z (SC7P5T_OAI22X1_CSC20L)
                                                         19.22     275.48 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1368/Z (SC7P5T_AOI22X1_CSC20L)
                                                         30.70     306.18 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1369/Z (SC7P5T_OAI22X1_CSC20L)
                                                         24.89     331.07 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1370/Z (SC7P5T_AOI22X1_CSC20L)
                                                         31.13     362.20 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1371/Z (SC7P5T_OAI22X1_CSC20L)
                                                         24.90     387.09 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1372/Z (SC7P5T_AOI22X1_CSC20L)
                                                         30.84     417.93 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1374/Z (SC7P5T_OA21X2_CSC20L)
                                                         31.37     449.30 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1376/Z (SC7P5T_OAI22X1_CSC20L)
                                                         19.15     468.45 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1377/Z (SC7P5T_OAI22X1_CSC20L)
                                                         22.22     490.66 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_15__10_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     490.66 r
  data arrival time                                                490.66

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_15__10_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -56.08    1293.92
  data required time                                              1293.92
  --------------------------------------------------------------------------
  data required time                                              1293.92
  data arrival time                                               -490.66
  --------------------------------------------------------------------------
  slack (MET)                                                      803.26


1
****************************************
From : din_re[0]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[0] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_15__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_re[0] (in)                                          0.00      70.00 r
  U_BF_0/din_re[0] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_re[0] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_re[0] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U193/Z (SC7P5T_INVX2_CSC20L)
                                                          4.58      74.58 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U866/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         12.46      87.04 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_re_cal[0] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      87.04 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_re[0] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      87.04 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2971/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         17.21     104.25 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U426/Z (SC7P5T_INVX1_CSC20L)
                                                         13.08     117.33 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2972/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         16.54     133.87 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U400/Z (SC7P5T_INVX1_CSC20L)
                                                         14.60     148.48 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2973/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         16.91     165.39 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U292/Z (SC7P5T_INVX1_CSC20L)
                                                         17.06     182.45 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2974/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         20.92     203.37 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U249/Z (SC7P5T_INVX1_CSC20L)
                                                         14.56     217.93 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2975/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         16.90     234.83 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U199/Z (SC7P5T_INVX1_CSC20L)
                                                         17.09     251.92 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2976/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         20.93     272.85 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U139/Z (SC7P5T_INVX1_CSC20L)
                                                         14.58     287.43 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2977/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         16.91     304.34 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U87/Z (SC7P5T_INVX1_CSC20L)
                                                         17.09     321.43 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2978/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         20.93     342.36 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U62/Z (SC7P5T_INVX1_CSC20L)
                                                         14.53     356.89 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2979/Z (SC7P5T_AOI22X1_CSC20L)
                                                         16.51     373.39 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_re[8] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     373.39 f
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_re[8] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     373.39 f
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U141/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         29.49     402.88 f
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_re[8] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     402.88 f
  U_BF_0/U_BF_0_0/dout_re[8] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     402.88 f
  U_BF_0/U_BF_0_1/din_re[8] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     402.88 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_re[8] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     402.88 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U657/Z (SC7P5T_INVX2_CSC20L)
                                                         11.44     414.32 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U963/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                          9.77     424.09 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_re_cal[8] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     424.09 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_re[8] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     424.09 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1350/Z (SC7P5T_INVX2_CSC20L)
                                                         12.14     436.22 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1351/Z (SC7P5T_NR2X1_MR_CSC20L)
                                                          8.99     445.22 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1376/Z (SC7P5T_OAI22X1_CSC20L)
                                                         17.48     462.70 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2591/Z (SC7P5T_OA22IA1A2X1_CSC20L)
                                                         30.79     493.49 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_15__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     493.49 r
  data arrival time                                                493.49

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_re_reg_15__9_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -55.51    1294.49
  data required time                                              1294.49
  --------------------------------------------------------------------------
  data required time                                              1294.49
  data arrival time                                               -493.49
  --------------------------------------------------------------------------
  slack (MET)                                                      800.99


1
****************************************
From : din_im[143]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[143]
              (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_0__8_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_im[143] (in)                                        0.00      70.00 r
  U_BF_0/din_im[143] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_im[143] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_im[143] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U164/Z (SC7P5T_INVX2_CSC20L)
                                                          4.58      74.58 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U809/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         13.99      88.58 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_im_cal[143] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      88.58 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_im[143] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      88.58 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2775/Z (SC7P5T_INVX2_CSC20L)
                                                         12.42     101.00 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2777/Z (SC7P5T_AOI22X1_CSC20L)
                                                         24.20     125.20 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3366/Z (SC7P5T_AO22IA1A2X1_CSC20L)
                                                         32.07     157.26 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_im[158] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     157.26 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_im[158] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     157.26 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U151/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.68     190.95 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_im[158] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     190.95 r
  U_BF_0/U_BF_0_0/dout_im[158] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     190.95 r
  U_BF_0/U_BF_0_1/din_im[158] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     190.95 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_im[158] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     190.95 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U625/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     202.26 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U899/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         15.42     217.68 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_im_cal[158] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     217.68 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_im[158] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     217.68 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1227/Z (SC7P5T_INVX2_CSC20L)
                                                         12.48     230.16 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2543/Z (SC7P5T_AOI22X1_CSC20L)
                                                         28.77     258.93 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2544/Z (SC7P5T_OA22IA1A2X1_CSC20L)
                                                         31.56     290.49 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_0__8_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     290.49 r
  data arrival time                                                290.49

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_0__8_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -55.76    1294.24
  data required time                                              1294.24
  --------------------------------------------------------------------------
  data required time                                              1294.24
  data arrival time                                               -290.49
  --------------------------------------------------------------------------
  slack (MET)                                                     1003.76


1
****************************************
From : din_im[142]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[142]
              (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_0__10_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_im[142] (in)                                        0.00      70.00 r
  U_BF_0/din_im[142] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_im[142] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_im[142] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U162/Z (SC7P5T_INVX2_CSC20L)
                                                          4.58      74.58 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U810/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         14.09      88.67 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_im_cal[142] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      88.67 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_im[142] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      88.67 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2510/Z (SC7P5T_INVX2_CSC20L)
                                                         12.90     101.58 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2511/Z (SC7P5T_AOI22X1_CSC20L)
                                                         28.05     129.63 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U533/Z (SC7P5T_AO22IA1A2X1_CSC20L)
                                                         30.99     160.62 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_im[157] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     160.62 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_im[157] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     160.62 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U152/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.59     194.21 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_im[157] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     194.21 r
  U_BF_0/U_BF_0_0/dout_im[157] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     194.21 r
  U_BF_0/U_BF_0_1/din_im[157] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     194.21 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_im[157] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     194.21 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U522/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     205.53 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U907/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         15.44     220.97 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_im_cal[157] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     220.97 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_im[157] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     220.97 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1229/Z (SC7P5T_INVX2_CSC20L)
                                                         11.35     232.32 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1230/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         13.88     246.20 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1251/Z (SC7P5T_OA21X2_CSC20L)
                                                         26.41     272.61 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1253/Z (SC7P5T_OAI22X1_CSC20L)
                                                         19.15     291.76 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1254/Z (SC7P5T_OAI22X1_CSC20L)
                                                         22.22     313.97 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_0__10_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     313.97 r
  data arrival time                                                313.97

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_0__10_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -56.08    1293.92
  data required time                                              1293.92
  --------------------------------------------------------------------------
  data required time                                              1293.92
  data arrival time                                               -313.97
  --------------------------------------------------------------------------
  slack (MET)                                                      979.95


1
****************************************
From : din_im[141]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[141]
              (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/add_im_reg_0__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 f
  din_im[141] (in)                                        0.00      70.00 f
  U_BF_0/din_im[141] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 f
  U_BF_0/U_BF_0_0/din_im[141] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_im[141] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U151/Z (SC7P5T_INVX2_CSC20L)
                                                          5.43      75.43 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U817/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                          9.61      85.04 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_im_cal[141] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      85.04 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_im[141] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      85.04 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2222/Z (SC7P5T_AN2X2_A_CSC20L)
                                                         21.78     106.82 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2223/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         13.06     119.88 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2224/Z (SC7P5T_INVX2_CSC20L)
                                                          8.96     128.84 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3267/Z (SC7P5T_OAI22X1_CSC20L)
                                                         14.48     143.32 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_im[156] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     143.32 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_im[156] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     143.32 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U153/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         34.14     177.46 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_im[156] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     177.46 r
  U_BF_0/U_BF_0_0/dout_im[156] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     177.46 r
  U_BF_0/U_BF_0_1/din_im[156] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     177.46 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_im[156] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     177.46 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U468/Z (SC7P5T_INVX2_CSC20L)
                                                         10.24     187.70 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U900/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         13.30     201.00 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_im_cal[156] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     201.00 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_im[156] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     201.00 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1231/Z (SC7P5T_INVX2_CSC20L)
                                                         11.63     212.63 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2331/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         22.90     235.53 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2461/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         27.52     263.05 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2462/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         28.22     291.27 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2463/Z (SC7P5T_AO22IA1A2X1_CSC20L)
                                                         30.99     322.26 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/add_im_reg_0__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     322.26 r
  data arrival time                                                322.26

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/add_im_reg_0__9_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -54.53    1295.47
  data required time                                              1295.47
  --------------------------------------------------------------------------
  data required time                                              1295.47
  data arrival time                                               -322.26
  --------------------------------------------------------------------------
  slack (MET)                                                      973.21


1
****************************************
From : din_im[140]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[140]
              (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_0__10_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_im[140] (in)                                        0.00      70.00 r
  U_BF_0/din_im[140] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_im[140] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_im[140] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U122/Z (SC7P5T_INVX2_CSC20L)
                                                          4.58      74.58 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U811/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         14.13      88.71 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_im_cal[140] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      88.71 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_im[140] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      88.71 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1940/Z (SC7P5T_INVX2_CSC20L)
                                                         11.89     100.60 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1942/Z (SC7P5T_OR2X2_A_CSC20L)
                                                         23.61     124.21 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1943/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         10.78     134.99 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U359/Z (SC7P5T_INVX1_CSC20L)
                                                         10.88     145.87 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3207/Z (SC7P5T_OAI22X1_CSC20L)
                                                         16.93     162.80 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_im[155] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     162.80 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_im[155] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     162.80 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U154/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         34.03     196.83 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_im[155] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     196.83 r
  U_BF_0/U_BF_0_0/dout_im[155] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     196.83 r
  U_BF_0/U_BF_0_1/din_im[155] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     196.83 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_im[155] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     196.83 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U419/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     208.15 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U906/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         18.99     227.13 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_im_cal[155] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     227.13 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_im[155] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     227.13 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1235/Z (SC7P5T_AN2X2_A_CSC20L)
                                                         28.30     255.43 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1248/Z (SC7P5T_OAI22X1_CSC20L)
                                                         18.73     274.16 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1249/Z (SC7P5T_AOI22X1_CSC20L)
                                                         30.84     305.00 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1251/Z (SC7P5T_OA21X2_CSC20L)
                                                         31.37     336.37 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1253/Z (SC7P5T_OAI22X1_CSC20L)
                                                         19.15     355.52 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1254/Z (SC7P5T_OAI22X1_CSC20L)
                                                         22.22     377.73 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_0__10_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     377.73 r
  data arrival time                                                377.73

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_0__10_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -56.08    1293.92
  data required time                                              1293.92
  --------------------------------------------------------------------------
  data required time                                              1293.92
  data arrival time                                               -377.73
  --------------------------------------------------------------------------
  slack (MET)                                                      916.19


1
****************************************
From : din_im[139]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[139]
              (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_0__8_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_im[139] (in)                                        0.00      70.00 r
  U_BF_0/din_im[139] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_im[139] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_im[139] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U132/Z (SC7P5T_INVX2_CSC20L)
                                                          4.58      74.58 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U816/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         17.48      92.06 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_im_cal[139] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      92.06 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_im[139] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      92.06 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3206/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         24.88     116.94 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U164/Z (SC7P5T_INVX1_CSC20L)
                                                         17.31     134.25 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3266/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         20.88     155.14 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U510/Z (SC7P5T_INVX1_CSC20L)
                                                         14.38     169.51 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3364/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         22.76     192.27 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3365/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         27.71     219.98 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3366/Z (SC7P5T_AO22IA1A2X1_CSC20L)
                                                         29.82     249.80 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_im[158] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     249.80 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_im[158] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     249.80 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U151/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.68     283.49 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_im[158] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     283.49 r
  U_BF_0/U_BF_0_0/dout_im[158] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     283.49 r
  U_BF_0/U_BF_0_1/din_im[158] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     283.49 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_im[158] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     283.49 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U625/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     294.80 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U899/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         15.42     310.22 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_im_cal[158] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     310.22 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_im[158] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     310.22 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1227/Z (SC7P5T_INVX2_CSC20L)
                                                         12.48     322.70 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2543/Z (SC7P5T_AOI22X1_CSC20L)
                                                         28.77     351.47 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2544/Z (SC7P5T_OA22IA1A2X1_CSC20L)
                                                         31.56     383.03 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_0__8_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     383.03 r
  data arrival time                                                383.03

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_0__8_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -55.76    1294.24
  data required time                                              1294.24
  --------------------------------------------------------------------------
  data required time                                              1294.24
  data arrival time                                               -383.03
  --------------------------------------------------------------------------
  slack (MET)                                                      911.22


1
****************************************
From : din_im[138]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[138]
              (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_0__10_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_im[138] (in)                                        0.00      70.00 r
  U_BF_0/din_im[138] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_im[138] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_im[138] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U136/Z (SC7P5T_INVX2_CSC20L)
                                                          4.58      74.58 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U812/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         14.13      88.71 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_im_cal[138] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      88.71 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_im[138] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      88.71 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1334/Z (SC7P5T_INVX2_CSC20L)
                                                         11.89     100.60 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1336/Z (SC7P5T_OR2X2_A_CSC20L)
                                                         23.61     124.21 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1337/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         10.84     135.06 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U357/Z (SC7P5T_INVX1_CSC20L)
                                                         10.80     145.85 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3205/Z (SC7P5T_AOI22X1_CSC20L)
                                                         14.56     160.41 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_im[153] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     160.41 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_im[153] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     160.41 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U155/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.36     193.77 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_im[153] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     193.77 r
  U_BF_0/U_BF_0_0/dout_im[153] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     193.77 r
  U_BF_0/U_BF_0_1/din_im[153] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     193.77 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_im[153] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     193.77 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U308/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     205.09 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U905/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         18.99     224.07 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_im_cal[153] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     224.07 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_im[153] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     224.07 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1240/Z (SC7P5T_AN2X2_A_CSC20L)
                                                         28.30     252.37 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1246/Z (SC7P5T_OAI22X1_CSC20L)
                                                         18.73     271.10 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1247/Z (SC7P5T_AOI22X1_CSC20L)
                                                         31.13     302.23 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1248/Z (SC7P5T_OAI22X1_CSC20L)
                                                         24.90     327.12 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1249/Z (SC7P5T_AOI22X1_CSC20L)
                                                         30.84     357.97 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1251/Z (SC7P5T_OA21X2_CSC20L)
                                                         31.37     389.33 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1253/Z (SC7P5T_OAI22X1_CSC20L)
                                                         19.15     408.48 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1254/Z (SC7P5T_OAI22X1_CSC20L)
                                                         22.22     430.70 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_0__10_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     430.70 r
  data arrival time                                                430.70

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_0__10_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -56.08    1293.92
  data required time                                              1293.92
  --------------------------------------------------------------------------
  data required time                                              1293.92
  data arrival time                                               -430.70
  --------------------------------------------------------------------------
  slack (MET)                                                      863.22


1
****************************************
From : din_im[137]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[137]
              (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_0__8_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_im[137] (in)                                        0.00      70.00 r
  U_BF_0/din_im[137] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_im[137] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_im[137] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U105/Z (SC7P5T_INVX2_CSC20L)
                                                          4.58      74.58 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U815/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         17.53      92.12 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_im_cal[137] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      92.12 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_im[137] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      92.12 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3202/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         23.36     115.48 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U280/Z (SC7P5T_INVX1_CSC20L)
                                                         17.05     132.53 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3203/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         20.81     153.34 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U220/Z (SC7P5T_INVX1_CSC20L)
                                                         14.38     167.72 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3206/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         16.80     184.52 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U164/Z (SC7P5T_INVX1_CSC20L)
                                                         17.31     201.83 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3266/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         20.88     222.71 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U510/Z (SC7P5T_INVX1_CSC20L)
                                                         14.38     237.09 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3364/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         22.76     259.85 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3365/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         27.71     287.56 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3366/Z (SC7P5T_AO22IA1A2X1_CSC20L)
                                                         29.82     317.38 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_im[158] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     317.38 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_im[158] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     317.38 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U151/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.68     351.06 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_im[158] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     351.06 r
  U_BF_0/U_BF_0_0/dout_im[158] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     351.06 r
  U_BF_0/U_BF_0_1/din_im[158] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     351.06 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_im[158] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     351.06 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U625/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     362.38 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U899/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         15.42     377.79 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_im_cal[158] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     377.79 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_im[158] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     377.79 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1227/Z (SC7P5T_INVX2_CSC20L)
                                                         12.48     390.28 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2543/Z (SC7P5T_AOI22X1_CSC20L)
                                                         28.77     419.05 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2544/Z (SC7P5T_OA22IA1A2X1_CSC20L)
                                                         31.56     450.60 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_0__8_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     450.60 r
  data arrival time                                                450.60

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_0__8_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -55.76    1294.24
  data required time                                              1294.24
  --------------------------------------------------------------------------
  data required time                                              1294.24
  data arrival time                                               -450.60
  --------------------------------------------------------------------------
  slack (MET)                                                      843.64


1
****************************************
From : din_im[136]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[136]
              (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_0__8_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_im[136] (in)                                        0.00      70.00 r
  U_BF_0/din_im[136] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_im[136] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_im[136] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U118/Z (SC7P5T_INVX2_CSC20L)
                                                          4.58      74.58 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U814/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         16.87      91.45 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_im_cal[136] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      91.45 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_im[136] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      91.45 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3079/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         23.01     114.46 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U312/Z (SC7P5T_INVX1_CSC20L)
                                                         14.57     129.03 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3202/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         16.91     145.93 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U280/Z (SC7P5T_INVX1_CSC20L)
                                                         17.05     162.98 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3203/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         20.81     183.79 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U220/Z (SC7P5T_INVX1_CSC20L)
                                                         14.38     198.17 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3206/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         16.80     214.97 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U164/Z (SC7P5T_INVX1_CSC20L)
                                                         17.31     232.28 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3266/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         20.88     253.16 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U510/Z (SC7P5T_INVX1_CSC20L)
                                                         14.38     267.54 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3364/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         22.76     290.30 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3365/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         27.71     318.01 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3366/Z (SC7P5T_AO22IA1A2X1_CSC20L)
                                                         29.82     347.83 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_im[158] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     347.83 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_im[158] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     347.83 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U151/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.68     381.51 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_im[158] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     381.51 r
  U_BF_0/U_BF_0_0/dout_im[158] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     381.51 r
  U_BF_0/U_BF_0_1/din_im[158] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     381.51 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_im[158] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     381.51 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U625/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     392.83 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U899/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         15.42     408.24 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_im_cal[158] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     408.24 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_im[158] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     408.24 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1227/Z (SC7P5T_INVX2_CSC20L)
                                                         12.48     420.73 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2543/Z (SC7P5T_AOI22X1_CSC20L)
                                                         28.77     449.50 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2544/Z (SC7P5T_OA22IA1A2X1_CSC20L)
                                                         31.56     481.05 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_0__8_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     481.05 r
  data arrival time                                                481.05

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_0__8_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -55.76    1294.24
  data required time                                              1294.24
  --------------------------------------------------------------------------
  data required time                                              1294.24
  data arrival time                                               -481.05
  --------------------------------------------------------------------------
  slack (MET)                                                      813.19


1
****************************************
From : din_im[135]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[135]
              (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_0__8_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_im[135] (in)                                        0.00      70.00 r
  U_BF_0/din_im[135] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_im[135] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_im[135] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U120/Z (SC7P5T_INVX2_CSC20L)
                                                          4.58      74.58 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U813/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         12.76      87.34 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_im_cal[135] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      87.34 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_im[135] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      87.34 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3037/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         16.65     104.00 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U411/Z (SC7P5T_INVX1_CSC20L)
                                                         13.01     117.01 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3079/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         16.52     133.54 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U312/Z (SC7P5T_INVX1_CSC20L)
                                                         14.57     148.10 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3202/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         16.91     165.01 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U280/Z (SC7P5T_INVX1_CSC20L)
                                                         17.05     182.06 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3203/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         20.81     202.87 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U220/Z (SC7P5T_INVX1_CSC20L)
                                                         14.38     217.25 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3206/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         16.80     234.05 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U164/Z (SC7P5T_INVX1_CSC20L)
                                                         17.31     251.36 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3266/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         20.88     272.24 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U510/Z (SC7P5T_INVX1_CSC20L)
                                                         14.38     286.62 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3364/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         22.76     309.38 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3365/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         27.71     337.09 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3366/Z (SC7P5T_AO22IA1A2X1_CSC20L)
                                                         29.82     366.91 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_im[158] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     366.91 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_im[158] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     366.91 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U151/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.68     400.59 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_im[158] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     400.59 r
  U_BF_0/U_BF_0_0/dout_im[158] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     400.59 r
  U_BF_0/U_BF_0_1/din_im[158] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     400.59 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_im[158] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     400.59 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U625/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     411.91 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U899/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         15.42     427.32 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_im_cal[158] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     427.32 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_im[158] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     427.32 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1227/Z (SC7P5T_INVX2_CSC20L)
                                                         12.48     439.81 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2543/Z (SC7P5T_AOI22X1_CSC20L)
                                                         28.77     468.58 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2544/Z (SC7P5T_OA22IA1A2X1_CSC20L)
                                                         31.56     500.13 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_0__8_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     500.13 r
  data arrival time                                                500.13

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_0__8_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -55.76    1294.24
  data required time                                              1294.24
  --------------------------------------------------------------------------
  data required time                                              1294.24
  data arrival time                                               -500.13
  --------------------------------------------------------------------------
  slack (MET)                                                      794.11


1
****************************************
From : din_im[134]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[134]
              (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_1__8_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_im[134] (in)                                        0.00      70.00 r
  U_BF_0/din_im[134] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_im[134] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_im[134] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U145/Z (SC7P5T_INVX2_CSC20L)
                                                          4.58      74.58 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U845/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         13.99      88.58 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_im_cal[134] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      88.58 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_im[134] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      88.58 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2751/Z (SC7P5T_INVX2_CSC20L)
                                                         10.96      99.54 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2753/Z (SC7P5T_AOI22X1_CSC20L)
                                                         23.75     123.28 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3379/Z (SC7P5T_AO22IA1A2X1_CSC20L)
                                                         32.07     155.35 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_im[148] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     155.35 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_im[148] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     155.35 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U160/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.67     189.01 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_im[148] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     189.01 r
  U_BF_0/U_BF_0_0/dout_im[148] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     189.01 r
  U_BF_0/U_BF_0_1/din_im[148] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     189.01 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_im[148] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     189.01 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U627/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     200.33 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U935/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         15.42     215.75 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_im_cal[148] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     215.75 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_im[148] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     215.75 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1198/Z (SC7P5T_INVX2_CSC20L)
                                                         12.48     228.23 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2551/Z (SC7P5T_AOI22X1_CSC20L)
                                                         28.77     257.00 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2552/Z (SC7P5T_OA22IA1A2X1_CSC20L)
                                                         31.56     288.56 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_1__8_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     288.56 r
  data arrival time                                                288.56

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_1__8_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -55.76    1294.24
  data required time                                              1294.24
  --------------------------------------------------------------------------
  data required time                                              1294.24
  data arrival time                                               -288.56
  --------------------------------------------------------------------------
  slack (MET)                                                     1005.69


1
****************************************
From : din_im[133]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[133]
              (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_1__10_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_im[133] (in)                                        0.00      70.00 r
  U_BF_0/din_im[133] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_im[133] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_im[133] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U153/Z (SC7P5T_INVX2_CSC20L)
                                                          4.58      74.58 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U846/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         14.09      88.67 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_im_cal[133] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      88.67 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_im[133] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      88.67 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2522/Z (SC7P5T_INVX2_CSC20L)
                                                         13.72     102.39 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2523/Z (SC7P5T_AOI22X1_CSC20L)
                                                         28.38     130.77 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3380/Z (SC7P5T_AO22IA1A2X1_CSC20L)
                                                         30.99     161.76 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_im[147] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     161.76 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_im[147] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     161.76 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U161/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.59     195.36 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_im[147] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     195.36 r
  U_BF_0/U_BF_0_0/dout_im[147] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     195.36 r
  U_BF_0/U_BF_0_1/din_im[147] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     195.36 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_im[147] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     195.36 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U520/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     206.67 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U943/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         15.44     222.11 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_im_cal[147] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     222.11 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_im[147] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     222.11 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1199/Z (SC7P5T_INVX2_CSC20L)
                                                         11.35     233.46 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1200/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         13.88     247.34 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1221/Z (SC7P5T_OA21X2_CSC20L)
                                                         26.41     273.75 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1223/Z (SC7P5T_OAI22X1_CSC20L)
                                                         19.15     292.90 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1224/Z (SC7P5T_OAI22X1_CSC20L)
                                                         22.22     315.11 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_1__10_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     315.11 r
  data arrival time                                                315.11

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_1__10_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -56.08    1293.92
  data required time                                              1293.92
  --------------------------------------------------------------------------
  data required time                                              1293.92
  data arrival time                                               -315.11
  --------------------------------------------------------------------------
  slack (MET)                                                      978.81


1
****************************************
From : din_im[132]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[132]
              (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/add_im_reg_1__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 f
  din_im[132] (in)                                        0.00      70.00 f
  U_BF_0/din_im[132] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 f
  U_BF_0/U_BF_0_0/din_im[132] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_im[132] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U172/Z (SC7P5T_INVX2_CSC20L)
                                                          5.43      75.43 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U853/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         10.31      85.74 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_im_cal[132] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      85.74 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_im[132] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      85.74 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2209/Z (SC7P5T_AN2X2_A_CSC20L)
                                                         21.60     107.34 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2210/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         13.06     120.40 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2211/Z (SC7P5T_INVX2_CSC20L)
                                                          8.86     129.26 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3276/Z (SC7P5T_OAI22X1_CSC20L)
                                                         14.45     143.71 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_im[146] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     143.71 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_im[146] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     143.71 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U162/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         34.14     177.85 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_im[146] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     177.85 r
  U_BF_0/U_BF_0_0/dout_im[146] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     177.85 r
  U_BF_0/U_BF_0_1/din_im[146] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     177.85 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_im[146] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     177.85 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U469/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     189.16 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U936/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         13.72     202.88 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_im_cal[146] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     202.88 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_im[146] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     202.88 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1201/Z (SC7P5T_INVX2_CSC20L)
                                                         11.63     214.52 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2325/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         22.90     237.41 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2455/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         27.52     264.93 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2456/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         28.22     293.15 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2457/Z (SC7P5T_AO22IA1A2X1_CSC20L)
                                                         30.99     324.14 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/add_im_reg_1__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     324.14 r
  data arrival time                                                324.14

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/add_im_reg_1__9_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -54.53    1295.47
  data required time                                              1295.47
  --------------------------------------------------------------------------
  data required time                                              1295.47
  data arrival time                                               -324.14
  --------------------------------------------------------------------------
  slack (MET)                                                      971.33


1
****************************************
From : din_im[131]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[131]
              (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_1__10_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_im[131] (in)                                        0.00      70.00 r
  U_BF_0/din_im[131] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_im[131] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_im[131] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U174/Z (SC7P5T_INVX2_CSC20L)
                                                          4.58      74.58 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U847/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         14.13      88.71 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_im_cal[131] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      88.71 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_im[131] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      88.71 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1928/Z (SC7P5T_INVX2_CSC20L)
                                                         11.53     100.24 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1930/Z (SC7P5T_OR2X2_A_CSC20L)
                                                         23.50     123.74 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1931/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         10.78     134.52 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U321/Z (SC7P5T_INVX1_CSC20L)
                                                         10.88     145.40 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3232/Z (SC7P5T_OAI22X1_CSC20L)
                                                         16.93     162.33 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_im[145] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     162.33 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_im[145] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     162.33 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U163/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         34.03     196.36 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_im[145] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     196.36 r
  U_BF_0/U_BF_0_0/dout_im[145] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     196.36 r
  U_BF_0/U_BF_0_1/din_im[145] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     196.36 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_im[145] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     196.36 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U417/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     207.67 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U942/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         18.99     226.66 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_im_cal[145] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     226.66 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_im[145] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     226.66 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1205/Z (SC7P5T_AN2X2_A_CSC20L)
                                                         28.28     254.94 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1218/Z (SC7P5T_OAI22X1_CSC20L)
                                                         18.73     273.67 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1219/Z (SC7P5T_AOI22X1_CSC20L)
                                                         30.84     304.51 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1221/Z (SC7P5T_OA21X2_CSC20L)
                                                         31.37     335.88 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1223/Z (SC7P5T_OAI22X1_CSC20L)
                                                         19.15     355.03 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1224/Z (SC7P5T_OAI22X1_CSC20L)
                                                         22.22     377.24 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_1__10_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     377.24 r
  data arrival time                                                377.24

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_1__10_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -56.08    1293.92
  data required time                                              1293.92
  --------------------------------------------------------------------------
  data required time                                              1293.92
  data arrival time                                               -377.24
  --------------------------------------------------------------------------
  slack (MET)                                                      916.68


1
****************************************
From : din_im[130]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[130]
              (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_1__8_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_im[130] (in)                                        0.00      70.00 r
  U_BF_0/din_im[130] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_im[130] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_im[130] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U149/Z (SC7P5T_INVX2_CSC20L)
                                                          4.58      74.58 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U852/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         16.01      90.59 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_im_cal[130] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      90.59 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_im[130] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      90.59 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3231/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         23.71     114.31 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U163/Z (SC7P5T_INVX1_CSC20L)
                                                         17.21     131.51 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3275/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         20.87     152.38 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U509/Z (SC7P5T_INVX1_CSC20L)
                                                         14.35     166.73 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3377/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         22.76     189.48 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3378/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         27.72     217.20 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3379/Z (SC7P5T_AO22IA1A2X1_CSC20L)
                                                         29.82     247.02 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_im[148] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     247.02 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_im[148] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     247.02 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U160/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.67     280.69 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_im[148] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     280.69 r
  U_BF_0/U_BF_0_0/dout_im[148] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     280.69 r
  U_BF_0/U_BF_0_1/din_im[148] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     280.69 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_im[148] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     280.69 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U627/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     292.00 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U935/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         15.42     307.42 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_im_cal[148] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     307.42 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_im[148] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     307.42 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1198/Z (SC7P5T_INVX2_CSC20L)
                                                         12.48     319.90 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2551/Z (SC7P5T_AOI22X1_CSC20L)
                                                         28.77     348.67 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2552/Z (SC7P5T_OA22IA1A2X1_CSC20L)
                                                         31.56     380.23 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_1__8_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     380.23 r
  data arrival time                                                380.23

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_1__8_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -55.76    1294.24
  data required time                                              1294.24
  --------------------------------------------------------------------------
  data required time                                              1294.24
  data arrival time                                               -380.23
  --------------------------------------------------------------------------
  slack (MET)                                                      914.01


1
****************************************
From : din_im[129]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[129]
              (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_1__10_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_im[129] (in)                                        0.00      70.00 r
  U_BF_0/din_im[129] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_im[129] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_im[129] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U114/Z (SC7P5T_INVX2_CSC20L)
                                                          4.58      74.58 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U848/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         14.13      88.71 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_im_cal[129] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      88.71 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_im[129] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      88.71 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1362/Z (SC7P5T_INVX2_CSC20L)
                                                         11.53     100.24 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1364/Z (SC7P5T_OR2X2_A_CSC20L)
                                                         23.50     123.74 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1365/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         10.84     134.58 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U354/Z (SC7P5T_INVX1_CSC20L)
                                                         10.80     145.38 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3230/Z (SC7P5T_AOI22X1_CSC20L)
                                                         14.56     159.94 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_im[143] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     159.94 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_im[143] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     159.94 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U165/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.36     193.30 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_im[143] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     193.30 r
  U_BF_0/U_BF_0_0/dout_im[143] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     193.30 r
  U_BF_0/U_BF_0_1/din_im[143] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     193.30 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_im[143] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     193.30 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U310/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     204.62 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U941/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         18.99     223.60 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_im_cal[143] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     223.60 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_im[143] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     223.60 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1210/Z (SC7P5T_AN2X2_A_CSC20L)
                                                         28.28     251.89 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1216/Z (SC7P5T_OAI22X1_CSC20L)
                                                         18.73     270.61 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1217/Z (SC7P5T_AOI22X1_CSC20L)
                                                         31.13     301.74 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1218/Z (SC7P5T_OAI22X1_CSC20L)
                                                         24.90     326.63 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1219/Z (SC7P5T_AOI22X1_CSC20L)
                                                         30.84     357.48 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1221/Z (SC7P5T_OA21X2_CSC20L)
                                                         31.37     388.85 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1223/Z (SC7P5T_OAI22X1_CSC20L)
                                                         19.15     407.99 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1224/Z (SC7P5T_OAI22X1_CSC20L)
                                                         22.22     430.21 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_1__10_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     430.21 r
  data arrival time                                                430.21

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_1__10_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -56.08    1293.92
  data required time                                              1293.92
  --------------------------------------------------------------------------
  data required time                                              1293.92
  data arrival time                                               -430.21
  --------------------------------------------------------------------------
  slack (MET)                                                      863.71


1
****************************************
From : din_im[128]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[128]
              (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_1__8_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_im[128] (in)                                        0.00      70.00 r
  U_BF_0/din_im[128] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_im[128] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_im[128] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U124/Z (SC7P5T_INVX2_CSC20L)
                                                          4.58      74.58 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U851/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         17.53      92.12 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_im_cal[128] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      92.12 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_im[128] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      92.12 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3227/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         24.51     116.63 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U281/Z (SC7P5T_INVX1_CSC20L)
                                                         17.14     133.77 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3228/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         20.82     154.60 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U210/Z (SC7P5T_INVX1_CSC20L)
                                                         14.35     168.94 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3231/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         16.80     185.74 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U163/Z (SC7P5T_INVX1_CSC20L)
                                                         17.21     202.95 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3275/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         20.87     223.82 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U509/Z (SC7P5T_INVX1_CSC20L)
                                                         14.35     238.16 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3377/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         22.76     260.92 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3378/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         27.72     288.63 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3379/Z (SC7P5T_AO22IA1A2X1_CSC20L)
                                                         29.82     318.46 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_im[148] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     318.46 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_im[148] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     318.46 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U160/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.67     352.12 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_im[148] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     352.12 r
  U_BF_0/U_BF_0_0/dout_im[148] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     352.12 r
  U_BF_0/U_BF_0_1/din_im[148] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     352.12 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_im[148] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     352.12 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U627/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     363.44 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U935/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         15.42     378.85 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_im_cal[148] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     378.85 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_im[148] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     378.85 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1198/Z (SC7P5T_INVX2_CSC20L)
                                                         12.48     391.34 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2551/Z (SC7P5T_AOI22X1_CSC20L)
                                                         28.77     420.11 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2552/Z (SC7P5T_OA22IA1A2X1_CSC20L)
                                                         31.56     451.66 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_1__8_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     451.66 r
  data arrival time                                                451.66

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_1__8_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -55.76    1294.24
  data required time                                              1294.24
  --------------------------------------------------------------------------
  data required time                                              1294.24
  data arrival time                                               -451.66
  --------------------------------------------------------------------------
  slack (MET)                                                      842.58


1
****************************************
From : din_im[127]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[127]
              (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_1__8_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_im[127] (in)                                        0.00      70.00 r
  U_BF_0/din_im[127] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_im[127] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_im[127] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U134/Z (SC7P5T_INVX2_CSC20L)
                                                          4.58      74.58 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U850/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         16.87      91.45 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_im_cal[127] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      91.45 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_im[127] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      91.45 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3085/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         24.18     115.63 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U311/Z (SC7P5T_INVX1_CSC20L)
                                                         14.65     130.28 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3227/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         16.93     147.21 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U281/Z (SC7P5T_INVX1_CSC20L)
                                                         17.14     164.35 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3228/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         20.82     185.18 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U210/Z (SC7P5T_INVX1_CSC20L)
                                                         14.35     199.52 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3231/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         16.80     216.32 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U163/Z (SC7P5T_INVX1_CSC20L)
                                                         17.21     233.53 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3275/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         20.87     254.40 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U509/Z (SC7P5T_INVX1_CSC20L)
                                                         14.35     268.74 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3377/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         22.76     291.50 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3378/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         27.72     319.21 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3379/Z (SC7P5T_AO22IA1A2X1_CSC20L)
                                                         29.82     349.04 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_im[148] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     349.04 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_im[148] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     349.04 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U160/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.67     382.70 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_im[148] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     382.70 r
  U_BF_0/U_BF_0_0/dout_im[148] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     382.70 r
  U_BF_0/U_BF_0_1/din_im[148] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     382.70 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_im[148] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     382.70 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U627/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     394.02 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U935/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         15.42     409.43 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_im_cal[148] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     409.43 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_im[148] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     409.43 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1198/Z (SC7P5T_INVX2_CSC20L)
                                                         12.48     421.92 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2551/Z (SC7P5T_AOI22X1_CSC20L)
                                                         28.77     450.69 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2552/Z (SC7P5T_OA22IA1A2X1_CSC20L)
                                                         31.56     482.24 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_1__8_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     482.24 r
  data arrival time                                                482.24

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_1__8_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -55.76    1294.24
  data required time                                              1294.24
  --------------------------------------------------------------------------
  data required time                                              1294.24
  data arrival time                                               -482.24
  --------------------------------------------------------------------------
  slack (MET)                                                      812.00


1
****************************************
From : din_im[126]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[126]
              (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_1__8_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_im[126] (in)                                        0.00      70.00 r
  U_BF_0/din_im[126] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_im[126] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_im[126] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U141/Z (SC7P5T_INVX2_CSC20L)
                                                          4.58      74.58 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U849/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         12.76      87.34 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_im_cal[126] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      87.34 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_im[126] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      87.34 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3045/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         17.52     104.86 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U401/Z (SC7P5T_INVX1_CSC20L)
                                                         13.12     117.99 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3085/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         16.55     134.54 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U311/Z (SC7P5T_INVX1_CSC20L)
                                                         14.65     149.19 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3227/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         16.93     166.12 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U281/Z (SC7P5T_INVX1_CSC20L)
                                                         17.14     183.26 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3228/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         20.82     204.09 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U210/Z (SC7P5T_INVX1_CSC20L)
                                                         14.35     218.43 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3231/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         16.80     235.23 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U163/Z (SC7P5T_INVX1_CSC20L)
                                                         17.21     252.44 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3275/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         20.87     273.30 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U509/Z (SC7P5T_INVX1_CSC20L)
                                                         14.35     287.65 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3377/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         22.76     310.41 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3378/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         27.72     338.12 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3379/Z (SC7P5T_AO22IA1A2X1_CSC20L)
                                                         29.82     367.95 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_im[148] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     367.95 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_im[148] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     367.95 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U160/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.67     401.61 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_im[148] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     401.61 r
  U_BF_0/U_BF_0_0/dout_im[148] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     401.61 r
  U_BF_0/U_BF_0_1/din_im[148] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     401.61 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_im[148] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     401.61 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U627/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     412.93 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U935/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         15.42     428.34 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_im_cal[148] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     428.34 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_im[148] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     428.34 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1198/Z (SC7P5T_INVX2_CSC20L)
                                                         12.48     440.83 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2551/Z (SC7P5T_AOI22X1_CSC20L)
                                                         28.77     469.60 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2552/Z (SC7P5T_OA22IA1A2X1_CSC20L)
                                                         31.56     501.15 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_1__8_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     501.15 r
  data arrival time                                                501.15

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_1__8_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -55.76    1294.24
  data required time                                              1294.24
  --------------------------------------------------------------------------
  data required time                                              1294.24
  data arrival time                                               -501.15
  --------------------------------------------------------------------------
  slack (MET)                                                      793.09


1
****************************************
From : din_im[125]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[125]
              (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_2__8_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_im[125] (in)                                        0.00      70.00 r
  U_BF_0/din_im[125] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_im[125] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_im[125] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U414/Z (SC7P5T_INVX2_CSC20L)
                                                          5.42      75.42 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U836/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         14.52      89.94 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_im_cal[125] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      89.94 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_im[125] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      89.94 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2763/Z (SC7P5T_INVX2_CSC20L)
                                                         10.96     100.90 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2765/Z (SC7P5T_AOI22X1_CSC20L)
                                                         23.75     124.64 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3376/Z (SC7P5T_AO22IA1A2X1_CSC20L)
                                                         32.07     156.71 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_im[138] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     156.71 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_im[138] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     156.71 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U169/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.67     190.38 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_im[138] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     190.38 r
  U_BF_0/U_BF_0_0/dout_im[138] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     190.38 r
  U_BF_0/U_BF_0_1/din_im[138] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     190.38 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_im[138] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     190.38 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U641/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     201.69 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U926/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         15.42     217.11 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_im_cal[138] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     217.11 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_im[138] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     217.11 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1167/Z (SC7P5T_INVX2_CSC20L)
                                                         12.47     229.58 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2547/Z (SC7P5T_AOI22X1_CSC20L)
                                                         28.76     258.34 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2548/Z (SC7P5T_OA22IA1A2X1_CSC20L)
                                                         31.56     289.90 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_2__8_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     289.90 r
  data arrival time                                                289.90

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_2__8_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -55.76    1294.24
  data required time                                              1294.24
  --------------------------------------------------------------------------
  data required time                                              1294.24
  data arrival time                                               -289.90
  --------------------------------------------------------------------------
  slack (MET)                                                     1004.35


1
****************************************
From : din_im[124]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[124]
              (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_2__10_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_im[124] (in)                                        0.00      70.00 r
  U_BF_0/din_im[124] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_im[124] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_im[124] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U462/Z (SC7P5T_INVX2_CSC20L)
                                                          5.42      75.42 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U837/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         14.61      90.04 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_im_cal[124] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      90.04 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_im[124] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      90.04 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2535/Z (SC7P5T_INVX2_CSC20L)
                                                         12.48     102.51 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2536/Z (SC7P5T_AOI22X1_CSC20L)
                                                         28.01     130.53 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U532/Z (SC7P5T_AO22IA1A2X1_CSC20L)
                                                         30.99     161.52 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_im[137] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     161.52 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_im[137] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     161.52 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U170/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.59     195.11 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_im[137] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     195.11 r
  U_BF_0/U_BF_0_0/dout_im[137] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     195.11 r
  U_BF_0/U_BF_0_1/din_im[137] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     195.11 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_im[137] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     195.11 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U537/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     206.42 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U934/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         15.44     221.86 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_im_cal[137] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     221.86 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_im[137] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     221.86 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1169/Z (SC7P5T_INVX2_CSC20L)
                                                         11.34     233.20 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1170/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         13.88     247.08 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1191/Z (SC7P5T_OA21X2_CSC20L)
                                                         26.41     273.49 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1193/Z (SC7P5T_OAI22X1_CSC20L)
                                                         19.15     292.63 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1194/Z (SC7P5T_OAI22X1_CSC20L)
                                                         22.22     314.85 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_2__10_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     314.85 r
  data arrival time                                                314.85

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_2__10_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -56.08    1293.92
  data required time                                              1293.92
  --------------------------------------------------------------------------
  data required time                                              1293.92
  data arrival time                                               -314.85
  --------------------------------------------------------------------------
  slack (MET)                                                      979.07


1
****************************************
From : din_im[123]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[123]
              (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/add_im_reg_2__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 f
  din_im[123] (in)                                        0.00      70.00 f
  U_BF_0/din_im[123] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 f
  U_BF_0/U_BF_0_0/din_im[123] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_im[123] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U473/Z (SC7P5T_INVX2_CSC20L)
                                                          5.43      75.43 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U844/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         10.31      85.74 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_im_cal[123] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      85.74 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_im[123] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      85.74 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2249/Z (SC7P5T_AN2X2_A_CSC20L)
                                                         19.71     105.45 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2250/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         13.02     118.47 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2251/Z (SC7P5T_INVX2_CSC20L)
                                                          8.85     127.32 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3274/Z (SC7P5T_OAI22X1_CSC20L)
                                                         14.45     141.77 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_im[136] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     141.77 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_im[136] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     141.77 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U171/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         34.13     175.91 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_im[136] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     175.91 r
  U_BF_0/U_BF_0_0/dout_im[136] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     175.91 r
  U_BF_0/U_BF_0_1/din_im[136] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     175.91 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_im[136] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     175.91 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U488/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     187.22 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U927/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         13.72     200.94 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_im_cal[136] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     200.94 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_im[136] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     200.94 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1171/Z (SC7P5T_INVX2_CSC20L)
                                                         11.62     212.56 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2327/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         22.89     235.45 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2458/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         27.52     262.97 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2459/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         28.22     291.19 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2460/Z (SC7P5T_AO22IA1A2X1_CSC20L)
                                                         30.99     322.18 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/add_im_reg_2__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     322.18 r
  data arrival time                                                322.18

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/add_im_reg_2__9_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -54.52    1295.48
  data required time                                              1295.48
  --------------------------------------------------------------------------
  data required time                                              1295.48
  data arrival time                                               -322.18
  --------------------------------------------------------------------------
  slack (MET)                                                      973.30


1
****************************************
From : din_im[122]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[122]
              (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_2__10_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_im[122] (in)                                        0.00      70.00 r
  U_BF_0/din_im[122] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_im[122] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_im[122] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U486/Z (SC7P5T_INVX2_CSC20L)
                                                          5.42      75.42 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U838/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         14.65      90.07 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_im_cal[122] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      90.07 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_im[122] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      90.07 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1915/Z (SC7P5T_INVX2_CSC20L)
                                                         10.51     100.58 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1917/Z (SC7P5T_OR2X2_A_CSC20L)
                                                         23.19     123.77 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1918/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         10.78     134.55 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U352/Z (SC7P5T_INVX1_CSC20L)
                                                         10.88     145.43 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3226/Z (SC7P5T_OAI22X1_CSC20L)
                                                         16.93     162.36 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_im[135] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     162.36 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_im[135] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     162.36 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U172/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         34.03     196.38 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_im[135] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     196.38 r
  U_BF_0/U_BF_0_0/dout_im[135] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     196.38 r
  U_BF_0/U_BF_0_1/din_im[135] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     196.38 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_im[135] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     196.38 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U423/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     207.70 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U933/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         18.99     226.68 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_im_cal[135] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     226.68 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_im[135] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     226.68 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1175/Z (SC7P5T_AN2X2_A_CSC20L)
                                                         28.28     254.97 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1188/Z (SC7P5T_OAI22X1_CSC20L)
                                                         18.73     273.69 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1189/Z (SC7P5T_AOI22X1_CSC20L)
                                                         30.84     304.53 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1191/Z (SC7P5T_OA21X2_CSC20L)
                                                         31.37     335.90 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1193/Z (SC7P5T_OAI22X1_CSC20L)
                                                         19.15     355.05 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1194/Z (SC7P5T_OAI22X1_CSC20L)
                                                         22.22     377.27 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_2__10_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     377.27 r
  data arrival time                                                377.27

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_2__10_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -56.08    1293.92
  data required time                                              1293.92
  --------------------------------------------------------------------------
  data required time                                              1293.92
  data arrival time                                               -377.27
  --------------------------------------------------------------------------
  slack (MET)                                                      916.65


1
****************************************
From : din_im[121]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[121]
              (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_2__8_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_im[121] (in)                                        0.00      70.00 r
  U_BF_0/din_im[121] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_im[121] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_im[121] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U450/Z (SC7P5T_INVX2_CSC20L)
                                                          5.42      75.42 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U843/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         18.00      93.43 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_im_cal[121] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      93.43 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_im[121] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      93.43 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3225/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         23.29     116.72 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U156/Z (SC7P5T_INVX1_CSC20L)
                                                         17.17     133.90 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3273/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         20.86     154.76 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U125/Z (SC7P5T_INVX1_CSC20L)
                                                         14.27     169.03 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3374/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         22.74     191.76 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3375/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         27.69     219.45 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3376/Z (SC7P5T_AO22IA1A2X1_CSC20L)
                                                         29.82     249.27 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_im[138] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     249.27 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_im[138] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     249.27 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U169/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.67     282.93 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_im[138] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     282.93 r
  U_BF_0/U_BF_0_0/dout_im[138] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     282.93 r
  U_BF_0/U_BF_0_1/din_im[138] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     282.93 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_im[138] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     282.93 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U641/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     294.24 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U926/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         15.42     309.66 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_im_cal[138] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     309.66 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_im[138] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     309.66 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1167/Z (SC7P5T_INVX2_CSC20L)
                                                         12.47     322.13 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2547/Z (SC7P5T_AOI22X1_CSC20L)
                                                         28.76     350.89 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2548/Z (SC7P5T_OA22IA1A2X1_CSC20L)
                                                         31.56     382.45 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_2__8_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     382.45 r
  data arrival time                                                382.45

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_2__8_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -55.76    1294.24
  data required time                                              1294.24
  --------------------------------------------------------------------------
  data required time                                              1294.24
  data arrival time                                               -382.45
  --------------------------------------------------------------------------
  slack (MET)                                                      911.79


1
****************************************
From : din_im[120]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[120]
              (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_2__10_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_im[120] (in)                                        0.00      70.00 r
  U_BF_0/din_im[120] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_im[120] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_im[120] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U469/Z (SC7P5T_INVX2_CSC20L)
                                                          5.42      75.42 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U839/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         14.65      90.07 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_im_cal[120] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      90.07 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_im[120] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      90.07 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1401/Z (SC7P5T_INVX2_CSC20L)
                                                         10.51     100.58 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1403/Z (SC7P5T_OR2X2_A_CSC20L)
                                                         23.19     123.77 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1404/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         10.84     134.61 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U351/Z (SC7P5T_INVX1_CSC20L)
                                                         10.80     145.41 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3224/Z (SC7P5T_AOI22X1_CSC20L)
                                                         14.56     159.97 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_im[133] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     159.97 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_im[133] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     159.97 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U174/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.36     193.33 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_im[133] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     193.33 r
  U_BF_0/U_BF_0_0/dout_im[133] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     193.33 r
  U_BF_0/U_BF_0_1/din_im[133] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     193.33 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_im[133] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     193.33 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U318/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     204.64 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U932/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         18.99     223.63 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_im_cal[133] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     223.63 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_im[133] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     223.63 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1180/Z (SC7P5T_AN2X2_A_CSC20L)
                                                         28.28     251.91 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1186/Z (SC7P5T_OAI22X1_CSC20L)
                                                         18.73     270.64 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1187/Z (SC7P5T_AOI22X1_CSC20L)
                                                         31.13     301.76 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1188/Z (SC7P5T_OAI22X1_CSC20L)
                                                         24.90     326.66 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1189/Z (SC7P5T_AOI22X1_CSC20L)
                                                         30.84     357.50 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1191/Z (SC7P5T_OA21X2_CSC20L)
                                                         31.37     388.87 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1193/Z (SC7P5T_OAI22X1_CSC20L)
                                                         19.15     408.02 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1194/Z (SC7P5T_OAI22X1_CSC20L)
                                                         22.22     430.23 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_2__10_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     430.23 r
  data arrival time                                                430.23

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_2__10_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -56.08    1293.92
  data required time                                              1293.92
  --------------------------------------------------------------------------
  data required time                                              1293.92
  data arrival time                                               -430.23
  --------------------------------------------------------------------------
  slack (MET)                                                      863.69


1
****************************************
From : din_im[119]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[119]
              (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_2__8_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_im[119] (in)                                        0.00      70.00 r
  U_BF_0/din_im[119] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_im[119] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_im[119] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U494/Z (SC7P5T_INVX2_CSC20L)
                                                          5.42      75.42 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U842/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         18.06      93.48 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_im_cal[119] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      93.48 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_im[119] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      93.48 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3221/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         23.36     116.85 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U285/Z (SC7P5T_INVX1_CSC20L)
                                                         17.05     133.90 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3222/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         20.81     154.71 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U211/Z (SC7P5T_INVX1_CSC20L)
                                                         14.27     168.98 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3225/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         16.78     185.75 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U156/Z (SC7P5T_INVX1_CSC20L)
                                                         17.17     202.93 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3273/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         20.86     223.79 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U125/Z (SC7P5T_INVX1_CSC20L)
                                                         14.27     238.06 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3374/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         22.74     260.79 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3375/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         27.69     288.48 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3376/Z (SC7P5T_AO22IA1A2X1_CSC20L)
                                                         29.82     318.30 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_im[138] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     318.30 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_im[138] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     318.30 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U169/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.67     351.96 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_im[138] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     351.96 r
  U_BF_0/U_BF_0_0/dout_im[138] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     351.96 r
  U_BF_0/U_BF_0_1/din_im[138] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     351.96 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_im[138] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     351.96 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U641/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     363.27 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U926/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         15.42     378.69 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_im_cal[138] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     378.69 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_im[138] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     378.69 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1167/Z (SC7P5T_INVX2_CSC20L)
                                                         12.47     391.16 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2547/Z (SC7P5T_AOI22X1_CSC20L)
                                                         28.76     419.92 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2548/Z (SC7P5T_OA22IA1A2X1_CSC20L)
                                                         31.56     451.48 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_2__8_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     451.48 r
  data arrival time                                                451.48

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_2__8_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -55.76    1294.24
  data required time                                              1294.24
  --------------------------------------------------------------------------
  data required time                                              1294.24
  data arrival time                                               -451.48
  --------------------------------------------------------------------------
  slack (MET)                                                      842.76


1
****************************************
From : din_im[118]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[118]
              (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_2__8_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_im[118] (in)                                        0.00      70.00 r
  U_BF_0/din_im[118] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_im[118] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_im[118] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U584/Z (SC7P5T_INVX2_CSC20L)
                                                          5.42      75.42 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U841/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         17.39      92.82 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_im_cal[118] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      92.82 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_im[118] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      92.82 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3083/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         23.01     115.82 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U310/Z (SC7P5T_INVX1_CSC20L)
                                                         14.57     130.39 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3221/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         16.91     147.30 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U285/Z (SC7P5T_INVX1_CSC20L)
                                                         17.05     164.35 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3222/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         20.81     185.16 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U211/Z (SC7P5T_INVX1_CSC20L)
                                                         14.27     199.43 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3225/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         16.78     216.20 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U156/Z (SC7P5T_INVX1_CSC20L)
                                                         17.17     233.38 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3273/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         20.86     254.24 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U125/Z (SC7P5T_INVX1_CSC20L)
                                                         14.27     268.51 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3374/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         22.74     291.24 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3375/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         27.69     318.93 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3376/Z (SC7P5T_AO22IA1A2X1_CSC20L)
                                                         29.82     348.75 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_im[138] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     348.75 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_im[138] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     348.75 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U169/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.67     382.41 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_im[138] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     382.41 r
  U_BF_0/U_BF_0_0/dout_im[138] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     382.41 r
  U_BF_0/U_BF_0_1/din_im[138] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     382.41 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_im[138] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     382.41 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U641/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     393.72 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U926/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         15.42     409.14 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_im_cal[138] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     409.14 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_im[138] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     409.14 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1167/Z (SC7P5T_INVX2_CSC20L)
                                                         12.47     421.61 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2547/Z (SC7P5T_AOI22X1_CSC20L)
                                                         28.76     450.37 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2548/Z (SC7P5T_OA22IA1A2X1_CSC20L)
                                                         31.56     481.93 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_2__8_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     481.93 r
  data arrival time                                                481.93

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_2__8_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -55.76    1294.24
  data required time                                              1294.24
  --------------------------------------------------------------------------
  data required time                                              1294.24
  data arrival time                                               -481.93
  --------------------------------------------------------------------------
  slack (MET)                                                      812.31


1
****************************************
From : din_im[117]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[117]
              (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_2__8_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_im[117] (in)                                        0.00      70.00 r
  U_BF_0/din_im[117] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_im[117] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_im[117] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U568/Z (SC7P5T_INVX2_CSC20L)
                                                          4.58      74.58 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U840/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         12.76      87.34 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_im_cal[117] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      87.34 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_im[117] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      87.34 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3043/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         16.65     104.00 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U419/Z (SC7P5T_INVX1_CSC20L)
                                                         13.01     117.01 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3083/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         16.52     133.54 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U310/Z (SC7P5T_INVX1_CSC20L)
                                                         14.57     148.10 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3221/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         16.91     165.01 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U285/Z (SC7P5T_INVX1_CSC20L)
                                                         17.05     182.06 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3222/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         20.81     202.87 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U211/Z (SC7P5T_INVX1_CSC20L)
                                                         14.27     217.14 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3225/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         16.78     233.92 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U156/Z (SC7P5T_INVX1_CSC20L)
                                                         17.17     251.09 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3273/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         20.86     271.95 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U125/Z (SC7P5T_INVX1_CSC20L)
                                                         14.27     286.22 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3374/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         22.74     308.96 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3375/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         27.69     336.64 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3376/Z (SC7P5T_AO22IA1A2X1_CSC20L)
                                                         29.82     366.46 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_im[138] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     366.46 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_im[138] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     366.46 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U169/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.67     400.12 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_im[138] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     400.12 r
  U_BF_0/U_BF_0_0/dout_im[138] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     400.12 r
  U_BF_0/U_BF_0_1/din_im[138] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     400.12 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_im[138] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     400.12 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U641/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     411.44 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U926/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         15.42     426.86 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_im_cal[138] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     426.86 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_im[138] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     426.86 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1167/Z (SC7P5T_INVX2_CSC20L)
                                                         12.47     439.32 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2547/Z (SC7P5T_AOI22X1_CSC20L)
                                                         28.76     468.09 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2548/Z (SC7P5T_OA22IA1A2X1_CSC20L)
                                                         31.56     499.64 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_2__8_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     499.64 r
  data arrival time                                                499.64

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_2__8_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -55.76    1294.24
  data required time                                              1294.24
  --------------------------------------------------------------------------
  data required time                                              1294.24
  data arrival time                                               -499.64
  --------------------------------------------------------------------------
  slack (MET)                                                      794.60


1
****************************************
From : din_im[116]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[116]
              (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_3__8_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_im[116] (in)                                        0.00      70.00 r
  U_BF_0/din_im[116] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_im[116] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_im[116] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U567/Z (SC7P5T_INVX2_CSC20L)
                                                          4.58      74.58 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U606/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         13.99      88.58 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_im_cal[116] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      88.58 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_im[116] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      88.58 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2798/Z (SC7P5T_INVX2_CSC20L)
                                                         12.42     101.00 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2800/Z (SC7P5T_AOI22X1_CSC20L)
                                                         24.20     125.20 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3335/Z (SC7P5T_AO22IA1A2X1_CSC20L)
                                                         32.07     157.26 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_im[128] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     157.26 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_im[128] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     157.26 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U179/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.68     190.95 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_im[128] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     190.95 r
  U_BF_0/U_BF_0_0/dout_im[128] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     190.95 r
  U_BF_0/U_BF_0_1/din_im[128] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     190.95 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_im[128] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     190.95 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U568/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     202.26 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U674/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         15.42     217.68 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_im_cal[128] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     217.68 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_im[128] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     217.68 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U485/Z (SC7P5T_INVX2_CSC20L)
                                                         12.47     230.14 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2346/Z (SC7P5T_AOI22X1_CSC20L)
                                                         28.76     258.91 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2347/Z (SC7P5T_OA22IA1A2X1_CSC20L)
                                                         31.56     290.46 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_3__8_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     290.46 r
  data arrival time                                                290.46

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_3__8_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -55.76    1294.24
  data required time                                              1294.24
  --------------------------------------------------------------------------
  data required time                                              1294.24
  data arrival time                                               -290.46
  --------------------------------------------------------------------------
  slack (MET)                                                     1003.78


1
****************************************
From : din_im[115]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[115]
              (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_3__10_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_im[115] (in)                                        0.00      70.00 r
  U_BF_0/din_im[115] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_im[115] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_im[115] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U570/Z (SC7P5T_INVX2_CSC20L)
                                                          4.58      74.58 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U607/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         14.09      88.67 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_im_cal[115] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      88.67 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_im[115] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      88.67 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2484/Z (SC7P5T_INVX2_CSC20L)
                                                         14.15     102.83 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2485/Z (SC7P5T_AOI22X1_CSC20L)
                                                         28.50     131.33 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U531/Z (SC7P5T_AO22IA1A2X1_CSC20L)
                                                         30.99     162.33 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_im[127] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     162.33 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_im[127] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     162.33 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U180/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.60     195.92 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_im[127] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     195.92 r
  U_BF_0/U_BF_0_0/dout_im[127] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     195.92 r
  U_BF_0/U_BF_0_1/din_im[127] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     195.92 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_im[127] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     195.92 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U492/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     207.24 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U682/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         15.44     222.68 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_im_cal[127] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     222.68 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_im[127] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     222.68 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U487/Z (SC7P5T_INVX2_CSC20L)
                                                         11.34     234.02 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U488/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         13.88     247.89 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U509/Z (SC7P5T_OA21X2_CSC20L)
                                                         26.41     274.30 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U511/Z (SC7P5T_OAI22X1_CSC20L)
                                                         19.15     293.45 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U512/Z (SC7P5T_OAI22X1_CSC20L)
                                                         22.22     315.66 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_3__10_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     315.66 r
  data arrival time                                                315.66

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_3__10_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -56.08    1293.92
  data required time                                              1293.92
  --------------------------------------------------------------------------
  data required time                                              1293.92
  data arrival time                                               -315.66
  --------------------------------------------------------------------------
  slack (MET)                                                      978.26


1
****************************************
From : din_im[114]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[114]
              (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/add_im_reg_3__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 f
  din_im[114] (in)                                        0.00      70.00 f
  U_BF_0/din_im[114] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 f
  U_BF_0/U_BF_0_0/din_im[114] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_im[114] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U544/Z (SC7P5T_INVX2_CSC20L)
                                                          5.43      75.43 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U614/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         10.31      85.74 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_im_cal[114] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      85.74 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_im[114] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      85.74 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2236/Z (SC7P5T_AN2X2_A_CSC20L)
                                                         22.20     107.94 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2237/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         13.07     121.01 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2238/Z (SC7P5T_INVX2_CSC20L)
                                                          8.86     129.88 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3098/Z (SC7P5T_OAI22X1_CSC20L)
                                                         14.45     144.33 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_im[126] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     144.33 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_im[126] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     144.33 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U181/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         34.14     178.47 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_im[126] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     178.47 r
  U_BF_0/U_BF_0_0/dout_im[126] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     178.47 r
  U_BF_0/U_BF_0_1/din_im[126] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     178.47 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_im[126] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     178.47 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U437/Z (SC7P5T_INVX2_CSC20L)
                                                         10.24     188.71 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U675/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         13.30     202.01 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_im_cal[126] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     202.01 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_im[126] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     202.01 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U489/Z (SC7P5T_INVX2_CSC20L)
                                                         11.13     213.13 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2220/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         22.72     235.86 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2339/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         27.52     263.38 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2340/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         28.22     291.59 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2341/Z (SC7P5T_AO22IA1A2X1_CSC20L)
                                                         30.99     322.58 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/add_im_reg_3__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     322.58 r
  data arrival time                                                322.58

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/add_im_reg_3__9_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -54.53    1295.47
  data required time                                              1295.47
  --------------------------------------------------------------------------
  data required time                                              1295.47
  data arrival time                                               -322.58
  --------------------------------------------------------------------------
  slack (MET)                                                      972.88


1
****************************************
From : din_im[113]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[113]
              (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_3__10_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_im[113] (in)                                        0.00      70.00 r
  U_BF_0/din_im[113] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_im[113] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_im[113] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U532/Z (SC7P5T_INVX2_CSC20L)
                                                          5.42      75.42 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U608/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         14.65      90.07 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_im_cal[113] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      90.07 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_im[113] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      90.07 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1966/Z (SC7P5T_INVX2_CSC20L)
                                                         11.89     101.96 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1968/Z (SC7P5T_OR2X2_A_CSC20L)
                                                         23.61     125.57 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1969/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         10.78     136.35 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U367/Z (SC7P5T_INVX1_CSC20L)
                                                         10.88     147.23 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3100/Z (SC7P5T_OAI22X1_CSC20L)
                                                         16.93     164.16 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_im[125] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     164.16 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_im[125] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     164.16 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U182/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         34.03     198.19 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_im[125] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     198.19 r
  U_BF_0/U_BF_0_0/dout_im[125] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     198.19 r
  U_BF_0/U_BF_0_1/din_im[125] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     198.19 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_im[125] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     198.19 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U378/Z (SC7P5T_INVX2_CSC20L)
                                                         10.24     208.43 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U681/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         18.56     226.99 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_im_cal[125] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     226.99 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_im[125] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     226.99 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U493/Z (SC7P5T_AN2X2_A_CSC20L)
                                                         27.68     254.67 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U506/Z (SC7P5T_OAI22X1_CSC20L)
                                                         18.72     273.39 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U507/Z (SC7P5T_AOI22X1_CSC20L)
                                                         30.84     304.23 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U509/Z (SC7P5T_OA21X2_CSC20L)
                                                         31.37     335.60 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U511/Z (SC7P5T_OAI22X1_CSC20L)
                                                         19.15     354.75 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U512/Z (SC7P5T_OAI22X1_CSC20L)
                                                         22.22     376.96 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_3__10_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     376.96 r
  data arrival time                                                376.96

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_3__10_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -56.08    1293.92
  data required time                                              1293.92
  --------------------------------------------------------------------------
  data required time                                              1293.92
  data arrival time                                               -376.96
  --------------------------------------------------------------------------
  slack (MET)                                                      916.96


1
****************************************
From : din_im[112]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[112]
              (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_3__8_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_im[112] (in)                                        0.00      70.00 r
  U_BF_0/din_im[112] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_im[112] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_im[112] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U521/Z (SC7P5T_INVX2_CSC20L)
                                                          5.42      75.42 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U613/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         18.00      93.43 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_im_cal[112] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      93.43 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_im[112] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      93.43 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3096/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         23.48     116.90 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U201/Z (SC7P5T_INVX1_CSC20L)
                                                         17.19     134.09 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3097/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         20.86     154.96 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U142/Z (SC7P5T_INVX1_CSC20L)
                                                         14.38     169.33 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3333/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         22.76     192.09 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3334/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         27.73     219.83 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3335/Z (SC7P5T_AO22IA1A2X1_CSC20L)
                                                         29.83     249.66 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_im[128] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     249.66 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_im[128] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     249.66 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U179/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.68     283.34 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_im[128] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     283.34 r
  U_BF_0/U_BF_0_0/dout_im[128] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     283.34 r
  U_BF_0/U_BF_0_1/din_im[128] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     283.34 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_im[128] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     283.34 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U568/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     294.65 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U674/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         15.42     310.07 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_im_cal[128] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     310.07 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_im[128] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     310.07 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U485/Z (SC7P5T_INVX2_CSC20L)
                                                         12.47     322.54 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2346/Z (SC7P5T_AOI22X1_CSC20L)
                                                         28.76     351.30 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2347/Z (SC7P5T_OA22IA1A2X1_CSC20L)
                                                         31.56     382.86 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_3__8_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     382.86 r
  data arrival time                                                382.86

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_3__8_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -55.76    1294.24
  data required time                                              1294.24
  --------------------------------------------------------------------------
  data required time                                              1294.24
  data arrival time                                               -382.86
  --------------------------------------------------------------------------
  slack (MET)                                                      911.39


1
****************************************
From : din_im[111]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[111]
              (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_3__10_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_im[111] (in)                                        0.00      70.00 r
  U_BF_0/din_im[111] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_im[111] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_im[111] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U514/Z (SC7P5T_INVX2_CSC20L)
                                                          4.58      74.58 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U609/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         14.13      88.71 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_im_cal[111] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      88.71 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_im[111] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      88.71 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1228/Z (SC7P5T_INVX2_CSC20L)
                                                         10.72      99.43 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1230/Z (SC7P5T_OR2X2_A_CSC20L)
                                                         23.25     122.68 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1231/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         10.84     133.52 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U375/Z (SC7P5T_INVX1_CSC20L)
                                                         10.80     144.32 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3064/Z (SC7P5T_AOI22X1_CSC20L)
                                                         14.56     158.88 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_im[123] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     158.88 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_im[123] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     158.88 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U183/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.36     192.24 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_im[123] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     192.24 r
  U_BF_0/U_BF_0_0/dout_im[123] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     192.24 r
  U_BF_0/U_BF_0_1/din_im[123] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     192.24 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_im[123] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     192.24 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U259/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     203.55 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U680/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         18.99     222.54 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_im_cal[123] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     222.54 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_im[123] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     222.54 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U498/Z (SC7P5T_AN2X2_A_CSC20L)
                                                         27.68     250.22 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U504/Z (SC7P5T_OAI22X1_CSC20L)
                                                         18.72     268.94 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U505/Z (SC7P5T_AOI22X1_CSC20L)
                                                         31.13     300.07 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U506/Z (SC7P5T_OAI22X1_CSC20L)
                                                         24.90     324.96 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U507/Z (SC7P5T_AOI22X1_CSC20L)
                                                         30.84     355.80 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U509/Z (SC7P5T_OA21X2_CSC20L)
                                                         31.37     387.17 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U511/Z (SC7P5T_OAI22X1_CSC20L)
                                                         19.15     406.32 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U512/Z (SC7P5T_OAI22X1_CSC20L)
                                                         22.22     428.54 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_3__10_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     428.54 r
  data arrival time                                                428.54

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_3__10_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -56.08    1293.92
  data required time                                              1293.92
  --------------------------------------------------------------------------
  data required time                                              1293.92
  data arrival time                                               -428.54
  --------------------------------------------------------------------------
  slack (MET)                                                      865.38


1
****************************************
From : din_im[110]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[110]
              (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_3__8_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_im[110] (in)                                        0.00      70.00 r
  U_BF_0/din_im[110] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_im[110] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_im[110] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U541/Z (SC7P5T_INVX2_CSC20L)
                                                          5.42      75.42 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U612/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         18.06      93.48 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_im_cal[110] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      93.48 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_im[110] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      93.48 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3063/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         23.54     117.03 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U296/Z (SC7P5T_INVX1_CSC20L)
                                                         17.07     134.09 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3095/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         20.81     154.90 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U508/Z (SC7P5T_INVX1_CSC20L)
                                                         14.28     169.19 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3096/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         16.78     185.97 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U201/Z (SC7P5T_INVX1_CSC20L)
                                                         17.19     203.16 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3097/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         20.86     224.02 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U142/Z (SC7P5T_INVX1_CSC20L)
                                                         14.38     238.40 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3333/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         22.76     261.16 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3334/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         27.73     288.89 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3335/Z (SC7P5T_AO22IA1A2X1_CSC20L)
                                                         29.83     318.72 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_im[128] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     318.72 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_im[128] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     318.72 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U179/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.68     352.40 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_im[128] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     352.40 r
  U_BF_0/U_BF_0_0/dout_im[128] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     352.40 r
  U_BF_0/U_BF_0_1/din_im[128] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     352.40 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_im[128] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     352.40 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U568/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     363.72 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U674/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         15.42     379.13 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_im_cal[128] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     379.13 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_im[128] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     379.13 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U485/Z (SC7P5T_INVX2_CSC20L)
                                                         12.47     391.60 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2346/Z (SC7P5T_AOI22X1_CSC20L)
                                                         28.76     420.37 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2347/Z (SC7P5T_OA22IA1A2X1_CSC20L)
                                                         31.56     451.92 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_3__8_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     451.92 r
  data arrival time                                                451.92

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_3__8_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -55.76    1294.24
  data required time                                              1294.24
  --------------------------------------------------------------------------
  data required time                                              1294.24
  data arrival time                                               -451.92
  --------------------------------------------------------------------------
  slack (MET)                                                      842.32


1
****************************************
From : din_im[109]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[109]
              (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_3__8_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_im[109] (in)                                        0.00      70.00 r
  U_BF_0/din_im[109] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_im[109] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_im[109] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U577/Z (SC7P5T_INVX2_CSC20L)
                                                          5.42      75.42 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U611/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         15.99      91.42 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_im_cal[109] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      91.42 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_im[109] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      91.42 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2986/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         22.49     113.90 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U396/Z (SC7P5T_INVX1_CSC20L)
                                                         14.53     128.44 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3063/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         16.90     145.33 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U296/Z (SC7P5T_INVX1_CSC20L)
                                                         17.07     162.40 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3095/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         20.81     183.21 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U508/Z (SC7P5T_INVX1_CSC20L)
                                                         14.28     197.49 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3096/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         16.78     214.27 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U201/Z (SC7P5T_INVX1_CSC20L)
                                                         17.19     231.46 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3097/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         20.86     252.33 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U142/Z (SC7P5T_INVX1_CSC20L)
                                                         14.38     266.70 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3333/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         22.76     289.46 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3334/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         27.73     317.20 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3335/Z (SC7P5T_AO22IA1A2X1_CSC20L)
                                                         29.83     347.03 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_im[128] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     347.03 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_im[128] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     347.03 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U179/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.68     380.71 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_im[128] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     380.71 r
  U_BF_0/U_BF_0_0/dout_im[128] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     380.71 r
  U_BF_0/U_BF_0_1/din_im[128] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     380.71 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_im[128] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     380.71 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U568/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     392.02 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U674/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         15.42     407.44 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_im_cal[128] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     407.44 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_im[128] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     407.44 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U485/Z (SC7P5T_INVX2_CSC20L)
                                                         12.47     419.91 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2346/Z (SC7P5T_AOI22X1_CSC20L)
                                                         28.76     448.67 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2347/Z (SC7P5T_OA22IA1A2X1_CSC20L)
                                                         31.56     480.23 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_3__8_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     480.23 r
  data arrival time                                                480.23

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_3__8_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -55.76    1294.24
  data required time                                              1294.24
  --------------------------------------------------------------------------
  data required time                                              1294.24
  data arrival time                                               -480.23
  --------------------------------------------------------------------------
  slack (MET)                                                      814.01


1
****************************************
From : din_im[108]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[108]
              (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_3__8_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_im[108] (in)                                        0.00      70.00 r
  U_BF_0/din_im[108] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_im[108] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_im[108] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U424/Z (SC7P5T_INVX2_CSC20L)
                                                          4.58      74.58 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U610/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         12.76      87.34 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_im_cal[108] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      87.34 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_im[108] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      87.34 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2984/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         16.65     104.00 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2985/Z (SC7P5T_INVX1_CSC20L)
                                                         13.01     117.01 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2986/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         16.52     133.54 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U396/Z (SC7P5T_INVX1_CSC20L)
                                                         14.53     148.07 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3063/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         16.90     164.96 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U296/Z (SC7P5T_INVX1_CSC20L)
                                                         17.07     182.03 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3095/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         20.81     202.84 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U508/Z (SC7P5T_INVX1_CSC20L)
                                                         14.28     217.13 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3096/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         16.78     233.91 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U201/Z (SC7P5T_INVX1_CSC20L)
                                                         17.19     251.10 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3097/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         20.86     271.96 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U142/Z (SC7P5T_INVX1_CSC20L)
                                                         14.38     286.33 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3333/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         22.76     309.10 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3334/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         27.73     336.83 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3335/Z (SC7P5T_AO22IA1A2X1_CSC20L)
                                                         29.83     366.66 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_im[128] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     366.66 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_im[128] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     366.66 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U179/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.68     400.34 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_im[128] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     400.34 r
  U_BF_0/U_BF_0_0/dout_im[128] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     400.34 r
  U_BF_0/U_BF_0_1/din_im[128] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     400.34 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_im[128] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     400.34 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U568/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     411.65 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U674/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         15.42     427.07 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_im_cal[128] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     427.07 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_im[128] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     427.07 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U485/Z (SC7P5T_INVX2_CSC20L)
                                                         12.47     439.54 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2346/Z (SC7P5T_AOI22X1_CSC20L)
                                                         28.76     468.30 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2347/Z (SC7P5T_OA22IA1A2X1_CSC20L)
                                                         31.56     499.86 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_3__8_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     499.86 r
  data arrival time                                                499.86

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_3__8_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -55.76    1294.24
  data required time                                              1294.24
  --------------------------------------------------------------------------
  data required time                                              1294.24
  data arrival time                                               -499.86
  --------------------------------------------------------------------------
  slack (MET)                                                      794.38


1
****************************************
From : din_im[107]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[107]
              (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_4__8_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_im[107] (in)                                        0.00      70.00 r
  U_BF_0/din_im[107] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_im[107] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_im[107] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U590/Z (SC7P5T_INVX2_CSC20L)
                                                          4.58      74.58 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U818/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         13.99      88.58 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_im_cal[107] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      88.58 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_im[107] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      88.58 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2739/Z (SC7P5T_INVX2_CSC20L)
                                                         12.04     100.62 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2741/Z (SC7P5T_AOI22X1_CSC20L)
                                                         24.08     124.70 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3369/Z (SC7P5T_AO22IA1A2X1_CSC20L)
                                                         32.07     156.77 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_im[118] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     156.77 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_im[118] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     156.77 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U188/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.68     190.44 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_im[118] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     190.44 r
  U_BF_0/U_BF_0_0/dout_im[118] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     190.44 r
  U_BF_0/U_BF_0_1/din_im[118] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     190.44 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_im[118] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     190.44 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U647/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     201.76 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U908/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         15.42     217.17 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_im_cal[118] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     217.17 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_im[118] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     217.17 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1319/Z (SC7P5T_INVX2_CSC20L)
                                                         11.94     229.11 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2549/Z (SC7P5T_AOI22X1_CSC20L)
                                                         28.58     257.69 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2550/Z (SC7P5T_OA22IA1A2X1_CSC20L)
                                                         31.56     289.25 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_4__8_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     289.25 r
  data arrival time                                                289.25

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_4__8_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -55.76    1294.24
  data required time                                              1294.24
  --------------------------------------------------------------------------
  data required time                                              1294.24
  data arrival time                                               -289.25
  --------------------------------------------------------------------------
  slack (MET)                                                     1004.99


1
****************************************
From : din_im[106]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[106]
              (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_4__10_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_im[106] (in)                                        0.00      70.00 r
  U_BF_0/din_im[106] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_im[106] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_im[106] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U526/Z (SC7P5T_INVX2_CSC20L)
                                                          5.42      75.42 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U819/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         14.61      90.04 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_im_cal[106] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      90.04 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_im[106] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      90.04 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2497/Z (SC7P5T_INVX2_CSC20L)
                                                         13.72     103.75 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2498/Z (SC7P5T_AOI22X1_CSC20L)
                                                         28.38     132.13 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3370/Z (SC7P5T_AO22IA1A2X1_CSC20L)
                                                         30.99     163.12 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_im[117] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     163.12 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_im[117] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     163.12 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U189/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.59     196.72 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_im[117] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     196.72 r
  U_BF_0/U_BF_0_0/dout_im[117] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     196.72 r
  U_BF_0/U_BF_0_1/din_im[117] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     196.72 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_im[117] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     196.72 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U543/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     208.03 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U916/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         15.44     223.47 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_im_cal[117] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     223.47 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_im[117] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     223.47 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1321/Z (SC7P5T_INVX2_CSC20L)
                                                         10.86     234.33 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1322/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         13.72     248.05 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1343/Z (SC7P5T_OA21X2_CSC20L)
                                                         26.41     274.46 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1345/Z (SC7P5T_OAI22X1_CSC20L)
                                                         19.15     293.60 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1346/Z (SC7P5T_OAI22X1_CSC20L)
                                                         22.22     315.82 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_4__10_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     315.82 r
  data arrival time                                                315.82

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_4__10_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -56.08    1293.92
  data required time                                              1293.92
  --------------------------------------------------------------------------
  data required time                                              1293.92
  data arrival time                                               -315.82
  --------------------------------------------------------------------------
  slack (MET)                                                      978.10


1
****************************************
From : din_im[105]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[105]
              (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/add_im_reg_4__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 f
  din_im[105] (in)                                        0.00      70.00 f
  U_BF_0/din_im[105] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 f
  U_BF_0/U_BF_0_0/din_im[105] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_im[105] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U528/Z (SC7P5T_INVX2_CSC20L)
                                                          6.38      76.38 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U826/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         10.98      87.35 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_im_cal[105] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      87.35 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_im[105] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      87.35 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2263/Z (SC7P5T_AN2X2_A_CSC20L)
                                                         21.60     108.95 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2264/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         13.06     122.01 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2265/Z (SC7P5T_INVX2_CSC20L)
                                                          8.86     130.87 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3269/Z (SC7P5T_OAI22X1_CSC20L)
                                                         14.45     145.32 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_im[116] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     145.32 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_im[116] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     145.32 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U190/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         34.14     179.46 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_im[116] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     179.46 r
  U_BF_0/U_BF_0_0/dout_im[116] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     179.46 r
  U_BF_0/U_BF_0_1/din_im[116] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     179.46 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_im[116] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     179.46 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U481/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     190.77 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U909/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         13.72     204.49 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_im_cal[116] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     204.49 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_im[116] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     204.49 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1323/Z (SC7P5T_INVX2_CSC20L)
                                                         11.13     215.62 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2323/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         22.72     238.34 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2470/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         27.52     265.86 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2471/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         28.22     294.08 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U129/Z (SC7P5T_AO22IA1A2X1_CSC20L)
                                                         30.99     325.07 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/add_im_reg_4__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     325.07 r
  data arrival time                                                325.07

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/add_im_reg_4__9_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -54.53    1295.47
  data required time                                              1295.47
  --------------------------------------------------------------------------
  data required time                                              1295.47
  data arrival time                                               -325.07
  --------------------------------------------------------------------------
  slack (MET)                                                      970.40


1
****************************************
From : din_im[104]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[104]
              (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_4__10_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_im[104] (in)                                        0.00      70.00 r
  U_BF_0/din_im[104] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_im[104] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_im[104] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U484/Z (SC7P5T_INVX2_CSC20L)
                                                          5.42      75.42 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U820/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         14.65      90.07 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_im_cal[104] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      90.07 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_im[104] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      90.07 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1979/Z (SC7P5T_INVX2_CSC20L)
                                                         11.53     101.60 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1981/Z (SC7P5T_OR2X2_A_CSC20L)
                                                         23.50     125.10 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1982/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         10.78     135.88 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U362/Z (SC7P5T_INVX1_CSC20L)
                                                         10.88     146.76 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3213/Z (SC7P5T_OAI22X1_CSC20L)
                                                         16.93     163.69 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_im[115] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     163.69 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_im[115] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     163.69 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U191/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         34.03     197.72 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_im[115] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     197.72 r
  U_BF_0/U_BF_0_0/dout_im[115] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     197.72 r
  U_BF_0/U_BF_0_1/din_im[115] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     197.72 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_im[115] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     197.72 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U425/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     209.04 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U915/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         18.99     228.02 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_im_cal[115] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     228.02 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_im[115] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     228.02 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1327/Z (SC7P5T_AN2X2_A_CSC20L)
                                                         27.68     255.70 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1340/Z (SC7P5T_OAI22X1_CSC20L)
                                                         18.72     274.42 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1341/Z (SC7P5T_AOI22X1_CSC20L)
                                                         30.84     305.27 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1343/Z (SC7P5T_OA21X2_CSC20L)
                                                         31.37     336.64 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1345/Z (SC7P5T_OAI22X1_CSC20L)
                                                         19.15     355.78 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1346/Z (SC7P5T_OAI22X1_CSC20L)
                                                         22.22     378.00 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_4__10_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     378.00 r
  data arrival time                                                378.00

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_4__10_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -56.08    1293.92
  data required time                                              1293.92
  --------------------------------------------------------------------------
  data required time                                              1293.92
  data arrival time                                               -378.00
  --------------------------------------------------------------------------
  slack (MET)                                                      915.92


1
****************************************
From : din_im[103]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[103]
              (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_4__8_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_im[103] (in)                                        0.00      70.00 r
  U_BF_0/din_im[103] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_im[103] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_im[103] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U438/Z (SC7P5T_INVX2_CSC20L)
                                                          4.58      74.58 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U825/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         17.48      92.06 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_im_cal[103] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      92.06 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_im[103] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      92.06 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3212/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         24.44     116.51 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U162/Z (SC7P5T_INVX1_CSC20L)
                                                         17.27     133.77 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3268/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         20.88     154.65 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U131/Z (SC7P5T_INVX1_CSC20L)
                                                         14.35     169.00 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3367/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         22.76     191.75 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3368/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         27.72     219.47 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3369/Z (SC7P5T_AO22IA1A2X1_CSC20L)
                                                         29.82     249.29 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_im[118] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     249.29 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_im[118] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     249.29 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U188/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.68     282.97 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_im[118] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     282.97 r
  U_BF_0/U_BF_0_0/dout_im[118] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     282.97 r
  U_BF_0/U_BF_0_1/din_im[118] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     282.97 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_im[118] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     282.97 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U647/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     294.28 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U908/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         15.42     309.70 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_im_cal[118] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     309.70 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_im[118] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     309.70 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1319/Z (SC7P5T_INVX2_CSC20L)
                                                         11.94     321.64 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2549/Z (SC7P5T_AOI22X1_CSC20L)
                                                         28.58     350.22 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2550/Z (SC7P5T_OA22IA1A2X1_CSC20L)
                                                         31.56     381.77 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_4__8_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     381.77 r
  data arrival time                                                381.77

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_4__8_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -55.76    1294.24
  data required time                                              1294.24
  --------------------------------------------------------------------------
  data required time                                              1294.24
  data arrival time                                               -381.77
  --------------------------------------------------------------------------
  slack (MET)                                                      912.47


1
****************************************
From : din_im[102]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[102]
              (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_4__10_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_im[102] (in)                                        0.00      70.00 r
  U_BF_0/din_im[102] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_im[102] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_im[102] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U446/Z (SC7P5T_INVX2_CSC20L)
                                                          5.42      75.42 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U821/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         14.65      90.07 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_im_cal[102] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      90.07 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_im[102] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      90.07 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1388/Z (SC7P5T_INVX2_CSC20L)
                                                         11.53     101.60 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1390/Z (SC7P5T_OR2X2_A_CSC20L)
                                                         23.50     125.10 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1391/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         10.84     135.95 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U360/Z (SC7P5T_INVX1_CSC20L)
                                                         10.80     146.74 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3211/Z (SC7P5T_AOI22X1_CSC20L)
                                                         14.56     161.30 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_im[113] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     161.30 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_im[113] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     161.30 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U193/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.36     194.67 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_im[113] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     194.67 r
  U_BF_0/U_BF_0_0/dout_im[113] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     194.67 r
  U_BF_0/U_BF_0_1/din_im[113] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     194.67 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_im[113] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     194.67 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U320/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     205.98 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U914/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         18.99     224.97 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_im_cal[113] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     224.97 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_im[113] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     224.97 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1332/Z (SC7P5T_AN2X2_A_CSC20L)
                                                         27.68     252.64 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1338/Z (SC7P5T_OAI22X1_CSC20L)
                                                         18.72     271.37 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1339/Z (SC7P5T_AOI22X1_CSC20L)
                                                         31.13     302.49 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1340/Z (SC7P5T_OAI22X1_CSC20L)
                                                         24.90     327.39 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1341/Z (SC7P5T_AOI22X1_CSC20L)
                                                         30.84     358.23 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1343/Z (SC7P5T_OA21X2_CSC20L)
                                                         31.37     389.60 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1345/Z (SC7P5T_OAI22X1_CSC20L)
                                                         19.15     408.75 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1346/Z (SC7P5T_OAI22X1_CSC20L)
                                                         22.22     430.96 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_4__10_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     430.96 r
  data arrival time                                                430.96

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_4__10_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -56.08    1293.92
  data required time                                              1293.92
  --------------------------------------------------------------------------
  data required time                                              1293.92
  data arrival time                                               -430.96
  --------------------------------------------------------------------------
  slack (MET)                                                      862.96


1
****************************************
From : din_im[101]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[101]
              (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_4__8_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_im[101] (in)                                        0.00      70.00 r
  U_BF_0/din_im[101] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_im[101] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_im[101] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U496/Z (SC7P5T_INVX2_CSC20L)
                                                          4.58      74.58 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U824/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         17.53      92.12 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_im_cal[101] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      92.12 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_im[101] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      92.12 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3208/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         24.51     116.63 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U286/Z (SC7P5T_INVX1_CSC20L)
                                                         17.14     133.77 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3209/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         20.82     154.60 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U507/Z (SC7P5T_INVX1_CSC20L)
                                                         14.35     168.94 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3212/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         16.80     185.74 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U162/Z (SC7P5T_INVX1_CSC20L)
                                                         17.27     203.01 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3268/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         20.88     223.89 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U131/Z (SC7P5T_INVX1_CSC20L)
                                                         14.35     238.23 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3367/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         22.76     260.99 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3368/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         27.72     288.70 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3369/Z (SC7P5T_AO22IA1A2X1_CSC20L)
                                                         29.82     318.53 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_im[118] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     318.53 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_im[118] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     318.53 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U188/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.68     352.21 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_im[118] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     352.21 r
  U_BF_0/U_BF_0_0/dout_im[118] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     352.21 r
  U_BF_0/U_BF_0_1/din_im[118] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     352.21 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_im[118] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     352.21 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U647/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     363.52 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U908/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         15.42     378.94 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_im_cal[118] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     378.94 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_im[118] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     378.94 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1319/Z (SC7P5T_INVX2_CSC20L)
                                                         11.94     390.87 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2549/Z (SC7P5T_AOI22X1_CSC20L)
                                                         28.58     419.45 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2550/Z (SC7P5T_OA22IA1A2X1_CSC20L)
                                                         31.56     451.01 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_4__8_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     451.01 r
  data arrival time                                                451.01

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_4__8_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -55.76    1294.24
  data required time                                              1294.24
  --------------------------------------------------------------------------
  data required time                                              1294.24
  data arrival time                                               -451.01
  --------------------------------------------------------------------------
  slack (MET)                                                      843.23


1
****************************************
From : din_im[100]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[100]
              (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_4__8_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_im[100] (in)                                        0.00      70.00 r
  U_BF_0/din_im[100] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_im[100] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_im[100] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U538/Z (SC7P5T_INVX2_CSC20L)
                                                          5.42      75.42 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U823/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         17.39      92.82 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_im_cal[100] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      92.82 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_im[100] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      92.82 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3081/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         24.18     116.99 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U315/Z (SC7P5T_INVX1_CSC20L)
                                                         14.65     131.65 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3208/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         16.93     148.57 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U286/Z (SC7P5T_INVX1_CSC20L)
                                                         17.14     165.72 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3209/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         20.82     186.54 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U507/Z (SC7P5T_INVX1_CSC20L)
                                                         14.35     200.89 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3212/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         16.80     217.69 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U162/Z (SC7P5T_INVX1_CSC20L)
                                                         17.27     234.95 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3268/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         20.88     255.83 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U131/Z (SC7P5T_INVX1_CSC20L)
                                                         14.35     270.18 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3367/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         22.76     292.93 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3368/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         27.72     320.65 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3369/Z (SC7P5T_AO22IA1A2X1_CSC20L)
                                                         29.82     350.47 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_im[118] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     350.47 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_im[118] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     350.47 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U188/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.68     384.15 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_im[118] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     384.15 r
  U_BF_0/U_BF_0_0/dout_im[118] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     384.15 r
  U_BF_0/U_BF_0_1/din_im[118] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     384.15 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_im[118] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     384.15 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U647/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     395.46 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U908/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         15.42     410.88 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_im_cal[118] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     410.88 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_im[118] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     410.88 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1319/Z (SC7P5T_INVX2_CSC20L)
                                                         11.94     422.82 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2549/Z (SC7P5T_AOI22X1_CSC20L)
                                                         28.58     451.40 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2550/Z (SC7P5T_OA22IA1A2X1_CSC20L)
                                                         31.56     482.96 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_4__8_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     482.96 r
  data arrival time                                                482.96

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_4__8_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -55.76    1294.24
  data required time                                              1294.24
  --------------------------------------------------------------------------
  data required time                                              1294.24
  data arrival time                                               -482.96
  --------------------------------------------------------------------------
  slack (MET)                                                      811.29


1
****************************************
From : din_im[99]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[99] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_4__8_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_im[99] (in)                                         0.00      70.00 r
  U_BF_0/din_im[99] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_im[99] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_im[99] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U534/Z (SC7P5T_INVX2_CSC20L)
                                                          5.42      75.42 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U822/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         13.28      88.70 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_im_cal[99] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      88.70 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_im[99] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      88.70 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3039/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         17.52     106.22 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U407/Z (SC7P5T_INVX1_CSC20L)
                                                         13.12     119.35 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3081/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         16.55     135.90 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U315/Z (SC7P5T_INVX1_CSC20L)
                                                         14.65     150.55 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3208/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         16.93     167.48 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U286/Z (SC7P5T_INVX1_CSC20L)
                                                         17.14     184.62 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3209/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         20.82     205.45 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U507/Z (SC7P5T_INVX1_CSC20L)
                                                         14.35     219.79 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3212/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         16.80     236.59 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U162/Z (SC7P5T_INVX1_CSC20L)
                                                         17.27     253.86 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3268/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         20.88     274.74 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U131/Z (SC7P5T_INVX1_CSC20L)
                                                         14.35     289.08 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3367/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         22.76     311.84 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3368/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         27.72     339.55 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3369/Z (SC7P5T_AO22IA1A2X1_CSC20L)
                                                         29.82     369.38 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_im[118] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     369.38 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_im[118] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     369.38 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U188/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.68     403.05 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_im[118] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     403.05 r
  U_BF_0/U_BF_0_0/dout_im[118] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     403.05 r
  U_BF_0/U_BF_0_1/din_im[118] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     403.05 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_im[118] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     403.05 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U647/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     414.37 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U908/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         15.42     429.79 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_im_cal[118] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     429.79 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_im[118] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     429.79 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1319/Z (SC7P5T_INVX2_CSC20L)
                                                         11.94     441.72 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2549/Z (SC7P5T_AOI22X1_CSC20L)
                                                         28.58     470.30 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2550/Z (SC7P5T_OA22IA1A2X1_CSC20L)
                                                         31.56     501.86 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_4__8_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     501.86 r
  data arrival time                                                501.86

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_4__8_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -55.76    1294.24
  data required time                                              1294.24
  --------------------------------------------------------------------------
  data required time                                              1294.24
  data arrival time                                               -501.86
  --------------------------------------------------------------------------
  slack (MET)                                                      792.38


1
****************************************
From : din_im[98]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[98] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_5__8_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_im[98] (in)                                         0.00      70.00 r
  U_BF_0/din_im[98] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_im[98] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_im[98] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U582/Z (SC7P5T_INVX2_CSC20L)
                                                          5.42      75.42 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U827/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         14.52      89.94 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_im_cal[98] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      89.94 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_im[98] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      89.94 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2631/Z (SC7P5T_INVX2_CSC20L)
                                                         12.42     102.36 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2633/Z (SC7P5T_AOI22X1_CSC20L)
                                                         24.20     126.56 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3373/Z (SC7P5T_AO22IA1A2X1_CSC20L)
                                                         32.07     158.63 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_im[108] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     158.63 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_im[108] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     158.63 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U197/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.68     192.31 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_im[108] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     192.31 r
  U_BF_0/U_BF_0_0/dout_im[108] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     192.31 r
  U_BF_0/U_BF_0_1/din_im[108] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     192.31 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_im[108] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     192.31 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U649/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     203.62 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U917/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         15.42     219.04 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_im_cal[108] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     219.04 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_im[108] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     219.04 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1136/Z (SC7P5T_INVX2_CSC20L)
                                                         11.94     230.98 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2539/Z (SC7P5T_AOI22X1_CSC20L)
                                                         28.58     259.56 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2540/Z (SC7P5T_OA22IA1A2X1_CSC20L)
                                                         31.56     291.11 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_5__8_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     291.11 r
  data arrival time                                                291.11

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_5__8_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -55.76    1294.24
  data required time                                              1294.24
  --------------------------------------------------------------------------
  data required time                                              1294.24
  data arrival time                                               -291.11
  --------------------------------------------------------------------------
  slack (MET)                                                     1003.13


1
****************************************
From : din_im[97]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[97] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_5__10_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_im[97] (in)                                         0.00      70.00 r
  U_BF_0/din_im[97] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_im[97] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_im[97] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U468/Z (SC7P5T_INVX2_CSC20L)
                                                          4.58      74.58 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U828/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         14.09      88.67 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_im_cal[97] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      88.67 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_im[97] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      88.67 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2314/Z (SC7P5T_INVX2_CSC20L)
                                                         14.15     102.83 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2315/Z (SC7P5T_AOI22X1_CSC20L)
                                                         28.50     131.33 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U530/Z (SC7P5T_AO22IA1A2X1_CSC20L)
                                                         30.99     162.33 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_im[107] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     162.33 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_im[107] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     162.33 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U198/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.60     195.92 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_im[107] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     195.92 r
  U_BF_0/U_BF_0_0/dout_im[107] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     195.92 r
  U_BF_0/U_BF_0_1/din_im[107] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     195.92 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_im[107] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     195.92 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U536/Z (SC7P5T_INVX2_CSC20L)
                                                         10.24     206.16 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U925/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         15.02     221.18 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_im_cal[107] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     221.18 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_im[107] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     221.18 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1138/Z (SC7P5T_INVX2_CSC20L)
                                                         10.86     232.04 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1139/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         13.72     245.76 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1160/Z (SC7P5T_OA21X2_CSC20L)
                                                         26.41     272.17 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1162/Z (SC7P5T_OAI22X1_CSC20L)
                                                         19.15     291.31 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1163/Z (SC7P5T_OAI22X1_CSC20L)
                                                         22.22     313.53 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_5__10_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     313.53 r
  data arrival time                                                313.53

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_5__10_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -56.08    1293.92
  data required time                                              1293.92
  --------------------------------------------------------------------------
  data required time                                              1293.92
  data arrival time                                               -313.53
  --------------------------------------------------------------------------
  slack (MET)                                                      980.39


1
****************************************
From : din_im[96]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[96] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/add_im_reg_5__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 f
  din_im[96] (in)                                         0.00      70.00 f
  U_BF_0/din_im[96] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 f
  U_BF_0/U_BF_0_0/din_im[96] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_im[96] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U500/Z (SC7P5T_INVX2_CSC20L)
                                                          6.38      76.38 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U835/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         10.98      87.35 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_im_cal[96] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      87.35 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_im[96] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      87.35 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2033/Z (SC7P5T_AN2X2_A_CSC20L)
                                                         22.20     109.56 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2034/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         13.07     122.62 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2035/Z (SC7P5T_INVX2_CSC20L)
                                                          8.86     131.49 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3271/Z (SC7P5T_OAI22X1_CSC20L)
                                                         14.45     145.94 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_im[106] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     145.94 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_im[106] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     145.94 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U199/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         34.14     180.08 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_im[106] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     180.08 r
  U_BF_0/U_BF_0_0/dout_im[106] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     180.08 r
  U_BF_0/U_BF_0_1/din_im[106] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     180.08 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_im[106] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     180.08 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U483/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     191.40 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U918/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         13.72     205.12 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_im_cal[106] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     205.12 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_im[106] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     205.12 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1140/Z (SC7P5T_INVX2_CSC20L)
                                                         11.13     216.24 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2329/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         22.72     238.97 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2464/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         27.52     266.49 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2465/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         28.22     294.70 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2466/Z (SC7P5T_AO22IA1A2X1_CSC20L)
                                                         30.99     325.69 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/add_im_reg_5__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     325.69 r
  data arrival time                                                325.69

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/add_im_reg_5__9_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -54.52    1295.48
  data required time                                              1295.48
  --------------------------------------------------------------------------
  data required time                                              1295.48
  data arrival time                                               -325.69
  --------------------------------------------------------------------------
  slack (MET)                                                      969.79


1
****************************************
From : din_im[95]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[95] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_5__10_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_im[95] (in)                                         0.00      70.00 r
  U_BF_0/din_im[95] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_im[95] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_im[95] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U434/Z (SC7P5T_INVX2_CSC20L)
                                                          5.42      75.42 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U829/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         14.65      90.07 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_im_cal[95] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      90.07 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_im[95] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      90.07 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1815/Z (SC7P5T_INVX2_CSC20L)
                                                         11.89     101.96 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1817/Z (SC7P5T_OR2X2_A_CSC20L)
                                                         23.61     125.57 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1818/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         10.78     136.35 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U398/Z (SC7P5T_INVX1_CSC20L)
                                                         10.88     147.23 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3220/Z (SC7P5T_OAI22X1_CSC20L)
                                                         16.93     164.16 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_im[105] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     164.16 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_im[105] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     164.16 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U200/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         34.03     198.20 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_im[105] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     198.20 r
  U_BF_0/U_BF_0_0/dout_im[105] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     198.20 r
  U_BF_0/U_BF_0_1/din_im[105] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     198.20 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_im[105] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     198.20 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U427/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     209.51 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U924/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         17.52     227.03 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_im_cal[105] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     227.03 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_im[105] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     227.03 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1144/Z (SC7P5T_AN2X2_A_CSC20L)
                                                         26.93     253.96 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1157/Z (SC7P5T_OAI22X1_CSC20L)
                                                         18.72     272.67 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1158/Z (SC7P5T_AOI22X1_CSC20L)
                                                         30.84     303.51 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1160/Z (SC7P5T_OA21X2_CSC20L)
                                                         31.37     334.88 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1162/Z (SC7P5T_OAI22X1_CSC20L)
                                                         19.15     354.03 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1163/Z (SC7P5T_OAI22X1_CSC20L)
                                                         22.22     376.25 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_5__10_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     376.25 r
  data arrival time                                                376.25

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_5__10_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -56.08    1293.92
  data required time                                              1293.92
  --------------------------------------------------------------------------
  data required time                                              1293.92
  data arrival time                                               -376.25
  --------------------------------------------------------------------------
  slack (MET)                                                      917.67


1
****************************************
From : din_im[94]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[94] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_5__8_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_im[94] (in)                                         0.00      70.00 r
  U_BF_0/din_im[94] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_im[94] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_im[94] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U492/Z (SC7P5T_INVX2_CSC20L)
                                                          5.42      75.42 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U834/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         18.00      93.43 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_im_cal[94] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      93.43 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_im[94] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      93.43 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3219/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         24.88     118.31 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U155/Z (SC7P5T_INVX1_CSC20L)
                                                         17.31     135.62 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3270/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         20.88     156.50 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U124/Z (SC7P5T_INVX1_CSC20L)
                                                         14.38     170.88 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3371/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         22.76     193.64 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3372/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         27.73     221.37 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3373/Z (SC7P5T_AO22IA1A2X1_CSC20L)
                                                         29.83     251.20 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_im[108] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     251.20 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_im[108] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     251.20 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U197/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.68     284.88 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_im[108] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     284.88 r
  U_BF_0/U_BF_0_0/dout_im[108] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     284.88 r
  U_BF_0/U_BF_0_1/din_im[108] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     284.88 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_im[108] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     284.88 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U649/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     296.20 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U917/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         15.42     311.61 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_im_cal[108] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     311.61 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_im[108] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     311.61 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1136/Z (SC7P5T_INVX2_CSC20L)
                                                         11.94     323.55 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2539/Z (SC7P5T_AOI22X1_CSC20L)
                                                         28.58     352.13 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2540/Z (SC7P5T_OA22IA1A2X1_CSC20L)
                                                         31.56     383.69 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_5__8_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     383.69 r
  data arrival time                                                383.69

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_5__8_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -55.76    1294.24
  data required time                                              1294.24
  --------------------------------------------------------------------------
  data required time                                              1294.24
  data arrival time                                               -383.69
  --------------------------------------------------------------------------
  slack (MET)                                                      910.55


1
****************************************
From : din_im[93]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[93] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_5__10_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_im[93] (in)                                         0.00      70.00 r
  U_BF_0/din_im[93] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_im[93] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_im[93] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U491/Z (SC7P5T_INVX2_CSC20L)
                                                          4.58      74.58 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U830/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         14.13      88.71 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_im_cal[93] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      88.71 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_im[93] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      88.71 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1235/Z (SC7P5T_INVX2_CSC20L)
                                                         11.89     100.60 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1237/Z (SC7P5T_OR2X2_A_CSC20L)
                                                         23.61     124.21 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1238/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         10.84     135.06 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U395/Z (SC7P5T_INVX1_CSC20L)
                                                         10.80     145.85 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3217/Z (SC7P5T_AOI22X1_CSC20L)
                                                         14.56     160.41 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_im[103] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     160.41 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_im[103] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     160.41 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U202/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.36     193.77 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_im[103] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     193.77 r
  U_BF_0/U_BF_0_0/dout_im[103] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     193.77 r
  U_BF_0/U_BF_0_1/din_im[103] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     193.77 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_im[103] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     193.77 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U314/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     205.09 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U923/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         17.52     222.60 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_im_cal[103] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     222.60 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_im[103] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     222.60 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1149/Z (SC7P5T_AN2X2_A_CSC20L)
                                                         26.93     249.53 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1155/Z (SC7P5T_OAI22X1_CSC20L)
                                                         18.72     268.25 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1156/Z (SC7P5T_AOI22X1_CSC20L)
                                                         31.13     299.38 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1157/Z (SC7P5T_OAI22X1_CSC20L)
                                                         24.90     324.27 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1158/Z (SC7P5T_AOI22X1_CSC20L)
                                                         30.84     355.11 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1160/Z (SC7P5T_OA21X2_CSC20L)
                                                         31.37     386.48 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1162/Z (SC7P5T_OAI22X1_CSC20L)
                                                         19.15     405.63 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1163/Z (SC7P5T_OAI22X1_CSC20L)
                                                         22.22     427.85 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_5__10_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     427.85 r
  data arrival time                                                427.85

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_5__10_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -56.08    1293.92
  data required time                                              1293.92
  --------------------------------------------------------------------------
  data required time                                              1293.92
  data arrival time                                               -427.85
  --------------------------------------------------------------------------
  slack (MET)                                                      866.07


1
****************************************
From : din_im[92]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[92] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_5__8_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_im[92] (in)                                         0.00      70.00 r
  U_BF_0/din_im[92] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_im[92] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_im[92] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U412/Z (SC7P5T_INVX2_CSC20L)
                                                          5.42      75.42 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U833/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         18.06      93.48 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_im_cal[92] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      93.48 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_im[92] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      93.48 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3216/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         24.94     118.43 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U284/Z (SC7P5T_INVX1_CSC20L)
                                                         17.19     135.62 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3218/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         20.83     156.45 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U506/Z (SC7P5T_INVX1_CSC20L)
                                                         14.38     170.83 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3219/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         16.80     187.63 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U155/Z (SC7P5T_INVX1_CSC20L)
                                                         17.31     204.94 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3270/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         20.88     225.82 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U124/Z (SC7P5T_INVX1_CSC20L)
                                                         14.38     240.20 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3371/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         22.76     262.96 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3372/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         27.73     290.69 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3373/Z (SC7P5T_AO22IA1A2X1_CSC20L)
                                                         29.83     320.52 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_im[108] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     320.52 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_im[108] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     320.52 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U197/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.68     354.20 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_im[108] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     354.20 r
  U_BF_0/U_BF_0_0/dout_im[108] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     354.20 r
  U_BF_0/U_BF_0_1/din_im[108] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     354.20 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_im[108] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     354.20 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U649/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     365.52 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U917/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         15.42     380.93 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_im_cal[108] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     380.93 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_im[108] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     380.93 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1136/Z (SC7P5T_INVX2_CSC20L)
                                                         11.94     392.87 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2539/Z (SC7P5T_AOI22X1_CSC20L)
                                                         28.58     421.45 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2540/Z (SC7P5T_OA22IA1A2X1_CSC20L)
                                                         31.56     453.01 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_5__8_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     453.01 r
  data arrival time                                                453.01

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_5__8_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -55.76    1294.24
  data required time                                              1294.24
  --------------------------------------------------------------------------
  data required time                                              1294.24
  data arrival time                                               -453.01
  --------------------------------------------------------------------------
  slack (MET)                                                      841.23


1
****************************************
From : din_im[91]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[91] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_5__8_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_im[91] (in)                                         0.00      70.00 r
  U_BF_0/din_im[91] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_im[91] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_im[91] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U427/Z (SC7P5T_INVX2_CSC20L)
                                                          5.42      75.42 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U832/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         17.39      92.82 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_im_cal[91] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      92.82 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_im[91] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      92.82 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3214/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         24.18     116.99 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U309/Z (SC7P5T_INVX1_CSC20L)
                                                         14.65     131.65 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3216/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         16.93     148.57 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U284/Z (SC7P5T_INVX1_CSC20L)
                                                         17.19     165.76 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3218/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         20.83     186.60 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U506/Z (SC7P5T_INVX1_CSC20L)
                                                         14.38     200.97 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3219/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         16.80     217.78 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U155/Z (SC7P5T_INVX1_CSC20L)
                                                         17.31     235.08 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3270/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         20.88     255.97 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U124/Z (SC7P5T_INVX1_CSC20L)
                                                         14.38     270.34 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3371/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         22.76     293.11 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3372/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         27.73     320.84 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3373/Z (SC7P5T_AO22IA1A2X1_CSC20L)
                                                         29.83     350.67 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_im[108] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     350.67 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_im[108] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     350.67 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U197/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.68     384.35 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_im[108] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     384.35 r
  U_BF_0/U_BF_0_0/dout_im[108] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     384.35 r
  U_BF_0/U_BF_0_1/din_im[108] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     384.35 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_im[108] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     384.35 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U649/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     395.66 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U917/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         15.42     411.08 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_im_cal[108] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     411.08 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_im[108] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     411.08 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1136/Z (SC7P5T_INVX2_CSC20L)
                                                         11.94     423.02 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2539/Z (SC7P5T_AOI22X1_CSC20L)
                                                         28.58     451.60 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2540/Z (SC7P5T_OA22IA1A2X1_CSC20L)
                                                         31.56     483.15 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_5__8_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     483.15 r
  data arrival time                                                483.15

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_5__8_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -55.76    1294.24
  data required time                                              1294.24
  --------------------------------------------------------------------------
  data required time                                              1294.24
  data arrival time                                               -483.15
  --------------------------------------------------------------------------
  slack (MET)                                                      811.09


1
****************************************
From : din_im[90]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[90] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_5__8_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_im[90] (in)                                         0.00      70.00 r
  U_BF_0/din_im[90] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_im[90] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_im[90] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U429/Z (SC7P5T_INVX2_CSC20L)
                                                          5.42      75.42 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U831/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         13.28      88.70 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_im_cal[90] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      88.70 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_im[90] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      88.70 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3041/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         17.52     106.22 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U418/Z (SC7P5T_INVX1_CSC20L)
                                                         13.12     119.35 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3214/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         16.55     135.90 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U309/Z (SC7P5T_INVX1_CSC20L)
                                                         14.65     150.55 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3216/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         16.93     167.48 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U284/Z (SC7P5T_INVX1_CSC20L)
                                                         17.19     184.67 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3218/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         20.83     205.50 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U506/Z (SC7P5T_INVX1_CSC20L)
                                                         14.38     219.87 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3219/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         16.80     236.68 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U155/Z (SC7P5T_INVX1_CSC20L)
                                                         17.31     253.99 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3270/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         20.88     274.87 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U124/Z (SC7P5T_INVX1_CSC20L)
                                                         14.38     289.25 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3371/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         22.76     312.01 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3372/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         27.73     339.74 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3373/Z (SC7P5T_AO22IA1A2X1_CSC20L)
                                                         29.83     369.57 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_im[108] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     369.57 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_im[108] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     369.57 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U197/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.68     403.25 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_im[108] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     403.25 r
  U_BF_0/U_BF_0_0/dout_im[108] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     403.25 r
  U_BF_0/U_BF_0_1/din_im[108] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     403.25 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_im[108] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     403.25 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U649/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     414.57 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U917/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         15.42     429.98 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_im_cal[108] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     429.98 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_im[108] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     429.98 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1136/Z (SC7P5T_INVX2_CSC20L)
                                                         11.94     441.92 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2539/Z (SC7P5T_AOI22X1_CSC20L)
                                                         28.58     470.50 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2540/Z (SC7P5T_OA22IA1A2X1_CSC20L)
                                                         31.56     502.06 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_5__8_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     502.06 r
  data arrival time                                                502.06

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_5__8_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -55.76    1294.24
  data required time                                              1294.24
  --------------------------------------------------------------------------
  data required time                                              1294.24
  data arrival time                                               -502.06
  --------------------------------------------------------------------------
  slack (MET)                                                      792.18


1
****************************************
From : din_im[89]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[89] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_6__8_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_im[89] (in)                                         0.00      70.00 r
  U_BF_0/din_im[89] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_im[89] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_im[89] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U498/Z (SC7P5T_INVX2_CSC20L)
                                                          5.42      75.42 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U854/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         14.52      89.94 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_im_cal[89] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      89.94 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_im[89] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      89.94 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2810/Z (SC7P5T_INVX2_CSC20L)
                                                         12.04     101.98 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2812/Z (SC7P5T_AOI22X1_CSC20L)
                                                         24.08     126.06 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3383/Z (SC7P5T_AO22IA1A2X1_CSC20L)
                                                         32.07     158.13 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_im[98] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     158.13 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_im[98] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     158.13 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U207/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.68     191.81 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_im[98] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     191.81 r
  U_BF_0/U_BF_0_0/dout_im[98] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     191.81 r
  U_BF_0/U_BF_0_1/din_im[98] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     191.81 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_im[98] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     191.81 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U643/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     203.12 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U944/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         15.42     218.54 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_im_cal[98] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     218.54 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_im[98] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     218.54 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1258/Z (SC7P5T_INVX2_CSC20L)
                                                         12.48     231.02 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2541/Z (SC7P5T_AOI22X1_CSC20L)
                                                         28.77     259.79 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2542/Z (SC7P5T_OA22IA1A2X1_CSC20L)
                                                         31.56     291.35 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_6__8_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     291.35 r
  data arrival time                                                291.35

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_6__8_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -55.76    1294.24
  data required time                                              1294.24
  --------------------------------------------------------------------------
  data required time                                              1294.24
  data arrival time                                               -291.35
  --------------------------------------------------------------------------
  slack (MET)                                                     1002.90


1
****************************************
From : din_im[88]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[88] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_6__10_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_im[88] (in)                                         0.00      70.00 r
  U_BF_0/din_im[88] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_im[88] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_im[88] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U460/Z (SC7P5T_INVX2_CSC20L)
                                                          5.42      75.42 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U855/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         14.61      90.04 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_im_cal[88] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      90.04 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_im[88] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      90.04 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2547/Z (SC7P5T_INVX2_CSC20L)
                                                         13.72     103.75 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2548/Z (SC7P5T_AOI22X1_CSC20L)
                                                         28.38     132.13 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3384/Z (SC7P5T_AO22IA1A2X1_CSC20L)
                                                         30.99     163.12 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_im[97] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     163.12 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_im[97] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     163.12 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U208/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.59     196.71 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_im[97] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     196.71 r
  U_BF_0/U_BF_0_0/dout_im[97] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     196.71 r
  U_BF_0/U_BF_0_1/din_im[97] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     196.71 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_im[97] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     196.71 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U541/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     208.03 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U952/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         15.44     223.46 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_im_cal[97] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     223.46 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_im[97] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     223.46 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1260/Z (SC7P5T_INVX2_CSC20L)
                                                         11.35     234.82 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1261/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         13.88     248.70 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1282/Z (SC7P5T_OA21X2_CSC20L)
                                                         26.41     275.11 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1284/Z (SC7P5T_OAI22X1_CSC20L)
                                                         19.15     294.25 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1285/Z (SC7P5T_OAI22X1_CSC20L)
                                                         22.22     316.47 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_6__10_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     316.47 r
  data arrival time                                                316.47

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_6__10_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -56.08    1293.92
  data required time                                              1293.92
  --------------------------------------------------------------------------
  data required time                                              1293.92
  data arrival time                                               -316.47
  --------------------------------------------------------------------------
  slack (MET)                                                      977.45


1
****************************************
From : din_im[87]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[87] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/add_im_reg_6__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 f
  din_im[87] (in)                                         0.00      70.00 f
  U_BF_0/din_im[87] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 f
  U_BF_0/U_BF_0_0/din_im[87] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_im[87] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U482/Z (SC7P5T_INVX2_CSC20L)
                                                          6.38      76.38 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U862/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         10.98      87.35 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_im_cal[87] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      87.35 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_im[87] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      87.35 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2195/Z (SC7P5T_AN2X2_A_CSC20L)
                                                         20.06     107.41 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2196/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         13.03     120.44 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2197/Z (SC7P5T_INVX2_CSC20L)
                                                          8.85     129.29 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3278/Z (SC7P5T_OAI22X1_CSC20L)
                                                         14.45     143.75 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_im[96] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     143.75 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_im[96] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     143.75 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U209/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         34.13     177.88 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_im[96] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     177.88 r
  U_BF_0/U_BF_0_0/dout_im[96] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     177.88 r
  U_BF_0/U_BF_0_1/din_im[96] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     177.88 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_im[96] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     177.88 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U485/Z (SC7P5T_INVX2_CSC20L)
                                                         10.24     188.12 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U945/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         13.30     201.42 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_im_cal[96] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     201.42 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_im[96] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     201.42 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1262/Z (SC7P5T_INVX2_CSC20L)
                                                         11.63     213.05 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2321/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         22.90     235.95 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2452/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         27.52     263.47 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2453/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         28.22     291.68 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2454/Z (SC7P5T_AO22IA1A2X1_CSC20L)
                                                         30.99     322.68 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/add_im_reg_6__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     322.68 r
  data arrival time                                                322.68

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/add_im_reg_6__9_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -54.53    1295.47
  data required time                                              1295.47
  --------------------------------------------------------------------------
  data required time                                              1295.47
  data arrival time                                               -322.68
  --------------------------------------------------------------------------
  slack (MET)                                                      972.79


1
****************************************
From : din_im[86]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[86] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_6__10_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_im[86] (in)                                         0.00      70.00 r
  U_BF_0/din_im[86] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_im[86] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_im[86] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U497/Z (SC7P5T_INVX2_CSC20L)
                                                          4.58      74.58 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U856/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         14.13      88.71 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_im_cal[86] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      88.71 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_im[86] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      88.71 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1953/Z (SC7P5T_INVX2_CSC20L)
                                                         10.72      99.43 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1955/Z (SC7P5T_OR2X2_A_CSC20L)
                                                         23.25     122.68 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1956/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         10.78     133.46 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U323/Z (SC7P5T_INVX1_CSC20L)
                                                         10.88     144.34 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3238/Z (SC7P5T_OAI22X1_CSC20L)
                                                         16.93     161.27 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_im[95] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     161.27 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_im[95] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     161.27 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U210/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         34.03     195.30 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_im[95] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     195.30 r
  U_BF_0/U_BF_0_0/dout_im[95] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     195.30 r
  U_BF_0/U_BF_0_1/din_im[95] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     195.30 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_im[95] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     195.30 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U421/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     206.61 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U951/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         18.99     225.60 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_im_cal[95] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     225.60 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_im[95] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     225.60 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1266/Z (SC7P5T_AN2X2_A_CSC20L)
                                                         28.30     253.90 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1279/Z (SC7P5T_OAI22X1_CSC20L)
                                                         18.73     272.63 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1280/Z (SC7P5T_AOI22X1_CSC20L)
                                                         30.84     303.47 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1282/Z (SC7P5T_OA21X2_CSC20L)
                                                         31.37     334.84 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1284/Z (SC7P5T_OAI22X1_CSC20L)
                                                         19.15     353.98 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1285/Z (SC7P5T_OAI22X1_CSC20L)
                                                         22.22     376.20 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_6__10_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     376.20 r
  data arrival time                                                376.20

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_6__10_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -56.08    1293.92
  data required time                                              1293.92
  --------------------------------------------------------------------------
  data required time                                              1293.92
  data arrival time                                               -376.20
  --------------------------------------------------------------------------
  slack (MET)                                                      917.72


1
****************************************
From : din_im[85]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[85] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_6__8_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_im[85] (in)                                         0.00      70.00 r
  U_BF_0/din_im[85] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_im[85] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_im[85] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U574/Z (SC7P5T_INVX2_CSC20L)
                                                          5.42      75.42 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U861/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         18.00      93.43 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_im_cal[85] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      93.43 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_im[85] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      93.43 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3237/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         24.88     118.31 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U160/Z (SC7P5T_INVX1_CSC20L)
                                                         17.31     135.62 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3277/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         20.88     156.50 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U132/Z (SC7P5T_INVX1_CSC20L)
                                                         14.28     170.79 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3381/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         22.74     193.53 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3382/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         27.69     221.22 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3383/Z (SC7P5T_AO22IA1A2X1_CSC20L)
                                                         29.82     251.04 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_im[98] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     251.04 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_im[98] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     251.04 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U207/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.68     284.71 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_im[98] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     284.71 r
  U_BF_0/U_BF_0_0/dout_im[98] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     284.71 r
  U_BF_0/U_BF_0_1/din_im[98] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     284.71 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_im[98] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     284.71 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U643/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     296.03 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U944/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         15.42     311.44 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_im_cal[98] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     311.44 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_im[98] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     311.44 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1258/Z (SC7P5T_INVX2_CSC20L)
                                                         12.48     323.93 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2541/Z (SC7P5T_AOI22X1_CSC20L)
                                                         28.77     352.70 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2542/Z (SC7P5T_OA22IA1A2X1_CSC20L)
                                                         31.56     384.25 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_6__8_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     384.25 r
  data arrival time                                                384.25

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_6__8_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -55.76    1294.24
  data required time                                              1294.24
  --------------------------------------------------------------------------
  data required time                                              1294.24
  data arrival time                                               -384.25
  --------------------------------------------------------------------------
  slack (MET)                                                      909.99


1
****************************************
From : din_im[84]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[84] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_6__10_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_im[84] (in)                                         0.00      70.00 r
  U_BF_0/din_im[84] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_im[84] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_im[84] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U571/Z (SC7P5T_INVX2_CSC20L)
                                                          4.58      74.58 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U857/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         14.13      88.71 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_im_cal[84] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      88.71 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_im[84] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      88.71 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1375/Z (SC7P5T_INVX2_CSC20L)
                                                         10.72      99.43 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1377/Z (SC7P5T_OR2X2_A_CSC20L)
                                                         23.25     122.68 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1378/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         10.84     133.52 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U322/Z (SC7P5T_INVX1_CSC20L)
                                                         10.80     144.32 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3236/Z (SC7P5T_AOI22X1_CSC20L)
                                                         14.56     158.88 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_im[93] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     158.88 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_im[93] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     158.88 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U211/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.36     192.24 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_im[93] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     192.24 r
  U_BF_0/U_BF_0_0/dout_im[93] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     192.24 r
  U_BF_0/U_BF_0_1/din_im[93] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     192.24 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_im[93] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     192.24 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U316/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     203.55 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U950/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         18.99     222.54 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_im_cal[93] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     222.54 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_im[93] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     222.54 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1271/Z (SC7P5T_AN2X2_A_CSC20L)
                                                         28.30     250.84 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1277/Z (SC7P5T_OAI22X1_CSC20L)
                                                         18.73     269.57 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1278/Z (SC7P5T_AOI22X1_CSC20L)
                                                         31.13     300.69 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1279/Z (SC7P5T_OAI22X1_CSC20L)
                                                         24.90     325.59 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1280/Z (SC7P5T_AOI22X1_CSC20L)
                                                         30.84     356.43 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1282/Z (SC7P5T_OA21X2_CSC20L)
                                                         31.37     387.80 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1284/Z (SC7P5T_OAI22X1_CSC20L)
                                                         19.15     406.94 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1285/Z (SC7P5T_OAI22X1_CSC20L)
                                                         22.22     429.16 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_6__10_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     429.16 r
  data arrival time                                                429.16

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_6__10_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -56.08    1293.92
  data required time                                              1293.92
  --------------------------------------------------------------------------
  data required time                                              1293.92
  data arrival time                                               -429.16
  --------------------------------------------------------------------------
  slack (MET)                                                      864.76


1
****************************************
From : din_im[83]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[83] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_6__8_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_im[83] (in)                                         0.00      70.00 r
  U_BF_0/din_im[83] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_im[83] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_im[83] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U587/Z (SC7P5T_INVX2_CSC20L)
                                                          4.58      74.58 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U860/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         17.53      92.12 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_im_cal[83] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      92.12 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_im[83] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      92.12 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3233/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         23.36     115.48 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U282/Z (SC7P5T_INVX1_CSC20L)
                                                         17.05     132.53 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3234/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         20.81     153.34 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U216/Z (SC7P5T_INVX1_CSC20L)
                                                         14.28     167.63 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3237/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         16.78     184.41 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U160/Z (SC7P5T_INVX1_CSC20L)
                                                         17.31     201.72 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3277/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         20.88     222.60 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U132/Z (SC7P5T_INVX1_CSC20L)
                                                         14.28     236.88 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3381/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         22.74     259.62 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3382/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         27.69     287.32 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3383/Z (SC7P5T_AO22IA1A2X1_CSC20L)
                                                         29.82     317.13 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_im[98] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     317.13 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_im[98] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     317.13 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U207/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.68     350.81 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_im[98] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     350.81 r
  U_BF_0/U_BF_0_0/dout_im[98] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     350.81 r
  U_BF_0/U_BF_0_1/din_im[98] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     350.81 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_im[98] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     350.81 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U643/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     362.12 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U944/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         15.42     377.54 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_im_cal[98] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     377.54 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_im[98] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     377.54 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1258/Z (SC7P5T_INVX2_CSC20L)
                                                         12.48     390.03 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2541/Z (SC7P5T_AOI22X1_CSC20L)
                                                         28.77     418.79 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2542/Z (SC7P5T_OA22IA1A2X1_CSC20L)
                                                         31.56     450.35 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_6__8_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     450.35 r
  data arrival time                                                450.35

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_6__8_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -55.76    1294.24
  data required time                                              1294.24
  --------------------------------------------------------------------------
  data required time                                              1294.24
  data arrival time                                               -450.35
  --------------------------------------------------------------------------
  slack (MET)                                                      843.89


1
****************************************
From : din_im[82]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[82] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_6__8_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_im[82] (in)                                         0.00      70.00 r
  U_BF_0/din_im[82] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_im[82] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_im[82] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U569/Z (SC7P5T_INVX2_CSC20L)
                                                          4.58      74.58 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U859/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         16.87      91.45 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_im_cal[82] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      91.45 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_im[82] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      91.45 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3087/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         23.01     114.46 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U313/Z (SC7P5T_INVX1_CSC20L)
                                                         14.57     129.03 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3233/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         16.91     145.93 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U282/Z (SC7P5T_INVX1_CSC20L)
                                                         17.05     162.98 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3234/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         20.81     183.79 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U216/Z (SC7P5T_INVX1_CSC20L)
                                                         14.28     198.08 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3237/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         16.78     214.86 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U160/Z (SC7P5T_INVX1_CSC20L)
                                                         17.31     232.17 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3277/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         20.88     253.05 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U132/Z (SC7P5T_INVX1_CSC20L)
                                                         14.28     267.33 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3381/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         22.74     290.07 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3382/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         27.69     317.77 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3383/Z (SC7P5T_AO22IA1A2X1_CSC20L)
                                                         29.82     347.58 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_im[98] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     347.58 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_im[98] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     347.58 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U207/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.68     381.26 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_im[98] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     381.26 r
  U_BF_0/U_BF_0_0/dout_im[98] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     381.26 r
  U_BF_0/U_BF_0_1/din_im[98] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     381.26 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_im[98] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     381.26 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U643/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     392.57 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U944/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         15.42     407.99 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_im_cal[98] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     407.99 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_im[98] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     407.99 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1258/Z (SC7P5T_INVX2_CSC20L)
                                                         12.48     420.48 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2541/Z (SC7P5T_AOI22X1_CSC20L)
                                                         28.77     449.24 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2542/Z (SC7P5T_OA22IA1A2X1_CSC20L)
                                                         31.56     480.80 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_6__8_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     480.80 r
  data arrival time                                                480.80

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_6__8_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -55.76    1294.24
  data required time                                              1294.24
  --------------------------------------------------------------------------
  data required time                                              1294.24
  data arrival time                                               -480.80
  --------------------------------------------------------------------------
  slack (MET)                                                      813.44


1
****************************************
From : din_im[81]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[81] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_6__8_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_im[81] (in)                                         0.00      70.00 r
  U_BF_0/din_im[81] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_im[81] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_im[81] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U545/Z (SC7P5T_INVX2_CSC20L)
                                                          4.58      74.58 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U858/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         12.76      87.34 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_im_cal[81] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      87.34 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_im[81] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      87.34 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3047/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         16.65     104.00 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U409/Z (SC7P5T_INVX1_CSC20L)
                                                         13.01     117.01 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3087/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         16.52     133.54 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U313/Z (SC7P5T_INVX1_CSC20L)
                                                         14.57     148.10 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3233/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         16.91     165.01 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U282/Z (SC7P5T_INVX1_CSC20L)
                                                         17.05     182.06 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3234/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         20.81     202.87 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U216/Z (SC7P5T_INVX1_CSC20L)
                                                         14.28     217.16 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3237/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         16.78     233.94 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U160/Z (SC7P5T_INVX1_CSC20L)
                                                         17.31     251.25 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3277/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         20.88     272.13 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U132/Z (SC7P5T_INVX1_CSC20L)
                                                         14.28     286.41 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3381/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         22.74     309.15 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3382/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         27.69     336.85 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3383/Z (SC7P5T_AO22IA1A2X1_CSC20L)
                                                         29.82     366.66 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_im[98] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     366.66 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_im[98] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     366.66 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U207/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.68     400.34 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_im[98] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     400.34 r
  U_BF_0/U_BF_0_0/dout_im[98] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     400.34 r
  U_BF_0/U_BF_0_1/din_im[98] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     400.34 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_im[98] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     400.34 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U643/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     411.65 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U944/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         15.42     427.07 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_im_cal[98] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     427.07 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_im[98] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     427.07 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1258/Z (SC7P5T_INVX2_CSC20L)
                                                         12.48     439.56 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2541/Z (SC7P5T_AOI22X1_CSC20L)
                                                         28.77     468.32 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2542/Z (SC7P5T_OA22IA1A2X1_CSC20L)
                                                         31.56     499.88 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_6__8_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     499.88 r
  data arrival time                                                499.88

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_6__8_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -55.76    1294.24
  data required time                                              1294.24
  --------------------------------------------------------------------------
  data required time                                              1294.24
  data arrival time                                               -499.88
  --------------------------------------------------------------------------
  slack (MET)                                                      794.36


1
****************************************
From : din_im[80]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[80] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_7__8_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_im[80] (in)                                         0.00      70.00 r
  U_BF_0/din_im[80] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_im[80] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_im[80] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U525/Z (SC7P5T_INVX2_CSC20L)
                                                          4.58      74.58 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U800/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         13.99      88.58 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_im_cal[80] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      88.58 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_im[80] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      88.58 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2785/Z (SC7P5T_INVX2_CSC20L)
                                                         12.04     100.62 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2787/Z (SC7P5T_AOI22X1_CSC20L)
                                                         24.08     124.70 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3363/Z (SC7P5T_AO22IA1A2X1_CSC20L)
                                                         32.07     156.77 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_im[88] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     156.77 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_im[88] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     156.77 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U216/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.68     190.44 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_im[88] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     190.44 r
  U_BF_0/U_BF_0_0/dout_im[88] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     190.44 r
  U_BF_0/U_BF_0_1/din_im[88] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     190.44 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_im[88] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     190.44 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U645/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     201.76 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U890/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         15.42     217.17 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_im_cal[88] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     217.17 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_im[88] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     217.17 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1289/Z (SC7P5T_INVX2_CSC20L)
                                                         12.47     229.64 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2545/Z (SC7P5T_AOI22X1_CSC20L)
                                                         28.76     258.41 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2546/Z (SC7P5T_OA22IA1A2X1_CSC20L)
                                                         31.56     289.96 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_7__8_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     289.96 r
  data arrival time                                                289.96

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_7__8_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -55.76    1294.24
  data required time                                              1294.24
  --------------------------------------------------------------------------
  data required time                                              1294.24
  data arrival time                                               -289.96
  --------------------------------------------------------------------------
  slack (MET)                                                     1004.28


1
****************************************
From : din_im[79]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[79] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_7__10_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_im[79] (in)                                         0.00      70.00 r
  U_BF_0/din_im[79] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_im[79] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_im[79] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U519/Z (SC7P5T_INVX2_CSC20L)
                                                          5.42      75.42 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U801/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         14.61      90.04 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_im_cal[79] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      90.04 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_im[79] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      90.04 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2472/Z (SC7P5T_INVX2_CSC20L)
                                                         13.72     103.75 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2473/Z (SC7P5T_AOI22X1_CSC20L)
                                                         28.38     132.13 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U529/Z (SC7P5T_AO22IA1A2X1_CSC20L)
                                                         30.99     163.12 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_im[87] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     163.12 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_im[87] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     163.12 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U217/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.59     196.72 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_im[87] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     196.72 r
  U_BF_0/U_BF_0_0/dout_im[87] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     196.72 r
  U_BF_0/U_BF_0_1/din_im[87] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     196.72 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_im[87] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     196.72 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U539/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     208.03 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U898/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         15.44     223.47 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_im_cal[87] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     223.47 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_im[87] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     223.47 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1291/Z (SC7P5T_INVX2_CSC20L)
                                                         11.34     234.81 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1292/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         13.88     248.69 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1313/Z (SC7P5T_OA21X2_CSC20L)
                                                         26.41     275.09 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1315/Z (SC7P5T_OAI22X1_CSC20L)
                                                         19.15     294.24 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1316/Z (SC7P5T_OAI22X1_CSC20L)
                                                         22.22     316.46 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_7__10_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     316.46 r
  data arrival time                                                316.46

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_7__10_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -56.08    1293.92
  data required time                                              1293.92
  --------------------------------------------------------------------------
  data required time                                              1293.92
  data arrival time                                               -316.46
  --------------------------------------------------------------------------
  slack (MET)                                                      977.46


1
****************************************
From : din_im[78]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[78] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/add_im_reg_7__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 f
  din_im[78] (in)                                         0.00      70.00 f
  U_BF_0/din_im[78] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 f
  U_BF_0/U_BF_0_0/din_im[78] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_im[78] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U515/Z (SC7P5T_INVX2_CSC20L)
                                                          5.43      75.43 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U808/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         10.31      85.74 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_im_cal[78] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      85.74 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_im[78] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      85.74 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2181/Z (SC7P5T_AN2X2_A_CSC20L)
                                                         21.60     107.34 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2182/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         13.06     120.40 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2183/Z (SC7P5T_INVX2_CSC20L)
                                                          8.86     129.26 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3265/Z (SC7P5T_OAI22X1_CSC20L)
                                                         14.45     143.71 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_im[86] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     143.71 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_im[86] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     143.71 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U218/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         34.14     177.85 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_im[86] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     177.85 r
  U_BF_0/U_BF_0_0/dout_im[86] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     177.85 r
  U_BF_0/U_BF_0_1/din_im[86] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     177.85 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_im[86] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     177.85 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U486/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     189.16 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U891/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         13.72     202.88 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_im_cal[86] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     202.88 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_im[86] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     202.88 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1293/Z (SC7P5T_INVX2_CSC20L)
                                                         11.62     214.50 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2319/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         22.89     237.39 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2467/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         27.52     264.91 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2468/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         28.22     293.13 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2469/Z (SC7P5T_AO22IA1A2X1_CSC20L)
                                                         30.99     324.12 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/add_im_reg_7__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     324.12 r
  data arrival time                                                324.12

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/add_im_reg_7__9_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -54.53    1295.47
  data required time                                              1295.47
  --------------------------------------------------------------------------
  data required time                                              1295.47
  data arrival time                                               -324.12
  --------------------------------------------------------------------------
  slack (MET)                                                      971.35


1
****************************************
From : din_im[77]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[77] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_7__10_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_im[77] (in)                                         0.00      70.00 r
  U_BF_0/din_im[77] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_im[77] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_im[77] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U506/Z (SC7P5T_INVX2_CSC20L)
                                                          5.42      75.42 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U802/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         14.65      90.07 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_im_cal[77] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      90.07 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_im[77] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      90.07 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1903/Z (SC7P5T_INVX2_CSC20L)
                                                         11.53     101.60 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1905/Z (SC7P5T_OR2X2_A_CSC20L)
                                                         23.50     125.10 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1906/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         10.78     135.88 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U355/Z (SC7P5T_INVX1_CSC20L)
                                                         10.88     146.76 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3201/Z (SC7P5T_OAI22X1_CSC20L)
                                                         16.93     163.69 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_im[85] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     163.69 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_im[85] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     163.69 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U219/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         34.03     197.72 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_im[85] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     197.72 r
  U_BF_0/U_BF_0_0/dout_im[85] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     197.72 r
  U_BF_0/U_BF_0_1/din_im[85] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     197.72 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_im[85] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     197.72 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U429/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     209.04 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U897/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         18.99     228.02 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_im_cal[85] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     228.02 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_im[85] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     228.02 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1297/Z (SC7P5T_AN2X2_A_CSC20L)
                                                         28.28     256.31 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1310/Z (SC7P5T_OAI22X1_CSC20L)
                                                         18.73     275.03 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1311/Z (SC7P5T_AOI22X1_CSC20L)
                                                         30.84     305.88 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1313/Z (SC7P5T_OA21X2_CSC20L)
                                                         31.37     337.24 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1315/Z (SC7P5T_OAI22X1_CSC20L)
                                                         19.15     356.39 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1316/Z (SC7P5T_OAI22X1_CSC20L)
                                                         22.22     378.61 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_7__10_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     378.61 r
  data arrival time                                                378.61

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_7__10_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -56.08    1293.92
  data required time                                              1293.92
  --------------------------------------------------------------------------
  data required time                                              1293.92
  data arrival time                                               -378.61
  --------------------------------------------------------------------------
  slack (MET)                                                      915.31


1
****************************************
From : din_im[76]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[76] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_7__8_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_im[76] (in)                                         0.00      70.00 r
  U_BF_0/din_im[76] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_im[76] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_im[76] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U547/Z (SC7P5T_INVX2_CSC20L)
                                                          4.58      74.58 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U807/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         17.48      92.06 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_im_cal[76] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      92.06 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_im[76] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      92.06 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3200/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         24.44     116.51 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U161/Z (SC7P5T_INVX1_CSC20L)
                                                         17.27     133.77 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3264/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         20.88     154.65 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U133/Z (SC7P5T_INVX1_CSC20L)
                                                         14.35     169.00 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3361/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         22.76     191.75 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3362/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         27.72     219.47 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3363/Z (SC7P5T_AO22IA1A2X1_CSC20L)
                                                         29.82     249.29 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_im[88] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     249.29 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_im[88] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     249.29 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U216/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.68     282.97 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_im[88] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     282.97 r
  U_BF_0/U_BF_0_0/dout_im[88] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     282.97 r
  U_BF_0/U_BF_0_1/din_im[88] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     282.97 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_im[88] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     282.97 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U645/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     294.28 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U890/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         15.42     309.70 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_im_cal[88] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     309.70 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_im[88] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     309.70 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1289/Z (SC7P5T_INVX2_CSC20L)
                                                         12.47     322.17 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2545/Z (SC7P5T_AOI22X1_CSC20L)
                                                         28.76     350.93 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2546/Z (SC7P5T_OA22IA1A2X1_CSC20L)
                                                         31.56     382.49 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_7__8_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     382.49 r
  data arrival time                                                382.49

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_7__8_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -55.76    1294.24
  data required time                                              1294.24
  --------------------------------------------------------------------------
  data required time                                              1294.24
  data arrival time                                               -382.49
  --------------------------------------------------------------------------
  slack (MET)                                                      911.75


1
****************************************
From : din_im[75]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[75] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_7__10_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_im[75] (in)                                         0.00      70.00 r
  U_BF_0/din_im[75] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_im[75] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_im[75] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U579/Z (SC7P5T_INVX2_CSC20L)
                                                          5.42      75.42 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U803/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         14.65      90.07 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_im_cal[75] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      90.07 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_im[75] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      90.07 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1347/Z (SC7P5T_INVX2_CSC20L)
                                                         11.53     101.60 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1349/Z (SC7P5T_OR2X2_A_CSC20L)
                                                         23.50     125.10 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1350/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         10.84     135.95 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U348/Z (SC7P5T_INVX1_CSC20L)
                                                         10.80     146.74 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3199/Z (SC7P5T_AOI22X1_CSC20L)
                                                         14.56     161.30 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_im[83] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     161.30 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_im[83] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     161.30 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U221/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.36     194.67 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_im[83] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     194.67 r
  U_BF_0/U_BF_0_0/dout_im[83] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     194.67 r
  U_BF_0/U_BF_0_1/din_im[83] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     194.67 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_im[83] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     194.67 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U312/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     205.98 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U896/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         18.99     224.97 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_im_cal[83] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     224.97 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_im[83] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     224.97 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1302/Z (SC7P5T_AN2X2_A_CSC20L)
                                                         28.28     253.25 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1308/Z (SC7P5T_OAI22X1_CSC20L)
                                                         18.73     271.97 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1309/Z (SC7P5T_AOI22X1_CSC20L)
                                                         31.13     303.10 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1310/Z (SC7P5T_OAI22X1_CSC20L)
                                                         24.90     328.00 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1311/Z (SC7P5T_AOI22X1_CSC20L)
                                                         30.84     358.84 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1313/Z (SC7P5T_OA21X2_CSC20L)
                                                         31.37     390.21 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1315/Z (SC7P5T_OAI22X1_CSC20L)
                                                         19.15     409.35 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1316/Z (SC7P5T_OAI22X1_CSC20L)
                                                         22.22     431.57 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_7__10_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     431.57 r
  data arrival time                                                431.57

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_7__10_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -56.08    1293.92
  data required time                                              1293.92
  --------------------------------------------------------------------------
  data required time                                              1293.92
  data arrival time                                               -431.57
  --------------------------------------------------------------------------
  slack (MET)                                                      862.35


1
****************************************
From : din_im[74]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[74] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_7__8_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_im[74] (in)                                         0.00      70.00 r
  U_BF_0/din_im[74] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_im[74] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_im[74] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U439/Z (SC7P5T_INVX2_CSC20L)
                                                          5.42      75.42 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U806/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         18.06      93.48 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_im_cal[74] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      93.48 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_im[74] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      93.48 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3196/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         24.51     117.99 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U288/Z (SC7P5T_INVX1_CSC20L)
                                                         17.14     135.14 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3197/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         20.82     155.96 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U202/Z (SC7P5T_INVX1_CSC20L)
                                                         14.35     170.31 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3200/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         16.80     187.11 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U161/Z (SC7P5T_INVX1_CSC20L)
                                                         17.27     204.38 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3264/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         20.88     225.25 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U133/Z (SC7P5T_INVX1_CSC20L)
                                                         14.35     239.60 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3361/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         22.76     262.36 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3362/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         27.72     290.07 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3363/Z (SC7P5T_AO22IA1A2X1_CSC20L)
                                                         29.82     319.89 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_im[88] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     319.89 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_im[88] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     319.89 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U216/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.68     353.57 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_im[88] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     353.57 r
  U_BF_0/U_BF_0_0/dout_im[88] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     353.57 r
  U_BF_0/U_BF_0_1/din_im[88] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     353.57 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_im[88] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     353.57 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U645/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     364.89 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U890/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         15.42     380.30 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_im_cal[88] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     380.30 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_im[88] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     380.30 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1289/Z (SC7P5T_INVX2_CSC20L)
                                                         12.47     392.77 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2545/Z (SC7P5T_AOI22X1_CSC20L)
                                                         28.76     421.53 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2546/Z (SC7P5T_OA22IA1A2X1_CSC20L)
                                                         31.56     453.09 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_7__8_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     453.09 r
  data arrival time                                                453.09

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_7__8_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -55.76    1294.24
  data required time                                              1294.24
  --------------------------------------------------------------------------
  data required time                                              1294.24
  data arrival time                                               -453.09
  --------------------------------------------------------------------------
  slack (MET)                                                      841.15


1
****************************************
From : din_im[73]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[73] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_7__8_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_im[73] (in)                                         0.00      70.00 r
  U_BF_0/din_im[73] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_im[73] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_im[73] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U466/Z (SC7P5T_INVX2_CSC20L)
                                                          5.42      75.42 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U805/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         17.39      92.82 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_im_cal[73] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      92.82 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_im[73] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      92.82 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3077/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         24.18     116.99 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U314/Z (SC7P5T_INVX1_CSC20L)
                                                         14.65     131.65 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3196/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         16.93     148.57 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U288/Z (SC7P5T_INVX1_CSC20L)
                                                         17.14     165.72 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3197/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         20.82     186.54 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U202/Z (SC7P5T_INVX1_CSC20L)
                                                         14.35     200.89 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3200/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         16.80     217.69 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U161/Z (SC7P5T_INVX1_CSC20L)
                                                         17.27     234.95 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3264/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         20.88     255.83 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U133/Z (SC7P5T_INVX1_CSC20L)
                                                         14.35     270.18 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3361/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         22.76     292.93 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3362/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         27.72     320.65 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3363/Z (SC7P5T_AO22IA1A2X1_CSC20L)
                                                         29.82     350.47 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_im[88] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     350.47 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_im[88] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     350.47 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U216/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.68     384.15 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_im[88] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     384.15 r
  U_BF_0/U_BF_0_0/dout_im[88] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     384.15 r
  U_BF_0/U_BF_0_1/din_im[88] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     384.15 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_im[88] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     384.15 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U645/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     395.46 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U890/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         15.42     410.88 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_im_cal[88] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     410.88 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_im[88] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     410.88 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1289/Z (SC7P5T_INVX2_CSC20L)
                                                         12.47     423.35 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2545/Z (SC7P5T_AOI22X1_CSC20L)
                                                         28.76     452.11 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2546/Z (SC7P5T_OA22IA1A2X1_CSC20L)
                                                         31.56     483.67 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_7__8_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     483.67 r
  data arrival time                                                483.67

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_7__8_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -55.76    1294.24
  data required time                                              1294.24
  --------------------------------------------------------------------------
  data required time                                              1294.24
  data arrival time                                               -483.67
  --------------------------------------------------------------------------
  slack (MET)                                                      810.57


1
****************************************
From : din_im[72]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[72] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_7__8_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_im[72] (in)                                         0.00      70.00 r
  U_BF_0/din_im[72] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_im[72] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_im[72] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U416/Z (SC7P5T_INVX2_CSC20L)
                                                          5.42      75.42 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U804/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         13.28      88.70 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_im_cal[72] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      88.70 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_im[72] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      88.70 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3035/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         17.52     106.22 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U404/Z (SC7P5T_INVX1_CSC20L)
                                                         13.12     119.35 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3077/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         16.55     135.90 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U314/Z (SC7P5T_INVX1_CSC20L)
                                                         14.65     150.55 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3196/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         16.93     167.48 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U288/Z (SC7P5T_INVX1_CSC20L)
                                                         17.14     184.62 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3197/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         20.82     205.45 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U202/Z (SC7P5T_INVX1_CSC20L)
                                                         14.35     219.79 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3200/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         16.80     236.59 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U161/Z (SC7P5T_INVX1_CSC20L)
                                                         17.27     253.86 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3264/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         20.88     274.74 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U133/Z (SC7P5T_INVX1_CSC20L)
                                                         14.35     289.08 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3361/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         22.76     311.84 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3362/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         27.72     339.55 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3363/Z (SC7P5T_AO22IA1A2X1_CSC20L)
                                                         29.82     369.38 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_im[88] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     369.38 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_im[88] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     369.38 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U216/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.68     403.05 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_im[88] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     403.05 r
  U_BF_0/U_BF_0_0/dout_im[88] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     403.05 r
  U_BF_0/U_BF_0_1/din_im[88] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     403.05 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_im[88] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     403.05 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U645/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     414.37 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U890/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         15.42     429.79 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_im_cal[88] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     429.79 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_im[88] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     429.79 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1289/Z (SC7P5T_INVX2_CSC20L)
                                                         12.47     442.25 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2545/Z (SC7P5T_AOI22X1_CSC20L)
                                                         28.76     471.02 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2546/Z (SC7P5T_OA22IA1A2X1_CSC20L)
                                                         31.56     502.57 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_7__8_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     502.57 r
  data arrival time                                                502.57

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_7__8_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -55.76    1294.24
  data required time                                              1294.24
  --------------------------------------------------------------------------
  data required time                                              1294.24
  data arrival time                                               -502.57
  --------------------------------------------------------------------------
  slack (MET)                                                      791.67


1
****************************************
From : din_im[71]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[71] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_8__8_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_im[71] (in)                                         0.00      70.00 r
  U_BF_0/din_im[71] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_im[71] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_im[71] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U354/Z (SC7P5T_INVX2_CSC20L)
                                                          4.58      74.58 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U746/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         13.99      88.58 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_im_cal[71] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      88.58 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_im[71] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      88.58 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2703/Z (SC7P5T_INVX2_CSC20L)
                                                         10.96      99.54 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2705/Z (SC7P5T_AOI22X1_CSC20L)
                                                         23.75     123.28 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3343/Z (SC7P5T_AO22IA1A2X1_CSC20L)
                                                         32.07     155.35 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_im[78] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     155.35 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_im[78] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     155.35 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U225/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.67     189.01 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_im[78] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     189.01 r
  U_BF_0/U_BF_0_0/dout_im[78] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     189.01 r
  U_BF_0/U_BF_0_1/din_im[78] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     189.01 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_im[78] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     189.01 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U637/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     200.33 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U836/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         15.42     215.75 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_im_cal[78] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     215.75 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_im[78] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     215.75 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1074/Z (SC7P5T_INVX2_CSC20L)
                                                         12.47     228.21 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2529/Z (SC7P5T_AOI22X1_CSC20L)
                                                         28.76     256.98 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2530/Z (SC7P5T_OA22IA1A2X1_CSC20L)
                                                         31.56     288.53 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_8__8_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     288.53 r
  data arrival time                                                288.53

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_8__8_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -55.76    1294.24
  data required time                                              1294.24
  --------------------------------------------------------------------------
  data required time                                              1294.24
  data arrival time                                               -288.53
  --------------------------------------------------------------------------
  slack (MET)                                                     1005.71


1
****************************************
From : din_im[70]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[70] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_8__10_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_im[70] (in)                                         0.00      70.00 r
  U_BF_0/din_im[70] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_im[70] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_im[70] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U361/Z (SC7P5T_INVX2_CSC20L)
                                                          5.42      75.42 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U747/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         14.61      90.04 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_im_cal[70] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      90.04 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_im[70] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      90.04 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2396/Z (SC7P5T_INVX2_CSC20L)
                                                         11.39     101.42 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2397/Z (SC7P5T_AOI22X1_CSC20L)
                                                         27.54     128.96 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U528/Z (SC7P5T_AO22IA1A2X1_CSC20L)
                                                         30.99     159.96 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_im[77] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     159.96 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_im[77] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     159.96 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U226/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.59     193.54 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_im[77] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     193.54 r
  U_BF_0/U_BF_0_0/dout_im[77] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     193.54 r
  U_BF_0/U_BF_0_1/din_im[77] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     193.54 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_im[77] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     193.54 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U532/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     204.85 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U844/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         15.44     220.29 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_im_cal[77] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     220.29 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_im[77] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     220.29 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1076/Z (SC7P5T_INVX2_CSC20L)
                                                         11.34     231.63 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1077/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         13.88     245.51 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1098/Z (SC7P5T_OA21X2_CSC20L)
                                                         26.41     271.92 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1100/Z (SC7P5T_OAI22X1_CSC20L)
                                                         19.15     291.06 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1101/Z (SC7P5T_OAI22X1_CSC20L)
                                                         22.22     313.28 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_8__10_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     313.28 r
  data arrival time                                                313.28

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_8__10_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -56.08    1293.92
  data required time                                              1293.92
  --------------------------------------------------------------------------
  data required time                                              1293.92
  data arrival time                                               -313.28
  --------------------------------------------------------------------------
  slack (MET)                                                      980.64


1
****************************************
From : din_im[69]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[69] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/add_im_reg_8__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 f
  din_im[69] (in)                                         0.00      70.00 f
  U_BF_0/din_im[69] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 f
  U_BF_0/U_BF_0_0/din_im[69] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_im[69] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U302/Z (SC7P5T_INVX2_CSC20L)
                                                          6.38      76.38 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U754/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         10.98      87.35 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_im_cal[69] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      87.35 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_im[69] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      87.35 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2099/Z (SC7P5T_AN2X2_A_CSC20L)
                                                         19.71     107.06 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2100/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         13.02     120.08 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2101/Z (SC7P5T_INVX2_CSC20L)
                                                          8.85     128.93 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3162/Z (SC7P5T_OAI22X1_CSC20L)
                                                         14.45     143.39 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_im[76] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     143.39 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_im[76] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     143.39 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U227/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         34.13     177.52 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_im[76] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     177.52 r
  U_BF_0/U_BF_0_0/dout_im[76] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     177.52 r
  U_BF_0/U_BF_0_1/din_im[76] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     177.52 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_im[76] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     177.52 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U475/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     188.83 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U837/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         13.72     202.55 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_im_cal[76] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     202.55 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_im[76] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     202.55 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1078/Z (SC7P5T_INVX2_CSC20L)
                                                         11.62     214.17 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2315/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         22.89     237.06 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2443/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         27.52     264.58 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2444/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         28.22     292.80 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2445/Z (SC7P5T_AO22IA1A2X1_CSC20L)
                                                         30.99     323.79 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/add_im_reg_8__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     323.79 r
  data arrival time                                                323.79

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/add_im_reg_8__9_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -54.52    1295.48
  data required time                                              1295.48
  --------------------------------------------------------------------------
  data required time                                              1295.48
  data arrival time                                               -323.79
  --------------------------------------------------------------------------
  slack (MET)                                                      971.69


1
****************************************
From : din_im[68]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[68] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_8__10_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_im[68] (in)                                         0.00      70.00 r
  U_BF_0/din_im[68] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_im[68] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_im[68] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U382/Z (SC7P5T_INVX2_CSC20L)
                                                          5.42      75.42 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U748/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         14.65      90.07 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_im_cal[68] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      90.07 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_im[68] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      90.07 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1840/Z (SC7P5T_INVX2_CSC20L)
                                                         10.51     100.58 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1842/Z (SC7P5T_OR2X2_A_CSC20L)
                                                         23.19     123.77 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1843/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         10.78     134.55 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U331/Z (SC7P5T_INVX1_CSC20L)
                                                         10.88     145.43 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3165/Z (SC7P5T_OAI22X1_CSC20L)
                                                         16.93     162.36 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_im[75] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     162.36 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_im[75] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     162.36 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U228/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         34.03     196.38 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_im[75] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     196.38 r
  U_BF_0/U_BF_0_0/dout_im[75] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     196.38 r
  U_BF_0/U_BF_0_1/din_im[75] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     196.38 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_im[75] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     196.38 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U411/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     207.70 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U843/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         18.99     226.68 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_im_cal[75] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     226.68 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_im[75] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     226.68 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1082/Z (SC7P5T_AN2X2_A_CSC20L)
                                                         28.28     254.97 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1095/Z (SC7P5T_OAI22X1_CSC20L)
                                                         18.73     273.69 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1096/Z (SC7P5T_AOI22X1_CSC20L)
                                                         30.84     304.53 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1098/Z (SC7P5T_OA21X2_CSC20L)
                                                         31.37     335.90 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1100/Z (SC7P5T_OAI22X1_CSC20L)
                                                         19.15     355.05 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1101/Z (SC7P5T_OAI22X1_CSC20L)
                                                         22.22     377.27 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_8__10_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     377.27 r
  data arrival time                                                377.27

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_8__10_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -56.08    1293.92
  data required time                                              1293.92
  --------------------------------------------------------------------------
  data required time                                              1293.92
  data arrival time                                               -377.27
  --------------------------------------------------------------------------
  slack (MET)                                                      916.65


1
****************************************
From : din_im[67]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[67] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_8__8_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_im[67] (in)                                         0.00      70.00 r
  U_BF_0/din_im[67] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_im[67] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_im[67] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U377/Z (SC7P5T_INVX2_CSC20L)
                                                          5.42      75.42 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U753/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         18.00      93.43 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_im_cal[67] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      93.43 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_im[67] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      93.43 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3160/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         23.29     116.72 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U159/Z (SC7P5T_INVX1_CSC20L)
                                                         17.17     133.90 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3161/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         20.86     154.76 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U122/Z (SC7P5T_INVX1_CSC20L)
                                                         14.27     169.03 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3341/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         22.74     191.76 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3342/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         27.69     219.45 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3343/Z (SC7P5T_AO22IA1A2X1_CSC20L)
                                                         29.82     249.27 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_im[78] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     249.27 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_im[78] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     249.27 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U225/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.67     282.93 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_im[78] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     282.93 r
  U_BF_0/U_BF_0_0/dout_im[78] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     282.93 r
  U_BF_0/U_BF_0_1/din_im[78] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     282.93 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_im[78] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     282.93 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U637/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     294.24 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U836/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         15.42     309.66 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_im_cal[78] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     309.66 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_im[78] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     309.66 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1074/Z (SC7P5T_INVX2_CSC20L)
                                                         12.47     322.13 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2529/Z (SC7P5T_AOI22X1_CSC20L)
                                                         28.76     350.89 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2530/Z (SC7P5T_OA22IA1A2X1_CSC20L)
                                                         31.56     382.45 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_8__8_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     382.45 r
  data arrival time                                                382.45

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_8__8_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -55.76    1294.24
  data required time                                              1294.24
  --------------------------------------------------------------------------
  data required time                                              1294.24
  data arrival time                                               -382.45
  --------------------------------------------------------------------------
  slack (MET)                                                      911.79


1
****************************************
From : din_im[66]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[66] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_8__10_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_im[66] (in)                                         0.00      70.00 r
  U_BF_0/din_im[66] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_im[66] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_im[66] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U391/Z (SC7P5T_INVX2_CSC20L)
                                                          5.42      75.42 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U749/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         14.65      90.07 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_im_cal[66] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      90.07 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_im[66] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      90.07 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1308/Z (SC7P5T_INVX2_CSC20L)
                                                         10.51     100.58 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1310/Z (SC7P5T_OR2X2_A_CSC20L)
                                                         23.19     123.77 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1311/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         10.84     134.61 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U332/Z (SC7P5T_INVX1_CSC20L)
                                                         10.80     145.41 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3164/Z (SC7P5T_AOI22X1_CSC20L)
                                                         14.56     159.97 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_im[73] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     159.97 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_im[73] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     159.97 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U230/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.36     193.33 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_im[73] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     193.33 r
  U_BF_0/U_BF_0_0/dout_im[73] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     193.33 r
  U_BF_0/U_BF_0_1/din_im[73] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     193.33 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_im[73] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     193.33 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U298/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     204.64 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U842/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         17.52     222.16 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_im_cal[73] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     222.16 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_im[73] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     222.16 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1087/Z (SC7P5T_AN2X2_A_CSC20L)
                                                         27.54     249.69 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1093/Z (SC7P5T_OAI22X1_CSC20L)
                                                         18.72     268.42 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1094/Z (SC7P5T_AOI22X1_CSC20L)
                                                         31.13     299.54 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1095/Z (SC7P5T_OAI22X1_CSC20L)
                                                         24.90     324.44 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1096/Z (SC7P5T_AOI22X1_CSC20L)
                                                         30.84     355.28 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1098/Z (SC7P5T_OA21X2_CSC20L)
                                                         31.37     386.65 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1100/Z (SC7P5T_OAI22X1_CSC20L)
                                                         19.15     405.79 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1101/Z (SC7P5T_OAI22X1_CSC20L)
                                                         22.22     428.01 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_8__10_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     428.01 r
  data arrival time                                                428.01

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_8__10_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -56.08    1293.92
  data required time                                              1293.92
  --------------------------------------------------------------------------
  data required time                                              1293.92
  data arrival time                                               -428.01
  --------------------------------------------------------------------------
  slack (MET)                                                      865.91


1
****************************************
From : din_im[65]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[65] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_8__8_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_im[65] (in)                                         0.00      70.00 r
  U_BF_0/din_im[65] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_im[65] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_im[65] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U403/Z (SC7P5T_INVX2_CSC20L)
                                                          5.42      75.42 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U752/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         18.06      93.48 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_im_cal[65] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      93.48 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_im[65] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      93.48 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3158/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         23.36     116.85 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U263/Z (SC7P5T_INVX1_CSC20L)
                                                         17.05     133.90 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3159/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         20.81     154.71 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U209/Z (SC7P5T_INVX1_CSC20L)
                                                         14.27     168.98 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3160/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         16.78     185.75 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U159/Z (SC7P5T_INVX1_CSC20L)
                                                         17.17     202.93 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3161/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         20.86     223.79 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U122/Z (SC7P5T_INVX1_CSC20L)
                                                         14.27     238.06 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3341/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         22.74     260.79 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3342/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         27.69     288.48 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3343/Z (SC7P5T_AO22IA1A2X1_CSC20L)
                                                         29.82     318.30 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_im[78] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     318.30 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_im[78] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     318.30 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U225/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.67     351.96 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_im[78] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     351.96 r
  U_BF_0/U_BF_0_0/dout_im[78] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     351.96 r
  U_BF_0/U_BF_0_1/din_im[78] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     351.96 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_im[78] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     351.96 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U637/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     363.27 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U836/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         15.42     378.69 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_im_cal[78] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     378.69 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_im[78] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     378.69 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1074/Z (SC7P5T_INVX2_CSC20L)
                                                         12.47     391.16 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2529/Z (SC7P5T_AOI22X1_CSC20L)
                                                         28.76     419.92 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2530/Z (SC7P5T_OA22IA1A2X1_CSC20L)
                                                         31.56     451.48 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_8__8_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     451.48 r
  data arrival time                                                451.48

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_8__8_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -55.76    1294.24
  data required time                                              1294.24
  --------------------------------------------------------------------------
  data required time                                              1294.24
  data arrival time                                               -451.48
  --------------------------------------------------------------------------
  slack (MET)                                                      842.76


1
****************************************
From : din_im[64]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[64] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_8__8_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_im[64] (in)                                         0.00      70.00 r
  U_BF_0/din_im[64] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_im[64] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_im[64] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U407/Z (SC7P5T_INVX2_CSC20L)
                                                          5.42      75.42 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U751/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         17.39      92.82 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_im_cal[64] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      92.82 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_im[64] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      92.82 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3065/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         23.20     116.02 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U505/Z (SC7P5T_INVX1_CSC20L)
                                                         14.58     130.60 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3158/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         16.91     147.51 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U263/Z (SC7P5T_INVX1_CSC20L)
                                                         17.05     164.56 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3159/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         20.81     185.37 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U209/Z (SC7P5T_INVX1_CSC20L)
                                                         14.27     199.64 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3160/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         16.78     216.42 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U159/Z (SC7P5T_INVX1_CSC20L)
                                                         17.17     233.59 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3161/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         20.86     254.45 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U122/Z (SC7P5T_INVX1_CSC20L)
                                                         14.27     268.72 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3341/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         22.74     291.45 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3342/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         27.69     319.14 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3343/Z (SC7P5T_AO22IA1A2X1_CSC20L)
                                                         29.82     348.96 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_im[78] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     348.96 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_im[78] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     348.96 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U225/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.67     382.62 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_im[78] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     382.62 r
  U_BF_0/U_BF_0_0/dout_im[78] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     382.62 r
  U_BF_0/U_BF_0_1/din_im[78] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     382.62 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_im[78] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     382.62 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U637/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     393.94 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U836/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         15.42     409.36 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_im_cal[78] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     409.36 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_im[78] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     409.36 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1074/Z (SC7P5T_INVX2_CSC20L)
                                                         12.47     421.82 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2529/Z (SC7P5T_AOI22X1_CSC20L)
                                                         28.76     450.59 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2530/Z (SC7P5T_OA22IA1A2X1_CSC20L)
                                                         31.56     482.14 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_8__8_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     482.14 r
  data arrival time                                                482.14

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_8__8_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -55.76    1294.24
  data required time                                              1294.24
  --------------------------------------------------------------------------
  data required time                                              1294.24
  data arrival time                                               -482.14
  --------------------------------------------------------------------------
  slack (MET)                                                      812.10


1
****************************************
From : din_im[63]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[63] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_8__8_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_im[63] (in)                                         0.00      70.00 r
  U_BF_0/din_im[63] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_im[63] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_im[63] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U366/Z (SC7P5T_INVX2_CSC20L)
                                                          4.58      74.58 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U750/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         12.76      87.34 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_im_cal[63] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      87.34 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_im[63] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      87.34 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3023/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         16.65     104.00 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U413/Z (SC7P5T_INVX1_CSC20L)
                                                         13.01     117.01 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3065/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         16.52     133.54 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U505/Z (SC7P5T_INVX1_CSC20L)
                                                         14.58     148.12 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3158/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         16.91     165.03 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U263/Z (SC7P5T_INVX1_CSC20L)
                                                         17.05     182.08 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3159/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         20.81     202.89 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U209/Z (SC7P5T_INVX1_CSC20L)
                                                         14.27     217.16 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3160/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         16.78     233.93 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U159/Z (SC7P5T_INVX1_CSC20L)
                                                         17.17     251.11 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3161/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         20.86     271.97 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U122/Z (SC7P5T_INVX1_CSC20L)
                                                         14.27     286.24 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3341/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         22.74     308.97 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3342/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         27.69     336.66 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3343/Z (SC7P5T_AO22IA1A2X1_CSC20L)
                                                         29.82     366.48 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_im[78] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     366.48 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_im[78] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     366.48 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U225/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.67     400.14 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_im[78] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     400.14 r
  U_BF_0/U_BF_0_0/dout_im[78] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     400.14 r
  U_BF_0/U_BF_0_1/din_im[78] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     400.14 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_im[78] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     400.14 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U637/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     411.46 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U836/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         15.42     426.87 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_im_cal[78] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     426.87 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_im[78] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     426.87 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1074/Z (SC7P5T_INVX2_CSC20L)
                                                         12.47     439.34 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2529/Z (SC7P5T_AOI22X1_CSC20L)
                                                         28.76     468.11 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2530/Z (SC7P5T_OA22IA1A2X1_CSC20L)
                                                         31.56     499.66 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_8__8_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     499.66 r
  data arrival time                                                499.66

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_8__8_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -55.76    1294.24
  data required time                                              1294.24
  --------------------------------------------------------------------------
  data required time                                              1294.24
  data arrival time                                               -499.66
  --------------------------------------------------------------------------
  slack (MET)                                                      794.58


1
****************************************
From : din_im[62]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[62] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_9__8_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_im[62] (in)                                         0.00      70.00 r
  U_BF_0/din_im[62] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_im[62] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_im[62] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U397/Z (SC7P5T_INVX2_CSC20L)
                                                          4.58      74.58 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U764/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         13.99      88.58 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_im_cal[62] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      88.58 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_im[62] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      88.58 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2715/Z (SC7P5T_INVX2_CSC20L)
                                                         11.18      99.76 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2717/Z (SC7P5T_AOI22X1_CSC20L)
                                                         23.81     123.57 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3349/Z (SC7P5T_AO22IA1A2X1_CSC20L)
                                                         32.07     155.64 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_im[68] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     155.64 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_im[68] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     155.64 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U235/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.67     189.31 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_im[68] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     189.31 r
  U_BF_0/U_BF_0_0/dout_im[68] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     189.31 r
  U_BF_0/U_BF_0_1/din_im[68] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     189.31 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_im[68] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     189.31 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U631/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     200.62 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U854/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         15.42     216.04 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_im_cal[68] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     216.04 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_im[68] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     216.04 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1043/Z (SC7P5T_INVX2_CSC20L)
                                                         12.16     228.19 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2535/Z (SC7P5T_AOI22X1_CSC20L)
                                                         28.66     256.85 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2536/Z (SC7P5T_OA22IA1A2X1_CSC20L)
                                                         31.56     288.41 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_9__8_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     288.41 r
  data arrival time                                                288.41

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_9__8_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -55.76    1294.24
  data required time                                              1294.24
  --------------------------------------------------------------------------
  data required time                                              1294.24
  data arrival time                                               -288.41
  --------------------------------------------------------------------------
  slack (MET)                                                     1005.83


1
****************************************
From : din_im[61]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[61] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_9__10_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_im[61] (in)                                         0.00      70.00 r
  U_BF_0/din_im[61] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_im[61] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_im[61] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U387/Z (SC7P5T_INVX2_CSC20L)
                                                          5.42      75.42 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U765/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         14.61      90.04 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_im_cal[61] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      90.04 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_im[61] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      90.04 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2422/Z (SC7P5T_INVX2_CSC20L)
                                                         11.39     101.42 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2423/Z (SC7P5T_AOI22X1_CSC20L)
                                                         27.54     128.96 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3350/Z (SC7P5T_AO22IA1A2X1_CSC20L)
                                                         30.99     159.96 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_im[67] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     159.96 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_im[67] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     159.96 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U236/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.59     193.55 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_im[67] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     193.55 r
  U_BF_0/U_BF_0_0/dout_im[67] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     193.55 r
  U_BF_0/U_BF_0_1/din_im[67] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     193.55 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_im[67] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     193.55 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U530/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     204.86 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U862/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         15.44     220.30 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_im_cal[67] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     220.30 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_im[67] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     220.30 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1045/Z (SC7P5T_INVX2_CSC20L)
                                                         11.06     231.36 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1046/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         13.78     245.14 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1067/Z (SC7P5T_OA21X2_CSC20L)
                                                         26.41     271.55 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1069/Z (SC7P5T_OAI22X1_CSC20L)
                                                         19.15     290.69 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1070/Z (SC7P5T_OAI22X1_CSC20L)
                                                         22.22     312.91 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_9__10_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     312.91 r
  data arrival time                                                312.91

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_9__10_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -56.08    1293.92
  data required time                                              1293.92
  --------------------------------------------------------------------------
  data required time                                              1293.92
  data arrival time                                               -312.91
  --------------------------------------------------------------------------
  slack (MET)                                                      981.01


1
****************************************
From : din_im[60]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[60] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/add_im_reg_9__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 f
  din_im[60] (in)                                         0.00      70.00 f
  U_BF_0/din_im[60] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 f
  U_BF_0/U_BF_0_0/din_im[60] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_im[60] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U326/Z (SC7P5T_INVX2_CSC20L)
                                                          6.38      76.38 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U772/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         10.27      86.65 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_im_cal[60] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      86.65 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_im[60] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      86.65 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2154/Z (SC7P5T_AN2X2_A_CSC20L)
                                                         21.78     108.43 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2155/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         13.06     121.49 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2156/Z (SC7P5T_INVX2_CSC20L)
                                                          8.96     130.45 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3257/Z (SC7P5T_OAI22X1_CSC20L)
                                                         14.48     144.94 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_im[66] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     144.94 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_im[66] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     144.94 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U237/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         34.13     179.07 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_im[66] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     179.07 r
  U_BF_0/U_BF_0_0/dout_im[66] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     179.07 r
  U_BF_0/U_BF_0_1/din_im[66] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     179.07 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_im[66] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     179.07 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U480/Z (SC7P5T_INVX2_CSC20L)
                                                         10.24     189.31 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U855/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         13.30     202.61 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_im_cal[66] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     202.61 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_im[66] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     202.61 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1047/Z (SC7P5T_INVX2_CSC20L)
                                                         11.33     213.94 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2313/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         22.79     236.73 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2449/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         27.52     264.25 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2450/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         28.22     292.46 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2451/Z (SC7P5T_AO22IA1A2X1_CSC20L)
                                                         30.99     323.45 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/add_im_reg_9__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     323.45 r
  data arrival time                                                323.45

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/add_im_reg_9__9_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -54.53    1295.47
  data required time                                              1295.47
  --------------------------------------------------------------------------
  data required time                                              1295.47
  data arrival time                                               -323.45
  --------------------------------------------------------------------------
  slack (MET)                                                      972.02


1
****************************************
From : din_im[59]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[59] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_9__10_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_im[59] (in)                                         0.00      70.00 r
  U_BF_0/din_im[59] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_im[59] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_im[59] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U342/Z (SC7P5T_INVX2_CSC20L)
                                                          5.42      75.42 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U766/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         14.65      90.07 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_im_cal[59] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      90.07 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_im[59] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      90.07 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1877/Z (SC7P5T_INVX2_CSC20L)
                                                         10.72     100.79 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1879/Z (SC7P5T_OR2X2_A_CSC20L)
                                                         23.25     124.04 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1880/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         10.78     134.82 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U340/Z (SC7P5T_INVX1_CSC20L)
                                                         10.88     145.70 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3177/Z (SC7P5T_OAI22X1_CSC20L)
                                                         16.93     162.63 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_im[65] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     162.63 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_im[65] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     162.63 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U238/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         34.03     196.66 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_im[65] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     196.66 r
  U_BF_0/U_BF_0_0/dout_im[65] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     196.66 r
  U_BF_0/U_BF_0_1/din_im[65] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     196.66 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_im[65] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     196.66 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U408/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     207.97 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U861/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         17.52     225.48 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_im_cal[65] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     225.48 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_im[65] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     225.48 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1051/Z (SC7P5T_AN2X2_A_CSC20L)
                                                         27.18     252.66 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1064/Z (SC7P5T_OAI22X1_CSC20L)
                                                         18.72     271.38 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1065/Z (SC7P5T_AOI22X1_CSC20L)
                                                         30.84     302.22 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1067/Z (SC7P5T_OA21X2_CSC20L)
                                                         31.37     333.59 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1069/Z (SC7P5T_OAI22X1_CSC20L)
                                                         19.15     352.74 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1070/Z (SC7P5T_OAI22X1_CSC20L)
                                                         22.22     374.96 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_9__10_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     374.96 r
  data arrival time                                                374.96

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_9__10_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -56.08    1293.92
  data required time                                              1293.92
  --------------------------------------------------------------------------
  data required time                                              1293.92
  data arrival time                                               -374.96
  --------------------------------------------------------------------------
  slack (MET)                                                      918.96


1
****************************************
From : din_im[58]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[58] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_9__8_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_im[58] (in)                                         0.00      70.00 r
  U_BF_0/din_im[58] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_im[58] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_im[58] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U328/Z (SC7P5T_INVX2_CSC20L)
                                                          5.42      75.42 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U771/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         18.00      93.43 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_im_cal[58] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      93.43 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_im[58] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      93.43 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3176/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         23.29     116.72 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U157/Z (SC7P5T_INVX1_CSC20L)
                                                         17.17     133.90 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3256/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         20.86     154.76 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U129/Z (SC7P5T_INVX1_CSC20L)
                                                         14.28     169.04 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3347/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         22.74     191.78 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3348/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         27.71     219.49 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3349/Z (SC7P5T_AO22IA1A2X1_CSC20L)
                                                         29.82     249.31 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_im[68] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     249.31 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_im[68] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     249.31 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U235/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.67     282.98 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_im[68] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     282.98 r
  U_BF_0/U_BF_0_0/dout_im[68] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     282.98 r
  U_BF_0/U_BF_0_1/din_im[68] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     282.98 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_im[68] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     282.98 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U631/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     294.29 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U854/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         15.42     309.71 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_im_cal[68] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     309.71 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_im[68] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     309.71 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1043/Z (SC7P5T_INVX2_CSC20L)
                                                         12.16     321.87 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2535/Z (SC7P5T_AOI22X1_CSC20L)
                                                         28.66     350.52 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2536/Z (SC7P5T_OA22IA1A2X1_CSC20L)
                                                         31.56     382.08 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_9__8_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     382.08 r
  data arrival time                                                382.08

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_9__8_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -55.76    1294.24
  data required time                                              1294.24
  --------------------------------------------------------------------------
  data required time                                              1294.24
  data arrival time                                               -382.08
  --------------------------------------------------------------------------
  slack (MET)                                                      912.16


1
****************************************
From : din_im[57]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[57] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_9__10_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_im[57] (in)                                         0.00      70.00 r
  U_BF_0/din_im[57] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_im[57] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_im[57] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U304/Z (SC7P5T_INVX2_CSC20L)
                                                          5.42      75.42 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U767/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         14.65      90.07 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_im_cal[57] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      90.07 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_im[57] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      90.07 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1282/Z (SC7P5T_INVX2_CSC20L)
                                                         10.51     100.58 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1284/Z (SC7P5T_OR2X2_A_CSC20L)
                                                         23.19     123.77 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1285/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         10.84     134.61 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U337/Z (SC7P5T_INVX1_CSC20L)
                                                         10.80     145.41 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3175/Z (SC7P5T_AOI22X1_CSC20L)
                                                         14.56     159.97 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_im[63] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     159.97 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_im[63] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     159.97 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U239/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.36     193.33 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_im[63] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     193.33 r
  U_BF_0/U_BF_0_0/dout_im[63] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     193.33 r
  U_BF_0/U_BF_0_1/din_im[63] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     193.33 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_im[63] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     193.33 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U306/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     204.64 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U860/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         18.99     223.63 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_im_cal[63] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     223.63 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_im[63] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     223.63 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1056/Z (SC7P5T_AN2X2_A_CSC20L)
                                                         27.93     251.55 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1062/Z (SC7P5T_OAI22X1_CSC20L)
                                                         18.72     270.28 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1063/Z (SC7P5T_AOI22X1_CSC20L)
                                                         31.13     301.40 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1064/Z (SC7P5T_OAI22X1_CSC20L)
                                                         24.90     326.30 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1065/Z (SC7P5T_AOI22X1_CSC20L)
                                                         30.84     357.14 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1067/Z (SC7P5T_OA21X2_CSC20L)
                                                         31.37     388.51 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1069/Z (SC7P5T_OAI22X1_CSC20L)
                                                         19.15     407.66 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1070/Z (SC7P5T_OAI22X1_CSC20L)
                                                         22.22     429.87 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_9__10_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     429.87 r
  data arrival time                                                429.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_9__10_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -56.08    1293.92
  data required time                                              1293.92
  --------------------------------------------------------------------------
  data required time                                              1293.92
  data arrival time                                               -429.87
  --------------------------------------------------------------------------
  slack (MET)                                                      864.05


1
****************************************
From : din_im[56]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[56] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_9__8_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_im[56] (in)                                         0.00      70.00 r
  U_BF_0/din_im[56] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_im[56] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_im[56] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U297/Z (SC7P5T_INVX2_CSC20L)
                                                          4.58      74.58 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U770/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         17.53      92.12 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_im_cal[56] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      92.12 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_im[56] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      92.12 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3172/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         23.36     115.48 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U265/Z (SC7P5T_INVX1_CSC20L)
                                                         17.05     132.53 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3173/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         20.81     153.34 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U218/Z (SC7P5T_INVX1_CSC20L)
                                                         14.27     167.61 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3176/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         16.78     184.39 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U157/Z (SC7P5T_INVX1_CSC20L)
                                                         17.17     201.56 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3256/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         20.86     222.42 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U129/Z (SC7P5T_INVX1_CSC20L)
                                                         14.28     236.71 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3347/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         22.74     259.45 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3348/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         27.71     287.15 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3349/Z (SC7P5T_AO22IA1A2X1_CSC20L)
                                                         29.82     316.98 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_im[68] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     316.98 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_im[68] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     316.98 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U235/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.67     350.64 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_im[68] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     350.64 r
  U_BF_0/U_BF_0_0/dout_im[68] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     350.64 r
  U_BF_0/U_BF_0_1/din_im[68] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     350.64 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_im[68] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     350.64 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U631/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     361.96 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U854/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         15.42     377.37 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_im_cal[68] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     377.37 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_im[68] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     377.37 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1043/Z (SC7P5T_INVX2_CSC20L)
                                                         12.16     389.53 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2535/Z (SC7P5T_AOI22X1_CSC20L)
                                                         28.66     418.18 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2536/Z (SC7P5T_OA22IA1A2X1_CSC20L)
                                                         31.56     449.74 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_9__8_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     449.74 r
  data arrival time                                                449.74

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_9__8_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -55.76    1294.24
  data required time                                              1294.24
  --------------------------------------------------------------------------
  data required time                                              1294.24
  data arrival time                                               -449.74
  --------------------------------------------------------------------------
  slack (MET)                                                      844.50


1
****************************************
From : din_im[55]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[55] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_9__8_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_im[55] (in)                                         0.00      70.00 r
  U_BF_0/din_im[55] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_im[55] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_im[55] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U308/Z (SC7P5T_INVX2_CSC20L)
                                                          5.42      75.42 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U769/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         17.39      92.82 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_im_cal[55] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      92.82 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_im[55] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      92.82 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3069/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         23.20     116.02 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U364/Z (SC7P5T_INVX1_CSC20L)
                                                         14.58     130.60 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3172/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         16.91     147.51 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U265/Z (SC7P5T_INVX1_CSC20L)
                                                         17.05     164.56 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3173/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         20.81     185.37 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U218/Z (SC7P5T_INVX1_CSC20L)
                                                         14.27     199.64 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3176/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         16.78     216.42 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U157/Z (SC7P5T_INVX1_CSC20L)
                                                         17.17     233.59 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3256/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         20.86     254.45 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U129/Z (SC7P5T_INVX1_CSC20L)
                                                         14.28     268.74 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3347/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         22.74     291.47 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3348/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         27.71     319.18 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3349/Z (SC7P5T_AO22IA1A2X1_CSC20L)
                                                         29.82     349.00 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_im[68] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     349.00 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_im[68] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     349.00 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U235/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.67     382.67 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_im[68] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     382.67 r
  U_BF_0/U_BF_0_0/dout_im[68] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     382.67 r
  U_BF_0/U_BF_0_1/din_im[68] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     382.67 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_im[68] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     382.67 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U631/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     393.99 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U854/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         15.42     409.40 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_im_cal[68] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     409.40 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_im[68] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     409.40 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1043/Z (SC7P5T_INVX2_CSC20L)
                                                         12.16     421.56 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2535/Z (SC7P5T_AOI22X1_CSC20L)
                                                         28.66     450.21 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2536/Z (SC7P5T_OA22IA1A2X1_CSC20L)
                                                         31.56     481.77 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_9__8_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     481.77 r
  data arrival time                                                481.77

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_9__8_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -55.76    1294.24
  data required time                                              1294.24
  --------------------------------------------------------------------------
  data required time                                              1294.24
  data arrival time                                               -481.77
  --------------------------------------------------------------------------
  slack (MET)                                                      812.47


1
****************************************
From : din_im[54]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[54] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_9__8_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_im[54] (in)                                         0.00      70.00 r
  U_BF_0/din_im[54] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_im[54] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_im[54] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U331/Z (SC7P5T_INVX2_CSC20L)
                                                          5.42      75.42 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U768/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         13.28      88.70 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_im_cal[54] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      88.70 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_im[54] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      88.70 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3027/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         16.65     105.36 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U504/Z (SC7P5T_INVX1_CSC20L)
                                                         13.01     118.37 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3069/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         16.52     134.90 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U364/Z (SC7P5T_INVX1_CSC20L)
                                                         14.58     149.48 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3172/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         16.91     166.39 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U265/Z (SC7P5T_INVX1_CSC20L)
                                                         17.05     183.44 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3173/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         20.81     204.25 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U218/Z (SC7P5T_INVX1_CSC20L)
                                                         14.27     218.52 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3176/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         16.78     235.29 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U157/Z (SC7P5T_INVX1_CSC20L)
                                                         17.17     252.47 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3256/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         20.86     273.33 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U129/Z (SC7P5T_INVX1_CSC20L)
                                                         14.28     287.61 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3347/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         22.74     310.35 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3348/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         27.71     338.06 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3349/Z (SC7P5T_AO22IA1A2X1_CSC20L)
                                                         29.82     367.88 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_im[68] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     367.88 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_im[68] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     367.88 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U235/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.67     401.55 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_im[68] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     401.55 r
  U_BF_0/U_BF_0_0/dout_im[68] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     401.55 r
  U_BF_0/U_BF_0_1/din_im[68] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     401.55 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_im[68] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     401.55 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U631/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     412.86 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U854/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         15.42     428.28 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_im_cal[68] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     428.28 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_im[68] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     428.28 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1043/Z (SC7P5T_INVX2_CSC20L)
                                                         12.16     440.44 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2535/Z (SC7P5T_AOI22X1_CSC20L)
                                                         28.66     469.09 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2536/Z (SC7P5T_OA22IA1A2X1_CSC20L)
                                                         31.56     500.65 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_9__8_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     500.65 r
  data arrival time                                                500.65

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_9__8_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -55.76    1294.24
  data required time                                              1294.24
  --------------------------------------------------------------------------
  data required time                                              1294.24
  data arrival time                                               -500.65
  --------------------------------------------------------------------------
  slack (MET)                                                      793.59


1
****************************************
From : din_im[53]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[53] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_10__8_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_im[53] (in)                                         0.00      70.00 r
  U_BF_0/din_im[53] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_im[53] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_im[53] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U373/Z (SC7P5T_INVX2_CSC20L)
                                                          5.42      75.42 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U773/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         14.52      89.94 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_im_cal[53] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      89.94 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_im[53] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      89.94 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2691/Z (SC7P5T_INVX2_CSC20L)
                                                         11.99     101.93 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2693/Z (SC7P5T_AOI22X1_CSC20L)
                                                         24.06     125.99 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3353/Z (SC7P5T_AO22IA1A2X1_CSC20L)
                                                         32.07     158.06 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_im[58] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     158.06 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_im[58] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     158.06 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U244/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.68     191.73 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_im[58] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     191.73 r
  U_BF_0/U_BF_0_0/dout_im[58] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     191.73 r
  U_BF_0/U_BF_0_1/din_im[58] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     191.73 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_im[58] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     191.73 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U639/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     203.05 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U863/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         15.42     218.47 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_im_cal[58] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     218.47 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_im[58] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     218.47 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1105/Z (SC7P5T_INVX2_CSC20L)
                                                         12.16     230.62 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2533/Z (SC7P5T_AOI22X1_CSC20L)
                                                         28.66     259.28 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2534/Z (SC7P5T_OA22IA1A2X1_CSC20L)
                                                         31.56     290.83 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_10__8_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     290.83 r
  data arrival time                                                290.83

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_10__8_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -55.76    1294.24
  data required time                                              1294.24
  --------------------------------------------------------------------------
  data required time                                              1294.24
  data arrival time                                               -290.83
  --------------------------------------------------------------------------
  slack (MET)                                                     1003.41


1
****************************************
From : din_im[52]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[52] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_10__10_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_im[52] (in)                                         0.00      70.00 r
  U_BF_0/din_im[52] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_im[52] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_im[52] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U401/Z (SC7P5T_INVX2_CSC20L)
                                                          5.42      75.42 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U774/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         14.61      90.04 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_im_cal[52] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      90.04 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_im[52] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      90.04 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2459/Z (SC7P5T_INVX2_CSC20L)
                                                         12.45     102.49 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2460/Z (SC7P5T_AOI22X1_CSC20L)
                                                         27.91     130.40 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U527/Z (SC7P5T_AO22IA1A2X1_CSC20L)
                                                         30.99     161.39 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_im[57] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     161.39 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_im[57] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     161.39 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U245/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.59     194.98 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_im[57] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     194.98 r
  U_BF_0/U_BF_0_0/dout_im[57] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     194.98 r
  U_BF_0/U_BF_0_1/din_im[57] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     194.98 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_im[57] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     194.98 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U524/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     206.30 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U871/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         15.44     221.73 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_im_cal[57] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     221.73 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_im[57] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     221.73 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1107/Z (SC7P5T_INVX2_CSC20L)
                                                         11.06     232.79 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1108/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         13.78     246.58 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1129/Z (SC7P5T_OA21X2_CSC20L)
                                                         26.41     272.98 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1131/Z (SC7P5T_OAI22X1_CSC20L)
                                                         19.15     292.13 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1132/Z (SC7P5T_OAI22X1_CSC20L)
                                                         22.22     314.34 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_10__10_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     314.34 r
  data arrival time                                                314.34

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_10__10_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -56.08    1293.92
  data required time                                              1293.92
  --------------------------------------------------------------------------
  data required time                                              1293.92
  data arrival time                                               -314.34
  --------------------------------------------------------------------------
  slack (MET)                                                      979.58


1
****************************************
From : din_im[51]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[51] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/add_im_reg_10__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 f
  din_im[51] (in)                                         0.00      70.00 f
  U_BF_0/din_im[51] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 f
  U_BF_0/U_BF_0_0/din_im[51] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_im[51] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U395/Z (SC7P5T_INVX2_CSC20L)
                                                          6.38      76.38 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U781/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         10.98      87.35 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_im_cal[51] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      87.35 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_im[51] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      87.35 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2141/Z (SC7P5T_AN2X2_A_CSC20L)
                                                         21.40     108.76 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2142/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         13.05     121.81 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2143/Z (SC7P5T_INVX2_CSC20L)
                                                          8.86     130.67 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3259/Z (SC7P5T_OAI22X1_CSC20L)
                                                         14.45     145.12 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_im[56] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     145.12 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_im[56] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     145.12 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U246/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         34.14     179.26 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_im[56] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     179.26 r
  U_BF_0/U_BF_0_0/dout_im[56] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     179.26 r
  U_BF_0/U_BF_0_1/din_im[56] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     179.26 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_im[56] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     179.26 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U478/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     190.57 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U864/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         13.72     204.29 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_im_cal[56] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     204.29 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_im[56] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     204.29 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1109/Z (SC7P5T_INVX2_CSC20L)
                                                         11.33     215.62 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2311/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         22.79     238.42 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2440/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         27.52     265.94 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2441/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         28.22     294.15 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2442/Z (SC7P5T_AO22IA1A2X1_CSC20L)
                                                         30.99     325.14 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/add_im_reg_10__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     325.14 r
  data arrival time                                                325.14

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/add_im_reg_10__9_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -54.53    1295.47
  data required time                                              1295.47
  --------------------------------------------------------------------------
  data required time                                              1295.47
  data arrival time                                               -325.14
  --------------------------------------------------------------------------
  slack (MET)                                                      970.33


1
****************************************
From : din_im[50]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[50] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_10__10_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_im[50] (in)                                         0.00      70.00 r
  U_BF_0/din_im[50] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_im[50] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_im[50] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U409/Z (SC7P5T_INVX2_CSC20L)
                                                          4.58      74.58 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U775/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         14.13      88.71 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_im_cal[50] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      88.71 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_im[50] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      88.71 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1827/Z (SC7P5T_INVX2_CSC20L)
                                                         11.48     100.19 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1829/Z (SC7P5T_OR2X2_A_CSC20L)
                                                         23.49     123.67 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1830/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         10.78     134.45 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U346/Z (SC7P5T_INVX1_CSC20L)
                                                         10.88     145.33 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3183/Z (SC7P5T_OAI22X1_CSC20L)
                                                         16.93     162.27 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_im[55] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     162.27 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_im[55] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     162.27 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U247/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         34.03     196.29 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_im[55] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     196.29 r
  U_BF_0/U_BF_0_0/dout_im[55] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     196.29 r
  U_BF_0/U_BF_0_1/din_im[55] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     196.29 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_im[55] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     196.29 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U410/Z (SC7P5T_INVX2_CSC20L)
                                                         10.24     206.53 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U870/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         18.56     225.09 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_im_cal[55] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     225.09 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_im[55] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     225.09 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1113/Z (SC7P5T_AN2X2_A_CSC20L)
                                                         27.93     253.02 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1126/Z (SC7P5T_OAI22X1_CSC20L)
                                                         18.72     271.74 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1127/Z (SC7P5T_AOI22X1_CSC20L)
                                                         30.84     302.58 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1129/Z (SC7P5T_OA21X2_CSC20L)
                                                         31.37     333.95 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1131/Z (SC7P5T_OAI22X1_CSC20L)
                                                         19.15     353.10 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1132/Z (SC7P5T_OAI22X1_CSC20L)
                                                         22.22     375.31 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_10__10_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     375.31 r
  data arrival time                                                375.31

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_10__10_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -56.08    1293.92
  data required time                                              1293.92
  --------------------------------------------------------------------------
  data required time                                              1293.92
  data arrival time                                               -375.31
  --------------------------------------------------------------------------
  slack (MET)                                                      918.61


1
****************************************
From : din_im[49]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[49] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_10__8_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_im[49] (in)                                         0.00      70.00 r
  U_BF_0/din_im[49] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_im[49] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_im[49] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U389/Z (SC7P5T_INVX2_CSC20L)
                                                          5.42      75.42 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U780/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         16.54      91.96 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_im_cal[49] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      91.96 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_im[49] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      91.96 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3182/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         23.65     115.61 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U154/Z (SC7P5T_INVX1_CSC20L)
                                                         17.20     132.81 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3258/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         20.87     153.68 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U123/Z (SC7P5T_INVX1_CSC20L)
                                                         14.34     168.02 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3351/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         22.75     190.77 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3352/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         27.71     218.49 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3353/Z (SC7P5T_AO22IA1A2X1_CSC20L)
                                                         29.82     248.31 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_im[58] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     248.31 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_im[58] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     248.31 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U244/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.68     281.99 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_im[58] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     281.99 r
  U_BF_0/U_BF_0_0/dout_im[58] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     281.99 r
  U_BF_0/U_BF_0_1/din_im[58] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     281.99 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_im[58] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     281.99 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U639/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     293.30 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U863/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         15.42     308.72 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_im_cal[58] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     308.72 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_im[58] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     308.72 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1105/Z (SC7P5T_INVX2_CSC20L)
                                                         12.16     320.87 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2533/Z (SC7P5T_AOI22X1_CSC20L)
                                                         28.66     349.53 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2534/Z (SC7P5T_OA22IA1A2X1_CSC20L)
                                                         31.56     381.09 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_10__8_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     381.09 r
  data arrival time                                                381.09

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_10__8_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -55.76    1294.24
  data required time                                              1294.24
  --------------------------------------------------------------------------
  data required time                                              1294.24
  data arrival time                                               -381.09
  --------------------------------------------------------------------------
  slack (MET)                                                      913.16


1
****************************************
From : din_im[48]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[48] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_10__10_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_im[48] (in)                                         0.00      70.00 r
  U_BF_0/din_im[48] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_im[48] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_im[48] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U386/Z (SC7P5T_INVX2_CSC20L)
                                                          4.58      74.58 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U776/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         14.13      88.71 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_im_cal[48] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      88.71 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_im[48] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      88.71 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1321/Z (SC7P5T_INVX2_CSC20L)
                                                         11.48     100.19 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1323/Z (SC7P5T_OR2X2_A_CSC20L)
                                                         23.49     123.67 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1324/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         10.84     134.52 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U344/Z (SC7P5T_INVX1_CSC20L)
                                                         10.80     145.31 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3181/Z (SC7P5T_AOI22X1_CSC20L)
                                                         14.56     159.87 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_im[53] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     159.87 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_im[53] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     159.87 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U249/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.36     193.24 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_im[53] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     193.24 r
  U_BF_0/U_BF_0_0/dout_im[53] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     193.24 r
  U_BF_0/U_BF_0_1/din_im[53] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     193.24 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_im[53] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     193.24 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U304/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     204.55 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U869/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         18.99     223.54 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_im_cal[53] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     223.54 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_im[53] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     223.54 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1118/Z (SC7P5T_AN2X2_A_CSC20L)
                                                         27.93     251.46 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1124/Z (SC7P5T_OAI22X1_CSC20L)
                                                         18.72     270.19 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1125/Z (SC7P5T_AOI22X1_CSC20L)
                                                         31.13     301.31 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1126/Z (SC7P5T_OAI22X1_CSC20L)
                                                         24.90     326.21 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1127/Z (SC7P5T_AOI22X1_CSC20L)
                                                         30.84     357.05 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1129/Z (SC7P5T_OA21X2_CSC20L)
                                                         31.37     388.42 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1131/Z (SC7P5T_OAI22X1_CSC20L)
                                                         19.15     407.57 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1132/Z (SC7P5T_OAI22X1_CSC20L)
                                                         22.22     429.78 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_10__10_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     429.78 r
  data arrival time                                                429.78

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_10__10_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -56.08    1293.92
  data required time                                              1293.92
  --------------------------------------------------------------------------
  data required time                                              1293.92
  data arrival time                                               -429.78
  --------------------------------------------------------------------------
  slack (MET)                                                      864.14


1
****************************************
From : din_im[47]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[47] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_10__8_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_im[47] (in)                                         0.00      70.00 r
  U_BF_0/din_im[47] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_im[47] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_im[47] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U357/Z (SC7P5T_INVX2_CSC20L)
                                                          5.42      75.42 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U779/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         18.06      93.48 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_im_cal[47] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      93.48 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_im[47] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      93.48 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3178/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         24.45     117.93 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U283/Z (SC7P5T_INVX1_CSC20L)
                                                         17.14     135.07 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3179/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         20.82     155.90 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U212/Z (SC7P5T_INVX1_CSC20L)
                                                         14.34     170.24 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3182/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         16.80     187.04 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U154/Z (SC7P5T_INVX1_CSC20L)
                                                         17.20     204.24 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3258/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         20.87     225.10 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U123/Z (SC7P5T_INVX1_CSC20L)
                                                         14.34     239.45 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3351/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         22.75     262.20 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3352/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         27.71     289.92 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3353/Z (SC7P5T_AO22IA1A2X1_CSC20L)
                                                         29.82     319.74 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_im[58] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     319.74 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_im[58] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     319.74 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U244/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.68     353.42 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_im[58] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     353.42 r
  U_BF_0/U_BF_0_0/dout_im[58] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     353.42 r
  U_BF_0/U_BF_0_1/din_im[58] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     353.42 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_im[58] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     353.42 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U639/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     364.73 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U863/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         15.42     380.15 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_im_cal[58] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     380.15 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_im[58] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     380.15 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1105/Z (SC7P5T_INVX2_CSC20L)
                                                         12.16     392.30 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2533/Z (SC7P5T_AOI22X1_CSC20L)
                                                         28.66     420.96 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2534/Z (SC7P5T_OA22IA1A2X1_CSC20L)
                                                         31.56     452.51 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_10__8_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     452.51 r
  data arrival time                                                452.51

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_10__8_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -55.76    1294.24
  data required time                                              1294.24
  --------------------------------------------------------------------------
  data required time                                              1294.24
  data arrival time                                               -452.51
  --------------------------------------------------------------------------
  slack (MET)                                                      841.73


1
****************************************
From : din_im[46]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[46] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_10__8_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_im[46] (in)                                         0.00      70.00 r
  U_BF_0/din_im[46] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_im[46] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_im[46] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U380/Z (SC7P5T_INVX2_CSC20L)
                                                          5.42      75.42 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U778/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         17.39      92.82 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_im_cal[46] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      92.82 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_im[46] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      92.82 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3071/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         24.12     116.93 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U308/Z (SC7P5T_INVX1_CSC20L)
                                                         14.65     131.58 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3178/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         16.93     148.51 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U283/Z (SC7P5T_INVX1_CSC20L)
                                                         17.14     165.65 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3179/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         20.82     186.47 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U212/Z (SC7P5T_INVX1_CSC20L)
                                                         14.34     200.81 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3182/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         16.80     217.61 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U154/Z (SC7P5T_INVX1_CSC20L)
                                                         17.20     234.81 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3258/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         20.87     255.68 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U123/Z (SC7P5T_INVX1_CSC20L)
                                                         14.34     270.02 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3351/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         22.75     292.78 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3352/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         27.71     320.49 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3353/Z (SC7P5T_AO22IA1A2X1_CSC20L)
                                                         29.82     350.31 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_im[58] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     350.31 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_im[58] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     350.31 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U244/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.68     383.99 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_im[58] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     383.99 r
  U_BF_0/U_BF_0_0/dout_im[58] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     383.99 r
  U_BF_0/U_BF_0_1/din_im[58] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     383.99 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_im[58] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     383.99 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U639/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     395.30 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U863/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         15.42     410.72 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_im_cal[58] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     410.72 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_im[58] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     410.72 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1105/Z (SC7P5T_INVX2_CSC20L)
                                                         12.16     422.87 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2533/Z (SC7P5T_AOI22X1_CSC20L)
                                                         28.66     451.53 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2534/Z (SC7P5T_OA22IA1A2X1_CSC20L)
                                                         31.56     483.09 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_10__8_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     483.09 r
  data arrival time                                                483.09

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_10__8_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -55.76    1294.24
  data required time                                              1294.24
  --------------------------------------------------------------------------
  data required time                                              1294.24
  data arrival time                                               -483.09
  --------------------------------------------------------------------------
  slack (MET)                                                      811.16


1
****************************************
From : din_im[45]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[45] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_10__8_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_im[45] (in)                                         0.00      70.00 r
  U_BF_0/din_im[45] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_im[45] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_im[45] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U379/Z (SC7P5T_INVX2_CSC20L)
                                                          4.58      74.58 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U777/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         12.76      87.34 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_im_cal[45] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      87.34 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_im[45] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      87.34 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3029/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         17.47     104.81 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U503/Z (SC7P5T_INVX1_CSC20L)
                                                         13.11     117.93 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3071/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         16.55     134.48 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U308/Z (SC7P5T_INVX1_CSC20L)
                                                         14.65     149.12 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3178/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         16.93     166.05 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U283/Z (SC7P5T_INVX1_CSC20L)
                                                         17.14     183.19 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3179/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         20.82     204.01 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U212/Z (SC7P5T_INVX1_CSC20L)
                                                         14.34     218.36 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3182/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         16.80     235.15 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U154/Z (SC7P5T_INVX1_CSC20L)
                                                         17.20     252.36 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3258/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         20.87     273.22 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U123/Z (SC7P5T_INVX1_CSC20L)
                                                         14.34     287.57 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3351/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         22.75     310.32 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3352/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         27.71     338.03 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3353/Z (SC7P5T_AO22IA1A2X1_CSC20L)
                                                         29.82     367.86 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_im[58] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     367.86 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_im[58] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     367.86 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U244/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.68     401.53 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_im[58] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     401.53 r
  U_BF_0/U_BF_0_0/dout_im[58] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     401.53 r
  U_BF_0/U_BF_0_1/din_im[58] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     401.53 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_im[58] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     401.53 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U639/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     412.85 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U863/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         15.42     428.26 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_im_cal[58] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     428.26 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_im[58] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     428.26 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1105/Z (SC7P5T_INVX2_CSC20L)
                                                         12.16     440.42 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2533/Z (SC7P5T_AOI22X1_CSC20L)
                                                         28.66     469.07 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2534/Z (SC7P5T_OA22IA1A2X1_CSC20L)
                                                         31.56     500.63 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_10__8_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     500.63 r
  data arrival time                                                500.63

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_10__8_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -55.76    1294.24
  data required time                                              1294.24
  --------------------------------------------------------------------------
  data required time                                              1294.24
  data arrival time                                               -500.63
  --------------------------------------------------------------------------
  slack (MET)                                                      793.61


1
****************************************
From : din_im[44]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[44] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_11__8_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_im[44] (in)                                         0.00      70.00 r
  U_BF_0/din_im[44] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_im[44] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_im[44] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U375/Z (SC7P5T_INVX2_CSC20L)
                                                          5.42      75.42 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U791/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         14.52      89.94 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_im_cal[44] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      89.94 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_im[44] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      89.94 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2679/Z (SC7P5T_INVX2_CSC20L)
                                                         11.99     101.93 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2681/Z (SC7P5T_AOI22X1_CSC20L)
                                                         24.06     125.99 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3359/Z (SC7P5T_AO22IA1A2X1_CSC20L)
                                                         32.07     158.06 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_im[48] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     158.06 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_im[48] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     158.06 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U253/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.68     191.73 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_im[48] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     191.73 r
  U_BF_0/U_BF_0_0/dout_im[48] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     191.73 r
  U_BF_0/U_BF_0_1/din_im[48] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     191.73 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_im[48] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     191.73 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U633/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     203.05 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U881/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         15.42     218.47 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_im_cal[48] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     218.47 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_im[48] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     218.47 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1012/Z (SC7P5T_INVX2_CSC20L)
                                                         12.49     230.96 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2527/Z (SC7P5T_AOI22X1_CSC20L)
                                                         28.77     259.73 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2528/Z (SC7P5T_OA22IA1A2X1_CSC20L)
                                                         31.56     291.29 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_11__8_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     291.29 r
  data arrival time                                                291.29

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_11__8_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -55.76    1294.24
  data required time                                              1294.24
  --------------------------------------------------------------------------
  data required time                                              1294.24
  data arrival time                                               -291.29
  --------------------------------------------------------------------------
  slack (MET)                                                     1002.95


1
****************************************
From : din_im[43]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[43] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_11__10_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_im[43] (in)                                         0.00      70.00 r
  U_BF_0/din_im[43] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_im[43] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_im[43] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U369/Z (SC7P5T_INVX2_CSC20L)
                                                          5.42      75.42 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U792/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         14.61      90.04 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_im_cal[43] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      90.04 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_im[43] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      90.04 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2409/Z (SC7P5T_INVX2_CSC20L)
                                                         12.45     102.49 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2410/Z (SC7P5T_AOI22X1_CSC20L)
                                                         27.91     130.40 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3360/Z (SC7P5T_AO22IA1A2X1_CSC20L)
                                                         30.99     161.39 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_im[47] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     161.39 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_im[47] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     161.39 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U254/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.59     194.98 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_im[47] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     194.98 r
  U_BF_0/U_BF_0_0/dout_im[47] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     194.98 r
  U_BF_0/U_BF_0_1/din_im[47] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     194.98 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_im[47] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     194.98 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U528/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     206.30 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U889/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         15.44     221.73 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_im_cal[47] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     221.73 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_im[47] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     221.73 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1014/Z (SC7P5T_INVX2_CSC20L)
                                                         11.36     233.10 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1015/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         13.89     246.98 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1036/Z (SC7P5T_OA21X2_CSC20L)
                                                         26.41     273.39 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1038/Z (SC7P5T_OAI22X1_CSC20L)
                                                         19.15     292.53 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1039/Z (SC7P5T_OAI22X1_CSC20L)
                                                         22.22     314.75 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_11__10_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     314.75 r
  data arrival time                                                314.75

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_11__10_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -56.08    1293.92
  data required time                                              1293.92
  --------------------------------------------------------------------------
  data required time                                              1293.92
  data arrival time                                               -314.75
  --------------------------------------------------------------------------
  slack (MET)                                                      979.17


1
****************************************
From : din_im[42]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[42] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/add_im_reg_11__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 f
  din_im[42] (in)                                         0.00      70.00 f
  U_BF_0/din_im[42] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 f
  U_BF_0/U_BF_0_0/din_im[42] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_im[42] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U364/Z (SC7P5T_INVX2_CSC20L)
                                                          6.38      76.38 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U799/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         10.98      87.35 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_im_cal[42] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      87.35 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_im[42] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      87.35 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2167/Z (SC7P5T_AN2X2_A_CSC20L)
                                                         21.40     108.76 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2168/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         13.05     121.81 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2169/Z (SC7P5T_INVX2_CSC20L)
                                                          8.86     130.67 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3263/Z (SC7P5T_OAI22X1_CSC20L)
                                                         14.45     145.12 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_im[46] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     145.12 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_im[46] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     145.12 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U255/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         34.14     179.26 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_im[46] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     179.26 r
  U_BF_0/U_BF_0_0/dout_im[46] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     179.26 r
  U_BF_0/U_BF_0_1/din_im[46] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     179.26 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_im[46] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     179.26 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U471/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     190.57 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U882/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         13.72     204.29 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_im_cal[46] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     204.29 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_im[46] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     204.29 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1016/Z (SC7P5T_INVX2_CSC20L)
                                                         11.64     215.94 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2308/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         22.90     238.84 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2446/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         27.52     266.36 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2447/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         28.22     294.57 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2448/Z (SC7P5T_AO22IA1A2X1_CSC20L)
                                                         30.99     325.56 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/add_im_reg_11__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     325.56 r
  data arrival time                                                325.56

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/add_im_reg_11__9_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -54.52    1295.48
  data required time                                              1295.48
  --------------------------------------------------------------------------
  data required time                                              1295.48
  data arrival time                                               -325.56
  --------------------------------------------------------------------------
  slack (MET)                                                      969.91


1
****************************************
From : din_im[41]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[41] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_11__10_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_im[41] (in)                                         0.00      70.00 r
  U_BF_0/din_im[41] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_im[41] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_im[41] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U363/Z (SC7P5T_INVX2_CSC20L)
                                                          4.58      74.58 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U793/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         14.13      88.71 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_im_cal[41] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      88.71 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_im[41] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      88.71 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1853/Z (SC7P5T_INVX2_CSC20L)
                                                         11.48     100.19 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1855/Z (SC7P5T_OR2X2_A_CSC20L)
                                                         23.49     123.67 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1856/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         10.78     134.45 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U336/Z (SC7P5T_INVX1_CSC20L)
                                                         10.88     145.33 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3195/Z (SC7P5T_OAI22X1_CSC20L)
                                                         16.93     162.27 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_im[45] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     162.27 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_im[45] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     162.27 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U256/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         34.03     196.29 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_im[45] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     196.29 r
  U_BF_0/U_BF_0_0/dout_im[45] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     196.29 r
  U_BF_0/U_BF_0_1/din_im[45] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     196.29 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_im[45] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     196.29 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U415/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     207.61 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U888/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         17.52     225.12 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_im_cal[45] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     225.12 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_im[45] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     225.12 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1020/Z (SC7P5T_AN2X2_A_CSC20L)
                                                         27.57     252.69 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1033/Z (SC7P5T_OAI22X1_CSC20L)
                                                         18.72     271.41 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1034/Z (SC7P5T_AOI22X1_CSC20L)
                                                         30.84     302.25 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1036/Z (SC7P5T_OA21X2_CSC20L)
                                                         31.37     333.62 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1038/Z (SC7P5T_OAI22X1_CSC20L)
                                                         19.15     352.77 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1039/Z (SC7P5T_OAI22X1_CSC20L)
                                                         22.22     374.98 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_11__10_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     374.98 r
  data arrival time                                                374.98

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_11__10_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -56.08    1293.92
  data required time                                              1293.92
  --------------------------------------------------------------------------
  data required time                                              1293.92
  data arrival time                                               -374.98
  --------------------------------------------------------------------------
  slack (MET)                                                      918.94


1
****************************************
From : din_im[40]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[40] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_11__8_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_im[40] (in)                                         0.00      70.00 r
  U_BF_0/din_im[40] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_im[40] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_im[40] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U359/Z (SC7P5T_INVX2_CSC20L)
                                                          5.42      75.42 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U798/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         18.00      93.43 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_im_cal[40] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      93.43 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_im[40] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      93.43 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3194/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         24.38     117.81 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U166/Z (SC7P5T_INVX1_CSC20L)
                                                         17.26     135.07 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3262/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         20.88     155.95 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U128/Z (SC7P5T_INVX1_CSC20L)
                                                         14.34     170.29 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3357/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         22.75     193.05 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3358/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         27.71     220.76 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3359/Z (SC7P5T_AO22IA1A2X1_CSC20L)
                                                         29.82     250.58 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_im[48] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     250.58 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_im[48] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     250.58 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U253/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.68     284.26 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_im[48] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     284.26 r
  U_BF_0/U_BF_0_0/dout_im[48] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     284.26 r
  U_BF_0/U_BF_0_1/din_im[48] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     284.26 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_im[48] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     284.26 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U633/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     295.57 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U881/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         15.42     310.99 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_im_cal[48] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     310.99 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_im[48] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     310.99 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1012/Z (SC7P5T_INVX2_CSC20L)
                                                         12.49     323.48 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2527/Z (SC7P5T_AOI22X1_CSC20L)
                                                         28.77     352.26 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2528/Z (SC7P5T_OA22IA1A2X1_CSC20L)
                                                         31.56     383.81 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_11__8_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     383.81 r
  data arrival time                                                383.81

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_11__8_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -55.76    1294.24
  data required time                                              1294.24
  --------------------------------------------------------------------------
  data required time                                              1294.24
  data arrival time                                               -383.81
  --------------------------------------------------------------------------
  slack (MET)                                                      910.43


1
****************************************
From : din_im[39]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[39] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_11__10_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_im[39] (in)                                         0.00      70.00 r
  U_BF_0/din_im[39] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_im[39] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_im[39] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U355/Z (SC7P5T_INVX2_CSC20L)
                                                          5.42      75.42 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U794/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         14.65      90.07 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_im_cal[39] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      90.07 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_im[39] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      90.07 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1295/Z (SC7P5T_INVX2_CSC20L)
                                                         11.48     101.55 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1297/Z (SC7P5T_OR2X2_A_CSC20L)
                                                         23.49     125.04 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1298/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         10.84     135.88 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U334/Z (SC7P5T_INVX1_CSC20L)
                                                         10.80     146.68 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3193/Z (SC7P5T_AOI22X1_CSC20L)
                                                         14.56     161.24 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_im[43] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     161.24 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_im[43] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     161.24 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U258/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.36     194.60 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_im[43] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     194.60 r
  U_BF_0/U_BF_0_0/dout_im[43] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     194.60 r
  U_BF_0/U_BF_0_1/din_im[43] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     194.60 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_im[43] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     194.60 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U302/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     205.91 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U887/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         18.99     224.90 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_im_cal[43] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     224.90 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_im[43] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     224.90 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1025/Z (SC7P5T_AN2X2_A_CSC20L)
                                                         28.31     253.21 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1031/Z (SC7P5T_OAI22X1_CSC20L)
                                                         18.73     271.94 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1032/Z (SC7P5T_AOI22X1_CSC20L)
                                                         31.13     303.06 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1033/Z (SC7P5T_OAI22X1_CSC20L)
                                                         24.90     327.96 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1034/Z (SC7P5T_AOI22X1_CSC20L)
                                                         30.84     358.80 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1036/Z (SC7P5T_OA21X2_CSC20L)
                                                         31.37     390.17 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1038/Z (SC7P5T_OAI22X1_CSC20L)
                                                         19.15     409.32 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1039/Z (SC7P5T_OAI22X1_CSC20L)
                                                         22.22     431.53 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_11__10_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     431.53 r
  data arrival time                                                431.53

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_11__10_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -56.08    1293.92
  data required time                                              1293.92
  --------------------------------------------------------------------------
  data required time                                              1293.92
  data arrival time                                               -431.53
  --------------------------------------------------------------------------
  slack (MET)                                                      862.39


1
****************************************
From : din_im[38]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[38] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_11__8_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_im[38] (in)                                         0.00      70.00 r
  U_BF_0/din_im[38] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_im[38] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_im[38] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U352/Z (SC7P5T_INVX2_CSC20L)
                                                          5.42      75.42 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U797/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         16.59      92.01 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_im_cal[38] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      92.01 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_im[38] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      92.01 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3190/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         23.72     115.73 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U264/Z (SC7P5T_INVX1_CSC20L)
                                                         17.08     132.81 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3191/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         20.81     153.62 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U221/Z (SC7P5T_INVX1_CSC20L)
                                                         14.34     167.97 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3194/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         16.80     184.76 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U166/Z (SC7P5T_INVX1_CSC20L)
                                                         17.26     202.03 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3262/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         20.88     222.90 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U128/Z (SC7P5T_INVX1_CSC20L)
                                                         14.34     237.25 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3357/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         22.75     260.00 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3358/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         27.71     287.71 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3359/Z (SC7P5T_AO22IA1A2X1_CSC20L)
                                                         29.82     317.54 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_im[48] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     317.54 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_im[48] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     317.54 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U253/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.68     351.21 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_im[48] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     351.21 r
  U_BF_0/U_BF_0_0/dout_im[48] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     351.21 r
  U_BF_0/U_BF_0_1/din_im[48] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     351.21 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_im[48] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     351.21 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U633/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     362.53 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U881/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         15.42     377.94 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_im_cal[48] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     377.94 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_im[48] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     377.94 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1012/Z (SC7P5T_INVX2_CSC20L)
                                                         12.49     390.44 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2527/Z (SC7P5T_AOI22X1_CSC20L)
                                                         28.77     419.21 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2528/Z (SC7P5T_OA22IA1A2X1_CSC20L)
                                                         31.56     450.77 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_11__8_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     450.77 r
  data arrival time                                                450.77

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_11__8_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -55.76    1294.24
  data required time                                              1294.24
  --------------------------------------------------------------------------
  data required time                                              1294.24
  data arrival time                                               -450.77
  --------------------------------------------------------------------------
  slack (MET)                                                      843.48


1
****************************************
From : din_im[37]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[37] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_11__8_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_im[37] (in)                                         0.00      70.00 r
  U_BF_0/din_im[37] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_im[37] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_im[37] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U350/Z (SC7P5T_INVX2_CSC20L)
                                                          5.42      75.42 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U796/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         17.39      92.82 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_im_cal[37] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      92.82 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_im[37] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      92.82 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3075/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         24.12     116.93 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U366/Z (SC7P5T_INVX1_CSC20L)
                                                         14.65     131.58 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3190/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         16.93     148.51 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U264/Z (SC7P5T_INVX1_CSC20L)
                                                         17.08     165.59 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3191/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         20.81     186.40 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U221/Z (SC7P5T_INVX1_CSC20L)
                                                         14.34     200.74 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3194/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         16.80     217.54 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U166/Z (SC7P5T_INVX1_CSC20L)
                                                         17.26     234.80 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3262/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         20.88     255.68 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U128/Z (SC7P5T_INVX1_CSC20L)
                                                         14.34     270.02 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3357/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         22.75     292.78 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3358/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         27.71     320.49 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3359/Z (SC7P5T_AO22IA1A2X1_CSC20L)
                                                         29.82     350.31 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_im[48] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     350.31 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_im[48] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     350.31 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U253/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.68     383.99 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_im[48] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     383.99 r
  U_BF_0/U_BF_0_0/dout_im[48] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     383.99 r
  U_BF_0/U_BF_0_1/din_im[48] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     383.99 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_im[48] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     383.99 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U633/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     395.30 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U881/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         15.42     410.72 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_im_cal[48] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     410.72 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_im[48] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     410.72 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1012/Z (SC7P5T_INVX2_CSC20L)
                                                         12.49     423.21 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2527/Z (SC7P5T_AOI22X1_CSC20L)
                                                         28.77     451.99 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2528/Z (SC7P5T_OA22IA1A2X1_CSC20L)
                                                         31.56     483.54 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_11__8_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     483.54 r
  data arrival time                                                483.54

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_11__8_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -55.76    1294.24
  data required time                                              1294.24
  --------------------------------------------------------------------------
  data required time                                              1294.24
  data arrival time                                               -483.54
  --------------------------------------------------------------------------
  slack (MET)                                                      810.70


1
****************************************
From : din_im[36]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[36] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_11__8_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_im[36] (in)                                         0.00      70.00 r
  U_BF_0/din_im[36] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_im[36] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_im[36] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U348/Z (SC7P5T_INVX2_CSC20L)
                                                          5.42      75.42 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U795/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         13.28      88.70 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_im_cal[36] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      88.70 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_im[36] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      88.70 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3033/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         17.47     106.17 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U502/Z (SC7P5T_INVX1_CSC20L)
                                                         13.11     119.29 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3075/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         16.55     135.84 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U366/Z (SC7P5T_INVX1_CSC20L)
                                                         14.65     150.48 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3190/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         16.93     167.41 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U264/Z (SC7P5T_INVX1_CSC20L)
                                                         17.08     184.49 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3191/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         20.81     205.30 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U221/Z (SC7P5T_INVX1_CSC20L)
                                                         14.34     219.65 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3194/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         16.80     236.44 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U166/Z (SC7P5T_INVX1_CSC20L)
                                                         17.26     253.71 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3262/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         20.88     274.58 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U128/Z (SC7P5T_INVX1_CSC20L)
                                                         14.34     288.93 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3357/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         22.75     311.68 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3358/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         27.71     339.39 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3359/Z (SC7P5T_AO22IA1A2X1_CSC20L)
                                                         29.82     369.22 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_im[48] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     369.22 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_im[48] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     369.22 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U253/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.68     402.89 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_im[48] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     402.89 r
  U_BF_0/U_BF_0_0/dout_im[48] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     402.89 r
  U_BF_0/U_BF_0_1/din_im[48] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     402.89 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_im[48] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     402.89 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U633/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     414.21 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U881/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         15.42     429.62 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_im_cal[48] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     429.62 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_im[48] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     429.62 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1012/Z (SC7P5T_INVX2_CSC20L)
                                                         12.49     442.12 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2527/Z (SC7P5T_AOI22X1_CSC20L)
                                                         28.77     470.89 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2528/Z (SC7P5T_OA22IA1A2X1_CSC20L)
                                                         31.56     502.45 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_11__8_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     502.45 r
  data arrival time                                                502.45

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_11__8_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -55.76    1294.24
  data required time                                              1294.24
  --------------------------------------------------------------------------
  data required time                                              1294.24
  data arrival time                                               -502.45
  --------------------------------------------------------------------------
  slack (MET)                                                      791.80


1
****************************************
From : din_im[35]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[35] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_12__8_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_im[35] (in)                                         0.00      70.00 r
  U_BF_0/din_im[35] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_im[35] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_im[35] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U346/Z (SC7P5T_INVX2_CSC20L)
                                                          5.42      75.42 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U782/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         14.52      89.94 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_im_cal[35] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      89.94 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_im[35] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      89.94 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2727/Z (SC7P5T_INVX2_CSC20L)
                                                         11.99     101.93 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2729/Z (SC7P5T_AOI22X1_CSC20L)
                                                         24.06     125.99 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3356/Z (SC7P5T_AO22IA1A2X1_CSC20L)
                                                         32.07     158.06 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_im[38] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     158.06 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_im[38] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     158.06 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U263/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.68     191.73 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_im[38] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     191.73 r
  U_BF_0/U_BF_0_0/dout_im[38] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     191.73 r
  U_BF_0/U_BF_0_1/din_im[38] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     191.73 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_im[38] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     191.73 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U629/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     203.05 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U872/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         15.42     218.47 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_im_cal[38] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     218.47 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_im[38] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     218.47 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U981/Z (SC7P5T_INVX2_CSC20L)
                                                         12.49     230.96 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2537/Z (SC7P5T_AOI22X1_CSC20L)
                                                         28.77     259.73 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2538/Z (SC7P5T_OA22IA1A2X1_CSC20L)
                                                         31.56     291.29 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_12__8_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     291.29 r
  data arrival time                                                291.29

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_12__8_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -55.76    1294.24
  data required time                                              1294.24
  --------------------------------------------------------------------------
  data required time                                              1294.24
  data arrival time                                               -291.29
  --------------------------------------------------------------------------
  slack (MET)                                                     1002.95


1
****************************************
From : din_im[34]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[34] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_12__10_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_im[34] (in)                                         0.00      70.00 r
  U_BF_0/din_im[34] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_im[34] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_im[34] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U344/Z (SC7P5T_INVX2_CSC20L)
                                                          5.42      75.42 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U783/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         14.61      90.04 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_im_cal[34] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      90.04 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_im[34] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      90.04 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2434/Z (SC7P5T_INVX2_CSC20L)
                                                         12.45     102.49 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2435/Z (SC7P5T_AOI22X1_CSC20L)
                                                         27.91     130.40 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U526/Z (SC7P5T_AO22IA1A2X1_CSC20L)
                                                         30.99     161.39 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_im[37] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     161.39 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_im[37] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     161.39 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U264/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.59     194.98 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_im[37] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     194.98 r
  U_BF_0/U_BF_0_0/dout_im[37] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     194.98 r
  U_BF_0/U_BF_0_1/din_im[37] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     194.98 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_im[37] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     194.98 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U526/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     206.30 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U880/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         15.44     221.73 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_im_cal[37] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     221.73 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_im[37] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     221.73 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U983/Z (SC7P5T_INVX2_CSC20L)
                                                         11.36     233.10 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U984/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         13.89     246.98 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1005/Z (SC7P5T_OA21X2_CSC20L)
                                                         26.41     273.39 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1007/Z (SC7P5T_OAI22X1_CSC20L)
                                                         19.15     292.53 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1008/Z (SC7P5T_OAI22X1_CSC20L)
                                                         22.22     314.75 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_12__10_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     314.75 r
  data arrival time                                                314.75

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_12__10_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -56.08    1293.92
  data required time                                              1293.92
  --------------------------------------------------------------------------
  data required time                                              1293.92
  data arrival time                                               -314.75
  --------------------------------------------------------------------------
  slack (MET)                                                      979.17


1
****************************************
From : din_im[33]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[33] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/add_im_reg_12__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 f
  din_im[33] (in)                                         0.00      70.00 f
  U_BF_0/din_im[33] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 f
  U_BF_0/U_BF_0_0/din_im[33] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_im[33] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U330/Z (SC7P5T_INVX2_CSC20L)
                                                          5.43      75.43 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U790/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         10.31      85.74 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_im_cal[33] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      85.74 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_im[33] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      85.74 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2113/Z (SC7P5T_AN2X2_A_CSC20L)
                                                         21.40     107.14 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2114/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         13.05     120.20 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2115/Z (SC7P5T_INVX2_CSC20L)
                                                          8.86     129.06 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3261/Z (SC7P5T_OAI22X1_CSC20L)
                                                         14.45     143.51 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_im[36] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     143.51 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_im[36] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     143.51 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U265/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         34.14     177.65 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_im[36] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     177.65 r
  U_BF_0/U_BF_0_0/dout_im[36] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     177.65 r
  U_BF_0/U_BF_0_1/din_im[36] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     177.65 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_im[36] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     177.65 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U477/Z (SC7P5T_INVX2_CSC20L)
                                                         10.24     187.88 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U873/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         13.30     201.19 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_im_cal[36] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     201.19 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_im[36] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     201.19 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U985/Z (SC7P5T_INVX2_CSC20L)
                                                         11.64     212.83 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2310/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         22.90     235.73 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2434/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         27.52     263.25 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2435/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         28.22     291.46 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2436/Z (SC7P5T_AO22IA1A2X1_CSC20L)
                                                         30.99     322.46 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/add_im_reg_12__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     322.46 r
  data arrival time                                                322.46

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/add_im_reg_12__9_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -54.53    1295.47
  data required time                                              1295.47
  --------------------------------------------------------------------------
  data required time                                              1295.47
  data arrival time                                               -322.46
  --------------------------------------------------------------------------
  slack (MET)                                                      973.01


1
****************************************
From : din_im[32]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[32] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_12__10_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_im[32] (in)                                         0.00      70.00 r
  U_BF_0/din_im[32] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_im[32] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_im[32] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U319/Z (SC7P5T_INVX2_CSC20L)
                                                          5.42      75.42 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U784/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         14.65      90.07 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_im_cal[32] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      90.07 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_im[32] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      90.07 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1890/Z (SC7P5T_INVX2_CSC20L)
                                                         11.48     101.55 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1892/Z (SC7P5T_OR2X2_A_CSC20L)
                                                         23.49     125.04 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1893/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         10.78     135.82 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U330/Z (SC7P5T_INVX1_CSC20L)
                                                         10.88     146.70 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3189/Z (SC7P5T_OAI22X1_CSC20L)
                                                         16.93     163.63 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_im[35] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     163.63 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_im[35] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     163.63 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U266/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         34.03     197.66 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_im[35] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     197.66 r
  U_BF_0/U_BF_0_0/dout_im[35] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     197.66 r
  U_BF_0/U_BF_0_1/din_im[35] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     197.66 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_im[35] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     197.66 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U413/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     208.97 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U879/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         18.99     227.96 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_im_cal[35] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     227.96 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_im[35] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     227.96 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U989/Z (SC7P5T_AN2X2_A_CSC20L)
                                                         28.31     256.27 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1002/Z (SC7P5T_OAI22X1_CSC20L)
                                                         18.73     274.99 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1003/Z (SC7P5T_AOI22X1_CSC20L)
                                                         30.84     305.84 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1005/Z (SC7P5T_OA21X2_CSC20L)
                                                         31.37     337.21 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1007/Z (SC7P5T_OAI22X1_CSC20L)
                                                         19.15     356.35 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1008/Z (SC7P5T_OAI22X1_CSC20L)
                                                         22.22     378.57 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_12__10_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     378.57 r
  data arrival time                                                378.57

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_12__10_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -56.08    1293.92
  data required time                                              1293.92
  --------------------------------------------------------------------------
  data required time                                              1293.92
  data arrival time                                               -378.57
  --------------------------------------------------------------------------
  slack (MET)                                                      915.35


1
****************************************
From : din_im[31]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[31] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_12__8_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_im[31] (in)                                         0.00      70.00 r
  U_BF_0/din_im[31] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_im[31] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_im[31] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U313/Z (SC7P5T_INVX2_CSC20L)
                                                          5.42      75.42 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U789/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         18.00      93.43 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_im_cal[31] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      93.43 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_im[31] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      93.43 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3188/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         24.38     117.81 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U165/Z (SC7P5T_INVX1_CSC20L)
                                                         17.26     135.07 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3260/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         20.88     155.95 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U127/Z (SC7P5T_INVX1_CSC20L)
                                                         14.34     170.29 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3354/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         22.75     193.05 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3355/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         27.71     220.76 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3356/Z (SC7P5T_AO22IA1A2X1_CSC20L)
                                                         29.82     250.58 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_im[38] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     250.58 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_im[38] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     250.58 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U263/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.68     284.26 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_im[38] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     284.26 r
  U_BF_0/U_BF_0_0/dout_im[38] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     284.26 r
  U_BF_0/U_BF_0_1/din_im[38] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     284.26 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_im[38] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     284.26 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U629/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     295.57 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U872/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         15.42     310.99 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_im_cal[38] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     310.99 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_im[38] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     310.99 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U981/Z (SC7P5T_INVX2_CSC20L)
                                                         12.49     323.48 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2537/Z (SC7P5T_AOI22X1_CSC20L)
                                                         28.77     352.26 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2538/Z (SC7P5T_OA22IA1A2X1_CSC20L)
                                                         31.56     383.81 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_12__8_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     383.81 r
  data arrival time                                                383.81

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_12__8_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -55.76    1294.24
  data required time                                              1294.24
  --------------------------------------------------------------------------
  data required time                                              1294.24
  data arrival time                                               -383.81
  --------------------------------------------------------------------------
  slack (MET)                                                      910.43


1
****************************************
From : din_im[30]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[30] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_12__10_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_im[30] (in)                                         0.00      70.00 r
  U_BF_0/din_im[30] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_im[30] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_im[30] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U298/Z (SC7P5T_INVX2_CSC20L)
                                                          5.42      75.42 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U785/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         14.65      90.07 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_im_cal[30] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      90.07 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_im[30] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      90.07 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1269/Z (SC7P5T_INVX2_CSC20L)
                                                         11.48     101.55 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1271/Z (SC7P5T_OR2X2_A_CSC20L)
                                                         23.49     125.04 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1272/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         10.84     135.88 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U329/Z (SC7P5T_INVX1_CSC20L)
                                                         10.80     146.68 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3187/Z (SC7P5T_AOI22X1_CSC20L)
                                                         14.56     161.24 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_im[33] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     161.24 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_im[33] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     161.24 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U267/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.36     194.60 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_im[33] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     194.60 r
  U_BF_0/U_BF_0_0/dout_im[33] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     194.60 r
  U_BF_0/U_BF_0_1/din_im[33] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     194.60 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_im[33] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     194.60 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U300/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     205.91 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U878/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         18.99     224.90 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_im_cal[33] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     224.90 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_im[33] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     224.90 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U994/Z (SC7P5T_AN2X2_A_CSC20L)
                                                         28.31     253.21 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1000/Z (SC7P5T_OAI22X1_CSC20L)
                                                         18.73     271.94 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1001/Z (SC7P5T_AOI22X1_CSC20L)
                                                         31.13     303.06 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1002/Z (SC7P5T_OAI22X1_CSC20L)
                                                         24.90     327.96 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1003/Z (SC7P5T_AOI22X1_CSC20L)
                                                         30.84     358.80 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1005/Z (SC7P5T_OA21X2_CSC20L)
                                                         31.37     390.17 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1007/Z (SC7P5T_OAI22X1_CSC20L)
                                                         19.15     409.32 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1008/Z (SC7P5T_OAI22X1_CSC20L)
                                                         22.22     431.53 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_12__10_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     431.53 r
  data arrival time                                                431.53

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_12__10_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -56.08    1293.92
  data required time                                              1293.92
  --------------------------------------------------------------------------
  data required time                                              1293.92
  data arrival time                                               -431.53
  --------------------------------------------------------------------------
  slack (MET)                                                      862.39


1
****************************************
From : din_im[29]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[29] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_12__8_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_im[29] (in)                                         0.00      70.00 r
  U_BF_0/din_im[29] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_im[29] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_im[29] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U284/Z (SC7P5T_INVX2_CSC20L)
                                                          5.42      75.42 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U788/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         18.06      93.48 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_im_cal[29] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      93.48 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_im[29] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      93.48 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3184/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         24.45     117.93 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U261/Z (SC7P5T_INVX1_CSC20L)
                                                         17.14     135.07 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3185/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         20.82     155.90 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U215/Z (SC7P5T_INVX1_CSC20L)
                                                         14.34     170.24 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3188/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         16.80     187.04 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U165/Z (SC7P5T_INVX1_CSC20L)
                                                         17.26     204.30 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3260/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         20.88     225.17 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U127/Z (SC7P5T_INVX1_CSC20L)
                                                         14.34     239.52 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3354/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         22.75     262.27 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3355/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         27.71     289.99 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3356/Z (SC7P5T_AO22IA1A2X1_CSC20L)
                                                         29.82     319.81 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_im[38] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     319.81 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_im[38] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     319.81 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U263/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.68     353.49 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_im[38] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     353.49 r
  U_BF_0/U_BF_0_0/dout_im[38] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     353.49 r
  U_BF_0/U_BF_0_1/din_im[38] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     353.49 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_im[38] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     353.49 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U629/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     364.80 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U872/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         15.42     380.22 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_im_cal[38] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     380.22 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_im[38] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     380.22 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U981/Z (SC7P5T_INVX2_CSC20L)
                                                         12.49     392.71 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2537/Z (SC7P5T_AOI22X1_CSC20L)
                                                         28.77     421.48 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2538/Z (SC7P5T_OA22IA1A2X1_CSC20L)
                                                         31.56     453.04 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_12__8_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     453.04 r
  data arrival time                                                453.04

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_12__8_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -55.76    1294.24
  data required time                                              1294.24
  --------------------------------------------------------------------------
  data required time                                              1294.24
  data arrival time                                               -453.04
  --------------------------------------------------------------------------
  slack (MET)                                                      841.20


1
****************************************
From : din_im[28]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[28] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_12__8_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_im[28] (in)                                         0.00      70.00 r
  U_BF_0/din_im[28] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_im[28] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_im[28] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U266/Z (SC7P5T_INVX2_CSC20L)
                                                          4.58      74.58 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U787/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         16.87      91.45 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_im_cal[28] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      91.45 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_im[28] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      91.45 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3073/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         24.12     115.57 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U365/Z (SC7P5T_INVX1_CSC20L)
                                                         14.65     130.21 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3184/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         16.93     147.14 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U261/Z (SC7P5T_INVX1_CSC20L)
                                                         17.14     164.28 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3185/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         20.82     185.10 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U215/Z (SC7P5T_INVX1_CSC20L)
                                                         14.34     199.45 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3188/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         16.80     216.24 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U165/Z (SC7P5T_INVX1_CSC20L)
                                                         17.26     233.51 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3260/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         20.88     254.38 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U127/Z (SC7P5T_INVX1_CSC20L)
                                                         14.34     268.73 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3354/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         22.75     291.48 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3355/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         27.71     319.19 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3356/Z (SC7P5T_AO22IA1A2X1_CSC20L)
                                                         29.82     349.02 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_im[38] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     349.02 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_im[38] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     349.02 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U263/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.68     382.69 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_im[38] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     382.69 r
  U_BF_0/U_BF_0_0/dout_im[38] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     382.69 r
  U_BF_0/U_BF_0_1/din_im[38] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     382.69 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_im[38] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     382.69 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U629/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     394.01 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U872/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         15.42     409.42 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_im_cal[38] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     409.42 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_im[38] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     409.42 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U981/Z (SC7P5T_INVX2_CSC20L)
                                                         12.49     421.92 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2537/Z (SC7P5T_AOI22X1_CSC20L)
                                                         28.77     450.69 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2538/Z (SC7P5T_OA22IA1A2X1_CSC20L)
                                                         31.56     482.25 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_12__8_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     482.25 r
  data arrival time                                                482.25

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_12__8_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -55.76    1294.24
  data required time                                              1294.24
  --------------------------------------------------------------------------
  data required time                                              1294.24
  data arrival time                                               -482.25
  --------------------------------------------------------------------------
  slack (MET)                                                      812.00


1
****************************************
From : din_im[27]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[27] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_12__8_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_im[27] (in)                                         0.00      70.00 r
  U_BF_0/din_im[27] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_im[27] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_im[27] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U264/Z (SC7P5T_INVX2_CSC20L)
                                                          5.42      75.42 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U786/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         13.28      88.70 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_im_cal[27] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      88.70 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_im[27] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      88.70 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3031/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         17.47     106.17 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U501/Z (SC7P5T_INVX1_CSC20L)
                                                         13.11     119.29 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3073/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         16.55     135.84 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U365/Z (SC7P5T_INVX1_CSC20L)
                                                         14.65     150.48 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3184/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         16.93     167.41 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U261/Z (SC7P5T_INVX1_CSC20L)
                                                         17.14     184.55 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3185/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         20.82     205.37 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U215/Z (SC7P5T_INVX1_CSC20L)
                                                         14.34     219.72 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3188/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         16.80     236.51 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U165/Z (SC7P5T_INVX1_CSC20L)
                                                         17.26     253.78 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3260/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         20.88     274.65 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U127/Z (SC7P5T_INVX1_CSC20L)
                                                         14.34     289.00 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3354/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         22.75     311.75 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3355/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         27.71     339.46 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3356/Z (SC7P5T_AO22IA1A2X1_CSC20L)
                                                         29.82     369.29 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_im[38] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     369.29 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_im[38] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     369.29 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U263/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.68     402.96 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_im[38] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     402.96 r
  U_BF_0/U_BF_0_0/dout_im[38] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     402.96 r
  U_BF_0/U_BF_0_1/din_im[38] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     402.96 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_im[38] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     402.96 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U629/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     414.28 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U872/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         15.42     429.69 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_im_cal[38] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     429.69 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_im[38] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     429.69 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U981/Z (SC7P5T_INVX2_CSC20L)
                                                         12.49     442.19 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2537/Z (SC7P5T_AOI22X1_CSC20L)
                                                         28.77     470.96 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2538/Z (SC7P5T_OA22IA1A2X1_CSC20L)
                                                         31.56     502.52 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_12__8_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     502.52 r
  data arrival time                                                502.52

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_12__8_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -55.76    1294.24
  data required time                                              1294.24
  --------------------------------------------------------------------------
  data required time                                              1294.24
  data arrival time                                               -502.52
  --------------------------------------------------------------------------
  slack (MET)                                                      791.73


1
****************************************
From : din_im[26]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[26] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_13__8_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_im[26] (in)                                         0.00      70.00 r
  U_BF_0/din_im[26] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_im[26] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_im[26] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U256/Z (SC7P5T_INVX2_CSC20L)
                                                          4.58      74.58 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U755/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         13.99      88.58 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_im_cal[26] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      88.58 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_im[26] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      88.58 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2656/Z (SC7P5T_INVX2_CSC20L)
                                                         11.99     100.57 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2658/Z (SC7P5T_AOI22X1_CSC20L)
                                                         24.06     124.63 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3346/Z (SC7P5T_AO22IA1A2X1_CSC20L)
                                                         32.07     156.70 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_im[28] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     156.70 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_im[28] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     156.70 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U272/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.68     190.37 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_im[28] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     190.37 r
  U_BF_0/U_BF_0_0/dout_im[28] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     190.37 r
  U_BF_0/U_BF_0_1/din_im[28] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     190.37 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_im[28] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     190.37 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U635/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     201.69 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U845/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         15.42     217.10 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_im_cal[28] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     217.10 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_im[28] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     217.10 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U950/Z (SC7P5T_INVX2_CSC20L)
                                                         12.47     229.57 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2531/Z (SC7P5T_AOI22X1_CSC20L)
                                                         28.76     258.34 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2532/Z (SC7P5T_OA22IA1A2X1_CSC20L)
                                                         31.56     289.89 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_13__8_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     289.89 r
  data arrival time                                                289.89

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_13__8_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -55.76    1294.24
  data required time                                              1294.24
  --------------------------------------------------------------------------
  data required time                                              1294.24
  data arrival time                                               -289.89
  --------------------------------------------------------------------------
  slack (MET)                                                     1004.35


1
****************************************
From : din_im[25]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[25] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_13__10_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_im[25] (in)                                         0.00      70.00 r
  U_BF_0/din_im[25] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_im[25] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_im[25] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U254/Z (SC7P5T_INVX2_CSC20L)
                                                          5.42      75.42 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U756/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         14.61      90.04 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_im_cal[25] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      90.04 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_im[25] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      90.04 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2446/Z (SC7P5T_INVX2_CSC20L)
                                                         12.45     102.49 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2447/Z (SC7P5T_AOI22X1_CSC20L)
                                                         27.91     130.40 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U525/Z (SC7P5T_AO22IA1A2X1_CSC20L)
                                                         30.99     161.39 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_im[27] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     161.39 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_im[27] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     161.39 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U273/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.59     194.98 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_im[27] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     194.98 r
  U_BF_0/U_BF_0_0/dout_im[27] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     194.98 r
  U_BF_0/U_BF_0_1/din_im[27] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     194.98 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_im[27] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     194.98 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U534/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     206.30 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U853/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         15.44     221.73 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_im_cal[27] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     221.73 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_im[27] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     221.73 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U952/Z (SC7P5T_INVX2_CSC20L)
                                                         11.34     233.07 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U953/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         13.88     246.95 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U974/Z (SC7P5T_OA21X2_CSC20L)
                                                         26.41     273.36 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U976/Z (SC7P5T_OAI22X1_CSC20L)
                                                         19.15     292.50 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U977/Z (SC7P5T_OAI22X1_CSC20L)
                                                         22.22     314.72 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_13__10_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     314.72 r
  data arrival time                                                314.72

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_13__10_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -56.08    1293.92
  data required time                                              1293.92
  --------------------------------------------------------------------------
  data required time                                              1293.92
  data arrival time                                               -314.72
  --------------------------------------------------------------------------
  slack (MET)                                                      979.20


1
****************************************
From : din_im[24]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[24] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/add_im_reg_13__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 f
  din_im[24] (in)                                         0.00      70.00 f
  U_BF_0/din_im[24] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 f
  U_BF_0/U_BF_0_0/din_im[24] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_im[24] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U245/Z (SC7P5T_INVX2_CSC20L)
                                                          6.38      76.38 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U763/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         10.98      87.35 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_im_cal[24] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      87.35 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_im[24] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      87.35 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2127/Z (SC7P5T_AN2X2_A_CSC20L)
                                                         21.40     108.76 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2128/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         13.05     121.81 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2129/Z (SC7P5T_INVX2_CSC20L)
                                                          8.86     130.67 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3255/Z (SC7P5T_OAI22X1_CSC20L)
                                                         14.45     145.12 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_im[26] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     145.12 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_im[26] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     145.12 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U274/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         34.14     179.26 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_im[26] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     179.26 r
  U_BF_0/U_BF_0_0/dout_im[26] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     179.26 r
  U_BF_0/U_BF_0_1/din_im[26] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     179.26 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_im[26] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     179.26 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U473/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     190.57 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U846/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         13.72     204.29 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_im_cal[26] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     204.29 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_im[26] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     204.29 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U954/Z (SC7P5T_INVX2_CSC20L)
                                                         11.62     215.92 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2317/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         22.89     238.81 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2437/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         27.52     266.33 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2438/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         28.22     294.54 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2439/Z (SC7P5T_AO22IA1A2X1_CSC20L)
                                                         30.99     325.53 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/add_im_reg_13__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     325.53 r
  data arrival time                                                325.53

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/add_im_reg_13__9_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -54.53    1295.47
  data required time                                              1295.47
  --------------------------------------------------------------------------
  data required time                                              1295.47
  data arrival time                                               -325.53
  --------------------------------------------------------------------------
  slack (MET)                                                      969.93


1
****************************************
From : din_im[23]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[23] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_13__10_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_im[23] (in)                                         0.00      70.00 r
  U_BF_0/din_im[23] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_im[23] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_im[23] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U233/Z (SC7P5T_INVX2_CSC20L)
                                                          5.42      75.42 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U757/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         14.65      90.07 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_im_cal[23] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      90.07 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_im[23] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      90.07 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1865/Z (SC7P5T_INVX2_CSC20L)
                                                         11.48     101.55 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1867/Z (SC7P5T_OR2X2_A_CSC20L)
                                                         23.49     125.04 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1868/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         10.78     135.82 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U341/Z (SC7P5T_INVX1_CSC20L)
                                                         10.88     146.70 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3171/Z (SC7P5T_OAI22X1_CSC20L)
                                                         16.93     163.63 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_im[25] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     163.63 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_im[25] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     163.63 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U275/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         34.03     197.66 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_im[25] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     197.66 r
  U_BF_0/U_BF_0_0/dout_im[25] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     197.66 r
  U_BF_0/U_BF_0_1/din_im[25] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     197.66 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_im[25] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     197.66 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U407/Z (SC7P5T_INVX2_CSC20L)
                                                         10.24     207.89 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U852/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         18.56     226.46 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_im_cal[25] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     226.46 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_im[25] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     226.46 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U958/Z (SC7P5T_AN2X2_A_CSC20L)
                                                         28.28     254.74 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U971/Z (SC7P5T_OAI22X1_CSC20L)
                                                         18.73     273.46 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U972/Z (SC7P5T_AOI22X1_CSC20L)
                                                         30.84     304.31 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U974/Z (SC7P5T_OA21X2_CSC20L)
                                                         31.37     335.67 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U976/Z (SC7P5T_OAI22X1_CSC20L)
                                                         19.15     354.82 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U977/Z (SC7P5T_OAI22X1_CSC20L)
                                                         22.22     377.04 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_13__10_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     377.04 r
  data arrival time                                                377.04

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_13__10_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -56.08    1293.92
  data required time                                              1293.92
  --------------------------------------------------------------------------
  data required time                                              1293.92
  data arrival time                                               -377.04
  --------------------------------------------------------------------------
  slack (MET)                                                      916.88


1
****************************************
From : din_im[22]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[22] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_13__8_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_im[22] (in)                                         0.00      70.00 r
  U_BF_0/din_im[22] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_im[22] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_im[22] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U230/Z (SC7P5T_INVX2_CSC20L)
                                                          5.42      75.42 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U762/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         18.00      93.43 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_im_cal[22] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      93.43 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_im[22] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      93.43 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3170/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         24.38     117.81 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U167/Z (SC7P5T_INVX1_CSC20L)
                                                         17.26     135.07 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3254/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         20.88     155.95 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U126/Z (SC7P5T_INVX1_CSC20L)
                                                         14.34     170.29 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3344/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         22.75     193.05 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3345/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         27.71     220.76 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3346/Z (SC7P5T_AO22IA1A2X1_CSC20L)
                                                         29.82     250.58 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_im[28] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     250.58 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_im[28] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     250.58 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U272/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.68     284.26 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_im[28] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     284.26 r
  U_BF_0/U_BF_0_0/dout_im[28] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     284.26 r
  U_BF_0/U_BF_0_1/din_im[28] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     284.26 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_im[28] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     284.26 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U635/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     295.57 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U845/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         15.42     310.99 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_im_cal[28] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     310.99 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_im[28] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     310.99 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U950/Z (SC7P5T_INVX2_CSC20L)
                                                         12.47     323.46 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2531/Z (SC7P5T_AOI22X1_CSC20L)
                                                         28.76     352.22 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2532/Z (SC7P5T_OA22IA1A2X1_CSC20L)
                                                         31.56     383.78 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_13__8_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     383.78 r
  data arrival time                                                383.78

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_13__8_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -55.76    1294.24
  data required time                                              1294.24
  --------------------------------------------------------------------------
  data required time                                              1294.24
  data arrival time                                               -383.78
  --------------------------------------------------------------------------
  slack (MET)                                                      910.46


1
****************************************
From : din_im[21]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[21] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_13__10_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_im[21] (in)                                         0.00      70.00 r
  U_BF_0/din_im[21] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_im[21] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_im[21] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U237/Z (SC7P5T_INVX2_CSC20L)
                                                          5.42      75.42 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U758/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         14.65      90.07 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_im_cal[21] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      90.07 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_im[21] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      90.07 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1256/Z (SC7P5T_INVX2_CSC20L)
                                                         11.48     101.55 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1258/Z (SC7P5T_OR2X2_A_CSC20L)
                                                         23.49     125.04 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1259/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         10.84     135.88 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U343/Z (SC7P5T_INVX1_CSC20L)
                                                         10.80     146.68 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3169/Z (SC7P5T_AOI22X1_CSC20L)
                                                         14.56     161.24 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_im[23] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     161.24 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_im[23] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     161.24 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U277/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.36     194.60 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_im[23] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     194.60 r
  U_BF_0/U_BF_0_0/dout_im[23] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     194.60 r
  U_BF_0/U_BF_0_1/din_im[23] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     194.60 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_im[23] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     194.60 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U296/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     205.91 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U851/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         18.99     224.90 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_im_cal[23] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     224.90 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_im[23] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     224.90 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U963/Z (SC7P5T_AN2X2_A_CSC20L)
                                                         28.28     253.18 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U969/Z (SC7P5T_OAI22X1_CSC20L)
                                                         18.73     271.91 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U970/Z (SC7P5T_AOI22X1_CSC20L)
                                                         31.13     303.03 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U971/Z (SC7P5T_OAI22X1_CSC20L)
                                                         24.90     327.93 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U972/Z (SC7P5T_AOI22X1_CSC20L)
                                                         30.84     358.77 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U974/Z (SC7P5T_OA21X2_CSC20L)
                                                         31.37     390.14 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U976/Z (SC7P5T_OAI22X1_CSC20L)
                                                         19.15     409.29 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U977/Z (SC7P5T_OAI22X1_CSC20L)
                                                         22.22     431.50 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_13__10_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     431.50 r
  data arrival time                                                431.50

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_13__10_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -56.08    1293.92
  data required time                                              1293.92
  --------------------------------------------------------------------------
  data required time                                              1293.92
  data arrival time                                               -431.50
  --------------------------------------------------------------------------
  slack (MET)                                                      862.42


1
****************************************
From : din_im[20]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[20] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_13__8_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_im[20] (in)                                         0.00      70.00 r
  U_BF_0/din_im[20] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_im[20] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_im[20] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U235/Z (SC7P5T_INVX2_CSC20L)
                                                          5.42      75.42 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U761/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         18.06      93.48 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_im_cal[20] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      93.48 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_im[20] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      93.48 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3166/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         24.45     117.93 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U262/Z (SC7P5T_INVX1_CSC20L)
                                                         17.14     135.07 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3167/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         20.82     155.90 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U205/Z (SC7P5T_INVX1_CSC20L)
                                                         14.34     170.24 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3170/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         16.80     187.04 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U167/Z (SC7P5T_INVX1_CSC20L)
                                                         17.26     204.30 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3254/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         20.88     225.17 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U126/Z (SC7P5T_INVX1_CSC20L)
                                                         14.34     239.52 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3344/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         22.75     262.27 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3345/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         27.71     289.99 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3346/Z (SC7P5T_AO22IA1A2X1_CSC20L)
                                                         29.82     319.81 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_im[28] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     319.81 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_im[28] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     319.81 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U272/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.68     353.49 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_im[28] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     353.49 r
  U_BF_0/U_BF_0_0/dout_im[28] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     353.49 r
  U_BF_0/U_BF_0_1/din_im[28] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     353.49 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_im[28] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     353.49 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U635/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     364.80 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U845/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         15.42     380.22 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_im_cal[28] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     380.22 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_im[28] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     380.22 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U950/Z (SC7P5T_INVX2_CSC20L)
                                                         12.47     392.69 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2531/Z (SC7P5T_AOI22X1_CSC20L)
                                                         28.76     421.45 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2532/Z (SC7P5T_OA22IA1A2X1_CSC20L)
                                                         31.56     453.00 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_13__8_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     453.00 r
  data arrival time                                                453.00

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_13__8_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -55.76    1294.24
  data required time                                              1294.24
  --------------------------------------------------------------------------
  data required time                                              1294.24
  data arrival time                                               -453.00
  --------------------------------------------------------------------------
  slack (MET)                                                      841.24


1
****************************************
From : din_im[19]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[19] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_13__8_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_im[19] (in)                                         0.00      70.00 r
  U_BF_0/din_im[19] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_im[19] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_im[19] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U226/Z (SC7P5T_INVX2_CSC20L)
                                                          5.42      75.42 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U760/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         17.39      92.82 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_im_cal[19] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      92.82 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_im[19] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      92.82 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3067/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         24.12     116.93 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U363/Z (SC7P5T_INVX1_CSC20L)
                                                         14.65     131.58 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3166/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         16.93     148.51 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U262/Z (SC7P5T_INVX1_CSC20L)
                                                         17.14     165.65 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3167/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         20.82     186.47 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U205/Z (SC7P5T_INVX1_CSC20L)
                                                         14.34     200.81 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3170/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         16.80     217.61 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U167/Z (SC7P5T_INVX1_CSC20L)
                                                         17.26     234.87 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3254/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         20.88     255.75 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U126/Z (SC7P5T_INVX1_CSC20L)
                                                         14.34     270.09 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3344/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         22.75     292.85 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3345/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         27.71     320.56 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3346/Z (SC7P5T_AO22IA1A2X1_CSC20L)
                                                         29.82     350.38 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_im[28] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     350.38 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_im[28] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     350.38 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U272/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.68     384.06 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_im[28] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     384.06 r
  U_BF_0/U_BF_0_0/dout_im[28] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     384.06 r
  U_BF_0/U_BF_0_1/din_im[28] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     384.06 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_im[28] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     384.06 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U635/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     395.37 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U845/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         15.42     410.79 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_im_cal[28] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     410.79 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_im[28] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     410.79 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U950/Z (SC7P5T_INVX2_CSC20L)
                                                         12.47     423.26 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2531/Z (SC7P5T_AOI22X1_CSC20L)
                                                         28.76     452.02 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2532/Z (SC7P5T_OA22IA1A2X1_CSC20L)
                                                         31.56     483.58 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_13__8_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     483.58 r
  data arrival time                                                483.58

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_13__8_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -55.76    1294.24
  data required time                                              1294.24
  --------------------------------------------------------------------------
  data required time                                              1294.24
  data arrival time                                               -483.58
  --------------------------------------------------------------------------
  slack (MET)                                                      810.66


1
****************************************
From : din_im[18]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[18] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_13__8_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_im[18] (in)                                         0.00      70.00 r
  U_BF_0/din_im[18] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_im[18] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_im[18] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U239/Z (SC7P5T_INVX2_CSC20L)
                                                          4.58      74.58 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U759/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         12.76      87.34 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_im_cal[18] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      87.34 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_im[18] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      87.34 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3025/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         17.47     104.81 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U417/Z (SC7P5T_INVX1_CSC20L)
                                                         13.11     117.93 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3067/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         16.55     134.48 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U363/Z (SC7P5T_INVX1_CSC20L)
                                                         14.65     149.12 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3166/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         16.93     166.05 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U262/Z (SC7P5T_INVX1_CSC20L)
                                                         17.14     183.19 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3167/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         20.82     204.01 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U205/Z (SC7P5T_INVX1_CSC20L)
                                                         14.34     218.36 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3170/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         16.80     235.15 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U167/Z (SC7P5T_INVX1_CSC20L)
                                                         17.26     252.42 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3254/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         20.88     273.29 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U126/Z (SC7P5T_INVX1_CSC20L)
                                                         14.34     287.64 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3344/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         22.75     310.39 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3345/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         27.71     338.10 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3346/Z (SC7P5T_AO22IA1A2X1_CSC20L)
                                                         29.82     367.93 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_im[28] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     367.93 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_im[28] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     367.93 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U272/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.68     401.60 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_im[28] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     401.60 r
  U_BF_0/U_BF_0_0/dout_im[28] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     401.60 r
  U_BF_0/U_BF_0_1/din_im[28] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     401.60 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_im[28] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     401.60 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U635/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     412.92 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U845/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         15.42     428.33 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_im_cal[28] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     428.33 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_im[28] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     428.33 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U950/Z (SC7P5T_INVX2_CSC20L)
                                                         12.47     440.80 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2531/Z (SC7P5T_AOI22X1_CSC20L)
                                                         28.76     469.57 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2532/Z (SC7P5T_OA22IA1A2X1_CSC20L)
                                                         31.56     501.12 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_13__8_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     501.12 r
  data arrival time                                                501.12

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_13__8_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -55.76    1294.24
  data required time                                              1294.24
  --------------------------------------------------------------------------
  data required time                                              1294.24
  data arrival time                                               -501.12
  --------------------------------------------------------------------------
  slack (MET)                                                      793.12


1
****************************************
From : din_im[17]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[17] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_14__8_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_im[17] (in)                                         0.00      70.00 r
  U_BF_0/din_im[17] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_im[17] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_im[17] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U223/Z (SC7P5T_INVX2_CSC20L)
                                                          4.58      74.58 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U881/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         13.99      88.58 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_im_cal[17] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      88.58 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_im[17] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      88.58 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2668/Z (SC7P5T_INVX2_CSC20L)
                                                         11.99     100.57 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2670/Z (SC7P5T_AOI22X1_CSC20L)
                                                         24.06     124.63 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3391/Z (SC7P5T_AO22IA1A2X1_CSC20L)
                                                         32.07     156.70 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_im[18] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     156.70 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_im[18] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     156.70 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U281/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.68     190.37 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_im[18] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     190.37 r
  U_BF_0/U_BF_0_0/dout_im[18] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     190.37 r
  U_BF_0/U_BF_0_1/din_im[18] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     190.37 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_im[18] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     190.37 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U661/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     201.69 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U974/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         15.42     217.10 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_im_cal[18] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     217.10 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_im[18] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     217.10 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1411/Z (SC7P5T_INVX2_CSC20L)
                                                         12.47     229.57 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2593/Z (SC7P5T_AOI22X1_CSC20L)
                                                         28.76     258.34 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2594/Z (SC7P5T_OA22IA1A2X1_CSC20L)
                                                         31.56     289.89 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_14__8_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     289.89 r
  data arrival time                                                289.89

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_14__8_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -55.76    1294.24
  data required time                                              1294.24
  --------------------------------------------------------------------------
  data required time                                              1294.24
  data arrival time                                               -289.89
  --------------------------------------------------------------------------
  slack (MET)                                                     1004.35


1
****************************************
From : din_im[16]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[16] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_14__10_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_im[16] (in)                                         0.00      70.00 r
  U_BF_0/din_im[16] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_im[16] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_im[16] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U201/Z (SC7P5T_INVX2_CSC20L)
                                                          4.58      74.58 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U882/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         14.09      88.67 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_im_cal[16] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      88.67 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_im[16] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      88.67 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2586/Z (SC7P5T_INVX2_CSC20L)
                                                         13.89     102.56 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2587/Z (SC7P5T_AOI22X1_CSC20L)
                                                         28.43     130.99 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3392/Z (SC7P5T_AO22IA1A2X1_CSC20L)
                                                         30.99     161.99 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_im[17] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     161.99 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_im[17] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     161.99 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U282/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.59     195.58 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_im[17] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     195.58 r
  U_BF_0/U_BF_0_0/dout_im[17] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     195.58 r
  U_BF_0/U_BF_0_1/din_im[17] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     195.58 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_im[17] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     195.58 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U651/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     206.89 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U982/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         15.44     222.33 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_im_cal[17] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     222.33 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_im[17] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     222.33 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1413/Z (SC7P5T_INVX2_CSC20L)
                                                         11.34     233.67 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1414/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         13.88     247.55 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1435/Z (SC7P5T_OA21X2_CSC20L)
                                                         26.41     273.96 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1437/Z (SC7P5T_OAI22X1_CSC20L)
                                                         19.15     293.10 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1438/Z (SC7P5T_OAI22X1_CSC20L)
                                                         22.22     315.32 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_14__10_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     315.32 r
  data arrival time                                                315.32

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_14__10_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -56.08    1293.92
  data required time                                              1293.92
  --------------------------------------------------------------------------
  data required time                                              1293.92
  data arrival time                                               -315.32
  --------------------------------------------------------------------------
  slack (MET)                                                      978.60


1
****************************************
From : din_im[15]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[15] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/add_im_reg_14__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 f
  din_im[15] (in)                                         0.00      70.00 f
  U_BF_0/din_im[15] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 f
  U_BF_0/U_BF_0_0/din_im[15] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_im[15] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U211/Z (SC7P5T_INVX2_CSC20L)
                                                          5.43      75.43 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U889/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         10.31      85.74 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_im_cal[15] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      85.74 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_im[15] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      85.74 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2326/Z (SC7P5T_AN2X2_A_CSC20L)
                                                         21.68     107.42 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2327/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         13.06     120.48 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2328/Z (SC7P5T_INVX2_CSC20L)
                                                          8.86     129.34 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3283/Z (SC7P5T_OAI22X1_CSC20L)
                                                         14.45     143.80 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_im[16] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     143.80 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_im[16] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     143.80 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U283/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         34.14     177.94 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_im[16] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     177.94 r
  U_BF_0/U_BF_0_0/dout_im[16] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     177.94 r
  U_BF_0/U_BF_0_1/din_im[16] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     177.94 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_im[16] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     177.94 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U547/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     189.25 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U975/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         13.72     202.97 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_im_cal[16] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     202.97 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_im[16] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     202.97 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1415/Z (SC7P5T_INVX2_CSC20L)
                                                         11.62     214.59 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2570/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         22.89     237.48 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2583/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         27.52     265.00 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2584/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         28.22     293.22 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2585/Z (SC7P5T_AO22IA1A2X1_CSC20L)
                                                         30.99     324.21 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/add_im_reg_14__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     324.21 r
  data arrival time                                                324.21

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/add_im_reg_14__9_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -54.52    1295.48
  data required time                                              1295.48
  --------------------------------------------------------------------------
  data required time                                              1295.48
  data arrival time                                               -324.21
  --------------------------------------------------------------------------
  slack (MET)                                                      971.27


1
****************************************
From : din_im[14]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[14] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_14__10_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_im[14] (in)                                         0.00      70.00 r
  U_BF_0/din_im[14] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_im[14] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_im[14] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U197/Z (SC7P5T_INVX2_CSC20L)
                                                          4.58      74.58 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U883/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         14.13      88.71 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_im_cal[14] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      88.71 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_im[14] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      88.71 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2274/Z (SC7P5T_INVX2_CSC20L)
                                                         11.67     100.38 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2276/Z (SC7P5T_OR2X2_A_CSC20L)
                                                         23.55     123.93 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2277/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         10.78     134.71 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U297/Z (SC7P5T_INVX1_CSC20L)
                                                         10.88     145.59 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3284/Z (SC7P5T_OAI22X1_CSC20L)
                                                         16.93     162.52 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_im[15] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     162.52 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_im[15] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     162.52 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U284/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         34.03     196.55 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_im[15] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     196.55 r
  U_BF_0/U_BF_0_0/dout_im[15] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     196.55 r
  U_BF_0/U_BF_0_1/din_im[15] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     196.55 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_im[15] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     196.55 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U466/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     207.86 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U981/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         18.99     226.85 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_im_cal[15] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     226.85 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_im[15] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     226.85 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1419/Z (SC7P5T_AN2X2_A_CSC20L)
                                                         28.28     255.13 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1432/Z (SC7P5T_OAI22X1_CSC20L)
                                                         18.73     273.86 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1433/Z (SC7P5T_AOI22X1_CSC20L)
                                                         30.84     304.70 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1435/Z (SC7P5T_OA21X2_CSC20L)
                                                         31.37     336.07 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1437/Z (SC7P5T_OAI22X1_CSC20L)
                                                         19.15     355.21 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1438/Z (SC7P5T_OAI22X1_CSC20L)
                                                         22.22     377.43 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_14__10_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     377.43 r
  data arrival time                                                377.43

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_14__10_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -56.08    1293.92
  data required time                                              1293.92
  --------------------------------------------------------------------------
  data required time                                              1293.92
  data arrival time                                               -377.43
  --------------------------------------------------------------------------
  slack (MET)                                                      916.49


1
****************************************
From : din_im[13]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[13] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_14__8_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_im[13] (in)                                         0.00      70.00 r
  U_BF_0/din_im[13] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_im[13] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_im[13] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U195/Z (SC7P5T_INVX2_CSC20L)
                                                          4.58      74.58 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U888/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         17.48      92.06 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_im_cal[13] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      92.06 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_im[13] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      92.06 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3281/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         24.62     116.68 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U140/Z (SC7P5T_INVX1_CSC20L)
                                                         17.28     133.96 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3282/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         20.88     154.84 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U500/Z (SC7P5T_INVX1_CSC20L)
                                                         14.36     169.20 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3389/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         22.76     191.96 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3390/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         27.72     219.68 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3391/Z (SC7P5T_AO22IA1A2X1_CSC20L)
                                                         29.82     249.50 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_im[18] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     249.50 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_im[18] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     249.50 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U281/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.68     283.18 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_im[18] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     283.18 r
  U_BF_0/U_BF_0_0/dout_im[18] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     283.18 r
  U_BF_0/U_BF_0_1/din_im[18] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     283.18 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_im[18] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     283.18 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U661/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     294.49 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U974/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         15.42     309.91 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_im_cal[18] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     309.91 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_im[18] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     309.91 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1411/Z (SC7P5T_INVX2_CSC20L)
                                                         12.47     322.38 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2593/Z (SC7P5T_AOI22X1_CSC20L)
                                                         28.76     351.14 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2594/Z (SC7P5T_OA22IA1A2X1_CSC20L)
                                                         31.56     382.70 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_14__8_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     382.70 r
  data arrival time                                                382.70

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_14__8_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -55.76    1294.24
  data required time                                              1294.24
  --------------------------------------------------------------------------
  data required time                                              1294.24
  data arrival time                                               -382.70
  --------------------------------------------------------------------------
  slack (MET)                                                      911.54


1
****************************************
From : din_im[12]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[12] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_14__10_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_im[12] (in)                                         0.00      70.00 r
  U_BF_0/din_im[12] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_im[12] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_im[12] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U189/Z (SC7P5T_INVX2_CSC20L)
                                                          4.58      74.58 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U884/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         14.13      88.71 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_im_cal[12] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      88.71 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_im[12] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      88.71 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1727/Z (SC7P5T_INVX2_CSC20L)
                                                         11.67     100.38 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1729/Z (SC7P5T_OR2X2_A_CSC20L)
                                                         23.55     123.93 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1730/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         10.84     134.77 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U298/Z (SC7P5T_INVX1_CSC20L)
                                                         10.80     145.57 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3253/Z (SC7P5T_AOI22X1_CSC20L)
                                                         14.56     160.13 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_im[13] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     160.13 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_im[13] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     160.13 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U286/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.36     193.49 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_im[13] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     193.49 r
  U_BF_0/U_BF_0_0/dout_im[13] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     193.49 r
  U_BF_0/U_BF_0_1/din_im[13] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     193.49 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_im[13] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     193.49 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U356/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     204.80 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U980/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         17.52     222.32 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_im_cal[13] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     222.32 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_im[13] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     222.32 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1424/Z (SC7P5T_AN2X2_A_CSC20L)
                                                         27.54     249.86 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1430/Z (SC7P5T_OAI22X1_CSC20L)
                                                         18.72     268.58 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1431/Z (SC7P5T_AOI22X1_CSC20L)
                                                         31.13     299.70 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1432/Z (SC7P5T_OAI22X1_CSC20L)
                                                         24.90     324.60 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1433/Z (SC7P5T_AOI22X1_CSC20L)
                                                         30.84     355.44 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1435/Z (SC7P5T_OA21X2_CSC20L)
                                                         31.37     386.81 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1437/Z (SC7P5T_OAI22X1_CSC20L)
                                                         19.15     405.96 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1438/Z (SC7P5T_OAI22X1_CSC20L)
                                                         22.22     428.17 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_14__10_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     428.17 r
  data arrival time                                                428.17

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_14__10_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -56.08    1293.92
  data required time                                              1293.92
  --------------------------------------------------------------------------
  data required time                                              1293.92
  data arrival time                                               -428.17
  --------------------------------------------------------------------------
  slack (MET)                                                      865.75


1
****************************************
From : din_im[11]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[11] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_14__8_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_im[11] (in)                                         0.00      70.00 r
  U_BF_0/din_im[11] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_im[11] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_im[11] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U184/Z (SC7P5T_INVX2_CSC20L)
                                                          4.58      74.58 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U887/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         17.53      92.12 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_im_cal[11] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      92.12 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_im[11] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      92.12 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3250/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         24.69     116.80 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U250/Z (SC7P5T_INVX1_CSC20L)
                                                         17.16     133.96 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3251/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         20.83     154.79 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U189/Z (SC7P5T_INVX1_CSC20L)
                                                         14.36     169.15 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3281/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         16.80     185.95 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U140/Z (SC7P5T_INVX1_CSC20L)
                                                         17.28     203.23 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3282/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         20.88     224.11 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U500/Z (SC7P5T_INVX1_CSC20L)
                                                         14.36     238.47 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3389/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         22.76     261.23 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3390/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         27.72     288.95 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3391/Z (SC7P5T_AO22IA1A2X1_CSC20L)
                                                         29.82     318.77 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_im[18] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     318.77 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_im[18] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     318.77 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U281/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.68     352.45 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_im[18] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     352.45 r
  U_BF_0/U_BF_0_0/dout_im[18] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     352.45 r
  U_BF_0/U_BF_0_1/din_im[18] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     352.45 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_im[18] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     352.45 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U661/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     363.76 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U974/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         15.42     379.18 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_im_cal[18] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     379.18 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_im[18] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     379.18 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1411/Z (SC7P5T_INVX2_CSC20L)
                                                         12.47     391.65 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2593/Z (SC7P5T_AOI22X1_CSC20L)
                                                         28.76     420.41 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2594/Z (SC7P5T_OA22IA1A2X1_CSC20L)
                                                         31.56     451.97 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_14__8_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     451.97 r
  data arrival time                                                451.97

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_14__8_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -55.76    1294.24
  data required time                                              1294.24
  --------------------------------------------------------------------------
  data required time                                              1294.24
  data arrival time                                               -451.97
  --------------------------------------------------------------------------
  slack (MET)                                                      842.28


1
****************************************
From : din_im[10]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[10] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_14__8_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_im[10] (in)                                         0.00      70.00 r
  U_BF_0/din_im[10] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_im[10] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_im[10] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U187/Z (SC7P5T_INVX2_CSC20L)
                                                          4.58      74.58 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U886/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         16.87      91.45 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_im_cal[10] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      91.45 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_im[10] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      91.45 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3091/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         24.35     115.80 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U291/Z (SC7P5T_INVX1_CSC20L)
                                                         14.67     130.47 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3250/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         16.93     147.40 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U250/Z (SC7P5T_INVX1_CSC20L)
                                                         17.16     164.56 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3251/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         20.83     185.39 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U189/Z (SC7P5T_INVX1_CSC20L)
                                                         14.36     199.74 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3281/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         16.80     216.54 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U140/Z (SC7P5T_INVX1_CSC20L)
                                                         17.28     233.83 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3282/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         20.88     254.70 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U500/Z (SC7P5T_INVX1_CSC20L)
                                                         14.36     269.06 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3389/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         22.76     291.82 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3390/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         27.72     319.54 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3391/Z (SC7P5T_AO22IA1A2X1_CSC20L)
                                                         29.82     349.37 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_im[18] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     349.37 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_im[18] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     349.37 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U281/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.68     383.04 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_im[18] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     383.04 r
  U_BF_0/U_BF_0_0/dout_im[18] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     383.04 r
  U_BF_0/U_BF_0_1/din_im[18] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     383.04 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_im[18] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     383.04 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U661/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     394.36 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U974/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         15.42     409.77 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_im_cal[18] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     409.77 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_im[18] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     409.77 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1411/Z (SC7P5T_INVX2_CSC20L)
                                                         12.47     422.24 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2593/Z (SC7P5T_AOI22X1_CSC20L)
                                                         28.76     451.01 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2594/Z (SC7P5T_OA22IA1A2X1_CSC20L)
                                                         31.56     482.56 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_14__8_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     482.56 r
  data arrival time                                                482.56

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_14__8_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -55.76    1294.24
  data required time                                              1294.24
  --------------------------------------------------------------------------
  data required time                                              1294.24
  data arrival time                                               -482.56
  --------------------------------------------------------------------------
  slack (MET)                                                      811.68


1
****************************************
From : din_im[9]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[9] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_14__8_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_im[9] (in)                                          0.00      70.00 r
  U_BF_0/din_im[9] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_im[9] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_im[9] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U179/Z (SC7P5T_INVX2_CSC20L)
                                                          4.58      74.58 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U885/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         12.76      87.34 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_im_cal[9] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      87.34 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_im[9] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      87.34 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3052/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         17.67     105.01 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U394/Z (SC7P5T_INVX1_CSC20L)
                                                         13.14     118.15 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3091/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         16.56     134.71 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U291/Z (SC7P5T_INVX1_CSC20L)
                                                         14.67     149.38 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3250/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         16.93     166.31 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U250/Z (SC7P5T_INVX1_CSC20L)
                                                         17.16     183.46 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3251/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         20.83     204.29 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U189/Z (SC7P5T_INVX1_CSC20L)
                                                         14.36     218.65 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3281/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         16.80     235.45 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U140/Z (SC7P5T_INVX1_CSC20L)
                                                         17.28     252.73 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3282/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         20.88     273.61 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U500/Z (SC7P5T_INVX1_CSC20L)
                                                         14.36     287.97 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3389/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         22.76     310.73 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3390/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         27.72     338.45 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3391/Z (SC7P5T_AO22IA1A2X1_CSC20L)
                                                         29.82     368.27 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_im[18] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     368.27 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_im[18] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     368.27 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U281/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.68     401.95 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_im[18] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     401.95 r
  U_BF_0/U_BF_0_0/dout_im[18] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     401.95 r
  U_BF_0/U_BF_0_1/din_im[18] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     401.95 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_im[18] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     401.95 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U661/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     413.26 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U974/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         15.42     428.68 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_im_cal[18] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     428.68 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_im[18] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     428.68 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1411/Z (SC7P5T_INVX2_CSC20L)
                                                         12.47     441.15 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2593/Z (SC7P5T_AOI22X1_CSC20L)
                                                         28.76     469.91 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2594/Z (SC7P5T_OA22IA1A2X1_CSC20L)
                                                         31.56     501.47 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_14__8_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     501.47 r
  data arrival time                                                501.47

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_14__8_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -55.76    1294.24
  data required time                                              1294.24
  --------------------------------------------------------------------------
  data required time                                              1294.24
  data arrival time                                               -501.47
  --------------------------------------------------------------------------
  slack (MET)                                                      792.77


1
****************************************
From : din_im[8]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[8] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_15__8_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_im[8] (in)                                          0.00      70.00 r
  U_BF_0/din_im[8] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_im[8] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_im[8] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U191/Z (SC7P5T_INVX2_CSC20L)
                                                          4.58      74.58 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U872/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         13.99      88.58 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_im_cal[8] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      88.58 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_im[8] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      88.58 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2825/Z (SC7P5T_INVX2_CSC20L)
                                                         11.85     100.43 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2827/Z (SC7P5T_AOI22X1_CSC20L)
                                                         24.02     124.45 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3388/Z (SC7P5T_AO22IA1A2X1_CSC20L)
                                                         32.07     156.52 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_im[8] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     156.52 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_im[8] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     156.52 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U291/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.68     190.19 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_im[8] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     190.19 r
  U_BF_0/U_BF_0_0/dout_im[8] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     190.19 r
  U_BF_0/U_BF_0_1/din_im[8] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     190.19 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_im[8] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     190.19 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U659/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     201.51 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U965/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         15.42     216.92 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_im_cal[8] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     216.92 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_im[8] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     216.92 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1380/Z (SC7P5T_INVX2_CSC20L)
                                                         13.09     230.01 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2589/Z (SC7P5T_AOI22X1_CSC20L)
                                                         29.04     259.05 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2590/Z (SC7P5T_OA22IA1A2X1_CSC20L)
                                                         31.56     290.61 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_15__8_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     290.61 r
  data arrival time                                                290.61

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_15__8_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -55.76    1294.24
  data required time                                              1294.24
  --------------------------------------------------------------------------
  data required time                                              1294.24
  data arrival time                                               -290.61
  --------------------------------------------------------------------------
  slack (MET)                                                     1003.63


1
****************************************
From : din_im[7]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[7] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_15__10_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_im[7] (in)                                          0.00      70.00 r
  U_BF_0/din_im[7] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_im[7] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_im[7] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U177/Z (SC7P5T_INVX2_CSC20L)
                                                          4.58      74.58 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U873/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         14.09      88.67 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_im_cal[7] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      88.67 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_im[7] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      88.67 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2652/Z (SC7P5T_INVX2_CSC20L)
                                                         12.90     101.58 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2653/Z (SC7P5T_AOI22X1_CSC20L)
                                                         28.05     129.63 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U524/Z (SC7P5T_AO22IA1A2X1_CSC20L)
                                                         30.99     160.62 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_im[7] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     160.62 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_im[7] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     160.62 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U292/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.59     194.21 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_im[7] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     194.21 r
  U_BF_0/U_BF_0_0/dout_im[7] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     194.21 r
  U_BF_0/U_BF_0_1/din_im[7] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     194.21 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_im[7] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     194.21 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U623/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     205.52 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U973/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         15.44     220.96 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_im_cal[7] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     220.96 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_im[7] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     220.96 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1382/Z (SC7P5T_INVX2_CSC20L)
                                                         10.86     231.82 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1383/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         13.72     245.54 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1404/Z (SC7P5T_OA21X2_CSC20L)
                                                         26.41     271.95 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1406/Z (SC7P5T_OAI22X1_CSC20L)
                                                         19.15     291.10 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1407/Z (SC7P5T_OAI22X1_CSC20L)
                                                         22.22     313.31 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_15__10_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     313.31 r
  data arrival time                                                313.31

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_15__10_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -56.08    1293.92
  data required time                                              1293.92
  --------------------------------------------------------------------------
  data required time                                              1293.92
  data arrival time                                               -313.31
  --------------------------------------------------------------------------
  slack (MET)                                                      980.61


1
****************************************
From : din_im[6]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[6] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/add_im_reg_15__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 f
  din_im[6] (in)                                          0.00      70.00 f
  U_BF_0/din_im[6] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 f
  U_BF_0/U_BF_0_0/din_im[6] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_im[6] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U96/Z (SC7P5T_INVX2_CSC20L)
                                                          6.38      76.38 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U880/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         10.98      87.35 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_im_cal[6] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      87.35 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_im[6] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      87.35 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2563/Z (SC7P5T_AN2X2_A_CSC20L)
                                                         20.06     107.41 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2564/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         13.03     120.44 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2565/Z (SC7P5T_INVX2_CSC20L)
                                                          8.85     129.29 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3280/Z (SC7P5T_OAI22X1_CSC20L)
                                                         14.45     143.75 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_im[6] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     143.75 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_im[6] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     143.75 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U293/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         34.14     177.88 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_im[6] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     177.88 r
  U_BF_0/U_BF_0_0/dout_im[6] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     177.88 r
  U_BF_0/U_BF_0_1/din_im[6] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     177.88 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_im[6] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     177.88 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U546/Z (SC7P5T_INVX2_CSC20L)
                                                         10.24     188.12 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U966/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         13.30     201.42 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_im_cal[6] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     201.42 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_im[6] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     201.42 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1384/Z (SC7P5T_INVX2_CSC20L)
                                                         11.13     212.55 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2567/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         22.72     235.27 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2578/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         27.52     262.79 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2579/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         28.22     291.01 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2580/Z (SC7P5T_AO22IA1A2X1_CSC20L)
                                                         30.99     322.00 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/add_im_reg_15__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     322.00 r
  data arrival time                                                322.00

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/add_im_reg_15__9_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -54.53    1295.47
  data required time                                              1295.47
  --------------------------------------------------------------------------
  data required time                                              1295.47
  data arrival time                                               -322.00
  --------------------------------------------------------------------------
  slack (MET)                                                      973.48


1
****************************************
From : din_im[5]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[5] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_15__10_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_im[5] (in)                                          0.00      70.00 r
  U_BF_0/din_im[5] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_im[5] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_im[5] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U101/Z (SC7P5T_INVX2_CSC20L)
                                                          5.42      75.42 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U874/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         14.65      90.07 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_im_cal[5] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      90.07 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_im[5] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      90.07 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2297/Z (SC7P5T_INVX2_CSC20L)
                                                         11.35     101.42 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2299/Z (SC7P5T_OR2X2_A_CSC20L)
                                                         23.45     124.87 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U2300/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         10.78     135.65 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U397/Z (SC7P5T_INVX1_CSC20L)
                                                         10.88     146.53 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3249/Z (SC7P5T_OAI22X1_CSC20L)
                                                         16.93     163.46 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_im[5] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     163.46 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_im[5] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     163.46 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U299/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         34.03     197.49 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_im[5] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     197.49 r
  U_BF_0/U_BF_0_0/dout_im[5] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     197.49 r
  U_BF_0/U_BF_0_1/din_im[5] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     197.49 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_im[5] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     197.49 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U462/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     208.80 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U972/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         18.99     227.79 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_im_cal[5] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     227.79 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_im[5] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     227.79 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1388/Z (SC7P5T_AN2X2_A_CSC20L)
                                                         27.68     255.47 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1401/Z (SC7P5T_OAI22X1_CSC20L)
                                                         18.72     274.19 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1402/Z (SC7P5T_AOI22X1_CSC20L)
                                                         30.84     305.03 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1404/Z (SC7P5T_OA21X2_CSC20L)
                                                         31.37     336.40 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1406/Z (SC7P5T_OAI22X1_CSC20L)
                                                         19.15     355.55 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1407/Z (SC7P5T_OAI22X1_CSC20L)
                                                         22.22     377.76 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_15__10_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     377.76 r
  data arrival time                                                377.76

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_15__10_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -56.08    1293.92
  data required time                                              1293.92
  --------------------------------------------------------------------------
  data required time                                              1293.92
  data arrival time                                               -377.76
  --------------------------------------------------------------------------
  slack (MET)                                                      916.16


1
****************************************
From : din_im[4]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[4] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_15__8_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_im[4] (in)                                          0.00      70.00 r
  U_BF_0/din_im[4] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_im[4] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_im[4] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U98/Z (SC7P5T_INVX2_CSC20L)
                                                          5.42      75.42 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U879/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         18.00      93.43 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_im_cal[4] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      93.43 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_im[4] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      93.43 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3248/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         24.88     118.31 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U190/Z (SC7P5T_INVX1_CSC20L)
                                                         17.31     135.62 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3279/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         20.88     156.50 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U499/Z (SC7P5T_INVX1_CSC20L)
                                                         14.33     170.84 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3386/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         22.75     193.59 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3387/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         27.69     221.28 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3388/Z (SC7P5T_AO22IA1A2X1_CSC20L)
                                                         29.82     251.10 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_im[8] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     251.10 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_im[8] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     251.10 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U291/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.68     284.77 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_im[8] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     284.77 r
  U_BF_0/U_BF_0_0/dout_im[8] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     284.77 r
  U_BF_0/U_BF_0_1/din_im[8] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     284.77 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_im[8] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     284.77 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U659/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     296.09 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U965/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         15.42     311.50 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_im_cal[8] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     311.50 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_im[8] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     311.50 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1380/Z (SC7P5T_INVX2_CSC20L)
                                                         13.09     324.59 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2589/Z (SC7P5T_AOI22X1_CSC20L)
                                                         29.04     353.63 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2590/Z (SC7P5T_OA22IA1A2X1_CSC20L)
                                                         31.56     385.19 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_15__8_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     385.19 r
  data arrival time                                                385.19

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_15__8_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -55.76    1294.24
  data required time                                              1294.24
  --------------------------------------------------------------------------
  data required time                                              1294.24
  data arrival time                                               -385.19
  --------------------------------------------------------------------------
  slack (MET)                                                      909.05


1
****************************************
From : din_im[3]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[3] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_15__10_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_im[3] (in)                                          0.00      70.00 r
  U_BF_0/din_im[3] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_im[3] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_im[3] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U103/Z (SC7P5T_INVX2_CSC20L)
                                                          4.58      74.58 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U875/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         14.13      88.71 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_im_cal[3] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      88.71 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_im[3] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      88.71 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1748/Z (SC7P5T_INVX2_CSC20L)
                                                         11.35     100.06 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1750/Z (SC7P5T_OR2X2_A_CSC20L)
                                                         23.45     123.51 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U1751/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         10.84     134.35 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U393/Z (SC7P5T_INVX1_CSC20L)
                                                         10.80     145.15 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3247/Z (SC7P5T_AOI22X1_CSC20L)
                                                         14.56     159.70 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_im[3] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     159.70 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_im[3] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     159.70 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U295/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.36     193.07 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_im[3] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     193.07 r
  U_BF_0/U_BF_0_0/dout_im[3] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     193.07 r
  U_BF_0/U_BF_0_1/din_im[3] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     193.07 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_im[3] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     193.07 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U354/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     204.38 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U971/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         18.99     223.37 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_im_cal[3] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     223.37 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_im[3] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     223.37 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1393/Z (SC7P5T_AN2X2_A_CSC20L)
                                                         27.68     251.05 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1399/Z (SC7P5T_OAI22X1_CSC20L)
                                                         18.72     269.77 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1400/Z (SC7P5T_AOI22X1_CSC20L)
                                                         31.13     300.90 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1401/Z (SC7P5T_OAI22X1_CSC20L)
                                                         24.90     325.79 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1402/Z (SC7P5T_AOI22X1_CSC20L)
                                                         30.84     356.63 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1404/Z (SC7P5T_OA21X2_CSC20L)
                                                         31.37     388.00 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1406/Z (SC7P5T_OAI22X1_CSC20L)
                                                         19.15     407.15 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1407/Z (SC7P5T_OAI22X1_CSC20L)
                                                         22.22     429.36 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_15__10_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     429.36 r
  data arrival time                                                429.36

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_15__10_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -56.08    1293.92
  data required time                                              1293.92
  --------------------------------------------------------------------------
  data required time                                              1293.92
  data arrival time                                               -429.36
  --------------------------------------------------------------------------
  slack (MET)                                                      864.56


1
****************************************
From : din_im[2]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[2] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_15__8_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_im[2] (in)                                          0.00      70.00 r
  U_BF_0/din_im[2] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_im[2] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_im[2] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U93/Z (SC7P5T_INVX2_CSC20L)
                                                          4.58      74.58 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U878/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         17.53      92.12 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_im_cal[2] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      92.12 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_im[2] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      92.12 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3244/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         24.29     116.41 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U293/Z (SC7P5T_INVX1_CSC20L)
                                                         17.13     133.53 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3245/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         20.82     154.36 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U247/Z (SC7P5T_INVX1_CSC20L)
                                                         14.33     168.69 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3248/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         16.79     185.48 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U190/Z (SC7P5T_INVX1_CSC20L)
                                                         17.31     202.79 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3279/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         20.88     223.67 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U499/Z (SC7P5T_INVX1_CSC20L)
                                                         14.33     238.01 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3386/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         22.75     260.76 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3387/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         27.69     288.45 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3388/Z (SC7P5T_AO22IA1A2X1_CSC20L)
                                                         29.82     318.27 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_im[8] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     318.27 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_im[8] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     318.27 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U291/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.68     351.95 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_im[8] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     351.95 r
  U_BF_0/U_BF_0_0/dout_im[8] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     351.95 r
  U_BF_0/U_BF_0_1/din_im[8] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     351.95 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_im[8] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     351.95 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U659/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     363.26 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U965/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         15.42     378.68 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_im_cal[8] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     378.68 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_im[8] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     378.68 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1380/Z (SC7P5T_INVX2_CSC20L)
                                                         13.09     391.76 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2589/Z (SC7P5T_AOI22X1_CSC20L)
                                                         29.04     420.81 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2590/Z (SC7P5T_OA22IA1A2X1_CSC20L)
                                                         31.56     452.36 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_15__8_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     452.36 r
  data arrival time                                                452.36

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_15__8_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -55.76    1294.24
  data required time                                              1294.24
  --------------------------------------------------------------------------
  data required time                                              1294.24
  data arrival time                                               -452.36
  --------------------------------------------------------------------------
  slack (MET)                                                      841.88


1
****************************************
From : din_im[1]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[1] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_15__8_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_im[1] (in)                                          0.00      70.00 r
  U_BF_0/din_im[1] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_im[1] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_im[1] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U104/Z (SC7P5T_INVX2_CSC20L)
                                                          4.58      74.58 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U877/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         16.87      91.45 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_im_cal[1] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      91.45 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_im[1] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      91.45 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3089/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         23.96     115.41 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U392/Z (SC7P5T_INVX1_CSC20L)
                                                         14.64     130.04 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3244/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         16.92     146.97 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U293/Z (SC7P5T_INVX1_CSC20L)
                                                         17.13     164.09 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3245/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         20.82     184.91 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U247/Z (SC7P5T_INVX1_CSC20L)
                                                         14.33     199.25 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3248/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         16.79     216.04 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U190/Z (SC7P5T_INVX1_CSC20L)
                                                         17.31     233.35 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3279/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         20.88     254.23 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U499/Z (SC7P5T_INVX1_CSC20L)
                                                         14.33     268.57 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3386/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         22.75     291.32 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3387/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         27.69     319.01 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3388/Z (SC7P5T_AO22IA1A2X1_CSC20L)
                                                         29.82     348.83 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_im[8] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     348.83 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_im[8] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     348.83 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U291/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.68     382.50 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_im[8] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     382.50 r
  U_BF_0/U_BF_0_0/dout_im[8] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     382.50 r
  U_BF_0/U_BF_0_1/din_im[8] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     382.50 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_im[8] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     382.50 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U659/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     393.82 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U965/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         15.42     409.24 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_im_cal[8] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     409.24 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_im[8] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     409.24 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1380/Z (SC7P5T_INVX2_CSC20L)
                                                         13.09     422.32 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2589/Z (SC7P5T_AOI22X1_CSC20L)
                                                         29.04     451.37 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2590/Z (SC7P5T_OA22IA1A2X1_CSC20L)
                                                         31.56     482.92 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_15__8_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     482.92 r
  data arrival time                                                482.92

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_15__8_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -55.76    1294.24
  data required time                                              1294.24
  --------------------------------------------------------------------------
  data required time                                              1294.24
  data arrival time                                               -482.92
  --------------------------------------------------------------------------
  slack (MET)                                                      811.32


1
****************************************
From : din_im[0]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[0] (input port clocked by cnt_clk)
  Endpoint: U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_15__8_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   70.00      70.00 r
  din_im[0] (in)                                          0.00      70.00 r
  U_BF_0/din_im[0] (butterfly_0_WIDTH_0_0_IN9_WIDTH_0_0_OUT10_WIDTH_0_1_OUT13_WIDTH_0_2_OUT22_WIDTH_CBFP_0_OUT11_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/din_im[0] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_in_im[0] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      70.00 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U92/Z (SC7P5T_INVX2_CSC20L)
                                                          4.58      74.58 f
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/U876/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         12.76      87.34 r
  U_BF_0/U_BF_0_0/U_DEMUX_1to2_0_0/d_out_im_cal[0] (demux_1to2_WIDTH9_DATA_WIDTH16)
                                                          0.00      87.34 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/din_im[0] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00      87.34 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3050/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                         17.33     104.68 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U425/Z (SC7P5T_INVX1_CSC20L)
                                                         13.10     117.77 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3089/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         16.55     134.32 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U392/Z (SC7P5T_INVX1_CSC20L)
                                                         14.64     148.96 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3244/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         16.92     165.88 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U293/Z (SC7P5T_INVX1_CSC20L)
                                                         17.13     183.01 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3245/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         20.82     203.83 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U247/Z (SC7P5T_INVX1_CSC20L)
                                                         14.33     218.16 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3248/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         16.79     234.95 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U190/Z (SC7P5T_INVX1_CSC20L)
                                                         17.31     252.26 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3279/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         20.88     273.15 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U499/Z (SC7P5T_INVX1_CSC20L)
                                                         14.33     287.48 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3386/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         22.75     310.23 f
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3387/CON (SC7P5T_FCGENIX1_CSC20L)
                                                         27.69     337.92 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/U3388/Z (SC7P5T_AO22IA1A2X1_CSC20L)
                                                         29.82     367.74 r
  U_BF_0/U_BF_0_0/U_ADD_SUB_8_0_0_0/add_im[8] (add_sub_fac0_WIDTH9_DATA_WIDTH16)
                                                          0.00     367.74 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/add_im[8] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     367.74 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/U291/Z (SC7P5T_MUX2X1_A_CSC20L)
                                                         33.68     401.42 r
  U_BF_0/U_BF_0_0/U_MUX_2x1_0_0/dout_im[8] (mux_2x1_WIDTH10_DATA_WIDTH16)
                                                          0.00     401.42 r
  U_BF_0/U_BF_0_0/dout_im[8] (butterfly_0_0_WIDTH9_DATA_WIDTH16_DATA_HEIGHT16)
                                                          0.00     401.42 r
  U_BF_0/U_BF_0_1/din_im[8] (butterfly_0_1_WIDTH10_O_WIDTH13_DATA_WIDTH16_DATA_HEIGHT8)
                                                          0.00     401.42 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_in_im[8] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     401.42 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U659/Z (SC7P5T_INVX2_CSC20L)
                                                         11.31     412.73 f
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/U965/Z (SC7P5T_NR2X2_MR_CSC20L)
                                                         15.42     428.15 r
  U_BF_0/U_BF_0_1/U_DEMUX_1to2_0_0/d_out_im_cal[8] (demux_1to2_WIDTH10_DATA_WIDTH16)
                                                          0.00     428.15 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/din_im[8] (add_sub_WIDTH10_DATA_WIDTH16)
                                                          0.00     428.15 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U1380/Z (SC7P5T_INVX2_CSC20L)
                                                         13.09     441.24 f
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2589/Z (SC7P5T_AOI22X1_CSC20L)
                                                         29.04     470.28 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/U2590/Z (SC7P5T_OA22IA1A2X1_CSC20L)
                                                         31.56     501.84 r
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_15__8_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     501.84 r
  data arrival time                                                501.84

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  U_BF_0/U_BF_0_1/U_ADD_SUB_0_1/sub_im_reg_15__8_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -55.76    1294.24
  data required time                                              1294.24
  --------------------------------------------------------------------------
  data required time                                              1294.24
  data arrival time                                               -501.84
  --------------------------------------------------------------------------
  slack (MET)                                                      792.41


1
****************************************
To : dout_re[207]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_0__12_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[207]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_0__12_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_0__12_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[207] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[207] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[207] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[207] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[206]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_0__11_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[206]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_0__11_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_0__11_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[206] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[206] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[206] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[206] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[205]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_0__10_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[205]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_0__10_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_0__10_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[205] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[205] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[205] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[205] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[204]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_0__9_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[204]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_0__9_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_0__9_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[204] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[204] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[204] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[204] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[203]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_0__8_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[203]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_0__8_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_0__8_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[203] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[203] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[203] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[203] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[202]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_0__7_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[202]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_0__7_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_0__7_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[202] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[202] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[202] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[202] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[201]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_0__6_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[201]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_0__6_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_0__6_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[201] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[201] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[201] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[201] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[200]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_0__5_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[200]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_0__5_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_0__5_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[200] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[200] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[200] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[200] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[199]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_0__4_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[199]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_0__4_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_0__4_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[199] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[199] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[199] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[199] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[198]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_0__3_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[198]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_0__3_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_0__3_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[198] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[198] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[198] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[198] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[197]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_0__2_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[197]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_0__2_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_0__2_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[197] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[197] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[197] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[197] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[196]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_0__1_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[196]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_0__1_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_0__1_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[196] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[196] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[196] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[196] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[195]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_0__0_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[195]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_0__0_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_0__0_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[195] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[195] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[195] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[195] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[194]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_1__12_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[194]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_1__12_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_1__12_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[194] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[194] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[194] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[194] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[193]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_1__11_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[193]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_1__11_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_1__11_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[193] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[193] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[193] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[193] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[192]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_1__10_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[192]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_1__10_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_1__10_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[192] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[192] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[192] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[192] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[191]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_1__9_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[191]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_1__9_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_1__9_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[191] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[191] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[191] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[191] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[190]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_1__8_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[190]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_1__8_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_1__8_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[190] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[190] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[190] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[190] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[189]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_1__7_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[189]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_1__7_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_1__7_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[189] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[189] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[189] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[189] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[188]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_1__6_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[188]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_1__6_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_1__6_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[188] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[188] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[188] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[188] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[187]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_1__5_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[187]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_1__5_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_1__5_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[187] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[187] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[187] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[187] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[186]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_1__4_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[186]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_1__4_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_1__4_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[186] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[186] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[186] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[186] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[185]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_1__3_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[185]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_1__3_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_1__3_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[185] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[185] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[185] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[185] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[184]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_1__2_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[184]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_1__2_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_1__2_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[184] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[184] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[184] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[184] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[183]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_1__1_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[183]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_1__1_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_1__1_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[183] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[183] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[183] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[183] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[182]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_1__0_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[182]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_1__0_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_1__0_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[182] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[182] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[182] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[182] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[181]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_2__12_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[181]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_2__12_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_2__12_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[181] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[181] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[181] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[181] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[180]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_2__11_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[180]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_2__11_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_2__11_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[180] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[180] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[180] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[180] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[179]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_2__10_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[179]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_2__10_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_2__10_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[179] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[179] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[179] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[179] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[178]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_2__9_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[178]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_2__9_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_2__9_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[178] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[178] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[178] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[178] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[177]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_2__8_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[177]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_2__8_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_2__8_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[177] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[177] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[177] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[177] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[176]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_2__7_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[176]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_2__7_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_2__7_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[176] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[176] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[176] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[176] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[175]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_2__6_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[175]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_2__6_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_2__6_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[175] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[175] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[175] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[175] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[174]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_2__5_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[174]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_2__5_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_2__5_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[174] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[174] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[174] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[174] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[173]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_2__4_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[173]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_2__4_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_2__4_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[173] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[173] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[173] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[173] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[172]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_2__3_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[172]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_2__3_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_2__3_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[172] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[172] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[172] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[172] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[171]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_2__2_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[171]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_2__2_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_2__2_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[171] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[171] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[171] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[171] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[170]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_2__1_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[170]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_2__1_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_2__1_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[170] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[170] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[170] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[170] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[169]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_2__0_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[169]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_2__0_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_2__0_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[169] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[169] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[169] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[169] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[168]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_3__12_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[168]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_3__12_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_3__12_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[168] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[168] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[168] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[168] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[167]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_3__11_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[167]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_3__11_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_3__11_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[167] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[167] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[167] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[167] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[166]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_3__10_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[166]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_3__10_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_3__10_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[166] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[166] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[166] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[166] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[165]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_3__9_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[165]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_3__9_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_3__9_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[165] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[165] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[165] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[165] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[164]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_3__8_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[164]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_3__8_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_3__8_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[164] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[164] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[164] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[164] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[163]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_3__7_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[163]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_3__7_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_3__7_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[163] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[163] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[163] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[163] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[162]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_3__6_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[162]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_3__6_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_3__6_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[162] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[162] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[162] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[162] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[161]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_3__5_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[161]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_3__5_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_3__5_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[161] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[161] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[161] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[161] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[160]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_3__4_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[160]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_3__4_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_3__4_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[160] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[160] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[160] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[160] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[159]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_3__3_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[159]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_3__3_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_3__3_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[159] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[159] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[159] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[159] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[158]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_3__2_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[158]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_3__2_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_3__2_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[158] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[158] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[158] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[158] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[157]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_3__1_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[157]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_3__1_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_3__1_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[157] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[157] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[157] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[157] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[156]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_3__0_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[156]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_3__0_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_3__0_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[156] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[156] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[156] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[156] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[155]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_4__12_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[155]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_4__12_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_4__12_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[155] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[155] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[155] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[155] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[154]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_4__11_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[154]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_4__11_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_4__11_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[154] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[154] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[154] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[154] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[153]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_4__10_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[153]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_4__10_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_4__10_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[153] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[153] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[153] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[153] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[152]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_4__9_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[152]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_4__9_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_4__9_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[152] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[152] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[152] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[152] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[151]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_4__8_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[151]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_4__8_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_4__8_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[151] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[151] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[151] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[151] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[150]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_4__7_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[150]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_4__7_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_4__7_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[150] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[150] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[150] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[150] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[149]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_4__6_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[149]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_4__6_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_4__6_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[149] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[149] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[149] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[149] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[148]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_4__5_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[148]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_4__5_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_4__5_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[148] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[148] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[148] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[148] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[147]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_4__4_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[147]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_4__4_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_4__4_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[147] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[147] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[147] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[147] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[146]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_4__3_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[146]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_4__3_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_4__3_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[146] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[146] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[146] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[146] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[145]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_4__2_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[145]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_4__2_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_4__2_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[145] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[145] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[145] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[145] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[144]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_4__1_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[144]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_4__1_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_4__1_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[144] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[144] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[144] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[144] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[143]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_4__0_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[143]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_4__0_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_4__0_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[143] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[143] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[143] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[143] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[142]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_5__12_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[142]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_5__12_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_5__12_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[142] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[142] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[142] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[142] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[141]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_5__11_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[141]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_5__11_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_5__11_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[141] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[141] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[141] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[141] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[140]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_5__10_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[140]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_5__10_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_5__10_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[140] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[140] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[140] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[140] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[139]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_5__9_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[139]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_5__9_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_5__9_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[139] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[139] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[139] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[139] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[138]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_5__8_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[138]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_5__8_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_5__8_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[138] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[138] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[138] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[138] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[137]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_5__7_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[137]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_5__7_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_5__7_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[137] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[137] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[137] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[137] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[136]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_5__6_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[136]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_5__6_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_5__6_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[136] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[136] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[136] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[136] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[135]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_5__5_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[135]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_5__5_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_5__5_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[135] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[135] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[135] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[135] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[134]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_5__4_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[134]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_5__4_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_5__4_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[134] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[134] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[134] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[134] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[133]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_5__3_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[133]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_5__3_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_5__3_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[133] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[133] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[133] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[133] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[132]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_5__2_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[132]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_5__2_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_5__2_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[132] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[132] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[132] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[132] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[131]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_5__1_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[131]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_5__1_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_5__1_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[131] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[131] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[131] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[131] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[130]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_5__0_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[130]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_5__0_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_5__0_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[130] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[130] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[130] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[130] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[129]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_6__12_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[129]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_6__12_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_6__12_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[129] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[129] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[129] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[129] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[128]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_6__11_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[128]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_6__11_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_6__11_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[128] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[128] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[128] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[128] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[127]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_6__10_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[127]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_6__10_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_6__10_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[127] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[127] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[127] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[127] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[126]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_6__9_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[126]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_6__9_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_6__9_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[126] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[126] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[126] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[126] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[125]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_6__8_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[125]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_6__8_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_6__8_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[125] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[125] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[125] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[125] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[124]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_6__7_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[124]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_6__7_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_6__7_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[124] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[124] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[124] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[124] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[123]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_6__6_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[123]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_6__6_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_6__6_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[123] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[123] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[123] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[123] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[122]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_6__5_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[122]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_6__5_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_6__5_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[122] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[122] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[122] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[122] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[121]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_6__4_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[121]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_6__4_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_6__4_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[121] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[121] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[121] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[121] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[120]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_6__3_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[120]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_6__3_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_6__3_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[120] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[120] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[120] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[120] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[119]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_6__2_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[119]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_6__2_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_6__2_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[119] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[119] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[119] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[119] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[118]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_6__1_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[118]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_6__1_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_6__1_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[118] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[118] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[118] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[118] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[117]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_6__0_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[117]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_6__0_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_6__0_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[117] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[117] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[117] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[117] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[116]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_7__12_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[116]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_7__12_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_7__12_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[116] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[116] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[116] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[116] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[115]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_7__11_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[115]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_7__11_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_7__11_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[115] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[115] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[115] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[115] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[114]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_7__10_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[114]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_7__10_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_7__10_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[114] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[114] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[114] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[114] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[113]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_7__9_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[113]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_7__9_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_7__9_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[113] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[113] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[113] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[113] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[112]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_7__8_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[112]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_7__8_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_7__8_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[112] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[112] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[112] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[112] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[111]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_7__7_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[111]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_7__7_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_7__7_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[111] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[111] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[111] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[111] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[110]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_7__6_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[110]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_7__6_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_7__6_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[110] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[110] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[110] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[110] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[109]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_7__5_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[109]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_7__5_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_7__5_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[109] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[109] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[109] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[109] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[108]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_7__4_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[108]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_7__4_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_7__4_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[108] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[108] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[108] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[108] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[107]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_7__3_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[107]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_7__3_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_7__3_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[107] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[107] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[107] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[107] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[106]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_7__2_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[106]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_7__2_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_7__2_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[106] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[106] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[106] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[106] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[105]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_7__1_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[105]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_7__1_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_7__1_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[105] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[105] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[105] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[105] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[104]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_7__0_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[104]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_7__0_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_7__0_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[104] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[104] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[104] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[104] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[103]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_8__12_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[103]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_8__12_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_8__12_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[103] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[103] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[103] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[103] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[102]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_8__11_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[102]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_8__11_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_8__11_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[102] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[102] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[102] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[102] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[101]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_8__10_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[101]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_8__10_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_8__10_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[101] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[101] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[101] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[101] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[100]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_8__9_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[100]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_8__9_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_8__9_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[100] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[100] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[100] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[100] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[99]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_8__8_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[99]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_8__8_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_8__8_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[99] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[99] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[99] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[99] (out)                                       0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[98]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_8__7_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[98]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_8__7_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_8__7_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[98] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[98] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[98] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[98] (out)                                       0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[97]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_8__6_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[97]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_8__6_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_8__6_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[97] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[97] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[97] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[97] (out)                                       0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[96]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_8__5_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[96]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_8__5_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_8__5_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[96] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[96] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[96] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[96] (out)                                       0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[95]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_8__4_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[95]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_8__4_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_8__4_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[95] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[95] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[95] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[95] (out)                                       0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[94]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_8__3_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[94]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_8__3_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_8__3_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[94] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[94] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[94] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[94] (out)                                       0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[93]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_8__2_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[93]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_8__2_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_8__2_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[93] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[93] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[93] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[93] (out)                                       0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[92]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_8__1_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[92]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_8__1_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_8__1_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[92] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[92] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[92] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[92] (out)                                       0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[91]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_8__0_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[91]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_8__0_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_8__0_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[91] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[91] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[91] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[91] (out)                                       0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[90]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_9__12_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[90]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_9__12_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_9__12_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[90] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[90] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[90] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[90] (out)                                       0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[89]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_9__11_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[89]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_9__11_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_9__11_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[89] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[89] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[89] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[89] (out)                                       0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[88]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_9__10_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[88]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_9__10_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_9__10_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[88] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[88] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[88] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[88] (out)                                       0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[87]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_9__9_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[87]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_9__9_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_9__9_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[87] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[87] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[87] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[87] (out)                                       0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[86]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_9__8_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[86]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_9__8_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_9__8_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[86] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[86] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[86] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[86] (out)                                       0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[85]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_9__7_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[85]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_9__7_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_9__7_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[85] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[85] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[85] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[85] (out)                                       0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[84]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_9__6_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[84]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_9__6_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_9__6_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[84] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[84] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[84] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[84] (out)                                       0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[83]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_9__5_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[83]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_9__5_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_9__5_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[83] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[83] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[83] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[83] (out)                                       0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[82]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_9__4_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[82]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_9__4_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_9__4_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[82] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[82] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[82] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[82] (out)                                       0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[81]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_9__3_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[81]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_9__3_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_9__3_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[81] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[81] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[81] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[81] (out)                                       0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[80]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_9__2_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[80]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_9__2_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_9__2_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[80] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[80] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[80] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[80] (out)                                       0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[79]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_9__1_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[79]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_9__1_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_9__1_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[79] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[79] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[79] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[79] (out)                                       0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[78]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_9__0_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[78]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_9__0_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_9__0_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[78] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[78] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[78] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[78] (out)                                       0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[77]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_10__12_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[77]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_10__12_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_10__12_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[77] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[77] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[77] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[77] (out)                                       0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[76]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_10__11_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[76]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_10__11_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_10__11_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[76] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[76] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[76] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[76] (out)                                       0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[75]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_10__10_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[75]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_10__10_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_10__10_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[75] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[75] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[75] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[75] (out)                                       0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[74]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_10__9_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[74]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_10__9_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_10__9_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[74] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[74] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[74] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[74] (out)                                       0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[73]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_10__8_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[73]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_10__8_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_10__8_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[73] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[73] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[73] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[73] (out)                                       0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[72]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_10__7_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[72]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_10__7_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_10__7_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[72] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[72] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[72] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[72] (out)                                       0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[71]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_10__6_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[71]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_10__6_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_10__6_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[71] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[71] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[71] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[71] (out)                                       0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[70]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_10__5_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[70]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_10__5_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_10__5_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[70] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[70] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[70] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[70] (out)                                       0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[69]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_10__4_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[69]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_10__4_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_10__4_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[69] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[69] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[69] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[69] (out)                                       0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[68]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_10__3_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[68]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_10__3_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_10__3_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[68] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[68] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[68] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[68] (out)                                       0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[67]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_10__2_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[67]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_10__2_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_10__2_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[67] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[67] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[67] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[67] (out)                                       0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[66]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_10__1_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[66]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_10__1_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_10__1_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[66] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[66] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[66] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[66] (out)                                       0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[65]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_10__0_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[65]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_10__0_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_10__0_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[65] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[65] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[65] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[65] (out)                                       0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[64]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_11__12_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[64]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_11__12_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_11__12_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[64] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[64] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[64] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[64] (out)                                       0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[63]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_11__11_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[63]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_11__11_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_11__11_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[63] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[63] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[63] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[63] (out)                                       0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[62]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_11__10_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[62]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_11__10_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_11__10_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[62] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[62] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[62] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[62] (out)                                       0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[61]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_11__9_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[61]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_11__9_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_11__9_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[61] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[61] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[61] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[61] (out)                                       0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[60]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_11__8_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[60]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_11__8_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_11__8_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[60] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[60] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[60] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[60] (out)                                       0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[59]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_11__7_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[59]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_11__7_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_11__7_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[59] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[59] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[59] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[59] (out)                                       0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[58]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_11__6_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[58]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_11__6_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_11__6_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[58] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[58] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[58] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[58] (out)                                       0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[57]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_11__5_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[57]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_11__5_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_11__5_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[57] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[57] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[57] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[57] (out)                                       0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[56]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_11__4_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[56]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_11__4_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_11__4_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[56] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[56] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[56] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[56] (out)                                       0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[55]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_11__3_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[55]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_11__3_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_11__3_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[55] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[55] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[55] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[55] (out)                                       0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[54]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_11__2_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[54]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_11__2_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_11__2_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[54] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[54] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[54] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[54] (out)                                       0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[53]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_11__1_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[53]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_11__1_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_11__1_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[53] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[53] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[53] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[53] (out)                                       0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[52]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_11__0_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[52]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_11__0_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_11__0_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[52] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[52] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[52] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[52] (out)                                       0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[51]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_12__12_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[51]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_12__12_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_12__12_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[51] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[51] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[51] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[51] (out)                                       0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[50]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_12__11_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[50]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_12__11_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_12__11_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[50] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[50] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[50] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[50] (out)                                       0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[49]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_12__10_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[49]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_12__10_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_12__10_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[49] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[49] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[49] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[49] (out)                                       0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[48]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_12__9_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[48]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_12__9_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_12__9_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[48] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[48] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[48] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[48] (out)                                       0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[47]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_12__8_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[47]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_12__8_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_12__8_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[47] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[47] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[47] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[47] (out)                                       0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[46]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_12__7_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[46]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_12__7_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_12__7_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[46] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[46] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[46] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[46] (out)                                       0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[45]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_12__6_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[45]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_12__6_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_12__6_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[45] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[45] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[45] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[45] (out)                                       0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[44]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_12__5_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[44]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_12__5_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_12__5_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[44] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[44] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[44] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[44] (out)                                       0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[43]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_12__4_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[43]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_12__4_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_12__4_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[43] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[43] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[43] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[43] (out)                                       0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[42]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_12__3_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[42]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_12__3_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_12__3_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[42] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[42] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[42] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[42] (out)                                       0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[41]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_12__2_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[41]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_12__2_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_12__2_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[41] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[41] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[41] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[41] (out)                                       0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[40]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_12__1_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[40]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_12__1_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_12__1_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[40] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[40] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[40] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[40] (out)                                       0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[39]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_12__0_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[39]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_12__0_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_12__0_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[39] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[39] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[39] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[39] (out)                                       0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[38]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_13__12_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[38]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_13__12_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_13__12_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[38] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[38] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[38] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[38] (out)                                       0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[37]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_13__11_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[37]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_13__11_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_13__11_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[37] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[37] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[37] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[37] (out)                                       0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[36]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_13__10_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[36]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_13__10_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_13__10_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[36] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[36] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[36] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[36] (out)                                       0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[35]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_13__9_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[35]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_13__9_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_13__9_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[35] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[35] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[35] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[35] (out)                                       0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[34]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_13__8_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[34]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_13__8_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_13__8_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[34] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[34] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[34] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[34] (out)                                       0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[33]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_13__7_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[33]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_13__7_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_13__7_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[33] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[33] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[33] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[33] (out)                                       0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[32]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_13__6_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[32]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_13__6_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_13__6_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[32] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[32] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[32] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[32] (out)                                       0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[31]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_13__5_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[31]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_13__5_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_13__5_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[31] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[31] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[31] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[31] (out)                                       0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[30]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_13__4_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[30]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_13__4_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_13__4_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[30] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[30] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[30] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[30] (out)                                       0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[29]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_13__3_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[29]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_13__3_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_13__3_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[29] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[29] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[29] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[29] (out)                                       0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[28]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_13__2_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[28]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_13__2_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_13__2_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[28] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[28] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[28] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[28] (out)                                       0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[27]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_13__1_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[27]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_13__1_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_13__1_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[27] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[27] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[27] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[27] (out)                                       0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[26]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_13__0_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[26]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_13__0_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_13__0_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[26] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[26] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[26] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[26] (out)                                       0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[25]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_14__12_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[25]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_14__12_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_14__12_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[25] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[25] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[25] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[25] (out)                                       0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[24]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_14__11_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[24]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_14__11_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_14__11_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[24] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[24] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[24] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[24] (out)                                       0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[23]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_14__10_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[23]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_14__10_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_14__10_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[23] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[23] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[23] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[23] (out)                                       0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[22]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_14__9_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[22]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_14__9_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_14__9_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[22] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[22] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[22] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[22] (out)                                       0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[21]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_14__8_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[21]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_14__8_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_14__8_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[21] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[21] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[21] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[21] (out)                                       0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[20]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_14__7_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[20]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_14__7_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_14__7_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[20] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[20] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[20] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[20] (out)                                       0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[19]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_14__6_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[19]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_14__6_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_14__6_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[19] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[19] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[19] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[19] (out)                                       0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[18]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_14__5_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[18]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_14__5_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_14__5_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[18] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[18] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[18] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[18] (out)                                       0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[17]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_14__4_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[17]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_14__4_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_14__4_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[17] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[17] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[17] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[17] (out)                                       0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[16]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_14__3_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[16]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_14__3_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_14__3_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[16] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[16] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[16] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[16] (out)                                       0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[15]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_14__2_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[15]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_14__2_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_14__2_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[15] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[15] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[15] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[15] (out)                                       0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[14]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_14__1_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[14]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_14__1_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_14__1_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[14] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[14] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[14] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[14] (out)                                       0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[13]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_14__0_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[13]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_14__0_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_14__0_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[13] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[13] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[13] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[13] (out)                                       0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[12]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_15__12_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[12]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_15__12_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_15__12_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[12] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[12] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[12] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[12] (out)                                       0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[11]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_15__11_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[11]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_15__11_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_15__11_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[11] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[11] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[11] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[11] (out)                                       0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[10]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_15__10_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[10]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_15__10_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_15__10_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[10] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[10] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[10] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[10] (out)                                       0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[9]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_15__9_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[9] (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_15__9_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_15__9_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[9] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[9] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[9] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[9] (out)                                        0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[8]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_15__8_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[8] (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_15__8_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_15__8_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[8] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[8] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[8] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[8] (out)                                        0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[7]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_15__7_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[7] (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_15__7_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_15__7_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[7] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[7] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[7] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[7] (out)                                        0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[6]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_15__6_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[6] (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_15__6_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_15__6_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[6] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[6] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[6] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[6] (out)                                        0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[5]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_15__5_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[5] (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_15__5_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_15__5_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[5] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[5] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[5] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[5] (out)                                        0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[4]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_15__4_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[4] (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_15__4_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_15__4_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[4] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[4] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[4] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[4] (out)                                        0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[3]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_15__3_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[3] (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_15__3_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_15__3_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[3] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[3] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[3] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[3] (out)                                        0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[2]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_15__2_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[2] (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_15__2_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_15__2_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[2] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[2] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[2] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[2] (out)                                        0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[1]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_15__1_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[1] (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_15__1_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_15__1_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[1] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[1] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[1] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[1] (out)                                        0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_re[0]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_15__0_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re[0] (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_15__0_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg_15__0_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout[0] (reorder_WIDTH13_1)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_re[0] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_re[0] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_re[0] (out)                                        0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[207]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_0__12_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[207]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_0__12_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_0__12_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[207] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[207] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[207] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[207] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[206]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_0__11_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[206]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_0__11_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_0__11_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[206] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[206] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[206] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[206] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[205]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_0__10_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[205]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_0__10_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_0__10_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[205] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[205] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[205] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[205] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[204]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_0__9_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[204]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_0__9_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_0__9_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[204] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[204] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[204] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[204] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[203]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_0__8_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[203]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_0__8_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_0__8_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[203] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[203] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[203] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[203] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[202]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_0__7_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[202]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_0__7_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_0__7_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[202] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[202] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[202] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[202] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[201]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_0__6_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[201]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_0__6_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_0__6_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[201] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[201] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[201] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[201] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[200]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_0__5_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[200]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_0__5_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_0__5_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[200] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[200] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[200] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[200] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[199]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_0__4_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[199]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_0__4_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_0__4_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[199] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[199] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[199] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[199] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[198]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_0__3_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[198]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_0__3_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_0__3_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[198] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[198] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[198] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[198] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[197]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_0__2_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[197]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_0__2_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_0__2_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[197] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[197] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[197] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[197] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[196]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_0__1_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[196]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_0__1_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_0__1_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[196] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[196] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[196] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[196] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[195]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_0__0_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[195]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_0__0_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_0__0_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[195] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[195] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[195] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[195] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[194]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_1__12_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[194]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_1__12_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_1__12_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[194] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[194] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[194] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[194] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[193]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_1__11_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[193]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_1__11_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_1__11_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[193] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[193] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[193] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[193] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[192]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_1__10_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[192]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_1__10_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_1__10_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[192] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[192] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[192] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[192] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[191]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_1__9_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[191]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_1__9_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_1__9_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[191] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[191] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[191] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[191] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[190]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_1__8_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[190]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_1__8_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_1__8_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[190] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[190] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[190] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[190] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[189]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_1__7_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[189]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_1__7_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_1__7_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[189] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[189] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[189] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[189] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[188]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_1__6_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[188]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_1__6_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_1__6_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[188] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[188] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[188] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[188] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[187]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_1__5_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[187]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_1__5_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_1__5_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[187] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[187] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[187] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[187] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[186]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_1__4_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[186]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_1__4_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_1__4_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[186] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[186] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[186] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[186] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[185]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_1__3_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[185]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_1__3_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_1__3_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[185] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[185] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[185] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[185] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[184]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_1__2_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[184]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_1__2_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_1__2_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[184] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[184] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[184] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[184] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[183]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_1__1_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[183]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_1__1_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_1__1_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[183] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[183] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[183] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[183] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[182]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_1__0_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[182]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_1__0_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_1__0_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[182] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[182] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[182] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[182] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[181]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_2__12_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[181]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_2__12_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_2__12_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[181] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[181] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[181] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[181] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[180]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_2__11_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[180]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_2__11_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_2__11_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[180] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[180] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[180] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[180] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[179]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_2__10_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[179]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_2__10_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_2__10_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[179] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[179] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[179] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[179] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[178]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_2__9_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[178]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_2__9_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_2__9_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[178] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[178] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[178] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[178] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[177]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_2__8_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[177]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_2__8_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_2__8_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[177] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[177] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[177] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[177] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[176]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_2__7_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[176]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_2__7_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_2__7_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[176] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[176] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[176] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[176] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[175]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_2__6_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[175]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_2__6_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_2__6_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[175] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[175] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[175] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[175] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[174]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_2__5_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[174]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_2__5_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_2__5_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[174] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[174] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[174] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[174] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[173]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_2__4_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[173]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_2__4_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_2__4_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[173] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[173] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[173] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[173] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[172]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_2__3_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[172]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_2__3_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_2__3_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[172] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[172] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[172] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[172] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[171]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_2__2_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[171]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_2__2_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_2__2_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[171] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[171] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[171] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[171] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[170]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_2__1_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[170]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_2__1_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_2__1_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[170] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[170] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[170] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[170] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[169]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_2__0_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[169]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_2__0_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_2__0_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[169] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[169] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[169] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[169] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[168]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_3__12_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[168]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_3__12_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_3__12_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[168] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[168] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[168] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[168] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[167]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_3__11_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[167]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_3__11_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_3__11_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[167] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[167] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[167] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[167] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[166]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_3__10_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[166]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_3__10_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_3__10_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[166] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[166] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[166] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[166] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[165]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_3__9_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[165]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_3__9_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_3__9_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[165] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[165] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[165] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[165] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[164]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_3__8_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[164]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_3__8_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_3__8_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[164] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[164] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[164] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[164] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[163]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_3__7_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[163]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_3__7_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_3__7_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[163] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[163] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[163] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[163] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[162]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_3__6_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[162]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_3__6_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_3__6_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[162] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[162] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[162] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[162] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[161]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_3__5_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[161]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_3__5_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_3__5_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[161] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[161] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[161] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[161] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[160]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_3__4_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[160]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_3__4_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_3__4_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[160] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[160] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[160] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[160] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[159]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_3__3_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[159]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_3__3_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_3__3_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[159] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[159] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[159] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[159] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[158]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_3__2_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[158]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_3__2_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_3__2_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[158] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[158] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[158] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[158] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[157]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_3__1_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[157]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_3__1_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_3__1_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[157] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[157] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[157] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[157] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[156]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_3__0_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[156]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_3__0_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_3__0_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[156] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[156] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[156] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[156] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[155]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_4__12_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[155]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_4__12_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_4__12_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[155] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[155] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[155] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[155] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[154]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_4__11_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[154]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_4__11_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_4__11_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[154] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[154] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[154] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[154] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[153]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_4__10_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[153]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_4__10_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_4__10_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[153] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[153] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[153] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[153] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[152]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_4__9_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[152]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_4__9_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_4__9_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[152] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[152] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[152] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[152] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[151]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_4__8_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[151]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_4__8_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_4__8_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[151] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[151] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[151] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[151] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[150]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_4__7_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[150]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_4__7_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_4__7_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[150] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[150] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[150] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[150] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[149]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_4__6_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[149]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_4__6_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_4__6_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[149] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[149] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[149] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[149] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[148]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_4__5_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[148]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_4__5_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_4__5_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[148] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[148] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[148] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[148] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[147]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_4__4_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[147]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_4__4_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_4__4_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[147] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[147] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[147] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[147] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[146]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_4__3_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[146]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_4__3_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_4__3_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[146] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[146] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[146] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[146] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[145]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_4__2_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[145]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_4__2_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_4__2_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[145] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[145] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[145] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[145] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[144]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_4__1_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[144]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_4__1_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_4__1_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[144] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[144] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[144] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[144] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[143]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_4__0_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[143]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_4__0_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_4__0_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[143] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[143] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[143] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[143] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[142]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_5__12_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[142]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_5__12_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_5__12_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[142] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[142] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[142] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[142] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[141]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_5__11_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[141]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_5__11_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_5__11_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[141] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[141] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[141] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[141] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[140]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_5__10_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[140]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_5__10_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_5__10_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[140] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[140] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[140] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[140] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[139]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_5__9_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[139]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_5__9_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_5__9_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[139] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[139] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[139] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[139] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[138]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_5__8_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[138]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_5__8_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_5__8_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[138] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[138] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[138] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[138] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[137]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_5__7_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[137]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_5__7_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_5__7_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[137] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[137] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[137] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[137] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[136]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_5__6_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[136]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_5__6_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_5__6_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[136] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[136] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[136] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[136] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[135]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_5__5_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[135]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_5__5_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_5__5_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[135] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[135] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[135] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[135] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[134]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_5__4_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[134]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_5__4_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_5__4_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[134] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[134] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[134] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[134] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[133]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_5__3_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[133]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_5__3_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_5__3_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[133] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[133] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[133] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[133] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[132]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_5__2_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[132]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_5__2_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_5__2_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[132] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[132] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[132] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[132] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[131]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_5__1_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[131]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_5__1_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_5__1_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[131] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[131] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[131] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[131] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[130]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_5__0_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[130]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_5__0_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_5__0_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[130] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[130] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[130] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[130] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[129]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_6__12_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[129]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_6__12_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_6__12_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[129] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[129] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[129] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[129] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[128]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_6__11_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[128]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_6__11_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_6__11_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[128] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[128] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[128] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[128] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[127]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_6__10_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[127]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_6__10_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_6__10_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[127] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[127] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[127] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[127] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[126]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_6__9_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[126]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_6__9_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_6__9_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[126] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[126] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[126] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[126] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[125]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_6__8_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[125]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_6__8_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_6__8_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[125] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[125] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[125] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[125] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[124]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_6__7_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[124]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_6__7_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_6__7_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[124] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[124] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[124] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[124] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[123]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_6__6_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[123]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_6__6_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_6__6_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[123] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[123] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[123] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[123] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[122]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_6__5_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[122]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_6__5_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_6__5_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[122] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[122] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[122] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[122] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[121]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_6__4_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[121]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_6__4_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_6__4_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[121] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[121] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[121] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[121] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[120]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_6__3_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[120]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_6__3_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_6__3_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[120] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[120] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[120] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[120] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[119]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_6__2_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[119]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_6__2_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_6__2_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[119] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[119] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[119] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[119] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[118]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_6__1_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[118]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_6__1_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_6__1_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[118] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[118] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[118] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[118] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[117]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_6__0_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[117]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_6__0_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_6__0_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[117] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[117] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[117] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[117] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[116]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_7__12_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[116]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_7__12_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_7__12_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[116] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[116] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[116] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[116] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[115]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_7__11_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[115]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_7__11_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_7__11_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[115] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[115] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[115] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[115] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[114]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_7__10_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[114]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_7__10_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_7__10_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[114] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[114] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[114] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[114] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[113]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_7__9_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[113]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_7__9_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_7__9_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[113] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[113] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[113] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[113] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[112]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_7__8_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[112]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_7__8_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_7__8_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[112] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[112] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[112] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[112] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[111]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_7__7_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[111]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_7__7_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_7__7_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[111] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[111] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[111] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[111] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[110]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_7__6_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[110]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_7__6_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_7__6_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[110] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[110] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[110] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[110] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[109]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_7__5_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[109]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_7__5_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_7__5_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[109] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[109] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[109] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[109] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[108]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_7__4_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[108]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_7__4_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_7__4_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[108] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[108] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[108] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[108] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[107]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_7__3_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[107]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_7__3_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_7__3_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[107] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[107] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[107] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[107] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[106]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_7__2_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[106]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_7__2_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_7__2_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[106] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[106] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[106] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[106] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[105]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_7__1_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[105]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_7__1_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_7__1_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[105] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[105] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[105] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[105] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[104]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_7__0_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[104]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_7__0_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_7__0_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[104] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[104] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[104] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[104] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[103]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_8__12_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[103]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_8__12_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_8__12_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[103] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[103] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[103] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[103] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[102]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_8__11_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[102]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_8__11_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_8__11_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[102] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[102] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[102] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[102] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[101]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_8__10_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[101]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_8__10_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_8__10_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[101] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[101] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[101] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[101] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[100]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_8__9_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[100]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_8__9_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_8__9_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[100] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[100] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[100] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[100] (out)                                      0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[99]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_8__8_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[99]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_8__8_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_8__8_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[99] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[99] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[99] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[99] (out)                                       0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[98]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_8__7_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[98]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_8__7_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_8__7_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[98] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[98] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[98] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[98] (out)                                       0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[97]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_8__6_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[97]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_8__6_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_8__6_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[97] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[97] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[97] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[97] (out)                                       0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[96]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_8__5_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[96]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_8__5_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_8__5_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[96] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[96] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[96] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[96] (out)                                       0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[95]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_8__4_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[95]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_8__4_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_8__4_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[95] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[95] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[95] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[95] (out)                                       0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[94]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_8__3_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[94]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_8__3_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_8__3_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[94] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[94] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[94] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[94] (out)                                       0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[93]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_8__2_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[93]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_8__2_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_8__2_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[93] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[93] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[93] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[93] (out)                                       0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[92]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_8__1_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[92]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_8__1_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_8__1_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[92] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[92] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[92] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[92] (out)                                       0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[91]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_8__0_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[91]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_8__0_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_8__0_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[91] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[91] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[91] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[91] (out)                                       0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[90]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_9__12_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[90]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_9__12_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_9__12_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[90] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[90] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[90] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[90] (out)                                       0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[89]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_9__11_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[89]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_9__11_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_9__11_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[89] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[89] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[89] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[89] (out)                                       0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[88]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_9__10_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[88]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_9__10_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_9__10_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[88] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[88] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[88] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[88] (out)                                       0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[87]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_9__9_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[87]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_9__9_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_9__9_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[87] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[87] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[87] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[87] (out)                                       0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[86]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_9__8_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[86]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_9__8_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_9__8_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[86] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[86] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[86] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[86] (out)                                       0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[85]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_9__7_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[85]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_9__7_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_9__7_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[85] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[85] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[85] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[85] (out)                                       0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[84]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_9__6_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[84]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_9__6_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_9__6_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[84] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[84] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[84] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[84] (out)                                       0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[83]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_9__5_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[83]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_9__5_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_9__5_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[83] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[83] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[83] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[83] (out)                                       0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[82]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_9__4_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[82]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_9__4_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_9__4_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[82] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[82] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[82] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[82] (out)                                       0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[81]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_9__3_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[81]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_9__3_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_9__3_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[81] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[81] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[81] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[81] (out)                                       0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[80]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_9__2_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[80]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_9__2_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_9__2_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[80] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[80] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[80] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[80] (out)                                       0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[79]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_9__1_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[79]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_9__1_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_9__1_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[79] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[79] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[79] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[79] (out)                                       0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[78]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_9__0_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[78]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_9__0_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_9__0_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[78] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[78] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[78] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[78] (out)                                       0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[77]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_10__12_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[77]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_10__12_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_10__12_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[77] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[77] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[77] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[77] (out)                                       0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[76]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_10__11_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[76]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_10__11_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_10__11_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[76] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[76] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[76] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[76] (out)                                       0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[75]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_10__10_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[75]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_10__10_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_10__10_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[75] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[75] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[75] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[75] (out)                                       0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[74]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_10__9_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[74]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_10__9_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_10__9_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[74] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[74] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[74] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[74] (out)                                       0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[73]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_10__8_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[73]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_10__8_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_10__8_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[73] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[73] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[73] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[73] (out)                                       0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[72]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_10__7_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[72]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_10__7_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_10__7_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[72] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[72] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[72] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[72] (out)                                       0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[71]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_10__6_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[71]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_10__6_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_10__6_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[71] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[71] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[71] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[71] (out)                                       0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[70]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_10__5_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[70]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_10__5_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_10__5_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[70] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[70] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[70] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[70] (out)                                       0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[69]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_10__4_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[69]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_10__4_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_10__4_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[69] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[69] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[69] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[69] (out)                                       0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[68]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_10__3_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[68]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_10__3_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_10__3_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[68] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[68] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[68] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[68] (out)                                       0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[67]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_10__2_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[67]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_10__2_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_10__2_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[67] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[67] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[67] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[67] (out)                                       0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[66]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_10__1_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[66]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_10__1_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_10__1_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[66] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[66] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[66] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[66] (out)                                       0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[65]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_10__0_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[65]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_10__0_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_10__0_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[65] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[65] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[65] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[65] (out)                                       0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[64]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_11__12_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[64]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_11__12_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_11__12_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[64] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[64] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[64] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[64] (out)                                       0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[63]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_11__11_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[63]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_11__11_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_11__11_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[63] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[63] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[63] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[63] (out)                                       0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[62]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_11__10_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[62]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_11__10_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_11__10_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[62] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[62] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[62] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[62] (out)                                       0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[61]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_11__9_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[61]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_11__9_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_11__9_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[61] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[61] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[61] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[61] (out)                                       0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[60]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_11__8_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[60]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_11__8_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_11__8_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[60] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[60] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[60] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[60] (out)                                       0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[59]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_11__7_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[59]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_11__7_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_11__7_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[59] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[59] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[59] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[59] (out)                                       0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[58]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_11__6_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[58]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_11__6_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_11__6_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[58] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[58] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[58] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[58] (out)                                       0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[57]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_11__5_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[57]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_11__5_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_11__5_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[57] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[57] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[57] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[57] (out)                                       0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[56]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_11__4_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[56]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_11__4_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_11__4_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[56] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[56] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[56] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[56] (out)                                       0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[55]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_11__3_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[55]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_11__3_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_11__3_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[55] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[55] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[55] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[55] (out)                                       0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[54]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_11__2_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[54]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_11__2_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_11__2_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[54] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[54] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[54] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[54] (out)                                       0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[53]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_11__1_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[53]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_11__1_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_11__1_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[53] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[53] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[53] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[53] (out)                                       0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[52]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_11__0_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[52]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_11__0_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_11__0_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[52] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[52] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[52] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[52] (out)                                       0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[51]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_12__12_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[51]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_12__12_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_12__12_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[51] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[51] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[51] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[51] (out)                                       0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[50]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_12__11_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[50]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_12__11_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_12__11_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[50] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[50] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[50] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[50] (out)                                       0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[49]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_12__10_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[49]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_12__10_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_12__10_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[49] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[49] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[49] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[49] (out)                                       0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[48]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_12__9_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[48]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_12__9_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_12__9_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[48] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[48] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[48] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[48] (out)                                       0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[47]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_12__8_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[47]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_12__8_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_12__8_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[47] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[47] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[47] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[47] (out)                                       0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[46]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_12__7_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[46]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_12__7_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_12__7_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[46] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[46] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[46] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[46] (out)                                       0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[45]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_12__6_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[45]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_12__6_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_12__6_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[45] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[45] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[45] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[45] (out)                                       0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[44]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_12__5_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[44]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_12__5_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_12__5_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[44] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[44] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[44] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[44] (out)                                       0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[43]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_12__4_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[43]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_12__4_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_12__4_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[43] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[43] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[43] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[43] (out)                                       0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[42]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_12__3_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[42]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_12__3_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_12__3_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[42] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[42] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[42] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[42] (out)                                       0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[41]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_12__2_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[41]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_12__2_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_12__2_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[41] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[41] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[41] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[41] (out)                                       0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[40]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_12__1_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[40]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_12__1_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_12__1_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[40] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[40] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[40] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[40] (out)                                       0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[39]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_12__0_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[39]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_12__0_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_12__0_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[39] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[39] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[39] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[39] (out)                                       0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[38]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_13__12_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[38]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_13__12_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_13__12_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[38] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[38] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[38] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[38] (out)                                       0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[37]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_13__11_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[37]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_13__11_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_13__11_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[37] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[37] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[37] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[37] (out)                                       0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[36]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_13__10_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[36]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_13__10_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_13__10_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[36] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[36] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[36] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[36] (out)                                       0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[35]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_13__9_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[35]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_13__9_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_13__9_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[35] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[35] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[35] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[35] (out)                                       0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[34]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_13__8_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[34]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_13__8_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_13__8_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[34] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[34] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[34] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[34] (out)                                       0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[33]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_13__7_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[33]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_13__7_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_13__7_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[33] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[33] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[33] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[33] (out)                                       0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[32]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_13__6_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[32]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_13__6_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_13__6_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[32] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[32] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[32] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[32] (out)                                       0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[31]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_13__5_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[31]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_13__5_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_13__5_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[31] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[31] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[31] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[31] (out)                                       0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[30]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_13__4_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[30]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_13__4_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_13__4_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[30] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[30] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[30] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[30] (out)                                       0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[29]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_13__3_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[29]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_13__3_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_13__3_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[29] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[29] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[29] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[29] (out)                                       0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[28]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_13__2_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[28]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_13__2_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_13__2_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[28] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[28] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[28] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[28] (out)                                       0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[27]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_13__1_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[27]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_13__1_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_13__1_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[27] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[27] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[27] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[27] (out)                                       0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[26]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_13__0_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[26]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_13__0_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_13__0_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[26] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[26] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[26] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[26] (out)                                       0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[25]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_14__12_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[25]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_14__12_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_14__12_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[25] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[25] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[25] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[25] (out)                                       0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[24]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_14__11_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[24]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_14__11_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_14__11_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[24] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[24] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[24] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[24] (out)                                       0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[23]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_14__10_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[23]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_14__10_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_14__10_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[23] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[23] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[23] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[23] (out)                                       0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[22]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_14__9_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[22]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_14__9_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_14__9_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[22] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[22] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[22] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[22] (out)                                       0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[21]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_14__8_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[21]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_14__8_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_14__8_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[21] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[21] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[21] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[21] (out)                                       0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[20]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_14__7_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[20]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_14__7_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_14__7_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[20] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[20] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[20] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[20] (out)                                       0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[19]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_14__6_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[19]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_14__6_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_14__6_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[19] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[19] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[19] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[19] (out)                                       0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[18]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_14__5_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[18]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_14__5_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_14__5_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[18] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[18] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[18] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[18] (out)                                       0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[17]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_14__4_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[17]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_14__4_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_14__4_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[17] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[17] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[17] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[17] (out)                                       0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[16]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_14__3_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[16]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_14__3_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_14__3_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[16] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[16] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[16] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[16] (out)                                       0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[15]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_14__2_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[15]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_14__2_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_14__2_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[15] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[15] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[15] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[15] (out)                                       0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[14]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_14__1_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[14]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_14__1_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_14__1_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[14] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[14] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[14] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[14] (out)                                       0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[13]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_14__0_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[13]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_14__0_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_14__0_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[13] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[13] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[13] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[13] (out)                                       0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[12]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_15__12_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[12]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_15__12_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_15__12_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[12] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[12] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[12] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[12] (out)                                       0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[11]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_15__11_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[11]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_15__11_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_15__11_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[11] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[11] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[11] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[11] (out)                                       0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[10]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_15__10_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[10]
            (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_15__10_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_15__10_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[10] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[10] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[10] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[10] (out)                                       0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[9]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_15__9_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[9] (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_15__9_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_15__9_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[9] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[9] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[9] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[9] (out)                                        0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[8]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_15__8_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[8] (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_15__8_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_15__8_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[8] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[8] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[8] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[8] (out)                                        0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[7]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_15__7_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[7] (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_15__7_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_15__7_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[7] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[7] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[7] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[7] (out)                                        0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[6]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_15__6_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[6] (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_15__6_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_15__6_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[6] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[6] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[6] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[6] (out)                                        0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[5]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_15__5_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[5] (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_15__5_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_15__5_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[5] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[5] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[5] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[5] (out)                                        0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[4]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_15__4_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[4] (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_15__4_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_15__4_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[4] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[4] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[4] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[4] (out)                                        0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[3]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_15__3_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[3] (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_15__3_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_15__3_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[3] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[3] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[3] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[3] (out)                                        0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[2]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_15__2_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[2] (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_15__2_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_15__2_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[2] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[2] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[2] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[2] (out)                                        0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[1]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_15__1_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[1] (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_15__1_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_15__1_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[1] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[1] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[1] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[1] (out)                                        0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : dout_im[0]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_15__0_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im[0] (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_15__0_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
                                                          0.00       0.00 r
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout_reg_15__0_/Q (SC7P5T_SDFFRQX1_S_CSC20L)
                                                         58.87      58.87 f
  U_BF_2/U_BF_2_2/U_REORDER_IM/final_dout[0] (reorder_WIDTH13_0)
                                                          0.00      58.87 f
  U_BF_2/U_BF_2_2/dout_im[0] (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      58.87 f
  U_BF_2/dout_im[0] (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      58.87 f
  dout_im[0] (out)                                        0.00      58.87 f
  data arrival time                                                 58.87

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -58.87
  --------------------------------------------------------------------------
  slack (MET)                                                     1221.13


1
****************************************
To : output_en
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 14:34:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_BF_2/U_BF_2_2/bf_2_2_en_reg
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: output_en (output port clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_BF_2/U_BF_2_2/bf_2_2_en_reg/CLK (SC7P5T_SDFFRQX2_A_CSC20L)
                                                          0.00 #     0.00 r
  U_BF_2/U_BF_2_2/bf_2_2_en_reg/Q (SC7P5T_SDFFRQX2_A_CSC20L)
                                                         59.80      59.80 f
  U_BF_2/U_BF_2_2/bf_2_2_en (butterfly_2_2_I_WIDTH15_O_WIDTH13_DATA_WIDTH16)
                                                          0.00      59.80 f
  U_BF_2/bf_2_o_en (butterfly_2_WIDTH_2_0_IN12_WIDTH_2_0_OUT13_WIDTH_2_1_OUT15_WIDTH_2_2_OUT13_DATA_WIDTH16)
                                                          0.00      59.80 f
  output_en (out)                                         0.00      59.80 f
  data arrival time                                                 59.80

  clock cnt_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  output external delay                                 -70.00    1280.00
  data required time                                              1280.00
  --------------------------------------------------------------------------
  data required time                                              1280.00
  data arrival time                                                -59.80
  --------------------------------------------------------------------------
  slack (MET)                                                     1220.20


1
