22:59:28 INFO  : Registering command handlers for Vitis TCF services
22:59:28 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Xilinx_projects\gyro2tester\vitis\temp_xsdb_launch_script.tcl
22:59:28 INFO  : Platform repository initialization has completed.
22:59:30 INFO  : XSCT server has started successfully.
22:59:30 INFO  : plnx-install-location is set to ''
22:59:30 INFO  : Successfully done setting XSCT server connection channel  
22:59:30 INFO  : Successfully done query RDI_DATADIR 
22:59:30 INFO  : Successfully done setting workspace for the tool. 
23:00:45 INFO  : Result from executing command 'getProjects': design_2_wrapper
23:00:45 INFO  : Result from executing command 'getPlatforms': 
23:02:23 INFO  : Result from executing command 'getProjects': design_2_wrapper
23:02:23 INFO  : Result from executing command 'getPlatforms': design_2_wrapper|C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/design_2_wrapper.xpfm
23:12:05 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
23:12:59 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
23:13:44 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
23:13:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:13:59 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
23:13:59 INFO  : 'jtag frequency' command is executed.
23:13:59 INFO  : Context for 'APU' is selected.
23:14:00 INFO  : System reset is completed.
23:14:03 INFO  : 'after 3000' command is executed.
23:14:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
23:14:05 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
23:14:06 INFO  : Context for 'APU' is selected.
23:14:06 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
23:14:06 INFO  : 'configparams force-mem-access 1' command is executed.
23:14:06 INFO  : Context for 'APU' is selected.
23:14:06 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
23:14:09 INFO  : 'ps7_init' command is executed.
23:14:09 INFO  : 'ps7_post_config' command is executed.
23:14:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:14:10 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:14:10 INFO  : 'configparams force-mem-access 0' command is executed.
23:14:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

23:28:08 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
23:28:14 INFO  : Disconnected from the channel tcfchan#2.
23:42:20 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
23:42:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:42:37 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
23:42:38 INFO  : 'jtag frequency' command is executed.
23:42:38 INFO  : Context for 'APU' is selected.
23:42:38 INFO  : System reset is completed.
23:42:41 INFO  : 'after 3000' command is executed.
23:42:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
23:42:43 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
23:42:43 INFO  : Context for 'APU' is selected.
23:42:44 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
23:42:44 INFO  : 'configparams force-mem-access 1' command is executed.
23:42:44 INFO  : Context for 'APU' is selected.
23:42:44 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
23:42:46 INFO  : 'ps7_init' command is executed.
23:42:46 INFO  : 'ps7_post_config' command is executed.
23:42:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:42:47 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:42:47 INFO  : 'configparams force-mem-access 0' command is executed.
23:42:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

00:58:01 INFO  : Disconnected from the channel tcfchan#3.
00:59:04 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
00:59:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:59:31 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
00:59:31 INFO  : 'jtag frequency' command is executed.
00:59:31 INFO  : Context for 'APU' is selected.
00:59:31 INFO  : System reset is completed.
00:59:34 INFO  : 'after 3000' command is executed.
00:59:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
00:59:37 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
00:59:37 INFO  : Context for 'APU' is selected.
00:59:37 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
00:59:37 INFO  : 'configparams force-mem-access 1' command is executed.
00:59:37 INFO  : Context for 'APU' is selected.
00:59:37 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
00:59:39 INFO  : 'ps7_init' command is executed.
00:59:39 INFO  : 'ps7_post_config' command is executed.
00:59:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:59:40 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:59:40 INFO  : 'configparams force-mem-access 0' command is executed.
00:59:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

01:03:12 INFO  : Disconnected from the channel tcfchan#4.
01:13:49 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
01:13:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:13:59 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
01:13:59 INFO  : 'jtag frequency' command is executed.
01:13:59 INFO  : Context for 'APU' is selected.
01:13:59 INFO  : System reset is completed.
01:14:02 INFO  : 'after 3000' command is executed.
01:14:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
01:14:05 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
01:14:05 INFO  : Context for 'APU' is selected.
01:14:05 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
01:14:05 INFO  : 'configparams force-mem-access 1' command is executed.
01:14:06 INFO  : Context for 'APU' is selected.
01:14:06 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
01:14:08 INFO  : 'ps7_init' command is executed.
01:14:08 INFO  : 'ps7_post_config' command is executed.
01:14:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:14:09 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:14:09 INFO  : 'configparams force-mem-access 0' command is executed.
01:14:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

01:16:53 INFO  : Disconnected from the channel tcfchan#5.
01:19:42 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
01:20:55 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
01:22:25 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
01:22:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:22:40 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
01:22:41 INFO  : 'jtag frequency' command is executed.
01:22:41 INFO  : Context for 'APU' is selected.
01:22:41 INFO  : System reset is completed.
01:22:44 INFO  : 'after 3000' command is executed.
01:22:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
01:22:46 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
01:22:46 INFO  : Context for 'APU' is selected.
01:22:46 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
01:22:47 INFO  : 'configparams force-mem-access 1' command is executed.
01:22:47 INFO  : Context for 'APU' is selected.
01:22:47 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
01:22:49 INFO  : 'ps7_init' command is executed.
01:22:49 INFO  : 'ps7_post_config' command is executed.
01:22:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:22:49 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:22:49 INFO  : 'configparams force-mem-access 0' command is executed.
01:22:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

02:01:32 INFO  : Disconnected from the channel tcfchan#6.
02:03:51 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
02:04:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:04:07 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
02:04:07 INFO  : 'jtag frequency' command is executed.
02:04:07 INFO  : Context for 'APU' is selected.
02:04:07 INFO  : System reset is completed.
02:04:10 INFO  : 'after 3000' command is executed.
02:04:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
02:04:12 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
02:04:12 INFO  : Context for 'APU' is selected.
02:04:13 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
02:04:13 INFO  : 'configparams force-mem-access 1' command is executed.
02:04:13 INFO  : Context for 'APU' is selected.
02:04:13 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
02:04:15 INFO  : 'ps7_init' command is executed.
02:04:15 INFO  : 'ps7_post_config' command is executed.
02:04:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:04:16 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:04:16 INFO  : 'configparams force-mem-access 0' command is executed.
02:04:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

02:15:20 INFO  : Disconnected from the channel tcfchan#7.
02:17:00 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
02:18:24 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
02:18:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:18:43 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
02:18:43 INFO  : 'jtag frequency' command is executed.
02:18:43 INFO  : Context for 'APU' is selected.
02:18:43 INFO  : System reset is completed.
02:18:46 INFO  : 'after 3000' command is executed.
02:18:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
02:18:49 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
02:18:49 INFO  : Context for 'APU' is selected.
02:18:49 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
02:18:49 INFO  : 'configparams force-mem-access 1' command is executed.
02:18:49 INFO  : Context for 'APU' is selected.
02:18:49 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
02:18:52 INFO  : 'ps7_init' command is executed.
02:18:52 INFO  : 'ps7_post_config' command is executed.
02:18:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:18:53 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:18:53 INFO  : 'configparams force-mem-access 0' command is executed.
02:18:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

02:42:58 INFO  : Disconnected from the channel tcfchan#8.
02:44:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:44:12 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
02:44:12 INFO  : 'jtag frequency' command is executed.
02:44:12 INFO  : Context for 'APU' is selected.
02:44:12 INFO  : System reset is completed.
02:44:15 INFO  : 'after 3000' command is executed.
02:44:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
02:44:18 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
02:44:18 INFO  : Context for 'APU' is selected.
02:44:18 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
02:44:18 INFO  : 'configparams force-mem-access 1' command is executed.
02:44:18 INFO  : Context for 'APU' is selected.
02:44:18 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
02:44:20 INFO  : 'ps7_init' command is executed.
02:44:20 INFO  : 'ps7_post_config' command is executed.
02:44:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:44:21 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:44:21 INFO  : 'configparams force-mem-access 0' command is executed.
02:44:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

03:16:18 INFO  : Disconnected from the channel tcfchan#9.
03:16:53 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
03:17:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:17:55 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
03:17:55 INFO  : 'jtag frequency' command is executed.
03:17:55 INFO  : Context for 'APU' is selected.
03:17:55 INFO  : System reset is completed.
03:17:58 INFO  : 'after 3000' command is executed.
03:17:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
03:18:00 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
03:18:01 INFO  : Context for 'APU' is selected.
03:18:01 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
03:18:01 INFO  : 'configparams force-mem-access 1' command is executed.
03:18:01 INFO  : Context for 'APU' is selected.
03:18:01 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
03:18:03 INFO  : 'ps7_init' command is executed.
03:18:03 INFO  : 'ps7_post_config' command is executed.
03:18:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:18:04 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:18:04 INFO  : 'configparams force-mem-access 0' command is executed.
03:18:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

03:35:22 INFO  : Disconnected from the channel tcfchan#10.
03:36:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:36:10 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
03:36:10 INFO  : 'jtag frequency' command is executed.
03:36:10 INFO  : Context for 'APU' is selected.
03:36:10 INFO  : System reset is completed.
03:36:13 INFO  : 'after 3000' command is executed.
03:36:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
03:36:16 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
03:36:16 INFO  : Context for 'APU' is selected.
03:36:16 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
03:36:16 INFO  : 'configparams force-mem-access 1' command is executed.
03:36:17 INFO  : Context for 'APU' is selected.
03:36:17 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
03:36:19 INFO  : 'ps7_init' command is executed.
03:36:19 INFO  : 'ps7_post_config' command is executed.
03:36:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:36:20 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:36:20 INFO  : 'configparams force-mem-access 0' command is executed.
03:36:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

03:36:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:36:21 INFO  : 'con' command is executed.
03:36:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

03:36:21 INFO  : Launch script is exported to file 'C:\Xilinx_projects\gyro2tester\vitis\dmaTest_system\_ide\scripts\debugger_dmatest-default.tcl'
03:37:39 INFO  : Disconnected from the channel tcfchan#11.
03:39:00 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
03:39:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:39:13 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
03:39:13 INFO  : 'jtag frequency' command is executed.
03:39:13 INFO  : Context for 'APU' is selected.
03:39:13 INFO  : System reset is completed.
03:39:16 INFO  : 'after 3000' command is executed.
03:39:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
03:39:19 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
03:39:19 INFO  : Context for 'APU' is selected.
03:39:19 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
03:39:19 INFO  : 'configparams force-mem-access 1' command is executed.
03:39:19 INFO  : Context for 'APU' is selected.
03:39:19 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
03:39:22 INFO  : 'ps7_init' command is executed.
03:39:22 INFO  : 'ps7_post_config' command is executed.
03:39:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:39:23 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:39:23 INFO  : 'configparams force-mem-access 0' command is executed.
03:39:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

03:39:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:39:24 INFO  : 'con' command is executed.
03:39:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

03:39:24 INFO  : Launch script is exported to file 'C:\Xilinx_projects\gyro2tester\vitis\dmaTest_system\_ide\scripts\debugger_dmatest-default.tcl'
03:41:26 INFO  : Disconnected from the channel tcfchan#12.
20:44:56 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Xilinx_projects\gyro2tester\vitis\temp_xsdb_launch_script.tcl
20:45:00 INFO  : XSCT server has started successfully.
20:45:00 INFO  : plnx-install-location is set to ''
20:45:00 INFO  : Successfully done setting XSCT server connection channel  
20:45:00 INFO  : Successfully done setting workspace for the tool. 
20:45:02 ERROR : Error encountered while initializing user repository paths
Reason: No Platforms Found.


20:45:02 INFO  : Platform repository initialization has completed.
20:45:02 INFO  : Registering command handlers for Vitis TCF services
20:45:02 INFO  : Successfully done query RDI_DATADIR 
20:46:37 WARN  : An unexpected exception occurred in the module 'platform project logging'
20:47:58 INFO  : Result from executing command 'getProjects': design_2_wrapper
20:47:58 INFO  : Result from executing command 'getPlatforms': 
20:48:22 INFO  : The hardware specification used by project 'dmaTest' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
20:48:25 INFO  : The file 'C:\Xilinx_projects\gyro2tester\vitis\dmaTest\_ide\bitstream\design_2_wrapper.bit' stored in project is removed.
20:48:25 INFO  : The updated bitstream files are copied from platform to folder 'C:\Xilinx_projects\gyro2tester\vitis\dmaTest\_ide\bitstream' in project 'dmaTest'.
20:48:26 INFO  : The file 'C:\Xilinx_projects\gyro2tester\vitis\dmaTest\_ide\psinit\ps7_init.tcl' stored in project is removed.
20:48:32 INFO  : The updated ps init files are copied from platform to folder 'C:\Xilinx_projects\gyro2tester\vitis\dmaTest\_ide\psinit' in project 'dmaTest'.
20:50:51 INFO  : Result from executing command 'getProjects': design_2_wrapper
20:50:51 INFO  : Result from executing command 'getPlatforms': design_2_wrapper|C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/design_2_wrapper.xpfm
20:54:51 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
20:54:51 INFO  : Updating application flags with new BSP settings...
20:54:51 INFO  : Successfully updated application flags for project dmaTest.
20:55:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:55:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

20:55:27 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
20:55:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:55:59 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
20:55:59 INFO  : 'jtag frequency' command is executed.
20:55:59 INFO  : Context for 'APU' is selected.
20:55:59 INFO  : System reset is completed.
20:56:02 INFO  : 'after 3000' command is executed.
20:56:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
20:56:05 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
20:56:05 INFO  : Context for 'APU' is selected.
20:56:05 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
20:56:05 INFO  : 'configparams force-mem-access 1' command is executed.
20:56:05 INFO  : Context for 'APU' is selected.
20:56:05 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
20:56:07 INFO  : 'ps7_init' command is executed.
20:56:07 INFO  : 'ps7_post_config' command is executed.
20:56:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:56:08 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:56:08 INFO  : 'configparams force-mem-access 0' command is executed.
20:56:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

21:02:54 INFO  : Disconnected from the channel tcfchan#4.
21:41:41 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
21:44:13 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
21:44:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:44:25 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
21:44:25 INFO  : 'jtag frequency' command is executed.
21:44:25 INFO  : Context for 'APU' is selected.
21:44:25 INFO  : System reset is completed.
21:44:28 INFO  : 'after 3000' command is executed.
21:44:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
21:44:31 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
21:44:31 INFO  : Context for 'APU' is selected.
21:44:31 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
21:44:31 INFO  : 'configparams force-mem-access 1' command is executed.
21:44:31 INFO  : Context for 'APU' is selected.
21:44:31 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
21:44:32 INFO  : 'ps7_init' command is executed.
21:44:32 INFO  : 'ps7_post_config' command is executed.
21:44:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:44:33 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:44:33 INFO  : 'configparams force-mem-access 0' command is executed.
21:44:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

21:51:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:51:18 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
21:51:18 INFO  : 'jtag frequency' command is executed.
21:51:18 INFO  : Context for 'APU' is selected.
21:51:19 INFO  : System reset is completed.
21:51:22 INFO  : 'after 3000' command is executed.
21:51:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
21:51:25 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
21:51:25 INFO  : Context for 'APU' is selected.
21:51:25 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
21:51:25 INFO  : 'configparams force-mem-access 1' command is executed.
21:51:25 INFO  : Context for 'APU' is selected.
21:51:25 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
21:51:27 INFO  : 'ps7_init' command is executed.
21:51:27 INFO  : 'ps7_post_config' command is executed.
21:51:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:51:28 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:51:28 INFO  : 'configparams force-mem-access 0' command is executed.
21:51:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

21:51:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:51:29 INFO  : 'con' command is executed.
21:51:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:51:29 INFO  : Launch script is exported to file 'C:\Xilinx_projects\gyro2tester\vitis\dmaTest_system\_ide\scripts\debugger_dmatest-default.tcl'
21:55:49 INFO  : Disconnected from the channel tcfchan#5.
21:55:59 WARN  : channel "tcfchan#5" closed
21:56:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:56:33 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
21:56:33 INFO  : 'jtag frequency' command is executed.
21:56:33 INFO  : Context for 'APU' is selected.
21:56:34 INFO  : System reset is completed.
21:56:37 INFO  : 'after 3000' command is executed.
21:56:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
21:56:39 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
21:56:39 INFO  : Context for 'APU' is selected.
21:56:39 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
21:56:40 INFO  : 'configparams force-mem-access 1' command is executed.
21:56:40 INFO  : Context for 'APU' is selected.
21:56:40 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
21:56:41 INFO  : 'ps7_init' command is executed.
21:56:42 INFO  : 'ps7_post_config' command is executed.
21:56:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:56:42 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:56:43 INFO  : 'configparams force-mem-access 0' command is executed.
21:56:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

22:06:37 INFO  : Disconnected from the channel tcfchan#6.
22:07:10 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
22:07:35 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
22:07:47 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
22:08:09 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
22:08:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:08:36 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
22:08:36 INFO  : 'jtag frequency' command is executed.
22:08:36 INFO  : Context for 'APU' is selected.
22:08:36 INFO  : System reset is completed.
22:08:39 INFO  : 'after 3000' command is executed.
22:08:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
22:08:41 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
22:08:41 INFO  : Context for 'APU' is selected.
22:08:41 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
22:08:41 INFO  : 'configparams force-mem-access 1' command is executed.
22:08:41 INFO  : Context for 'APU' is selected.
22:08:41 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
22:08:43 INFO  : 'ps7_init' command is executed.
22:08:43 INFO  : 'ps7_post_config' command is executed.
22:08:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:08:44 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:08:44 INFO  : 'configparams force-mem-access 0' command is executed.
22:08:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

22:17:32 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
22:17:46 INFO  : Disconnected from the channel tcfchan#9.
22:17:56 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
22:18:07 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
22:18:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:18:27 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
22:18:27 INFO  : 'jtag frequency' command is executed.
22:18:27 INFO  : Context for 'APU' is selected.
22:18:27 INFO  : System reset is completed.
22:18:30 INFO  : 'after 3000' command is executed.
22:18:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
22:18:32 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
22:18:33 INFO  : Context for 'APU' is selected.
22:18:33 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
22:18:33 INFO  : 'configparams force-mem-access 1' command is executed.
22:18:33 INFO  : Context for 'APU' is selected.
22:18:33 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
22:18:35 INFO  : 'ps7_init' command is executed.
22:18:36 INFO  : 'ps7_post_config' command is executed.
22:18:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:18:36 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:18:37 INFO  : 'configparams force-mem-access 0' command is executed.
22:18:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

22:33:43 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
22:33:52 INFO  : Disconnected from the channel tcfchan#11.
22:34:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:34:04 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
22:34:04 INFO  : 'jtag frequency' command is executed.
22:34:04 INFO  : Context for 'APU' is selected.
22:34:04 INFO  : System reset is completed.
22:34:07 INFO  : 'after 3000' command is executed.
22:34:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
22:34:10 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
22:34:10 INFO  : Context for 'APU' is selected.
22:34:10 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
22:34:10 INFO  : 'configparams force-mem-access 1' command is executed.
22:34:10 INFO  : Context for 'APU' is selected.
22:34:10 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
22:34:13 INFO  : 'ps7_init' command is executed.
22:34:13 INFO  : 'ps7_post_config' command is executed.
22:34:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:34:14 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:34:14 INFO  : 'configparams force-mem-access 0' command is executed.
22:34:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

22:42:07 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
22:42:33 INFO  : Disconnected from the channel tcfchan#12.
22:42:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:42:34 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
22:42:34 INFO  : 'jtag frequency' command is executed.
22:42:34 INFO  : Context for 'APU' is selected.
22:42:34 INFO  : System reset is completed.
22:42:37 INFO  : 'after 3000' command is executed.
22:42:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
22:42:40 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
22:42:40 INFO  : Context for 'APU' is selected.
22:42:40 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
22:42:40 INFO  : 'configparams force-mem-access 1' command is executed.
22:42:40 INFO  : Context for 'APU' is selected.
22:42:40 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
22:42:42 INFO  : 'ps7_init' command is executed.
22:42:42 INFO  : 'ps7_post_config' command is executed.
22:42:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:42:43 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:42:43 INFO  : 'configparams force-mem-access 0' command is executed.
22:42:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

22:48:40 INFO  : Disconnected from the channel tcfchan#13.
22:49:39 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
22:49:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:49:52 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
22:49:52 INFO  : 'jtag frequency' command is executed.
22:49:52 INFO  : Context for 'APU' is selected.
22:49:52 INFO  : System reset is completed.
22:49:55 INFO  : 'after 3000' command is executed.
22:49:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
22:49:58 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
22:49:58 INFO  : Context for 'APU' is selected.
22:49:58 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
22:49:58 INFO  : 'configparams force-mem-access 1' command is executed.
22:49:58 INFO  : Context for 'APU' is selected.
22:49:58 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
22:50:00 INFO  : 'ps7_init' command is executed.
22:50:01 INFO  : 'ps7_post_config' command is executed.
22:50:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:50:01 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:50:02 INFO  : 'configparams force-mem-access 0' command is executed.
22:50:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

22:53:21 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
22:53:38 INFO  : Disconnected from the channel tcfchan#14.
22:53:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:53:40 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
22:53:40 INFO  : 'jtag frequency' command is executed.
22:53:40 INFO  : Context for 'APU' is selected.
22:53:40 INFO  : System reset is completed.
22:53:43 INFO  : 'after 3000' command is executed.
22:53:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
22:53:45 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
22:53:46 INFO  : Context for 'APU' is selected.
22:53:46 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
22:53:46 INFO  : 'configparams force-mem-access 1' command is executed.
22:53:46 INFO  : Context for 'APU' is selected.
22:53:46 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
22:53:48 INFO  : 'ps7_init' command is executed.
22:53:48 INFO  : 'ps7_post_config' command is executed.
22:53:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:53:49 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:53:49 INFO  : 'configparams force-mem-access 0' command is executed.
22:53:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

23:15:17 INFO  : Disconnected from the channel tcfchan#15.
23:15:50 INFO  : Hardware specification for platform project 'design_2_wrapper' is updated.
23:16:05 INFO  : Result from executing command 'getProjects': design_2_wrapper
23:16:05 INFO  : Result from executing command 'getPlatforms': design_2_wrapper|C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/design_2_wrapper.xpfm
23:16:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:16:27 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
23:16:27 INFO  : 'jtag frequency' command is executed.
23:16:27 INFO  : Context for 'APU' is selected.
23:16:27 INFO  : System reset is completed.
23:16:30 INFO  : 'after 3000' command is executed.
23:16:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
23:16:33 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
23:16:33 INFO  : Context for 'APU' is selected.
23:16:33 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
23:16:33 INFO  : 'configparams force-mem-access 1' command is executed.
23:16:33 INFO  : Context for 'APU' is selected.
23:16:33 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
23:16:36 INFO  : 'ps7_init' command is executed.
23:16:36 INFO  : 'ps7_post_config' command is executed.
23:16:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:16:37 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:16:37 INFO  : 'configparams force-mem-access 0' command is executed.
23:16:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

23:16:57 INFO  : Disconnected from the channel tcfchan#17.
23:18:34 INFO  : Result from executing command 'getProjects': design_2_wrapper
23:18:34 INFO  : Result from executing command 'getPlatforms': 
23:20:29 INFO  : Result from executing command 'getProjects': design_2_wrapper
23:20:29 INFO  : Result from executing command 'getPlatforms': design_2_wrapper|C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/design_2_wrapper.xpfm
23:20:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:20:56 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
23:20:56 INFO  : 'jtag frequency' command is executed.
23:20:56 INFO  : Context for 'APU' is selected.
23:20:56 INFO  : System reset is completed.
23:20:59 INFO  : 'after 3000' command is executed.
23:20:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
23:21:02 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
23:21:02 INFO  : Context for 'APU' is selected.
23:21:02 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
23:21:02 INFO  : 'configparams force-mem-access 1' command is executed.
23:21:02 INFO  : Context for 'APU' is selected.
23:21:02 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
23:21:06 INFO  : 'ps7_init' command is executed.
23:21:06 INFO  : 'ps7_post_config' command is executed.
23:21:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:21:07 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:21:07 INFO  : 'configparams force-mem-access 0' command is executed.
23:21:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

23:24:26 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
23:24:35 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
23:24:35 INFO  : The hardware specification used by project 'dmaTest' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
23:24:35 INFO  : The file 'C:\Xilinx_projects\gyro2tester\vitis\dmaTest\_ide\bitstream\design_2_wrapper.bit' stored in project is removed.
23:24:35 INFO  : The updated bitstream files are copied from platform to folder 'C:\Xilinx_projects\gyro2tester\vitis\dmaTest\_ide\bitstream' in project 'dmaTest'.
23:24:35 INFO  : The file 'C:\Xilinx_projects\gyro2tester\vitis\dmaTest\_ide\psinit\ps7_init.tcl' stored in project is removed.
23:24:43 INFO  : The updated ps init files are copied from platform to folder 'C:\Xilinx_projects\gyro2tester\vitis\dmaTest\_ide\psinit' in project 'dmaTest'.
23:25:09 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
23:25:18 INFO  : Disconnected from the channel tcfchan#20.
23:25:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:25:24 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
23:25:24 INFO  : 'jtag frequency' command is executed.
23:25:24 INFO  : Context for 'APU' is selected.
23:25:24 INFO  : System reset is completed.
23:25:27 INFO  : 'after 3000' command is executed.
23:25:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
23:25:30 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
23:25:30 INFO  : Context for 'APU' is selected.
23:25:31 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
23:25:31 INFO  : 'configparams force-mem-access 1' command is executed.
23:25:31 INFO  : Context for 'APU' is selected.
23:25:31 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
23:25:33 INFO  : 'ps7_init' command is executed.
23:25:33 INFO  : 'ps7_post_config' command is executed.
23:25:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:25:34 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:25:34 INFO  : 'configparams force-mem-access 0' command is executed.
23:25:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

23:28:45 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
23:29:24 INFO  : Disconnected from the channel tcfchan#22.
23:29:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:29:26 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
23:29:26 INFO  : 'jtag frequency' command is executed.
23:29:26 INFO  : Context for 'APU' is selected.
23:29:26 INFO  : System reset is completed.
23:29:29 INFO  : 'after 3000' command is executed.
23:29:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
23:29:32 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
23:29:32 INFO  : Context for 'APU' is selected.
23:29:32 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
23:29:32 INFO  : 'configparams force-mem-access 1' command is executed.
23:29:32 INFO  : Context for 'APU' is selected.
23:29:32 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
23:29:35 INFO  : 'ps7_init' command is executed.
23:29:35 INFO  : 'ps7_post_config' command is executed.
23:29:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:29:36 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:29:36 INFO  : 'configparams force-mem-access 0' command is executed.
23:29:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

23:29:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:29:37 INFO  : 'con' command is executed.
23:29:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:29:37 INFO  : Disconnected from the channel tcfchan#23.
00:08:38 INFO  : Hardware specification for platform project 'design_2_wrapper' is updated.
00:09:11 INFO  : Result from executing command 'getProjects': design_2_wrapper
00:09:11 INFO  : Result from executing command 'getPlatforms': design_2_wrapper|C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/design_2_wrapper.xpfm
00:09:48 INFO  : Result from executing command 'removePlatformRepo': 
00:10:13 INFO  : Result from executing command 'getProjects': design_2_wrapper
00:10:13 INFO  : Result from executing command 'getPlatforms': 
00:10:33 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
00:10:37 INFO  : The hardware specification used by project 'dmaTest' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
00:10:37 INFO  : The file 'C:\Xilinx_projects\gyro2tester\vitis\dmaTest\_ide\bitstream\design_2_wrapper.bit' stored in project is removed.
00:10:37 INFO  : The updated bitstream files are copied from platform to folder 'C:\Xilinx_projects\gyro2tester\vitis\dmaTest\_ide\bitstream' in project 'dmaTest'.
00:10:37 INFO  : The file 'C:\Xilinx_projects\gyro2tester\vitis\dmaTest\_ide\psinit\ps7_init.tcl' stored in project is removed.
00:10:45 INFO  : The updated ps init files are copied from platform to folder 'C:\Xilinx_projects\gyro2tester\vitis\dmaTest\_ide\psinit' in project 'dmaTest'.
00:11:27 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
00:11:41 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
00:12:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:12:05 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
00:12:05 INFO  : 'jtag frequency' command is executed.
00:12:05 INFO  : Context for 'APU' is selected.
00:12:05 INFO  : System reset is completed.
00:12:08 INFO  : 'after 3000' command is executed.
00:12:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
00:12:11 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
00:12:11 INFO  : Context for 'APU' is selected.
00:12:11 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
00:12:11 INFO  : 'configparams force-mem-access 1' command is executed.
00:12:11 INFO  : Context for 'APU' is selected.
00:12:11 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
00:12:14 INFO  : 'ps7_init' command is executed.
00:12:14 INFO  : 'ps7_post_config' command is executed.
00:12:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:12:15 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:12:15 INFO  : 'configparams force-mem-access 0' command is executed.
00:12:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

00:16:41 INFO  : Disconnected from the channel tcfchan#28.
00:17:09 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
00:17:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:17:23 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
00:17:23 INFO  : 'jtag frequency' command is executed.
00:17:23 INFO  : Context for 'APU' is selected.
00:17:23 INFO  : System reset is completed.
00:17:26 INFO  : 'after 3000' command is executed.
00:17:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
00:17:29 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
00:17:29 INFO  : Context for 'APU' is selected.
00:17:29 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
00:17:29 INFO  : 'configparams force-mem-access 1' command is executed.
00:17:29 INFO  : Context for 'APU' is selected.
00:17:29 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
00:17:31 INFO  : 'ps7_init' command is executed.
00:17:31 INFO  : 'ps7_post_config' command is executed.
00:17:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:17:32 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:17:32 INFO  : 'configparams force-mem-access 0' command is executed.
00:17:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

00:36:54 INFO  : Disconnected from the channel tcfchan#29.
17:33:01 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\css\ngc\gyro2\gyro2tester\vitis\temp_xsdb_launch_script.tcl
17:33:12 INFO  : XSCT server has started successfully.
17:33:12 INFO  : plnx-install-location is set to ''
17:33:12 INFO  : Successfully done setting XSCT server connection channel  
17:33:12 INFO  : Successfully done setting workspace for the tool. 
17:33:33 ERROR : Error encountered while initializing user repository paths
Reason: No Platforms Found.


17:33:33 INFO  : Platform repository initialization has completed.
17:33:33 INFO  : Registering command handlers for Vitis TCF services
17:33:37 INFO  : Successfully done query RDI_DATADIR 
17:36:30 INFO  : Hardware specification for platform project 'design_2_wrapper' is updated.
17:36:43 INFO  : Result from executing command 'removePlatformRepo': 
17:38:44 INFO  : Result from executing command 'getProjects': design_2_wrapper
17:38:44 INFO  : Result from executing command 'getPlatforms': 
18:43:43 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
18:43:44 INFO  : The hardware specification used by project 'dmaTest' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
18:43:44 INFO  : The file 'C:\css\ngc\gyro2\gyro2tester\vitis\dmaTest\_ide\bitstream\design_2_wrapper.bit' stored in project is removed.
18:43:45 INFO  : The updated bitstream files are copied from platform to folder 'C:\css\ngc\gyro2\gyro2tester\vitis\dmaTest\_ide\bitstream' in project 'dmaTest'.
18:43:45 INFO  : The file 'C:\css\ngc\gyro2\gyro2tester\vitis\dmaTest\_ide\psinit\ps7_init.tcl' stored in project is removed.
18:43:54 INFO  : The updated ps init files are copied from platform to folder 'C:\css\ngc\gyro2\gyro2tester\vitis\dmaTest\_ide\psinit' in project 'dmaTest'.
18:46:15 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
18:47:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:47:28 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
18:47:44 INFO  : 'jtag frequency' command is executed.
18:47:44 INFO  : Context for 'APU' is selected.
18:47:44 INFO  : System reset is completed.
18:47:47 INFO  : 'after 3000' command is executed.
18:47:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA3C5B-23727093-0"}' command is executed.
18:48:02 INFO  : Device configured successfully with "C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
18:48:02 INFO  : Context for 'APU' is selected.
18:48:18 INFO  : Hardware design and registers information is loaded from 'C:/css/ngc/gyro2/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
18:48:18 INFO  : 'configparams force-mem-access 1' command is executed.
18:48:18 INFO  : Context for 'APU' is selected.
18:48:18 INFO  : Sourcing of 'C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
18:49:21 INFO  : 'ps7_init' command is executed.
18:49:21 INFO  : 'ps7_post_config' command is executed.
18:49:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:49:52 INFO  : The application 'C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:50:08 INFO  : 'configparams force-mem-access 0' command is executed.
18:50:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA3C5B-23727093-0"}
fpga -file C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/css/ngc/gyro2/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

20:13:05 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
20:14:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:14:26 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
20:14:42 INFO  : 'jtag frequency' command is executed.
20:14:42 INFO  : Context for 'APU' is selected.
20:14:42 INFO  : System reset is completed.
20:14:45 INFO  : 'after 3000' command is executed.
20:14:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA3C5B-23727093-0"}' command is executed.
20:15:16 INFO  : Device configured successfully with "C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
20:15:16 INFO  : Context for 'APU' is selected.
20:15:16 INFO  : Hardware design and registers information is loaded from 'C:/css/ngc/gyro2/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
20:15:32 INFO  : 'configparams force-mem-access 1' command is executed.
20:15:32 INFO  : Context for 'APU' is selected.
20:15:32 INFO  : Sourcing of 'C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
20:17:06 INFO  : 'ps7_init' command is executed.
20:17:06 INFO  : 'ps7_post_config' command is executed.
20:17:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:17:38 INFO  : The application 'C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:17:38 INFO  : 'configparams force-mem-access 0' command is executed.
20:17:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA3C5B-23727093-0"}
fpga -file C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/css/ngc/gyro2/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

20:17:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:18:09 INFO  : 'con' command is executed.
20:18:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:18:09 INFO  : Launch script is exported to file 'C:\css\ngc\gyro2\gyro2tester\vitis\dmaTest_system\_ide\scripts\debugger_dmatest-default.tcl'
21:14:52 INFO  : Disconnected from the channel tcfchan#4.
21:15:24 WARN  : channel "tcfchan#4" closed
21:16:25 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
21:20:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:20:34 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
21:20:50 INFO  : 'jtag frequency' command is executed.
21:20:50 INFO  : Context for 'APU' is selected.
21:20:50 INFO  : System reset is completed.
21:20:53 INFO  : 'after 3000' command is executed.
21:21:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA3C5B-23727093-0"}' command is executed.
21:21:24 INFO  : Device configured successfully with "C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
21:21:24 INFO  : Context for 'APU' is selected.
21:21:39 INFO  : Hardware design and registers information is loaded from 'C:/css/ngc/gyro2/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
21:21:39 INFO  : 'configparams force-mem-access 1' command is executed.
21:21:39 INFO  : Context for 'APU' is selected.
21:21:39 INFO  : Sourcing of 'C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
21:23:45 INFO  : 'ps7_init' command is executed.
21:23:45 INFO  : 'ps7_post_config' command is executed.
21:23:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:24:17 INFO  : The application 'C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:24:33 INFO  : 'configparams force-mem-access 0' command is executed.
21:24:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA3C5B-23727093-0"}
fpga -file C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/css/ngc/gyro2/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

22:07:53 INFO  : Disconnected from the channel tcfchan#5.
22:26:06 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
22:28:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:28:07 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
22:28:22 INFO  : 'jtag frequency' command is executed.
22:28:22 INFO  : Context for 'APU' is selected.
22:28:38 INFO  : System reset is completed.
22:28:41 INFO  : 'after 3000' command is executed.
22:28:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA3C5B-23727093-0"}' command is executed.
22:28:56 INFO  : Device configured successfully with "C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
22:28:56 INFO  : Context for 'APU' is selected.
22:29:12 INFO  : Hardware design and registers information is loaded from 'C:/css/ngc/gyro2/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
22:29:12 INFO  : 'configparams force-mem-access 1' command is executed.
22:29:12 INFO  : Context for 'APU' is selected.
22:29:12 INFO  : Sourcing of 'C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
22:30:31 INFO  : 'ps7_init' command is executed.
22:30:46 INFO  : 'ps7_post_config' command is executed.
22:30:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:31:18 INFO  : The application 'C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:31:34 INFO  : 'configparams force-mem-access 0' command is executed.
22:31:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA3C5B-23727093-0"}
fpga -file C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/css/ngc/gyro2/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

22:31:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:32:21 INFO  : 'con' command is executed.
22:32:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:32:21 INFO  : Launch script is exported to file 'C:\css\ngc\gyro2\gyro2tester\vitis\dmaTest_system\_ide\scripts\debugger_dmatest-default.tcl'
01:06:00 INFO  : Disconnected from the channel tcfchan#6.
01:08:42 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
01:09:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:09:34 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
01:09:50 INFO  : 'jtag frequency' command is executed.
01:09:50 INFO  : Context for 'APU' is selected.
01:09:50 INFO  : System reset is completed.
01:09:53 INFO  : 'after 3000' command is executed.
01:10:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA3C5B-23727093-0"}' command is executed.
01:10:23 INFO  : Device configured successfully with "C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
01:10:23 INFO  : Context for 'APU' is selected.
01:10:39 INFO  : Hardware design and registers information is loaded from 'C:/css/ngc/gyro2/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
01:10:39 INFO  : 'configparams force-mem-access 1' command is executed.
01:10:39 INFO  : Context for 'APU' is selected.
01:10:39 INFO  : Sourcing of 'C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
01:12:29 INFO  : 'ps7_init' command is executed.
01:12:29 INFO  : 'ps7_post_config' command is executed.
01:12:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:13:01 INFO  : The application 'C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:13:17 INFO  : 'configparams force-mem-access 0' command is executed.
01:13:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA3C5B-23727093-0"}
fpga -file C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/css/ngc/gyro2/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

01:13:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:13:33 INFO  : 'con' command is executed.
01:13:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:13:33 INFO  : Disconnected from the channel tcfchan#7.
01:19:55 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
01:20:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:20:29 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
01:20:44 INFO  : 'jtag frequency' command is executed.
01:20:44 INFO  : Context for 'APU' is selected.
01:20:44 INFO  : System reset is completed.
01:20:47 INFO  : 'after 3000' command is executed.
01:21:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA3C5B-23727093-0"}' command is executed.
01:21:02 INFO  : Device configured successfully with "C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
01:21:02 INFO  : Context for 'APU' is selected.
01:21:02 INFO  : Hardware design and registers information is loaded from 'C:/css/ngc/gyro2/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
01:21:02 INFO  : 'configparams force-mem-access 1' command is executed.
01:21:02 INFO  : Context for 'APU' is selected.
01:21:02 INFO  : Sourcing of 'C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
01:22:53 INFO  : 'ps7_init' command is executed.
01:22:53 INFO  : 'ps7_post_config' command is executed.
01:22:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:23:09 INFO  : The application 'C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:23:24 INFO  : 'configparams force-mem-access 0' command is executed.
01:23:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA3C5B-23727093-0"}
fpga -file C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/css/ngc/gyro2/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

01:23:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:23:40 INFO  : 'con' command is executed.
01:23:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:23:40 INFO  : Disconnected from the channel tcfchan#8.
01:51:19 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
01:51:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:51:33 WARN  : IDE version '2021.2.0' doesn't match hw_server version '2018.3'. Some debug features may not work.
01:51:43 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
01:51:43 INFO  : 'jtag frequency' command is executed.
01:51:43 INFO  : Context for 'APU' is selected.
01:51:43 INFO  : System reset is completed.
01:51:46 INFO  : 'after 3000' command is executed.
01:51:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA3C5B-23727093-0"}' command is executed.
01:51:49 INFO  : Device configured successfully with "C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
01:51:49 INFO  : Context for 'APU' is selected.
22:06:32 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
01:37:52 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\css\ngc\gyro2\gyro2tester\vitis\temp_xsdb_launch_script.tcl
01:38:00 INFO  : XSCT server has started successfully.
01:38:00 INFO  : Successfully done setting XSCT server connection channel  
01:38:00 INFO  : plnx-install-location is set to ''
01:38:00 INFO  : Successfully done setting workspace for the tool. 
01:38:11 ERROR : Invalid hardware specification '${sdxTcfLaunchFile:project=dmaTest;fileType=hw;}' in launch configuration 'Debugger_dmaTest-GDB'.
01:38:20 INFO  : Registering command handlers for Vitis TCF services
01:38:20 INFO  : Platform repository initialization has completed.
01:38:20 INFO  : Successfully done query RDI_DATADIR 
01:40:20 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\css\ngc\gyro2\gyro2tester\vitis\temp_xsdb_launch_script.tcl
01:40:27 INFO  : XSCT server has started successfully.
01:40:27 INFO  : Successfully done setting XSCT server connection channel  
01:40:27 INFO  : plnx-install-location is set to ''
01:40:27 INFO  : Successfully done setting workspace for the tool. 
01:40:48 INFO  : Registering command handlers for Vitis TCF services
01:40:48 INFO  : Platform repository initialization has completed.
01:40:48 INFO  : Successfully done query RDI_DATADIR 
01:41:03 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
01:41:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:41:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

01:41:51 ERROR : 
01:42:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:42:06 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
01:42:22 INFO  : 'jtag frequency' command is executed.
01:42:22 INFO  : Context for 'APU' is selected.
01:42:22 INFO  : System reset is completed.
01:42:25 INFO  : 'after 3000' command is executed.
01:42:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA3C5B-23727093-0"}' command is executed.
01:42:56 INFO  : Device configured successfully with "C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
01:42:56 INFO  : Context for 'APU' is selected.
01:43:11 INFO  : Hardware design and registers information is loaded from 'C:/css/ngc/gyro2/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
01:43:11 INFO  : 'configparams force-mem-access 1' command is executed.
01:43:11 INFO  : Context for 'APU' is selected.
01:43:11 INFO  : Sourcing of 'C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
01:45:02 INFO  : 'ps7_init' command is executed.
01:45:02 INFO  : 'ps7_post_config' command is executed.
01:45:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:45:33 INFO  : The application 'C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:45:49 INFO  : 'configparams force-mem-access 0' command is executed.
01:45:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA3C5B-23727093-0"}
fpga -file C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/css/ngc/gyro2/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

01:46:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:46:36 INFO  : 'con' command is executed.
01:46:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:46:36 INFO  : Launch script is exported to file 'C:\css\ngc\gyro2\gyro2tester\vitis\dmaTest_system\_ide\scripts\debugger_dmatest-default.tcl'
01:52:38 INFO  : Disconnected from the channel tcfchan#2.
02:31:16 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\css\ngc\gyro2\gyro2tester\vitis\temp_xsdb_launch_script.tcl
02:31:22 INFO  : XSCT server has started successfully.
02:31:22 INFO  : plnx-install-location is set to ''
02:31:22 INFO  : Successfully done setting XSCT server connection channel  
02:31:22 INFO  : Successfully done setting workspace for the tool. 
02:31:44 INFO  : Registering command handlers for Vitis TCF services
02:31:44 INFO  : Platform repository initialization has completed.
02:31:47 INFO  : Successfully done query RDI_DATADIR 
02:32:21 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
02:32:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:32:39 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
02:32:39 INFO  : 'jtag frequency' command is executed.
02:32:39 INFO  : Context for 'APU' is selected.
02:32:39 INFO  : System reset is completed.
02:32:42 INFO  : 'after 3000' command is executed.
02:32:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA3C5B-23727093-0"}' command is executed.
02:32:44 INFO  : Device configured successfully with "C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
02:32:44 INFO  : Context for 'APU' is selected.
02:32:45 INFO  : Hardware design and registers information is loaded from 'C:/css/ngc/gyro2/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
02:32:45 INFO  : 'configparams force-mem-access 1' command is executed.
02:32:45 INFO  : Context for 'APU' is selected.
02:32:45 INFO  : Sourcing of 'C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
02:32:46 INFO  : 'ps7_init' command is executed.
02:32:46 INFO  : 'ps7_post_config' command is executed.
02:32:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:32:46 INFO  : The application 'C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:32:47 INFO  : 'configparams force-mem-access 0' command is executed.
02:32:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA3C5B-23727093-0"}
fpga -file C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/css/ngc/gyro2/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

04:56:52 INFO  : Disconnected from the channel tcfchan#1.
16:26:14 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
19:45:14 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Xilinx_projects\gyro2tester\vitis\temp_xsdb_launch_script.tcl
19:45:18 INFO  : XSCT server has started successfully.
19:45:18 INFO  : plnx-install-location is set to ''
19:45:18 INFO  : Successfully done setting XSCT server connection channel  
19:45:18 INFO  : Successfully done setting workspace for the tool. 
19:45:19 INFO  : Registering command handlers for Vitis TCF services
19:45:19 INFO  : Platform repository initialization has completed.
19:45:19 INFO  : Successfully done query RDI_DATADIR 
19:45:47 INFO  : Result from executing command 'getProjects': design_2_wrapper
19:45:47 INFO  : Result from executing command 'getPlatforms': design_2_wrapper|C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/design_2_wrapper.xpfm
20:43:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:43:26 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
20:43:27 INFO  : 'jtag frequency' command is executed.
20:43:27 INFO  : Context for 'APU' is selected.
20:43:27 INFO  : System reset is completed.
20:43:30 INFO  : 'after 3000' command is executed.
20:43:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
20:43:33 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
20:43:33 INFO  : Context for 'APU' is selected.
20:43:33 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
20:43:33 INFO  : 'configparams force-mem-access 1' command is executed.
20:43:33 INFO  : Context for 'APU' is selected.
20:43:34 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
20:43:36 INFO  : 'ps7_init' command is executed.
20:43:36 INFO  : 'ps7_post_config' command is executed.
20:43:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:43:37 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:43:37 INFO  : 'configparams force-mem-access 0' command is executed.
20:43:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

20:44:06 INFO  : Disconnected from the channel tcfchan#2.
20:44:13 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
20:44:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:44:25 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
20:44:25 INFO  : 'jtag frequency' command is executed.
20:44:25 INFO  : Context for 'APU' is selected.
20:44:25 INFO  : System reset is completed.
20:44:28 INFO  : 'after 3000' command is executed.
20:44:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
20:44:31 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
20:44:32 INFO  : Context for 'APU' is selected.
20:44:32 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
20:44:32 INFO  : 'configparams force-mem-access 1' command is executed.
20:44:32 INFO  : Context for 'APU' is selected.
20:44:32 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
20:44:34 INFO  : 'ps7_init' command is executed.
20:44:34 INFO  : 'ps7_post_config' command is executed.
20:44:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:44:35 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:44:36 INFO  : 'configparams force-mem-access 0' command is executed.
20:44:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

20:49:35 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Xilinx_projects\gyro2tester\vitis\temp_xsdb_launch_script.tcl
20:49:39 INFO  : XSCT server has started successfully.
20:49:39 INFO  : plnx-install-location is set to ''
20:49:39 INFO  : Successfully done setting XSCT server connection channel  
20:49:40 INFO  : Successfully done setting workspace for the tool. 
20:49:40 INFO  : Registering command handlers for Vitis TCF services
20:49:40 INFO  : Platform repository initialization has completed.
20:49:42 INFO  : Successfully done query RDI_DATADIR 
20:05:14 INFO  : Hardware specification for platform project 'design_2_wrapper' is updated.
20:05:23 ERROR : Error encountered while removing 'C:\Xilinx_projects\gyro2tester\vitis\design_2_wrapper\export\design_2_wrapper' from custom repository paths
Reason: No Platforms Found.


20:05:23 INFO  : Result from executing command 'removePlatformRepo': 
20:06:23 INFO  : Result from executing command 'getProjects': design_2_wrapper
20:06:23 INFO  : Result from executing command 'getPlatforms': 
20:07:02 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
20:07:06 INFO  : The hardware specification used by project 'dmaTest' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
20:07:06 INFO  : The file 'C:\Xilinx_projects\gyro2tester\vitis\dmaTest\_ide\bitstream\design_2_wrapper.bit' stored in project is removed.
20:07:06 INFO  : The updated bitstream files are copied from platform to folder 'C:\Xilinx_projects\gyro2tester\vitis\dmaTest\_ide\bitstream' in project 'dmaTest'.
20:07:06 INFO  : The file 'C:\Xilinx_projects\gyro2tester\vitis\dmaTest\_ide\psinit\ps7_init.tcl' stored in project is removed.
20:07:12 INFO  : The updated ps init files are copied from platform to folder 'C:\Xilinx_projects\gyro2tester\vitis\dmaTest\_ide\psinit' in project 'dmaTest'.
20:07:22 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
20:53:55 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
20:54:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:54:06 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
20:54:06 INFO  : 'jtag frequency' command is executed.
20:54:06 INFO  : Context for 'APU' is selected.
20:54:07 INFO  : System reset is completed.
20:54:10 INFO  : 'after 3000' command is executed.
20:54:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
20:54:13 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
20:54:13 INFO  : Context for 'APU' is selected.
20:54:13 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
20:54:13 INFO  : 'configparams force-mem-access 1' command is executed.
20:54:13 INFO  : Context for 'APU' is selected.
20:54:13 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
20:54:16 INFO  : 'ps7_init' command is executed.
20:54:16 INFO  : 'ps7_post_config' command is executed.
20:54:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:54:17 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:54:17 INFO  : 'configparams force-mem-access 0' command is executed.
20:54:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

21:50:47 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
21:51:59 INFO  : Disconnected from the channel tcfchan#4.
21:52:02 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
21:52:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:52:27 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
21:52:27 INFO  : 'jtag frequency' command is executed.
21:52:27 INFO  : Context for 'APU' is selected.
21:52:27 INFO  : System reset is completed.
21:52:30 INFO  : 'after 3000' command is executed.
21:52:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
21:52:33 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
21:52:33 INFO  : Context for 'APU' is selected.
21:52:33 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
21:52:33 INFO  : 'configparams force-mem-access 1' command is executed.
21:52:33 INFO  : Context for 'APU' is selected.
21:52:33 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
21:52:35 INFO  : 'ps7_init' command is executed.
21:52:35 INFO  : 'ps7_post_config' command is executed.
21:52:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:52:36 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:52:36 INFO  : 'configparams force-mem-access 0' command is executed.
21:52:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

21:53:39 INFO  : Disconnected from the channel tcfchan#5.
21:53:56 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
21:54:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:54:04 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
21:54:04 INFO  : 'jtag frequency' command is executed.
21:54:04 INFO  : Context for 'APU' is selected.
21:54:05 INFO  : System reset is completed.
21:54:08 INFO  : 'after 3000' command is executed.
21:54:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
21:54:10 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
21:54:10 INFO  : Context for 'APU' is selected.
21:54:10 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
21:54:11 INFO  : 'configparams force-mem-access 1' command is executed.
21:54:11 INFO  : Context for 'APU' is selected.
21:54:11 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
21:54:12 INFO  : 'ps7_init' command is executed.
21:54:12 INFO  : 'ps7_post_config' command is executed.
21:54:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:54:13 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:54:13 INFO  : 'configparams force-mem-access 0' command is executed.
21:54:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

21:59:05 INFO  : Disconnected from the channel tcfchan#6.
22:00:13 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
22:00:37 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
22:00:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:00:53 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
22:00:53 INFO  : 'jtag frequency' command is executed.
22:00:53 INFO  : Context for 'APU' is selected.
22:00:53 INFO  : System reset is completed.
22:00:56 INFO  : 'after 3000' command is executed.
22:00:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
22:00:59 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
22:00:59 INFO  : Context for 'APU' is selected.
22:00:59 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
22:00:59 INFO  : 'configparams force-mem-access 1' command is executed.
22:00:59 INFO  : Context for 'APU' is selected.
22:00:59 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
22:01:00 INFO  : 'ps7_init' command is executed.
22:01:00 INFO  : 'ps7_post_config' command is executed.
22:01:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:01:01 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:01:01 INFO  : 'configparams force-mem-access 0' command is executed.
22:01:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

22:02:12 INFO  : Disconnected from the channel tcfchan#7.
22:02:52 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
22:03:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:03:01 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
22:03:01 INFO  : 'jtag frequency' command is executed.
22:03:01 INFO  : Context for 'APU' is selected.
22:03:01 INFO  : System reset is completed.
22:03:04 INFO  : 'after 3000' command is executed.
22:03:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
22:03:07 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
22:03:07 INFO  : Context for 'APU' is selected.
22:03:07 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
22:03:07 INFO  : 'configparams force-mem-access 1' command is executed.
22:03:07 INFO  : Context for 'APU' is selected.
22:03:07 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
22:03:08 INFO  : 'ps7_init' command is executed.
22:03:08 INFO  : 'ps7_post_config' command is executed.
22:03:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:03:09 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:03:09 INFO  : 'configparams force-mem-access 0' command is executed.
22:03:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

22:04:07 INFO  : Disconnected from the channel tcfchan#8.
22:05:24 INFO  : Checking for BSP changes to sync application flags for project 'dmaTestFiles'...
22:05:54 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
22:06:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:06:05 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
22:06:05 INFO  : 'jtag frequency' command is executed.
22:06:05 INFO  : Context for 'APU' is selected.
22:06:06 INFO  : System reset is completed.
22:06:09 INFO  : 'after 3000' command is executed.
22:06:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
22:06:11 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
22:06:11 INFO  : Context for 'APU' is selected.
22:06:11 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
22:06:11 INFO  : 'configparams force-mem-access 1' command is executed.
22:06:12 INFO  : Context for 'APU' is selected.
22:06:12 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
22:06:15 INFO  : 'ps7_init' command is executed.
22:06:15 INFO  : 'ps7_post_config' command is executed.
22:06:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:06:16 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:06:16 INFO  : 'configparams force-mem-access 0' command is executed.
22:06:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

22:08:42 INFO  : Disconnected from the channel tcfchan#9.
22:09:27 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
22:09:49 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
22:09:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:09:58 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
22:09:58 INFO  : 'jtag frequency' command is executed.
22:09:58 INFO  : Context for 'APU' is selected.
22:09:58 INFO  : System reset is completed.
22:10:01 INFO  : 'after 3000' command is executed.
22:10:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
22:10:04 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
22:10:04 INFO  : Context for 'APU' is selected.
22:10:04 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
22:10:04 INFO  : 'configparams force-mem-access 1' command is executed.
22:10:05 INFO  : Context for 'APU' is selected.
22:10:05 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
22:10:07 INFO  : 'ps7_init' command is executed.
22:10:07 INFO  : 'ps7_post_config' command is executed.
22:10:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:10:08 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:10:08 INFO  : 'configparams force-mem-access 0' command is executed.
22:10:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

22:12:05 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
22:15:25 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
22:16:39 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
22:18:25 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
22:18:39 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
22:18:54 INFO  : Disconnected from the channel tcfchan#10.
22:18:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:18:56 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
22:18:56 INFO  : 'jtag frequency' command is executed.
22:18:56 INFO  : Context for 'APU' is selected.
22:18:56 INFO  : System reset is completed.
22:18:59 INFO  : 'after 3000' command is executed.
22:19:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
22:19:02 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
22:19:02 INFO  : Context for 'APU' is selected.
22:19:02 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
22:19:02 INFO  : 'configparams force-mem-access 1' command is executed.
22:19:02 INFO  : Context for 'APU' is selected.
22:19:02 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
22:19:05 INFO  : 'ps7_init' command is executed.
22:19:05 INFO  : 'ps7_post_config' command is executed.
22:19:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:19:06 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:19:06 INFO  : 'configparams force-mem-access 0' command is executed.
22:19:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

22:19:51 INFO  : Disconnected from the channel tcfchan#11.
22:20:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:20:02 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
22:20:02 INFO  : 'jtag frequency' command is executed.
22:20:02 INFO  : Context for 'APU' is selected.
22:20:02 INFO  : System reset is completed.
22:20:05 INFO  : 'after 3000' command is executed.
22:20:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
22:20:08 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
22:20:08 INFO  : Context for 'APU' is selected.
22:20:08 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
22:20:08 INFO  : 'configparams force-mem-access 1' command is executed.
22:20:08 INFO  : Context for 'APU' is selected.
22:20:08 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
22:20:11 INFO  : 'ps7_init' command is executed.
22:20:12 INFO  : 'ps7_post_config' command is executed.
22:20:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:20:12 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:20:12 INFO  : 'configparams force-mem-access 0' command is executed.
22:20:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

22:20:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:20:13 INFO  : 'con' command is executed.
22:20:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:20:13 INFO  : Disconnected from the channel tcfchan#12.
22:20:26 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
22:20:42 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
22:20:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:20:53 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
22:20:53 INFO  : 'jtag frequency' command is executed.
22:20:53 INFO  : Context for 'APU' is selected.
22:20:53 INFO  : System reset is completed.
22:20:56 INFO  : 'after 3000' command is executed.
22:20:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
22:20:59 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
22:20:59 INFO  : Context for 'APU' is selected.
22:20:59 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
22:20:59 INFO  : 'configparams force-mem-access 1' command is executed.
22:21:00 INFO  : Context for 'APU' is selected.
22:21:00 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
22:21:03 INFO  : 'ps7_init' command is executed.
22:21:03 INFO  : 'ps7_post_config' command is executed.
22:21:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:21:04 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:21:04 INFO  : 'configparams force-mem-access 0' command is executed.
22:21:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

22:21:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:21:05 INFO  : 'con' command is executed.
22:21:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:21:05 INFO  : Launch script is exported to file 'C:\Xilinx_projects\gyro2tester\vitis\dmaTest_system\_ide\scripts\debugger_dmatest-default.tcl'
22:23:22 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
22:23:43 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
22:24:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:24:03 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
22:24:03 INFO  : 'jtag frequency' command is executed.
22:24:03 INFO  : Context for 'APU' is selected.
22:24:03 INFO  : System reset is completed.
22:24:06 INFO  : 'after 3000' command is executed.
22:24:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
22:24:09 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
22:24:09 INFO  : Context for 'APU' is selected.
22:24:09 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
22:24:09 INFO  : 'configparams force-mem-access 1' command is executed.
22:24:10 INFO  : Context for 'APU' is selected.
22:24:10 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
22:24:12 INFO  : 'ps7_init' command is executed.
22:24:12 INFO  : 'ps7_post_config' command is executed.
22:24:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:24:12 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:24:12 INFO  : 'configparams force-mem-access 0' command is executed.
22:24:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

22:27:11 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
22:27:26 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
22:27:35 INFO  : Disconnected from the channel tcfchan#13.
22:27:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:27:37 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
22:27:37 INFO  : 'jtag frequency' command is executed.
22:27:37 INFO  : Context for 'APU' is selected.
22:27:37 INFO  : System reset is completed.
22:27:40 INFO  : 'after 3000' command is executed.
22:27:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
22:27:43 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
22:27:43 INFO  : Context for 'APU' is selected.
22:27:43 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
22:27:43 INFO  : 'configparams force-mem-access 1' command is executed.
22:27:43 INFO  : Context for 'APU' is selected.
22:27:43 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
22:27:46 INFO  : 'ps7_init' command is executed.
22:27:46 INFO  : 'ps7_post_config' command is executed.
22:27:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:27:47 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:27:47 INFO  : 'configparams force-mem-access 0' command is executed.
22:27:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

22:28:16 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
22:28:43 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
22:29:07 INFO  : Disconnected from the channel tcfchan#17.
22:29:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:29:09 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
22:29:09 INFO  : 'jtag frequency' command is executed.
22:29:09 INFO  : Context for 'APU' is selected.
22:29:10 INFO  : System reset is completed.
22:29:13 INFO  : 'after 3000' command is executed.
22:29:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
22:29:15 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
22:29:15 INFO  : Context for 'APU' is selected.
22:29:16 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
22:29:16 INFO  : 'configparams force-mem-access 1' command is executed.
22:29:16 INFO  : Context for 'APU' is selected.
22:29:16 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
22:29:19 INFO  : 'ps7_init' command is executed.
22:29:19 INFO  : 'ps7_post_config' command is executed.
22:29:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:29:19 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:29:20 INFO  : 'configparams force-mem-access 0' command is executed.
22:29:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

22:30:11 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
22:31:03 INFO  : Disconnected from the channel tcfchan#19.
22:31:16 WARN  : channel "tcfchan#13" closed
22:32:32 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Xilinx_projects\gyro2tester\vitis\temp_xsdb_launch_script.tcl
22:32:36 INFO  : XSCT server has started successfully.
22:32:36 INFO  : plnx-install-location is set to ''
22:32:36 INFO  : Successfully done setting XSCT server connection channel  
22:32:36 INFO  : Successfully done setting workspace for the tool. 
22:32:37 INFO  : Platform repository initialization has completed.
22:32:37 INFO  : Registering command handlers for Vitis TCF services
22:32:38 INFO  : Successfully done query RDI_DATADIR 
22:33:35 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
22:33:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:33:51 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
22:33:51 INFO  : 'jtag frequency' command is executed.
22:33:51 INFO  : Context for 'APU' is selected.
22:33:51 INFO  : System reset is completed.
22:33:54 INFO  : 'after 3000' command is executed.
22:33:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
22:33:57 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
22:33:57 INFO  : Context for 'APU' is selected.
22:33:57 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
22:33:57 INFO  : 'configparams force-mem-access 1' command is executed.
22:33:57 INFO  : Context for 'APU' is selected.
22:33:58 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
22:34:00 INFO  : 'ps7_init' command is executed.
22:34:00 INFO  : 'ps7_post_config' command is executed.
22:34:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:34:01 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:34:02 INFO  : 'configparams force-mem-access 0' command is executed.
22:34:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

22:34:31 INFO  : Disconnected from the channel tcfchan#1.
22:37:55 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
22:38:18 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
22:38:31 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
22:38:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:38:43 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
22:38:43 INFO  : 'jtag frequency' command is executed.
22:38:43 INFO  : Context for 'APU' is selected.
22:38:43 INFO  : System reset is completed.
22:38:46 INFO  : 'after 3000' command is executed.
22:38:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
22:38:49 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
22:38:49 INFO  : Context for 'APU' is selected.
22:38:49 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
22:38:49 INFO  : 'configparams force-mem-access 1' command is executed.
22:38:49 INFO  : Context for 'APU' is selected.
22:38:49 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
22:38:51 INFO  : 'ps7_init' command is executed.
22:38:51 INFO  : 'ps7_post_config' command is executed.
22:38:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:38:52 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:38:53 INFO  : 'configparams force-mem-access 0' command is executed.
22:38:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

22:50:58 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
22:51:03 INFO  : Disconnected from the channel tcfchan#2.
22:53:02 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
22:53:40 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
22:53:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:53:47 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
22:53:47 INFO  : 'jtag frequency' command is executed.
22:53:47 INFO  : Context for 'APU' is selected.
22:53:47 INFO  : System reset is completed.
22:53:50 INFO  : 'after 3000' command is executed.
22:53:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
22:53:53 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
22:53:53 INFO  : Context for 'APU' is selected.
22:53:53 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
22:53:53 INFO  : 'configparams force-mem-access 1' command is executed.
22:53:53 INFO  : Context for 'APU' is selected.
22:53:53 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
22:53:55 INFO  : 'ps7_init' command is executed.
22:53:55 INFO  : 'ps7_post_config' command is executed.
22:53:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:53:56 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:53:56 INFO  : 'configparams force-mem-access 0' command is executed.
22:53:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

22:59:52 INFO  : Disconnected from the channel tcfchan#3.
23:01:43 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
23:02:15 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
23:02:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:02:35 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
23:02:35 INFO  : 'jtag frequency' command is executed.
23:02:35 INFO  : Context for 'APU' is selected.
23:02:36 INFO  : System reset is completed.
23:02:39 INFO  : 'after 3000' command is executed.
23:02:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
23:02:41 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
23:02:41 INFO  : Context for 'APU' is selected.
23:02:42 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
23:02:42 INFO  : 'configparams force-mem-access 1' command is executed.
23:02:42 INFO  : Context for 'APU' is selected.
23:02:42 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
23:02:43 INFO  : 'ps7_init' command is executed.
23:02:43 INFO  : 'ps7_post_config' command is executed.
23:02:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:02:44 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:02:44 INFO  : 'configparams force-mem-access 0' command is executed.
23:02:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

23:05:36 INFO  : Disconnected from the channel tcfchan#4.
23:05:40 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
23:05:48 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
23:06:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:06:34 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
23:06:35 INFO  : 'jtag frequency' command is executed.
23:06:35 INFO  : Context for 'APU' is selected.
23:06:35 INFO  : System reset is completed.
23:06:38 INFO  : 'after 3000' command is executed.
23:06:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
23:06:41 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
23:06:41 INFO  : Context for 'APU' is selected.
23:06:41 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
23:06:41 INFO  : 'configparams force-mem-access 1' command is executed.
23:06:41 INFO  : Context for 'APU' is selected.
23:06:41 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
23:06:42 INFO  : 'ps7_init' command is executed.
23:06:42 INFO  : 'ps7_post_config' command is executed.
23:06:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:06:43 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:06:43 INFO  : 'configparams force-mem-access 0' command is executed.
23:06:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

23:23:57 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
23:24:49 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
23:25:04 INFO  : Disconnected from the channel tcfchan#5.
23:25:11 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
23:25:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:25:19 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
23:25:20 INFO  : 'jtag frequency' command is executed.
23:25:20 INFO  : Context for 'APU' is selected.
23:25:20 INFO  : System reset is completed.
23:25:23 INFO  : 'after 3000' command is executed.
23:25:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
23:25:26 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
23:25:26 INFO  : Context for 'APU' is selected.
23:25:26 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
23:25:26 INFO  : 'configparams force-mem-access 1' command is executed.
23:25:26 INFO  : Context for 'APU' is selected.
23:25:26 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
23:25:29 INFO  : 'ps7_init' command is executed.
23:25:29 INFO  : 'ps7_post_config' command is executed.
23:25:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:25:30 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:25:30 INFO  : 'configparams force-mem-access 0' command is executed.
23:25:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

23:26:05 INFO  : Disconnected from the channel tcfchan#6.
23:26:25 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
23:26:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:26:42 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
23:26:42 INFO  : 'jtag frequency' command is executed.
23:26:42 INFO  : Context for 'APU' is selected.
23:26:42 INFO  : System reset is completed.
23:26:45 INFO  : 'after 3000' command is executed.
23:26:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
23:26:48 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
23:26:48 INFO  : Context for 'APU' is selected.
23:26:48 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
23:26:48 INFO  : 'configparams force-mem-access 1' command is executed.
23:26:48 INFO  : Context for 'APU' is selected.
23:26:48 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
23:26:51 INFO  : 'ps7_init' command is executed.
23:26:51 INFO  : 'ps7_post_config' command is executed.
23:26:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:26:52 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:26:52 INFO  : 'configparams force-mem-access 0' command is executed.
23:26:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

23:34:58 INFO  : Disconnected from the channel tcfchan#7.
23:35:51 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
23:39:37 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
23:39:54 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
23:40:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:40:05 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
23:40:05 INFO  : 'jtag frequency' command is executed.
23:40:05 INFO  : Context for 'APU' is selected.
23:40:06 INFO  : System reset is completed.
23:40:09 INFO  : 'after 3000' command is executed.
23:40:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
23:40:11 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
23:40:11 INFO  : Context for 'APU' is selected.
23:40:11 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
23:40:11 INFO  : 'configparams force-mem-access 1' command is executed.
23:40:12 INFO  : Context for 'APU' is selected.
23:40:12 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
23:40:13 INFO  : 'ps7_init' command is executed.
23:40:13 INFO  : 'ps7_post_config' command is executed.
23:40:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:40:14 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:40:14 INFO  : 'configparams force-mem-access 0' command is executed.
23:40:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

23:48:48 INFO  : Disconnected from the channel tcfchan#8.
23:49:22 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
23:51:19 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
00:08:49 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
00:12:04 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
00:12:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:12:23 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
00:12:23 INFO  : 'jtag frequency' command is executed.
00:12:23 INFO  : Context for 'APU' is selected.
00:12:23 INFO  : System reset is completed.
00:12:26 INFO  : 'after 3000' command is executed.
00:12:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
00:12:29 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
00:12:29 INFO  : Context for 'APU' is selected.
00:12:29 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
00:12:29 INFO  : 'configparams force-mem-access 1' command is executed.
00:12:29 INFO  : Context for 'APU' is selected.
00:12:29 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
00:12:30 INFO  : 'ps7_init' command is executed.
00:12:30 INFO  : 'ps7_post_config' command is executed.
00:12:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:12:31 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:12:31 INFO  : 'configparams force-mem-access 0' command is executed.
00:12:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

00:20:28 INFO  : Disconnected from the channel tcfchan#9.
00:20:36 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
00:20:51 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
00:21:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:21:00 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
00:21:00 INFO  : 'jtag frequency' command is executed.
00:21:00 INFO  : Context for 'APU' is selected.
00:21:01 INFO  : System reset is completed.
00:21:04 INFO  : 'after 3000' command is executed.
00:21:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
00:21:06 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
00:21:06 INFO  : Context for 'APU' is selected.
00:21:07 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
00:21:07 INFO  : 'configparams force-mem-access 1' command is executed.
00:21:07 INFO  : Context for 'APU' is selected.
00:21:07 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
00:21:10 INFO  : 'ps7_init' command is executed.
00:21:10 INFO  : 'ps7_post_config' command is executed.
00:21:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:21:11 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:21:11 INFO  : 'configparams force-mem-access 0' command is executed.
00:21:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

00:22:44 INFO  : Disconnected from the channel tcfchan#10.
00:22:48 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
00:23:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:23:03 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
00:23:03 INFO  : 'jtag frequency' command is executed.
00:23:03 INFO  : Context for 'APU' is selected.
00:23:03 INFO  : System reset is completed.
00:23:06 INFO  : 'after 3000' command is executed.
00:23:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
00:23:09 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
00:23:09 INFO  : Context for 'APU' is selected.
00:23:09 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
00:23:09 INFO  : 'configparams force-mem-access 1' command is executed.
00:23:09 INFO  : Context for 'APU' is selected.
00:23:09 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
00:23:12 INFO  : 'ps7_init' command is executed.
00:23:12 INFO  : 'ps7_post_config' command is executed.
00:23:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:23:13 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:23:13 INFO  : 'configparams force-mem-access 0' command is executed.
00:23:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

00:25:41 INFO  : Disconnected from the channel tcfchan#11.
00:28:37 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
00:28:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:28:48 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
00:28:48 INFO  : 'jtag frequency' command is executed.
00:28:48 INFO  : Context for 'APU' is selected.
00:28:49 INFO  : System reset is completed.
00:28:52 INFO  : 'after 3000' command is executed.
00:28:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
00:28:54 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
00:28:54 INFO  : Context for 'APU' is selected.
00:28:55 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
00:28:55 INFO  : 'configparams force-mem-access 1' command is executed.
00:28:55 INFO  : Context for 'APU' is selected.
00:28:55 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
00:28:57 INFO  : 'ps7_init' command is executed.
00:28:57 INFO  : 'ps7_post_config' command is executed.
00:28:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:28:58 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:28:58 INFO  : 'configparams force-mem-access 0' command is executed.
00:28:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

00:49:56 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
00:50:20 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
00:50:30 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
00:50:38 INFO  : Disconnected from the channel tcfchan#12.
00:50:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:50:40 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
00:50:40 INFO  : 'jtag frequency' command is executed.
00:50:40 INFO  : Context for 'APU' is selected.
00:50:40 INFO  : System reset is completed.
00:50:43 INFO  : 'after 3000' command is executed.
00:50:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
00:50:46 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
00:50:46 INFO  : Context for 'APU' is selected.
00:50:50 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
00:50:50 INFO  : 'configparams force-mem-access 1' command is executed.
00:50:50 INFO  : Context for 'APU' is selected.
00:50:50 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
00:50:51 INFO  : 'ps7_init' command is executed.
00:50:52 INFO  : 'ps7_post_config' command is executed.
00:50:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:50:52 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:50:52 INFO  : 'configparams force-mem-access 0' command is executed.
00:50:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

00:51:54 INFO  : Disconnected from the channel tcfchan#13.
00:52:04 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
00:52:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:52:16 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
00:52:16 INFO  : 'jtag frequency' command is executed.
00:52:16 INFO  : Context for 'APU' is selected.
00:52:16 INFO  : System reset is completed.
00:52:19 INFO  : 'after 3000' command is executed.
00:52:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
00:52:22 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
00:52:22 INFO  : Context for 'APU' is selected.
00:52:22 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
00:52:22 INFO  : 'configparams force-mem-access 1' command is executed.
00:52:22 INFO  : Context for 'APU' is selected.
00:52:22 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
00:52:25 INFO  : 'ps7_init' command is executed.
00:52:25 INFO  : 'ps7_post_config' command is executed.
00:52:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:52:25 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:52:26 INFO  : 'configparams force-mem-access 0' command is executed.
00:52:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

00:54:50 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Xilinx_projects\gyro2tester\vitis\temp_xsdb_launch_script.tcl
00:54:53 INFO  : XSCT server has started successfully.
00:54:54 INFO  : plnx-install-location is set to ''
00:54:54 INFO  : Successfully done setting XSCT server connection channel  
00:54:54 INFO  : Successfully done setting workspace for the tool. 
00:54:55 INFO  : Registering command handlers for Vitis TCF services
00:54:55 INFO  : Platform repository initialization has completed.
00:54:55 INFO  : Successfully done query RDI_DATADIR 
00:55:11 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
00:55:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:55:29 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
00:55:30 INFO  : 'jtag frequency' command is executed.
00:55:30 INFO  : Context for 'APU' is selected.
00:55:30 INFO  : System reset is completed.
00:55:33 INFO  : 'after 3000' command is executed.
00:55:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
00:55:35 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
00:55:36 INFO  : Context for 'APU' is selected.
00:55:36 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
00:55:36 INFO  : 'configparams force-mem-access 1' command is executed.
00:55:36 INFO  : Context for 'APU' is selected.
00:55:36 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
00:55:39 INFO  : 'ps7_init' command is executed.
00:55:39 INFO  : 'ps7_post_config' command is executed.
00:55:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:55:40 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:55:40 INFO  : 'configparams force-mem-access 0' command is executed.
00:55:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

00:58:43 INFO  : Disconnected from the channel tcfchan#1.
00:58:52 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
00:59:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:59:13 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
00:59:13 INFO  : 'jtag frequency' command is executed.
00:59:13 INFO  : Context for 'APU' is selected.
00:59:13 INFO  : System reset is completed.
00:59:16 INFO  : 'after 3000' command is executed.
00:59:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
00:59:19 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
00:59:19 INFO  : Context for 'APU' is selected.
00:59:19 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
00:59:19 INFO  : 'configparams force-mem-access 1' command is executed.
00:59:19 INFO  : Context for 'APU' is selected.
00:59:19 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
00:59:21 INFO  : 'ps7_init' command is executed.
00:59:21 INFO  : 'ps7_post_config' command is executed.
00:59:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:59:22 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:59:22 INFO  : 'configparams force-mem-access 0' command is executed.
00:59:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

01:09:24 INFO  : Result from executing command 'getProjects': design_2_wrapper
01:09:24 INFO  : Result from executing command 'getPlatforms': design_2_wrapper|C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/design_2_wrapper.xpfm
01:09:25 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
01:09:25 INFO  : The hardware specification used by project 'gyro2testerFirmware' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
01:09:25 INFO  : The file 'C:\Xilinx_projects\gyro2tester\vitis\gyro2testerFirmware\_ide\bitstream\design_2_wrapper.bit' stored in project is removed.
01:09:26 INFO  : The updated bitstream files are copied from platform to folder 'C:\Xilinx_projects\gyro2tester\vitis\gyro2testerFirmware\_ide\bitstream' in project 'gyro2testerFirmware'.
01:09:26 INFO  : The file 'C:\Xilinx_projects\gyro2tester\vitis\gyro2testerFirmware\_ide\psinit\ps7_init.tcl' stored in project is removed.
01:09:33 INFO  : The updated ps init files are copied from platform to folder 'C:\Xilinx_projects\gyro2tester\vitis\gyro2testerFirmware\_ide\psinit' in project 'gyro2testerFirmware'.
01:14:00 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
01:14:28 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
01:14:55 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
01:15:44 INFO  : Disconnected from the channel tcfchan#2.
01:15:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:15:45 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
01:15:46 INFO  : 'jtag frequency' command is executed.
01:15:46 INFO  : Context for 'APU' is selected.
01:15:46 INFO  : System reset is completed.
01:15:49 INFO  : 'after 3000' command is executed.
01:15:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
01:15:52 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit"
01:15:52 INFO  : Context for 'APU' is selected.
01:15:55 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
01:15:55 INFO  : 'configparams force-mem-access 1' command is executed.
01:15:55 INFO  : Context for 'APU' is selected.
01:15:55 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl' is done.
01:15:58 INFO  : 'ps7_init' command is executed.
01:15:58 INFO  : 'ps7_post_config' command is executed.
01:15:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:15:59 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:15:59 INFO  : 'configparams force-mem-access 0' command is executed.
01:15:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf
configparams force-mem-access 0
----------------End of Script----------------

01:16:49 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Xilinx_projects\gyro2tester\vitis\temp_xsdb_launch_script.tcl
01:16:52 INFO  : XSCT server has started successfully.
01:16:52 INFO  : Successfully done setting XSCT server connection channel  
01:16:52 INFO  : plnx-install-location is set to ''
01:16:52 INFO  : Successfully done setting workspace for the tool. 
01:16:53 INFO  : Platform repository initialization has completed.
01:16:53 INFO  : Registering command handlers for Vitis TCF services
01:16:53 INFO  : Successfully done query RDI_DATADIR 
01:17:24 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
01:17:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:17:45 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
01:17:46 INFO  : 'jtag frequency' command is executed.
01:17:46 INFO  : Context for 'APU' is selected.
01:17:46 INFO  : System reset is completed.
01:17:49 INFO  : 'after 3000' command is executed.
01:17:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
01:17:52 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit"
01:17:52 INFO  : Context for 'APU' is selected.
01:17:52 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
01:17:52 INFO  : 'configparams force-mem-access 1' command is executed.
01:17:52 INFO  : Context for 'APU' is selected.
01:17:52 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl' is done.
01:17:55 INFO  : 'ps7_init' command is executed.
01:17:55 INFO  : 'ps7_post_config' command is executed.
01:17:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:17:56 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:17:56 INFO  : 'configparams force-mem-access 0' command is executed.
01:17:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf
configparams force-mem-access 0
----------------End of Script----------------

21:06:39 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Xilinx_projects\gyro2tester\vitis\temp_xsdb_launch_script.tcl
21:06:42 INFO  : XSCT server has started successfully.
21:06:42 INFO  : Successfully done setting XSCT server connection channel  
21:06:42 INFO  : plnx-install-location is set to ''
21:06:42 INFO  : Successfully done setting workspace for the tool. 
21:06:43 INFO  : Platform repository initialization has completed.
21:06:43 INFO  : Registering command handlers for Vitis TCF services
21:06:43 INFO  : Successfully done query RDI_DATADIR 
21:24:22 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
21:24:42 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
21:25:04 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
21:25:22 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
21:33:43 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
21:34:10 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
21:36:01 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
21:44:48 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
21:46:41 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
21:49:41 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
21:50:29 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
21:50:55 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
21:53:12 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
21:54:00 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
21:54:52 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
21:55:46 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
21:57:27 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
21:59:41 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
22:02:56 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
22:17:38 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
22:20:40 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
23:16:21 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
23:16:54 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
23:20:18 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
23:22:12 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
23:23:20 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
23:24:22 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
23:26:24 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
23:27:10 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
23:29:16 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
23:39:16 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
23:40:14 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
23:40:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:40:24 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
23:40:24 INFO  : 'jtag frequency' command is executed.
23:40:24 INFO  : Context for 'APU' is selected.
23:40:24 INFO  : System reset is completed.
23:40:27 INFO  : 'after 3000' command is executed.
23:40:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
23:40:30 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit"
23:40:30 INFO  : Context for 'APU' is selected.
23:40:30 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
23:40:30 INFO  : 'configparams force-mem-access 1' command is executed.
23:40:30 INFO  : Context for 'APU' is selected.
23:40:30 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl' is done.
23:40:33 INFO  : 'ps7_init' command is executed.
23:40:33 INFO  : 'ps7_post_config' command is executed.
23:40:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:40:34 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:40:34 INFO  : 'configparams force-mem-access 0' command is executed.
23:40:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf
configparams force-mem-access 0
----------------End of Script----------------

23:51:21 INFO  : Disconnected from the channel tcfchan#1.
01:33:44 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
01:35:22 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
01:39:09 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
02:28:27 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
02:28:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:28:44 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
02:28:44 INFO  : 'jtag frequency' command is executed.
02:28:44 INFO  : Context for 'APU' is selected.
02:28:45 INFO  : System reset is completed.
02:28:48 INFO  : 'after 3000' command is executed.
02:28:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
02:28:50 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit"
02:28:50 INFO  : Context for 'APU' is selected.
02:28:50 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
02:28:50 INFO  : 'configparams force-mem-access 1' command is executed.
02:28:50 INFO  : Context for 'APU' is selected.
02:28:50 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl' is done.
02:28:53 INFO  : 'ps7_init' command is executed.
02:28:53 INFO  : 'ps7_post_config' command is executed.
02:28:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:28:54 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:28:54 INFO  : 'configparams force-mem-access 0' command is executed.
02:28:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf
configparams force-mem-access 0
----------------End of Script----------------

02:48:46 INFO  : Disconnected from the channel tcfchan#2.
03:12:06 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
03:12:30 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
03:15:12 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
03:15:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:15:28 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
03:15:28 INFO  : 'jtag frequency' command is executed.
03:15:28 INFO  : Context for 'APU' is selected.
03:15:28 INFO  : System reset is completed.
03:15:31 INFO  : 'after 3000' command is executed.
03:15:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
03:15:34 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
03:15:34 INFO  : Context for 'APU' is selected.
03:15:34 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
03:15:34 INFO  : 'configparams force-mem-access 1' command is executed.
03:15:34 INFO  : Context for 'APU' is selected.
03:15:34 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
03:15:37 INFO  : 'ps7_init' command is executed.
03:15:37 INFO  : 'ps7_post_config' command is executed.
03:15:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:15:38 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:15:38 INFO  : 'configparams force-mem-access 0' command is executed.
03:15:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

03:15:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:15:39 INFO  : 'con' command is executed.
03:15:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

03:15:39 INFO  : Launch script is exported to file 'C:\Xilinx_projects\gyro2tester\vitis\dmaTest_system\_ide\scripts\debugger_dmatest-default.tcl'
03:30:41 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Xilinx_projects\gyro2tester\vitis\temp_xsdb_launch_script.tcl
03:30:44 INFO  : Registering command handlers for Vitis TCF services
03:30:44 INFO  : Platform repository initialization has completed.
03:30:45 INFO  : XSCT server has started successfully.
03:30:47 INFO  : Successfully done setting XSCT server connection channel  
03:30:47 INFO  : plnx-install-location is set to ''
03:30:47 INFO  : Successfully done query RDI_DATADIR 
03:30:47 INFO  : Successfully done setting workspace for the tool. 
03:31:13 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
03:31:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:31:59 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
03:32:00 INFO  : 'jtag frequency' command is executed.
03:32:00 INFO  : Context for 'APU' is selected.
03:32:00 INFO  : System reset is completed.
03:32:03 INFO  : 'after 3000' command is executed.
03:32:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
03:32:06 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit"
03:32:06 INFO  : Context for 'APU' is selected.
03:32:06 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
03:32:06 INFO  : 'configparams force-mem-access 1' command is executed.
03:32:06 INFO  : Context for 'APU' is selected.
03:32:06 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl' is done.
03:32:08 INFO  : 'ps7_init' command is executed.
03:32:08 INFO  : 'ps7_post_config' command is executed.
03:32:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:32:09 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:32:09 INFO  : 'configparams force-mem-access 0' command is executed.
03:32:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf
configparams force-mem-access 0
----------------End of Script----------------

03:32:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:32:10 INFO  : 'con' command is executed.
03:32:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

03:32:10 INFO  : Launch script is exported to file 'C:\Xilinx_projects\gyro2tester\vitis\gyro2testerFirmware_system\_ide\scripts\debugger_gyro2testerfirmware-default.tcl'
03:32:32 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
03:33:32 INFO  : Disconnected from the channel tcfchan#1.
03:33:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:33:33 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
03:33:33 INFO  : 'jtag frequency' command is executed.
03:33:35 INFO  : Context for 'APU' is selected.
03:33:35 INFO  : System reset is completed.
03:33:38 INFO  : 'after 3000' command is executed.
03:33:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
03:33:41 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
03:33:41 INFO  : Context for 'APU' is selected.
03:33:44 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
03:33:44 INFO  : 'configparams force-mem-access 1' command is executed.
03:33:44 INFO  : Context for 'APU' is selected.
03:33:44 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
03:33:46 INFO  : 'ps7_init' command is executed.
03:33:46 INFO  : 'ps7_post_config' command is executed.
03:33:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:33:47 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:33:47 INFO  : 'configparams force-mem-access 0' command is executed.
03:33:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

03:33:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:33:47 INFO  : 'con' command is executed.
03:33:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

03:33:47 INFO  : Launch script is exported to file 'C:\Xilinx_projects\gyro2tester\vitis\dmaTest_system\_ide\scripts\debugger_dmatest-default.tcl'
16:59:15 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Xilinx_projects\gyro2tester\vitis\temp_xsdb_launch_script.tcl
16:59:18 INFO  : Registering command handlers for Vitis TCF services
16:59:18 INFO  : Platform repository initialization has completed.
16:59:19 INFO  : XSCT server has started successfully.
16:59:21 INFO  : Successfully done setting XSCT server connection channel  
16:59:21 INFO  : plnx-install-location is set to ''
16:59:21 INFO  : Successfully done query RDI_DATADIR 
16:59:21 INFO  : Successfully done setting workspace for the tool. 
17:02:52 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
17:09:55 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
17:11:02 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
17:14:02 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
17:16:58 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
17:18:51 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
17:19:48 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
17:35:26 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
17:36:26 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
17:36:56 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
17:58:57 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
19:06:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:06:24 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
19:06:25 INFO  : 'jtag frequency' command is executed.
19:06:25 INFO  : Context for 'APU' is selected.
19:06:25 INFO  : System reset is completed.
19:06:28 INFO  : 'after 3000' command is executed.
19:06:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
19:06:31 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit"
19:06:31 INFO  : Context for 'APU' is selected.
19:06:31 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
19:06:31 INFO  : 'configparams force-mem-access 1' command is executed.
19:06:31 INFO  : Context for 'APU' is selected.
19:06:31 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl' is done.
19:06:34 INFO  : 'ps7_init' command is executed.
19:06:34 INFO  : 'ps7_post_config' command is executed.
19:06:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:06:35 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:06:35 INFO  : 'configparams force-mem-access 0' command is executed.
19:06:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf
configparams force-mem-access 0
----------------End of Script----------------

19:06:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:06:36 INFO  : 'con' command is executed.
19:06:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:06:36 INFO  : Disconnected from the channel tcfchan#1.
22:58:23 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
23:03:12 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
23:03:40 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
23:03:54 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
23:05:03 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
23:06:18 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
23:06:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:06:37 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
23:06:37 INFO  : 'jtag frequency' command is executed.
23:06:37 INFO  : Context for 'APU' is selected.
23:06:37 INFO  : System reset is completed.
23:06:40 INFO  : 'after 3000' command is executed.
23:06:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
23:06:43 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit"
23:06:43 INFO  : Context for 'APU' is selected.
23:06:43 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
23:06:43 INFO  : 'configparams force-mem-access 1' command is executed.
23:06:43 INFO  : Context for 'APU' is selected.
23:06:43 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl' is done.
23:06:45 INFO  : 'ps7_init' command is executed.
23:06:46 INFO  : 'ps7_post_config' command is executed.
23:06:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:06:47 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:06:47 INFO  : 'configparams force-mem-access 0' command is executed.
23:06:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf
configparams force-mem-access 0
----------------End of Script----------------

23:06:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:06:48 INFO  : 'con' command is executed.
23:06:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:06:48 INFO  : Launch script is exported to file 'C:\Xilinx_projects\gyro2tester\vitis\gyro2testerFirmware_system\_ide\scripts\debugger_gyro2testerfirmware-default.tcl'
23:45:11 INFO  : Disconnected from the channel tcfchan#2.
23:45:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:45:13 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
23:45:13 INFO  : 'jtag frequency' command is executed.
23:45:13 INFO  : Context for 'APU' is selected.
23:45:13 INFO  : System reset is completed.
23:45:16 INFO  : 'after 3000' command is executed.
23:45:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
23:45:19 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit"
23:45:19 INFO  : Context for 'APU' is selected.
23:45:22 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
23:45:22 INFO  : 'configparams force-mem-access 1' command is executed.
23:45:22 INFO  : Context for 'APU' is selected.
23:45:22 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl' is done.
23:45:24 INFO  : 'ps7_init' command is executed.
23:45:24 INFO  : 'ps7_post_config' command is executed.
23:45:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:45:25 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:45:25 INFO  : 'configparams force-mem-access 0' command is executed.
23:45:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf
configparams force-mem-access 0
----------------End of Script----------------

23:45:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:45:25 INFO  : 'con' command is executed.
23:45:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:45:25 INFO  : Launch script is exported to file 'C:\Xilinx_projects\gyro2tester\vitis\gyro2testerFirmware_system\_ide\scripts\debugger_gyro2testerfirmware-default.tcl'
23:47:45 INFO  : Disconnected from the channel tcfchan#3.
23:48:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:48:01 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
23:48:01 INFO  : 'jtag frequency' command is executed.
23:48:01 INFO  : Context for 'APU' is selected.
23:48:02 INFO  : System reset is completed.
23:48:05 INFO  : 'after 3000' command is executed.
23:48:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
23:48:07 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit"
23:48:08 INFO  : Context for 'APU' is selected.
23:48:11 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
23:48:11 INFO  : 'configparams force-mem-access 1' command is executed.
23:48:11 INFO  : Context for 'APU' is selected.
23:48:11 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl' is done.
23:48:13 INFO  : 'ps7_init' command is executed.
23:48:13 INFO  : 'ps7_post_config' command is executed.
23:48:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:48:14 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:48:14 INFO  : 'configparams force-mem-access 0' command is executed.
23:48:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf
configparams force-mem-access 0
----------------End of Script----------------

23:48:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:48:14 INFO  : 'con' command is executed.
23:48:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:48:14 INFO  : Disconnected from the channel tcfchan#4.
00:53:14 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
00:53:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:53:21 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
00:53:21 INFO  : 'jtag frequency' command is executed.
00:53:21 INFO  : Context for 'APU' is selected.
00:53:22 INFO  : System reset is completed.
00:53:25 INFO  : 'after 3000' command is executed.
00:53:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
00:53:27 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit"
00:53:28 INFO  : Context for 'APU' is selected.
00:53:28 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
00:53:28 INFO  : 'configparams force-mem-access 1' command is executed.
00:53:28 INFO  : Context for 'APU' is selected.
00:53:28 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl' is done.
00:53:31 INFO  : 'ps7_init' command is executed.
00:53:31 INFO  : 'ps7_post_config' command is executed.
00:53:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:53:32 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:53:32 INFO  : 'configparams force-mem-access 0' command is executed.
00:53:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf
configparams force-mem-access 0
----------------End of Script----------------

00:53:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:53:32 INFO  : 'con' command is executed.
00:53:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:53:32 INFO  : Launch script is exported to file 'C:\Xilinx_projects\gyro2tester\vitis\gyro2testerFirmware_system\_ide\scripts\debugger_gyro2testerfirmware-default.tcl'
00:57:19 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
00:57:24 INFO  : Disconnected from the channel tcfchan#5.
00:57:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:57:31 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
00:57:31 INFO  : 'jtag frequency' command is executed.
00:57:31 INFO  : Context for 'APU' is selected.
00:57:32 INFO  : System reset is completed.
00:57:35 INFO  : 'after 3000' command is executed.
00:57:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
00:57:37 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit"
00:57:37 INFO  : Context for 'APU' is selected.
00:57:40 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
00:57:40 INFO  : 'configparams force-mem-access 1' command is executed.
00:57:40 INFO  : Context for 'APU' is selected.
00:57:40 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl' is done.
00:57:43 INFO  : 'ps7_init' command is executed.
00:57:43 INFO  : 'ps7_post_config' command is executed.
00:57:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:57:44 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:57:44 INFO  : 'configparams force-mem-access 0' command is executed.
00:57:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf
configparams force-mem-access 0
----------------End of Script----------------

00:57:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:57:44 INFO  : 'con' command is executed.
00:57:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:57:44 INFO  : Disconnected from the channel tcfchan#6.
01:36:26 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
01:36:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:36:36 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
01:36:36 INFO  : 'jtag frequency' command is executed.
01:36:36 INFO  : Context for 'APU' is selected.
01:36:36 INFO  : System reset is completed.
01:36:39 INFO  : 'after 3000' command is executed.
01:36:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
01:36:42 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit"
01:36:42 INFO  : Context for 'APU' is selected.
01:36:42 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
01:36:42 INFO  : 'configparams force-mem-access 1' command is executed.
01:36:42 INFO  : Context for 'APU' is selected.
01:36:42 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl' is done.
01:36:45 INFO  : 'ps7_init' command is executed.
01:36:45 INFO  : 'ps7_post_config' command is executed.
01:36:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:36:46 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:36:46 INFO  : 'configparams force-mem-access 0' command is executed.
01:36:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf
configparams force-mem-access 0
----------------End of Script----------------

01:36:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:36:46 INFO  : 'con' command is executed.
01:36:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:36:46 INFO  : Launch script is exported to file 'C:\Xilinx_projects\gyro2tester\vitis\gyro2testerFirmware_system\_ide\scripts\debugger_gyro2testerfirmware-default.tcl'
20:19:04 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Xilinx_projects\gyro2tester\vitis\temp_xsdb_launch_script.tcl
20:19:07 INFO  : XSCT server has started successfully.
20:19:07 INFO  : plnx-install-location is set to ''
20:19:07 INFO  : Successfully done setting XSCT server connection channel  
20:19:07 INFO  : Successfully done setting workspace for the tool. 
20:19:08 INFO  : Platform repository initialization has completed.
20:19:08 INFO  : Successfully done query RDI_DATADIR 
20:19:08 INFO  : Registering command handlers for Vitis TCF services
20:19:57 INFO  : Hardware specification for platform project 'design_2_wrapper' is updated.
20:20:12 ERROR : Error encountered while removing 'C:\Xilinx_projects\gyro2tester\vitis\design_2_wrapper\export\design_2_wrapper' from custom repository paths
Reason: No Platforms Found.


20:20:12 INFO  : Result from executing command 'removePlatformRepo': 
20:20:34 INFO  : Result from executing command 'getProjects': design_2_wrapper
20:20:34 INFO  : Result from executing command 'getPlatforms': 
20:20:50 ERROR : Error encountered while removing 'C:\Xilinx_projects\gyro2tester\vitis\design_2_wrapper\export\design_2_wrapper' from custom repository paths
Reason: No Platforms Found.


20:20:50 INFO  : Result from executing command 'removePlatformRepo': 
20:21:09 INFO  : Result from executing command 'getProjects': design_2_wrapper
20:21:09 INFO  : Result from executing command 'getPlatforms': 
20:21:10 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
20:21:14 INFO  : The hardware specification used by project 'gyro2testerFirmware' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
20:21:14 INFO  : The file 'C:\Xilinx_projects\gyro2tester\vitis\gyro2testerFirmware\_ide\bitstream\design_2_wrapper.bit' stored in project is removed.
20:21:14 INFO  : The updated bitstream files are copied from platform to folder 'C:\Xilinx_projects\gyro2tester\vitis\gyro2testerFirmware\_ide\bitstream' in project 'gyro2testerFirmware'.
20:21:14 INFO  : The file 'C:\Xilinx_projects\gyro2tester\vitis\gyro2testerFirmware\_ide\psinit\ps7_init.tcl' stored in project is removed.
20:21:21 INFO  : The updated ps init files are copied from platform to folder 'C:\Xilinx_projects\gyro2tester\vitis\gyro2testerFirmware\_ide\psinit' in project 'gyro2testerFirmware'.
20:21:43 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
20:22:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:22:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

20:22:18 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
20:28:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:29:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

20:29:07 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
20:29:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:29:18 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
20:29:18 INFO  : 'jtag frequency' command is executed.
20:29:18 INFO  : Context for 'APU' is selected.
20:29:19 INFO  : System reset is completed.
20:29:22 INFO  : 'after 3000' command is executed.
20:29:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
20:29:24 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit"
20:29:25 INFO  : Context for 'APU' is selected.
20:29:25 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
20:29:25 INFO  : 'configparams force-mem-access 1' command is executed.
20:29:25 INFO  : Context for 'APU' is selected.
20:29:25 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl' is done.
20:29:27 INFO  : 'ps7_init' command is executed.
20:29:27 INFO  : 'ps7_post_config' command is executed.
20:29:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:29:28 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:29:28 INFO  : 'configparams force-mem-access 0' command is executed.
20:29:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf
configparams force-mem-access 0
----------------End of Script----------------

20:33:51 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
20:34:33 INFO  : Disconnected from the channel tcfchan#6.
20:34:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:34:34 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
20:34:34 INFO  : 'jtag frequency' command is executed.
20:34:34 INFO  : Context for 'APU' is selected.
20:34:35 INFO  : System reset is completed.
20:34:38 INFO  : 'after 3000' command is executed.
20:34:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
20:34:41 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
20:34:41 INFO  : Context for 'APU' is selected.
20:34:41 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
20:34:41 INFO  : 'configparams force-mem-access 1' command is executed.
20:34:41 INFO  : Context for 'APU' is selected.
20:34:41 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
20:34:44 INFO  : 'ps7_init' command is executed.
20:34:44 INFO  : 'ps7_post_config' command is executed.
20:34:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:34:45 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:34:45 INFO  : 'configparams force-mem-access 0' command is executed.
20:34:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

20:35:24 INFO  : Disconnected from the channel tcfchan#7.
20:35:42 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
20:35:43 INFO  : The hardware specification used by project 'dmaTest' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
20:35:43 INFO  : The file 'C:\Xilinx_projects\gyro2tester\vitis\dmaTest\_ide\bitstream\design_2_wrapper.bit' stored in project is removed.
20:35:43 INFO  : The updated bitstream files are copied from platform to folder 'C:\Xilinx_projects\gyro2tester\vitis\dmaTest\_ide\bitstream' in project 'dmaTest'.
20:35:43 INFO  : The file 'C:\Xilinx_projects\gyro2tester\vitis\dmaTest\_ide\psinit\ps7_init.tcl' stored in project is removed.
20:35:51 INFO  : The updated ps init files are copied from platform to folder 'C:\Xilinx_projects\gyro2tester\vitis\dmaTest\_ide\psinit' in project 'dmaTest'.
20:35:56 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
20:36:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:36:08 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
20:36:08 INFO  : 'jtag frequency' command is executed.
20:36:08 INFO  : Context for 'APU' is selected.
20:36:08 INFO  : System reset is completed.
20:36:11 INFO  : 'after 3000' command is executed.
20:36:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
20:36:14 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
20:36:14 INFO  : Context for 'APU' is selected.
20:36:14 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
20:36:14 INFO  : 'configparams force-mem-access 1' command is executed.
20:36:14 INFO  : Context for 'APU' is selected.
20:36:14 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
20:36:16 INFO  : 'ps7_init' command is executed.
20:36:17 INFO  : 'ps7_post_config' command is executed.
20:36:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:36:18 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:36:18 INFO  : 'configparams force-mem-access 0' command is executed.
20:36:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

20:36:42 INFO  : Disconnected from the channel tcfchan#9.
20:37:43 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Xilinx_projects\gyro2tester\vitis\temp_xsdb_launch_script.tcl
20:37:46 INFO  : XSCT server has started successfully.
20:37:46 INFO  : Successfully done setting XSCT server connection channel  
20:37:46 INFO  : plnx-install-location is set to ''
20:37:46 INFO  : Successfully done setting workspace for the tool. 
20:37:48 INFO  : Registering command handlers for Vitis TCF services
20:37:48 INFO  : Platform repository initialization has completed.
20:37:48 INFO  : Successfully done query RDI_DATADIR 
20:38:01 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
20:38:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:38:17 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
20:38:17 INFO  : 'jtag frequency' command is executed.
20:38:17 INFO  : Context for 'APU' is selected.
20:38:17 INFO  : System reset is completed.
20:38:20 INFO  : 'after 3000' command is executed.
20:38:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
20:38:23 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
20:38:23 INFO  : Context for 'APU' is selected.
20:38:23 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
20:38:23 INFO  : 'configparams force-mem-access 1' command is executed.
20:38:24 INFO  : Context for 'APU' is selected.
20:38:24 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
20:38:26 INFO  : 'ps7_init' command is executed.
20:38:27 INFO  : 'ps7_post_config' command is executed.
20:38:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:38:27 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:38:28 INFO  : 'configparams force-mem-access 0' command is executed.
20:38:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

20:43:33 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
20:43:45 INFO  : Disconnected from the channel tcfchan#1.
20:43:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:43:47 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
20:43:47 INFO  : 'jtag frequency' command is executed.
20:43:49 INFO  : Context for 'APU' is selected.
20:43:49 INFO  : System reset is completed.
20:43:52 INFO  : 'after 3000' command is executed.
20:43:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
20:43:55 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
20:43:55 INFO  : Context for 'APU' is selected.
20:43:58 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
20:43:58 INFO  : 'configparams force-mem-access 1' command is executed.
20:43:58 INFO  : Context for 'APU' is selected.
20:43:58 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
20:44:00 INFO  : 'ps7_init' command is executed.
20:44:00 INFO  : 'ps7_post_config' command is executed.
20:44:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:44:01 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:44:01 INFO  : 'configparams force-mem-access 0' command is executed.
20:44:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

21:19:21 INFO  : Hardware specification for platform project 'design_2_wrapper' is updated.
21:19:29 ERROR : Error encountered while removing 'C:\Xilinx_projects\gyro2tester\vitis\design_2_wrapper\export\design_2_wrapper' from custom repository paths
Reason: No Platforms Found.


21:19:29 INFO  : Result from executing command 'removePlatformRepo': 
21:19:52 INFO  : Result from executing command 'getProjects': design_2_wrapper
21:19:52 INFO  : Result from executing command 'getPlatforms': 
21:20:06 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
21:20:18 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
21:20:19 INFO  : The hardware specification used by project 'dmaTest' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
21:20:19 INFO  : The file 'C:\Xilinx_projects\gyro2tester\vitis\dmaTest\_ide\bitstream\design_2_wrapper.bit' stored in project is removed.
21:20:19 INFO  : The updated bitstream files are copied from platform to folder 'C:\Xilinx_projects\gyro2tester\vitis\dmaTest\_ide\bitstream' in project 'dmaTest'.
21:20:19 INFO  : The file 'C:\Xilinx_projects\gyro2tester\vitis\dmaTest\_ide\psinit\ps7_init.tcl' stored in project is removed.
21:20:25 INFO  : The updated ps init files are copied from platform to folder 'C:\Xilinx_projects\gyro2tester\vitis\dmaTest\_ide\psinit' in project 'dmaTest'.
21:20:35 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
21:20:56 INFO  : Disconnected from the channel tcfchan#2.
21:21:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:21:03 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
21:21:04 INFO  : 'jtag frequency' command is executed.
21:21:04 INFO  : Context for 'APU' is selected.
21:21:04 INFO  : System reset is completed.
21:21:07 INFO  : 'after 3000' command is executed.
21:21:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
21:21:10 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
21:21:10 INFO  : Context for 'APU' is selected.
21:21:10 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
21:21:10 INFO  : 'configparams force-mem-access 1' command is executed.
21:21:10 INFO  : Context for 'APU' is selected.
21:21:10 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
21:21:11 INFO  : 'ps7_init' command is executed.
21:21:12 INFO  : 'ps7_post_config' command is executed.
21:21:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:21:12 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:21:13 INFO  : 'configparams force-mem-access 0' command is executed.
21:21:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

21:26:28 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
21:26:32 INFO  : Disconnected from the channel tcfchan#6.
21:27:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:27:04 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
21:27:04 INFO  : 'jtag frequency' command is executed.
21:27:04 INFO  : Context for 'APU' is selected.
21:27:05 INFO  : System reset is completed.
21:27:08 INFO  : 'after 3000' command is executed.
21:27:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
21:27:10 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
21:27:10 INFO  : Context for 'APU' is selected.
21:27:10 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
21:27:10 INFO  : 'configparams force-mem-access 1' command is executed.
21:27:11 INFO  : Context for 'APU' is selected.
21:27:11 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
21:27:12 INFO  : 'ps7_init' command is executed.
21:27:13 INFO  : 'ps7_post_config' command is executed.
21:27:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:27:13 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:27:14 INFO  : 'configparams force-mem-access 0' command is executed.
21:27:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

21:32:56 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
21:33:55 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
21:37:12 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
21:40:38 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
21:41:57 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
21:42:13 INFO  : Disconnected from the channel tcfchan#7.
21:42:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:42:22 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
21:42:22 INFO  : 'jtag frequency' command is executed.
21:42:22 INFO  : Context for 'APU' is selected.
21:42:22 INFO  : System reset is completed.
21:42:25 INFO  : 'after 3000' command is executed.
21:42:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
21:42:28 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
21:42:28 INFO  : Context for 'APU' is selected.
21:42:28 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
21:42:28 INFO  : 'configparams force-mem-access 1' command is executed.
21:42:28 INFO  : Context for 'APU' is selected.
21:42:28 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
21:42:32 INFO  : 'ps7_init' command is executed.
21:42:32 INFO  : 'ps7_post_config' command is executed.
21:42:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:42:33 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:42:33 INFO  : 'configparams force-mem-access 0' command is executed.
21:42:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

21:50:26 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
21:50:34 INFO  : Disconnected from the channel tcfchan#8.
21:50:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:50:35 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
21:50:36 ERROR : port closed
21:50:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

21:50:36 ERROR : port closed
21:50:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:50:54 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
21:50:55 INFO  : 'jtag frequency' command is executed.
21:50:55 INFO  : Context for 'APU' is selected.
21:50:55 INFO  : System reset is completed.
21:50:58 INFO  : 'after 3000' command is executed.
21:50:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
21:51:01 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
21:51:01 INFO  : Context for 'APU' is selected.
21:51:01 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
21:51:01 INFO  : 'configparams force-mem-access 1' command is executed.
21:51:01 INFO  : Context for 'APU' is selected.
21:51:01 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
21:51:03 INFO  : 'ps7_init' command is executed.
21:51:03 INFO  : 'ps7_post_config' command is executed.
21:51:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:51:04 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:51:04 INFO  : 'configparams force-mem-access 0' command is executed.
21:51:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

21:55:06 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
21:55:25 INFO  : Disconnected from the channel tcfchan#9.
21:55:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:55:26 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
21:55:26 INFO  : 'jtag frequency' command is executed.
21:55:26 INFO  : Context for 'APU' is selected.
21:55:27 INFO  : System reset is completed.
21:55:30 INFO  : 'after 3000' command is executed.
21:55:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
21:55:32 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
21:55:32 INFO  : Context for 'APU' is selected.
21:55:32 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
21:55:32 INFO  : 'configparams force-mem-access 1' command is executed.
21:55:32 INFO  : Context for 'APU' is selected.
21:55:32 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
21:55:35 INFO  : 'ps7_init' command is executed.
21:55:35 INFO  : 'ps7_post_config' command is executed.
21:55:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:55:36 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:55:36 INFO  : 'configparams force-mem-access 0' command is executed.
21:55:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

21:55:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:55:36 INFO  : 'con' command is executed.
21:55:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:55:36 INFO  : Disconnected from the channel tcfchan#10.
21:59:59 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
22:00:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:00:07 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
22:00:07 INFO  : 'jtag frequency' command is executed.
22:00:07 INFO  : Context for 'APU' is selected.
22:00:08 INFO  : System reset is completed.
22:00:11 INFO  : 'after 3000' command is executed.
22:00:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
22:00:13 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
22:00:13 INFO  : Context for 'APU' is selected.
22:00:13 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
22:00:13 INFO  : 'configparams force-mem-access 1' command is executed.
22:00:13 INFO  : Context for 'APU' is selected.
22:00:13 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
22:00:15 INFO  : 'ps7_init' command is executed.
22:00:15 INFO  : 'ps7_post_config' command is executed.
22:00:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:00:16 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:00:16 INFO  : 'configparams force-mem-access 0' command is executed.
22:00:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

22:00:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:00:17 INFO  : 'con' command is executed.
22:00:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:00:17 INFO  : Disconnected from the channel tcfchan#11.
22:53:36 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
22:53:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:53:50 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
22:53:51 INFO  : 'jtag frequency' command is executed.
22:53:51 INFO  : Context for 'APU' is selected.
22:53:51 INFO  : System reset is completed.
22:53:54 INFO  : 'after 3000' command is executed.
22:53:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
22:53:56 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
22:53:56 INFO  : Context for 'APU' is selected.
22:53:57 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
22:53:57 INFO  : 'configparams force-mem-access 1' command is executed.
22:53:57 INFO  : Context for 'APU' is selected.
22:53:57 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
22:54:00 INFO  : 'ps7_init' command is executed.
22:54:00 INFO  : 'ps7_post_config' command is executed.
22:54:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:54:01 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:54:01 INFO  : 'configparams force-mem-access 0' command is executed.
22:54:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

23:00:08 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
23:00:20 INFO  : Disconnected from the channel tcfchan#12.
23:00:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:00:21 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
23:00:21 INFO  : 'jtag frequency' command is executed.
23:00:21 INFO  : Context for 'APU' is selected.
23:00:22 INFO  : System reset is completed.
23:00:25 INFO  : 'after 3000' command is executed.
23:00:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
23:00:27 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
23:00:28 INFO  : Context for 'APU' is selected.
23:00:28 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
23:00:28 INFO  : 'configparams force-mem-access 1' command is executed.
23:00:28 INFO  : Context for 'APU' is selected.
23:00:28 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
23:00:30 INFO  : 'ps7_init' command is executed.
23:00:30 INFO  : 'ps7_post_config' command is executed.
23:00:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:00:31 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:00:31 INFO  : 'configparams force-mem-access 0' command is executed.
23:00:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

23:00:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:00:31 INFO  : 'con' command is executed.
23:00:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:00:31 INFO  : Disconnected from the channel tcfchan#13.
23:29:08 INFO  : Hardware specification for platform project 'design_2_wrapper' is updated.
23:29:18 ERROR : Error encountered while removing 'C:\Xilinx_projects\gyro2tester\vitis\design_2_wrapper\export\design_2_wrapper' from custom repository paths
Reason: No Platforms Found.


23:29:18 INFO  : Result from executing command 'removePlatformRepo': 
23:29:38 INFO  : Result from executing command 'getProjects': design_2_wrapper
23:29:38 INFO  : Result from executing command 'getPlatforms': 
23:29:47 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
23:29:52 INFO  : The hardware specification used by project 'dmaTest' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
23:29:52 INFO  : The file 'C:\Xilinx_projects\gyro2tester\vitis\dmaTest\_ide\bitstream\design_2_wrapper.bit' stored in project is removed.
23:29:52 INFO  : The updated bitstream files are copied from platform to folder 'C:\Xilinx_projects\gyro2tester\vitis\dmaTest\_ide\bitstream' in project 'dmaTest'.
23:29:52 INFO  : The file 'C:\Xilinx_projects\gyro2tester\vitis\dmaTest\_ide\psinit\ps7_init.tcl' stored in project is removed.
23:30:00 INFO  : The updated ps init files are copied from platform to folder 'C:\Xilinx_projects\gyro2tester\vitis\dmaTest\_ide\psinit' in project 'dmaTest'.
23:30:31 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
23:30:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:30:52 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
23:30:52 INFO  : 'jtag frequency' command is executed.
23:30:52 INFO  : Context for 'APU' is selected.
23:30:53 INFO  : System reset is completed.
23:30:56 INFO  : 'after 3000' command is executed.
23:30:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
23:30:58 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
23:30:58 INFO  : Context for 'APU' is selected.
23:30:59 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
23:30:59 INFO  : 'configparams force-mem-access 1' command is executed.
23:30:59 INFO  : Context for 'APU' is selected.
23:30:59 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
23:31:01 INFO  : 'ps7_init' command is executed.
23:31:01 INFO  : 'ps7_post_config' command is executed.
23:31:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:31:02 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:31:02 INFO  : 'configparams force-mem-access 0' command is executed.
23:31:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

23:34:06 INFO  : Disconnected from the channel tcfchan#17.
23:34:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:34:07 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
23:34:07 INFO  : 'jtag frequency' command is executed.
23:34:07 INFO  : Context for 'APU' is selected.
23:34:08 INFO  : System reset is completed.
23:34:11 INFO  : 'after 3000' command is executed.
23:34:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
23:34:13 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
23:34:14 INFO  : Context for 'APU' is selected.
23:34:14 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
23:34:14 INFO  : 'configparams force-mem-access 1' command is executed.
23:34:14 INFO  : Context for 'APU' is selected.
23:34:14 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
23:34:16 INFO  : 'ps7_init' command is executed.
23:34:16 INFO  : 'ps7_post_config' command is executed.
23:34:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:34:17 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:34:17 INFO  : 'configparams force-mem-access 0' command is executed.
23:34:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

23:34:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:34:18 INFO  : 'con' command is executed.
23:34:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:34:18 INFO  : Disconnected from the channel tcfchan#18.
23:35:23 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
23:35:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:35:32 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
23:35:32 INFO  : 'jtag frequency' command is executed.
23:35:33 INFO  : Context for 'APU' is selected.
23:35:33 INFO  : System reset is completed.
23:35:36 INFO  : 'after 3000' command is executed.
23:35:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
23:35:38 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
23:35:38 INFO  : Context for 'APU' is selected.
23:35:39 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
23:35:39 INFO  : 'configparams force-mem-access 1' command is executed.
23:35:39 INFO  : Context for 'APU' is selected.
23:35:39 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
23:35:41 INFO  : 'ps7_init' command is executed.
23:35:41 INFO  : 'ps7_post_config' command is executed.
23:35:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:35:42 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:35:42 INFO  : 'configparams force-mem-access 0' command is executed.
23:35:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

23:35:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:35:43 INFO  : 'con' command is executed.
23:35:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:35:43 INFO  : Disconnected from the channel tcfchan#19.
15:28:57 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Xilinx_projects\gyro2tester\vitis\temp_xsdb_launch_script.tcl
15:29:00 INFO  : XSCT server has started successfully.
15:29:00 INFO  : Successfully done setting XSCT server connection channel  
15:29:00 INFO  : plnx-install-location is set to ''
15:29:00 INFO  : Successfully done setting workspace for the tool. 
15:29:01 INFO  : Platform repository initialization has completed.
15:29:01 INFO  : Successfully done query RDI_DATADIR 
15:29:02 INFO  : Registering command handlers for Vitis TCF services
15:41:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:41:32 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
15:41:32 INFO  : 'jtag frequency' command is executed.
15:41:32 INFO  : Context for 'APU' is selected.
15:41:32 INFO  : System reset is completed.
15:41:35 INFO  : 'after 3000' command is executed.
15:41:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
15:41:38 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
15:41:38 INFO  : Context for 'APU' is selected.
15:41:38 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
15:41:39 INFO  : 'configparams force-mem-access 1' command is executed.
15:41:39 INFO  : Context for 'APU' is selected.
15:41:39 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
15:41:41 INFO  : 'ps7_init' command is executed.
15:41:41 INFO  : 'ps7_post_config' command is executed.
15:41:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:41:42 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:41:42 INFO  : 'configparams force-mem-access 0' command is executed.
15:41:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

15:41:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:41:43 INFO  : 'con' command is executed.
15:41:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:41:43 INFO  : Launch script is exported to file 'C:\Xilinx_projects\gyro2tester\vitis\dmaTest_system\_ide\scripts\debugger_dmatest-default.tcl'
15:54:46 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
15:55:05 INFO  : The hardware specification used by project 'gyro2testerFirmware' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
15:55:05 INFO  : The file 'C:\Xilinx_projects\gyro2tester\vitis\gyro2testerFirmware\_ide\bitstream\design_2_wrapper.bit' stored in project is removed.
15:55:05 INFO  : The updated bitstream files are copied from platform to folder 'C:\Xilinx_projects\gyro2tester\vitis\gyro2testerFirmware\_ide\bitstream' in project 'gyro2testerFirmware'.
15:55:05 INFO  : The file 'C:\Xilinx_projects\gyro2tester\vitis\gyro2testerFirmware\_ide\psinit\ps7_init.tcl' stored in project is removed.
15:55:11 INFO  : The updated ps init files are copied from platform to folder 'C:\Xilinx_projects\gyro2tester\vitis\gyro2testerFirmware\_ide\psinit' in project 'gyro2testerFirmware'.
15:55:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:55:12 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
15:55:12 INFO  : 'jtag frequency' command is executed.
15:55:12 INFO  : Context for 'APU' is selected.
15:55:12 INFO  : System reset is completed.
15:55:15 INFO  : 'after 3000' command is executed.
15:55:15 INFO  : Disconnected from the channel tcfchan#1.
15:55:15 ERROR : Exception occured while running Program Device.
java.lang.RuntimeException: Invalid target. Use "connect" command to connect to hw_server/TCF agent
15:55:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

15:55:15 ERROR : Invalid target. Use "connect" command to connect to hw_server/TCF agent
15:55:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:55:33 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
15:55:33 INFO  : 'jtag frequency' command is executed.
15:55:33 INFO  : Context for 'APU' is selected.
15:55:33 INFO  : System reset is completed.
15:55:36 INFO  : 'after 3000' command is executed.
15:55:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
15:55:39 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit"
15:55:39 INFO  : Context for 'APU' is selected.
15:55:42 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
15:55:42 INFO  : 'configparams force-mem-access 1' command is executed.
15:55:42 INFO  : Context for 'APU' is selected.
15:55:42 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl' is done.
15:55:44 INFO  : 'ps7_init' command is executed.
15:55:44 INFO  : 'ps7_post_config' command is executed.
15:55:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:55:45 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:55:45 INFO  : 'configparams force-mem-access 0' command is executed.
15:55:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf
configparams force-mem-access 0
----------------End of Script----------------

15:55:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:55:46 INFO  : 'con' command is executed.
15:55:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:55:46 INFO  : Launch script is exported to file 'C:\Xilinx_projects\gyro2tester\vitis\gyro2testerFirmware_system\_ide\scripts\debugger_gyro2testerfirmware-default.tcl'
20:37:19 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
20:37:42 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
20:39:09 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
20:43:30 INFO  : Disconnected from the channel tcfchan#2.
23:23:51 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
23:31:18 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
23:31:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:31:52 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
23:31:52 INFO  : 'jtag frequency' command is executed.
23:31:52 INFO  : Context for 'APU' is selected.
23:31:52 INFO  : System reset is completed.
23:31:55 INFO  : 'after 3000' command is executed.
23:31:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
23:31:57 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit"
23:31:58 INFO  : Context for 'APU' is selected.
23:31:58 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
23:31:58 INFO  : 'configparams force-mem-access 1' command is executed.
23:31:58 INFO  : Context for 'APU' is selected.
23:31:58 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl' is done.
23:32:00 INFO  : 'ps7_init' command is executed.
23:32:01 INFO  : 'ps7_post_config' command is executed.
23:32:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:32:02 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:32:02 INFO  : 'configparams force-mem-access 0' command is executed.
23:32:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf
configparams force-mem-access 0
----------------End of Script----------------

23:32:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:32:02 INFO  : 'con' command is executed.
23:32:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:32:02 INFO  : Launch script is exported to file 'C:\Xilinx_projects\gyro2tester\vitis\gyro2testerFirmware_system\_ide\scripts\debugger_gyro2testerfirmware-default.tcl'
02:13:25 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
02:18:29 INFO  : Disconnected from the channel tcfchan#3.
02:18:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:18:39 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
02:18:39 INFO  : 'jtag frequency' command is executed.
02:18:39 INFO  : Context for 'APU' is selected.
02:18:39 INFO  : System reset is completed.
02:18:42 INFO  : 'after 3000' command is executed.
02:18:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
02:18:45 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit"
02:18:45 INFO  : Context for 'APU' is selected.
02:18:48 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
02:18:48 INFO  : 'configparams force-mem-access 1' command is executed.
02:18:48 INFO  : Context for 'APU' is selected.
02:18:48 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl' is done.
02:18:50 INFO  : 'ps7_init' command is executed.
02:18:50 INFO  : 'ps7_post_config' command is executed.
02:18:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:18:51 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:18:51 INFO  : 'configparams force-mem-access 0' command is executed.
02:18:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf
configparams force-mem-access 0
----------------End of Script----------------

02:18:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:18:52 INFO  : 'con' command is executed.
02:18:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

02:18:52 INFO  : Launch script is exported to file 'C:\Xilinx_projects\gyro2tester\vitis\gyro2testerFirmware_system\_ide\scripts\debugger_gyro2testerfirmware-default.tcl'
02:53:38 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
02:53:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:53:44 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
02:53:45 INFO  : 'jtag frequency' command is executed.
02:53:45 INFO  : Context for 'APU' is selected.
02:53:45 INFO  : System reset is completed.
02:53:48 INFO  : 'after 3000' command is executed.
02:53:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
02:53:50 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit"
02:53:51 INFO  : Context for 'APU' is selected.
02:53:51 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
02:53:51 INFO  : 'configparams force-mem-access 1' command is executed.
02:53:51 INFO  : Context for 'APU' is selected.
02:53:51 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl' is done.
02:53:54 INFO  : 'ps7_init' command is executed.
02:53:54 INFO  : 'ps7_post_config' command is executed.
02:53:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:53:55 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:53:55 INFO  : 'configparams force-mem-access 0' command is executed.
02:53:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf
configparams force-mem-access 0
----------------End of Script----------------

02:54:41 INFO  : Disconnected from the channel tcfchan#4.
02:54:51 WARN  : channel "tcfchan#4" closed
02:55:00 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
02:55:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:55:12 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
02:55:12 INFO  : 'jtag frequency' command is executed.
02:55:12 INFO  : Context for 'APU' is selected.
02:55:12 INFO  : System reset is completed.
02:55:15 INFO  : 'after 3000' command is executed.
02:55:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
02:55:18 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit"
02:55:18 INFO  : Context for 'APU' is selected.
02:55:18 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
02:55:18 INFO  : 'configparams force-mem-access 1' command is executed.
02:55:18 INFO  : Context for 'APU' is selected.
02:55:18 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl' is done.
02:55:21 INFO  : 'ps7_init' command is executed.
02:55:21 INFO  : 'ps7_post_config' command is executed.
02:55:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:55:22 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:55:22 INFO  : 'configparams force-mem-access 0' command is executed.
02:55:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf
configparams force-mem-access 0
----------------End of Script----------------

03:12:12 INFO  : Disconnected from the channel tcfchan#5.
03:12:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:12:27 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
03:12:27 INFO  : 'jtag frequency' command is executed.
03:12:27 INFO  : Context for 'APU' is selected.
03:12:27 INFO  : System reset is completed.
03:12:30 INFO  : 'after 3000' command is executed.
03:12:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
03:12:33 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit"
03:12:33 INFO  : Context for 'APU' is selected.
03:12:36 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
03:12:36 INFO  : 'configparams force-mem-access 1' command is executed.
03:12:36 INFO  : Context for 'APU' is selected.
03:12:36 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl' is done.
03:12:38 INFO  : 'ps7_init' command is executed.
03:12:38 INFO  : 'ps7_post_config' command is executed.
03:12:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:12:39 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:12:39 INFO  : 'configparams force-mem-access 0' command is executed.
03:12:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf
configparams force-mem-access 0
----------------End of Script----------------

03:12:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:12:40 INFO  : 'con' command is executed.
03:12:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

03:12:40 INFO  : Launch script is exported to file 'C:\Xilinx_projects\gyro2tester\vitis\gyro2testerFirmware_system\_ide\scripts\debugger_gyro2testerfirmware-default.tcl'
00:56:21 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\css\ngc\gyro2\gyro2tester\vitis\temp_xsdb_launch_script.tcl
00:56:29 INFO  : XSCT server has started successfully.
00:56:29 INFO  : plnx-install-location is set to ''
00:56:29 INFO  : Successfully done setting XSCT server connection channel  
00:56:29 INFO  : Successfully done setting workspace for the tool. 
00:56:49 INFO  : Registering command handlers for Vitis TCF services
00:56:49 INFO  : Platform repository initialization has completed.
00:56:49 INFO  : Successfully done query RDI_DATADIR 
01:03:13 INFO  : Result from executing command 'getProjects': design_2_wrapper
01:03:13 INFO  : Result from executing command 'getPlatforms': design_2_wrapper|C:/css/ngc/gyro2/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/design_2_wrapper.xpfm
01:03:13 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
18:22:28 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
18:22:59 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
18:23:50 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
18:36:11 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
18:42:18 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
18:42:37 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
18:42:49 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
20:59:24 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
20:59:45 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
21:54:37 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
22:31:46 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
22:52:15 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
22:59:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:59:29 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
22:59:29 INFO  : 'jtag frequency' command is executed.
22:59:29 INFO  : Context for 'APU' is selected.
22:59:29 INFO  : System reset is completed.
22:59:32 INFO  : 'after 3000' command is executed.
22:59:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA3C5B-23727093-0"}' command is executed.
22:59:34 INFO  : Device configured successfully with "C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
22:59:35 INFO  : Context for 'APU' is selected.
22:59:35 INFO  : Hardware design and registers information is loaded from 'C:/css/ngc/gyro2/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
22:59:35 INFO  : 'configparams force-mem-access 1' command is executed.
22:59:35 INFO  : Context for 'APU' is selected.
22:59:35 INFO  : Sourcing of 'C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
22:59:37 INFO  : 'ps7_init' command is executed.
22:59:37 INFO  : 'ps7_post_config' command is executed.
22:59:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:59:37 INFO  : The application 'C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:59:37 INFO  : 'configparams force-mem-access 0' command is executed.
22:59:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA3C5B-23727093-0"}
fpga -file C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/css/ngc/gyro2/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

23:02:06 INFO  : Disconnected from the channel tcfchan#2.
23:02:56 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
23:39:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:39:57 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
23:39:58 INFO  : 'jtag frequency' command is executed.
23:39:58 INFO  : Context for 'APU' is selected.
23:39:58 INFO  : System reset is completed.
23:40:01 INFO  : 'after 3000' command is executed.
23:40:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA3C5B-23727093-0"}' command is executed.
23:40:03 INFO  : Device configured successfully with "C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit"
23:40:03 INFO  : Context for 'APU' is selected.
23:40:03 INFO  : Hardware design and registers information is loaded from 'C:/css/ngc/gyro2/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
23:40:03 INFO  : 'configparams force-mem-access 1' command is executed.
23:40:03 INFO  : Context for 'APU' is selected.
23:40:03 INFO  : Sourcing of 'C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl' is done.
23:40:05 INFO  : 'ps7_init' command is executed.
23:40:05 INFO  : 'ps7_post_config' command is executed.
23:40:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:40:05 INFO  : The application 'C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:40:06 INFO  : 'configparams force-mem-access 0' command is executed.
23:40:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA3C5B-23727093-0"}
fpga -file C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/css/ngc/gyro2/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf
configparams force-mem-access 0
----------------End of Script----------------

23:40:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:40:06 INFO  : 'con' command is executed.
23:40:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:40:06 INFO  : Launch script is exported to file 'C:\css\ngc\gyro2\gyro2tester\vitis\gyro2testerFirmware_system\_ide\scripts\debugger_gyro2testerfirmware-default.tcl'
00:28:16 INFO  : Disconnected from the channel tcfchan#3.
00:28:23 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
00:34:31 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
00:41:18 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
01:05:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:05:56 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
01:05:56 INFO  : 'jtag frequency' command is executed.
01:05:56 INFO  : Context for 'APU' is selected.
01:05:56 INFO  : System reset is completed.
01:05:59 INFO  : 'after 3000' command is executed.
01:06:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA3C5B-23727093-0"}' command is executed.
01:06:02 INFO  : Device configured successfully with "C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit"
01:06:02 INFO  : Context for 'APU' is selected.
01:06:02 INFO  : Hardware design and registers information is loaded from 'C:/css/ngc/gyro2/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
01:06:02 INFO  : 'configparams force-mem-access 1' command is executed.
01:06:02 INFO  : Context for 'APU' is selected.
01:06:02 INFO  : Sourcing of 'C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl' is done.
01:06:03 INFO  : 'ps7_init' command is executed.
01:06:04 INFO  : 'ps7_post_config' command is executed.
01:06:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:06:04 INFO  : The application 'C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:06:04 INFO  : 'configparams force-mem-access 0' command is executed.
01:06:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA3C5B-23727093-0"}
fpga -file C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/css/ngc/gyro2/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf
configparams force-mem-access 0
----------------End of Script----------------

01:06:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:06:05 INFO  : 'con' command is executed.
01:06:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:06:05 INFO  : Launch script is exported to file 'C:\css\ngc\gyro2\gyro2tester\vitis\gyro2testerFirmware_system\_ide\scripts\debugger_gyro2testerfirmware-default.tcl'
01:12:40 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
01:13:45 INFO  : Disconnected from the channel tcfchan#4.
01:13:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:13:46 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
01:13:46 INFO  : 'jtag frequency' command is executed.
01:13:46 INFO  : Context for 'APU' is selected.
01:13:46 INFO  : System reset is completed.
01:13:49 INFO  : 'after 3000' command is executed.
01:13:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA3C5B-23727093-0"}' command is executed.
01:13:51 INFO  : Device configured successfully with "C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit"
01:13:52 INFO  : Context for 'APU' is selected.
01:13:52 INFO  : Hardware design and registers information is loaded from 'C:/css/ngc/gyro2/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
01:13:52 INFO  : 'configparams force-mem-access 1' command is executed.
01:13:52 INFO  : Context for 'APU' is selected.
01:13:52 INFO  : Sourcing of 'C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl' is done.
01:13:53 INFO  : 'ps7_init' command is executed.
01:13:53 INFO  : 'ps7_post_config' command is executed.
01:13:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:13:54 INFO  : The application 'C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:13:54 INFO  : 'configparams force-mem-access 0' command is executed.
01:13:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA3C5B-23727093-0"}
fpga -file C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/css/ngc/gyro2/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf
configparams force-mem-access 0
----------------End of Script----------------

01:13:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:13:55 INFO  : 'con' command is executed.
01:13:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:13:55 INFO  : Launch script is exported to file 'C:\css\ngc\gyro2\gyro2tester\vitis\gyro2testerFirmware_system\_ide\scripts\debugger_gyro2testerfirmware-default.tcl'
01:27:10 INFO  : Disconnected from the channel tcfchan#5.
01:27:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:27:17 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
01:27:17 INFO  : 'jtag frequency' command is executed.
01:27:17 INFO  : Context for 'APU' is selected.
01:27:17 INFO  : System reset is completed.
01:27:20 INFO  : 'after 3000' command is executed.
01:27:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA3C5B-23727093-0"}' command is executed.
01:27:22 INFO  : Device configured successfully with "C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit"
01:27:22 INFO  : Context for 'APU' is selected.
01:27:22 INFO  : Hardware design and registers information is loaded from 'C:/css/ngc/gyro2/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
01:27:22 INFO  : 'configparams force-mem-access 1' command is executed.
01:27:22 INFO  : Context for 'APU' is selected.
01:27:22 INFO  : Sourcing of 'C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl' is done.
01:27:24 INFO  : 'ps7_init' command is executed.
01:27:24 INFO  : 'ps7_post_config' command is executed.
01:27:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:27:24 INFO  : The application 'C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:27:24 INFO  : 'configparams force-mem-access 0' command is executed.
01:27:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA3C5B-23727093-0"}
fpga -file C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/css/ngc/gyro2/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf
configparams force-mem-access 0
----------------End of Script----------------

01:27:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:27:25 INFO  : 'con' command is executed.
01:27:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:27:25 INFO  : Launch script is exported to file 'C:\css\ngc\gyro2\gyro2tester\vitis\gyro2testerFirmware_system\_ide\scripts\debugger_gyro2testerfirmware-default.tcl'
02:23:54 INFO  : Disconnected from the channel tcfchan#6.
02:24:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:24:03 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
02:24:03 INFO  : 'jtag frequency' command is executed.
02:24:03 INFO  : Context for 'APU' is selected.
02:24:03 INFO  : System reset is completed.
02:24:06 INFO  : 'after 3000' command is executed.
02:24:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA3C5B-23727093-0"}' command is executed.
02:24:09 INFO  : Device configured successfully with "C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit"
02:24:09 INFO  : Context for 'APU' is selected.
02:24:09 INFO  : Hardware design and registers information is loaded from 'C:/css/ngc/gyro2/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
02:24:09 INFO  : 'configparams force-mem-access 1' command is executed.
02:24:09 INFO  : Context for 'APU' is selected.
02:24:09 INFO  : Sourcing of 'C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl' is done.
02:24:10 INFO  : 'ps7_init' command is executed.
02:24:10 INFO  : 'ps7_post_config' command is executed.
02:24:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:24:11 INFO  : The application 'C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:24:11 INFO  : 'configparams force-mem-access 0' command is executed.
02:24:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA3C5B-23727093-0"}
fpga -file C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/css/ngc/gyro2/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf
configparams force-mem-access 0
----------------End of Script----------------

02:24:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:24:11 INFO  : 'con' command is executed.
02:24:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

02:24:11 INFO  : Launch script is exported to file 'C:\css\ngc\gyro2\gyro2tester\vitis\gyro2testerFirmware_system\_ide\scripts\debugger_gyro2testerfirmware-default.tcl'
02:40:13 INFO  : Disconnected from the channel tcfchan#7.
02:40:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:40:21 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
02:40:21 INFO  : 'jtag frequency' command is executed.
02:40:21 INFO  : Context for 'APU' is selected.
02:40:21 INFO  : System reset is completed.
02:40:24 INFO  : 'after 3000' command is executed.
02:40:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA3C5B-23727093-0"}' command is executed.
02:40:27 INFO  : Device configured successfully with "C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit"
02:40:27 INFO  : Context for 'APU' is selected.
02:40:27 INFO  : Hardware design and registers information is loaded from 'C:/css/ngc/gyro2/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
02:40:27 INFO  : 'configparams force-mem-access 1' command is executed.
02:40:27 INFO  : Context for 'APU' is selected.
02:40:27 INFO  : Sourcing of 'C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl' is done.
02:40:28 INFO  : 'ps7_init' command is executed.
02:40:28 INFO  : 'ps7_post_config' command is executed.
02:40:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:40:29 INFO  : The application 'C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:40:29 INFO  : 'configparams force-mem-access 0' command is executed.
02:40:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA3C5B-23727093-0"}
fpga -file C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/css/ngc/gyro2/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf
configparams force-mem-access 0
----------------End of Script----------------

02:40:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:40:30 INFO  : 'con' command is executed.
02:40:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

02:40:30 INFO  : Launch script is exported to file 'C:\css\ngc\gyro2\gyro2tester\vitis\gyro2testerFirmware_system\_ide\scripts\debugger_gyro2testerfirmware-default.tcl'
02:41:06 INFO  : Disconnected from the channel tcfchan#8.
02:44:31 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
02:45:37 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
02:45:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:45:58 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
02:45:58 INFO  : 'jtag frequency' command is executed.
02:45:58 INFO  : Context for 'APU' is selected.
02:45:58 INFO  : System reset is completed.
02:46:01 INFO  : 'after 3000' command is executed.
02:46:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA3C5B-23727093-0"}' command is executed.
02:46:03 INFO  : Device configured successfully with "C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit"
02:46:03 INFO  : Context for 'APU' is selected.
02:46:03 INFO  : Hardware design and registers information is loaded from 'C:/css/ngc/gyro2/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
02:46:03 INFO  : 'configparams force-mem-access 1' command is executed.
02:46:03 INFO  : Context for 'APU' is selected.
02:46:03 INFO  : Sourcing of 'C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl' is done.
02:46:05 INFO  : 'ps7_init' command is executed.
02:46:05 INFO  : 'ps7_post_config' command is executed.
02:46:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:46:06 INFO  : The application 'C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:46:06 INFO  : 'configparams force-mem-access 0' command is executed.
02:46:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA3C5B-23727093-0"}
fpga -file C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/css/ngc/gyro2/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf
configparams force-mem-access 0
----------------End of Script----------------

02:46:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:46:06 INFO  : 'con' command is executed.
02:46:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

02:46:06 INFO  : Launch script is exported to file 'C:\css\ngc\gyro2\gyro2tester\vitis\gyro2testerFirmware_system\_ide\scripts\debugger_gyro2testerfirmware-default.tcl'
02:50:18 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
02:50:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:50:31 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
02:50:31 INFO  : 'jtag frequency' command is executed.
02:50:31 INFO  : Context for 'APU' is selected.
02:50:31 INFO  : System reset is completed.
02:50:34 INFO  : 'after 3000' command is executed.
02:50:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA3C5B-23727093-0"}' command is executed.
02:50:37 INFO  : Device configured successfully with "C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit"
02:50:37 INFO  : Context for 'APU' is selected.
02:50:37 INFO  : Hardware design and registers information is loaded from 'C:/css/ngc/gyro2/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
02:50:37 INFO  : 'configparams force-mem-access 1' command is executed.
02:50:37 INFO  : Context for 'APU' is selected.
02:50:37 INFO  : Sourcing of 'C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl' is done.
02:50:39 INFO  : 'ps7_init' command is executed.
02:50:39 INFO  : 'ps7_post_config' command is executed.
02:50:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:50:40 INFO  : The application 'C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:50:40 INFO  : 'configparams force-mem-access 0' command is executed.
02:50:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA3C5B-23727093-0"}
fpga -file C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/css/ngc/gyro2/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf
configparams force-mem-access 0
----------------End of Script----------------

03:07:12 INFO  : Disconnected from the channel tcfchan#9.
03:07:18 WARN  : channel "tcfchan#9" closed
03:44:07 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
03:45:03 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
03:46:43 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
03:46:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:46:53 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
03:46:53 INFO  : 'jtag frequency' command is executed.
03:46:53 INFO  : Context for 'APU' is selected.
03:46:53 INFO  : System reset is completed.
03:46:56 INFO  : 'after 3000' command is executed.
03:46:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA3C5B-23727093-0"}' command is executed.
03:46:59 INFO  : Device configured successfully with "C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit"
03:46:59 INFO  : Context for 'APU' is selected.
03:46:59 INFO  : Hardware design and registers information is loaded from 'C:/css/ngc/gyro2/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
03:46:59 INFO  : 'configparams force-mem-access 1' command is executed.
03:46:59 INFO  : Context for 'APU' is selected.
03:46:59 INFO  : Sourcing of 'C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl' is done.
03:47:01 INFO  : 'ps7_init' command is executed.
03:47:01 INFO  : 'ps7_post_config' command is executed.
03:47:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:47:01 INFO  : The application 'C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:47:01 INFO  : 'configparams force-mem-access 0' command is executed.
03:47:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA3C5B-23727093-0"}
fpga -file C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/css/ngc/gyro2/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf
configparams force-mem-access 0
----------------End of Script----------------

03:47:30 INFO  : Disconnected from the channel tcfchan#10.
03:47:54 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
03:48:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:48:10 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
03:48:10 INFO  : 'jtag frequency' command is executed.
03:48:10 INFO  : Context for 'APU' is selected.
03:48:10 INFO  : System reset is completed.
03:48:13 INFO  : 'after 3000' command is executed.
03:48:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA3C5B-23727093-0"}' command is executed.
03:48:16 INFO  : Device configured successfully with "C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit"
03:48:16 INFO  : Context for 'APU' is selected.
03:48:16 INFO  : Hardware design and registers information is loaded from 'C:/css/ngc/gyro2/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
03:48:16 INFO  : 'configparams force-mem-access 1' command is executed.
03:48:16 INFO  : Context for 'APU' is selected.
03:48:16 INFO  : Sourcing of 'C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl' is done.
03:48:17 INFO  : 'ps7_init' command is executed.
03:48:17 INFO  : 'ps7_post_config' command is executed.
03:48:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:48:18 INFO  : The application 'C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:48:18 INFO  : 'configparams force-mem-access 0' command is executed.
03:48:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA3C5B-23727093-0"}
fpga -file C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/css/ngc/gyro2/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf
configparams force-mem-access 0
----------------End of Script----------------

03:49:06 INFO  : Disconnected from the channel tcfchan#11.
03:49:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:49:49 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
03:49:49 INFO  : 'jtag frequency' command is executed.
03:49:49 INFO  : Context for 'APU' is selected.
03:49:49 INFO  : System reset is completed.
03:49:52 INFO  : 'after 3000' command is executed.
03:49:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA3C5B-23727093-0"}' command is executed.
03:49:55 INFO  : Device configured successfully with "C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit"
03:49:55 INFO  : Context for 'APU' is selected.
03:49:55 INFO  : Hardware design and registers information is loaded from 'C:/css/ngc/gyro2/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
03:49:55 INFO  : 'configparams force-mem-access 1' command is executed.
03:49:55 INFO  : Context for 'APU' is selected.
03:49:55 INFO  : Sourcing of 'C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl' is done.
03:49:56 INFO  : 'ps7_init' command is executed.
03:49:56 INFO  : 'ps7_post_config' command is executed.
03:49:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:49:57 INFO  : The application 'C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:49:57 INFO  : 'configparams force-mem-access 0' command is executed.
03:49:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA3C5B-23727093-0"}
fpga -file C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/css/ngc/gyro2/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf
configparams force-mem-access 0
----------------End of Script----------------

04:28:50 INFO  : Disconnected from the channel tcfchan#12.
04:30:19 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
04:30:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:30:33 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
04:30:33 INFO  : 'jtag frequency' command is executed.
04:30:33 INFO  : Context for 'APU' is selected.
04:30:33 INFO  : System reset is completed.
04:30:36 INFO  : 'after 3000' command is executed.
04:30:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA3C5B-23727093-0"}' command is executed.
04:30:38 INFO  : Device configured successfully with "C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit"
04:30:38 INFO  : Context for 'APU' is selected.
04:30:39 INFO  : Hardware design and registers information is loaded from 'C:/css/ngc/gyro2/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
04:30:39 INFO  : 'configparams force-mem-access 1' command is executed.
04:30:39 INFO  : Context for 'APU' is selected.
04:30:39 INFO  : Sourcing of 'C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl' is done.
04:30:40 INFO  : 'ps7_init' command is executed.
04:30:40 INFO  : 'ps7_post_config' command is executed.
04:30:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:30:41 INFO  : The application 'C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:30:41 INFO  : 'configparams force-mem-access 0' command is executed.
04:30:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA3C5B-23727093-0"}
fpga -file C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/css/ngc/gyro2/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf
configparams force-mem-access 0
----------------End of Script----------------

04:52:58 INFO  : Disconnected from the channel tcfchan#13.
04:52:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:52:59 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
04:52:59 INFO  : 'jtag frequency' command is executed.
04:52:59 INFO  : Context for 'APU' is selected.
04:52:59 INFO  : System reset is completed.
04:53:02 INFO  : 'after 3000' command is executed.
04:53:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA3C5B-23727093-0"}' command is executed.
04:53:04 INFO  : Device configured successfully with "C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
04:53:05 INFO  : Context for 'APU' is selected.
04:53:05 INFO  : Hardware design and registers information is loaded from 'C:/css/ngc/gyro2/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
04:53:05 INFO  : 'configparams force-mem-access 1' command is executed.
04:53:05 INFO  : Context for 'APU' is selected.
04:53:05 INFO  : Sourcing of 'C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
04:53:06 INFO  : 'ps7_init' command is executed.
04:53:06 INFO  : 'ps7_post_config' command is executed.
04:53:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:53:06 INFO  : The application 'C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:53:06 INFO  : 'configparams force-mem-access 0' command is executed.
04:53:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA3C5B-23727093-0"}
fpga -file C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/css/ngc/gyro2/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

04:53:22 INFO  : Disconnected from the channel tcfchan#14.
04:53:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:53:40 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
04:53:40 INFO  : 'jtag frequency' command is executed.
04:53:40 INFO  : Context for 'APU' is selected.
04:53:40 INFO  : System reset is completed.
04:53:43 INFO  : 'after 3000' command is executed.
04:53:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA3C5B-23727093-0"}' command is executed.
04:53:46 INFO  : Device configured successfully with "C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
04:53:46 INFO  : Context for 'APU' is selected.
04:53:46 INFO  : Hardware design and registers information is loaded from 'C:/css/ngc/gyro2/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
04:53:46 INFO  : 'configparams force-mem-access 1' command is executed.
04:53:46 INFO  : Context for 'APU' is selected.
04:53:46 INFO  : Sourcing of 'C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
04:53:47 INFO  : 'ps7_init' command is executed.
04:53:47 INFO  : 'ps7_post_config' command is executed.
04:53:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:53:47 INFO  : The application 'C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:53:47 INFO  : 'configparams force-mem-access 0' command is executed.
04:53:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA3C5B-23727093-0"}
fpga -file C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/css/ngc/gyro2/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

04:54:04 INFO  : Disconnected from the channel tcfchan#15.
04:54:57 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\css\ngc\gyro2\gyro2tester\vitis\temp_xsdb_launch_script.tcl
04:55:02 INFO  : XSCT server has started successfully.
04:55:02 INFO  : plnx-install-location is set to ''
04:55:04 INFO  : Successfully done setting XSCT server connection channel  
04:55:04 INFO  : Successfully done setting workspace for the tool. 
04:55:26 INFO  : Registering command handlers for Vitis TCF services
04:55:27 INFO  : Platform repository initialization has completed.
04:55:27 INFO  : Successfully done query RDI_DATADIR 
04:56:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:56:29 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
04:56:29 INFO  : 'jtag frequency' command is executed.
04:56:29 INFO  : Context for 'APU' is selected.
04:56:29 INFO  : System reset is completed.
04:56:32 INFO  : 'after 3000' command is executed.
04:56:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA3C5B-23727093-0"}' command is executed.
04:56:35 INFO  : Device configured successfully with "C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
04:56:35 INFO  : Context for 'APU' is selected.
04:56:35 INFO  : Hardware design and registers information is loaded from 'C:/css/ngc/gyro2/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
04:56:35 INFO  : 'configparams force-mem-access 1' command is executed.
04:56:35 INFO  : Context for 'APU' is selected.
04:56:35 INFO  : Sourcing of 'C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
04:56:36 INFO  : 'ps7_init' command is executed.
04:56:36 INFO  : 'ps7_post_config' command is executed.
04:56:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:56:37 INFO  : The application 'C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:56:37 INFO  : 'configparams force-mem-access 0' command is executed.
04:56:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA3C5B-23727093-0"}
fpga -file C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/css/ngc/gyro2/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

04:56:53 INFO  : Disconnected from the channel tcfchan#1.
04:57:09 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
04:57:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:57:25 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
04:57:25 INFO  : 'jtag frequency' command is executed.
04:57:25 INFO  : Context for 'APU' is selected.
04:57:25 INFO  : System reset is completed.
04:57:28 INFO  : 'after 3000' command is executed.
04:57:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA3C5B-23727093-0"}' command is executed.
04:57:31 INFO  : Device configured successfully with "C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
04:57:31 INFO  : Context for 'APU' is selected.
04:57:31 INFO  : Hardware design and registers information is loaded from 'C:/css/ngc/gyro2/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
04:57:31 INFO  : 'configparams force-mem-access 1' command is executed.
04:57:31 INFO  : Context for 'APU' is selected.
04:57:31 INFO  : Sourcing of 'C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
04:57:33 INFO  : 'ps7_init' command is executed.
04:57:33 INFO  : 'ps7_post_config' command is executed.
04:57:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:57:33 INFO  : The application 'C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:57:33 INFO  : 'configparams force-mem-access 0' command is executed.
04:57:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA3C5B-23727093-0"}
fpga -file C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/css/ngc/gyro2/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

05:03:58 INFO  : Disconnected from the channel tcfchan#2.
15:31:10 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
16:55:49 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Xilinx_projects\gyro2tester\vitis\temp_xsdb_launch_script.tcl
16:55:52 INFO  : XSCT server has started successfully.
16:55:52 INFO  : Successfully done setting XSCT server connection channel  
16:55:52 INFO  : plnx-install-location is set to ''
16:55:52 INFO  : Successfully done setting workspace for the tool. 
16:55:53 INFO  : Platform repository initialization has completed.
16:55:53 INFO  : Registering command handlers for Vitis TCF services
16:55:54 INFO  : Successfully done query RDI_DATADIR 
17:06:30 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
17:14:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:14:41 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
17:14:41 INFO  : 'jtag frequency' command is executed.
17:14:41 INFO  : Context for 'APU' is selected.
17:14:41 INFO  : System reset is completed.
17:14:44 INFO  : 'after 3000' command is executed.
17:14:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
17:14:47 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
17:14:47 INFO  : Context for 'APU' is selected.
17:14:47 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
17:14:47 INFO  : 'configparams force-mem-access 1' command is executed.
17:14:47 INFO  : Context for 'APU' is selected.
17:14:47 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
17:14:51 INFO  : 'ps7_init' command is executed.
17:14:51 INFO  : 'ps7_post_config' command is executed.
17:14:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:14:52 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:14:52 INFO  : 'configparams force-mem-access 0' command is executed.
17:14:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

17:22:51 INFO  : Disconnected from the channel tcfchan#1.
17:27:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:27:52 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
17:27:52 INFO  : 'jtag frequency' command is executed.
17:27:52 INFO  : Context for 'APU' is selected.
17:27:53 INFO  : System reset is completed.
17:27:56 INFO  : 'after 3000' command is executed.
17:27:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
17:27:58 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit"
17:27:58 INFO  : Context for 'APU' is selected.
17:28:01 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
17:28:01 INFO  : 'configparams force-mem-access 1' command is executed.
17:28:01 INFO  : Context for 'APU' is selected.
17:28:01 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl' is done.
17:28:04 INFO  : 'ps7_init' command is executed.
17:28:04 INFO  : 'ps7_post_config' command is executed.
17:28:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:28:05 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:28:05 INFO  : 'configparams force-mem-access 0' command is executed.
17:28:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf
configparams force-mem-access 0
----------------End of Script----------------

17:28:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:28:06 INFO  : 'con' command is executed.
17:28:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:28:06 INFO  : Launch script is exported to file 'C:\Xilinx_projects\gyro2tester\vitis\gyro2testerFirmware_system\_ide\scripts\systemdebugger_gyro2testerfirmware_system_standalone.tcl'
17:45:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:45:11 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
17:45:11 INFO  : 'jtag frequency' command is executed.
17:45:11 INFO  : Context for 'APU' is selected.
17:45:11 INFO  : System reset is completed.
17:45:14 INFO  : 'after 3000' command is executed.
17:45:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
17:45:17 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
17:45:17 INFO  : Context for 'APU' is selected.
17:45:17 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
17:45:17 INFO  : 'configparams force-mem-access 1' command is executed.
17:45:17 INFO  : Context for 'APU' is selected.
17:45:17 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
17:45:20 INFO  : 'ps7_init' command is executed.
17:45:20 INFO  : 'ps7_post_config' command is executed.
17:45:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:45:21 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:45:21 INFO  : 'configparams force-mem-access 0' command is executed.
17:45:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

17:45:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:45:22 INFO  : 'con' command is executed.
17:45:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:45:22 INFO  : Disconnected from the channel tcfchan#2.
17:58:54 WARN  : channel "tcfchan#2" closed
18:12:07 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
18:13:18 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
18:13:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:13:25 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
18:13:25 INFO  : 'jtag frequency' command is executed.
18:13:25 INFO  : Context for 'APU' is selected.
18:13:25 INFO  : System reset is completed.
18:13:28 INFO  : 'after 3000' command is executed.
18:13:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
18:13:31 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
18:13:31 INFO  : Context for 'APU' is selected.
18:13:31 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
18:13:31 INFO  : 'configparams force-mem-access 1' command is executed.
18:13:31 INFO  : Context for 'APU' is selected.
18:13:31 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
18:13:34 INFO  : 'ps7_init' command is executed.
18:13:34 INFO  : 'ps7_post_config' command is executed.
18:13:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:13:34 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:13:35 INFO  : 'configparams force-mem-access 0' command is executed.
18:13:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

18:13:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:13:35 INFO  : 'con' command is executed.
18:13:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:13:35 INFO  : Launch script is exported to file 'C:\Xilinx_projects\gyro2tester\vitis\dmaTest_system\_ide\scripts\debugger_dmatest-default.tcl'
18:16:16 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
19:39:01 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
19:54:54 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
19:55:20 INFO  : Disconnected from the channel tcfchan#3.
19:56:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:56:02 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
19:56:02 INFO  : 'jtag frequency' command is executed.
19:56:02 INFO  : Context for 'APU' is selected.
19:56:02 INFO  : System reset is completed.
19:56:05 INFO  : 'after 3000' command is executed.
19:56:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
19:56:07 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
19:56:07 INFO  : Context for 'APU' is selected.
19:56:11 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
19:56:11 INFO  : 'configparams force-mem-access 1' command is executed.
19:56:11 INFO  : Context for 'APU' is selected.
19:56:11 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
19:56:12 INFO  : 'ps7_init' command is executed.
19:56:12 INFO  : 'ps7_post_config' command is executed.
19:56:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:56:13 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:56:13 INFO  : 'configparams force-mem-access 0' command is executed.
19:56:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

19:56:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:56:14 INFO  : 'con' command is executed.
19:56:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:56:14 INFO  : Launch script is exported to file 'C:\Xilinx_projects\gyro2tester\vitis\dmaTest_system\_ide\scripts\debugger_dmatest-default.tcl'
19:57:05 INFO  : Disconnected from the channel tcfchan#4.
19:57:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:57:28 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
19:57:28 INFO  : 'jtag frequency' command is executed.
19:57:28 INFO  : Context for 'APU' is selected.
19:57:28 INFO  : System reset is completed.
19:57:31 INFO  : 'after 3000' command is executed.
19:57:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
19:57:34 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
19:57:34 INFO  : Context for 'APU' is selected.
19:57:37 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
19:57:37 INFO  : 'configparams force-mem-access 1' command is executed.
19:57:37 INFO  : Context for 'APU' is selected.
19:57:37 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
19:57:39 INFO  : 'ps7_init' command is executed.
19:57:39 INFO  : 'ps7_post_config' command is executed.
19:57:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:57:40 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:57:40 INFO  : 'configparams force-mem-access 0' command is executed.
19:57:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

19:57:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:57:41 INFO  : 'con' command is executed.
19:57:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:57:41 INFO  : Launch script is exported to file 'C:\Xilinx_projects\gyro2tester\vitis\dmaTest_system\_ide\scripts\debugger_dmatest-default.tcl'
19:58:18 INFO  : Disconnected from the channel tcfchan#5.
20:12:40 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
20:15:12 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
20:16:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:16:01 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
20:16:01 INFO  : 'jtag frequency' command is executed.
20:16:01 INFO  : Context for 'APU' is selected.
20:16:01 INFO  : System reset is completed.
20:16:04 INFO  : 'after 3000' command is executed.
20:16:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
20:16:07 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
20:16:07 INFO  : Context for 'APU' is selected.
20:16:07 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
20:16:07 INFO  : 'configparams force-mem-access 1' command is executed.
20:16:07 INFO  : Context for 'APU' is selected.
20:16:07 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
20:16:09 INFO  : 'ps7_init' command is executed.
20:16:10 INFO  : 'ps7_post_config' command is executed.
20:16:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:16:11 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:16:11 INFO  : 'configparams force-mem-access 0' command is executed.
20:16:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

20:16:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:16:11 INFO  : 'con' command is executed.
20:16:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:16:11 INFO  : Launch script is exported to file 'C:\Xilinx_projects\gyro2tester\vitis\dmaTest_system\_ide\scripts\debugger_dmatest-default.tcl'
20:23:33 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
20:24:56 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
20:25:08 INFO  : Disconnected from the channel tcfchan#6.
20:25:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:25:22 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
20:25:22 INFO  : 'jtag frequency' command is executed.
20:25:22 INFO  : Context for 'APU' is selected.
20:25:22 INFO  : System reset is completed.
20:25:25 INFO  : 'after 3000' command is executed.
20:25:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
20:25:28 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
20:25:28 INFO  : Context for 'APU' is selected.
20:25:31 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
20:25:31 INFO  : 'configparams force-mem-access 1' command is executed.
20:25:31 INFO  : Context for 'APU' is selected.
20:25:31 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
20:25:33 INFO  : 'ps7_init' command is executed.
20:25:33 INFO  : 'ps7_post_config' command is executed.
20:25:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:25:34 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:25:34 INFO  : 'configparams force-mem-access 0' command is executed.
20:25:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

20:25:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:25:35 INFO  : 'con' command is executed.
20:25:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:25:35 INFO  : Launch script is exported to file 'C:\Xilinx_projects\gyro2tester\vitis\dmaTest_system\_ide\scripts\debugger_dmatest-default.tcl'
20:30:54 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
20:32:17 INFO  : Disconnected from the channel tcfchan#7.
20:32:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:32:26 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
20:32:27 INFO  : 'jtag frequency' command is executed.
20:32:27 INFO  : Context for 'APU' is selected.
20:32:27 INFO  : System reset is completed.
20:32:30 INFO  : 'after 3000' command is executed.
20:32:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
20:32:32 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
20:32:32 INFO  : Context for 'APU' is selected.
20:32:35 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
20:32:35 INFO  : 'configparams force-mem-access 1' command is executed.
20:32:35 INFO  : Context for 'APU' is selected.
20:32:35 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
20:32:38 INFO  : 'ps7_init' command is executed.
20:32:38 INFO  : 'ps7_post_config' command is executed.
20:32:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:32:39 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:32:39 INFO  : 'configparams force-mem-access 0' command is executed.
20:32:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

20:32:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:32:40 INFO  : 'con' command is executed.
20:32:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:32:40 INFO  : Launch script is exported to file 'C:\Xilinx_projects\gyro2tester\vitis\dmaTest_system\_ide\scripts\debugger_dmatest-default.tcl'
20:34:01 INFO  : Disconnected from the channel tcfchan#8.
20:34:18 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
20:34:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:34:27 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
20:34:27 INFO  : 'jtag frequency' command is executed.
20:34:27 INFO  : Context for 'APU' is selected.
20:34:27 INFO  : System reset is completed.
20:34:30 INFO  : 'after 3000' command is executed.
20:34:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
20:34:33 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
20:34:33 INFO  : Context for 'APU' is selected.
20:34:33 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
20:34:33 INFO  : 'configparams force-mem-access 1' command is executed.
20:34:33 INFO  : Context for 'APU' is selected.
20:34:33 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
20:34:36 INFO  : 'ps7_init' command is executed.
20:34:36 INFO  : 'ps7_post_config' command is executed.
20:34:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:34:37 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:34:37 INFO  : 'configparams force-mem-access 0' command is executed.
20:34:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

20:34:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:34:38 INFO  : 'con' command is executed.
20:34:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:34:38 INFO  : Launch script is exported to file 'C:\Xilinx_projects\gyro2tester\vitis\dmaTest_system\_ide\scripts\debugger_dmatest-default.tcl'
20:36:53 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
20:37:17 INFO  : Disconnected from the channel tcfchan#9.
20:37:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:37:28 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
20:37:28 INFO  : 'jtag frequency' command is executed.
20:37:28 INFO  : Context for 'APU' is selected.
20:37:28 INFO  : System reset is completed.
20:37:31 INFO  : 'after 3000' command is executed.
20:37:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
20:37:34 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
20:37:34 INFO  : Context for 'APU' is selected.
20:37:37 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
20:37:37 INFO  : 'configparams force-mem-access 1' command is executed.
20:37:37 INFO  : Context for 'APU' is selected.
20:37:37 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
20:37:40 INFO  : 'ps7_init' command is executed.
20:37:41 INFO  : 'ps7_post_config' command is executed.
20:37:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:37:41 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:37:42 INFO  : 'configparams force-mem-access 0' command is executed.
20:37:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

20:37:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:37:42 INFO  : 'con' command is executed.
20:37:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:37:42 INFO  : Launch script is exported to file 'C:\Xilinx_projects\gyro2tester\vitis\dmaTest_system\_ide\scripts\debugger_dmatest-default.tcl'
21:34:55 INFO  : Disconnected from the channel tcfchan#10.
21:35:02 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
21:35:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:35:29 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
21:35:30 INFO  : 'jtag frequency' command is executed.
21:35:30 INFO  : Context for 'APU' is selected.
21:35:30 INFO  : System reset is completed.
21:35:33 INFO  : 'after 3000' command is executed.
21:35:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
21:35:35 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
21:35:36 INFO  : Context for 'APU' is selected.
21:35:36 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
21:35:36 INFO  : 'configparams force-mem-access 1' command is executed.
21:35:36 INFO  : Context for 'APU' is selected.
21:35:36 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
21:35:38 INFO  : 'ps7_init' command is executed.
21:35:38 INFO  : 'ps7_post_config' command is executed.
21:35:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:35:39 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:35:39 INFO  : 'configparams force-mem-access 0' command is executed.
21:35:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

21:35:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:35:40 INFO  : 'con' command is executed.
21:35:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:35:40 INFO  : Launch script is exported to file 'C:\Xilinx_projects\gyro2tester\vitis\dmaTest_system\_ide\scripts\debugger_dmatest-default.tcl'
21:37:34 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
22:35:44 INFO  : Disconnected from the channel tcfchan#11.
23:09:47 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
23:12:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:12:12 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
23:12:12 INFO  : 'jtag frequency' command is executed.
23:12:12 INFO  : Context for 'APU' is selected.
23:12:12 INFO  : System reset is completed.
23:12:15 INFO  : 'after 3000' command is executed.
23:12:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
23:12:18 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
23:12:18 INFO  : Context for 'APU' is selected.
23:12:18 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
23:12:18 INFO  : 'configparams force-mem-access 1' command is executed.
23:12:18 INFO  : Context for 'APU' is selected.
23:12:18 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
23:12:21 INFO  : 'ps7_init' command is executed.
23:12:22 INFO  : 'ps7_post_config' command is executed.
23:12:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:12:22 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:12:23 INFO  : 'configparams force-mem-access 0' command is executed.
23:12:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

23:21:47 INFO  : Disconnected from the channel tcfchan#12.
23:38:53 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
23:39:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:39:41 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
23:39:41 INFO  : 'jtag frequency' command is executed.
23:39:41 INFO  : Context for 'APU' is selected.
23:39:41 INFO  : System reset is completed.
23:39:44 INFO  : 'after 3000' command is executed.
23:39:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
23:39:47 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
23:39:47 INFO  : Context for 'APU' is selected.
23:39:47 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
23:39:47 INFO  : 'configparams force-mem-access 1' command is executed.
23:39:47 INFO  : Context for 'APU' is selected.
23:39:47 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
23:39:49 INFO  : 'ps7_init' command is executed.
23:39:49 INFO  : 'ps7_post_config' command is executed.
23:39:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:39:50 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:39:50 INFO  : 'configparams force-mem-access 0' command is executed.
23:39:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

23:43:28 INFO  : Disconnected from the channel tcfchan#13.
00:07:17 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
00:08:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:08:09 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
00:08:10 INFO  : 'jtag frequency' command is executed.
00:08:10 INFO  : Context for 'APU' is selected.
00:08:10 INFO  : System reset is completed.
00:08:13 INFO  : 'after 3000' command is executed.
00:08:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
00:08:15 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
00:08:15 INFO  : Context for 'APU' is selected.
00:08:16 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
00:08:16 INFO  : 'configparams force-mem-access 1' command is executed.
00:08:16 INFO  : Context for 'APU' is selected.
00:08:16 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
00:08:18 INFO  : 'ps7_init' command is executed.
00:08:18 INFO  : 'ps7_post_config' command is executed.
00:08:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:08:19 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:08:19 INFO  : 'configparams force-mem-access 0' command is executed.
00:08:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

00:08:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:08:20 INFO  : 'con' command is executed.
00:08:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:08:20 INFO  : Launch script is exported to file 'C:\Xilinx_projects\gyro2tester\vitis\dmaTest_system\_ide\scripts\debugger_dmatest-default.tcl'
00:22:54 INFO  : Disconnected from the channel tcfchan#14.
00:23:00 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
00:23:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:23:21 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
00:23:22 INFO  : 'jtag frequency' command is executed.
00:23:22 INFO  : Context for 'APU' is selected.
00:23:22 INFO  : System reset is completed.
00:23:25 INFO  : 'after 3000' command is executed.
00:23:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
00:23:27 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
00:23:27 INFO  : Context for 'APU' is selected.
00:23:28 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
00:23:28 INFO  : 'configparams force-mem-access 1' command is executed.
00:23:28 INFO  : Context for 'APU' is selected.
00:23:28 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
00:23:29 INFO  : 'ps7_init' command is executed.
00:23:30 INFO  : 'ps7_post_config' command is executed.
00:23:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:23:31 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:23:31 INFO  : 'configparams force-mem-access 0' command is executed.
00:23:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

00:27:21 INFO  : Disconnected from the channel tcfchan#15.
00:34:36 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
00:34:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:34:50 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
00:34:50 INFO  : 'jtag frequency' command is executed.
00:34:50 INFO  : Context for 'APU' is selected.
00:34:50 INFO  : System reset is completed.
00:34:53 INFO  : 'after 3000' command is executed.
00:34:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
00:34:56 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
00:34:56 INFO  : Context for 'APU' is selected.
00:34:56 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
00:34:56 INFO  : 'configparams force-mem-access 1' command is executed.
00:34:56 INFO  : Context for 'APU' is selected.
00:34:56 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
00:34:58 INFO  : 'ps7_init' command is executed.
00:34:59 INFO  : 'ps7_post_config' command is executed.
00:34:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:35:00 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:35:00 INFO  : 'configparams force-mem-access 0' command is executed.
00:35:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

00:38:53 INFO  : Disconnected from the channel tcfchan#16.
00:43:43 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
00:44:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:44:40 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
00:44:40 INFO  : 'jtag frequency' command is executed.
00:44:40 INFO  : Context for 'APU' is selected.
00:44:40 INFO  : System reset is completed.
00:44:43 INFO  : 'after 3000' command is executed.
00:44:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
00:44:46 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
00:44:46 INFO  : Context for 'APU' is selected.
00:44:46 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
00:44:46 INFO  : 'configparams force-mem-access 1' command is executed.
00:44:46 INFO  : Context for 'APU' is selected.
00:44:46 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
00:44:49 INFO  : 'ps7_init' command is executed.
00:44:49 INFO  : 'ps7_post_config' command is executed.
00:44:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:44:50 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:44:50 INFO  : 'configparams force-mem-access 0' command is executed.
00:44:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

00:51:33 INFO  : Disconnected from the channel tcfchan#17.
00:51:39 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
00:52:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:52:18 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
00:52:18 INFO  : 'jtag frequency' command is executed.
00:52:18 INFO  : Context for 'APU' is selected.
00:52:18 INFO  : System reset is completed.
00:52:21 INFO  : 'after 3000' command is executed.
00:52:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
00:52:24 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
00:52:24 INFO  : Context for 'APU' is selected.
00:52:24 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
00:52:24 INFO  : 'configparams force-mem-access 1' command is executed.
00:52:24 INFO  : Context for 'APU' is selected.
00:52:24 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
00:52:26 INFO  : 'ps7_init' command is executed.
00:52:26 INFO  : 'ps7_post_config' command is executed.
00:52:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:52:27 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:52:28 INFO  : 'configparams force-mem-access 0' command is executed.
00:52:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

00:53:51 INFO  : Disconnected from the channel tcfchan#18.
01:03:15 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
01:03:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:03:29 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
01:03:30 INFO  : 'jtag frequency' command is executed.
01:03:30 INFO  : Context for 'APU' is selected.
01:03:30 INFO  : System reset is completed.
01:03:33 INFO  : 'after 3000' command is executed.
01:03:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
01:03:35 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
01:03:35 INFO  : Context for 'APU' is selected.
01:03:36 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
01:03:36 INFO  : 'configparams force-mem-access 1' command is executed.
01:03:36 INFO  : Context for 'APU' is selected.
01:03:36 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
01:03:38 INFO  : 'ps7_init' command is executed.
01:03:38 INFO  : 'ps7_post_config' command is executed.
01:03:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:03:39 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:03:39 INFO  : 'configparams force-mem-access 0' command is executed.
01:03:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

03:28:10 INFO  : Disconnected from the channel tcfchan#19.
03:33:08 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
16:37:46 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
16:38:41 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
16:39:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:39:54 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
16:39:54 INFO  : 'jtag frequency' command is executed.
16:39:54 INFO  : Context for 'APU' is selected.
16:39:55 INFO  : System reset is completed.
16:39:58 INFO  : 'after 3000' command is executed.
16:39:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
16:40:00 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
16:40:00 INFO  : Context for 'APU' is selected.
16:40:00 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
16:40:01 INFO  : 'configparams force-mem-access 1' command is executed.
16:40:01 INFO  : Context for 'APU' is selected.
16:40:01 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
16:40:03 INFO  : 'ps7_init' command is executed.
16:40:03 INFO  : 'ps7_post_config' command is executed.
16:40:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:40:04 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:40:04 INFO  : 'configparams force-mem-access 0' command is executed.
16:40:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

16:50:46 INFO  : Disconnected from the channel tcfchan#20.
16:50:51 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
16:51:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:51:04 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
16:51:04 INFO  : 'jtag frequency' command is executed.
16:51:04 INFO  : Context for 'APU' is selected.
16:51:04 INFO  : System reset is completed.
16:51:07 INFO  : 'after 3000' command is executed.
16:51:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
16:51:10 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
16:51:10 INFO  : Context for 'APU' is selected.
16:51:10 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
16:51:10 INFO  : 'configparams force-mem-access 1' command is executed.
16:51:10 INFO  : Context for 'APU' is selected.
16:51:10 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
16:51:12 INFO  : 'ps7_init' command is executed.
16:51:13 INFO  : 'ps7_post_config' command is executed.
16:51:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:51:13 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:51:14 INFO  : 'configparams force-mem-access 0' command is executed.
16:51:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

17:27:34 INFO  : Disconnected from the channel tcfchan#21.
17:27:43 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
17:28:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:28:00 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
17:28:00 INFO  : 'jtag frequency' command is executed.
17:28:00 INFO  : Context for 'APU' is selected.
17:28:00 INFO  : System reset is completed.
17:28:04 INFO  : 'after 3000' command is executed.
17:28:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
17:28:06 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
17:28:06 INFO  : Context for 'APU' is selected.
17:28:06 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
17:28:06 INFO  : 'configparams force-mem-access 1' command is executed.
17:28:07 INFO  : Context for 'APU' is selected.
17:28:07 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
17:28:09 INFO  : 'ps7_init' command is executed.
17:28:09 INFO  : 'ps7_post_config' command is executed.
17:28:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:28:10 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:28:10 INFO  : 'configparams force-mem-access 0' command is executed.
17:28:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

17:28:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:28:10 INFO  : 'con' command is executed.
17:28:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:28:10 INFO  : Launch script is exported to file 'C:\Xilinx_projects\gyro2tester\vitis\dmaTest_system\_ide\scripts\debugger_dmatest-default.tcl'
17:58:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:58:21 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
17:58:21 INFO  : 'jtag frequency' command is executed.
17:58:21 INFO  : Context for 'APU' is selected.
17:58:21 INFO  : System reset is completed.
17:58:24 INFO  : 'after 3000' command is executed.
17:58:24 INFO  : Disconnected from the channel tcfchan#22.
17:58:24 ERROR : Exception occured while running Program Device.
java.lang.RuntimeException: Invalid target. Use "connect" command to connect to hw_server/TCF agent
17:58:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

17:58:24 ERROR : Invalid target. Use "connect" command to connect to hw_server/TCF agent
17:58:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:58:39 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
17:58:39 INFO  : 'jtag frequency' command is executed.
17:58:39 INFO  : Context for 'APU' is selected.
17:58:39 INFO  : System reset is completed.
17:58:42 INFO  : 'after 3000' command is executed.
17:58:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
17:58:45 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit"
17:58:45 INFO  : Context for 'APU' is selected.
17:58:48 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
17:58:48 INFO  : 'configparams force-mem-access 1' command is executed.
17:58:48 INFO  : Context for 'APU' is selected.
17:58:48 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl' is done.
17:58:51 INFO  : 'ps7_init' command is executed.
17:58:51 INFO  : 'ps7_post_config' command is executed.
17:58:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:58:52 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:58:52 INFO  : 'configparams force-mem-access 0' command is executed.
17:58:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf
configparams force-mem-access 0
----------------End of Script----------------

17:58:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:58:53 INFO  : 'con' command is executed.
17:58:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:58:53 INFO  : Launch script is exported to file 'C:\Xilinx_projects\gyro2tester\vitis\gyro2testerFirmware_system\_ide\scripts\systemdebugger_gyro2testerfirmware_system_standalone.tcl'
20:52:14 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
20:53:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:53:56 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
20:53:57 INFO  : 'jtag frequency' command is executed.
20:53:57 INFO  : Context for 'APU' is selected.
20:53:57 INFO  : System reset is completed.
20:54:00 INFO  : 'after 3000' command is executed.
20:54:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
20:54:02 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
20:54:03 INFO  : Context for 'APU' is selected.
20:54:03 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
20:54:03 INFO  : 'configparams force-mem-access 1' command is executed.
20:54:03 INFO  : Context for 'APU' is selected.
20:54:03 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
20:54:06 INFO  : 'ps7_init' command is executed.
20:54:06 INFO  : Disconnected from the channel tcfchan#23.
20:54:06 ERROR : Invalid target. Use "connect" command to connect to hw_server/TCF agent
20:54:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
----------------End of Script----------------

20:54:06 ERROR : Invalid target. Use "connect" command to connect to hw_server/TCF agent
20:54:16 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
20:54:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:54:28 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
20:54:28 INFO  : 'jtag frequency' command is executed.
20:54:28 INFO  : Context for 'APU' is selected.
20:54:28 INFO  : System reset is completed.
20:54:31 INFO  : 'after 3000' command is executed.
20:54:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
20:54:34 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
20:54:34 INFO  : Context for 'APU' is selected.
20:54:34 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
20:54:34 INFO  : 'configparams force-mem-access 1' command is executed.
20:54:34 INFO  : Context for 'APU' is selected.
20:54:34 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
20:54:36 INFO  : 'ps7_init' command is executed.
20:54:37 INFO  : 'ps7_post_config' command is executed.
20:54:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:54:37 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:54:38 INFO  : 'configparams force-mem-access 0' command is executed.
20:54:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

20:54:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:54:38 INFO  : 'con' command is executed.
20:54:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:54:38 INFO  : Launch script is exported to file 'C:\Xilinx_projects\gyro2tester\vitis\dmaTest_system\_ide\scripts\debugger_dmatest-default.tcl'
20:54:49 INFO  : Disconnected from the channel tcfchan#24.
20:55:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:55:10 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
20:55:10 INFO  : 'jtag frequency' command is executed.
20:55:10 INFO  : Context for 'APU' is selected.
20:55:10 INFO  : System reset is completed.
20:55:13 INFO  : 'after 3000' command is executed.
20:55:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
20:55:16 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
20:55:16 INFO  : Context for 'APU' is selected.
20:55:19 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
20:55:19 INFO  : 'configparams force-mem-access 1' command is executed.
20:55:19 INFO  : Context for 'APU' is selected.
20:55:19 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
20:55:20 INFO  : 'ps7_init' command is executed.
20:55:20 INFO  : 'ps7_post_config' command is executed.
20:55:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:55:21 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:55:21 INFO  : 'configparams force-mem-access 0' command is executed.
20:55:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

20:55:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:55:22 INFO  : 'con' command is executed.
20:55:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:55:22 INFO  : Disconnected from the channel tcfchan#25.
20:55:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:55:31 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
20:55:31 INFO  : 'jtag frequency' command is executed.
20:55:31 INFO  : Context for 'APU' is selected.
20:55:31 INFO  : System reset is completed.
20:55:34 INFO  : 'after 3000' command is executed.
20:55:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
20:55:37 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
20:55:37 INFO  : Context for 'APU' is selected.
20:55:40 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
20:55:40 INFO  : 'configparams force-mem-access 1' command is executed.
20:55:40 INFO  : Context for 'APU' is selected.
20:55:40 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
20:55:42 INFO  : 'ps7_init' command is executed.
20:55:42 INFO  : 'ps7_post_config' command is executed.
20:55:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:55:42 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:55:43 INFO  : 'configparams force-mem-access 0' command is executed.
20:55:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

20:55:51 INFO  : Disconnected from the channel tcfchan#26.
20:56:53 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
20:57:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:57:11 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
20:57:11 INFO  : 'jtag frequency' command is executed.
20:57:11 INFO  : Context for 'APU' is selected.
20:57:11 INFO  : System reset is completed.
20:57:15 INFO  : 'after 3000' command is executed.
20:57:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
20:57:17 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
20:57:17 INFO  : Context for 'APU' is selected.
20:57:17 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
20:57:17 INFO  : 'configparams force-mem-access 1' command is executed.
20:57:17 INFO  : Context for 'APU' is selected.
20:57:17 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
20:57:19 INFO  : 'ps7_init' command is executed.
20:57:19 INFO  : 'ps7_post_config' command is executed.
20:57:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:57:20 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:57:20 INFO  : 'configparams force-mem-access 0' command is executed.
20:57:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

20:57:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:57:21 INFO  : 'con' command is executed.
20:57:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:57:21 INFO  : Disconnected from the channel tcfchan#27.
21:08:16 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
21:10:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:10:01 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
21:10:02 INFO  : 'jtag frequency' command is executed.
21:10:02 INFO  : Context for 'APU' is selected.
21:10:02 INFO  : System reset is completed.
21:10:05 INFO  : 'after 3000' command is executed.
21:10:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
21:10:07 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
21:10:07 INFO  : Context for 'APU' is selected.
21:10:07 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
21:10:07 INFO  : 'configparams force-mem-access 1' command is executed.
21:10:07 INFO  : Context for 'APU' is selected.
21:10:07 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
21:10:10 INFO  : 'ps7_init' command is executed.
21:10:10 INFO  : 'ps7_post_config' command is executed.
21:10:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:10:11 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:10:11 INFO  : 'configparams force-mem-access 0' command is executed.
21:10:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

21:10:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:10:12 INFO  : 'con' command is executed.
21:10:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:10:12 INFO  : Launch script is exported to file 'C:\Xilinx_projects\gyro2tester\vitis\dmaTest_system\_ide\scripts\debugger_dmatest-default.tcl'
01:32:26 INFO  : Disconnected from the channel tcfchan#28.
01:32:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:32:37 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
01:32:37 INFO  : 'jtag frequency' command is executed.
01:32:38 INFO  : Context for 'APU' is selected.
01:32:38 INFO  : System reset is completed.
01:32:41 INFO  : 'after 3000' command is executed.
01:32:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
01:32:43 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit"
01:32:43 INFO  : Context for 'APU' is selected.
01:32:46 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
01:32:46 INFO  : 'configparams force-mem-access 1' command is executed.
01:32:46 INFO  : Context for 'APU' is selected.
01:32:46 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl' is done.
01:32:48 INFO  : 'ps7_init' command is executed.
01:32:48 INFO  : 'ps7_post_config' command is executed.
01:32:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:32:49 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:32:49 INFO  : 'configparams force-mem-access 0' command is executed.
01:32:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf
configparams force-mem-access 0
----------------End of Script----------------

01:32:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:32:50 INFO  : 'con' command is executed.
01:32:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:32:50 INFO  : Launch script is exported to file 'C:\Xilinx_projects\gyro2tester\vitis\gyro2testerFirmware_system\_ide\scripts\systemdebugger_gyro2testerfirmware_system_standalone.tcl'
17:03:54 INFO  : Disconnected from the channel tcfchan#29.
17:03:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:03:54 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
17:03:54 INFO  : 'jtag frequency' command is executed.
17:03:54 INFO  : Context for 'APU' is selected.
17:03:54 INFO  : System reset is completed.
17:03:57 INFO  : 'after 3000' command is executed.
17:03:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
17:04:00 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit"
17:04:00 INFO  : Context for 'APU' is selected.
17:04:03 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
17:04:03 INFO  : 'configparams force-mem-access 1' command is executed.
17:04:03 INFO  : Context for 'APU' is selected.
17:04:03 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl' is done.
17:04:06 INFO  : 'ps7_init' command is executed.
17:04:06 INFO  : 'ps7_post_config' command is executed.
17:04:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:04:07 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:04:07 INFO  : 'configparams force-mem-access 0' command is executed.
17:04:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf
configparams force-mem-access 0
----------------End of Script----------------

17:04:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:04:07 INFO  : 'con' command is executed.
17:04:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:04:07 INFO  : Launch script is exported to file 'C:\Xilinx_projects\gyro2tester\vitis\gyro2testerFirmware_system\_ide\scripts\systemdebugger_gyro2testerfirmware_system_standalone.tcl'
16:21:04 INFO  : Disconnected from the channel tcfchan#30.
16:22:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:22:55 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
16:22:55 INFO  : 'jtag frequency' command is executed.
16:22:55 INFO  : Context for 'APU' is selected.
16:22:55 INFO  : System reset is completed.
16:22:58 INFO  : 'after 3000' command is executed.
16:22:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
16:23:01 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit"
16:23:01 INFO  : Context for 'APU' is selected.
16:23:04 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
16:23:04 INFO  : 'configparams force-mem-access 1' command is executed.
16:23:04 INFO  : Context for 'APU' is selected.
16:23:04 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl' is done.
16:23:07 INFO  : 'ps7_init' command is executed.
16:23:07 INFO  : 'ps7_post_config' command is executed.
16:23:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:23:08 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:23:08 INFO  : 'configparams force-mem-access 0' command is executed.
16:23:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf
configparams force-mem-access 0
----------------End of Script----------------

16:23:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:23:08 INFO  : 'con' command is executed.
16:23:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:23:08 INFO  : Launch script is exported to file 'C:\Xilinx_projects\gyro2tester\vitis\gyro2testerFirmware_system\_ide\scripts\systemdebugger_gyro2testerfirmware_system_standalone.tcl'
18:31:57 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
18:33:15 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
18:35:01 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
18:38:48 INFO  : Disconnected from the channel tcfchan#31.
18:39:12 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
18:39:51 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
18:41:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:41:50 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
18:41:50 INFO  : 'jtag frequency' command is executed.
18:41:50 INFO  : Context for 'APU' is selected.
18:41:50 INFO  : System reset is completed.
18:41:53 INFO  : 'after 3000' command is executed.
18:41:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
18:41:56 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
18:41:56 INFO  : Context for 'APU' is selected.
18:41:56 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
18:41:56 INFO  : 'configparams force-mem-access 1' command is executed.
18:41:56 INFO  : Context for 'APU' is selected.
18:41:56 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
18:41:59 INFO  : 'ps7_init' command is executed.
18:41:59 INFO  : 'ps7_post_config' command is executed.
18:41:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:42:00 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:42:00 INFO  : 'configparams force-mem-access 0' command is executed.
18:42:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

18:42:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:42:01 INFO  : 'con' command is executed.
18:42:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:42:01 INFO  : Launch script is exported to file 'C:\Xilinx_projects\gyro2tester\vitis\dmaTest_system\_ide\scripts\debugger_dmatest-default.tcl'
18:45:51 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
18:46:05 INFO  : Disconnected from the channel tcfchan#32.
18:46:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:46:14 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
18:46:14 INFO  : 'jtag frequency' command is executed.
18:46:14 INFO  : Context for 'APU' is selected.
18:46:15 INFO  : System reset is completed.
18:46:18 INFO  : 'after 3000' command is executed.
18:46:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
18:46:20 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
18:46:20 INFO  : Context for 'APU' is selected.
18:46:23 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
18:46:23 INFO  : 'configparams force-mem-access 1' command is executed.
18:46:23 INFO  : Context for 'APU' is selected.
18:46:23 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
18:46:26 INFO  : 'ps7_init' command is executed.
18:46:26 INFO  : 'ps7_post_config' command is executed.
18:46:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:46:27 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:46:27 INFO  : 'configparams force-mem-access 0' command is executed.
18:46:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

18:46:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:46:28 INFO  : 'con' command is executed.
18:46:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:46:28 INFO  : Launch script is exported to file 'C:\Xilinx_projects\gyro2tester\vitis\dmaTest_system\_ide\scripts\debugger_dmatest-default.tcl'
18:48:16 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
18:48:21 INFO  : Disconnected from the channel tcfchan#33.
18:48:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:48:27 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
18:48:27 INFO  : 'jtag frequency' command is executed.
18:48:27 INFO  : Context for 'APU' is selected.
18:48:28 INFO  : System reset is completed.
18:48:31 INFO  : 'after 3000' command is executed.
18:48:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
18:48:33 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
18:48:33 INFO  : Context for 'APU' is selected.
18:48:37 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
18:48:37 INFO  : 'configparams force-mem-access 1' command is executed.
18:48:37 INFO  : Context for 'APU' is selected.
18:48:37 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
18:48:39 INFO  : 'ps7_init' command is executed.
18:48:39 INFO  : 'ps7_post_config' command is executed.
18:48:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:48:40 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:48:40 INFO  : 'configparams force-mem-access 0' command is executed.
18:48:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

18:48:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:48:41 INFO  : 'con' command is executed.
18:48:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:48:41 INFO  : Launch script is exported to file 'C:\Xilinx_projects\gyro2tester\vitis\dmaTest_system\_ide\scripts\debugger_dmatest-default.tcl'
18:51:18 INFO  : Disconnected from the channel tcfchan#34.
18:51:23 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
18:51:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:51:34 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
18:51:34 INFO  : 'jtag frequency' command is executed.
18:51:34 INFO  : Context for 'APU' is selected.
18:51:34 INFO  : System reset is completed.
18:51:37 INFO  : 'after 3000' command is executed.
18:51:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
18:51:40 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
18:51:40 INFO  : Context for 'APU' is selected.
18:51:40 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
18:51:40 INFO  : 'configparams force-mem-access 1' command is executed.
18:51:40 INFO  : Context for 'APU' is selected.
18:51:40 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
18:51:43 INFO  : 'ps7_init' command is executed.
18:51:43 INFO  : 'ps7_post_config' command is executed.
18:51:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:51:44 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:51:44 INFO  : 'configparams force-mem-access 0' command is executed.
18:51:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

18:51:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:51:45 INFO  : 'con' command is executed.
18:51:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:51:45 INFO  : Launch script is exported to file 'C:\Xilinx_projects\gyro2tester\vitis\dmaTest_system\_ide\scripts\debugger_dmatest-default.tcl'
18:52:59 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
18:53:07 INFO  : Disconnected from the channel tcfchan#35.
18:53:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:53:22 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
18:53:22 INFO  : 'jtag frequency' command is executed.
18:53:22 INFO  : Context for 'APU' is selected.
18:53:23 INFO  : System reset is completed.
18:53:26 INFO  : 'after 3000' command is executed.
18:53:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
18:53:28 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
18:53:28 INFO  : Context for 'APU' is selected.
18:53:31 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
18:53:31 INFO  : 'configparams force-mem-access 1' command is executed.
18:53:32 INFO  : Context for 'APU' is selected.
18:53:32 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
18:53:34 INFO  : 'ps7_init' command is executed.
18:53:35 INFO  : 'ps7_post_config' command is executed.
18:53:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:53:36 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:53:36 INFO  : 'configparams force-mem-access 0' command is executed.
18:53:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

18:53:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:53:36 INFO  : 'con' command is executed.
18:53:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:53:36 INFO  : Launch script is exported to file 'C:\Xilinx_projects\gyro2tester\vitis\dmaTest_system\_ide\scripts\debugger_dmatest-default.tcl'
18:53:59 INFO  : Disconnected from the channel tcfchan#36.
18:54:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:54:05 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
18:54:05 INFO  : 'jtag frequency' command is executed.
18:54:05 INFO  : Context for 'APU' is selected.
18:54:05 INFO  : System reset is completed.
18:54:08 INFO  : 'after 3000' command is executed.
18:54:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
18:54:11 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
18:54:11 INFO  : Context for 'APU' is selected.
18:54:14 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
18:54:14 INFO  : 'configparams force-mem-access 1' command is executed.
18:54:14 INFO  : Context for 'APU' is selected.
18:54:14 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
18:54:17 INFO  : 'ps7_init' command is executed.
18:54:17 INFO  : 'ps7_post_config' command is executed.
18:54:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:54:18 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:54:18 INFO  : 'configparams force-mem-access 0' command is executed.
18:54:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

18:54:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:54:18 INFO  : 'con' command is executed.
18:54:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:54:18 INFO  : Launch script is exported to file 'C:\Xilinx_projects\gyro2tester\vitis\dmaTest_system\_ide\scripts\systemdebugger_dmatest_system_standalone.tcl'
18:56:55 INFO  : Disconnected from the channel tcfchan#37.
18:57:33 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
18:57:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:57:46 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
18:57:46 INFO  : 'jtag frequency' command is executed.
18:57:46 INFO  : Context for 'APU' is selected.
18:57:46 INFO  : System reset is completed.
18:57:49 INFO  : 'after 3000' command is executed.
18:57:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
18:57:52 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
18:57:52 INFO  : Context for 'APU' is selected.
18:57:53 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
18:57:53 INFO  : 'configparams force-mem-access 1' command is executed.
18:57:53 INFO  : Context for 'APU' is selected.
18:57:53 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
18:57:55 INFO  : 'ps7_init' command is executed.
18:57:55 INFO  : 'ps7_post_config' command is executed.
18:57:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:57:56 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:57:56 INFO  : 'configparams force-mem-access 0' command is executed.
18:57:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

18:57:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:57:57 INFO  : 'con' command is executed.
18:57:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:57:57 INFO  : Launch script is exported to file 'C:\Xilinx_projects\gyro2tester\vitis\dmaTest_system\_ide\scripts\systemdebugger_dmatest_system_standalone.tcl'
19:01:24 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
19:01:39 INFO  : Disconnected from the channel tcfchan#38.
19:01:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:01:46 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
19:01:47 INFO  : 'jtag frequency' command is executed.
19:01:47 INFO  : Context for 'APU' is selected.
19:01:47 INFO  : System reset is completed.
19:01:50 INFO  : 'after 3000' command is executed.
19:01:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
19:01:52 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
19:01:52 INFO  : Context for 'APU' is selected.
19:01:56 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
19:01:56 INFO  : 'configparams force-mem-access 1' command is executed.
19:01:56 INFO  : Context for 'APU' is selected.
19:01:56 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
19:01:58 INFO  : 'ps7_init' command is executed.
19:01:58 INFO  : 'ps7_post_config' command is executed.
19:01:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:01:59 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:01:59 INFO  : 'configparams force-mem-access 0' command is executed.
19:01:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

19:01:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:02:00 INFO  : 'con' command is executed.
19:02:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:02:00 INFO  : Launch script is exported to file 'C:\Xilinx_projects\gyro2tester\vitis\dmaTest_system\_ide\scripts\systemdebugger_dmatest_system_standalone.tcl'
21:01:40 INFO  : Disconnected from the channel tcfchan#39.
21:01:40 INFO  : Result from executing command 'getProjects': design_2_wrapper
21:01:40 INFO  : Result from executing command 'getPlatforms': design_2_wrapper|C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/design_2_wrapper.xpfm
21:01:41 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
21:02:17 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
21:23:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:23:18 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
21:23:18 INFO  : 'jtag frequency' command is executed.
21:23:18 INFO  : Context for 'APU' is selected.
21:23:18 INFO  : System reset is completed.
21:23:21 INFO  : 'after 3000' command is executed.
21:23:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
21:23:24 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit"
21:23:24 INFO  : Context for 'APU' is selected.
21:23:24 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
21:23:24 INFO  : 'configparams force-mem-access 1' command is executed.
21:23:24 INFO  : Context for 'APU' is selected.
21:23:24 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl' is done.
21:23:27 INFO  : 'ps7_init' command is executed.
21:23:27 INFO  : 'ps7_post_config' command is executed.
21:23:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:23:28 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:23:28 INFO  : 'configparams force-mem-access 0' command is executed.
21:23:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf
configparams force-mem-access 0
----------------End of Script----------------

21:23:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:23:28 INFO  : 'con' command is executed.
21:23:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:23:28 INFO  : Launch script is exported to file 'C:\Xilinx_projects\gyro2tester\vitis\gyro2testerFirmware_system\_ide\scripts\debugger_gyro2testerfirmware-default.tcl'
21:26:29 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
21:26:37 INFO  : Disconnected from the channel tcfchan#41.
21:26:56 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
21:27:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:27:08 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
21:27:08 INFO  : 'jtag frequency' command is executed.
21:27:08 INFO  : Context for 'APU' is selected.
21:27:09 INFO  : System reset is completed.
21:27:12 INFO  : 'after 3000' command is executed.
21:27:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
21:27:14 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit"
21:27:14 INFO  : Context for 'APU' is selected.
21:27:15 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
21:27:15 INFO  : 'configparams force-mem-access 1' command is executed.
21:27:15 INFO  : Context for 'APU' is selected.
21:27:15 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl' is done.
21:27:17 INFO  : 'ps7_init' command is executed.
21:27:17 INFO  : 'ps7_post_config' command is executed.
21:27:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:27:18 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:27:18 INFO  : 'configparams force-mem-access 0' command is executed.
21:27:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf
configparams force-mem-access 0
----------------End of Script----------------

21:27:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:27:19 INFO  : 'con' command is executed.
21:27:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:27:19 INFO  : Launch script is exported to file 'C:\Xilinx_projects\gyro2tester\vitis\gyro2testerFirmware_system\_ide\scripts\debugger_gyro2testerfirmware-default.tcl'
21:29:51 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
21:30:03 INFO  : Disconnected from the channel tcfchan#42.
21:30:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:30:10 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
21:30:10 INFO  : 'jtag frequency' command is executed.
21:30:10 INFO  : Context for 'APU' is selected.
21:30:10 INFO  : System reset is completed.
21:30:13 INFO  : 'after 3000' command is executed.
21:30:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
21:30:16 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit"
21:30:16 INFO  : Context for 'APU' is selected.
21:30:16 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
21:30:17 INFO  : 'configparams force-mem-access 1' command is executed.
21:30:17 INFO  : Context for 'APU' is selected.
21:30:17 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl' is done.
21:30:19 INFO  : 'ps7_init' command is executed.
21:30:20 INFO  : 'ps7_post_config' command is executed.
21:30:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:30:20 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:30:21 INFO  : 'configparams force-mem-access 0' command is executed.
21:30:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf
configparams force-mem-access 0
----------------End of Script----------------

21:30:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:30:21 INFO  : 'con' command is executed.
21:30:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:30:21 INFO  : Launch script is exported to file 'C:\Xilinx_projects\gyro2tester\vitis\gyro2testerFirmware_system\_ide\scripts\debugger_gyro2testerfirmware-default.tcl'
23:25:05 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
23:25:06 INFO  : Disconnected from the channel tcfchan#43.
23:25:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:25:15 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
23:25:15 INFO  : 'jtag frequency' command is executed.
23:25:15 INFO  : Context for 'APU' is selected.
23:25:15 INFO  : System reset is completed.
23:25:18 INFO  : 'after 3000' command is executed.
23:25:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
23:25:20 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit"
23:25:20 INFO  : Context for 'APU' is selected.
23:25:21 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
23:25:21 INFO  : 'configparams force-mem-access 1' command is executed.
23:25:21 INFO  : Context for 'APU' is selected.
23:25:21 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl' is done.
23:25:23 INFO  : 'ps7_init' command is executed.
23:25:23 INFO  : 'ps7_post_config' command is executed.
23:25:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:25:24 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:25:24 INFO  : 'configparams force-mem-access 0' command is executed.
23:25:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf
configparams force-mem-access 0
----------------End of Script----------------

23:25:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:25:25 INFO  : 'con' command is executed.
23:25:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:25:25 INFO  : Launch script is exported to file 'C:\Xilinx_projects\gyro2tester\vitis\gyro2testerFirmware_system\_ide\scripts\systemdebugger_gyro2testerfirmware_system_standalone.tcl'
23:34:31 INFO  : Disconnected from the channel tcfchan#44.
23:34:35 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
23:34:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:34:41 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
23:34:41 INFO  : 'jtag frequency' command is executed.
23:34:41 INFO  : Context for 'APU' is selected.
23:34:41 INFO  : System reset is completed.
23:34:44 INFO  : 'after 3000' command is executed.
23:34:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
23:34:47 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit"
23:34:47 INFO  : Context for 'APU' is selected.
23:34:47 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
23:34:47 INFO  : 'configparams force-mem-access 1' command is executed.
23:34:47 INFO  : Context for 'APU' is selected.
23:34:47 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl' is done.
23:34:49 INFO  : 'ps7_init' command is executed.
23:34:49 INFO  : 'ps7_post_config' command is executed.
23:34:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:34:50 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:34:50 INFO  : 'configparams force-mem-access 0' command is executed.
23:34:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf
configparams force-mem-access 0
----------------End of Script----------------

23:34:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:34:50 INFO  : 'con' command is executed.
23:34:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:34:50 INFO  : Launch script is exported to file 'C:\Xilinx_projects\gyro2tester\vitis\gyro2testerFirmware_system\_ide\scripts\systemdebugger_gyro2testerfirmware_system_standalone.tcl'
01:48:06 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
01:50:01 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
01:51:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:51:49 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
01:51:49 INFO  : 'jtag frequency' command is executed.
01:51:49 INFO  : Context for 'APU' is selected.
01:51:49 INFO  : System reset is completed.
01:51:52 INFO  : 'after 3000' command is executed.
01:51:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
01:51:54 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
01:51:54 INFO  : Context for 'APU' is selected.
01:51:54 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
01:51:55 INFO  : 'configparams force-mem-access 1' command is executed.
01:51:55 INFO  : Context for 'APU' is selected.
01:51:55 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
01:51:57 INFO  : 'ps7_init' command is executed.
01:51:58 INFO  : 'ps7_post_config' command is executed.
01:51:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:51:59 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:51:59 INFO  : 'configparams force-mem-access 0' command is executed.
01:51:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

01:52:46 INFO  : Disconnected from the channel tcfchan#45.
01:52:52 WARN  : channel "tcfchan#45" closed
01:53:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:54:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

01:54:04 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
01:54:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:54:22 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
01:54:22 INFO  : 'jtag frequency' command is executed.
01:54:22 INFO  : Context for 'APU' is selected.
01:54:22 INFO  : System reset is completed.
01:54:25 INFO  : 'after 3000' command is executed.
01:54:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
01:54:28 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
01:54:28 INFO  : Context for 'APU' is selected.
01:54:28 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
01:54:28 INFO  : 'configparams force-mem-access 1' command is executed.
01:54:28 INFO  : Context for 'APU' is selected.
01:54:28 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
01:54:30 INFO  : 'ps7_init' command is executed.
01:54:30 INFO  : 'ps7_post_config' command is executed.
01:54:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:54:31 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:54:31 INFO  : 'configparams force-mem-access 0' command is executed.
01:54:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

01:54:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:54:32 INFO  : 'con' command is executed.
01:54:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:54:32 INFO  : Launch script is exported to file 'C:\Xilinx_projects\gyro2tester\vitis\dmaTest_system\_ide\scripts\debugger_dmatest-default.tcl'
02:19:06 INFO  : Disconnected from the channel tcfchan#46.
02:19:36 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
02:19:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:19:46 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
02:19:46 INFO  : 'jtag frequency' command is executed.
02:19:46 INFO  : Context for 'APU' is selected.
02:19:46 INFO  : System reset is completed.
02:19:49 INFO  : 'after 3000' command is executed.
02:19:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
02:19:52 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
02:19:52 INFO  : Context for 'APU' is selected.
02:19:52 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
02:19:52 INFO  : 'configparams force-mem-access 1' command is executed.
02:19:52 INFO  : Context for 'APU' is selected.
02:19:52 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
02:19:54 INFO  : 'ps7_init' command is executed.
02:19:54 INFO  : 'ps7_post_config' command is executed.
02:19:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:19:55 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:19:55 INFO  : 'configparams force-mem-access 0' command is executed.
02:19:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

02:40:09 INFO  : Disconnected from the channel tcfchan#47.
02:40:43 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
02:41:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:41:10 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
02:41:10 INFO  : 'jtag frequency' command is executed.
02:41:10 INFO  : Context for 'APU' is selected.
02:41:10 INFO  : System reset is completed.
02:41:13 INFO  : 'after 3000' command is executed.
02:41:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
02:41:16 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
02:41:16 INFO  : Context for 'APU' is selected.
02:41:16 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
02:41:16 INFO  : 'configparams force-mem-access 1' command is executed.
02:41:16 INFO  : Context for 'APU' is selected.
02:41:16 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
02:41:18 INFO  : 'ps7_init' command is executed.
02:41:18 INFO  : 'ps7_post_config' command is executed.
02:41:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:41:19 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:41:19 INFO  : 'configparams force-mem-access 0' command is executed.
02:41:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

02:45:43 INFO  : Disconnected from the channel tcfchan#48.
02:48:22 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
02:50:12 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
02:50:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:50:21 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
02:50:21 INFO  : 'jtag frequency' command is executed.
02:50:21 INFO  : Context for 'APU' is selected.
02:50:21 INFO  : System reset is completed.
02:50:24 INFO  : 'after 3000' command is executed.
02:50:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
02:50:27 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
02:50:27 INFO  : Context for 'APU' is selected.
02:50:27 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
02:50:27 INFO  : 'configparams force-mem-access 1' command is executed.
02:50:27 INFO  : Context for 'APU' is selected.
02:50:27 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
02:50:30 INFO  : 'ps7_init' command is executed.
02:50:30 INFO  : 'ps7_post_config' command is executed.
02:50:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:50:31 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:50:31 INFO  : 'configparams force-mem-access 0' command is executed.
02:50:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

02:51:18 INFO  : Disconnected from the channel tcfchan#49.
02:51:38 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
02:51:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:51:48 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
02:51:48 INFO  : 'jtag frequency' command is executed.
02:51:48 INFO  : Context for 'APU' is selected.
02:51:48 INFO  : System reset is completed.
02:51:51 INFO  : 'after 3000' command is executed.
02:51:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
02:51:54 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
02:51:54 INFO  : Context for 'APU' is selected.
02:51:54 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
02:51:54 INFO  : 'configparams force-mem-access 1' command is executed.
02:51:54 INFO  : Context for 'APU' is selected.
02:51:54 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
02:51:56 INFO  : 'ps7_init' command is executed.
02:51:56 INFO  : 'ps7_post_config' command is executed.
02:51:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:51:57 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:51:57 INFO  : 'configparams force-mem-access 0' command is executed.
02:51:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

16:30:03 INFO  : Disconnected from the channel tcfchan#50.
16:43:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:43:44 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
16:43:44 INFO  : 'jtag frequency' command is executed.
16:43:44 INFO  : Context for 'APU' is selected.
16:43:44 INFO  : System reset is completed.
16:43:47 INFO  : 'after 3000' command is executed.
16:43:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
16:43:50 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit"
16:43:50 INFO  : Context for 'APU' is selected.
16:43:50 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
16:43:50 INFO  : 'configparams force-mem-access 1' command is executed.
16:43:50 INFO  : Context for 'APU' is selected.
16:43:50 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl' is done.
16:43:52 INFO  : 'ps7_init' command is executed.
16:43:53 INFO  : 'ps7_post_config' command is executed.
16:43:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:43:54 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:43:54 INFO  : 'configparams force-mem-access 0' command is executed.
16:43:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf
configparams force-mem-access 0
----------------End of Script----------------

16:43:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:43:54 INFO  : 'con' command is executed.
16:43:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:43:54 INFO  : Launch script is exported to file 'C:\Xilinx_projects\gyro2tester\vitis\gyro2testerFirmware_system\_ide\scripts\systemdebugger_gyro2testerfirmware_system_standalone.tcl'
16:55:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:55:48 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
16:55:48 INFO  : 'jtag frequency' command is executed.
16:55:49 INFO  : Context for 'APU' is selected.
16:55:49 INFO  : System reset is completed.
16:55:52 INFO  : 'after 3000' command is executed.
16:55:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
16:55:54 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
16:55:54 INFO  : Context for 'APU' is selected.
16:55:54 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
16:55:55 INFO  : 'configparams force-mem-access 1' command is executed.
16:55:55 INFO  : Context for 'APU' is selected.
16:55:55 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
16:55:57 INFO  : 'ps7_init' command is executed.
16:55:57 INFO  : 'ps7_post_config' command is executed.
16:55:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:55:58 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:55:58 INFO  : 'configparams force-mem-access 0' command is executed.
16:55:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

16:55:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:55:59 INFO  : 'con' command is executed.
16:55:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:55:59 INFO  : Launch script is exported to file 'C:\Xilinx_projects\gyro2tester\vitis\dmaTest_system\_ide\scripts\debugger_dmatest-default.tcl'
16:56:03 INFO  : Disconnected from the channel tcfchan#51.
16:56:10 WARN  : channel "tcfchan#51" closed
16:56:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:56:51 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
16:56:51 INFO  : 'jtag frequency' command is executed.
16:56:51 INFO  : Context for 'APU' is selected.
16:56:51 INFO  : System reset is completed.
16:56:55 INFO  : 'after 3000' command is executed.
16:56:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
16:56:57 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
16:56:57 INFO  : Context for 'APU' is selected.
16:56:57 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
16:56:57 INFO  : 'configparams force-mem-access 1' command is executed.
16:56:57 INFO  : Context for 'APU' is selected.
16:56:57 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
16:57:00 INFO  : 'ps7_init' command is executed.
16:57:00 INFO  : 'ps7_post_config' command is executed.
16:57:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:57:01 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:57:01 INFO  : 'configparams force-mem-access 0' command is executed.
16:57:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

16:57:33 INFO  : Disconnected from the channel tcfchan#52.
16:57:48 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
16:57:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:57:55 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
16:57:55 INFO  : 'jtag frequency' command is executed.
16:57:55 INFO  : Context for 'APU' is selected.
16:57:55 INFO  : System reset is completed.
16:57:58 INFO  : 'after 3000' command is executed.
16:57:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
16:58:01 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
16:58:01 INFO  : Context for 'APU' is selected.
16:58:01 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
16:58:01 INFO  : 'configparams force-mem-access 1' command is executed.
16:58:01 INFO  : Context for 'APU' is selected.
16:58:01 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
16:58:04 INFO  : 'ps7_init' command is executed.
16:58:04 INFO  : 'ps7_post_config' command is executed.
16:58:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:58:05 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:58:05 INFO  : 'configparams force-mem-access 0' command is executed.
16:58:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

18:20:25 INFO  : Disconnected from the channel tcfchan#53.
18:21:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:21:13 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
18:21:13 INFO  : 'jtag frequency' command is executed.
18:21:13 INFO  : Context for 'APU' is selected.
18:21:13 INFO  : System reset is completed.
18:21:16 INFO  : 'after 3000' command is executed.
18:21:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
18:21:18 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
18:21:19 INFO  : Context for 'APU' is selected.
18:21:19 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
18:21:19 INFO  : 'configparams force-mem-access 1' command is executed.
18:21:19 INFO  : Context for 'APU' is selected.
18:21:19 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
18:21:21 INFO  : 'ps7_init' command is executed.
18:21:21 INFO  : 'ps7_post_config' command is executed.
18:21:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:21:22 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:21:22 INFO  : 'configparams force-mem-access 0' command is executed.
18:21:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

18:21:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:21:23 INFO  : 'con' command is executed.
18:21:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:21:23 INFO  : Launch script is exported to file 'C:\Xilinx_projects\gyro2tester\vitis\dmaTest_system\_ide\scripts\systemdebugger_dmatest_system_standalone.tcl'
20:09:31 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
20:09:43 INFO  : Disconnected from the channel tcfchan#54.
20:12:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:12:37 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
20:12:38 INFO  : 'jtag frequency' command is executed.
20:12:38 INFO  : Context for 'APU' is selected.
20:12:38 INFO  : System reset is completed.
20:12:41 INFO  : 'after 3000' command is executed.
20:12:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
20:12:43 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
20:12:43 INFO  : Context for 'APU' is selected.
20:12:44 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
20:12:44 INFO  : 'configparams force-mem-access 1' command is executed.
20:12:44 INFO  : Context for 'APU' is selected.
20:12:44 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
20:12:46 INFO  : 'ps7_init' command is executed.
20:12:46 INFO  : 'ps7_post_config' command is executed.
20:12:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:12:46 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:12:47 INFO  : 'configparams force-mem-access 0' command is executed.
20:12:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

20:12:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:12:47 INFO  : 'con' command is executed.
20:12:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:12:47 INFO  : Launch script is exported to file 'C:\Xilinx_projects\gyro2tester\vitis\dmaTest_system\_ide\scripts\debugger_dmatest-default.tcl'
20:39:48 INFO  : Disconnected from the channel tcfchan#55.
20:39:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:39:57 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
20:39:57 INFO  : 'jtag frequency' command is executed.
20:39:57 INFO  : Context for 'APU' is selected.
20:39:57 INFO  : System reset is completed.
20:40:00 INFO  : 'after 3000' command is executed.
20:40:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
20:40:03 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit"
20:40:03 INFO  : Context for 'APU' is selected.
20:40:03 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
20:40:03 INFO  : 'configparams force-mem-access 1' command is executed.
20:40:03 INFO  : Context for 'APU' is selected.
20:40:03 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl' is done.
20:40:05 INFO  : 'ps7_init' command is executed.
20:40:05 INFO  : 'ps7_post_config' command is executed.
20:40:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:40:06 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:40:06 INFO  : 'configparams force-mem-access 0' command is executed.
20:40:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf
configparams force-mem-access 0
----------------End of Script----------------

20:40:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:40:07 INFO  : 'con' command is executed.
20:40:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:40:07 INFO  : Launch script is exported to file 'C:\Xilinx_projects\gyro2tester\vitis\gyro2testerFirmware_system\_ide\scripts\systemdebugger_gyro2testerfirmware_system_standalone.tcl'
20:42:51 INFO  : Disconnected from the channel tcfchan#56.
20:43:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:43:36 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
20:43:36 INFO  : 'jtag frequency' command is executed.
20:43:36 INFO  : Context for 'APU' is selected.
20:43:36 INFO  : System reset is completed.
20:43:39 INFO  : 'after 3000' command is executed.
20:43:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
20:43:42 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
20:43:42 INFO  : Context for 'APU' is selected.
20:43:42 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
20:43:42 INFO  : 'configparams force-mem-access 1' command is executed.
20:43:42 INFO  : Context for 'APU' is selected.
20:43:42 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
20:43:45 INFO  : 'ps7_init' command is executed.
20:43:45 INFO  : 'ps7_post_config' command is executed.
20:43:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:43:46 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:43:46 INFO  : 'configparams force-mem-access 0' command is executed.
20:43:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

20:43:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:43:47 INFO  : 'con' command is executed.
20:43:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:43:47 INFO  : Launch script is exported to file 'C:\Xilinx_projects\gyro2tester\vitis\dmaTest_system\_ide\scripts\systemdebugger_dmatest_system_standalone.tcl'
20:44:45 INFO  : Disconnected from the channel tcfchan#57.
21:11:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:11:51 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
21:11:51 INFO  : 'jtag frequency' command is executed.
21:11:51 INFO  : Context for 'APU' is selected.
21:11:51 INFO  : System reset is completed.
21:11:54 INFO  : 'after 3000' command is executed.
21:11:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
21:11:57 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit"
21:11:57 INFO  : Context for 'APU' is selected.
21:11:57 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
21:11:57 INFO  : 'configparams force-mem-access 1' command is executed.
21:11:57 INFO  : Context for 'APU' is selected.
21:11:57 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl' is done.
21:11:59 INFO  : 'ps7_init' command is executed.
21:11:59 INFO  : 'ps7_post_config' command is executed.
21:12:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:12:01 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:12:01 INFO  : 'configparams force-mem-access 0' command is executed.
21:12:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf
configparams force-mem-access 0
----------------End of Script----------------

21:12:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:12:01 INFO  : 'con' command is executed.
21:12:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:12:01 INFO  : Launch script is exported to file 'C:\Xilinx_projects\gyro2tester\vitis\gyro2testerFirmware_system\_ide\scripts\systemdebugger_gyro2testerfirmware_system_standalone.tcl'
21:27:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:27:09 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
21:27:09 INFO  : 'jtag frequency' command is executed.
21:27:09 INFO  : Context for 'APU' is selected.
21:27:09 INFO  : System reset is completed.
21:27:12 INFO  : 'after 3000' command is executed.
21:27:12 INFO  : Disconnected from the channel tcfchan#58.
21:27:12 ERROR : Exception occured while running Program Device.
java.lang.RuntimeException: Invalid target. Use "connect" command to connect to hw_server/TCF agent
21:27:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

21:27:12 ERROR : Invalid target. Use "connect" command to connect to hw_server/TCF agent
21:27:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:27:23 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
21:27:23 INFO  : 'jtag frequency' command is executed.
21:27:23 INFO  : Context for 'APU' is selected.
21:27:24 INFO  : System reset is completed.
21:27:27 INFO  : 'after 3000' command is executed.
21:27:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
21:27:29 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
21:27:29 INFO  : Context for 'APU' is selected.
21:27:29 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
21:27:29 INFO  : 'configparams force-mem-access 1' command is executed.
21:27:29 INFO  : Context for 'APU' is selected.
21:27:29 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
21:27:30 INFO  : 'ps7_init' command is executed.
21:27:30 INFO  : 'ps7_post_config' command is executed.
21:27:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:27:31 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:27:31 INFO  : 'configparams force-mem-access 0' command is executed.
21:27:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

21:27:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:27:32 INFO  : 'con' command is executed.
21:27:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:27:32 INFO  : Launch script is exported to file 'C:\Xilinx_projects\gyro2tester\vitis\dmaTest_system\_ide\scripts\systemdebugger_dmatest_system_standalone.tcl'
21:46:04 INFO  : Disconnected from the channel tcfchan#59.
21:46:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:46:12 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
21:46:12 INFO  : 'jtag frequency' command is executed.
21:46:12 INFO  : Context for 'APU' is selected.
21:46:12 INFO  : System reset is completed.
21:46:15 INFO  : 'after 3000' command is executed.
21:46:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
21:46:18 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit"
21:46:18 INFO  : Context for 'APU' is selected.
21:46:18 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
21:46:18 INFO  : 'configparams force-mem-access 1' command is executed.
21:46:18 INFO  : Context for 'APU' is selected.
21:46:18 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl' is done.
21:46:20 INFO  : 'ps7_init' command is executed.
21:46:21 INFO  : 'ps7_post_config' command is executed.
21:46:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:46:22 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:46:22 INFO  : 'configparams force-mem-access 0' command is executed.
21:46:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf
configparams force-mem-access 0
----------------End of Script----------------

21:46:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:46:22 INFO  : 'con' command is executed.
21:46:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:46:22 INFO  : Launch script is exported to file 'C:\Xilinx_projects\gyro2tester\vitis\gyro2testerFirmware_system\_ide\scripts\systemdebugger_gyro2testerfirmware_system_standalone.tcl'
22:26:33 INFO  : Disconnected from the channel tcfchan#60.
22:27:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:27:21 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
22:27:22 INFO  : 'jtag frequency' command is executed.
22:27:22 INFO  : Context for 'APU' is selected.
22:27:22 INFO  : System reset is completed.
22:27:25 INFO  : 'after 3000' command is executed.
22:27:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
22:27:27 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
22:27:27 INFO  : Context for 'APU' is selected.
22:27:28 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
22:27:28 INFO  : 'configparams force-mem-access 1' command is executed.
22:27:28 INFO  : Context for 'APU' is selected.
22:27:28 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
22:27:30 INFO  : 'ps7_init' command is executed.
22:27:30 INFO  : 'ps7_post_config' command is executed.
22:27:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:27:31 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:27:31 INFO  : 'configparams force-mem-access 0' command is executed.
22:27:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

22:27:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:27:31 INFO  : 'con' command is executed.
22:27:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:27:31 INFO  : Launch script is exported to file 'C:\Xilinx_projects\gyro2tester\vitis\dmaTest_system\_ide\scripts\systemdebugger_dmatest_system_standalone.tcl'
22:43:06 INFO  : Disconnected from the channel tcfchan#61.
22:43:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:43:13 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
22:43:13 INFO  : 'jtag frequency' command is executed.
22:43:13 INFO  : Context for 'APU' is selected.
22:43:13 INFO  : System reset is completed.
22:43:16 INFO  : 'after 3000' command is executed.
22:43:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
22:43:19 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit"
22:43:19 INFO  : Context for 'APU' is selected.
22:43:19 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
22:43:19 INFO  : 'configparams force-mem-access 1' command is executed.
22:43:19 INFO  : Context for 'APU' is selected.
22:43:19 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl' is done.
22:43:21 INFO  : 'ps7_init' command is executed.
22:43:21 INFO  : 'ps7_post_config' command is executed.
22:43:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:43:22 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:43:22 INFO  : 'configparams force-mem-access 0' command is executed.
22:43:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf
configparams force-mem-access 0
----------------End of Script----------------

22:43:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:43:23 INFO  : 'con' command is executed.
22:43:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:43:23 INFO  : Launch script is exported to file 'C:\Xilinx_projects\gyro2tester\vitis\gyro2testerFirmware_system\_ide\scripts\systemdebugger_gyro2testerfirmware_system_standalone.tcl'
22:57:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:57:14 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
22:57:14 INFO  : 'jtag frequency' command is executed.
22:57:14 INFO  : Context for 'APU' is selected.
22:57:14 INFO  : System reset is completed.
22:57:18 INFO  : 'after 3000' command is executed.
22:57:18 INFO  : Disconnected from the channel tcfchan#62.
22:57:18 ERROR : Exception occured while running Program Device.
java.lang.RuntimeException: Invalid target. Use "connect" command to connect to hw_server/TCF agent
22:57:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

22:57:18 ERROR : Invalid target. Use "connect" command to connect to hw_server/TCF agent
22:57:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:57:33 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
22:57:33 INFO  : 'jtag frequency' command is executed.
22:57:33 INFO  : Context for 'APU' is selected.
22:57:33 INFO  : System reset is completed.
22:57:36 INFO  : 'after 3000' command is executed.
22:57:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
22:57:39 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
22:57:39 INFO  : Context for 'APU' is selected.
22:57:39 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
22:57:39 INFO  : 'configparams force-mem-access 1' command is executed.
22:57:39 INFO  : Context for 'APU' is selected.
22:57:39 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
22:57:42 INFO  : 'ps7_init' command is executed.
22:57:42 INFO  : 'ps7_post_config' command is executed.
22:57:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:57:43 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:57:43 INFO  : 'configparams force-mem-access 0' command is executed.
22:57:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

22:57:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:57:43 INFO  : 'con' command is executed.
22:57:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:57:43 INFO  : Launch script is exported to file 'C:\Xilinx_projects\gyro2tester\vitis\dmaTest_system\_ide\scripts\systemdebugger_dmatest_system_standalone.tcl'
23:30:52 INFO  : Disconnected from the channel tcfchan#63.
23:30:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:30:58 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
23:30:59 INFO  : 'jtag frequency' command is executed.
23:30:59 INFO  : Context for 'APU' is selected.
23:30:59 INFO  : System reset is completed.
23:31:02 INFO  : 'after 3000' command is executed.
23:31:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
23:31:04 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit"
23:31:04 INFO  : Context for 'APU' is selected.
23:31:05 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
23:31:05 INFO  : 'configparams force-mem-access 1' command is executed.
23:31:05 INFO  : Context for 'APU' is selected.
23:31:05 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl' is done.
23:31:08 INFO  : 'ps7_init' command is executed.
23:31:08 INFO  : 'ps7_post_config' command is executed.
23:31:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:31:09 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:31:09 INFO  : 'configparams force-mem-access 0' command is executed.
23:31:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf
configparams force-mem-access 0
----------------End of Script----------------

23:31:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:31:10 INFO  : 'con' command is executed.
23:31:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:31:10 INFO  : Launch script is exported to file 'C:\Xilinx_projects\gyro2tester\vitis\gyro2testerFirmware_system\_ide\scripts\systemdebugger_gyro2testerfirmware_system_standalone.tcl'
23:35:24 INFO  : Disconnected from the channel tcfchan#64.
23:36:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:36:52 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
23:36:52 INFO  : 'jtag frequency' command is executed.
23:36:52 INFO  : Context for 'APU' is selected.
23:36:52 INFO  : System reset is completed.
23:36:55 INFO  : 'after 3000' command is executed.
23:36:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
23:36:58 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
23:36:58 INFO  : Context for 'APU' is selected.
23:36:58 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
23:36:58 INFO  : 'configparams force-mem-access 1' command is executed.
23:36:58 INFO  : Context for 'APU' is selected.
23:36:58 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
23:37:00 INFO  : 'ps7_init' command is executed.
23:37:01 INFO  : 'ps7_post_config' command is executed.
23:37:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:37:01 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:37:02 INFO  : 'configparams force-mem-access 0' command is executed.
23:37:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

23:37:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:37:02 INFO  : 'con' command is executed.
23:37:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:37:02 INFO  : Launch script is exported to file 'C:\Xilinx_projects\gyro2tester\vitis\dmaTest_system\_ide\scripts\systemdebugger_dmatest_system_standalone.tcl'
23:44:00 INFO  : Disconnected from the channel tcfchan#65.
23:44:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:44:12 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
23:44:12 INFO  : 'jtag frequency' command is executed.
23:44:12 INFO  : Context for 'APU' is selected.
23:44:12 INFO  : System reset is completed.
23:44:15 INFO  : 'after 3000' command is executed.
23:44:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
23:44:18 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit"
23:44:18 INFO  : Context for 'APU' is selected.
23:44:18 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
23:44:18 INFO  : 'configparams force-mem-access 1' command is executed.
23:44:18 INFO  : Context for 'APU' is selected.
23:44:18 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl' is done.
23:44:21 INFO  : 'ps7_init' command is executed.
23:44:21 INFO  : 'ps7_post_config' command is executed.
23:44:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:44:22 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:44:22 INFO  : 'configparams force-mem-access 0' command is executed.
23:44:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf
configparams force-mem-access 0
----------------End of Script----------------

23:44:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:44:23 INFO  : 'con' command is executed.
23:44:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:44:23 INFO  : Launch script is exported to file 'C:\Xilinx_projects\gyro2tester\vitis\gyro2testerFirmware_system\_ide\scripts\systemdebugger_gyro2testerfirmware_system_standalone.tcl'
23:49:25 INFO  : Disconnected from the channel tcfchan#66.
23:49:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:49:34 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
23:49:34 INFO  : 'jtag frequency' command is executed.
23:49:34 INFO  : Context for 'APU' is selected.
23:49:34 INFO  : System reset is completed.
23:49:37 INFO  : 'after 3000' command is executed.
23:49:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
23:49:40 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
23:49:40 INFO  : Context for 'APU' is selected.
23:49:40 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
23:49:40 INFO  : 'configparams force-mem-access 1' command is executed.
23:49:40 INFO  : Context for 'APU' is selected.
23:49:40 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
23:49:43 INFO  : 'ps7_init' command is executed.
23:49:43 INFO  : 'ps7_post_config' command is executed.
23:49:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:49:44 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:49:44 INFO  : 'configparams force-mem-access 0' command is executed.
23:49:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

23:49:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:49:45 INFO  : 'con' command is executed.
23:49:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:49:45 INFO  : Launch script is exported to file 'C:\Xilinx_projects\gyro2tester\vitis\dmaTest_system\_ide\scripts\systemdebugger_dmatest_system_standalone.tcl'
00:01:22 INFO  : Disconnected from the channel tcfchan#67.
00:01:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:01:39 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
00:01:39 INFO  : 'jtag frequency' command is executed.
00:01:39 INFO  : Context for 'APU' is selected.
00:01:39 INFO  : System reset is completed.
00:01:42 INFO  : 'after 3000' command is executed.
00:01:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
00:01:45 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit"
00:01:45 INFO  : Context for 'APU' is selected.
00:01:45 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
00:01:45 INFO  : 'configparams force-mem-access 1' command is executed.
00:01:45 INFO  : Context for 'APU' is selected.
00:01:45 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl' is done.
00:01:48 INFO  : 'ps7_init' command is executed.
00:01:48 INFO  : 'ps7_post_config' command is executed.
00:01:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:01:49 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:01:49 INFO  : 'configparams force-mem-access 0' command is executed.
00:01:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf
configparams force-mem-access 0
----------------End of Script----------------

00:01:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:01:50 INFO  : 'con' command is executed.
00:01:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:01:50 INFO  : Launch script is exported to file 'C:\Xilinx_projects\gyro2tester\vitis\gyro2testerFirmware_system\_ide\scripts\systemdebugger_gyro2testerfirmware_system_standalone.tcl'
00:05:22 INFO  : Disconnected from the channel tcfchan#68.
00:09:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:09:25 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
00:09:25 INFO  : 'jtag frequency' command is executed.
00:09:25 INFO  : Context for 'APU' is selected.
00:09:25 INFO  : System reset is completed.
00:09:28 INFO  : 'after 3000' command is executed.
00:09:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
00:09:31 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
00:09:31 INFO  : Context for 'APU' is selected.
00:09:31 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
00:09:31 INFO  : 'configparams force-mem-access 1' command is executed.
00:09:31 INFO  : Context for 'APU' is selected.
00:09:31 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
00:09:33 INFO  : 'ps7_init' command is executed.
00:09:34 INFO  : 'ps7_post_config' command is executed.
00:09:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:09:35 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:09:35 INFO  : 'configparams force-mem-access 0' command is executed.
00:09:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

00:09:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:09:35 INFO  : 'con' command is executed.
00:09:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:09:35 INFO  : Launch script is exported to file 'C:\Xilinx_projects\gyro2tester\vitis\dmaTest_system\_ide\scripts\systemdebugger_dmatest_system_standalone.tcl'
00:10:43 INFO  : Disconnected from the channel tcfchan#69.
00:10:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:10:49 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
00:10:50 INFO  : 'jtag frequency' command is executed.
00:10:50 INFO  : Context for 'APU' is selected.
00:10:50 INFO  : System reset is completed.
00:10:53 INFO  : 'after 3000' command is executed.
00:10:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
00:10:55 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
00:10:55 INFO  : Context for 'APU' is selected.
00:10:56 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
00:10:56 INFO  : 'configparams force-mem-access 1' command is executed.
00:10:56 INFO  : Context for 'APU' is selected.
00:10:56 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
00:10:58 INFO  : 'ps7_init' command is executed.
00:10:58 INFO  : 'ps7_post_config' command is executed.
00:10:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:10:59 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:10:59 INFO  : 'configparams force-mem-access 0' command is executed.
00:10:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

00:10:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:10:59 INFO  : 'con' command is executed.
00:10:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:10:59 INFO  : Launch script is exported to file 'C:\Xilinx_projects\gyro2tester\vitis\dmaTest_system\_ide\scripts\systemdebugger_dmatest_system_standalone.tcl'
00:13:02 INFO  : Disconnected from the channel tcfchan#70.
00:13:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:13:14 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
00:13:14 INFO  : 'jtag frequency' command is executed.
00:13:14 INFO  : Context for 'APU' is selected.
00:13:14 INFO  : System reset is completed.
00:13:17 INFO  : 'after 3000' command is executed.
00:13:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
00:13:19 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit"
00:13:19 INFO  : Context for 'APU' is selected.
00:13:20 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
00:13:20 INFO  : 'configparams force-mem-access 1' command is executed.
00:13:20 INFO  : Context for 'APU' is selected.
00:13:20 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl' is done.
00:13:22 INFO  : 'ps7_init' command is executed.
00:13:22 INFO  : 'ps7_post_config' command is executed.
00:13:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:13:23 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:13:23 INFO  : 'configparams force-mem-access 0' command is executed.
00:13:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf
configparams force-mem-access 0
----------------End of Script----------------

00:13:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:13:24 INFO  : 'con' command is executed.
00:13:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:13:24 INFO  : Launch script is exported to file 'C:\Xilinx_projects\gyro2tester\vitis\gyro2testerFirmware_system\_ide\scripts\systemdebugger_gyro2testerfirmware_system_standalone.tcl'
00:15:46 INFO  : Disconnected from the channel tcfchan#71.
00:16:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:16:25 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
00:16:26 INFO  : 'jtag frequency' command is executed.
00:16:26 INFO  : Context for 'APU' is selected.
00:16:26 INFO  : System reset is completed.
00:16:29 INFO  : 'after 3000' command is executed.
00:16:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
00:16:31 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
00:16:31 INFO  : Context for 'APU' is selected.
00:16:32 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
00:16:32 INFO  : 'configparams force-mem-access 1' command is executed.
00:16:32 INFO  : Context for 'APU' is selected.
00:16:32 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
00:16:33 INFO  : 'ps7_init' command is executed.
00:16:33 INFO  : 'ps7_post_config' command is executed.
00:16:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:16:34 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:16:34 INFO  : 'configparams force-mem-access 0' command is executed.
00:16:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

00:16:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:16:35 INFO  : 'con' command is executed.
00:16:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:16:35 INFO  : Launch script is exported to file 'C:\Xilinx_projects\gyro2tester\vitis\dmaTest_system\_ide\scripts\systemdebugger_dmatest_system_standalone.tcl'
00:17:38 INFO  : Disconnected from the channel tcfchan#72.
00:17:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:17:44 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
00:17:45 INFO  : 'jtag frequency' command is executed.
00:17:45 INFO  : Context for 'APU' is selected.
00:17:45 INFO  : System reset is completed.
00:17:48 INFO  : 'after 3000' command is executed.
00:17:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
00:17:50 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
00:17:50 INFO  : Context for 'APU' is selected.
00:17:50 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
00:17:50 INFO  : 'configparams force-mem-access 1' command is executed.
00:17:51 INFO  : Context for 'APU' is selected.
00:17:51 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
00:17:52 INFO  : 'ps7_init' command is executed.
00:17:52 INFO  : 'ps7_post_config' command is executed.
00:17:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:17:53 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:17:54 INFO  : 'configparams force-mem-access 0' command is executed.
00:17:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

00:17:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:17:54 INFO  : 'con' command is executed.
00:17:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:17:54 INFO  : Launch script is exported to file 'C:\Xilinx_projects\gyro2tester\vitis\dmaTest_system\_ide\scripts\systemdebugger_dmatest_system_standalone.tcl'
00:21:04 INFO  : Disconnected from the channel tcfchan#73.
00:21:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:21:13 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
00:21:13 INFO  : 'jtag frequency' command is executed.
00:21:13 INFO  : Context for 'APU' is selected.
00:21:14 INFO  : System reset is completed.
00:21:17 INFO  : 'after 3000' command is executed.
00:21:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
00:21:19 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit"
00:21:19 INFO  : Context for 'APU' is selected.
00:21:19 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
00:21:19 INFO  : 'configparams force-mem-access 1' command is executed.
00:21:19 INFO  : Context for 'APU' is selected.
00:21:19 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl' is done.
00:21:22 INFO  : 'ps7_init' command is executed.
00:21:22 INFO  : 'ps7_post_config' command is executed.
00:21:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:21:23 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:21:23 INFO  : 'configparams force-mem-access 0' command is executed.
00:21:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf
configparams force-mem-access 0
----------------End of Script----------------

00:21:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:21:23 INFO  : 'con' command is executed.
00:21:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:21:23 INFO  : Launch script is exported to file 'C:\Xilinx_projects\gyro2tester\vitis\gyro2testerFirmware_system\_ide\scripts\systemdebugger_gyro2testerfirmware_system_standalone.tcl'
00:24:12 INFO  : Disconnected from the channel tcfchan#74.
00:25:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:25:24 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
00:25:24 INFO  : 'jtag frequency' command is executed.
00:25:24 INFO  : Context for 'APU' is selected.
00:25:24 INFO  : System reset is completed.
00:25:27 INFO  : 'after 3000' command is executed.
00:25:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
00:25:30 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
00:25:30 INFO  : Context for 'APU' is selected.
00:25:30 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
00:25:30 INFO  : 'configparams force-mem-access 1' command is executed.
00:25:30 INFO  : Context for 'APU' is selected.
00:25:30 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
00:25:33 INFO  : 'ps7_init' command is executed.
00:25:33 INFO  : 'ps7_post_config' command is executed.
00:25:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:25:34 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:25:34 INFO  : 'configparams force-mem-access 0' command is executed.
00:25:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

00:25:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:25:35 INFO  : 'con' command is executed.
00:25:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:25:35 INFO  : Launch script is exported to file 'C:\Xilinx_projects\gyro2tester\vitis\dmaTest_system\_ide\scripts\systemdebugger_dmatest_system_standalone.tcl'
00:27:16 INFO  : Disconnected from the channel tcfchan#75.
00:27:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:27:23 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
00:27:23 INFO  : 'jtag frequency' command is executed.
00:27:23 INFO  : Context for 'APU' is selected.
00:27:24 INFO  : System reset is completed.
00:27:27 INFO  : 'after 3000' command is executed.
00:27:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
00:27:29 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit"
00:27:29 INFO  : Context for 'APU' is selected.
00:27:30 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
00:27:30 INFO  : 'configparams force-mem-access 1' command is executed.
00:27:30 INFO  : Context for 'APU' is selected.
00:27:30 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl' is done.
00:27:32 INFO  : 'ps7_init' command is executed.
00:27:32 INFO  : 'ps7_post_config' command is executed.
00:27:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:27:33 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:27:33 INFO  : 'configparams force-mem-access 0' command is executed.
00:27:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf
configparams force-mem-access 0
----------------End of Script----------------

00:27:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:27:34 INFO  : 'con' command is executed.
00:27:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:27:34 INFO  : Launch script is exported to file 'C:\Xilinx_projects\gyro2tester\vitis\gyro2testerFirmware_system\_ide\scripts\systemdebugger_gyro2testerfirmware_system_standalone.tcl'
00:30:13 INFO  : Disconnected from the channel tcfchan#76.
00:30:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:30:23 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
00:30:23 INFO  : 'jtag frequency' command is executed.
00:30:23 INFO  : Context for 'APU' is selected.
00:30:23 INFO  : System reset is completed.
00:30:26 INFO  : 'after 3000' command is executed.
00:30:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
00:30:29 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
00:30:29 INFO  : Context for 'APU' is selected.
00:30:29 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
00:30:29 INFO  : 'configparams force-mem-access 1' command is executed.
00:30:29 INFO  : Context for 'APU' is selected.
00:30:29 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
00:30:31 INFO  : 'ps7_init' command is executed.
00:30:31 INFO  : 'ps7_post_config' command is executed.
00:30:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:30:32 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:30:32 INFO  : 'configparams force-mem-access 0' command is executed.
00:30:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

00:30:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:30:32 INFO  : 'con' command is executed.
00:30:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:30:32 INFO  : Launch script is exported to file 'C:\Xilinx_projects\gyro2tester\vitis\dmaTest_system\_ide\scripts\systemdebugger_dmatest_system_standalone.tcl'
01:15:36 INFO  : Disconnected from the channel tcfchan#77.
01:15:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:15:45 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
01:15:45 INFO  : 'jtag frequency' command is executed.
01:15:45 INFO  : Context for 'APU' is selected.
01:15:45 INFO  : System reset is completed.
01:15:48 INFO  : 'after 3000' command is executed.
01:15:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
01:15:51 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit"
01:15:51 INFO  : Context for 'APU' is selected.
01:15:51 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
01:15:51 INFO  : 'configparams force-mem-access 1' command is executed.
01:15:51 INFO  : Context for 'APU' is selected.
01:15:51 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl' is done.
01:15:52 INFO  : 'ps7_init' command is executed.
01:15:52 INFO  : 'ps7_post_config' command is executed.
01:15:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:15:54 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:15:54 INFO  : 'configparams force-mem-access 0' command is executed.
01:15:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf
configparams force-mem-access 0
----------------End of Script----------------

01:15:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:15:54 INFO  : 'con' command is executed.
01:15:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:15:54 INFO  : Launch script is exported to file 'C:\Xilinx_projects\gyro2tester\vitis\gyro2testerFirmware_system\_ide\scripts\systemdebugger_gyro2testerfirmware_system_standalone.tcl'
23:58:37 INFO  : Disconnected from the channel tcfchan#78.
23:59:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:59:25 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
23:59:25 INFO  : 'jtag frequency' command is executed.
23:59:25 INFO  : Context for 'APU' is selected.
23:59:25 INFO  : System reset is completed.
23:59:28 INFO  : 'after 3000' command is executed.
23:59:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
23:59:31 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
23:59:31 INFO  : Context for 'APU' is selected.
23:59:31 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
23:59:31 INFO  : 'configparams force-mem-access 1' command is executed.
23:59:31 INFO  : Context for 'APU' is selected.
23:59:31 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
23:59:33 INFO  : 'ps7_init' command is executed.
23:59:33 INFO  : 'ps7_post_config' command is executed.
23:59:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:59:34 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:59:34 INFO  : 'configparams force-mem-access 0' command is executed.
23:59:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

23:59:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:59:35 INFO  : 'con' command is executed.
23:59:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:59:35 INFO  : Launch script is exported to file 'C:\Xilinx_projects\gyro2tester\vitis\dmaTest_system\_ide\scripts\systemdebugger_dmatest_system_standalone.tcl'
00:01:04 INFO  : Disconnected from the channel tcfchan#79.
00:01:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:01:04 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
00:01:04 INFO  : 'jtag frequency' command is executed.
00:01:04 INFO  : Context for 'APU' is selected.
00:01:04 INFO  : System reset is completed.
00:01:07 INFO  : 'after 3000' command is executed.
00:01:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
00:01:10 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
00:01:10 INFO  : Context for 'APU' is selected.
00:01:10 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
00:01:10 INFO  : 'configparams force-mem-access 1' command is executed.
00:01:10 INFO  : Context for 'APU' is selected.
00:01:10 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
00:01:13 INFO  : 'ps7_init' command is executed.
00:01:13 INFO  : 'ps7_post_config' command is executed.
00:01:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:01:14 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:01:14 INFO  : 'configparams force-mem-access 0' command is executed.
00:01:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

00:01:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:01:14 INFO  : 'con' command is executed.
00:01:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:01:14 INFO  : Launch script is exported to file 'C:\Xilinx_projects\gyro2tester\vitis\dmaTest_system\_ide\scripts\systemdebugger_dmatest_system_standalone.tcl'
00:22:06 INFO  : Disconnected from the channel tcfchan#80.
00:22:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:22:13 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
00:22:13 INFO  : 'jtag frequency' command is executed.
00:22:13 INFO  : Context for 'APU' is selected.
00:22:13 INFO  : System reset is completed.
00:22:16 INFO  : 'after 3000' command is executed.
00:22:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
00:22:19 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
00:22:19 INFO  : Context for 'APU' is selected.
00:22:19 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
00:22:19 INFO  : 'configparams force-mem-access 1' command is executed.
00:22:19 INFO  : Context for 'APU' is selected.
00:22:19 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
00:22:20 INFO  : 'ps7_init' command is executed.
00:22:21 INFO  : 'ps7_post_config' command is executed.
00:22:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:22:22 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:22:22 INFO  : 'configparams force-mem-access 0' command is executed.
00:22:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

00:22:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:22:22 INFO  : 'con' command is executed.
00:22:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:22:22 INFO  : Launch script is exported to file 'C:\Xilinx_projects\gyro2tester\vitis\dmaTest_system\_ide\scripts\systemdebugger_dmatest_system_standalone.tcl'
00:38:42 INFO  : Disconnected from the channel tcfchan#81.
00:38:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:38:52 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
00:38:52 INFO  : 'jtag frequency' command is executed.
00:38:52 INFO  : Context for 'APU' is selected.
00:38:52 INFO  : System reset is completed.
00:38:55 INFO  : 'after 3000' command is executed.
00:38:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
00:38:58 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit"
00:38:58 INFO  : Context for 'APU' is selected.
00:38:58 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
00:38:58 INFO  : 'configparams force-mem-access 1' command is executed.
00:38:58 INFO  : Context for 'APU' is selected.
00:38:58 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl' is done.
00:39:01 INFO  : 'ps7_init' command is executed.
00:39:01 INFO  : 'ps7_post_config' command is executed.
00:39:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:39:02 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:39:02 INFO  : 'configparams force-mem-access 0' command is executed.
00:39:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf
configparams force-mem-access 0
----------------End of Script----------------

00:39:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:39:02 INFO  : 'con' command is executed.
00:39:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:39:02 INFO  : Launch script is exported to file 'C:\Xilinx_projects\gyro2tester\vitis\gyro2testerFirmware_system\_ide\scripts\systemdebugger_gyro2testerfirmware_system_standalone.tcl'
00:59:58 INFO  : Disconnected from the channel tcfchan#82.
01:00:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:00:09 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
01:00:09 INFO  : 'jtag frequency' command is executed.
01:00:09 INFO  : Context for 'APU' is selected.
01:00:09 INFO  : System reset is completed.
01:00:12 INFO  : 'after 3000' command is executed.
01:00:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
01:00:15 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
01:00:15 INFO  : Context for 'APU' is selected.
01:00:15 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
01:00:15 INFO  : 'configparams force-mem-access 1' command is executed.
01:00:15 INFO  : Context for 'APU' is selected.
01:00:15 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
01:00:18 INFO  : 'ps7_init' command is executed.
01:00:18 INFO  : 'ps7_post_config' command is executed.
01:00:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:00:18 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:00:19 INFO  : 'configparams force-mem-access 0' command is executed.
01:00:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

01:00:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:00:19 INFO  : 'con' command is executed.
01:00:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:00:19 INFO  : Launch script is exported to file 'C:\Xilinx_projects\gyro2tester\vitis\dmaTest_system\_ide\scripts\systemdebugger_dmatest_system_standalone.tcl'
01:10:10 INFO  : Disconnected from the channel tcfchan#83.
01:10:15 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
01:10:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:10:27 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
01:10:27 INFO  : 'jtag frequency' command is executed.
01:10:27 INFO  : Context for 'APU' is selected.
01:10:27 INFO  : System reset is completed.
01:10:30 INFO  : 'after 3000' command is executed.
01:10:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
01:10:33 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
01:10:33 INFO  : Context for 'APU' is selected.
01:10:33 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
01:10:33 INFO  : 'configparams force-mem-access 1' command is executed.
01:10:33 INFO  : Context for 'APU' is selected.
01:10:33 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
01:10:36 INFO  : 'ps7_init' command is executed.
01:10:36 INFO  : 'ps7_post_config' command is executed.
01:10:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:10:37 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:10:37 INFO  : 'configparams force-mem-access 0' command is executed.
01:10:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

01:10:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:10:38 INFO  : 'con' command is executed.
01:10:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:10:38 INFO  : Launch script is exported to file 'C:\Xilinx_projects\gyro2tester\vitis\dmaTest_system\_ide\scripts\systemdebugger_dmatest_system_standalone.tcl'
01:26:12 INFO  : Disconnected from the channel tcfchan#84.
01:26:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:26:19 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
01:26:19 INFO  : 'jtag frequency' command is executed.
01:26:19 INFO  : Context for 'APU' is selected.
01:26:19 INFO  : System reset is completed.
01:26:22 INFO  : 'after 3000' command is executed.
01:26:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
01:26:25 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
01:26:25 INFO  : Context for 'APU' is selected.
01:26:25 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
01:26:25 INFO  : 'configparams force-mem-access 1' command is executed.
01:26:25 INFO  : Context for 'APU' is selected.
01:26:25 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
01:26:28 INFO  : 'ps7_init' command is executed.
01:26:28 INFO  : 'ps7_post_config' command is executed.
01:26:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:26:28 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:26:29 INFO  : 'configparams force-mem-access 0' command is executed.
01:26:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

01:26:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:26:29 INFO  : 'con' command is executed.
01:26:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:26:29 INFO  : Launch script is exported to file 'C:\Xilinx_projects\gyro2tester\vitis\dmaTest_system\_ide\scripts\systemdebugger_dmatest_system_standalone.tcl'
02:04:09 INFO  : Disconnected from the channel tcfchan#85.
02:05:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:05:14 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
02:05:14 INFO  : 'jtag frequency' command is executed.
02:05:14 INFO  : Context for 'APU' is selected.
02:05:14 INFO  : System reset is completed.
02:05:17 INFO  : 'after 3000' command is executed.
02:05:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
02:05:20 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
02:05:20 INFO  : Context for 'APU' is selected.
02:05:20 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
02:05:20 INFO  : 'configparams force-mem-access 1' command is executed.
02:05:20 INFO  : Context for 'APU' is selected.
02:05:20 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
02:05:23 INFO  : 'ps7_init' command is executed.
02:05:23 INFO  : 'ps7_post_config' command is executed.
02:05:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:05:24 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:05:24 INFO  : 'configparams force-mem-access 0' command is executed.
02:05:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

02:05:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:05:25 INFO  : 'con' command is executed.
02:05:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

02:05:25 INFO  : Launch script is exported to file 'C:\Xilinx_projects\gyro2tester\vitis\dmaTest_system\_ide\scripts\systemdebugger_dmatest_system_standalone.tcl'
02:20:03 INFO  : Disconnected from the channel tcfchan#86.
02:20:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:20:09 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
02:20:09 INFO  : 'jtag frequency' command is executed.
02:20:09 INFO  : Context for 'APU' is selected.
02:20:09 INFO  : System reset is completed.
02:20:12 INFO  : 'after 3000' command is executed.
02:20:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
02:20:15 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
02:20:15 INFO  : Context for 'APU' is selected.
02:20:15 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
02:20:15 INFO  : 'configparams force-mem-access 1' command is executed.
02:20:15 INFO  : Context for 'APU' is selected.
02:20:15 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
02:20:17 INFO  : 'ps7_init' command is executed.
02:20:17 INFO  : 'ps7_post_config' command is executed.
02:20:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:20:18 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:20:18 INFO  : 'configparams force-mem-access 0' command is executed.
02:20:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

02:20:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:20:19 INFO  : 'con' command is executed.
02:20:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

02:20:19 INFO  : Launch script is exported to file 'C:\Xilinx_projects\gyro2tester\vitis\dmaTest_system\_ide\scripts\systemdebugger_dmatest_system_standalone.tcl'
02:25:25 INFO  : Disconnected from the channel tcfchan#87.
02:25:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:25:31 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
02:25:32 INFO  : 'jtag frequency' command is executed.
02:25:32 INFO  : Context for 'APU' is selected.
02:25:32 INFO  : System reset is completed.
02:25:35 INFO  : 'after 3000' command is executed.
02:25:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
02:25:37 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
02:25:37 INFO  : Context for 'APU' is selected.
02:25:37 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
02:25:37 INFO  : 'configparams force-mem-access 1' command is executed.
02:25:38 INFO  : Context for 'APU' is selected.
02:25:38 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
02:25:40 INFO  : 'ps7_init' command is executed.
02:25:40 INFO  : 'ps7_post_config' command is executed.
02:25:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:25:41 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:25:41 INFO  : 'configparams force-mem-access 0' command is executed.
02:25:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

02:25:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:25:42 INFO  : 'con' command is executed.
02:25:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

02:25:42 INFO  : Launch script is exported to file 'C:\Xilinx_projects\gyro2tester\vitis\dmaTest_system\_ide\scripts\systemdebugger_dmatest_system_standalone.tcl'
02:34:52 INFO  : Disconnected from the channel tcfchan#88.
02:34:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:34:57 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
02:34:58 INFO  : 'jtag frequency' command is executed.
02:34:58 INFO  : Context for 'APU' is selected.
02:34:58 INFO  : System reset is completed.
02:35:01 INFO  : 'after 3000' command is executed.
02:35:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
02:35:03 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
02:35:03 INFO  : Context for 'APU' is selected.
02:35:03 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
02:35:04 INFO  : 'configparams force-mem-access 1' command is executed.
02:35:04 INFO  : Context for 'APU' is selected.
02:35:04 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
02:35:06 INFO  : 'ps7_init' command is executed.
02:35:06 INFO  : 'ps7_post_config' command is executed.
02:35:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:35:07 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:35:07 INFO  : 'configparams force-mem-access 0' command is executed.
02:35:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

02:35:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:35:08 INFO  : 'con' command is executed.
02:35:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

02:35:08 INFO  : Launch script is exported to file 'C:\Xilinx_projects\gyro2tester\vitis\dmaTest_system\_ide\scripts\systemdebugger_dmatest_system_standalone.tcl'
02:47:11 INFO  : Disconnected from the channel tcfchan#89.
02:47:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:47:19 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
02:47:19 INFO  : 'jtag frequency' command is executed.
02:47:19 INFO  : Context for 'APU' is selected.
02:47:19 INFO  : System reset is completed.
02:47:22 INFO  : 'after 3000' command is executed.
02:47:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
02:47:24 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit"
02:47:24 INFO  : Context for 'APU' is selected.
02:47:25 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
02:47:25 INFO  : 'configparams force-mem-access 1' command is executed.
02:47:25 INFO  : Context for 'APU' is selected.
02:47:25 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl' is done.
02:47:27 INFO  : 'ps7_init' command is executed.
02:47:27 INFO  : 'ps7_post_config' command is executed.
02:47:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:47:28 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:47:28 INFO  : 'configparams force-mem-access 0' command is executed.
02:47:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf
configparams force-mem-access 0
----------------End of Script----------------

02:47:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:47:29 INFO  : 'con' command is executed.
02:47:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

02:47:29 INFO  : Launch script is exported to file 'C:\Xilinx_projects\gyro2tester\vitis\gyro2testerFirmware_system\_ide\scripts\systemdebugger_gyro2testerfirmware_system_standalone.tcl'
02:51:42 INFO  : Disconnected from the channel tcfchan#90.
02:51:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:51:51 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
02:51:51 INFO  : 'jtag frequency' command is executed.
02:51:51 INFO  : Context for 'APU' is selected.
02:51:51 INFO  : System reset is completed.
02:51:54 INFO  : 'after 3000' command is executed.
02:51:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
02:51:57 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
02:51:57 INFO  : Context for 'APU' is selected.
02:51:57 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
02:51:58 INFO  : 'configparams force-mem-access 1' command is executed.
02:51:58 INFO  : Context for 'APU' is selected.
02:51:58 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
02:52:00 INFO  : 'ps7_init' command is executed.
02:52:00 INFO  : 'ps7_post_config' command is executed.
02:52:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:52:01 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:52:01 INFO  : 'configparams force-mem-access 0' command is executed.
02:52:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

02:52:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:52:01 INFO  : 'con' command is executed.
02:52:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

02:52:01 INFO  : Launch script is exported to file 'C:\Xilinx_projects\gyro2tester\vitis\dmaTest_system\_ide\scripts\systemdebugger_dmatest_system_standalone.tcl'
02:59:47 INFO  : Disconnected from the channel tcfchan#91.
02:59:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:59:56 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
02:59:56 INFO  : 'jtag frequency' command is executed.
02:59:56 INFO  : Context for 'APU' is selected.
02:59:56 INFO  : System reset is completed.
02:59:59 INFO  : 'after 3000' command is executed.
02:59:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
03:00:02 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
03:00:02 INFO  : Context for 'APU' is selected.
03:00:02 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
03:00:02 INFO  : 'configparams force-mem-access 1' command is executed.
03:00:02 INFO  : Context for 'APU' is selected.
03:00:02 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
03:00:03 INFO  : 'ps7_init' command is executed.
03:00:04 INFO  : 'ps7_post_config' command is executed.
03:00:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:00:04 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:00:04 INFO  : 'configparams force-mem-access 0' command is executed.
03:00:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

03:00:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:00:05 INFO  : 'con' command is executed.
03:00:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

03:00:05 INFO  : Launch script is exported to file 'C:\Xilinx_projects\gyro2tester\vitis\dmaTest_system\_ide\scripts\systemdebugger_dmatest_system_standalone.tcl'
03:10:53 INFO  : Disconnected from the channel tcfchan#92.
03:11:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:11:22 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
03:11:22 INFO  : 'jtag frequency' command is executed.
03:11:22 INFO  : Context for 'APU' is selected.
03:11:22 INFO  : System reset is completed.
03:11:25 INFO  : 'after 3000' command is executed.
03:11:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
03:11:28 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
03:11:28 INFO  : Context for 'APU' is selected.
03:11:28 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
03:11:28 INFO  : 'configparams force-mem-access 1' command is executed.
03:11:28 INFO  : Context for 'APU' is selected.
03:11:28 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
03:11:30 INFO  : 'ps7_init' command is executed.
03:11:30 INFO  : 'ps7_post_config' command is executed.
03:11:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:11:31 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:11:31 INFO  : 'configparams force-mem-access 0' command is executed.
03:11:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

03:11:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:11:31 INFO  : 'con' command is executed.
03:11:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

03:11:31 INFO  : Launch script is exported to file 'C:\Xilinx_projects\gyro2tester\vitis\dmaTest_system\_ide\scripts\systemdebugger_dmatest_system_standalone.tcl'
03:20:06 INFO  : Disconnected from the channel tcfchan#93.
03:20:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:20:12 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
03:20:12 INFO  : 'jtag frequency' command is executed.
03:20:12 INFO  : Context for 'APU' is selected.
03:20:12 INFO  : System reset is completed.
03:20:15 INFO  : 'after 3000' command is executed.
03:20:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
03:20:18 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
03:20:18 INFO  : Context for 'APU' is selected.
03:20:18 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
03:20:18 INFO  : 'configparams force-mem-access 1' command is executed.
03:20:18 INFO  : Context for 'APU' is selected.
03:20:18 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
03:20:20 INFO  : 'ps7_init' command is executed.
03:20:21 INFO  : 'ps7_post_config' command is executed.
03:20:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:20:21 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:20:22 INFO  : 'configparams force-mem-access 0' command is executed.
03:20:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

03:20:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:20:22 INFO  : 'con' command is executed.
03:20:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

03:20:22 INFO  : Launch script is exported to file 'C:\Xilinx_projects\gyro2tester\vitis\dmaTest_system\_ide\scripts\systemdebugger_dmatest_system_standalone.tcl'
03:22:41 INFO  : Disconnected from the channel tcfchan#94.
03:22:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:22:50 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
03:22:50 INFO  : 'jtag frequency' command is executed.
03:22:50 INFO  : Context for 'APU' is selected.
03:22:50 INFO  : System reset is completed.
03:22:53 INFO  : 'after 3000' command is executed.
03:22:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
03:22:56 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit"
03:22:56 INFO  : Context for 'APU' is selected.
03:22:56 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
03:22:56 INFO  : 'configparams force-mem-access 1' command is executed.
03:22:56 INFO  : Context for 'APU' is selected.
03:22:56 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl' is done.
03:22:59 INFO  : 'ps7_init' command is executed.
03:22:59 INFO  : 'ps7_post_config' command is executed.
03:22:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:23:00 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:23:00 INFO  : 'configparams force-mem-access 0' command is executed.
03:23:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf
configparams force-mem-access 0
----------------End of Script----------------

03:23:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:23:00 INFO  : 'con' command is executed.
03:23:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

03:23:00 INFO  : Launch script is exported to file 'C:\Xilinx_projects\gyro2tester\vitis\gyro2testerFirmware_system\_ide\scripts\systemdebugger_gyro2testerfirmware_system_standalone.tcl'
03:25:30 INFO  : Disconnected from the channel tcfchan#95.
03:26:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:26:15 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
03:26:15 INFO  : 'jtag frequency' command is executed.
03:26:15 INFO  : Context for 'APU' is selected.
03:26:15 INFO  : System reset is completed.
03:26:18 INFO  : 'after 3000' command is executed.
03:26:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
03:26:21 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
03:26:21 INFO  : Context for 'APU' is selected.
03:26:21 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
03:26:21 INFO  : 'configparams force-mem-access 1' command is executed.
03:26:21 INFO  : Context for 'APU' is selected.
03:26:21 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
03:26:24 INFO  : 'ps7_init' command is executed.
03:26:24 INFO  : 'ps7_post_config' command is executed.
03:26:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:26:25 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:26:25 INFO  : 'configparams force-mem-access 0' command is executed.
03:26:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

03:26:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:26:25 INFO  : 'con' command is executed.
03:26:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

03:26:25 INFO  : Launch script is exported to file 'C:\Xilinx_projects\gyro2tester\vitis\dmaTest_system\_ide\scripts\systemdebugger_dmatest_system_standalone.tcl'
03:31:56 INFO  : Disconnected from the channel tcfchan#96.
03:32:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:32:04 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
03:32:04 INFO  : 'jtag frequency' command is executed.
03:32:04 INFO  : Context for 'APU' is selected.
03:32:05 INFO  : System reset is completed.
03:32:08 INFO  : 'after 3000' command is executed.
03:32:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
03:32:10 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
03:32:10 INFO  : Context for 'APU' is selected.
03:32:10 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
03:32:10 INFO  : 'configparams force-mem-access 1' command is executed.
03:32:10 INFO  : Context for 'APU' is selected.
03:32:10 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
03:32:12 INFO  : 'ps7_init' command is executed.
03:32:12 INFO  : 'ps7_post_config' command is executed.
03:32:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:32:13 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:32:13 INFO  : 'configparams force-mem-access 0' command is executed.
03:32:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

03:32:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:32:14 INFO  : 'con' command is executed.
03:32:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

03:32:14 INFO  : Launch script is exported to file 'C:\Xilinx_projects\gyro2tester\vitis\dmaTest_system\_ide\scripts\systemdebugger_dmatest_system_standalone.tcl'
03:40:40 INFO  : Disconnected from the channel tcfchan#97.
03:40:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:40:48 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
03:40:48 INFO  : 'jtag frequency' command is executed.
03:40:48 INFO  : Context for 'APU' is selected.
03:40:48 INFO  : System reset is completed.
03:40:51 INFO  : 'after 3000' command is executed.
03:40:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
03:40:54 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
03:40:54 INFO  : Context for 'APU' is selected.
03:40:54 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
03:40:54 INFO  : 'configparams force-mem-access 1' command is executed.
03:40:54 INFO  : Context for 'APU' is selected.
03:40:54 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
03:40:56 INFO  : 'ps7_init' command is executed.
03:40:56 INFO  : 'ps7_post_config' command is executed.
03:40:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:40:57 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:40:57 INFO  : 'configparams force-mem-access 0' command is executed.
03:40:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

03:40:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:40:57 INFO  : 'con' command is executed.
03:40:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

03:40:57 INFO  : Launch script is exported to file 'C:\Xilinx_projects\gyro2tester\vitis\dmaTest_system\_ide\scripts\systemdebugger_dmatest_system_standalone.tcl'
03:45:45 INFO  : Disconnected from the channel tcfchan#98.
04:14:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:14:51 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
04:14:51 INFO  : 'jtag frequency' command is executed.
04:14:51 INFO  : Context for 'APU' is selected.
04:14:51 INFO  : System reset is completed.
04:14:54 INFO  : 'after 3000' command is executed.
04:14:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
04:14:57 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit"
04:14:57 INFO  : Context for 'APU' is selected.
04:14:57 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
04:14:57 INFO  : 'configparams force-mem-access 1' command is executed.
04:14:57 INFO  : Context for 'APU' is selected.
04:14:57 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl' is done.
04:14:59 INFO  : 'ps7_init' command is executed.
04:15:00 INFO  : 'ps7_post_config' command is executed.
04:15:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:15:01 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:15:01 INFO  : 'configparams force-mem-access 0' command is executed.
04:15:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf
configparams force-mem-access 0
----------------End of Script----------------

04:15:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:15:02 INFO  : 'con' command is executed.
04:15:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

04:15:02 INFO  : Launch script is exported to file 'C:\Xilinx_projects\gyro2tester\vitis\gyro2testerFirmware_system\_ide\scripts\systemdebugger_gyro2testerfirmware_system_standalone.tcl'
04:16:01 INFO  : Disconnected from the channel tcfchan#99.
04:16:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:16:16 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
04:16:16 INFO  : 'jtag frequency' command is executed.
04:16:16 INFO  : Context for 'APU' is selected.
04:16:16 INFO  : System reset is completed.
04:16:19 INFO  : 'after 3000' command is executed.
04:16:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
04:16:21 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
04:16:22 INFO  : Context for 'APU' is selected.
04:16:22 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
04:16:22 INFO  : 'configparams force-mem-access 1' command is executed.
04:16:22 INFO  : Context for 'APU' is selected.
04:16:22 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
04:16:24 INFO  : 'ps7_init' command is executed.
04:16:24 INFO  : 'ps7_post_config' command is executed.
04:16:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:16:25 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:16:25 INFO  : 'configparams force-mem-access 0' command is executed.
04:16:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

04:16:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:16:25 INFO  : 'con' command is executed.
04:16:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

04:16:25 INFO  : Launch script is exported to file 'C:\Xilinx_projects\gyro2tester\vitis\dmaTest_system\_ide\scripts\debugger_dmatest-default.tcl'
04:20:39 INFO  : Disconnected from the channel tcfchan#100.
04:20:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:20:45 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
04:20:45 INFO  : 'jtag frequency' command is executed.
04:20:45 INFO  : Context for 'APU' is selected.
04:20:45 INFO  : System reset is completed.
04:20:48 INFO  : 'after 3000' command is executed.
04:20:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
04:20:50 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
04:20:50 INFO  : Context for 'APU' is selected.
04:20:50 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
04:20:50 INFO  : 'configparams force-mem-access 1' command is executed.
04:20:51 INFO  : Context for 'APU' is selected.
04:20:51 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
04:20:53 INFO  : 'ps7_init' command is executed.
04:20:53 INFO  : 'ps7_post_config' command is executed.
04:20:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:20:54 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:20:54 INFO  : 'configparams force-mem-access 0' command is executed.
04:20:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

04:20:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:20:54 INFO  : 'con' command is executed.
04:20:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

04:20:54 INFO  : Launch script is exported to file 'C:\Xilinx_projects\gyro2tester\vitis\dmaTest_system\_ide\scripts\systemdebugger_dmatest_system_standalone.tcl'
04:23:54 INFO  : Disconnected from the channel tcfchan#101.
04:24:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:24:01 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
04:24:01 INFO  : 'jtag frequency' command is executed.
04:24:01 INFO  : Context for 'APU' is selected.
04:24:01 INFO  : System reset is completed.
04:24:04 INFO  : 'after 3000' command is executed.
04:24:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
04:24:07 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
04:24:07 INFO  : Context for 'APU' is selected.
04:24:07 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
04:24:07 INFO  : 'configparams force-mem-access 1' command is executed.
04:24:07 INFO  : Context for 'APU' is selected.
04:24:07 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
04:24:10 INFO  : 'ps7_init' command is executed.
04:24:10 INFO  : 'ps7_post_config' command is executed.
04:24:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:24:11 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:24:11 INFO  : 'configparams force-mem-access 0' command is executed.
04:24:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

04:24:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:24:11 INFO  : 'con' command is executed.
04:24:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

04:24:11 INFO  : Launch script is exported to file 'C:\Xilinx_projects\gyro2tester\vitis\dmaTest_system\_ide\scripts\systemdebugger_dmatest_system_standalone.tcl'
04:33:03 INFO  : Disconnected from the channel tcfchan#102.
04:33:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:33:23 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
04:33:23 INFO  : 'jtag frequency' command is executed.
04:33:23 INFO  : Context for 'APU' is selected.
04:33:23 INFO  : System reset is completed.
04:33:26 INFO  : 'after 3000' command is executed.
04:33:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
04:33:29 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit"
04:33:29 INFO  : Context for 'APU' is selected.
04:33:29 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
04:33:29 INFO  : 'configparams force-mem-access 1' command is executed.
04:33:29 INFO  : Context for 'APU' is selected.
04:33:29 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl' is done.
04:33:31 INFO  : 'ps7_init' command is executed.
04:33:31 INFO  : 'ps7_post_config' command is executed.
04:33:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:33:32 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:33:33 INFO  : 'configparams force-mem-access 0' command is executed.
04:33:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf
configparams force-mem-access 0
----------------End of Script----------------

04:33:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:33:33 INFO  : 'con' command is executed.
04:33:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

04:33:33 INFO  : Launch script is exported to file 'C:\Xilinx_projects\gyro2tester\vitis\gyro2testerFirmware_system\_ide\scripts\systemdebugger_gyro2testerfirmware_system_standalone.tcl'
04:44:37 INFO  : Disconnected from the channel tcfchan#103.
04:45:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:45:27 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
04:45:27 INFO  : 'jtag frequency' command is executed.
04:45:27 INFO  : Context for 'APU' is selected.
04:45:27 INFO  : System reset is completed.
04:45:30 INFO  : 'after 3000' command is executed.
04:45:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
04:45:33 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
04:45:33 INFO  : Context for 'APU' is selected.
04:45:33 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
04:45:33 INFO  : 'configparams force-mem-access 1' command is executed.
04:45:33 INFO  : Context for 'APU' is selected.
04:45:33 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
04:45:35 INFO  : 'ps7_init' command is executed.
04:45:35 INFO  : 'ps7_post_config' command is executed.
04:45:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:45:36 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:45:36 INFO  : 'configparams force-mem-access 0' command is executed.
04:45:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

04:45:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:45:37 INFO  : 'con' command is executed.
04:45:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

04:45:37 INFO  : Launch script is exported to file 'C:\Xilinx_projects\gyro2tester\vitis\dmaTest_system\_ide\scripts\systemdebugger_dmatest_system_standalone.tcl'
04:50:53 INFO  : Disconnected from the channel tcfchan#104.
04:50:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:50:59 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
04:51:00 INFO  : 'jtag frequency' command is executed.
04:51:00 INFO  : Context for 'APU' is selected.
04:51:00 INFO  : System reset is completed.
04:51:03 INFO  : 'after 3000' command is executed.
04:51:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
04:51:05 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
04:51:05 INFO  : Context for 'APU' is selected.
04:51:06 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
04:51:06 INFO  : 'configparams force-mem-access 1' command is executed.
04:51:06 INFO  : Context for 'APU' is selected.
04:51:06 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
04:51:07 INFO  : 'ps7_init' command is executed.
04:51:07 INFO  : 'ps7_post_config' command is executed.
04:51:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:51:08 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:51:08 INFO  : 'configparams force-mem-access 0' command is executed.
04:51:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

04:51:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:51:09 INFO  : 'con' command is executed.
04:51:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

04:51:09 INFO  : Launch script is exported to file 'C:\Xilinx_projects\gyro2tester\vitis\dmaTest_system\_ide\scripts\systemdebugger_dmatest_system_standalone.tcl'
16:09:05 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Xilinx_projects\gyro2tester\vitis\temp_xsdb_launch_script.tcl
16:09:08 INFO  : XSCT server has started successfully.
16:09:08 INFO  : plnx-install-location is set to ''
16:09:08 INFO  : Successfully done setting XSCT server connection channel  
16:09:08 INFO  : Successfully done setting workspace for the tool. 
16:09:09 INFO  : Platform repository initialization has completed.
16:09:09 INFO  : Successfully done query RDI_DATADIR 
16:09:09 INFO  : Registering command handlers for Vitis TCF services
16:24:14 INFO  : Hardware specification for platform project 'design_2_wrapper' is updated.
16:24:21 ERROR : Error encountered while removing 'C:\Xilinx_projects\gyro2tester\vitis\design_2_wrapper\export\design_2_wrapper' from custom repository paths
Reason: No Platforms Found.


16:24:21 INFO  : Result from executing command 'removePlatformRepo': 
16:24:46 INFO  : Result from executing command 'getProjects': design_2_wrapper
16:24:46 INFO  : Result from executing command 'getPlatforms': 
16:28:06 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
16:28:10 INFO  : The hardware specification used by project 'dmaTest' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
16:28:10 INFO  : The file 'C:\Xilinx_projects\gyro2tester\vitis\dmaTest\_ide\bitstream\design_2_wrapper.bit' stored in project is removed.
16:28:10 INFO  : The updated bitstream files are copied from platform to folder 'C:\Xilinx_projects\gyro2tester\vitis\dmaTest\_ide\bitstream' in project 'dmaTest'.
16:28:10 INFO  : The file 'C:\Xilinx_projects\gyro2tester\vitis\dmaTest\_ide\psinit\ps7_init.tcl' stored in project is removed.
16:28:17 INFO  : The updated ps init files are copied from platform to folder 'C:\Xilinx_projects\gyro2tester\vitis\dmaTest\_ide\psinit' in project 'dmaTest'.
16:34:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:34:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:34:45 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
16:34:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:34:55 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
16:34:55 INFO  : 'jtag frequency' command is executed.
16:34:55 INFO  : Context for 'APU' is selected.
16:34:56 INFO  : System reset is completed.
16:34:59 INFO  : 'after 3000' command is executed.
16:34:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
16:35:01 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
16:35:01 INFO  : Context for 'APU' is selected.
16:35:02 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
16:35:02 INFO  : 'configparams force-mem-access 1' command is executed.
16:35:02 INFO  : Context for 'APU' is selected.
16:35:02 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
16:35:05 INFO  : 'ps7_init' command is executed.
16:35:05 INFO  : 'ps7_post_config' command is executed.
16:35:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:35:06 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:35:06 INFO  : 'configparams force-mem-access 0' command is executed.
16:35:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

17:09:44 ERROR : Error encountered while removing 'C:\Xilinx_projects\gyro2tester\vitis\design_2_wrapper\export\design_2_wrapper' from custom repository paths
Reason: No Platforms Found.


17:09:44 INFO  : Result from executing command 'removePlatformRepo': 
17:10:06 INFO  : Result from executing command 'getProjects': design_2_wrapper
17:10:06 INFO  : Result from executing command 'getPlatforms': 
17:10:06 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
17:10:08 INFO  : The hardware specification used by project 'gyro2testerFirmware' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
17:10:08 INFO  : The file 'C:\Xilinx_projects\gyro2tester\vitis\gyro2testerFirmware\_ide\bitstream\design_2_wrapper.bit' stored in project is removed.
17:10:08 INFO  : The updated bitstream files are copied from platform to folder 'C:\Xilinx_projects\gyro2tester\vitis\gyro2testerFirmware\_ide\bitstream' in project 'gyro2testerFirmware'.
17:10:08 INFO  : The file 'C:\Xilinx_projects\gyro2tester\vitis\gyro2testerFirmware\_ide\psinit\ps7_init.tcl' stored in project is removed.
17:10:16 INFO  : The updated ps init files are copied from platform to folder 'C:\Xilinx_projects\gyro2tester\vitis\gyro2testerFirmware\_ide\psinit' in project 'gyro2testerFirmware'.
17:33:14 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
17:33:18 INFO  : Disconnected from the channel tcfchan#4.
17:41:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:41:29 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
17:41:29 INFO  : 'jtag frequency' command is executed.
17:41:29 INFO  : Context for 'APU' is selected.
17:41:29 INFO  : System reset is completed.
17:41:32 INFO  : 'after 3000' command is executed.
17:41:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
17:41:35 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
17:41:35 INFO  : Context for 'APU' is selected.
17:41:35 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
17:41:35 INFO  : 'configparams force-mem-access 1' command is executed.
17:41:35 INFO  : Context for 'APU' is selected.
17:41:35 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
17:41:37 INFO  : 'ps7_init' command is executed.
17:41:37 INFO  : 'ps7_post_config' command is executed.
17:41:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:41:38 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:41:38 INFO  : 'configparams force-mem-access 0' command is executed.
17:41:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

17:42:25 INFO  : Disconnected from the channel tcfchan#8.
17:42:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:42:37 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
17:42:37 INFO  : 'jtag frequency' command is executed.
17:42:37 INFO  : Context for 'APU' is selected.
17:42:37 INFO  : System reset is completed.
17:42:40 INFO  : 'after 3000' command is executed.
17:42:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
17:42:43 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
17:42:43 INFO  : Context for 'APU' is selected.
17:42:43 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
17:42:43 INFO  : 'configparams force-mem-access 1' command is executed.
17:42:43 INFO  : Context for 'APU' is selected.
17:42:43 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
17:42:46 INFO  : 'ps7_init' command is executed.
17:42:46 INFO  : 'ps7_post_config' command is executed.
17:42:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:42:47 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:42:47 INFO  : 'configparams force-mem-access 0' command is executed.
17:42:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

19:16:24 INFO  : Disconnected from the channel tcfchan#10.
19:42:19 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
19:45:42 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
19:51:24 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
19:52:25 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
19:53:48 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
19:56:33 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
20:00:27 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
20:02:06 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
20:02:20 ERROR : Error encountered while removing 'C:\Xilinx_projects\gyro2tester\vitis\design_2_wrapper\export\design_2_wrapper' from custom repository paths
Reason: No Platforms Found.


20:02:20 INFO  : Result from executing command 'removePlatformRepo': 
20:03:19 INFO  : Result from executing command 'getProjects': design_2_wrapper
20:03:20 INFO  : Result from executing command 'getPlatforms': 
20:03:20 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
20:13:24 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
20:16:00 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
20:16:13 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
20:18:12 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
20:21:03 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
20:26:38 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
20:27:26 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
20:27:55 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
20:39:19 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
20:43:27 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
20:53:07 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
20:53:49 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
20:56:04 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
20:58:01 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
20:58:25 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
20:58:49 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
20:59:05 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
20:59:20 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
20:59:30 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
21:12:09 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
21:13:29 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
21:37:04 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
21:42:05 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
21:42:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:42:26 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
21:42:26 INFO  : 'jtag frequency' command is executed.
21:42:26 INFO  : Context for 'APU' is selected.
21:42:27 INFO  : System reset is completed.
21:42:30 INFO  : 'after 3000' command is executed.
21:42:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
21:42:32 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit"
21:42:32 INFO  : Context for 'APU' is selected.
21:42:33 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
21:42:33 INFO  : 'configparams force-mem-access 1' command is executed.
21:42:33 INFO  : Context for 'APU' is selected.
21:42:33 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl' is done.
21:42:35 INFO  : 'ps7_init' command is executed.
21:42:35 INFO  : 'ps7_post_config' command is executed.
21:42:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:42:36 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:42:36 INFO  : 'configparams force-mem-access 0' command is executed.
21:42:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf
configparams force-mem-access 0
----------------End of Script----------------

21:42:41 INFO  : Disconnected from the channel tcfchan#13.
21:42:51 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
21:43:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:43:01 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
21:43:02 INFO  : 'jtag frequency' command is executed.
21:43:02 INFO  : Context for 'APU' is selected.
21:43:02 INFO  : System reset is completed.
21:43:05 INFO  : 'after 3000' command is executed.
21:43:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
21:43:07 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit"
21:43:07 INFO  : Context for 'APU' is selected.
21:43:08 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
21:43:08 INFO  : 'configparams force-mem-access 1' command is executed.
21:43:08 INFO  : Context for 'APU' is selected.
21:43:08 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl' is done.
21:43:10 INFO  : 'ps7_init' command is executed.
21:43:10 INFO  : 'ps7_post_config' command is executed.
21:43:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:43:11 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:43:11 INFO  : 'configparams force-mem-access 0' command is executed.
21:43:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf
configparams force-mem-access 0
----------------End of Script----------------

21:58:00 INFO  : Disconnected from the channel tcfchan#14.
22:04:09 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
00:22:08 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
00:46:07 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
00:47:06 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
00:47:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:47:13 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
00:47:13 INFO  : 'jtag frequency' command is executed.
00:47:13 INFO  : Context for 'APU' is selected.
00:47:13 INFO  : System reset is completed.
00:47:16 INFO  : 'after 3000' command is executed.
00:47:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
00:47:19 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit"
00:47:19 INFO  : Context for 'APU' is selected.
00:47:19 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
00:47:19 INFO  : 'configparams force-mem-access 1' command is executed.
00:47:19 INFO  : Context for 'APU' is selected.
00:47:19 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl' is done.
00:47:22 INFO  : 'ps7_init' command is executed.
00:47:22 INFO  : 'ps7_post_config' command is executed.
00:47:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:47:23 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:47:23 INFO  : 'configparams force-mem-access 0' command is executed.
00:47:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf
configparams force-mem-access 0
----------------End of Script----------------

00:47:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:47:24 INFO  : 'con' command is executed.
00:47:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:47:24 INFO  : Launch script is exported to file 'C:\Xilinx_projects\gyro2tester\vitis\gyro2testerFirmware_system\_ide\scripts\systemdebugger_gyro2testerfirmware_system_standalone.tcl'
01:02:11 INFO  : Disconnected from the channel tcfchan#15.
01:22:48 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
01:23:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:23:18 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
01:23:18 INFO  : 'jtag frequency' command is executed.
01:23:18 INFO  : Context for 'APU' is selected.
01:23:18 INFO  : System reset is completed.
01:23:21 INFO  : 'after 3000' command is executed.
01:23:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
01:23:24 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
01:23:24 INFO  : Context for 'APU' is selected.
01:23:24 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
01:23:24 INFO  : 'configparams force-mem-access 1' command is executed.
01:23:24 INFO  : Context for 'APU' is selected.
01:23:24 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
01:23:27 INFO  : 'ps7_init' command is executed.
01:23:27 INFO  : 'ps7_post_config' command is executed.
01:23:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:23:28 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:23:28 INFO  : 'configparams force-mem-access 0' command is executed.
01:23:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

01:23:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:23:29 INFO  : 'con' command is executed.
01:23:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:23:29 INFO  : Launch script is exported to file 'C:\Xilinx_projects\gyro2tester\vitis\dmaTest_system\_ide\scripts\systemdebugger_dmatest_system_standalone.tcl'
01:28:31 INFO  : Disconnected from the channel tcfchan#16.
01:28:39 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
01:28:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:28:48 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
01:28:48 INFO  : 'jtag frequency' command is executed.
01:28:48 INFO  : Context for 'APU' is selected.
01:28:48 INFO  : System reset is completed.
01:28:51 INFO  : 'after 3000' command is executed.
01:28:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
01:28:54 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
01:28:54 INFO  : Context for 'APU' is selected.
01:28:54 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
01:28:54 INFO  : 'configparams force-mem-access 1' command is executed.
01:28:54 INFO  : Context for 'APU' is selected.
01:28:54 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
01:28:57 INFO  : 'ps7_init' command is executed.
01:28:57 INFO  : 'ps7_post_config' command is executed.
01:28:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:28:58 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:28:58 INFO  : 'configparams force-mem-access 0' command is executed.
01:28:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

01:32:58 INFO  : Disconnected from the channel tcfchan#17.
01:38:53 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
01:40:36 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
01:40:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:40:51 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
01:40:51 INFO  : 'jtag frequency' command is executed.
01:40:51 INFO  : Context for 'APU' is selected.
01:40:51 INFO  : System reset is completed.
01:40:54 INFO  : 'after 3000' command is executed.
01:40:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
01:40:57 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
01:40:57 INFO  : Context for 'APU' is selected.
01:40:57 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
01:40:57 INFO  : 'configparams force-mem-access 1' command is executed.
01:40:57 INFO  : Context for 'APU' is selected.
01:40:57 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
01:40:59 INFO  : 'ps7_init' command is executed.
01:41:00 INFO  : 'ps7_post_config' command is executed.
01:41:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:41:01 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:41:01 INFO  : 'configparams force-mem-access 0' command is executed.
01:41:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

01:41:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:41:01 INFO  : 'con' command is executed.
01:41:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:41:01 INFO  : Disconnected from the channel tcfchan#18.
01:44:19 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
01:44:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:44:27 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
01:44:27 INFO  : 'jtag frequency' command is executed.
01:44:27 INFO  : Context for 'APU' is selected.
01:44:28 INFO  : System reset is completed.
01:44:31 INFO  : 'after 3000' command is executed.
01:44:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
01:44:33 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
01:44:33 INFO  : Context for 'APU' is selected.
01:44:34 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
01:44:34 INFO  : 'configparams force-mem-access 1' command is executed.
01:44:34 INFO  : Context for 'APU' is selected.
01:44:34 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
01:44:36 INFO  : 'ps7_init' command is executed.
01:44:36 INFO  : 'ps7_post_config' command is executed.
01:44:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:44:37 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:44:37 INFO  : 'configparams force-mem-access 0' command is executed.
01:44:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

01:44:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:44:38 INFO  : 'con' command is executed.
01:44:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:44:38 INFO  : Launch script is exported to file 'C:\Xilinx_projects\gyro2tester\vitis\dmaTest_system\_ide\scripts\systemdebugger_dmatest_system_standalone.tcl'
01:57:32 INFO  : Disconnected from the channel tcfchan#19.
01:57:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:57:53 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
01:57:53 INFO  : 'jtag frequency' command is executed.
01:57:53 INFO  : Context for 'APU' is selected.
01:57:53 INFO  : System reset is completed.
01:57:56 INFO  : 'after 3000' command is executed.
01:57:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
01:57:59 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
01:57:59 INFO  : Context for 'APU' is selected.
01:57:59 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
01:58:00 INFO  : 'configparams force-mem-access 1' command is executed.
01:58:00 INFO  : Context for 'APU' is selected.
01:58:00 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
01:58:02 INFO  : 'ps7_init' command is executed.
01:58:03 INFO  : 'ps7_post_config' command is executed.
01:58:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:58:04 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:58:04 INFO  : 'configparams force-mem-access 0' command is executed.
01:58:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

01:58:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:58:04 INFO  : 'con' command is executed.
01:58:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:58:04 INFO  : Launch script is exported to file 'C:\Xilinx_projects\gyro2tester\vitis\dmaTest_system\_ide\scripts\systemdebugger_dmatest_system_standalone.tcl'
01:58:17 INFO  : Disconnected from the channel tcfchan#20.
01:58:21 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
01:58:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:58:26 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
01:58:26 INFO  : 'jtag frequency' command is executed.
01:58:26 INFO  : Context for 'APU' is selected.
01:58:26 INFO  : System reset is completed.
01:58:29 INFO  : 'after 3000' command is executed.
01:58:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
01:58:31 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
01:58:31 INFO  : Context for 'APU' is selected.
01:58:32 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
01:58:32 INFO  : 'configparams force-mem-access 1' command is executed.
01:58:32 INFO  : Context for 'APU' is selected.
01:58:32 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
01:58:34 INFO  : 'ps7_init' command is executed.
01:58:34 INFO  : 'ps7_post_config' command is executed.
01:58:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:58:35 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:58:35 INFO  : 'configparams force-mem-access 0' command is executed.
01:58:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

01:58:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:58:36 INFO  : 'con' command is executed.
01:58:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:58:36 INFO  : Launch script is exported to file 'C:\Xilinx_projects\gyro2tester\vitis\dmaTest_system\_ide\scripts\systemdebugger_dmatest_system_standalone.tcl'
02:06:42 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
02:10:52 INFO  : Disconnected from the channel tcfchan#21.
02:10:56 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
02:11:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:11:28 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
02:11:28 INFO  : 'jtag frequency' command is executed.
02:11:28 INFO  : Context for 'APU' is selected.
02:11:28 INFO  : System reset is completed.
02:11:31 INFO  : 'after 3000' command is executed.
02:11:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
02:11:34 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
02:11:34 INFO  : Context for 'APU' is selected.
02:11:34 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
02:11:34 INFO  : 'configparams force-mem-access 1' command is executed.
02:11:34 INFO  : Context for 'APU' is selected.
02:11:34 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
02:11:37 INFO  : 'ps7_init' command is executed.
02:11:37 INFO  : 'ps7_post_config' command is executed.
02:11:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:11:38 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:11:38 INFO  : 'configparams force-mem-access 0' command is executed.
02:11:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

02:11:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:11:39 INFO  : 'con' command is executed.
02:11:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

02:11:39 INFO  : Launch script is exported to file 'C:\Xilinx_projects\gyro2tester\vitis\dmaTest_system\_ide\scripts\systemdebugger_dmatest_system_standalone.tcl'
02:11:47 INFO  : Disconnected from the channel tcfchan#22.
02:40:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:40:59 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
02:40:59 INFO  : 'jtag frequency' command is executed.
02:40:59 INFO  : Context for 'APU' is selected.
02:40:59 INFO  : System reset is completed.
02:41:02 INFO  : 'after 3000' command is executed.
02:41:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
02:41:05 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit"
02:41:05 INFO  : Context for 'APU' is selected.
02:41:05 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
02:41:05 INFO  : 'configparams force-mem-access 1' command is executed.
02:41:05 INFO  : Context for 'APU' is selected.
02:41:05 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl' is done.
02:41:08 INFO  : 'ps7_init' command is executed.
02:41:08 INFO  : 'ps7_post_config' command is executed.
02:41:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:41:09 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:41:09 INFO  : 'configparams force-mem-access 0' command is executed.
02:41:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf
configparams force-mem-access 0
----------------End of Script----------------

02:41:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:41:10 INFO  : 'con' command is executed.
02:41:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

02:41:10 INFO  : Launch script is exported to file 'C:\Xilinx_projects\gyro2tester\vitis\gyro2testerFirmware_system\_ide\scripts\systemdebugger_gyro2testerfirmware_system_standalone.tcl'
20:51:35 INFO  : Disconnected from the channel tcfchan#23.
20:51:44 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
20:52:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:52:03 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
20:52:03 INFO  : 'jtag frequency' command is executed.
20:52:03 INFO  : Context for 'APU' is selected.
20:52:03 INFO  : System reset is completed.
20:52:06 INFO  : 'after 3000' command is executed.
20:52:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
20:52:08 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
20:52:09 INFO  : Context for 'APU' is selected.
20:52:09 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
20:52:09 INFO  : 'configparams force-mem-access 1' command is executed.
20:52:09 INFO  : Context for 'APU' is selected.
20:52:09 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
20:52:11 INFO  : 'ps7_init' command is executed.
20:52:11 INFO  : 'ps7_post_config' command is executed.
20:52:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:52:12 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:52:12 INFO  : 'configparams force-mem-access 0' command is executed.
20:52:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

20:55:45 INFO  : Disconnected from the channel tcfchan#24.
20:56:44 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
20:56:55 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
20:58:27 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
20:59:13 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
20:59:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:59:22 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
20:59:22 INFO  : 'jtag frequency' command is executed.
20:59:22 INFO  : Context for 'APU' is selected.
20:59:22 INFO  : System reset is completed.
20:59:25 INFO  : 'after 3000' command is executed.
20:59:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
20:59:27 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
20:59:28 INFO  : Context for 'APU' is selected.
20:59:28 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
20:59:28 INFO  : 'configparams force-mem-access 1' command is executed.
20:59:28 INFO  : Context for 'APU' is selected.
20:59:28 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
20:59:30 INFO  : 'ps7_init' command is executed.
20:59:30 INFO  : 'ps7_post_config' command is executed.
20:59:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:59:31 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:59:32 INFO  : 'configparams force-mem-access 0' command is executed.
20:59:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

21:02:24 INFO  : Disconnected from the channel tcfchan#25.
21:06:44 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
21:06:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:06:53 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
21:06:53 INFO  : 'jtag frequency' command is executed.
21:06:53 INFO  : Context for 'APU' is selected.
21:06:53 INFO  : System reset is completed.
21:06:56 INFO  : 'after 3000' command is executed.
21:06:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
21:06:59 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
21:06:59 INFO  : Context for 'APU' is selected.
21:06:59 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
21:06:59 INFO  : 'configparams force-mem-access 1' command is executed.
21:06:59 INFO  : Context for 'APU' is selected.
21:06:59 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
21:07:02 INFO  : 'ps7_init' command is executed.
21:07:02 INFO  : 'ps7_post_config' command is executed.
21:07:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:07:03 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:07:03 INFO  : 'configparams force-mem-access 0' command is executed.
21:07:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

21:07:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:07:04 INFO  : 'con' command is executed.
21:07:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:07:04 INFO  : Launch script is exported to file 'C:\Xilinx_projects\gyro2tester\vitis\dmaTest_system\_ide\scripts\systemdebugger_dmatest_system_standalone.tcl'
21:17:01 INFO  : Disconnected from the channel tcfchan#26.
21:20:47 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
21:21:23 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
21:21:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:21:30 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
21:21:30 INFO  : 'jtag frequency' command is executed.
21:21:30 INFO  : Context for 'APU' is selected.
21:21:30 INFO  : System reset is completed.
21:21:33 INFO  : 'after 3000' command is executed.
21:21:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
21:21:36 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
21:21:36 INFO  : Context for 'APU' is selected.
21:21:36 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
21:21:37 INFO  : 'configparams force-mem-access 1' command is executed.
21:21:37 INFO  : Context for 'APU' is selected.
21:21:37 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
21:21:39 INFO  : 'ps7_init' command is executed.
21:21:39 INFO  : 'ps7_post_config' command is executed.
21:21:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:21:40 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:21:40 INFO  : 'configparams force-mem-access 0' command is executed.
21:21:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

21:21:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:21:41 INFO  : 'con' command is executed.
21:21:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:21:41 INFO  : Launch script is exported to file 'C:\Xilinx_projects\gyro2tester\vitis\dmaTest_system\_ide\scripts\systemdebugger_dmatest_system_standalone.tcl'
21:22:39 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
21:22:41 INFO  : Disconnected from the channel tcfchan#27.
21:22:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:22:51 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
21:22:51 INFO  : 'jtag frequency' command is executed.
21:22:51 INFO  : Context for 'APU' is selected.
21:22:51 INFO  : System reset is completed.
21:22:54 INFO  : 'after 3000' command is executed.
21:22:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
21:22:57 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
21:22:57 INFO  : Context for 'APU' is selected.
21:22:57 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
21:22:57 INFO  : 'configparams force-mem-access 1' command is executed.
21:22:57 INFO  : Context for 'APU' is selected.
21:22:57 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
21:22:59 INFO  : 'ps7_init' command is executed.
21:22:59 INFO  : 'ps7_post_config' command is executed.
21:22:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:23:00 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:23:00 INFO  : 'configparams force-mem-access 0' command is executed.
21:23:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

21:23:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:23:01 INFO  : 'con' command is executed.
21:23:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:23:01 INFO  : Launch script is exported to file 'C:\Xilinx_projects\gyro2tester\vitis\dmaTest_system\_ide\scripts\systemdebugger_dmatest_system_standalone.tcl'
21:27:12 INFO  : Disconnected from the channel tcfchan#28.
21:30:19 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
21:30:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:30:44 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
21:30:44 INFO  : 'jtag frequency' command is executed.
21:30:44 INFO  : Context for 'APU' is selected.
21:30:44 INFO  : System reset is completed.
21:30:47 INFO  : 'after 3000' command is executed.
21:30:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
21:30:50 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
21:30:50 INFO  : Context for 'APU' is selected.
21:30:50 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
21:30:50 INFO  : 'configparams force-mem-access 1' command is executed.
21:30:50 INFO  : Context for 'APU' is selected.
21:30:50 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
21:30:52 INFO  : 'ps7_init' command is executed.
21:30:52 INFO  : 'ps7_post_config' command is executed.
21:30:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:30:53 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:30:53 INFO  : 'configparams force-mem-access 0' command is executed.
21:30:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

21:30:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:30:54 INFO  : 'con' command is executed.
21:30:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:30:54 INFO  : Launch script is exported to file 'C:\Xilinx_projects\gyro2tester\vitis\dmaTest_system\_ide\scripts\systemdebugger_dmatest_system_standalone.tcl'
21:44:26 INFO  : Disconnected from the channel tcfchan#29.
21:45:42 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
21:45:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:45:50 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
21:45:50 INFO  : 'jtag frequency' command is executed.
21:45:50 INFO  : Context for 'APU' is selected.
21:45:50 INFO  : System reset is completed.
21:45:53 INFO  : 'after 3000' command is executed.
21:45:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
21:45:56 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
21:45:56 INFO  : Context for 'APU' is selected.
21:45:56 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
21:45:56 INFO  : 'configparams force-mem-access 1' command is executed.
21:45:56 INFO  : Context for 'APU' is selected.
21:45:56 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
21:45:59 INFO  : 'ps7_init' command is executed.
21:45:59 INFO  : 'ps7_post_config' command is executed.
21:45:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:46:00 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:46:00 INFO  : 'configparams force-mem-access 0' command is executed.
21:46:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

22:02:01 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
22:02:06 INFO  : Disconnected from the channel tcfchan#30.
22:03:27 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
22:03:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:03:49 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
22:03:49 INFO  : 'jtag frequency' command is executed.
22:03:50 INFO  : Context for 'APU' is selected.
22:03:50 INFO  : System reset is completed.
22:03:53 INFO  : 'after 3000' command is executed.
22:03:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
22:03:55 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
22:03:56 INFO  : Context for 'APU' is selected.
22:03:56 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
22:03:56 INFO  : 'configparams force-mem-access 1' command is executed.
22:03:56 INFO  : Context for 'APU' is selected.
22:03:56 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
22:03:58 INFO  : 'ps7_init' command is executed.
22:03:58 INFO  : 'ps7_post_config' command is executed.
22:03:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:03:59 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:03:59 INFO  : 'configparams force-mem-access 0' command is executed.
22:03:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

22:04:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:04:00 INFO  : 'con' command is executed.
22:04:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:04:00 INFO  : Launch script is exported to file 'C:\Xilinx_projects\gyro2tester\vitis\dmaTest_system\_ide\scripts\systemdebugger_dmatest_system_standalone.tcl'
22:38:23 INFO  : Disconnected from the channel tcfchan#31.
01:05:37 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Xilinx_projects\gyro2tester\vitis\temp_xsdb_launch_script.tcl
01:05:40 INFO  : XSCT server has started successfully.
01:05:40 INFO  : plnx-install-location is set to ''
01:05:40 INFO  : Successfully done setting XSCT server connection channel  
01:05:40 INFO  : Successfully done setting workspace for the tool. 
01:05:42 INFO  : Platform repository initialization has completed.
01:05:42 INFO  : Registering command handlers for Vitis TCF services
01:05:42 INFO  : Successfully done query RDI_DATADIR 
01:07:38 INFO  : Hardware specification for platform project 'design_2_wrapper' is updated.
01:11:04 ERROR : Error encountered while removing 'C:\Xilinx_projects\gyro2tester\vitis\design_2_wrapper\export\design_2_wrapper' from custom repository paths
Reason: No Platforms Found.


01:11:04 INFO  : Result from executing command 'removePlatformRepo': 
01:11:24 INFO  : Result from executing command 'getProjects': design_2_wrapper
01:11:24 INFO  : Result from executing command 'getPlatforms': 
01:11:40 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
01:11:44 INFO  : The hardware specification used by project 'dmaTest' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
01:11:44 INFO  : The file 'C:\Xilinx_projects\gyro2tester\vitis\dmaTest\_ide\bitstream\design_2_wrapper.bit' stored in project is removed.
01:11:44 INFO  : The updated bitstream files are copied from platform to folder 'C:\Xilinx_projects\gyro2tester\vitis\dmaTest\_ide\bitstream' in project 'dmaTest'.
01:11:44 INFO  : The file 'C:\Xilinx_projects\gyro2tester\vitis\dmaTest\_ide\psinit\ps7_init.tcl' stored in project is removed.
01:11:50 INFO  : The updated ps init files are copied from platform to folder 'C:\Xilinx_projects\gyro2tester\vitis\dmaTest\_ide\psinit' in project 'dmaTest'.
01:20:12 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
01:20:21 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
01:20:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:20:30 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
01:20:31 INFO  : 'jtag frequency' command is executed.
01:20:31 INFO  : Context for 'APU' is selected.
01:20:31 INFO  : System reset is completed.
01:20:34 INFO  : 'after 3000' command is executed.
01:20:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
01:20:36 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
01:20:36 INFO  : Context for 'APU' is selected.
01:20:37 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
01:20:37 INFO  : 'configparams force-mem-access 1' command is executed.
01:20:37 INFO  : Context for 'APU' is selected.
01:20:37 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
01:20:39 INFO  : 'ps7_init' command is executed.
01:20:39 INFO  : 'ps7_post_config' command is executed.
01:20:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:20:40 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:20:40 INFO  : 'configparams force-mem-access 0' command is executed.
01:20:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

14:22:31 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\css\ngc\gyro2\gyro2tester\vitis\temp_xsdb_launch_script.tcl
14:22:40 INFO  : XSCT server has started successfully.
14:22:40 INFO  : plnx-install-location is set to ''
14:22:40 INFO  : Successfully done setting XSCT server connection channel  
14:22:40 INFO  : Successfully done setting workspace for the tool. 
14:23:01 INFO  : Registering command handlers for Vitis TCF services
14:23:01 INFO  : Platform repository initialization has completed.
14:23:01 INFO  : Successfully done query RDI_DATADIR 
14:39:31 INFO  : Result from executing command 'getProjects': design_2_wrapper
14:39:31 INFO  : Result from executing command 'getPlatforms': design_2_wrapper|C:/css/ngc/gyro2/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/design_2_wrapper.xpfm
14:39:31 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
14:39:38 INFO  : The hardware specification used by project 'gyro2testerFirmware' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
14:39:38 INFO  : The file 'C:\css\ngc\gyro2\gyro2tester\vitis\gyro2testerFirmware\_ide\bitstream\design_2_wrapper.bit' stored in project is removed.
14:39:38 INFO  : The updated bitstream files are copied from platform to folder 'C:\css\ngc\gyro2\gyro2tester\vitis\gyro2testerFirmware\_ide\bitstream' in project 'gyro2testerFirmware'.
14:39:38 INFO  : The file 'C:\css\ngc\gyro2\gyro2tester\vitis\gyro2testerFirmware\_ide\psinit\ps7_init.tcl' stored in project is removed.
14:39:46 INFO  : The updated ps init files are copied from platform to folder 'C:\css\ngc\gyro2\gyro2tester\vitis\gyro2testerFirmware\_ide\psinit' in project 'gyro2testerFirmware'.
14:49:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:49:10 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
14:49:10 INFO  : 'jtag frequency' command is executed.
14:49:10 INFO  : Context for 'APU' is selected.
14:49:10 INFO  : System reset is completed.
14:49:13 INFO  : 'after 3000' command is executed.
14:49:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA3C5B-23727093-0"}' command is executed.
14:49:16 INFO  : Device configured successfully with "C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit"
14:49:16 INFO  : Context for 'APU' is selected.
14:49:16 INFO  : Hardware design and registers information is loaded from 'C:/css/ngc/gyro2/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
14:49:16 INFO  : 'configparams force-mem-access 1' command is executed.
14:49:16 INFO  : Context for 'APU' is selected.
14:49:16 INFO  : Sourcing of 'C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl' is done.
14:49:18 INFO  : 'ps7_init' command is executed.
14:49:18 INFO  : 'ps7_post_config' command is executed.
14:49:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:49:18 INFO  : The application 'C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:49:18 INFO  : 'configparams force-mem-access 0' command is executed.
14:49:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA3C5B-23727093-0"}
fpga -file C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/css/ngc/gyro2/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf
configparams force-mem-access 0
----------------End of Script----------------

14:49:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:49:19 INFO  : 'con' command is executed.
14:49:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:49:19 INFO  : Launch script is exported to file 'C:\css\ngc\gyro2\gyro2tester\vitis\gyro2testerFirmware_system\_ide\scripts\systemdebugger_gyro2testerfirmware_system_standalone.tcl'
18:06:11 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
18:07:27 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
18:07:41 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
18:13:43 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
18:14:16 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
18:17:57 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
18:30:57 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
18:41:39 INFO  : Disconnected from the channel tcfchan#3.
18:41:53 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
18:42:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:42:05 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
18:42:05 INFO  : 'jtag frequency' command is executed.
18:42:05 INFO  : Context for 'APU' is selected.
18:42:05 INFO  : System reset is completed.
18:42:08 INFO  : 'after 3000' command is executed.
18:42:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA3C5B-23727093-0"}' command is executed.
18:42:11 INFO  : Device configured successfully with "C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit"
18:42:11 INFO  : Context for 'APU' is selected.
18:42:11 INFO  : Hardware design and registers information is loaded from 'C:/css/ngc/gyro2/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
18:42:11 INFO  : 'configparams force-mem-access 1' command is executed.
18:42:11 INFO  : Context for 'APU' is selected.
18:42:11 INFO  : Sourcing of 'C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl' is done.
18:42:13 INFO  : 'ps7_init' command is executed.
18:42:13 INFO  : 'ps7_post_config' command is executed.
18:42:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:42:13 INFO  : The application 'C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:42:13 INFO  : 'configparams force-mem-access 0' command is executed.
18:42:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA3C5B-23727093-0"}
fpga -file C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/css/ngc/gyro2/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf
configparams force-mem-access 0
----------------End of Script----------------

18:42:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:42:14 INFO  : 'con' command is executed.
18:42:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:42:14 INFO  : Launch script is exported to file 'C:\css\ngc\gyro2\gyro2tester\vitis\gyro2testerFirmware_system\_ide\scripts\systemdebugger_gyro2testerfirmware_system_standalone.tcl'
18:49:27 INFO  : Disconnected from the channel tcfchan#4.
18:49:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:49:45 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
18:49:45 INFO  : 'jtag frequency' command is executed.
18:49:45 INFO  : Context for 'APU' is selected.
18:49:45 INFO  : System reset is completed.
18:49:48 INFO  : 'after 3000' command is executed.
18:49:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA3C5B-23727093-0"}' command is executed.
18:49:50 INFO  : Device configured successfully with "C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit"
18:49:50 INFO  : Context for 'APU' is selected.
18:49:51 INFO  : Hardware design and registers information is loaded from 'C:/css/ngc/gyro2/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
18:49:51 INFO  : 'configparams force-mem-access 1' command is executed.
18:49:51 INFO  : Context for 'APU' is selected.
18:49:51 INFO  : Sourcing of 'C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl' is done.
18:49:52 INFO  : 'ps7_init' command is executed.
18:49:52 INFO  : 'ps7_post_config' command is executed.
18:49:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:49:52 INFO  : The application 'C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:49:53 INFO  : 'configparams force-mem-access 0' command is executed.
18:49:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA3C5B-23727093-0"}
fpga -file C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/css/ngc/gyro2/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf
configparams force-mem-access 0
----------------End of Script----------------

18:49:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:49:53 INFO  : 'con' command is executed.
18:49:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:49:53 INFO  : Launch script is exported to file 'C:\css\ngc\gyro2\gyro2tester\vitis\gyro2testerFirmware_system\_ide\scripts\systemdebugger_gyro2testerfirmware_system_standalone.tcl'
19:19:04 INFO  : Disconnected from the channel tcfchan#5.
19:26:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:26:46 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
19:26:46 INFO  : 'jtag frequency' command is executed.
19:26:46 INFO  : Context for 'APU' is selected.
19:26:46 INFO  : System reset is completed.
19:26:49 INFO  : 'after 3000' command is executed.
19:26:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA3C5B-23727093-0"}' command is executed.
19:26:52 INFO  : Device configured successfully with "C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit"
19:26:52 INFO  : Context for 'APU' is selected.
19:26:52 INFO  : Hardware design and registers information is loaded from 'C:/css/ngc/gyro2/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
19:26:52 INFO  : 'configparams force-mem-access 1' command is executed.
19:26:52 INFO  : Context for 'APU' is selected.
19:26:52 INFO  : Sourcing of 'C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl' is done.
19:26:54 INFO  : 'ps7_init' command is executed.
19:26:54 INFO  : 'ps7_post_config' command is executed.
19:26:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:26:54 INFO  : The application 'C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:26:55 INFO  : 'configparams force-mem-access 0' command is executed.
19:26:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA3C5B-23727093-0"}
fpga -file C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/css/ngc/gyro2/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf
configparams force-mem-access 0
----------------End of Script----------------

19:26:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:26:55 INFO  : 'con' command is executed.
19:26:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:26:55 INFO  : Launch script is exported to file 'C:\css\ngc\gyro2\gyro2tester\vitis\gyro2testerFirmware_system\_ide\scripts\systemdebugger_gyro2testerfirmware_system_standalone.tcl'
19:35:56 INFO  : Disconnected from the channel tcfchan#6.
19:36:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:36:08 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
19:36:08 INFO  : 'jtag frequency' command is executed.
19:36:08 INFO  : Context for 'APU' is selected.
19:36:08 INFO  : System reset is completed.
19:36:11 INFO  : 'after 3000' command is executed.
19:36:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA3C5B-23727093-0"}' command is executed.
19:36:13 INFO  : Device configured successfully with "C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit"
19:36:13 INFO  : Context for 'APU' is selected.
19:36:14 INFO  : Hardware design and registers information is loaded from 'C:/css/ngc/gyro2/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
19:36:14 INFO  : 'configparams force-mem-access 1' command is executed.
19:36:14 INFO  : Context for 'APU' is selected.
19:36:14 INFO  : Sourcing of 'C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl' is done.
19:36:15 INFO  : 'ps7_init' command is executed.
19:36:15 INFO  : 'ps7_post_config' command is executed.
19:36:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:36:16 INFO  : The application 'C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:36:16 INFO  : 'configparams force-mem-access 0' command is executed.
19:36:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA3C5B-23727093-0"}
fpga -file C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/css/ngc/gyro2/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf
configparams force-mem-access 0
----------------End of Script----------------

19:36:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:36:16 INFO  : 'con' command is executed.
19:36:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:36:16 INFO  : Launch script is exported to file 'C:\css\ngc\gyro2\gyro2tester\vitis\gyro2testerFirmware_system\_ide\scripts\systemdebugger_gyro2testerfirmware_system_standalone.tcl'
19:42:56 INFO  : Disconnected from the channel tcfchan#8.
19:43:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:43:07 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
19:43:07 INFO  : 'jtag frequency' command is executed.
19:43:07 INFO  : Context for 'APU' is selected.
19:43:07 INFO  : System reset is completed.
19:43:10 INFO  : 'after 3000' command is executed.
19:43:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA3C5B-23727093-0"}' command is executed.
19:43:12 INFO  : Device configured successfully with "C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit"
19:43:12 INFO  : Context for 'APU' is selected.
19:43:12 INFO  : Hardware design and registers information is loaded from 'C:/css/ngc/gyro2/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
19:43:12 INFO  : 'configparams force-mem-access 1' command is executed.
19:43:13 INFO  : Context for 'APU' is selected.
19:43:13 INFO  : Sourcing of 'C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl' is done.
19:43:13 INFO  : 'ps7_init' command is executed.
19:43:13 INFO  : 'ps7_post_config' command is executed.
19:43:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:43:14 INFO  : The application 'C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:43:14 INFO  : 'configparams force-mem-access 0' command is executed.
19:43:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA3C5B-23727093-0"}
fpga -file C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/css/ngc/gyro2/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf
configparams force-mem-access 0
----------------End of Script----------------

19:43:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:43:15 INFO  : 'con' command is executed.
19:43:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:43:15 INFO  : Launch script is exported to file 'C:\css\ngc\gyro2\gyro2tester\vitis\gyro2testerFirmware_system\_ide\scripts\systemdebugger_gyro2testerfirmware_system_standalone.tcl'
19:48:57 INFO  : Disconnected from the channel tcfchan#9.
19:49:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:49:08 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
19:49:08 INFO  : 'jtag frequency' command is executed.
19:49:08 INFO  : Context for 'APU' is selected.
19:49:08 INFO  : System reset is completed.
19:49:11 INFO  : 'after 3000' command is executed.
19:49:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA3C5B-23727093-0"}' command is executed.
19:49:13 INFO  : Device configured successfully with "C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit"
19:49:13 INFO  : Context for 'APU' is selected.
19:49:14 INFO  : Hardware design and registers information is loaded from 'C:/css/ngc/gyro2/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
19:49:14 INFO  : 'configparams force-mem-access 1' command is executed.
19:49:14 INFO  : Context for 'APU' is selected.
19:49:14 INFO  : Sourcing of 'C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl' is done.
19:49:15 INFO  : 'ps7_init' command is executed.
19:49:15 INFO  : 'ps7_post_config' command is executed.
19:49:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:49:16 INFO  : The application 'C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:49:16 INFO  : 'configparams force-mem-access 0' command is executed.
19:49:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA3C5B-23727093-0"}
fpga -file C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/css/ngc/gyro2/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf
configparams force-mem-access 0
----------------End of Script----------------

19:49:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:49:16 INFO  : 'con' command is executed.
19:49:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:49:16 INFO  : Launch script is exported to file 'C:\css\ngc\gyro2\gyro2tester\vitis\gyro2testerFirmware_system\_ide\scripts\systemdebugger_gyro2testerfirmware_system_standalone.tcl'
20:17:42 INFO  : Disconnected from the channel tcfchan#10.
15:53:00 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\css\ngc\gyro2\gyro2tester\vitis\temp_xsdb_launch_script.tcl
15:53:05 INFO  : XSCT server has started successfully.
15:53:05 INFO  : plnx-install-location is set to ''
15:53:06 INFO  : Successfully done setting XSCT server connection channel  
15:53:08 INFO  : Successfully done setting workspace for the tool. 
15:53:30 INFO  : Platform repository initialization has completed.
15:53:30 INFO  : Registering command handlers for Vitis TCF services
15:53:30 INFO  : Successfully done query RDI_DATADIR 
17:07:17 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
17:07:26 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/css/ngc/gyro2/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa is already opened

17:07:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:07:35 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
17:07:35 INFO  : 'jtag frequency' command is executed.
17:07:35 INFO  : Context for 'APU' is selected.
17:07:35 INFO  : System reset is completed.
17:07:38 INFO  : 'after 3000' command is executed.
17:07:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA3C5B-23727093-0"}' command is executed.
17:07:41 INFO  : Device configured successfully with "C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
17:07:41 INFO  : Context for 'APU' is selected.
17:07:41 INFO  : Hardware design and registers information is loaded from 'C:/css/ngc/gyro2/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
17:07:41 INFO  : 'configparams force-mem-access 1' command is executed.
17:07:41 INFO  : Context for 'APU' is selected.
17:07:41 INFO  : Sourcing of 'C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
17:07:43 INFO  : 'ps7_init' command is executed.
17:07:43 INFO  : 'ps7_post_config' command is executed.
17:07:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:07:43 INFO  : The application 'C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:07:43 INFO  : 'configparams force-mem-access 0' command is executed.
17:07:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA3C5B-23727093-0"}
fpga -file C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/css/ngc/gyro2/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

17:08:08 INFO  : Disconnected from the channel tcfchan#2.
17:10:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:10:15 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
17:10:15 INFO  : 'jtag frequency' command is executed.
17:10:15 INFO  : Context for 'APU' is selected.
17:10:15 INFO  : System reset is completed.
17:10:18 INFO  : 'after 3000' command is executed.
17:10:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA3C5B-23727093-0"}' command is executed.
17:10:20 INFO  : Device configured successfully with "C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit"
17:10:21 INFO  : Context for 'APU' is selected.
17:10:25 INFO  : Hardware design and registers information is loaded from 'C:/css/ngc/gyro2/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
17:10:25 INFO  : 'configparams force-mem-access 1' command is executed.
17:10:25 INFO  : Context for 'APU' is selected.
17:10:25 INFO  : Sourcing of 'C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl' is done.
17:10:27 INFO  : 'ps7_init' command is executed.
17:10:27 INFO  : 'ps7_post_config' command is executed.
17:10:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:10:27 INFO  : The application 'C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:10:27 INFO  : 'configparams force-mem-access 0' command is executed.
17:10:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA3C5B-23727093-0"}
fpga -file C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/css/ngc/gyro2/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf
configparams force-mem-access 0
----------------End of Script----------------

17:11:47 INFO  : Disconnected from the channel tcfchan#3.
17:37:42 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
17:41:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:41:47 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
17:41:47 INFO  : 'jtag frequency' command is executed.
17:41:47 INFO  : Context for 'APU' is selected.
17:41:47 INFO  : System reset is completed.
17:41:50 INFO  : 'after 3000' command is executed.
17:41:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA3C5B-23727093-0"}' command is executed.
17:41:53 INFO  : Device configured successfully with "C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit"
17:41:53 INFO  : Context for 'APU' is selected.
17:41:53 INFO  : Hardware design and registers information is loaded from 'C:/css/ngc/gyro2/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
17:41:53 INFO  : 'configparams force-mem-access 1' command is executed.
17:41:53 INFO  : Context for 'APU' is selected.
17:41:53 INFO  : Sourcing of 'C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl' is done.
17:41:54 INFO  : 'ps7_init' command is executed.
17:41:54 INFO  : 'ps7_post_config' command is executed.
17:41:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:41:55 INFO  : The application 'C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:41:55 INFO  : 'configparams force-mem-access 0' command is executed.
17:41:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA3C5B-23727093-0"}
fpga -file C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/css/ngc/gyro2/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf
configparams force-mem-access 0
----------------End of Script----------------

17:41:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:41:55 INFO  : 'con' command is executed.
17:41:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:41:55 INFO  : Launch script is exported to file 'C:\css\ngc\gyro2\gyro2tester\vitis\gyro2testerFirmware_system\_ide\scripts\systemdebugger_gyro2testerfirmware_system_standalone.tcl'
18:32:06 INFO  : Disconnected from the channel tcfchan#4.
18:32:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:32:30 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
18:32:30 INFO  : 'jtag frequency' command is executed.
18:32:30 INFO  : Context for 'APU' is selected.
18:32:30 INFO  : System reset is completed.
18:32:33 INFO  : 'after 3000' command is executed.
18:32:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA3C5B-23727093-0"}' command is executed.
18:32:36 INFO  : Device configured successfully with "C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit"
18:32:36 INFO  : Context for 'APU' is selected.
18:32:39 INFO  : Hardware design and registers information is loaded from 'C:/css/ngc/gyro2/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
18:32:39 INFO  : 'configparams force-mem-access 1' command is executed.
18:32:39 INFO  : Context for 'APU' is selected.
18:32:39 INFO  : Sourcing of 'C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl' is done.
18:32:41 INFO  : 'ps7_init' command is executed.
18:32:41 INFO  : 'ps7_post_config' command is executed.
18:32:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:32:41 INFO  : The application 'C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:32:41 INFO  : 'configparams force-mem-access 0' command is executed.
18:32:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA3C5B-23727093-0"}
fpga -file C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/css/ngc/gyro2/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf
configparams force-mem-access 0
----------------End of Script----------------

18:32:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:32:42 INFO  : 'con' command is executed.
18:32:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:32:42 INFO  : Launch script is exported to file 'C:\css\ngc\gyro2\gyro2tester\vitis\gyro2testerFirmware_system\_ide\scripts\systemdebugger_gyro2testerfirmware_system_standalone.tcl'
18:36:54 INFO  : Disconnected from the channel tcfchan#5.
18:37:01 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
18:37:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:37:17 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
18:37:17 INFO  : 'jtag frequency' command is executed.
18:37:18 INFO  : Context for 'APU' is selected.
18:37:18 INFO  : System reset is completed.
18:37:21 INFO  : 'after 3000' command is executed.
18:37:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA3C5B-23727093-0"}' command is executed.
18:37:23 INFO  : Device configured successfully with "C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit"
18:37:23 INFO  : Context for 'APU' is selected.
18:37:23 INFO  : Hardware design and registers information is loaded from 'C:/css/ngc/gyro2/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
18:37:23 INFO  : 'configparams force-mem-access 1' command is executed.
18:37:23 INFO  : Context for 'APU' is selected.
18:37:23 INFO  : Sourcing of 'C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl' is done.
18:37:25 INFO  : 'ps7_init' command is executed.
18:37:25 INFO  : 'ps7_post_config' command is executed.
18:37:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:37:25 INFO  : The application 'C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:37:25 INFO  : 'configparams force-mem-access 0' command is executed.
18:37:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA3C5B-23727093-0"}
fpga -file C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/css/ngc/gyro2/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf
configparams force-mem-access 0
----------------End of Script----------------

18:37:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:37:25 INFO  : 'con' command is executed.
18:37:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:37:25 INFO  : Launch script is exported to file 'C:\css\ngc\gyro2\gyro2tester\vitis\gyro2testerFirmware_system\_ide\scripts\systemdebugger_gyro2testerfirmware_system_standalone.tcl'
18:39:29 INFO  : Disconnected from the channel tcfchan#6.
18:39:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:39:36 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
18:39:36 INFO  : 'jtag frequency' command is executed.
18:39:36 INFO  : Context for 'APU' is selected.
18:39:36 INFO  : System reset is completed.
18:39:39 INFO  : 'after 3000' command is executed.
18:39:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA3C5B-23727093-0"}' command is executed.
18:39:42 INFO  : Device configured successfully with "C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit"
18:39:42 INFO  : Context for 'APU' is selected.
18:39:46 INFO  : Hardware design and registers information is loaded from 'C:/css/ngc/gyro2/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
18:39:46 INFO  : 'configparams force-mem-access 1' command is executed.
18:39:46 INFO  : Context for 'APU' is selected.
18:39:46 INFO  : Sourcing of 'C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl' is done.
18:39:47 INFO  : 'ps7_init' command is executed.
18:39:47 INFO  : 'ps7_post_config' command is executed.
18:39:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:39:48 INFO  : The application 'C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:39:48 INFO  : 'configparams force-mem-access 0' command is executed.
18:39:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA3C5B-23727093-0"}
fpga -file C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/css/ngc/gyro2/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf
configparams force-mem-access 0
----------------End of Script----------------

18:39:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:39:48 INFO  : 'con' command is executed.
18:39:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:39:48 INFO  : Launch script is exported to file 'C:\css\ngc\gyro2\gyro2tester\vitis\gyro2testerFirmware_system\_ide\scripts\systemdebugger_gyro2testerfirmware_system_standalone.tcl'
18:44:54 INFO  : Disconnected from the channel tcfchan#7.
18:44:59 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
18:45:29 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
18:48:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:48:04 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
18:48:04 INFO  : 'jtag frequency' command is executed.
18:48:04 INFO  : Context for 'APU' is selected.
18:48:04 INFO  : System reset is completed.
18:48:07 INFO  : 'after 3000' command is executed.
18:48:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA3C5B-23727093-0"}' command is executed.
18:48:09 INFO  : Device configured successfully with "C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit"
18:48:09 INFO  : Context for 'APU' is selected.
18:48:10 INFO  : Hardware design and registers information is loaded from 'C:/css/ngc/gyro2/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
18:48:10 INFO  : 'configparams force-mem-access 1' command is executed.
18:48:10 INFO  : Context for 'APU' is selected.
18:48:10 INFO  : Sourcing of 'C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl' is done.
18:48:10 INFO  : 'ps7_init' command is executed.
18:48:10 INFO  : 'ps7_post_config' command is executed.
18:48:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:48:11 INFO  : The application 'C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:48:11 INFO  : 'configparams force-mem-access 0' command is executed.
18:48:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA3C5B-23727093-0"}
fpga -file C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/css/ngc/gyro2/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf
configparams force-mem-access 0
----------------End of Script----------------

18:48:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:48:11 INFO  : 'con' command is executed.
18:48:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:48:11 INFO  : Launch script is exported to file 'C:\css\ngc\gyro2\gyro2tester\vitis\gyro2testerFirmware_system\_ide\scripts\systemdebugger_gyro2testerfirmware_system_standalone.tcl'
18:58:47 INFO  : Disconnected from the channel tcfchan#8.
18:58:52 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
18:59:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:59:08 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
18:59:08 INFO  : 'jtag frequency' command is executed.
18:59:08 INFO  : Context for 'APU' is selected.
18:59:08 INFO  : System reset is completed.
18:59:11 INFO  : 'after 3000' command is executed.
18:59:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA3C5B-23727093-0"}' command is executed.
18:59:13 INFO  : Device configured successfully with "C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit"
18:59:14 INFO  : Context for 'APU' is selected.
18:59:14 INFO  : Hardware design and registers information is loaded from 'C:/css/ngc/gyro2/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
18:59:14 INFO  : 'configparams force-mem-access 1' command is executed.
18:59:14 INFO  : Context for 'APU' is selected.
18:59:14 INFO  : Sourcing of 'C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl' is done.
18:59:16 INFO  : 'ps7_init' command is executed.
18:59:16 INFO  : 'ps7_post_config' command is executed.
18:59:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:59:16 INFO  : The application 'C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:59:16 INFO  : 'configparams force-mem-access 0' command is executed.
18:59:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA3C5B-23727093-0"}
fpga -file C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/css/ngc/gyro2/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf
configparams force-mem-access 0
----------------End of Script----------------

18:59:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:59:17 INFO  : 'con' command is executed.
18:59:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:59:17 INFO  : Launch script is exported to file 'C:\css\ngc\gyro2\gyro2tester\vitis\gyro2testerFirmware_system\_ide\scripts\systemdebugger_gyro2testerfirmware_system_standalone.tcl'
19:51:19 INFO  : Disconnected from the channel tcfchan#9.
19:51:25 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
19:52:13 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
19:52:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:52:46 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
19:52:46 INFO  : 'jtag frequency' command is executed.
19:52:46 INFO  : Context for 'APU' is selected.
19:52:46 INFO  : System reset is completed.
19:52:49 INFO  : 'after 3000' command is executed.
19:52:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA3C5B-23727093-0"}' command is executed.
19:52:52 INFO  : Device configured successfully with "C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit"
19:52:52 INFO  : Context for 'APU' is selected.
19:52:52 INFO  : Hardware design and registers information is loaded from 'C:/css/ngc/gyro2/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
19:52:52 INFO  : 'configparams force-mem-access 1' command is executed.
19:52:52 INFO  : Context for 'APU' is selected.
19:52:52 INFO  : Sourcing of 'C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl' is done.
19:52:53 INFO  : 'ps7_init' command is executed.
19:52:53 INFO  : 'ps7_post_config' command is executed.
19:52:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:52:54 INFO  : The application 'C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:52:54 INFO  : 'configparams force-mem-access 0' command is executed.
19:52:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA3C5B-23727093-0"}
fpga -file C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/css/ngc/gyro2/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf
configparams force-mem-access 0
----------------End of Script----------------

19:52:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:52:54 INFO  : 'con' command is executed.
19:52:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:52:54 INFO  : Launch script is exported to file 'C:\css\ngc\gyro2\gyro2tester\vitis\gyro2testerFirmware_system\_ide\scripts\systemdebugger_gyro2testerfirmware_system_standalone.tcl'
19:53:04 INFO  : Disconnected from the channel tcfchan#10.
19:53:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:53:20 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
19:53:20 INFO  : 'jtag frequency' command is executed.
19:53:20 INFO  : Context for 'APU' is selected.
19:53:20 INFO  : System reset is completed.
19:53:23 INFO  : 'after 3000' command is executed.
19:53:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA3C5B-23727093-0"}' command is executed.
19:53:25 INFO  : Device configured successfully with "C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit"
19:53:25 INFO  : Context for 'APU' is selected.
19:53:29 INFO  : Hardware design and registers information is loaded from 'C:/css/ngc/gyro2/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
19:53:29 INFO  : 'configparams force-mem-access 1' command is executed.
19:53:29 INFO  : Context for 'APU' is selected.
19:53:29 INFO  : Sourcing of 'C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl' is done.
19:53:30 INFO  : 'ps7_init' command is executed.
19:53:30 INFO  : 'ps7_post_config' command is executed.
19:53:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:53:30 INFO  : The application 'C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:53:31 INFO  : 'configparams force-mem-access 0' command is executed.
19:53:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA3C5B-23727093-0"}
fpga -file C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/css/ngc/gyro2/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf
configparams force-mem-access 0
----------------End of Script----------------

19:53:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:53:31 INFO  : 'con' command is executed.
19:53:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:53:31 INFO  : Launch script is exported to file 'C:\css\ngc\gyro2\gyro2tester\vitis\gyro2testerFirmware_system\_ide\scripts\debugger_gyro2testerfirmware-default.tcl'
22:15:09 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
22:15:21 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
22:36:12 INFO  : Disconnected from the channel tcfchan#11.
22:38:45 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
22:38:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:38:59 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
22:38:59 INFO  : 'jtag frequency' command is executed.
22:38:59 INFO  : Context for 'APU' is selected.
22:38:59 INFO  : System reset is completed.
22:39:02 INFO  : 'after 3000' command is executed.
22:39:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA3C5B-23727093-0"}' command is executed.
22:39:04 INFO  : Device configured successfully with "C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit"
22:39:04 INFO  : Context for 'APU' is selected.
22:39:05 INFO  : Hardware design and registers information is loaded from 'C:/css/ngc/gyro2/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
22:39:05 INFO  : 'configparams force-mem-access 1' command is executed.
22:39:05 INFO  : Context for 'APU' is selected.
22:39:05 INFO  : Sourcing of 'C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl' is done.
22:39:06 INFO  : 'ps7_init' command is executed.
22:39:06 INFO  : 'ps7_post_config' command is executed.
22:39:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:39:06 INFO  : The application 'C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:39:06 INFO  : 'configparams force-mem-access 0' command is executed.
22:39:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA3C5B-23727093-0"}
fpga -file C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/css/ngc/gyro2/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf
configparams force-mem-access 0
----------------End of Script----------------

22:39:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:39:07 INFO  : 'con' command is executed.
22:39:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:39:07 INFO  : Launch script is exported to file 'C:\css\ngc\gyro2\gyro2tester\vitis\gyro2testerFirmware_system\_ide\scripts\debugger_gyro2testerfirmware-default.tcl'
00:38:25 INFO  : Disconnected from the channel tcfchan#12.
23:34:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:34:17 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
23:34:17 INFO  : 'jtag frequency' command is executed.
23:34:17 INFO  : Context for 'APU' is selected.
23:34:17 INFO  : System reset is completed.
23:34:20 INFO  : 'after 3000' command is executed.
23:34:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA3C5B-23727093-0"}' command is executed.
23:34:23 INFO  : Device configured successfully with "C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit"
23:34:23 INFO  : Context for 'APU' is selected.
23:34:27 INFO  : Hardware design and registers information is loaded from 'C:/css/ngc/gyro2/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
23:34:27 INFO  : 'configparams force-mem-access 1' command is executed.
23:34:27 INFO  : Context for 'APU' is selected.
23:34:27 INFO  : Sourcing of 'C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl' is done.
23:34:27 INFO  : 'ps7_init' command is executed.
23:34:27 INFO  : 'ps7_post_config' command is executed.
23:34:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:34:28 INFO  : The application 'C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:34:28 INFO  : 'configparams force-mem-access 0' command is executed.
23:34:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA3C5B-23727093-0"}
fpga -file C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/css/ngc/gyro2/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf
configparams force-mem-access 0
----------------End of Script----------------

23:34:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:34:29 INFO  : 'con' command is executed.
23:34:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:34:29 INFO  : Launch script is exported to file 'C:\css\ngc\gyro2\gyro2tester\vitis\gyro2testerFirmware_system\_ide\scripts\systemdebugger_gyro2testerfirmware_system_standalone.tcl'
16:33:42 INFO  : Disconnected from the channel tcfchan#13.
16:33:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:33:44 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
16:33:45 INFO  : 'jtag frequency' command is executed.
16:33:45 INFO  : Context for 'APU' is selected.
16:33:45 INFO  : System reset is completed.
16:33:48 INFO  : 'after 3000' command is executed.
16:33:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA3C5B-23727093-0"}' command is executed.
16:33:50 INFO  : Device configured successfully with "C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit"
16:33:51 INFO  : Context for 'APU' is selected.
16:34:02 INFO  : Hardware design and registers information is loaded from 'C:/css/ngc/gyro2/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
16:34:02 INFO  : 'configparams force-mem-access 1' command is executed.
16:34:02 INFO  : Context for 'APU' is selected.
16:34:02 INFO  : Sourcing of 'C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl' is done.
16:34:04 INFO  : 'ps7_init' command is executed.
16:34:04 INFO  : 'ps7_post_config' command is executed.
16:34:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:34:05 INFO  : The application 'C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:34:05 INFO  : 'configparams force-mem-access 0' command is executed.
16:34:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA3C5B-23727093-0"}
fpga -file C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/css/ngc/gyro2/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf
configparams force-mem-access 0
----------------End of Script----------------

16:34:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:34:05 INFO  : 'con' command is executed.
16:34:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:34:05 INFO  : Launch script is exported to file 'C:\css\ngc\gyro2\gyro2tester\vitis\gyro2testerFirmware_system\_ide\scripts\systemdebugger_gyro2testerfirmware_system_standalone.tcl'
20:28:11 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
20:33:29 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
20:34:00 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
20:44:18 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
20:44:37 INFO  : Disconnected from the channel tcfchan#14.
20:44:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:44:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

20:44:55 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
20:45:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:45:11 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
20:45:11 INFO  : 'jtag frequency' command is executed.
20:45:11 INFO  : Context for 'APU' is selected.
20:45:11 INFO  : System reset is completed.
20:45:14 INFO  : 'after 3000' command is executed.
20:45:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA3C5B-23727093-0"}' command is executed.
20:45:17 INFO  : Device configured successfully with "C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit"
20:45:17 INFO  : Context for 'APU' is selected.
20:45:22 INFO  : Hardware design and registers information is loaded from 'C:/css/ngc/gyro2/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
20:45:22 INFO  : 'configparams force-mem-access 1' command is executed.
20:45:22 INFO  : Context for 'APU' is selected.
20:45:22 INFO  : Sourcing of 'C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl' is done.
20:45:23 INFO  : 'ps7_init' command is executed.
20:45:23 INFO  : 'ps7_post_config' command is executed.
20:45:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:45:23 INFO  : The application 'C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:45:24 INFO  : 'configparams force-mem-access 0' command is executed.
20:45:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA3C5B-23727093-0"}
fpga -file C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/css/ngc/gyro2/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf
configparams force-mem-access 0
----------------End of Script----------------

20:45:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:45:24 INFO  : 'con' command is executed.
20:45:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:45:24 INFO  : Launch script is exported to file 'C:\css\ngc\gyro2\gyro2tester\vitis\gyro2testerFirmware_system\_ide\scripts\systemdebugger_gyro2testerfirmware_system_standalone.tcl'
20:48:40 INFO  : Disconnected from the channel tcfchan#15.
21:09:06 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
21:09:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:09:28 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
21:09:28 INFO  : 'jtag frequency' command is executed.
21:09:28 INFO  : Context for 'APU' is selected.
21:09:28 INFO  : System reset is completed.
21:09:31 INFO  : 'after 3000' command is executed.
21:09:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA3C5B-23727093-0"}' command is executed.
21:09:34 INFO  : Device configured successfully with "C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit"
21:09:34 INFO  : Context for 'APU' is selected.
21:09:34 INFO  : Hardware design and registers information is loaded from 'C:/css/ngc/gyro2/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
21:09:34 INFO  : 'configparams force-mem-access 1' command is executed.
21:09:34 INFO  : Context for 'APU' is selected.
21:09:34 INFO  : Sourcing of 'C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl' is done.
21:09:35 INFO  : 'ps7_init' command is executed.
21:09:35 INFO  : 'ps7_post_config' command is executed.
21:09:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:09:36 INFO  : The application 'C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:09:37 INFO  : 'configparams force-mem-access 0' command is executed.
21:09:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA3C5B-23727093-0"}
fpga -file C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/css/ngc/gyro2/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf
configparams force-mem-access 0
----------------End of Script----------------

21:09:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:09:37 INFO  : 'con' command is executed.
21:09:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:09:37 INFO  : Launch script is exported to file 'C:\css\ngc\gyro2\gyro2tester\vitis\gyro2testerFirmware_system\_ide\scripts\systemdebugger_gyro2testerfirmware_system_standalone.tcl'
21:10:04 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
21:10:05 INFO  : Disconnected from the channel tcfchan#16.
21:10:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:10:26 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
21:10:26 INFO  : 'jtag frequency' command is executed.
21:10:26 INFO  : Context for 'APU' is selected.
21:10:26 INFO  : System reset is completed.
21:10:29 INFO  : 'after 3000' command is executed.
21:10:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA3C5B-23727093-0"}' command is executed.
21:10:32 INFO  : Device configured successfully with "C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit"
21:10:32 INFO  : Context for 'APU' is selected.
21:10:36 INFO  : Hardware design and registers information is loaded from 'C:/css/ngc/gyro2/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
21:10:36 INFO  : 'configparams force-mem-access 1' command is executed.
21:10:36 INFO  : Context for 'APU' is selected.
21:10:36 INFO  : Sourcing of 'C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl' is done.
21:10:37 INFO  : 'ps7_init' command is executed.
21:10:37 INFO  : 'ps7_post_config' command is executed.
21:10:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:10:38 INFO  : The application 'C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:10:38 INFO  : 'configparams force-mem-access 0' command is executed.
21:10:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA3C5B-23727093-0"}
fpga -file C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/css/ngc/gyro2/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf
configparams force-mem-access 0
----------------End of Script----------------

21:10:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:10:38 INFO  : 'con' command is executed.
21:10:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:10:38 INFO  : Launch script is exported to file 'C:\css\ngc\gyro2\gyro2tester\vitis\gyro2testerFirmware_system\_ide\scripts\systemdebugger_gyro2testerfirmware_system_standalone.tcl'
21:13:47 INFO  : Disconnected from the channel tcfchan#17.
21:13:53 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
21:14:32 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
21:14:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:14:53 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
21:14:53 INFO  : 'jtag frequency' command is executed.
21:14:53 INFO  : Context for 'APU' is selected.
21:14:53 INFO  : System reset is completed.
21:14:56 INFO  : 'after 3000' command is executed.
21:14:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA3C5B-23727093-0"}' command is executed.
21:14:59 INFO  : Device configured successfully with "C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit"
21:14:59 INFO  : Context for 'APU' is selected.
21:14:59 INFO  : Hardware design and registers information is loaded from 'C:/css/ngc/gyro2/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
21:14:59 INFO  : 'configparams force-mem-access 1' command is executed.
21:14:59 INFO  : Context for 'APU' is selected.
21:14:59 INFO  : Sourcing of 'C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl' is done.
21:15:01 INFO  : 'ps7_init' command is executed.
21:15:01 INFO  : 'ps7_post_config' command is executed.
21:15:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:15:01 INFO  : The application 'C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:15:01 INFO  : 'configparams force-mem-access 0' command is executed.
21:15:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA3C5B-23727093-0"}
fpga -file C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/css/ngc/gyro2/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf
configparams force-mem-access 0
----------------End of Script----------------

21:15:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:15:02 INFO  : 'con' command is executed.
21:15:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:15:02 INFO  : Launch script is exported to file 'C:\css\ngc\gyro2\gyro2tester\vitis\gyro2testerFirmware_system\_ide\scripts\systemdebugger_gyro2testerfirmware_system_standalone.tcl'
21:16:48 INFO  : Disconnected from the channel tcfchan#18.
21:16:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:17:00 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
21:17:00 INFO  : 'jtag frequency' command is executed.
21:17:00 INFO  : Context for 'APU' is selected.
21:17:00 INFO  : System reset is completed.
21:17:03 INFO  : 'after 3000' command is executed.
21:17:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA3C5B-23727093-0"}' command is executed.
21:17:05 INFO  : Device configured successfully with "C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit"
21:17:06 INFO  : Context for 'APU' is selected.
21:17:10 INFO  : Hardware design and registers information is loaded from 'C:/css/ngc/gyro2/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
21:17:10 INFO  : 'configparams force-mem-access 1' command is executed.
21:17:10 INFO  : Context for 'APU' is selected.
21:17:10 INFO  : Sourcing of 'C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl' is done.
21:17:12 INFO  : 'ps7_init' command is executed.
21:17:12 INFO  : 'ps7_post_config' command is executed.
21:17:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:17:12 INFO  : The application 'C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:17:12 INFO  : 'configparams force-mem-access 0' command is executed.
21:17:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA3C5B-23727093-0"}
fpga -file C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/css/ngc/gyro2/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf
configparams force-mem-access 0
----------------End of Script----------------

21:17:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:17:13 INFO  : 'con' command is executed.
21:17:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:17:13 INFO  : Launch script is exported to file 'C:\css\ngc\gyro2\gyro2tester\vitis\gyro2testerFirmware_system\_ide\scripts\systemdebugger_gyro2testerfirmware_system_standalone.tcl'
21:22:41 INFO  : Disconnected from the channel tcfchan#19.
21:23:36 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
21:56:45 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
21:56:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:56:55 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
21:56:55 INFO  : 'jtag frequency' command is executed.
21:56:55 INFO  : Context for 'APU' is selected.
21:56:55 INFO  : System reset is completed.
21:56:58 INFO  : 'after 3000' command is executed.
21:56:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA3C5B-23727093-0"}' command is executed.
21:57:01 INFO  : Device configured successfully with "C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit"
21:57:01 INFO  : Context for 'APU' is selected.
21:57:01 INFO  : Hardware design and registers information is loaded from 'C:/css/ngc/gyro2/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
21:57:01 INFO  : 'configparams force-mem-access 1' command is executed.
21:57:01 INFO  : Context for 'APU' is selected.
21:57:01 INFO  : Sourcing of 'C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl' is done.
21:57:03 INFO  : 'ps7_init' command is executed.
21:57:03 INFO  : 'ps7_post_config' command is executed.
21:57:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:57:04 INFO  : The application 'C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:57:04 INFO  : 'configparams force-mem-access 0' command is executed.
21:57:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA3C5B-23727093-0"}
fpga -file C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/css/ngc/gyro2/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/css/ngc/gyro2/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf
configparams force-mem-access 0
----------------End of Script----------------

21:57:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:57:04 INFO  : 'con' command is executed.
21:57:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:57:04 INFO  : Launch script is exported to file 'C:\css\ngc\gyro2\gyro2tester\vitis\gyro2testerFirmware_system\_ide\scripts\systemdebugger_gyro2testerfirmware_system_standalone.tcl'
22:25:21 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
23:34:42 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
23:35:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:35:08 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
23:35:08 INFO  : 'jtag frequency' command is executed.
23:35:08 INFO  : Context for 'APU' is selected.
23:35:08 INFO  : System reset is completed.
23:35:11 INFO  : 'after 3000' command is executed.
23:35:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA3C5B-23727093-0"}' command is executed.
23:35:14 INFO  : Device configured successfully with "C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
23:35:14 INFO  : Context for 'APU' is selected.
23:35:14 INFO  : Hardware design and registers information is loaded from 'C:/css/ngc/gyro2/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
23:35:14 INFO  : 'configparams force-mem-access 1' command is executed.
23:35:14 INFO  : Context for 'APU' is selected.
23:35:14 INFO  : Sourcing of 'C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
23:35:16 INFO  : 'ps7_init' command is executed.
23:35:16 INFO  : Disconnected from the channel tcfchan#20.
23:35:16 ERROR : Invalid target. Use "connect" command to connect to hw_server/TCF agent
23:35:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA3C5B-23727093-0"}
fpga -file C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/css/ngc/gyro2/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
----------------End of Script----------------

23:35:16 ERROR : Invalid target. Use "connect" command to connect to hw_server/TCF agent
23:35:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:35:26 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
23:35:26 INFO  : 'jtag frequency' command is executed.
23:35:26 INFO  : Context for 'APU' is selected.
23:35:26 INFO  : System reset is completed.
23:35:29 INFO  : 'after 3000' command is executed.
23:35:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA3C5B-23727093-0"}' command is executed.
23:35:32 INFO  : Device configured successfully with "C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
23:35:32 INFO  : Context for 'APU' is selected.
23:35:36 INFO  : Hardware design and registers information is loaded from 'C:/css/ngc/gyro2/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
23:35:36 INFO  : 'configparams force-mem-access 1' command is executed.
23:35:36 INFO  : Context for 'APU' is selected.
23:35:36 INFO  : Sourcing of 'C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
23:35:37 INFO  : 'ps7_init' command is executed.
23:35:37 INFO  : 'ps7_post_config' command is executed.
23:35:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:35:38 INFO  : The application 'C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:35:38 INFO  : 'configparams force-mem-access 0' command is executed.
23:35:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA3C5B-23727093-0"}
fpga -file C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/css/ngc/gyro2/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

23:35:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:35:38 INFO  : 'con' command is executed.
23:35:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:35:38 INFO  : Launch script is exported to file 'C:\css\ngc\gyro2\gyro2tester\vitis\dmaTest_system\_ide\scripts\systemdebugger_dmatest_system_standalone.tcl'
23:38:50 INFO  : Disconnected from the channel tcfchan#21.
23:40:39 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
23:40:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:40:56 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
23:40:56 INFO  : 'jtag frequency' command is executed.
23:40:56 INFO  : Context for 'APU' is selected.
23:40:56 INFO  : System reset is completed.
23:40:59 INFO  : 'after 3000' command is executed.
23:41:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA3C5B-23727093-0"}' command is executed.
23:41:02 INFO  : Device configured successfully with "C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
23:41:02 INFO  : Context for 'APU' is selected.
23:41:02 INFO  : Hardware design and registers information is loaded from 'C:/css/ngc/gyro2/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
23:41:02 INFO  : 'configparams force-mem-access 1' command is executed.
23:41:02 INFO  : Context for 'APU' is selected.
23:41:02 INFO  : Sourcing of 'C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
23:41:03 INFO  : 'ps7_init' command is executed.
23:41:04 INFO  : 'ps7_post_config' command is executed.
23:41:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:41:04 INFO  : The application 'C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:41:04 INFO  : 'configparams force-mem-access 0' command is executed.
23:41:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA3C5B-23727093-0"}
fpga -file C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/css/ngc/gyro2/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

23:41:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:41:05 INFO  : 'con' command is executed.
23:41:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:41:05 INFO  : Launch script is exported to file 'C:\css\ngc\gyro2\gyro2tester\vitis\dmaTest_system\_ide\scripts\systemdebugger_dmatest_system_standalone.tcl'
23:45:47 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
23:45:51 INFO  : Disconnected from the channel tcfchan#22.
23:48:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:48:24 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
23:48:24 INFO  : 'jtag frequency' command is executed.
23:48:24 INFO  : Context for 'APU' is selected.
23:48:24 INFO  : System reset is completed.
23:48:27 INFO  : 'after 3000' command is executed.
23:48:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA3C5B-23727093-0"}' command is executed.
23:48:29 INFO  : Device configured successfully with "C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
23:48:29 INFO  : Context for 'APU' is selected.
23:48:34 INFO  : Hardware design and registers information is loaded from 'C:/css/ngc/gyro2/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
23:48:34 INFO  : 'configparams force-mem-access 1' command is executed.
23:48:34 INFO  : Context for 'APU' is selected.
23:48:34 INFO  : Sourcing of 'C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
23:48:35 INFO  : 'ps7_init' command is executed.
23:48:35 INFO  : 'ps7_post_config' command is executed.
23:48:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:48:35 INFO  : The application 'C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:48:36 INFO  : 'configparams force-mem-access 0' command is executed.
23:48:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA3C5B-23727093-0"}
fpga -file C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/css/ngc/gyro2/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

23:48:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:48:36 INFO  : 'con' command is executed.
23:48:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:48:36 INFO  : Launch script is exported to file 'C:\css\ngc\gyro2\gyro2tester\vitis\dmaTest_system\_ide\scripts\systemdebugger_dmatest_system_standalone.tcl'
23:52:21 INFO  : Disconnected from the channel tcfchan#23.
23:52:29 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
23:52:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:52:44 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
23:52:44 INFO  : 'jtag frequency' command is executed.
23:52:44 INFO  : Context for 'APU' is selected.
23:52:44 INFO  : System reset is completed.
23:52:47 INFO  : 'after 3000' command is executed.
23:52:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA3C5B-23727093-0"}' command is executed.
23:52:50 INFO  : Device configured successfully with "C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
23:52:50 INFO  : Context for 'APU' is selected.
23:52:50 INFO  : Hardware design and registers information is loaded from 'C:/css/ngc/gyro2/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
23:52:50 INFO  : 'configparams force-mem-access 1' command is executed.
23:52:50 INFO  : Context for 'APU' is selected.
23:52:50 INFO  : Sourcing of 'C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
23:52:51 INFO  : 'ps7_init' command is executed.
23:52:51 INFO  : 'ps7_post_config' command is executed.
23:52:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:52:52 INFO  : The application 'C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:52:52 INFO  : 'configparams force-mem-access 0' command is executed.
23:52:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA3C5B-23727093-0"}
fpga -file C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/css/ngc/gyro2/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

23:52:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:52:52 INFO  : 'con' command is executed.
23:52:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:52:52 INFO  : Launch script is exported to file 'C:\css\ngc\gyro2\gyro2tester\vitis\dmaTest_system\_ide\scripts\systemdebugger_dmatest_system_standalone.tcl'
23:53:36 INFO  : Disconnected from the channel tcfchan#24.
23:53:44 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
23:54:43 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
23:56:08 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
23:56:40 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
23:56:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:56:51 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
23:56:51 INFO  : 'jtag frequency' command is executed.
23:56:52 INFO  : Context for 'APU' is selected.
23:56:52 INFO  : System reset is completed.
23:56:55 INFO  : 'after 3000' command is executed.
23:56:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA3C5B-23727093-0"}' command is executed.
23:56:57 INFO  : Device configured successfully with "C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
23:56:57 INFO  : Context for 'APU' is selected.
23:56:58 INFO  : Hardware design and registers information is loaded from 'C:/css/ngc/gyro2/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
23:56:58 INFO  : 'configparams force-mem-access 1' command is executed.
23:56:58 INFO  : Context for 'APU' is selected.
23:56:58 INFO  : Sourcing of 'C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
23:57:00 INFO  : 'ps7_init' command is executed.
23:57:00 INFO  : 'ps7_post_config' command is executed.
23:57:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:57:00 INFO  : The application 'C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:57:00 INFO  : 'configparams force-mem-access 0' command is executed.
23:57:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA3C5B-23727093-0"}
fpga -file C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/css/ngc/gyro2/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

23:57:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:57:01 INFO  : 'con' command is executed.
23:57:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:57:01 INFO  : Launch script is exported to file 'C:\css\ngc\gyro2\gyro2tester\vitis\dmaTest_system\_ide\scripts\systemdebugger_dmatest_system_standalone.tcl'
23:58:38 INFO  : Disconnected from the channel tcfchan#25.
23:58:40 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
23:59:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:59:17 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
23:59:17 INFO  : 'jtag frequency' command is executed.
23:59:17 INFO  : Context for 'APU' is selected.
23:59:17 INFO  : System reset is completed.
23:59:20 INFO  : 'after 3000' command is executed.
23:59:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA3C5B-23727093-0"}' command is executed.
23:59:23 INFO  : Device configured successfully with "C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
23:59:23 INFO  : Context for 'APU' is selected.
23:59:23 INFO  : Hardware design and registers information is loaded from 'C:/css/ngc/gyro2/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
23:59:23 INFO  : 'configparams force-mem-access 1' command is executed.
23:59:23 INFO  : Context for 'APU' is selected.
23:59:23 INFO  : Sourcing of 'C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
23:59:25 INFO  : 'ps7_init' command is executed.
23:59:25 INFO  : 'ps7_post_config' command is executed.
23:59:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:59:25 INFO  : The application 'C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:59:25 INFO  : 'configparams force-mem-access 0' command is executed.
23:59:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA3C5B-23727093-0"}
fpga -file C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/css/ngc/gyro2/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

23:59:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:59:26 INFO  : 'con' command is executed.
23:59:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:59:26 INFO  : Launch script is exported to file 'C:\css\ngc\gyro2\gyro2tester\vitis\dmaTest_system\_ide\scripts\systemdebugger_dmatest_system_standalone.tcl'
00:00:59 INFO  : Disconnected from the channel tcfchan#26.
00:01:00 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
00:03:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:03:08 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
00:03:08 INFO  : 'jtag frequency' command is executed.
00:03:08 INFO  : Context for 'APU' is selected.
00:03:08 INFO  : System reset is completed.
00:03:11 INFO  : 'after 3000' command is executed.
00:03:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA3C5B-23727093-0"}' command is executed.
00:03:13 INFO  : Device configured successfully with "C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
00:03:13 INFO  : Context for 'APU' is selected.
00:03:14 INFO  : Hardware design and registers information is loaded from 'C:/css/ngc/gyro2/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
00:03:14 INFO  : 'configparams force-mem-access 1' command is executed.
00:03:14 INFO  : Context for 'APU' is selected.
00:03:14 INFO  : Sourcing of 'C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
00:03:15 INFO  : 'ps7_init' command is executed.
00:03:15 INFO  : 'ps7_post_config' command is executed.
00:03:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:03:15 INFO  : The application 'C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:03:16 INFO  : 'configparams force-mem-access 0' command is executed.
00:03:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA3C5B-23727093-0"}
fpga -file C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/css/ngc/gyro2/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

00:03:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:03:16 INFO  : 'con' command is executed.
00:03:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:03:16 INFO  : Launch script is exported to file 'C:\css\ngc\gyro2\gyro2tester\vitis\dmaTest_system\_ide\scripts\systemdebugger_dmatest_system_standalone.tcl'
00:31:26 INFO  : Disconnected from the channel tcfchan#27.
00:31:39 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
00:31:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:31:54 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
00:31:54 INFO  : 'jtag frequency' command is executed.
00:31:54 INFO  : Context for 'APU' is selected.
00:31:54 INFO  : System reset is completed.
00:31:57 INFO  : 'after 3000' command is executed.
00:31:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA3C5B-23727093-0"}' command is executed.
00:31:59 INFO  : Device configured successfully with "C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
00:32:00 INFO  : Context for 'APU' is selected.
00:32:00 INFO  : Hardware design and registers information is loaded from 'C:/css/ngc/gyro2/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
00:32:00 INFO  : 'configparams force-mem-access 1' command is executed.
00:32:00 INFO  : Context for 'APU' is selected.
00:32:00 INFO  : Sourcing of 'C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
00:32:01 INFO  : 'ps7_init' command is executed.
00:32:01 INFO  : 'ps7_post_config' command is executed.
00:32:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:32:01 INFO  : The application 'C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:32:02 INFO  : 'configparams force-mem-access 0' command is executed.
00:32:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA3C5B-23727093-0"}
fpga -file C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/css/ngc/gyro2/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

00:32:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:32:02 INFO  : 'con' command is executed.
00:32:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:32:02 INFO  : Launch script is exported to file 'C:\css\ngc\gyro2\gyro2tester\vitis\dmaTest_system\_ide\scripts\systemdebugger_dmatest_system_standalone.tcl'
00:47:19 INFO  : Disconnected from the channel tcfchan#28.
00:48:16 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
00:48:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:48:32 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
00:48:32 INFO  : 'jtag frequency' command is executed.
00:48:32 INFO  : Context for 'APU' is selected.
00:48:32 INFO  : System reset is completed.
00:48:35 INFO  : 'after 3000' command is executed.
00:48:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA3C5B-23727093-0"}' command is executed.
00:48:37 INFO  : Device configured successfully with "C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
00:48:37 INFO  : Context for 'APU' is selected.
00:48:38 INFO  : Hardware design and registers information is loaded from 'C:/css/ngc/gyro2/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
00:48:38 INFO  : 'configparams force-mem-access 1' command is executed.
00:48:38 INFO  : Context for 'APU' is selected.
00:48:38 INFO  : Sourcing of 'C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
00:48:39 INFO  : 'ps7_init' command is executed.
00:48:39 INFO  : 'ps7_post_config' command is executed.
00:48:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:48:39 INFO  : The application 'C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:48:39 INFO  : 'configparams force-mem-access 0' command is executed.
00:48:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA3C5B-23727093-0"}
fpga -file C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/css/ngc/gyro2/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

00:48:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:48:40 INFO  : 'con' command is executed.
00:48:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:48:40 INFO  : Launch script is exported to file 'C:\css\ngc\gyro2\gyro2tester\vitis\dmaTest_system\_ide\scripts\systemdebugger_dmatest_system_standalone.tcl'
01:07:17 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
01:07:19 INFO  : Disconnected from the channel tcfchan#29.
01:07:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:07:46 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
01:07:46 INFO  : 'jtag frequency' command is executed.
01:07:46 INFO  : Context for 'APU' is selected.
01:07:46 INFO  : System reset is completed.
01:07:49 INFO  : 'after 3000' command is executed.
01:07:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA3C5B-23727093-0"}' command is executed.
01:07:52 INFO  : Device configured successfully with "C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
01:07:52 INFO  : Context for 'APU' is selected.
01:07:57 INFO  : Hardware design and registers information is loaded from 'C:/css/ngc/gyro2/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
01:07:57 INFO  : 'configparams force-mem-access 1' command is executed.
01:07:57 INFO  : Context for 'APU' is selected.
01:07:57 INFO  : Sourcing of 'C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
01:07:58 INFO  : 'ps7_init' command is executed.
01:07:58 INFO  : 'ps7_post_config' command is executed.
01:07:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:07:58 INFO  : The application 'C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:07:59 INFO  : 'configparams force-mem-access 0' command is executed.
01:07:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA3C5B-23727093-0"}
fpga -file C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/css/ngc/gyro2/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

01:07:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:07:59 INFO  : 'con' command is executed.
01:07:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:07:59 INFO  : Launch script is exported to file 'C:\css\ngc\gyro2\gyro2tester\vitis\dmaTest_system\_ide\scripts\systemdebugger_dmatest_system_standalone.tcl'
01:31:55 INFO  : Disconnected from the channel tcfchan#30.
01:31:58 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
01:32:35 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
01:33:09 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
01:33:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:33:20 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
01:33:20 INFO  : 'jtag frequency' command is executed.
01:33:20 INFO  : Context for 'APU' is selected.
01:33:20 INFO  : System reset is completed.
01:33:23 INFO  : 'after 3000' command is executed.
01:33:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA3C5B-23727093-0"}' command is executed.
01:33:25 INFO  : Device configured successfully with "C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
01:33:26 INFO  : Context for 'APU' is selected.
01:33:26 INFO  : Hardware design and registers information is loaded from 'C:/css/ngc/gyro2/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
01:33:26 INFO  : 'configparams force-mem-access 1' command is executed.
01:33:26 INFO  : Context for 'APU' is selected.
01:33:26 INFO  : Sourcing of 'C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
01:33:27 INFO  : 'ps7_init' command is executed.
01:33:27 INFO  : 'ps7_post_config' command is executed.
01:33:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:33:28 INFO  : The application 'C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:33:28 INFO  : 'configparams force-mem-access 0' command is executed.
01:33:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA3C5B-23727093-0"}
fpga -file C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/css/ngc/gyro2/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

01:33:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:33:28 INFO  : 'con' command is executed.
01:33:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:33:28 INFO  : Launch script is exported to file 'C:\css\ngc\gyro2\gyro2tester\vitis\dmaTest_system\_ide\scripts\systemdebugger_dmatest_system_standalone.tcl'
01:35:41 INFO  : Disconnected from the channel tcfchan#31.
01:35:44 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
01:36:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:36:35 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
01:36:35 INFO  : 'jtag frequency' command is executed.
01:36:35 INFO  : Context for 'APU' is selected.
01:36:36 INFO  : System reset is completed.
01:36:39 INFO  : 'after 3000' command is executed.
01:36:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA3C5B-23727093-0"}' command is executed.
01:36:41 INFO  : Device configured successfully with "C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
01:36:41 INFO  : Context for 'APU' is selected.
01:36:42 INFO  : Hardware design and registers information is loaded from 'C:/css/ngc/gyro2/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
01:36:42 INFO  : 'configparams force-mem-access 1' command is executed.
01:36:42 INFO  : Context for 'APU' is selected.
01:36:42 INFO  : Sourcing of 'C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
01:36:44 INFO  : 'ps7_init' command is executed.
01:36:44 INFO  : 'ps7_post_config' command is executed.
01:36:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:36:44 INFO  : The application 'C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:36:44 INFO  : 'configparams force-mem-access 0' command is executed.
01:36:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA3C5B-23727093-0"}
fpga -file C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/css/ngc/gyro2/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

01:36:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:36:45 INFO  : 'con' command is executed.
01:36:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:36:45 INFO  : Launch script is exported to file 'C:\css\ngc\gyro2\gyro2tester\vitis\dmaTest_system\_ide\scripts\systemdebugger_dmatest_system_standalone.tcl'
01:37:42 INFO  : Disconnected from the channel tcfchan#32.
01:37:48 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
01:38:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:38:12 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
01:38:12 INFO  : 'jtag frequency' command is executed.
01:38:12 INFO  : Context for 'APU' is selected.
01:38:12 INFO  : System reset is completed.
01:38:15 INFO  : 'after 3000' command is executed.
01:38:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA3C5B-23727093-0"}' command is executed.
01:38:18 INFO  : Device configured successfully with "C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
01:38:18 INFO  : Context for 'APU' is selected.
01:38:18 INFO  : Hardware design and registers information is loaded from 'C:/css/ngc/gyro2/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
01:38:18 INFO  : 'configparams force-mem-access 1' command is executed.
01:38:18 INFO  : Context for 'APU' is selected.
01:38:18 INFO  : Sourcing of 'C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
01:38:20 INFO  : 'ps7_init' command is executed.
01:38:20 INFO  : 'ps7_post_config' command is executed.
01:38:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:38:20 INFO  : The application 'C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:38:20 INFO  : 'configparams force-mem-access 0' command is executed.
01:38:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA3C5B-23727093-0"}
fpga -file C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/css/ngc/gyro2/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

01:38:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:38:20 INFO  : 'con' command is executed.
01:38:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:38:20 INFO  : Launch script is exported to file 'C:\css\ngc\gyro2\gyro2tester\vitis\dmaTest_system\_ide\scripts\systemdebugger_dmatest_system_standalone.tcl'
01:42:31 INFO  : Disconnected from the channel tcfchan#33.
01:42:33 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
01:42:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:42:53 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
01:42:53 INFO  : 'jtag frequency' command is executed.
01:42:53 INFO  : Context for 'APU' is selected.
01:42:53 INFO  : System reset is completed.
01:42:56 INFO  : 'after 3000' command is executed.
01:42:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA3C5B-23727093-0"}' command is executed.
01:42:59 INFO  : Device configured successfully with "C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
01:42:59 INFO  : Context for 'APU' is selected.
01:42:59 INFO  : Hardware design and registers information is loaded from 'C:/css/ngc/gyro2/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
01:42:59 INFO  : 'configparams force-mem-access 1' command is executed.
01:42:59 INFO  : Context for 'APU' is selected.
01:42:59 INFO  : Sourcing of 'C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
01:43:00 INFO  : 'ps7_init' command is executed.
01:43:00 INFO  : 'ps7_post_config' command is executed.
01:43:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:43:01 INFO  : The application 'C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:43:01 INFO  : 'configparams force-mem-access 0' command is executed.
01:43:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA3C5B-23727093-0"}
fpga -file C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/css/ngc/gyro2/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

01:43:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:43:02 INFO  : 'con' command is executed.
01:43:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:43:02 INFO  : Launch script is exported to file 'C:\css\ngc\gyro2\gyro2tester\vitis\dmaTest_system\_ide\scripts\systemdebugger_dmatest_system_standalone.tcl'
01:45:56 INFO  : Disconnected from the channel tcfchan#34.
01:45:57 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
01:46:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:46:11 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
01:46:11 INFO  : 'jtag frequency' command is executed.
01:46:11 INFO  : Context for 'APU' is selected.
01:46:12 INFO  : System reset is completed.
01:46:15 INFO  : 'after 3000' command is executed.
01:46:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA3C5B-23727093-0"}' command is executed.
01:46:17 INFO  : Device configured successfully with "C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
01:46:17 INFO  : Context for 'APU' is selected.
01:46:17 INFO  : Hardware design and registers information is loaded from 'C:/css/ngc/gyro2/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
01:46:17 INFO  : 'configparams force-mem-access 1' command is executed.
01:46:17 INFO  : Context for 'APU' is selected.
01:46:17 INFO  : Sourcing of 'C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
01:46:19 INFO  : 'ps7_init' command is executed.
01:46:19 INFO  : 'ps7_post_config' command is executed.
01:46:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:46:20 INFO  : The application 'C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:46:20 INFO  : 'configparams force-mem-access 0' command is executed.
01:46:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA3C5B-23727093-0"}
fpga -file C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/css/ngc/gyro2/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

01:46:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:46:20 INFO  : 'con' command is executed.
01:46:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:46:20 INFO  : Launch script is exported to file 'C:\css\ngc\gyro2\gyro2tester\vitis\dmaTest_system\_ide\scripts\systemdebugger_dmatest_system_standalone.tcl'
01:50:21 INFO  : Disconnected from the channel tcfchan#35.
01:50:23 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
01:55:25 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
01:55:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:55:35 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
01:55:35 INFO  : 'jtag frequency' command is executed.
01:55:35 INFO  : Context for 'APU' is selected.
01:55:35 INFO  : System reset is completed.
01:55:38 INFO  : 'after 3000' command is executed.
01:55:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA3C5B-23727093-0"}' command is executed.
01:55:40 INFO  : Device configured successfully with "C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
01:55:40 INFO  : Context for 'APU' is selected.
01:55:40 INFO  : Hardware design and registers information is loaded from 'C:/css/ngc/gyro2/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
01:55:40 INFO  : 'configparams force-mem-access 1' command is executed.
01:55:40 INFO  : Context for 'APU' is selected.
01:55:40 INFO  : Sourcing of 'C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
01:55:42 INFO  : 'ps7_init' command is executed.
01:55:42 INFO  : 'ps7_post_config' command is executed.
01:55:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:55:42 INFO  : The application 'C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:55:43 INFO  : 'configparams force-mem-access 0' command is executed.
01:55:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA3C5B-23727093-0"}
fpga -file C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/css/ngc/gyro2/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

01:55:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:55:43 INFO  : 'con' command is executed.
01:55:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:55:43 INFO  : Launch script is exported to file 'C:\css\ngc\gyro2\gyro2tester\vitis\dmaTest_system\_ide\scripts\systemdebugger_dmatest_system_standalone.tcl'
01:58:46 INFO  : Disconnected from the channel tcfchan#36.
01:59:16 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
01:59:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:59:42 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
01:59:42 INFO  : 'jtag frequency' command is executed.
01:59:42 INFO  : Context for 'APU' is selected.
01:59:42 INFO  : System reset is completed.
01:59:45 INFO  : 'after 3000' command is executed.
01:59:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA3C5B-23727093-0"}' command is executed.
01:59:48 INFO  : Device configured successfully with "C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
01:59:48 INFO  : Context for 'APU' is selected.
01:59:48 INFO  : Hardware design and registers information is loaded from 'C:/css/ngc/gyro2/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
01:59:48 INFO  : 'configparams force-mem-access 1' command is executed.
01:59:48 INFO  : Context for 'APU' is selected.
01:59:48 INFO  : Sourcing of 'C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
01:59:49 INFO  : 'ps7_init' command is executed.
01:59:49 INFO  : 'ps7_post_config' command is executed.
01:59:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:59:50 INFO  : The application 'C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:59:50 INFO  : 'configparams force-mem-access 0' command is executed.
01:59:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA3C5B-23727093-0"}
fpga -file C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/css/ngc/gyro2/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

01:59:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:59:50 INFO  : 'con' command is executed.
01:59:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:59:50 INFO  : Launch script is exported to file 'C:\css\ngc\gyro2\gyro2tester\vitis\dmaTest_system\_ide\scripts\systemdebugger_dmatest_system_standalone.tcl'
02:47:08 INFO  : Disconnected from the channel tcfchan#37.
02:47:10 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
02:50:50 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
02:59:19 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
02:59:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:59:30 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
02:59:30 INFO  : 'jtag frequency' command is executed.
02:59:30 INFO  : Context for 'APU' is selected.
02:59:30 INFO  : System reset is completed.
02:59:33 INFO  : 'after 3000' command is executed.
02:59:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA3C5B-23727093-0"}' command is executed.
02:59:36 INFO  : Device configured successfully with "C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
02:59:36 INFO  : Context for 'APU' is selected.
02:59:36 INFO  : Hardware design and registers information is loaded from 'C:/css/ngc/gyro2/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
02:59:36 INFO  : 'configparams force-mem-access 1' command is executed.
02:59:36 INFO  : Context for 'APU' is selected.
02:59:36 INFO  : Sourcing of 'C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
02:59:37 INFO  : 'ps7_init' command is executed.
02:59:37 INFO  : 'ps7_post_config' command is executed.
02:59:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:59:38 INFO  : The application 'C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:59:38 INFO  : 'configparams force-mem-access 0' command is executed.
02:59:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA3C5B-23727093-0"}
fpga -file C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/css/ngc/gyro2/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

02:59:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:59:39 INFO  : 'con' command is executed.
02:59:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

02:59:39 INFO  : Launch script is exported to file 'C:\css\ngc\gyro2\gyro2tester\vitis\dmaTest_system\_ide\scripts\systemdebugger_dmatest_system_standalone.tcl'
