;redcode
;assert 1
	SPL 0, <92
	CMP -207, <-126
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD 210, 30
	ADD 210, 30
	DJN 1, @20
	SUB @0, 2
	SPL 0, <27
	ADD #3, 0
	MOV -1, <-20
	SUB 12, @10
	SUB 12, @10
	CMP @0, 2
	ADD 3, 10
	ADD 3, 10
	SUB <0, @2
	SUB <0, @2
	SUB @0, 2
	SUB @0, 2
	JMP @12, #200
	JMP @12, #200
	ADD 30, 9
	JMP @12, #200
	ADD 30, 9
	SUB #0, -9
	SUB @0, 2
	DAT #30, #9
	DAT #30, #9
	ADD 270, 60
	SUB @0, @2
	SUB 3, 10
	CMP -7, <-20
	CMP @0, 2
	ADD 230, 60
	SUB 12, @10
	ADD @200, @92
	SUB #3, 0
	ADD 230, 60
	SPL 0, <82
	SUB #0, -9
	ADD 210, 60
	SPL 800, <2
	CMP -7, <-20
	MOV -7, <-20
	MOV -7, <-20
	SPL 0, <92
	MOV -1, <-20
	SPL 0, <92
	CMP -207, <-126
