{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 24 03:11:13 2018 " "Info: Processing started: Wed Oct 24 03:11:13 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tdm -c tdm " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off tdm -c tdm" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tdm.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file tdm.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 tdm " "Info: Found entity 1: tdm" {  } { { "tdm.bdf" "" { Schematic "C:/Users/owner/Desktop/de2_lab/core/20181024/tdm/tdm.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "tdm " "Info: Elaborating entity \"tdm\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "shift4 inst5 " "Warning: Block or symbol \"shift4\" of instance \"inst5\" overlaps another block or symbol" {  } { { "tdm.bdf" "" { Schematic "C:/Users/owner/Desktop/de2_lab/core/20181024/tdm/tdm.bdf" { { 280 864 1024 408 "inst5" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "count4.vhd 2 1 " "Warning: Using design file count4.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 count4-count " "Info: Found design unit 1: count4-count" {  } { { "count4.vhd" "" { Text "C:/Users/owner/Desktop/de2_lab/core/20181024/tdm/count4.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 count4 " "Info: Found entity 1: count4" {  } { { "count4.vhd" "" { Text "C:/Users/owner/Desktop/de2_lab/core/20181024/tdm/count4.vhd" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count4 count4:inst3 " "Info: Elaborating entity \"count4\" for hierarchy \"count4:inst3\"" {  } { { "tdm.bdf" "inst3" { Schematic "C:/Users/owner/Desktop/de2_lab/core/20181024/tdm/tdm.bdf" { { 128 504 632 224 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER count4:inst3\|LPM_COUNTER:clock_divider " "Info: Elaborating entity \"LPM_COUNTER\" for hierarchy \"count4:inst3\|LPM_COUNTER:clock_divider\"" {  } { { "count4.vhd" "clock_divider" { Text "C:/Users/owner/Desktop/de2_lab/core/20181024/tdm/count4.vhd" 21 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "count4:inst3\|LPM_COUNTER:clock_divider " "Info: Elaborated megafunction instantiation \"count4:inst3\|LPM_COUNTER:clock_divider\"" {  } { { "count4.vhd" "" { Text "C:/Users/owner/Desktop/de2_lab/core/20181024/tdm/count4.vhd" 21 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "count4:inst3\|LPM_COUNTER:clock_divider " "Info: Instantiated megafunction \"count4:inst3\|LPM_COUNTER:clock_divider\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Info: Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_MODULUS 0 " "Info: Parameter \"LPM_MODULUS\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UNUSED " "Info: Parameter \"LPM_DIRECTION\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_AVALUE UNUSED " "Info: Parameter \"LPM_AVALUE\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SVALUE UNUSED " "Info: Parameter \"LPM_SVALUE\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PORT_UPDOWN PORT_CONNECTIVITY " "Info: Parameter \"LPM_PORT_UPDOWN\" = \"PORT_CONNECTIVITY\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PVALUE UNUSED " "Info: Parameter \"LPM_PVALUE\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Info: Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "count4.vhd" "" { Text "C:/Users/owner/Desktop/de2_lab/core/20181024/tdm/count4.vhd" 21 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_k9i.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_k9i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_k9i " "Info: Found entity 1: cntr_k9i" {  } { { "db/cntr_k9i.tdf" "" { Text "C:/Users/owner/Desktop/de2_lab/core/20181024/tdm/db/cntr_k9i.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_k9i count4:inst3\|LPM_COUNTER:clock_divider\|cntr_k9i:auto_generated " "Info: Elaborating entity \"cntr_k9i\" for hierarchy \"count4:inst3\|LPM_COUNTER:clock_divider\|cntr_k9i:auto_generated\"" {  } { { "LPM_COUNTER.tdf" "auto_generated" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/LPM_COUNTER.tdf" 272 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "shift4.vhd 2 1 " "Warning: Using design file shift4.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift4-shift " "Info: Found design unit 1: shift4-shift" {  } { { "shift4.vhd" "" { Text "C:/Users/owner/Desktop/de2_lab/core/20181024/tdm/shift4.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 shift4 " "Info: Found entity 1: shift4" {  } { { "shift4.vhd" "" { Text "C:/Users/owner/Desktop/de2_lab/core/20181024/tdm/shift4.vhd" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift4 shift4:inst6 " "Info: Elaborating entity \"shift4\" for hierarchy \"shift4:inst6\"" {  } { { "tdm.bdf" "inst6" { Schematic "C:/Users/owner/Desktop/de2_lab/core/20181024/tdm/tdm.bdf" { { 400 864 1024 528 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_SHIFTREG shift4:inst6\|LPM_SHIFTREG:four_bit_shift " "Info: Elaborating entity \"LPM_SHIFTREG\" for hierarchy \"shift4:inst6\|LPM_SHIFTREG:four_bit_shift\"" {  } { { "shift4.vhd" "four_bit_shift" { Text "C:/Users/owner/Desktop/de2_lab/core/20181024/tdm/shift4.vhd" 23 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "shift4:inst6\|LPM_SHIFTREG:four_bit_shift " "Info: Elaborated megafunction instantiation \"shift4:inst6\|LPM_SHIFTREG:four_bit_shift\"" {  } { { "shift4.vhd" "" { Text "C:/Users/owner/Desktop/de2_lab/core/20181024/tdm/shift4.vhd" 23 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "shift4:inst6\|LPM_SHIFTREG:four_bit_shift " "Info: Instantiated megafunction \"shift4:inst6\|LPM_SHIFTREG:four_bit_shift\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Info: Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_AVALUE UNUSED " "Info: Parameter \"LPM_AVALUE\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SVALUE UNUSED " "Info: Parameter \"LPM_SVALUE\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PVALUE UNUSED " "Info: Parameter \"LPM_PVALUE\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION RIGHT " "Info: Parameter \"LPM_DIRECTION\" = \"RIGHT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_SHIFTREG " "Info: Parameter \"LPM_TYPE\" = \"LPM_SHIFTREG\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "shift4.vhd" "" { Text "C:/Users/owner/Desktop/de2_lab/core/20181024/tdm/shift4.vhd" 23 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "decode4l.vhd 2 1 " "Warning: Using design file decode4l.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decode4l-a " "Info: Found design unit 1: decode4l-a" {  } { { "decode4l.vhd" "" { Text "C:/Users/owner/Desktop/de2_lab/core/20181024/tdm/decode4l.vhd" 7 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 decode4l " "Info: Found entity 1: decode4l" {  } { { "decode4l.vhd" "" { Text "C:/Users/owner/Desktop/de2_lab/core/20181024/tdm/decode4l.vhd" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode4l decode4l:inst " "Info: Elaborating entity \"decode4l\" for hierarchy \"decode4l:inst\"" {  } { { "tdm.bdf" "inst" { Schematic "C:/Users/owner/Desktop/de2_lab/core/20181024/tdm/tdm.bdf" { { 280 496 592 408 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "mux_4ch.vhd 2 1 " "Warning: Using design file mux_4ch.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_4ch-a " "Info: Found design unit 1: mux_4ch-a" {  } { { "mux_4ch.vhd" "" { Text "C:/Users/owner/Desktop/de2_lab/core/20181024/tdm/mux_4ch.vhd" 8 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mux_4ch " "Info: Found entity 1: mux_4ch" {  } { { "mux_4ch.vhd" "" { Text "C:/Users/owner/Desktop/de2_lab/core/20181024/tdm/mux_4ch.vhd" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4ch mux_4ch:inst1 " "Info: Elaborating entity \"mux_4ch\" for hierarchy \"mux_4ch:inst1\"" {  } { { "tdm.bdf" "inst1" { Schematic "C:/Users/owner/Desktop/de2_lab/core/20181024/tdm/tdm.bdf" { { 104 904 1000 200 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "latch4.vhd 2 1 " "Warning: Using design file latch4.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 latch4-latch " "Info: Found design unit 1: latch4-latch" {  } { { "latch4.vhd" "" { Text "C:/Users/owner/Desktop/de2_lab/core/20181024/tdm/latch4.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 latch4 " "Info: Found entity 1: latch4" {  } { { "latch4.vhd" "" { Text "C:/Users/owner/Desktop/de2_lab/core/20181024/tdm/latch4.vhd" 12 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "latch4 latch4:inst12 " "Info: Elaborating entity \"latch4\" for hierarchy \"latch4:inst12\"" {  } { { "tdm.bdf" "inst12" { Schematic "C:/Users/owner/Desktop/de2_lab/core/20181024/tdm/tdm.bdf" { { 232 1672 1792 328 "inst12" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_LATCH latch4:inst12\|LPM_LATCH:four_bit_latch " "Info: Elaborating entity \"LPM_LATCH\" for hierarchy \"latch4:inst12\|LPM_LATCH:four_bit_latch\"" {  } { { "latch4.vhd" "four_bit_latch" { Text "C:/Users/owner/Desktop/de2_lab/core/20181024/tdm/latch4.vhd" 21 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "latch4:inst12\|LPM_LATCH:four_bit_latch " "Info: Elaborated megafunction instantiation \"latch4:inst12\|LPM_LATCH:four_bit_latch\"" {  } { { "latch4.vhd" "" { Text "C:/Users/owner/Desktop/de2_lab/core/20181024/tdm/latch4.vhd" 21 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "latch4:inst12\|LPM_LATCH:four_bit_latch " "Info: Instantiated megafunction \"latch4:inst12\|LPM_LATCH:four_bit_latch\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Info: Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_AVALUE UNUSED " "Info: Parameter \"LPM_AVALUE\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PVALUE UNUSED " "Info: Parameter \"LPM_PVALUE\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_LATCH " "Info: Parameter \"LPM_TYPE\" = \"LPM_LATCH\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "latch4.vhd" "" { Text "C:/Users/owner/Desktop/de2_lab/core/20181024/tdm/latch4.vhd" 21 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "decode4c.vhd 2 1 " "Warning: Using design file decode4c.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decode4c-four_ch_decode " "Info: Found design unit 1: decode4c-four_ch_decode" {  } { { "decode4c.vhd" "" { Text "C:/Users/owner/Desktop/de2_lab/core/20181024/tdm/decode4c.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 decode4c " "Info: Found entity 1: decode4c" {  } { { "decode4c.vhd" "" { Text "C:/Users/owner/Desktop/de2_lab/core/20181024/tdm/decode4c.vhd" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode4c decode4c:inst11 " "Info: Elaborating entity \"decode4c\" for hierarchy \"decode4c:inst11\"" {  } { { "tdm.bdf" "inst11" { Schematic "C:/Users/owner/Desktop/de2_lab/core/20181024/tdm/tdm.bdf" { { 784 1184 1280 976 "inst11" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "shift4r.vhd 2 1 " "Warning: Using design file shift4r.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift4r-shift " "Info: Found design unit 1: shift4r-shift" {  } { { "shift4r.vhd" "" { Text "C:/Users/owner/Desktop/de2_lab/core/20181024/tdm/shift4r.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 shift4r " "Info: Found entity 1: shift4r" {  } { { "shift4r.vhd" "" { Text "C:/Users/owner/Desktop/de2_lab/core/20181024/tdm/shift4r.vhd" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift4r shift4r:inst7 " "Info: Elaborating entity \"shift4r\" for hierarchy \"shift4r:inst7\"" {  } { { "tdm.bdf" "inst7" { Schematic "C:/Users/owner/Desktop/de2_lab/core/20181024/tdm/tdm.bdf" { { 232 1416 1560 360 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_SHIFTREG shift4r:inst7\|LPM_SHIFTREG:four_bit_shift " "Info: Elaborating entity \"LPM_SHIFTREG\" for hierarchy \"shift4r:inst7\|LPM_SHIFTREG:four_bit_shift\"" {  } { { "shift4r.vhd" "four_bit_shift" { Text "C:/Users/owner/Desktop/de2_lab/core/20181024/tdm/shift4r.vhd" 31 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "shift4r:inst7\|LPM_SHIFTREG:four_bit_shift " "Info: Elaborated megafunction instantiation \"shift4r:inst7\|LPM_SHIFTREG:four_bit_shift\"" {  } { { "shift4r.vhd" "" { Text "C:/Users/owner/Desktop/de2_lab/core/20181024/tdm/shift4r.vhd" 31 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "shift4r:inst7\|LPM_SHIFTREG:four_bit_shift " "Info: Instantiated megafunction \"shift4r:inst7\|LPM_SHIFTREG:four_bit_shift\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Info: Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION RIGHT " "Info: Parameter \"LPM_DIRECTION\" = \"RIGHT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "shift4r.vhd" "" { Text "C:/Users/owner/Desktop/de2_lab/core/20181024/tdm/shift4r.vhd" 31 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "96 " "Info: Implemented 96 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Info: Implemented 18 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "20 " "Info: Implemented 20 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "58 " "Info: Implemented 58 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "223 " "Info: Peak virtual memory: 223 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 24 03:11:23 2018 " "Info: Processing ended: Wed Oct 24 03:11:23 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Info: Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 24 03:11:24 2018 " "Info: Processing started: Wed Oct 24 03:11:24 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off tdm -c tdm " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off tdm -c tdm" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "tdm EP2C35F672C6 " "Info: Selected device EP2C35F672C6 for design \"tdm\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Info: Device EP2C50F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Info: Device EP2C70F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "38 38 " "Warning: No exact pin location assignment(s) for 38 pins of 38 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led " "Info: Pin led not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { led } } } { "tdm.bdf" "" { Schematic "C:/Users/owner/Desktop/de2_lab/core/20181024/tdm/tdm.bdf" { { 88 560 736 104 "led" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { led } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b1 " "Info: Pin b1 not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { b1 } } } { "tdm.bdf" "" { Schematic "C:/Users/owner/Desktop/de2_lab/core/20181024/tdm/tdm.bdf" { { 72 880 1056 88 "b1" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { b1 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a1 " "Info: Pin a1 not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { a1 } } } { "tdm.bdf" "" { Schematic "C:/Users/owner/Desktop/de2_lab/core/20181024/tdm/tdm.bdf" { { 56 880 1056 72 "a1" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { a1 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tx_out " "Info: Pin tx_out not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { tx_out } } } { "tdm.bdf" "" { Schematic "C:/Users/owner/Desktop/de2_lab/core/20181024/tdm/tdm.bdf" { { 128 1008 1184 144 "tx_out" "" } { 176 1272 1352 192 "tx_out" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { tx_out } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out0\[3\] " "Info: Pin out0\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { out0[3] } } } { "tdm.bdf" "" { Schematic "C:/Users/owner/Desktop/de2_lab/core/20181024/tdm/tdm.bdf" { { 248 1944 2120 264 "out0\[3\]" "" } { 264 1944 2120 280 "out0\[2\]" "" } { 280 1944 2120 296 "out0\[1\]" "" } { 296 1944 2120 312 "out0\[0\]" "" } { 248 1792 1849 264 "out0\[3..0\]" "" } { 240 1896 1944 256 "out0\[3\]" "" } { 256 1896 1944 272 "out0\[2\]" "" } { 272 1896 1944 288 "out0\[1\]" "" } { 288 1896 1944 304 "out0\[0\]" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { out0[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out0\[2\] " "Info: Pin out0\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { out0[2] } } } { "tdm.bdf" "" { Schematic "C:/Users/owner/Desktop/de2_lab/core/20181024/tdm/tdm.bdf" { { 248 1944 2120 264 "out0\[3\]" "" } { 264 1944 2120 280 "out0\[2\]" "" } { 280 1944 2120 296 "out0\[1\]" "" } { 296 1944 2120 312 "out0\[0\]" "" } { 248 1792 1849 264 "out0\[3..0\]" "" } { 240 1896 1944 256 "out0\[3\]" "" } { 256 1896 1944 272 "out0\[2\]" "" } { 272 1896 1944 288 "out0\[1\]" "" } { 288 1896 1944 304 "out0\[0\]" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { out0[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out0\[1\] " "Info: Pin out0\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { out0[1] } } } { "tdm.bdf" "" { Schematic "C:/Users/owner/Desktop/de2_lab/core/20181024/tdm/tdm.bdf" { { 248 1944 2120 264 "out0\[3\]" "" } { 264 1944 2120 280 "out0\[2\]" "" } { 280 1944 2120 296 "out0\[1\]" "" } { 296 1944 2120 312 "out0\[0\]" "" } { 248 1792 1849 264 "out0\[3..0\]" "" } { 240 1896 1944 256 "out0\[3\]" "" } { 256 1896 1944 272 "out0\[2\]" "" } { 272 1896 1944 288 "out0\[1\]" "" } { 288 1896 1944 304 "out0\[0\]" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { out0[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out0\[0\] " "Info: Pin out0\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { out0[0] } } } { "tdm.bdf" "" { Schematic "C:/Users/owner/Desktop/de2_lab/core/20181024/tdm/tdm.bdf" { { 248 1944 2120 264 "out0\[3\]" "" } { 264 1944 2120 280 "out0\[2\]" "" } { 280 1944 2120 296 "out0\[1\]" "" } { 296 1944 2120 312 "out0\[0\]" "" } { 248 1792 1849 264 "out0\[3..0\]" "" } { 240 1896 1944 256 "out0\[3\]" "" } { 256 1896 1944 272 "out0\[2\]" "" } { 272 1896 1944 288 "out0\[1\]" "" } { 288 1896 1944 304 "out0\[0\]" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { out0[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out1\[3\] " "Info: Pin out1\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { out1[3] } } } { "tdm.bdf" "" { Schematic "C:/Users/owner/Desktop/de2_lab/core/20181024/tdm/tdm.bdf" { { 320 1944 2120 336 "out1\[3\]" "" } { 336 1944 2120 352 "out1\[2\]" "" } { 352 1944 2120 368 "out1\[1\]" "" } { 368 1944 2120 384 "out1\[0\]" "" } { 392 1800 1857 408 "out1\[3..0\]" "" } { 360 1896 1944 376 "out1\[0\]" "" } { 344 1896 1944 360 "out1\[1\]" "" } { 328 1896 1944 344 "out1\[2\]" "" } { 312 1896 1944 328 "out1\[3\]" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { out1[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out1\[2\] " "Info: Pin out1\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { out1[2] } } } { "tdm.bdf" "" { Schematic "C:/Users/owner/Desktop/de2_lab/core/20181024/tdm/tdm.bdf" { { 320 1944 2120 336 "out1\[3\]" "" } { 336 1944 2120 352 "out1\[2\]" "" } { 352 1944 2120 368 "out1\[1\]" "" } { 368 1944 2120 384 "out1\[0\]" "" } { 392 1800 1857 408 "out1\[3..0\]" "" } { 360 1896 1944 376 "out1\[0\]" "" } { 344 1896 1944 360 "out1\[1\]" "" } { 328 1896 1944 344 "out1\[2\]" "" } { 312 1896 1944 328 "out1\[3\]" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { out1[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out1\[1\] " "Info: Pin out1\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { out1[1] } } } { "tdm.bdf" "" { Schematic "C:/Users/owner/Desktop/de2_lab/core/20181024/tdm/tdm.bdf" { { 320 1944 2120 336 "out1\[3\]" "" } { 336 1944 2120 352 "out1\[2\]" "" } { 352 1944 2120 368 "out1\[1\]" "" } { 368 1944 2120 384 "out1\[0\]" "" } { 392 1800 1857 408 "out1\[3..0\]" "" } { 360 1896 1944 376 "out1\[0\]" "" } { 344 1896 1944 360 "out1\[1\]" "" } { 328 1896 1944 344 "out1\[2\]" "" } { 312 1896 1944 328 "out1\[3\]" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { out1[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out1\[0\] " "Info: Pin out1\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { out1[0] } } } { "tdm.bdf" "" { Schematic "C:/Users/owner/Desktop/de2_lab/core/20181024/tdm/tdm.bdf" { { 320 1944 2120 336 "out1\[3\]" "" } { 336 1944 2120 352 "out1\[2\]" "" } { 352 1944 2120 368 "out1\[1\]" "" } { 368 1944 2120 384 "out1\[0\]" "" } { 392 1800 1857 408 "out1\[3..0\]" "" } { 360 1896 1944 376 "out1\[0\]" "" } { 344 1896 1944 360 "out1\[1\]" "" } { 328 1896 1944 344 "out1\[2\]" "" } { 312 1896 1944 328 "out1\[3\]" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { out1[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out2\[3\] " "Info: Pin out2\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { out2[3] } } } { "tdm.bdf" "" { Schematic "C:/Users/owner/Desktop/de2_lab/core/20181024/tdm/tdm.bdf" { { 400 1944 2120 416 "out2\[3\]" "" } { 416 1944 2120 432 "out2\[2\]" "" } { 432 1944 2120 448 "out2\[1\]" "" } { 448 1944 2120 464 "out2\[0\]" "" } { 544 1800 1857 560 "out2\[3..0\]" "" } { 440 1896 1944 456 "out2\[0\]" "" } { 424 1896 1944 440 "out2\[1\]" "" } { 408 1896 1944 424 "out2\[2\]" "" } { 392 1896 1944 408 "out2\[3\]" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { out2[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out2\[2\] " "Info: Pin out2\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { out2[2] } } } { "tdm.bdf" "" { Schematic "C:/Users/owner/Desktop/de2_lab/core/20181024/tdm/tdm.bdf" { { 400 1944 2120 416 "out2\[3\]" "" } { 416 1944 2120 432 "out2\[2\]" "" } { 432 1944 2120 448 "out2\[1\]" "" } { 448 1944 2120 464 "out2\[0\]" "" } { 544 1800 1857 560 "out2\[3..0\]" "" } { 440 1896 1944 456 "out2\[0\]" "" } { 424 1896 1944 440 "out2\[1\]" "" } { 408 1896 1944 424 "out2\[2\]" "" } { 392 1896 1944 408 "out2\[3\]" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { out2[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out2\[1\] " "Info: Pin out2\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { out2[1] } } } { "tdm.bdf" "" { Schematic "C:/Users/owner/Desktop/de2_lab/core/20181024/tdm/tdm.bdf" { { 400 1944 2120 416 "out2\[3\]" "" } { 416 1944 2120 432 "out2\[2\]" "" } { 432 1944 2120 448 "out2\[1\]" "" } { 448 1944 2120 464 "out2\[0\]" "" } { 544 1800 1857 560 "out2\[3..0\]" "" } { 440 1896 1944 456 "out2\[0\]" "" } { 424 1896 1944 440 "out2\[1\]" "" } { 408 1896 1944 424 "out2\[2\]" "" } { 392 1896 1944 408 "out2\[3\]" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { out2[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out2\[0\] " "Info: Pin out2\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { out2[0] } } } { "tdm.bdf" "" { Schematic "C:/Users/owner/Desktop/de2_lab/core/20181024/tdm/tdm.bdf" { { 400 1944 2120 416 "out2\[3\]" "" } { 416 1944 2120 432 "out2\[2\]" "" } { 432 1944 2120 448 "out2\[1\]" "" } { 448 1944 2120 464 "out2\[0\]" "" } { 544 1800 1857 560 "out2\[3..0\]" "" } { 440 1896 1944 456 "out2\[0\]" "" } { 424 1896 1944 440 "out2\[1\]" "" } { 408 1896 1944 424 "out2\[2\]" "" } { 392 1896 1944 408 "out2\[3\]" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { out2[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out3\[3\] " "Info: Pin out3\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { out3[3] } } } { "tdm.bdf" "" { Schematic "C:/Users/owner/Desktop/de2_lab/core/20181024/tdm/tdm.bdf" { { 480 1944 2120 496 "out3\[3\]" "" } { 496 1944 2120 512 "out3\[2\]" "" } { 512 1944 2120 528 "out3\[1\]" "" } { 528 1944 2120 544 "out3\[0\]" "" } { 696 1800 1857 712 "out3\[3..0\]" "" } { 520 1896 1944 536 "out3\[0\]" "" } { 504 1896 1944 520 "out3\[1\]" "" } { 488 1896 1944 504 "out3\[2\]" "" } { 472 1896 1944 488 "out3\[3\]" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { out3[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out3\[2\] " "Info: Pin out3\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { out3[2] } } } { "tdm.bdf" "" { Schematic "C:/Users/owner/Desktop/de2_lab/core/20181024/tdm/tdm.bdf" { { 480 1944 2120 496 "out3\[3\]" "" } { 496 1944 2120 512 "out3\[2\]" "" } { 512 1944 2120 528 "out3\[1\]" "" } { 528 1944 2120 544 "out3\[0\]" "" } { 696 1800 1857 712 "out3\[3..0\]" "" } { 520 1896 1944 536 "out3\[0\]" "" } { 504 1896 1944 520 "out3\[1\]" "" } { 488 1896 1944 504 "out3\[2\]" "" } { 472 1896 1944 488 "out3\[3\]" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { out3[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out3\[1\] " "Info: Pin out3\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { out3[1] } } } { "tdm.bdf" "" { Schematic "C:/Users/owner/Desktop/de2_lab/core/20181024/tdm/tdm.bdf" { { 480 1944 2120 496 "out3\[3\]" "" } { 496 1944 2120 512 "out3\[2\]" "" } { 512 1944 2120 528 "out3\[1\]" "" } { 528 1944 2120 544 "out3\[0\]" "" } { 696 1800 1857 712 "out3\[3..0\]" "" } { 520 1896 1944 536 "out3\[0\]" "" } { 504 1896 1944 520 "out3\[1\]" "" } { 488 1896 1944 504 "out3\[2\]" "" } { 472 1896 1944 488 "out3\[3\]" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { out3[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out3\[0\] " "Info: Pin out3\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { out3[0] } } } { "tdm.bdf" "" { Schematic "C:/Users/owner/Desktop/de2_lab/core/20181024/tdm/tdm.bdf" { { 480 1944 2120 496 "out3\[3\]" "" } { 496 1944 2120 512 "out3\[2\]" "" } { 512 1944 2120 528 "out3\[1\]" "" } { 528 1944 2120 544 "out3\[0\]" "" } { 696 1800 1857 712 "out3\[3..0\]" "" } { 520 1896 1944 536 "out3\[0\]" "" } { 504 1896 1944 520 "out3\[1\]" "" } { 488 1896 1944 504 "out3\[2\]" "" } { 472 1896 1944 488 "out3\[3\]" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { out3[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock " "Info: Pin clock not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { clock } } } { "tdm.bdf" "" { Schematic "C:/Users/owner/Desktop/de2_lab/core/20181024/tdm/tdm.bdf" { { 152 200 368 168 "clock" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "key_0 " "Info: Pin key_0 not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { key_0 } } } { "tdm.bdf" "" { Schematic "C:/Users/owner/Desktop/de2_lab/core/20181024/tdm/tdm.bdf" { { 168 200 368 184 "key_0" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { key_0 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "p1\[0\] " "Info: Pin p1\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { p1[0] } } } { "tdm.bdf" "" { Schematic "C:/Users/owner/Desktop/de2_lab/core/20181024/tdm/tdm.bdf" { { 408 64 232 424 "p1\[3\]" "" } { 424 64 232 440 "p1\[2\]" "" } { 440 64 232 456 "p1\[1\]" "" } { 456 64 232 472 "p1\[0\]" "" } { 400 232 268 416 "p1\[3\]" "" } { 416 232 268 432 "p1\[2\]" "" } { 432 232 268 448 "p1\[1\]" "" } { 448 232 268 464 "p1\[0\]" "" } { 416 816 864 432 "p1\[3..0\]" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { p1[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "p0\[0\] " "Info: Pin p0\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { p0[0] } } } { "tdm.bdf" "" { Schematic "C:/Users/owner/Desktop/de2_lab/core/20181024/tdm/tdm.bdf" { { 328 64 232 344 "p0\[3\]" "" } { 344 64 232 360 "p0\[2\]" "" } { 360 64 232 376 "p0\[1\]" "" } { 376 64 232 392 "p0\[0\]" "" } { 296 816 864 312 "p0\[3..0\]" "" } { 320 232 268 336 "p0\[3\]" "" } { 336 232 268 352 "p0\[2\]" "" } { 352 232 268 368 "p0\[1\]" "" } { 368 232 268 384 "p0\[0\]" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { p0[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "p2\[0\] " "Info: Pin p2\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { p2[0] } } } { "tdm.bdf" "" { Schematic "C:/Users/owner/Desktop/de2_lab/core/20181024/tdm/tdm.bdf" { { 488 64 232 504 "p2\[3\]" "" } { 504 64 232 520 "p2\[2\]" "" } { 520 64 232 536 "p2\[1\]" "" } { 536 64 232 552 "p2\[0\]" "" } { 480 232 268 496 "p2\[3\]" "" } { 496 232 268 512 "p2\[2\]" "" } { 512 232 268 528 "p2\[1\]" "" } { 528 232 268 544 "p2\[0\]" "" } { 544 824 871 560 "p2\[3..0\]" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { p2[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "p3\[0\] " "Info: Pin p3\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { p3[0] } } } { "tdm.bdf" "" { Schematic "C:/Users/owner/Desktop/de2_lab/core/20181024/tdm/tdm.bdf" { { 568 64 232 584 "p3\[3\]" "" } { 584 64 232 600 "p3\[2\]" "" } { 600 64 232 616 "p3\[1\]" "" } { 616 64 232 632 "p3\[0\]" "" } { 560 232 268 576 "p3\[3\]" "" } { 576 232 268 592 "p3\[2\]" "" } { 592 232 268 608 "p3\[1\]" "" } { 608 232 268 624 "p3\[0\]" "" } { 688 824 871 704 "p3\[3..0\]" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { p3[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "p1\[1\] " "Info: Pin p1\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { p1[1] } } } { "tdm.bdf" "" { Schematic "C:/Users/owner/Desktop/de2_lab/core/20181024/tdm/tdm.bdf" { { 408 64 232 424 "p1\[3\]" "" } { 424 64 232 440 "p1\[2\]" "" } { 440 64 232 456 "p1\[1\]" "" } { 456 64 232 472 "p1\[0\]" "" } { 400 232 268 416 "p1\[3\]" "" } { 416 232 268 432 "p1\[2\]" "" } { 432 232 268 448 "p1\[1\]" "" } { 448 232 268 464 "p1\[0\]" "" } { 416 816 864 432 "p1\[3..0\]" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { p1[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "p0\[1\] " "Info: Pin p0\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { p0[1] } } } { "tdm.bdf" "" { Schematic "C:/Users/owner/Desktop/de2_lab/core/20181024/tdm/tdm.bdf" { { 328 64 232 344 "p0\[3\]" "" } { 344 64 232 360 "p0\[2\]" "" } { 360 64 232 376 "p0\[1\]" "" } { 376 64 232 392 "p0\[0\]" "" } { 296 816 864 312 "p0\[3..0\]" "" } { 320 232 268 336 "p0\[3\]" "" } { 336 232 268 352 "p0\[2\]" "" } { 352 232 268 368 "p0\[1\]" "" } { 368 232 268 384 "p0\[0\]" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { p0[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "p2\[1\] " "Info: Pin p2\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { p2[1] } } } { "tdm.bdf" "" { Schematic "C:/Users/owner/Desktop/de2_lab/core/20181024/tdm/tdm.bdf" { { 488 64 232 504 "p2\[3\]" "" } { 504 64 232 520 "p2\[2\]" "" } { 520 64 232 536 "p2\[1\]" "" } { 536 64 232 552 "p2\[0\]" "" } { 480 232 268 496 "p2\[3\]" "" } { 496 232 268 512 "p2\[2\]" "" } { 512 232 268 528 "p2\[1\]" "" } { 528 232 268 544 "p2\[0\]" "" } { 544 824 871 560 "p2\[3..0\]" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { p2[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "p3\[1\] " "Info: Pin p3\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { p3[1] } } } { "tdm.bdf" "" { Schematic "C:/Users/owner/Desktop/de2_lab/core/20181024/tdm/tdm.bdf" { { 568 64 232 584 "p3\[3\]" "" } { 584 64 232 600 "p3\[2\]" "" } { 600 64 232 616 "p3\[1\]" "" } { 616 64 232 632 "p3\[0\]" "" } { 560 232 268 576 "p3\[3\]" "" } { 576 232 268 592 "p3\[2\]" "" } { 592 232 268 608 "p3\[1\]" "" } { 608 232 268 624 "p3\[0\]" "" } { 688 824 871 704 "p3\[3..0\]" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { p3[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "p1\[2\] " "Info: Pin p1\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { p1[2] } } } { "tdm.bdf" "" { Schematic "C:/Users/owner/Desktop/de2_lab/core/20181024/tdm/tdm.bdf" { { 408 64 232 424 "p1\[3\]" "" } { 424 64 232 440 "p1\[2\]" "" } { 440 64 232 456 "p1\[1\]" "" } { 456 64 232 472 "p1\[0\]" "" } { 400 232 268 416 "p1\[3\]" "" } { 416 232 268 432 "p1\[2\]" "" } { 432 232 268 448 "p1\[1\]" "" } { 448 232 268 464 "p1\[0\]" "" } { 416 816 864 432 "p1\[3..0\]" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { p1[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "p0\[2\] " "Info: Pin p0\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { p0[2] } } } { "tdm.bdf" "" { Schematic "C:/Users/owner/Desktop/de2_lab/core/20181024/tdm/tdm.bdf" { { 328 64 232 344 "p0\[3\]" "" } { 344 64 232 360 "p0\[2\]" "" } { 360 64 232 376 "p0\[1\]" "" } { 376 64 232 392 "p0\[0\]" "" } { 296 816 864 312 "p0\[3..0\]" "" } { 320 232 268 336 "p0\[3\]" "" } { 336 232 268 352 "p0\[2\]" "" } { 352 232 268 368 "p0\[1\]" "" } { 368 232 268 384 "p0\[0\]" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { p0[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "p2\[2\] " "Info: Pin p2\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { p2[2] } } } { "tdm.bdf" "" { Schematic "C:/Users/owner/Desktop/de2_lab/core/20181024/tdm/tdm.bdf" { { 488 64 232 504 "p2\[3\]" "" } { 504 64 232 520 "p2\[2\]" "" } { 520 64 232 536 "p2\[1\]" "" } { 536 64 232 552 "p2\[0\]" "" } { 480 232 268 496 "p2\[3\]" "" } { 496 232 268 512 "p2\[2\]" "" } { 512 232 268 528 "p2\[1\]" "" } { 528 232 268 544 "p2\[0\]" "" } { 544 824 871 560 "p2\[3..0\]" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { p2[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "p3\[2\] " "Info: Pin p3\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { p3[2] } } } { "tdm.bdf" "" { Schematic "C:/Users/owner/Desktop/de2_lab/core/20181024/tdm/tdm.bdf" { { 568 64 232 584 "p3\[3\]" "" } { 584 64 232 600 "p3\[2\]" "" } { 600 64 232 616 "p3\[1\]" "" } { 616 64 232 632 "p3\[0\]" "" } { 560 232 268 576 "p3\[3\]" "" } { 576 232 268 592 "p3\[2\]" "" } { 592 232 268 608 "p3\[1\]" "" } { 608 232 268 624 "p3\[0\]" "" } { 688 824 871 704 "p3\[3..0\]" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { p3[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "p1\[3\] " "Info: Pin p1\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { p1[3] } } } { "tdm.bdf" "" { Schematic "C:/Users/owner/Desktop/de2_lab/core/20181024/tdm/tdm.bdf" { { 408 64 232 424 "p1\[3\]" "" } { 424 64 232 440 "p1\[2\]" "" } { 440 64 232 456 "p1\[1\]" "" } { 456 64 232 472 "p1\[0\]" "" } { 400 232 268 416 "p1\[3\]" "" } { 416 232 268 432 "p1\[2\]" "" } { 432 232 268 448 "p1\[1\]" "" } { 448 232 268 464 "p1\[0\]" "" } { 416 816 864 432 "p1\[3..0\]" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { p1[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "p0\[3\] " "Info: Pin p0\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { p0[3] } } } { "tdm.bdf" "" { Schematic "C:/Users/owner/Desktop/de2_lab/core/20181024/tdm/tdm.bdf" { { 328 64 232 344 "p0\[3\]" "" } { 344 64 232 360 "p0\[2\]" "" } { 360 64 232 376 "p0\[1\]" "" } { 376 64 232 392 "p0\[0\]" "" } { 296 816 864 312 "p0\[3..0\]" "" } { 320 232 268 336 "p0\[3\]" "" } { 336 232 268 352 "p0\[2\]" "" } { 352 232 268 368 "p0\[1\]" "" } { 368 232 268 384 "p0\[0\]" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { p0[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "p2\[3\] " "Info: Pin p2\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { p2[3] } } } { "tdm.bdf" "" { Schematic "C:/Users/owner/Desktop/de2_lab/core/20181024/tdm/tdm.bdf" { { 488 64 232 504 "p2\[3\]" "" } { 504 64 232 520 "p2\[2\]" "" } { 520 64 232 536 "p2\[1\]" "" } { 536 64 232 552 "p2\[0\]" "" } { 480 232 268 496 "p2\[3\]" "" } { 496 232 268 512 "p2\[2\]" "" } { 512 232 268 528 "p2\[1\]" "" } { 528 232 268 544 "p2\[0\]" "" } { 544 824 871 560 "p2\[3..0\]" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { p2[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "p3\[3\] " "Info: Pin p3\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { p3[3] } } } { "tdm.bdf" "" { Schematic "C:/Users/owner/Desktop/de2_lab/core/20181024/tdm/tdm.bdf" { { 568 64 232 584 "p3\[3\]" "" } { 584 64 232 600 "p3\[2\]" "" } { 600 64 232 616 "p3\[1\]" "" } { 616 64 232 632 "p3\[0\]" "" } { 560 232 268 576 "p3\[3\]" "" } { 576 232 268 592 "p3\[2\]" "" } { 592 232 268 608 "p3\[1\]" "" } { 608 232 268 624 "p3\[0\]" "" } { 688 824 871 704 "p3\[3..0\]" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { p3[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock (placed in PIN P2 (CLK2, LVDSCLK1p, Input)) " "Info: Automatically promoted node clock (placed in PIN P2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "count4:inst3\|lpm_counter:clock_divider\|cntr_k9i:auto_generated\|counter_reg_bit1a\[3\] " "Info: Destination node count4:inst3\|lpm_counter:clock_divider\|cntr_k9i:auto_generated\|counter_reg_bit1a\[3\]" {  } { { "db/cntr_k9i.tdf" "" { Text "C:/Users/owner/Desktop/de2_lab/core/20181024/tdm/db/cntr_k9i.tdf" 55 19 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { count4:inst3|lpm_counter:clock_divider|cntr_k9i:auto_generated|safe_q[3] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "count4:inst3\|lpm_counter:clock_divider\|cntr_k9i:auto_generated\|counter_reg_bit1a\[2\] " "Info: Destination node count4:inst3\|lpm_counter:clock_divider\|cntr_k9i:auto_generated\|counter_reg_bit1a\[2\]" {  } { { "db/cntr_k9i.tdf" "" { Text "C:/Users/owner/Desktop/de2_lab/core/20181024/tdm/db/cntr_k9i.tdf" 55 19 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { count4:inst3|lpm_counter:clock_divider|cntr_k9i:auto_generated|safe_q[2] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { clock } } } { "tdm.bdf" "" { Schematic "C:/Users/owner/Desktop/de2_lab/core/20181024/tdm/tdm.bdf" { { 152 200 368 168 "clock" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "decode4c:inst11\|x0  " "Info: Automatically promoted node decode4c:inst11\|x0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "shift4:inst5\|lpm_shiftreg:four_bit_shift\|_~18 " "Info: Destination node shift4:inst5\|lpm_shiftreg:four_bit_shift\|_~18" {  } { { "shift4.vhd" "" { Text "C:/Users/owner/Desktop/de2_lab/core/20181024/tdm/shift4.vhd" 23 0 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { shift4:inst5|lpm_shiftreg:four_bit_shift|_~18 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "shift4r:inst7\|lpm_shiftreg:four_bit_shift\|dffs\[3\] " "Info: Destination node shift4r:inst7\|lpm_shiftreg:four_bit_shift\|dffs\[3\]" {  } { { "LPM_SHIFTREG.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/LPM_SHIFTREG.tdf" 56 7 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { shift4r:inst7|lpm_shiftreg:four_bit_shift|dffs[3] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "shift4r:inst7\|lpm_shiftreg:four_bit_shift\|dffs\[2\] " "Info: Destination node shift4r:inst7\|lpm_shiftreg:four_bit_shift\|dffs\[2\]" {  } { { "LPM_SHIFTREG.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/LPM_SHIFTREG.tdf" 56 7 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { shift4r:inst7|lpm_shiftreg:four_bit_shift|dffs[2] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "shift4r:inst7\|lpm_shiftreg:four_bit_shift\|dffs\[1\] " "Info: Destination node shift4r:inst7\|lpm_shiftreg:four_bit_shift\|dffs\[1\]" {  } { { "LPM_SHIFTREG.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/LPM_SHIFTREG.tdf" 56 7 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { shift4r:inst7|lpm_shiftreg:four_bit_shift|dffs[1] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "shift4r:inst7\|lpm_shiftreg:four_bit_shift\|dffs\[0\] " "Info: Destination node shift4r:inst7\|lpm_shiftreg:four_bit_shift\|dffs\[0\]" {  } { { "LPM_SHIFTREG.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/LPM_SHIFTREG.tdf" 56 7 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { shift4r:inst7|lpm_shiftreg:four_bit_shift|dffs[0] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "shift4:inst5\|lpm_shiftreg:four_bit_shift\|_~19 " "Info: Destination node shift4:inst5\|lpm_shiftreg:four_bit_shift\|_~19" {  } { { "shift4.vhd" "" { Text "C:/Users/owner/Desktop/de2_lab/core/20181024/tdm/shift4.vhd" 23 0 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { shift4:inst5|lpm_shiftreg:four_bit_shift|_~19 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "shift4:inst5\|lpm_shiftreg:four_bit_shift\|_~20 " "Info: Destination node shift4:inst5\|lpm_shiftreg:four_bit_shift\|_~20" {  } { { "shift4.vhd" "" { Text "C:/Users/owner/Desktop/de2_lab/core/20181024/tdm/shift4.vhd" 23 0 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { shift4:inst5|lpm_shiftreg:four_bit_shift|_~20 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "decode4c.vhd" "" { Text "C:/Users/owner/Desktop/de2_lab/core/20181024/tdm/decode4c.vhd" 14 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { decode4c:inst11|x0 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "decode4c:inst11\|x2~1  " "Info: Automatically promoted node decode4c:inst11\|x2~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "shift4r:inst8\|lpm_shiftreg:four_bit_shift\|dffs\[3\] " "Info: Destination node shift4r:inst8\|lpm_shiftreg:four_bit_shift\|dffs\[3\]" {  } { { "LPM_SHIFTREG.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/LPM_SHIFTREG.tdf" 56 7 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { shift4r:inst8|lpm_shiftreg:four_bit_shift|dffs[3] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "shift4r:inst8\|lpm_shiftreg:four_bit_shift\|dffs\[2\] " "Info: Destination node shift4r:inst8\|lpm_shiftreg:four_bit_shift\|dffs\[2\]" {  } { { "LPM_SHIFTREG.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/LPM_SHIFTREG.tdf" 56 7 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { shift4r:inst8|lpm_shiftreg:four_bit_shift|dffs[2] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "shift4r:inst8\|lpm_shiftreg:four_bit_shift\|dffs\[1\] " "Info: Destination node shift4r:inst8\|lpm_shiftreg:four_bit_shift\|dffs\[1\]" {  } { { "LPM_SHIFTREG.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/LPM_SHIFTREG.tdf" 56 7 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { shift4r:inst8|lpm_shiftreg:four_bit_shift|dffs[1] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "shift4r:inst8\|lpm_shiftreg:four_bit_shift\|dffs\[0\] " "Info: Destination node shift4r:inst8\|lpm_shiftreg:four_bit_shift\|dffs\[0\]" {  } { { "LPM_SHIFTREG.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/LPM_SHIFTREG.tdf" 56 7 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { shift4r:inst8|lpm_shiftreg:four_bit_shift|dffs[0] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "decode4c.vhd" "" { Text "C:/Users/owner/Desktop/de2_lab/core/20181024/tdm/decode4c.vhd" 14 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { decode4c:inst11|x2~1 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "decode4c:inst11\|x2~2  " "Info: Automatically promoted node decode4c:inst11\|x2~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "shift4r:inst9\|lpm_shiftreg:four_bit_shift\|dffs\[3\] " "Info: Destination node shift4r:inst9\|lpm_shiftreg:four_bit_shift\|dffs\[3\]" {  } { { "LPM_SHIFTREG.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/LPM_SHIFTREG.tdf" 56 7 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { shift4r:inst9|lpm_shiftreg:four_bit_shift|dffs[3] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "shift4r:inst9\|lpm_shiftreg:four_bit_shift\|dffs\[2\] " "Info: Destination node shift4r:inst9\|lpm_shiftreg:four_bit_shift\|dffs\[2\]" {  } { { "LPM_SHIFTREG.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/LPM_SHIFTREG.tdf" 56 7 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { shift4r:inst9|lpm_shiftreg:four_bit_shift|dffs[2] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "shift4r:inst9\|lpm_shiftreg:four_bit_shift\|dffs\[1\] " "Info: Destination node shift4r:inst9\|lpm_shiftreg:four_bit_shift\|dffs\[1\]" {  } { { "LPM_SHIFTREG.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/LPM_SHIFTREG.tdf" 56 7 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { shift4r:inst9|lpm_shiftreg:four_bit_shift|dffs[1] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "shift4r:inst9\|lpm_shiftreg:four_bit_shift\|dffs\[0\] " "Info: Destination node shift4r:inst9\|lpm_shiftreg:four_bit_shift\|dffs\[0\]" {  } { { "LPM_SHIFTREG.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/LPM_SHIFTREG.tdf" 56 7 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { shift4r:inst9|lpm_shiftreg:four_bit_shift|dffs[0] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "decode4c.vhd" "" { Text "C:/Users/owner/Desktop/de2_lab/core/20181024/tdm/decode4c.vhd" 14 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { decode4c:inst11|x2~2 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "decode4c:inst11\|x2~3  " "Info: Automatically promoted node decode4c:inst11\|x2~3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "shift4r:inst10\|lpm_shiftreg:four_bit_shift\|dffs\[3\] " "Info: Destination node shift4r:inst10\|lpm_shiftreg:four_bit_shift\|dffs\[3\]" {  } { { "LPM_SHIFTREG.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/LPM_SHIFTREG.tdf" 56 7 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { shift4r:inst10|lpm_shiftreg:four_bit_shift|dffs[3] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "shift4r:inst10\|lpm_shiftreg:four_bit_shift\|dffs\[2\] " "Info: Destination node shift4r:inst10\|lpm_shiftreg:four_bit_shift\|dffs\[2\]" {  } { { "LPM_SHIFTREG.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/LPM_SHIFTREG.tdf" 56 7 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { shift4r:inst10|lpm_shiftreg:four_bit_shift|dffs[2] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "shift4r:inst10\|lpm_shiftreg:four_bit_shift\|dffs\[1\] " "Info: Destination node shift4r:inst10\|lpm_shiftreg:four_bit_shift\|dffs\[1\]" {  } { { "LPM_SHIFTREG.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/LPM_SHIFTREG.tdf" 56 7 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { shift4r:inst10|lpm_shiftreg:four_bit_shift|dffs[1] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "shift4r:inst10\|lpm_shiftreg:four_bit_shift\|dffs\[0\] " "Info: Destination node shift4r:inst10\|lpm_shiftreg:four_bit_shift\|dffs\[0\]" {  } { { "LPM_SHIFTREG.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/LPM_SHIFTREG.tdf" 56 7 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { shift4r:inst10|lpm_shiftreg:four_bit_shift|dffs[0] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "decode4c.vhd" "" { Text "C:/Users/owner/Desktop/de2_lab/core/20181024/tdm/decode4c.vhd" 14 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { decode4c:inst11|x2~3 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "key_0 (placed in PIN P1 (CLK3, LVDSCLK1n, Input)) " "Info: Automatically promoted node key_0 (placed in PIN P1 (CLK3, LVDSCLK1n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "shift4:inst5\|lpm_shiftreg:four_bit_shift\|_~18 " "Info: Destination node shift4:inst5\|lpm_shiftreg:four_bit_shift\|_~18" {  } { { "shift4.vhd" "" { Text "C:/Users/owner/Desktop/de2_lab/core/20181024/tdm/shift4.vhd" 23 0 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { shift4:inst5|lpm_shiftreg:four_bit_shift|_~18 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "shift4:inst5\|lpm_shiftreg:four_bit_shift\|_~19 " "Info: Destination node shift4:inst5\|lpm_shiftreg:four_bit_shift\|_~19" {  } { { "shift4.vhd" "" { Text "C:/Users/owner/Desktop/de2_lab/core/20181024/tdm/shift4.vhd" 23 0 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { shift4:inst5|lpm_shiftreg:four_bit_shift|_~19 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "shift4:inst5\|lpm_shiftreg:four_bit_shift\|_~20 " "Info: Destination node shift4:inst5\|lpm_shiftreg:four_bit_shift\|_~20" {  } { { "shift4.vhd" "" { Text "C:/Users/owner/Desktop/de2_lab/core/20181024/tdm/shift4.vhd" 23 0 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { shift4:inst5|lpm_shiftreg:four_bit_shift|_~20 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "shift4:inst5\|lpm_shiftreg:four_bit_shift\|_~10 " "Info: Destination node shift4:inst5\|lpm_shiftreg:four_bit_shift\|_~10" {  } { { "shift4.vhd" "" { Text "C:/Users/owner/Desktop/de2_lab/core/20181024/tdm/shift4.vhd" 23 0 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { shift4:inst5|lpm_shiftreg:four_bit_shift|_~10 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { key_0 } } } { "tdm.bdf" "" { Schematic "C:/Users/owner/Desktop/de2_lab/core/20181024/tdm/tdm.bdf" { { 168 200 368 184 "key_0" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { key_0 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "36 unused 3.3V 16 20 0 " "Info: Number of I/O pins in group: 36 (unused VREF, 3.3V VCCIO, 16 input, 20 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 62 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  62 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 57 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "2.046 ns register register " "Info: Estimated most critical path is register to register delay of 2.046 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns count4:inst3\|lpm_counter:clock_divider\|cntr_k9i:auto_generated\|safe_q\[2\] 1 REG LAB_X29_Y35 21 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X29_Y35; Fanout = 21; REG Node = 'count4:inst3\|lpm_counter:clock_divider\|cntr_k9i:auto_generated\|safe_q\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { count4:inst3|lpm_counter:clock_divider|cntr_k9i:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_k9i.tdf" "" { Text "C:/Users/owner/Desktop/de2_lab/core/20181024/tdm/db/cntr_k9i.tdf" 62 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.538 ns) + CELL(0.275 ns) 0.813 ns mux_4ch:inst1\|Mux0~0 2 COMB LAB_X30_Y35 1 " "Info: 2: + IC(0.538 ns) + CELL(0.275 ns) = 0.813 ns; Loc. = LAB_X30_Y35; Fanout = 1; COMB Node = 'mux_4ch:inst1\|Mux0~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.813 ns" { count4:inst3|lpm_counter:clock_divider|cntr_k9i:auto_generated|safe_q[2] mux_4ch:inst1|Mux0~0 } "NODE_NAME" } } { "mux_4ch.vhd" "" { Text "C:/Users/owner/Desktop/de2_lab/core/20181024/tdm/mux_4ch.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.271 ns) 1.374 ns mux_4ch:inst1\|Mux0~1 3 COMB LAB_X30_Y35 5 " "Info: 3: + IC(0.290 ns) + CELL(0.271 ns) = 1.374 ns; Loc. = LAB_X30_Y35; Fanout = 5; COMB Node = 'mux_4ch:inst1\|Mux0~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.561 ns" { mux_4ch:inst1|Mux0~0 mux_4ch:inst1|Mux0~1 } "NODE_NAME" } } { "mux_4ch.vhd" "" { Text "C:/Users/owner/Desktop/de2_lab/core/20181024/tdm/mux_4ch.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.588 ns) + CELL(0.084 ns) 2.046 ns shift4r:inst8\|lpm_shiftreg:four_bit_shift\|dffs\[3\] 4 REG LAB_X31_Y35 2 " "Info: 4: + IC(0.588 ns) + CELL(0.084 ns) = 2.046 ns; Loc. = LAB_X31_Y35; Fanout = 2; REG Node = 'shift4r:inst8\|lpm_shiftreg:four_bit_shift\|dffs\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.672 ns" { mux_4ch:inst1|Mux0~1 shift4r:inst8|lpm_shiftreg:four_bit_shift|dffs[3] } "NODE_NAME" } } { "LPM_SHIFTREG.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/LPM_SHIFTREG.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.630 ns ( 30.79 % ) " "Info: Total cell delay = 0.630 ns ( 30.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.416 ns ( 69.21 % ) " "Info: Total interconnect delay = 1.416 ns ( 69.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.046 ns" { count4:inst3|lpm_counter:clock_divider|cntr_k9i:auto_generated|safe_q[2] mux_4ch:inst1|Mux0~0 mux_4ch:inst1|Mux0~1 shift4r:inst8|lpm_shiftreg:four_bit_shift|dffs[3] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X22_Y24 X32_Y36 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X22_Y24 to location X32_Y36" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "20 " "Warning: Found 20 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led 0 " "Info: Pin \"led\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "b1 0 " "Info: Pin \"b1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "a1 0 " "Info: Pin \"a1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "tx_out 0 " "Info: Pin \"tx_out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out0\[3\] 0 " "Info: Pin \"out0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out0\[2\] 0 " "Info: Pin \"out0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out0\[1\] 0 " "Info: Pin \"out0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out0\[0\] 0 " "Info: Pin \"out0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out1\[3\] 0 " "Info: Pin \"out1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out1\[2\] 0 " "Info: Pin \"out1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out1\[1\] 0 " "Info: Pin \"out1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out1\[0\] 0 " "Info: Pin \"out1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out2\[3\] 0 " "Info: Pin \"out2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out2\[2\] 0 " "Info: Pin \"out2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out2\[1\] 0 " "Info: Pin \"out2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out2\[0\] 0 " "Info: Pin \"out2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out3\[3\] 0 " "Info: Pin \"out3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out3\[2\] 0 " "Info: Pin \"out3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out3\[1\] 0 " "Info: Pin \"out3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out3\[0\] 0 " "Info: Pin \"out3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "263 " "Info: Peak virtual memory: 263 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 24 03:11:33 2018 " "Info: Processing ended: Wed Oct 24 03:11:33 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Info: Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 24 03:11:35 2018 " "Info: Processing started: Wed Oct 24 03:11:35 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off tdm -c tdm " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off tdm -c tdm" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IPGMIO_CONDONE_ERROR_CHECKS_DISABLED" "" "Info: The Active Serial/Parallel mode CONF_DONE pin error check is disabled" {  } {  } 0 0 "The Active Serial/Parallel mode CONF_DONE pin error check is disabled" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "245 " "Info: Peak virtual memory: 245 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 24 03:11:39 2018 " "Info: Processing ended: Wed Oct 24 03:11:39 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 24 03:11:41 2018 " "Info: Processing started: Wed Oct 24 03:11:41 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off tdm -c tdm --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off tdm -c tdm --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "latch4:inst12\|lpm_latch:four_bit_latch\|latches\[3\] " "Warning: Node \"latch4:inst12\|lpm_latch:four_bit_latch\|latches\[3\]\" is a latch" {  } { { "LPM_LATCH.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/LPM_LATCH.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "latch4:inst12\|lpm_latch:four_bit_latch\|latches\[2\] " "Warning: Node \"latch4:inst12\|lpm_latch:four_bit_latch\|latches\[2\]\" is a latch" {  } { { "LPM_LATCH.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/LPM_LATCH.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "latch4:inst12\|lpm_latch:four_bit_latch\|latches\[1\] " "Warning: Node \"latch4:inst12\|lpm_latch:four_bit_latch\|latches\[1\]\" is a latch" {  } { { "LPM_LATCH.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/LPM_LATCH.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "latch4:inst12\|lpm_latch:four_bit_latch\|latches\[0\] " "Warning: Node \"latch4:inst12\|lpm_latch:four_bit_latch\|latches\[0\]\" is a latch" {  } { { "LPM_LATCH.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/LPM_LATCH.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "latch4:inst13\|lpm_latch:four_bit_latch\|latches\[3\] " "Warning: Node \"latch4:inst13\|lpm_latch:four_bit_latch\|latches\[3\]\" is a latch" {  } { { "LPM_LATCH.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/LPM_LATCH.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "latch4:inst13\|lpm_latch:four_bit_latch\|latches\[2\] " "Warning: Node \"latch4:inst13\|lpm_latch:four_bit_latch\|latches\[2\]\" is a latch" {  } { { "LPM_LATCH.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/LPM_LATCH.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "latch4:inst13\|lpm_latch:four_bit_latch\|latches\[1\] " "Warning: Node \"latch4:inst13\|lpm_latch:four_bit_latch\|latches\[1\]\" is a latch" {  } { { "LPM_LATCH.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/LPM_LATCH.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "latch4:inst13\|lpm_latch:four_bit_latch\|latches\[0\] " "Warning: Node \"latch4:inst13\|lpm_latch:four_bit_latch\|latches\[0\]\" is a latch" {  } { { "LPM_LATCH.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/LPM_LATCH.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "latch4:inst14\|lpm_latch:four_bit_latch\|latches\[3\] " "Warning: Node \"latch4:inst14\|lpm_latch:four_bit_latch\|latches\[3\]\" is a latch" {  } { { "LPM_LATCH.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/LPM_LATCH.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "latch4:inst14\|lpm_latch:four_bit_latch\|latches\[2\] " "Warning: Node \"latch4:inst14\|lpm_latch:four_bit_latch\|latches\[2\]\" is a latch" {  } { { "LPM_LATCH.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/LPM_LATCH.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "latch4:inst14\|lpm_latch:four_bit_latch\|latches\[1\] " "Warning: Node \"latch4:inst14\|lpm_latch:four_bit_latch\|latches\[1\]\" is a latch" {  } { { "LPM_LATCH.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/LPM_LATCH.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "latch4:inst14\|lpm_latch:four_bit_latch\|latches\[0\] " "Warning: Node \"latch4:inst14\|lpm_latch:four_bit_latch\|latches\[0\]\" is a latch" {  } { { "LPM_LATCH.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/LPM_LATCH.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "latch4:inst15\|lpm_latch:four_bit_latch\|latches\[3\] " "Warning: Node \"latch4:inst15\|lpm_latch:four_bit_latch\|latches\[3\]\" is a latch" {  } { { "LPM_LATCH.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/LPM_LATCH.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "latch4:inst15\|lpm_latch:four_bit_latch\|latches\[2\] " "Warning: Node \"latch4:inst15\|lpm_latch:four_bit_latch\|latches\[2\]\" is a latch" {  } { { "LPM_LATCH.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/LPM_LATCH.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "latch4:inst15\|lpm_latch:four_bit_latch\|latches\[1\] " "Warning: Node \"latch4:inst15\|lpm_latch:four_bit_latch\|latches\[1\]\" is a latch" {  } { { "LPM_LATCH.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/LPM_LATCH.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "latch4:inst15\|lpm_latch:four_bit_latch\|latches\[0\] " "Warning: Node \"latch4:inst15\|lpm_latch:four_bit_latch\|latches\[0\]\" is a latch" {  } { { "LPM_LATCH.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/LPM_LATCH.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "tdm.bdf" "" { Schematic "C:/Users/owner/Desktop/de2_lab/core/20181024/tdm/tdm.bdf" { { 152 200 368 168 "clock" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "6 " "Warning: Found 6 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "decode4c:inst11\|x2~3 " "Info: Detected gated clock \"decode4c:inst11\|x2~3\" as buffer" {  } { { "decode4c.vhd" "" { Text "C:/Users/owner/Desktop/de2_lab/core/20181024/tdm/decode4c.vhd" 14 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "decode4c:inst11\|x2~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "decode4c:inst11\|x2~2 " "Info: Detected gated clock \"decode4c:inst11\|x2~2\" as buffer" {  } { { "decode4c.vhd" "" { Text "C:/Users/owner/Desktop/de2_lab/core/20181024/tdm/decode4c.vhd" 14 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "decode4c:inst11\|x2~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "decode4c:inst11\|x2~1 " "Info: Detected gated clock \"decode4c:inst11\|x2~1\" as buffer" {  } { { "decode4c.vhd" "" { Text "C:/Users/owner/Desktop/de2_lab/core/20181024/tdm/decode4c.vhd" 14 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "decode4c:inst11\|x2~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "decode4c:inst11\|x0 " "Info: Detected gated clock \"decode4c:inst11\|x0\" as buffer" {  } { { "decode4c.vhd" "" { Text "C:/Users/owner/Desktop/de2_lab/core/20181024/tdm/decode4c.vhd" 14 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "decode4c:inst11\|x0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "count4:inst3\|lpm_counter:clock_divider\|cntr_k9i:auto_generated\|safe_q\[3\] " "Info: Detected ripple clock \"count4:inst3\|lpm_counter:clock_divider\|cntr_k9i:auto_generated\|safe_q\[3\]\" as buffer" {  } { { "db/cntr_k9i.tdf" "" { Text "C:/Users/owner/Desktop/de2_lab/core/20181024/tdm/db/cntr_k9i.tdf" 62 8 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "count4:inst3\|lpm_counter:clock_divider\|cntr_k9i:auto_generated\|safe_q\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "count4:inst3\|lpm_counter:clock_divider\|cntr_k9i:auto_generated\|safe_q\[2\] " "Info: Detected ripple clock \"count4:inst3\|lpm_counter:clock_divider\|cntr_k9i:auto_generated\|safe_q\[2\]\" as buffer" {  } { { "db/cntr_k9i.tdf" "" { Text "C:/Users/owner/Desktop/de2_lab/core/20181024/tdm/db/cntr_k9i.tdf" 62 8 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "count4:inst3\|lpm_counter:clock_divider\|cntr_k9i:auto_generated\|safe_q\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register count4:inst3\|lpm_counter:clock_divider\|cntr_k9i:auto_generated\|safe_q\[2\] register shift4r:inst8\|lpm_shiftreg:four_bit_shift\|dffs\[3\] 303.4 MHz 3.296 ns Internal " "Info: Clock \"clock\" has Internal fmax of 303.4 MHz between source register \"count4:inst3\|lpm_counter:clock_divider\|cntr_k9i:auto_generated\|safe_q\[2\]\" and destination register \"shift4r:inst8\|lpm_shiftreg:four_bit_shift\|dffs\[3\]\" (period= 3.296 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.094 ns + Longest register register " "Info: + Longest register to register delay is 2.094 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns count4:inst3\|lpm_counter:clock_divider\|cntr_k9i:auto_generated\|safe_q\[2\] 1 REG LCFF_X29_Y35_N11 21 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y35_N11; Fanout = 21; REG Node = 'count4:inst3\|lpm_counter:clock_divider\|cntr_k9i:auto_generated\|safe_q\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { count4:inst3|lpm_counter:clock_divider|cntr_k9i:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_k9i.tdf" "" { Text "C:/Users/owner/Desktop/de2_lab/core/20181024/tdm/db/cntr_k9i.tdf" 62 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.562 ns) + CELL(0.438 ns) 1.000 ns mux_4ch:inst1\|Mux0~0 2 COMB LCCOMB_X30_Y35_N2 1 " "Info: 2: + IC(0.562 ns) + CELL(0.438 ns) = 1.000 ns; Loc. = LCCOMB_X30_Y35_N2; Fanout = 1; COMB Node = 'mux_4ch:inst1\|Mux0~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.000 ns" { count4:inst3|lpm_counter:clock_divider|cntr_k9i:auto_generated|safe_q[2] mux_4ch:inst1|Mux0~0 } "NODE_NAME" } } { "mux_4ch.vhd" "" { Text "C:/Users/owner/Desktop/de2_lab/core/20181024/tdm/mux_4ch.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.150 ns) 1.398 ns mux_4ch:inst1\|Mux0~1 3 COMB LCCOMB_X30_Y35_N14 5 " "Info: 3: + IC(0.248 ns) + CELL(0.150 ns) = 1.398 ns; Loc. = LCCOMB_X30_Y35_N14; Fanout = 5; COMB Node = 'mux_4ch:inst1\|Mux0~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.398 ns" { mux_4ch:inst1|Mux0~0 mux_4ch:inst1|Mux0~1 } "NODE_NAME" } } { "mux_4ch.vhd" "" { Text "C:/Users/owner/Desktop/de2_lab/core/20181024/tdm/mux_4ch.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.463 ns) + CELL(0.149 ns) 2.010 ns shift4r:inst8\|lpm_shiftreg:four_bit_shift\|dffs\[3\]~feeder 4 COMB LCCOMB_X31_Y35_N0 1 " "Info: 4: + IC(0.463 ns) + CELL(0.149 ns) = 2.010 ns; Loc. = LCCOMB_X31_Y35_N0; Fanout = 1; COMB Node = 'shift4r:inst8\|lpm_shiftreg:four_bit_shift\|dffs\[3\]~feeder'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.612 ns" { mux_4ch:inst1|Mux0~1 shift4r:inst8|lpm_shiftreg:four_bit_shift|dffs[3]~feeder } "NODE_NAME" } } { "LPM_SHIFTREG.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/LPM_SHIFTREG.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.094 ns shift4r:inst8\|lpm_shiftreg:four_bit_shift\|dffs\[3\] 5 REG LCFF_X31_Y35_N1 2 " "Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 2.094 ns; Loc. = LCFF_X31_Y35_N1; Fanout = 2; REG Node = 'shift4r:inst8\|lpm_shiftreg:four_bit_shift\|dffs\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { shift4r:inst8|lpm_shiftreg:four_bit_shift|dffs[3]~feeder shift4r:inst8|lpm_shiftreg:four_bit_shift|dffs[3] } "NODE_NAME" } } { "LPM_SHIFTREG.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/LPM_SHIFTREG.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.821 ns ( 39.21 % ) " "Info: Total cell delay = 0.821 ns ( 39.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.273 ns ( 60.79 % ) " "Info: Total interconnect delay = 1.273 ns ( 60.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.094 ns" { count4:inst3|lpm_counter:clock_divider|cntr_k9i:auto_generated|safe_q[2] mux_4ch:inst1|Mux0~0 mux_4ch:inst1|Mux0~1 shift4r:inst8|lpm_shiftreg:four_bit_shift|dffs[3]~feeder shift4r:inst8|lpm_shiftreg:four_bit_shift|dffs[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.094 ns" { count4:inst3|lpm_counter:clock_divider|cntr_k9i:auto_generated|safe_q[2] {} mux_4ch:inst1|Mux0~0 {} mux_4ch:inst1|Mux0~1 {} shift4r:inst8|lpm_shiftreg:four_bit_shift|dffs[3]~feeder {} shift4r:inst8|lpm_shiftreg:four_bit_shift|dffs[3] {} } { 0.000ns 0.562ns 0.248ns 0.463ns 0.000ns } { 0.000ns 0.438ns 0.150ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.988 ns - Smallest " "Info: - Smallest clock skew is -0.988 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.698 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 2.698 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_P2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 3; CLK Node = 'clock'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "tdm.bdf" "" { Schematic "C:/Users/owner/Desktop/de2_lab/core/20181024/tdm/tdm.bdf" { { 152 200 368 168 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clock~clkctrl 2 COMB CLKCTRL_G3 34 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 34; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clock clock~clkctrl } "NODE_NAME" } } { "tdm.bdf" "" { Schematic "C:/Users/owner/Desktop/de2_lab/core/20181024/tdm/tdm.bdf" { { 152 200 368 168 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.044 ns) + CELL(0.537 ns) 2.698 ns shift4r:inst8\|lpm_shiftreg:four_bit_shift\|dffs\[3\] 3 REG LCFF_X31_Y35_N1 2 " "Info: 3: + IC(1.044 ns) + CELL(0.537 ns) = 2.698 ns; Loc. = LCFF_X31_Y35_N1; Fanout = 2; REG Node = 'shift4r:inst8\|lpm_shiftreg:four_bit_shift\|dffs\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.581 ns" { clock~clkctrl shift4r:inst8|lpm_shiftreg:four_bit_shift|dffs[3] } "NODE_NAME" } } { "LPM_SHIFTREG.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/LPM_SHIFTREG.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 56.93 % ) " "Info: Total cell delay = 1.536 ns ( 56.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.162 ns ( 43.07 % ) " "Info: Total interconnect delay = 1.162 ns ( 43.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.698 ns" { clock clock~clkctrl shift4r:inst8|lpm_shiftreg:four_bit_shift|dffs[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.698 ns" { clock {} clock~combout {} clock~clkctrl {} shift4r:inst8|lpm_shiftreg:four_bit_shift|dffs[3] {} } { 0.000ns 0.000ns 0.118ns 1.044ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 3.686 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 3.686 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_P2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 3; CLK Node = 'clock'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "tdm.bdf" "" { Schematic "C:/Users/owner/Desktop/de2_lab/core/20181024/tdm/tdm.bdf" { { 152 200 368 168 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.150 ns) + CELL(0.537 ns) 3.686 ns count4:inst3\|lpm_counter:clock_divider\|cntr_k9i:auto_generated\|safe_q\[2\] 2 REG LCFF_X29_Y35_N11 21 " "Info: 2: + IC(2.150 ns) + CELL(0.537 ns) = 3.686 ns; Loc. = LCFF_X29_Y35_N11; Fanout = 21; REG Node = 'count4:inst3\|lpm_counter:clock_divider\|cntr_k9i:auto_generated\|safe_q\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.687 ns" { clock count4:inst3|lpm_counter:clock_divider|cntr_k9i:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_k9i.tdf" "" { Text "C:/Users/owner/Desktop/de2_lab/core/20181024/tdm/db/cntr_k9i.tdf" 62 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 41.67 % ) " "Info: Total cell delay = 1.536 ns ( 41.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.150 ns ( 58.33 % ) " "Info: Total interconnect delay = 2.150 ns ( 58.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.686 ns" { clock count4:inst3|lpm_counter:clock_divider|cntr_k9i:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.686 ns" { clock {} clock~combout {} count4:inst3|lpm_counter:clock_divider|cntr_k9i:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 2.150ns } { 0.000ns 0.999ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.698 ns" { clock clock~clkctrl shift4r:inst8|lpm_shiftreg:four_bit_shift|dffs[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.698 ns" { clock {} clock~combout {} clock~clkctrl {} shift4r:inst8|lpm_shiftreg:four_bit_shift|dffs[3] {} } { 0.000ns 0.000ns 0.118ns 1.044ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.686 ns" { clock count4:inst3|lpm_counter:clock_divider|cntr_k9i:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.686 ns" { clock {} clock~combout {} count4:inst3|lpm_counter:clock_divider|cntr_k9i:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 2.150ns } { 0.000ns 0.999ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "db/cntr_k9i.tdf" "" { Text "C:/Users/owner/Desktop/de2_lab/core/20181024/tdm/db/cntr_k9i.tdf" 62 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "LPM_SHIFTREG.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/LPM_SHIFTREG.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.094 ns" { count4:inst3|lpm_counter:clock_divider|cntr_k9i:auto_generated|safe_q[2] mux_4ch:inst1|Mux0~0 mux_4ch:inst1|Mux0~1 shift4r:inst8|lpm_shiftreg:four_bit_shift|dffs[3]~feeder shift4r:inst8|lpm_shiftreg:four_bit_shift|dffs[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.094 ns" { count4:inst3|lpm_counter:clock_divider|cntr_k9i:auto_generated|safe_q[2] {} mux_4ch:inst1|Mux0~0 {} mux_4ch:inst1|Mux0~1 {} shift4r:inst8|lpm_shiftreg:four_bit_shift|dffs[3]~feeder {} shift4r:inst8|lpm_shiftreg:four_bit_shift|dffs[3] {} } { 0.000ns 0.562ns 0.248ns 0.463ns 0.000ns } { 0.000ns 0.438ns 0.150ns 0.149ns 0.084ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.698 ns" { clock clock~clkctrl shift4r:inst8|lpm_shiftreg:four_bit_shift|dffs[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.698 ns" { clock {} clock~combout {} clock~clkctrl {} shift4r:inst8|lpm_shiftreg:four_bit_shift|dffs[3] {} } { 0.000ns 0.000ns 0.118ns 1.044ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.686 ns" { clock count4:inst3|lpm_counter:clock_divider|cntr_k9i:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.686 ns" { clock {} clock~combout {} count4:inst3|lpm_counter:clock_divider|cntr_k9i:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 2.150ns } { 0.000ns 0.999ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clock 16 " "Warning: Circuit may not operate. Detected 16 non-operational path(s) clocked by clock \"clock\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "shift4r:inst7\|lpm_shiftreg:four_bit_shift\|dffs\[3\] latch4:inst12\|lpm_latch:four_bit_latch\|latches\[3\] clock 4.152 ns " "Info: Found hold time violation between source  pin or register \"shift4r:inst7\|lpm_shiftreg:four_bit_shift\|dffs\[3\]\" and destination pin or register \"latch4:inst12\|lpm_latch:four_bit_latch\|latches\[3\]\" for clock \"clock\" (Hold time is 4.152 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "4.725 ns + Largest " "Info: + Largest clock skew is 4.725 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 7.423 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 7.423 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_P2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 3; CLK Node = 'clock'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "tdm.bdf" "" { Schematic "C:/Users/owner/Desktop/de2_lab/core/20181024/tdm/tdm.bdf" { { 152 200 368 168 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.150 ns) + CELL(0.787 ns) 3.936 ns count4:inst3\|lpm_counter:clock_divider\|cntr_k9i:auto_generated\|safe_q\[3\] 2 REG LCFF_X29_Y35_N13 20 " "Info: 2: + IC(2.150 ns) + CELL(0.787 ns) = 3.936 ns; Loc. = LCFF_X29_Y35_N13; Fanout = 20; REG Node = 'count4:inst3\|lpm_counter:clock_divider\|cntr_k9i:auto_generated\|safe_q\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.937 ns" { clock count4:inst3|lpm_counter:clock_divider|cntr_k9i:auto_generated|safe_q[3] } "NODE_NAME" } } { "db/cntr_k9i.tdf" "" { Text "C:/Users/owner/Desktop/de2_lab/core/20181024/tdm/db/cntr_k9i.tdf" 62 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.592 ns) + CELL(0.398 ns) 4.926 ns decode4c:inst11\|x0 3 COMB LCCOMB_X30_Y35_N10 8 " "Info: 3: + IC(0.592 ns) + CELL(0.398 ns) = 4.926 ns; Loc. = LCCOMB_X30_Y35_N10; Fanout = 8; COMB Node = 'decode4c:inst11\|x0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.990 ns" { count4:inst3|lpm_counter:clock_divider|cntr_k9i:auto_generated|safe_q[3] decode4c:inst11|x0 } "NODE_NAME" } } { "decode4c.vhd" "" { Text "C:/Users/owner/Desktop/de2_lab/core/20181024/tdm/decode4c.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.924 ns) + CELL(0.000 ns) 5.850 ns decode4c:inst11\|x0~clkctrl 4 COMB CLKCTRL_G8 4 " "Info: 4: + IC(0.924 ns) + CELL(0.000 ns) = 5.850 ns; Loc. = CLKCTRL_G8; Fanout = 4; COMB Node = 'decode4c:inst11\|x0~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.924 ns" { decode4c:inst11|x0 decode4c:inst11|x0~clkctrl } "NODE_NAME" } } { "decode4c.vhd" "" { Text "C:/Users/owner/Desktop/de2_lab/core/20181024/tdm/decode4c.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.423 ns) + CELL(0.150 ns) 7.423 ns latch4:inst12\|lpm_latch:four_bit_latch\|latches\[3\] 5 REG LCCOMB_X30_Y35_N22 1 " "Info: 5: + IC(1.423 ns) + CELL(0.150 ns) = 7.423 ns; Loc. = LCCOMB_X30_Y35_N22; Fanout = 1; REG Node = 'latch4:inst12\|lpm_latch:four_bit_latch\|latches\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { decode4c:inst11|x0~clkctrl latch4:inst12|lpm_latch:four_bit_latch|latches[3] } "NODE_NAME" } } { "LPM_LATCH.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/LPM_LATCH.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.334 ns ( 31.44 % ) " "Info: Total cell delay = 2.334 ns ( 31.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.089 ns ( 68.56 % ) " "Info: Total interconnect delay = 5.089 ns ( 68.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.423 ns" { clock count4:inst3|lpm_counter:clock_divider|cntr_k9i:auto_generated|safe_q[3] decode4c:inst11|x0 decode4c:inst11|x0~clkctrl latch4:inst12|lpm_latch:four_bit_latch|latches[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.423 ns" { clock {} clock~combout {} count4:inst3|lpm_counter:clock_divider|cntr_k9i:auto_generated|safe_q[3] {} decode4c:inst11|x0 {} decode4c:inst11|x0~clkctrl {} latch4:inst12|lpm_latch:four_bit_latch|latches[3] {} } { 0.000ns 0.000ns 2.150ns 0.592ns 0.924ns 1.423ns } { 0.000ns 0.999ns 0.787ns 0.398ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.698 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to source register is 2.698 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_P2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 3; CLK Node = 'clock'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "tdm.bdf" "" { Schematic "C:/Users/owner/Desktop/de2_lab/core/20181024/tdm/tdm.bdf" { { 152 200 368 168 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clock~clkctrl 2 COMB CLKCTRL_G3 34 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 34; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clock clock~clkctrl } "NODE_NAME" } } { "tdm.bdf" "" { Schematic "C:/Users/owner/Desktop/de2_lab/core/20181024/tdm/tdm.bdf" { { 152 200 368 168 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.044 ns) + CELL(0.537 ns) 2.698 ns shift4r:inst7\|lpm_shiftreg:four_bit_shift\|dffs\[3\] 3 REG LCFF_X30_Y35_N23 2 " "Info: 3: + IC(1.044 ns) + CELL(0.537 ns) = 2.698 ns; Loc. = LCFF_X30_Y35_N23; Fanout = 2; REG Node = 'shift4r:inst7\|lpm_shiftreg:four_bit_shift\|dffs\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.581 ns" { clock~clkctrl shift4r:inst7|lpm_shiftreg:four_bit_shift|dffs[3] } "NODE_NAME" } } { "LPM_SHIFTREG.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/LPM_SHIFTREG.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 56.93 % ) " "Info: Total cell delay = 1.536 ns ( 56.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.162 ns ( 43.07 % ) " "Info: Total interconnect delay = 1.162 ns ( 43.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.698 ns" { clock clock~clkctrl shift4r:inst7|lpm_shiftreg:four_bit_shift|dffs[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.698 ns" { clock {} clock~combout {} clock~clkctrl {} shift4r:inst7|lpm_shiftreg:four_bit_shift|dffs[3] {} } { 0.000ns 0.000ns 0.118ns 1.044ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.423 ns" { clock count4:inst3|lpm_counter:clock_divider|cntr_k9i:auto_generated|safe_q[3] decode4c:inst11|x0 decode4c:inst11|x0~clkctrl latch4:inst12|lpm_latch:four_bit_latch|latches[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.423 ns" { clock {} clock~combout {} count4:inst3|lpm_counter:clock_divider|cntr_k9i:auto_generated|safe_q[3] {} decode4c:inst11|x0 {} decode4c:inst11|x0~clkctrl {} latch4:inst12|lpm_latch:four_bit_latch|latches[3] {} } { 0.000ns 0.000ns 2.150ns 0.592ns 0.924ns 1.423ns } { 0.000ns 0.999ns 0.787ns 0.398ns 0.000ns 0.150ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.698 ns" { clock clock~clkctrl shift4r:inst7|lpm_shiftreg:four_bit_shift|dffs[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.698 ns" { clock {} clock~combout {} clock~clkctrl {} shift4r:inst7|lpm_shiftreg:four_bit_shift|dffs[3] {} } { 0.000ns 0.000ns 0.118ns 1.044ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "LPM_SHIFTREG.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/LPM_SHIFTREG.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.323 ns - Shortest register register " "Info: - Shortest register to register delay is 0.323 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns shift4r:inst7\|lpm_shiftreg:four_bit_shift\|dffs\[3\] 1 REG LCFF_X30_Y35_N23 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y35_N23; Fanout = 2; REG Node = 'shift4r:inst7\|lpm_shiftreg:four_bit_shift\|dffs\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { shift4r:inst7|lpm_shiftreg:four_bit_shift|dffs[3] } "NODE_NAME" } } { "LPM_SHIFTREG.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/LPM_SHIFTREG.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns latch4:inst12\|lpm_latch:four_bit_latch\|latches\[3\] 2 REG LCCOMB_X30_Y35_N22 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X30_Y35_N22; Fanout = 1; REG Node = 'latch4:inst12\|lpm_latch:four_bit_latch\|latches\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { shift4r:inst7|lpm_shiftreg:four_bit_shift|dffs[3] latch4:inst12|lpm_latch:four_bit_latch|latches[3] } "NODE_NAME" } } { "LPM_LATCH.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/LPM_LATCH.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.323 ns ( 100.00 % ) " "Info: Total cell delay = 0.323 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { shift4r:inst7|lpm_shiftreg:four_bit_shift|dffs[3] latch4:inst12|lpm_latch:four_bit_latch|latches[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "0.323 ns" { shift4r:inst7|lpm_shiftreg:four_bit_shift|dffs[3] {} latch4:inst12|lpm_latch:four_bit_latch|latches[3] {} } { 0.000ns 0.000ns } { 0.000ns 0.323ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "LPM_LATCH.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/LPM_LATCH.tdf" 53 10 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.423 ns" { clock count4:inst3|lpm_counter:clock_divider|cntr_k9i:auto_generated|safe_q[3] decode4c:inst11|x0 decode4c:inst11|x0~clkctrl latch4:inst12|lpm_latch:four_bit_latch|latches[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.423 ns" { clock {} clock~combout {} count4:inst3|lpm_counter:clock_divider|cntr_k9i:auto_generated|safe_q[3] {} decode4c:inst11|x0 {} decode4c:inst11|x0~clkctrl {} latch4:inst12|lpm_latch:four_bit_latch|latches[3] {} } { 0.000ns 0.000ns 2.150ns 0.592ns 0.924ns 1.423ns } { 0.000ns 0.999ns 0.787ns 0.398ns 0.000ns 0.150ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.698 ns" { clock clock~clkctrl shift4r:inst7|lpm_shiftreg:four_bit_shift|dffs[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.698 ns" { clock {} clock~combout {} clock~clkctrl {} shift4r:inst7|lpm_shiftreg:four_bit_shift|dffs[3] {} } { 0.000ns 0.000ns 0.118ns 1.044ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { shift4r:inst7|lpm_shiftreg:four_bit_shift|dffs[3] latch4:inst12|lpm_latch:four_bit_latch|latches[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "0.323 ns" { shift4r:inst7|lpm_shiftreg:four_bit_shift|dffs[3] {} latch4:inst12|lpm_latch:four_bit_latch|latches[3] {} } { 0.000ns 0.000ns } { 0.000ns 0.323ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "shift4:inst5\|lpm_shiftreg:four_bit_shift\|dffs\[3\] p0\[3\] clock 4.127 ns register " "Info: tsu for register \"shift4:inst5\|lpm_shiftreg:four_bit_shift\|dffs\[3\]\" (data pin = \"p0\[3\]\", clock pin = \"clock\") is 4.127 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.860 ns + Longest pin register " "Info: + Longest pin to register delay is 6.860 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns p0\[3\] 1 PIN PIN_E5 1 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_E5; Fanout = 1; PIN Node = 'p0\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { p0[3] } "NODE_NAME" } } { "tdm.bdf" "" { Schematic "C:/Users/owner/Desktop/de2_lab/core/20181024/tdm/tdm.bdf" { { 328 64 232 344 "p0\[3\]" "" } { 344 64 232 360 "p0\[2\]" "" } { 360 64 232 376 "p0\[1\]" "" } { 376 64 232 392 "p0\[0\]" "" } { 296 816 864 312 "p0\[3..0\]" "" } { 320 232 268 336 "p0\[3\]" "" } { 336 232 268 352 "p0\[2\]" "" } { 352 232 268 368 "p0\[1\]" "" } { 368 232 268 384 "p0\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.514 ns) + CELL(0.420 ns) 6.776 ns shift4:inst5\|lpm_shiftreg:four_bit_shift\|_~10 2 COMB LCCOMB_X27_Y35_N6 1 " "Info: 2: + IC(5.514 ns) + CELL(0.420 ns) = 6.776 ns; Loc. = LCCOMB_X27_Y35_N6; Fanout = 1; COMB Node = 'shift4:inst5\|lpm_shiftreg:four_bit_shift\|_~10'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.934 ns" { p0[3] shift4:inst5|lpm_shiftreg:four_bit_shift|_~10 } "NODE_NAME" } } { "shift4.vhd" "" { Text "C:/Users/owner/Desktop/de2_lab/core/20181024/tdm/shift4.vhd" 23 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 6.860 ns shift4:inst5\|lpm_shiftreg:four_bit_shift\|dffs\[3\] 3 REG LCFF_X27_Y35_N7 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 6.860 ns; Loc. = LCFF_X27_Y35_N7; Fanout = 1; REG Node = 'shift4:inst5\|lpm_shiftreg:four_bit_shift\|dffs\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { shift4:inst5|lpm_shiftreg:four_bit_shift|_~10 shift4:inst5|lpm_shiftreg:four_bit_shift|dffs[3] } "NODE_NAME" } } { "LPM_SHIFTREG.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/LPM_SHIFTREG.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.346 ns ( 19.62 % ) " "Info: Total cell delay = 1.346 ns ( 19.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.514 ns ( 80.38 % ) " "Info: Total interconnect delay = 5.514 ns ( 80.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.860 ns" { p0[3] shift4:inst5|lpm_shiftreg:four_bit_shift|_~10 shift4:inst5|lpm_shiftreg:four_bit_shift|dffs[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.860 ns" { p0[3] {} p0[3]~combout {} shift4:inst5|lpm_shiftreg:four_bit_shift|_~10 {} shift4:inst5|lpm_shiftreg:four_bit_shift|dffs[3] {} } { 0.000ns 0.000ns 5.514ns 0.000ns } { 0.000ns 0.842ns 0.420ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "LPM_SHIFTREG.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/LPM_SHIFTREG.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.697 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 2.697 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_P2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 3; CLK Node = 'clock'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "tdm.bdf" "" { Schematic "C:/Users/owner/Desktop/de2_lab/core/20181024/tdm/tdm.bdf" { { 152 200 368 168 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clock~clkctrl 2 COMB CLKCTRL_G3 34 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 34; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clock clock~clkctrl } "NODE_NAME" } } { "tdm.bdf" "" { Schematic "C:/Users/owner/Desktop/de2_lab/core/20181024/tdm/tdm.bdf" { { 152 200 368 168 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.043 ns) + CELL(0.537 ns) 2.697 ns shift4:inst5\|lpm_shiftreg:four_bit_shift\|dffs\[3\] 3 REG LCFF_X27_Y35_N7 1 " "Info: 3: + IC(1.043 ns) + CELL(0.537 ns) = 2.697 ns; Loc. = LCFF_X27_Y35_N7; Fanout = 1; REG Node = 'shift4:inst5\|lpm_shiftreg:four_bit_shift\|dffs\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.580 ns" { clock~clkctrl shift4:inst5|lpm_shiftreg:four_bit_shift|dffs[3] } "NODE_NAME" } } { "LPM_SHIFTREG.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/LPM_SHIFTREG.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 56.95 % ) " "Info: Total cell delay = 1.536 ns ( 56.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.161 ns ( 43.05 % ) " "Info: Total interconnect delay = 1.161 ns ( 43.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.697 ns" { clock clock~clkctrl shift4:inst5|lpm_shiftreg:four_bit_shift|dffs[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.697 ns" { clock {} clock~combout {} clock~clkctrl {} shift4:inst5|lpm_shiftreg:four_bit_shift|dffs[3] {} } { 0.000ns 0.000ns 0.118ns 1.043ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.860 ns" { p0[3] shift4:inst5|lpm_shiftreg:four_bit_shift|_~10 shift4:inst5|lpm_shiftreg:four_bit_shift|dffs[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.860 ns" { p0[3] {} p0[3]~combout {} shift4:inst5|lpm_shiftreg:four_bit_shift|_~10 {} shift4:inst5|lpm_shiftreg:four_bit_shift|dffs[3] {} } { 0.000ns 0.000ns 5.514ns 0.000ns } { 0.000ns 0.842ns 0.420ns 0.084ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.697 ns" { clock clock~clkctrl shift4:inst5|lpm_shiftreg:four_bit_shift|dffs[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.697 ns" { clock {} clock~combout {} clock~clkctrl {} shift4:inst5|lpm_shiftreg:four_bit_shift|dffs[3] {} } { 0.000ns 0.000ns 0.118ns 1.043ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock out0\[2\] latch4:inst12\|lpm_latch:four_bit_latch\|latches\[2\] 11.481 ns register " "Info: tco from clock \"clock\" to destination pin \"out0\[2\]\" through register \"latch4:inst12\|lpm_latch:four_bit_latch\|latches\[2\]\" is 11.481 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 7.423 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 7.423 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_P2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 3; CLK Node = 'clock'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "tdm.bdf" "" { Schematic "C:/Users/owner/Desktop/de2_lab/core/20181024/tdm/tdm.bdf" { { 152 200 368 168 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.150 ns) + CELL(0.787 ns) 3.936 ns count4:inst3\|lpm_counter:clock_divider\|cntr_k9i:auto_generated\|safe_q\[3\] 2 REG LCFF_X29_Y35_N13 20 " "Info: 2: + IC(2.150 ns) + CELL(0.787 ns) = 3.936 ns; Loc. = LCFF_X29_Y35_N13; Fanout = 20; REG Node = 'count4:inst3\|lpm_counter:clock_divider\|cntr_k9i:auto_generated\|safe_q\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.937 ns" { clock count4:inst3|lpm_counter:clock_divider|cntr_k9i:auto_generated|safe_q[3] } "NODE_NAME" } } { "db/cntr_k9i.tdf" "" { Text "C:/Users/owner/Desktop/de2_lab/core/20181024/tdm/db/cntr_k9i.tdf" 62 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.592 ns) + CELL(0.398 ns) 4.926 ns decode4c:inst11\|x0 3 COMB LCCOMB_X30_Y35_N10 8 " "Info: 3: + IC(0.592 ns) + CELL(0.398 ns) = 4.926 ns; Loc. = LCCOMB_X30_Y35_N10; Fanout = 8; COMB Node = 'decode4c:inst11\|x0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.990 ns" { count4:inst3|lpm_counter:clock_divider|cntr_k9i:auto_generated|safe_q[3] decode4c:inst11|x0 } "NODE_NAME" } } { "decode4c.vhd" "" { Text "C:/Users/owner/Desktop/de2_lab/core/20181024/tdm/decode4c.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.924 ns) + CELL(0.000 ns) 5.850 ns decode4c:inst11\|x0~clkctrl 4 COMB CLKCTRL_G8 4 " "Info: 4: + IC(0.924 ns) + CELL(0.000 ns) = 5.850 ns; Loc. = CLKCTRL_G8; Fanout = 4; COMB Node = 'decode4c:inst11\|x0~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.924 ns" { decode4c:inst11|x0 decode4c:inst11|x0~clkctrl } "NODE_NAME" } } { "decode4c.vhd" "" { Text "C:/Users/owner/Desktop/de2_lab/core/20181024/tdm/decode4c.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.423 ns) + CELL(0.150 ns) 7.423 ns latch4:inst12\|lpm_latch:four_bit_latch\|latches\[2\] 5 REG LCCOMB_X30_Y35_N16 1 " "Info: 5: + IC(1.423 ns) + CELL(0.150 ns) = 7.423 ns; Loc. = LCCOMB_X30_Y35_N16; Fanout = 1; REG Node = 'latch4:inst12\|lpm_latch:four_bit_latch\|latches\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { decode4c:inst11|x0~clkctrl latch4:inst12|lpm_latch:four_bit_latch|latches[2] } "NODE_NAME" } } { "LPM_LATCH.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/LPM_LATCH.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.334 ns ( 31.44 % ) " "Info: Total cell delay = 2.334 ns ( 31.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.089 ns ( 68.56 % ) " "Info: Total interconnect delay = 5.089 ns ( 68.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.423 ns" { clock count4:inst3|lpm_counter:clock_divider|cntr_k9i:auto_generated|safe_q[3] decode4c:inst11|x0 decode4c:inst11|x0~clkctrl latch4:inst12|lpm_latch:four_bit_latch|latches[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.423 ns" { clock {} clock~combout {} count4:inst3|lpm_counter:clock_divider|cntr_k9i:auto_generated|safe_q[3] {} decode4c:inst11|x0 {} decode4c:inst11|x0~clkctrl {} latch4:inst12|lpm_latch:four_bit_latch|latches[2] {} } { 0.000ns 0.000ns 2.150ns 0.592ns 0.924ns 1.423ns } { 0.000ns 0.999ns 0.787ns 0.398ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "LPM_LATCH.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/LPM_LATCH.tdf" 53 10 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.058 ns + Longest register pin " "Info: + Longest register to pin delay is 4.058 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns latch4:inst12\|lpm_latch:four_bit_latch\|latches\[2\] 1 REG LCCOMB_X30_Y35_N16 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X30_Y35_N16; Fanout = 1; REG Node = 'latch4:inst12\|lpm_latch:four_bit_latch\|latches\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { latch4:inst12|lpm_latch:four_bit_latch|latches[2] } "NODE_NAME" } } { "LPM_LATCH.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/LPM_LATCH.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.260 ns) + CELL(2.798 ns) 4.058 ns out0\[2\] 2 PIN PIN_B16 0 " "Info: 2: + IC(1.260 ns) + CELL(2.798 ns) = 4.058 ns; Loc. = PIN_B16; Fanout = 0; PIN Node = 'out0\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.058 ns" { latch4:inst12|lpm_latch:four_bit_latch|latches[2] out0[2] } "NODE_NAME" } } { "tdm.bdf" "" { Schematic "C:/Users/owner/Desktop/de2_lab/core/20181024/tdm/tdm.bdf" { { 248 1944 2120 264 "out0\[3\]" "" } { 264 1944 2120 280 "out0\[2\]" "" } { 280 1944 2120 296 "out0\[1\]" "" } { 296 1944 2120 312 "out0\[0\]" "" } { 248 1792 1849 264 "out0\[3..0\]" "" } { 240 1896 1944 256 "out0\[3\]" "" } { 256 1896 1944 272 "out0\[2\]" "" } { 272 1896 1944 288 "out0\[1\]" "" } { 288 1896 1944 304 "out0\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.798 ns ( 68.95 % ) " "Info: Total cell delay = 2.798 ns ( 68.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.260 ns ( 31.05 % ) " "Info: Total interconnect delay = 1.260 ns ( 31.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.058 ns" { latch4:inst12|lpm_latch:four_bit_latch|latches[2] out0[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.058 ns" { latch4:inst12|lpm_latch:four_bit_latch|latches[2] {} out0[2] {} } { 0.000ns 1.260ns } { 0.000ns 2.798ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.423 ns" { clock count4:inst3|lpm_counter:clock_divider|cntr_k9i:auto_generated|safe_q[3] decode4c:inst11|x0 decode4c:inst11|x0~clkctrl latch4:inst12|lpm_latch:four_bit_latch|latches[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.423 ns" { clock {} clock~combout {} count4:inst3|lpm_counter:clock_divider|cntr_k9i:auto_generated|safe_q[3] {} decode4c:inst11|x0 {} decode4c:inst11|x0~clkctrl {} latch4:inst12|lpm_latch:four_bit_latch|latches[2] {} } { 0.000ns 0.000ns 2.150ns 0.592ns 0.924ns 1.423ns } { 0.000ns 0.999ns 0.787ns 0.398ns 0.000ns 0.150ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.058 ns" { latch4:inst12|lpm_latch:four_bit_latch|latches[2] out0[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.058 ns" { latch4:inst12|lpm_latch:four_bit_latch|latches[2] {} out0[2] {} } { 0.000ns 1.260ns } { 0.000ns 2.798ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "shift4:inst6\|lpm_shiftreg:four_bit_shift\|dffs\[0\] p1\[0\] clock 0.596 ns register " "Info: th for register \"shift4:inst6\|lpm_shiftreg:four_bit_shift\|dffs\[0\]\" (data pin = \"p1\[0\]\", clock pin = \"clock\") is 0.596 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.698 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 2.698 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_P2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 3; CLK Node = 'clock'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "tdm.bdf" "" { Schematic "C:/Users/owner/Desktop/de2_lab/core/20181024/tdm/tdm.bdf" { { 152 200 368 168 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clock~clkctrl 2 COMB CLKCTRL_G3 34 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 34; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clock clock~clkctrl } "NODE_NAME" } } { "tdm.bdf" "" { Schematic "C:/Users/owner/Desktop/de2_lab/core/20181024/tdm/tdm.bdf" { { 152 200 368 168 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.044 ns) + CELL(0.537 ns) 2.698 ns shift4:inst6\|lpm_shiftreg:four_bit_shift\|dffs\[0\] 3 REG LCFF_X28_Y35_N25 2 " "Info: 3: + IC(1.044 ns) + CELL(0.537 ns) = 2.698 ns; Loc. = LCFF_X28_Y35_N25; Fanout = 2; REG Node = 'shift4:inst6\|lpm_shiftreg:four_bit_shift\|dffs\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.581 ns" { clock~clkctrl shift4:inst6|lpm_shiftreg:four_bit_shift|dffs[0] } "NODE_NAME" } } { "LPM_SHIFTREG.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/LPM_SHIFTREG.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 56.93 % ) " "Info: Total cell delay = 1.536 ns ( 56.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.162 ns ( 43.07 % ) " "Info: Total interconnect delay = 1.162 ns ( 43.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.698 ns" { clock clock~clkctrl shift4:inst6|lpm_shiftreg:four_bit_shift|dffs[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.698 ns" { clock {} clock~combout {} clock~clkctrl {} shift4:inst6|lpm_shiftreg:four_bit_shift|dffs[0] {} } { 0.000ns 0.000ns 0.118ns 1.044ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "LPM_SHIFTREG.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/LPM_SHIFTREG.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.368 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.368 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns p1\[0\] 1 PIN PIN_C13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 1; PIN Node = 'p1\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { p1[0] } "NODE_NAME" } } { "tdm.bdf" "" { Schematic "C:/Users/owner/Desktop/de2_lab/core/20181024/tdm/tdm.bdf" { { 408 64 232 424 "p1\[3\]" "" } { 424 64 232 440 "p1\[2\]" "" } { 440 64 232 456 "p1\[1\]" "" } { 456 64 232 472 "p1\[0\]" "" } { 400 232 268 416 "p1\[3\]" "" } { 416 232 268 432 "p1\[2\]" "" } { 432 232 268 448 "p1\[1\]" "" } { 448 232 268 464 "p1\[0\]" "" } { 416 816 864 432 "p1\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.867 ns) + CELL(0.438 ns) 2.284 ns shift4:inst6\|lpm_shiftreg:four_bit_shift\|_~18 2 COMB LCCOMB_X28_Y35_N24 1 " "Info: 2: + IC(0.867 ns) + CELL(0.438 ns) = 2.284 ns; Loc. = LCCOMB_X28_Y35_N24; Fanout = 1; COMB Node = 'shift4:inst6\|lpm_shiftreg:four_bit_shift\|_~18'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.305 ns" { p1[0] shift4:inst6|lpm_shiftreg:four_bit_shift|_~18 } "NODE_NAME" } } { "shift4.vhd" "" { Text "C:/Users/owner/Desktop/de2_lab/core/20181024/tdm/shift4.vhd" 23 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.368 ns shift4:inst6\|lpm_shiftreg:four_bit_shift\|dffs\[0\] 3 REG LCFF_X28_Y35_N25 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.368 ns; Loc. = LCFF_X28_Y35_N25; Fanout = 2; REG Node = 'shift4:inst6\|lpm_shiftreg:four_bit_shift\|dffs\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { shift4:inst6|lpm_shiftreg:four_bit_shift|_~18 shift4:inst6|lpm_shiftreg:four_bit_shift|dffs[0] } "NODE_NAME" } } { "LPM_SHIFTREG.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/LPM_SHIFTREG.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.501 ns ( 63.39 % ) " "Info: Total cell delay = 1.501 ns ( 63.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.867 ns ( 36.61 % ) " "Info: Total interconnect delay = 0.867 ns ( 36.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.368 ns" { p1[0] shift4:inst6|lpm_shiftreg:four_bit_shift|_~18 shift4:inst6|lpm_shiftreg:four_bit_shift|dffs[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.368 ns" { p1[0] {} p1[0]~combout {} shift4:inst6|lpm_shiftreg:four_bit_shift|_~18 {} shift4:inst6|lpm_shiftreg:four_bit_shift|dffs[0] {} } { 0.000ns 0.000ns 0.867ns 0.000ns } { 0.000ns 0.979ns 0.438ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.698 ns" { clock clock~clkctrl shift4:inst6|lpm_shiftreg:four_bit_shift|dffs[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.698 ns" { clock {} clock~combout {} clock~clkctrl {} shift4:inst6|lpm_shiftreg:four_bit_shift|dffs[0] {} } { 0.000ns 0.000ns 0.118ns 1.044ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.368 ns" { p1[0] shift4:inst6|lpm_shiftreg:four_bit_shift|_~18 shift4:inst6|lpm_shiftreg:four_bit_shift|dffs[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.368 ns" { p1[0] {} p1[0]~combout {} shift4:inst6|lpm_shiftreg:four_bit_shift|_~18 {} shift4:inst6|lpm_shiftreg:four_bit_shift|dffs[0] {} } { 0.000ns 0.000ns 0.867ns 0.000ns } { 0.000ns 0.979ns 0.438ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 20 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "165 " "Info: Peak virtual memory: 165 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 24 03:11:42 2018 " "Info: Processing ended: Wed Oct 24 03:11:42 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 32 s " "Info: Quartus II Full Compilation was successful. 0 errors, 32 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
