// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition"

// DATE "04/11/2023 18:42:21"

// 
// Device: Altera 5CEBA4F23C7 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Aula7 (
	CLOCK_50,
	KEY,
	KEY_RST,
	LEDR,
	SW,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5,
	Reg_retorno,
	ENTRADAX_ULA,
	ENTRADAY_ULA,
	SAIDA_ULTA,
	SELE_ULA,
	HABILITASW,
	HABLITAHEX,
	OUT_HEXTESTE,
	WRITETESTE,
	READTESTE);
input 	CLOCK_50;
input 	[3:0] KEY;
input 	KEY_RST;
output 	[9:0] LEDR;
input 	[9:0] SW;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[6:0] HEX4;
output 	[6:0] HEX5;
output 	[7:0] Reg_retorno;
output 	[7:0] ENTRADAX_ULA;
output 	[7:0] ENTRADAY_ULA;
output 	[7:0] SAIDA_ULTA;
output 	[1:0] SELE_ULA;
output 	HABILITASW;
output 	HABLITAHEX;
output 	[3:0] OUT_HEXTESTE;
output 	WRITETESTE;
output 	READTESTE;

// Design Ports Information
// LEDR[0]	=>  Location: PIN_AA2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[1]	=>  Location: PIN_AA1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[2]	=>  Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[3]	=>  Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[4]	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[5]	=>  Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[6]	=>  Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[7]	=>  Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[8]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[9]	=>  Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[0]	=>  Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[1]	=>  Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[2]	=>  Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[3]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[4]	=>  Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[5]	=>  Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[6]	=>  Location: PIN_AA22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[0]	=>  Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[1]	=>  Location: PIN_AB20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[2]	=>  Location: PIN_AA19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[3]	=>  Location: PIN_AA18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[4]	=>  Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[5]	=>  Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[6]	=>  Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[0]	=>  Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[1]	=>  Location: PIN_AB17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[2]	=>  Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[3]	=>  Location: PIN_Y14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[4]	=>  Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[5]	=>  Location: PIN_AB22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[6]	=>  Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[0]	=>  Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[1]	=>  Location: PIN_W16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[2]	=>  Location: PIN_Y17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[3]	=>  Location: PIN_V16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[4]	=>  Location: PIN_U17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[5]	=>  Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[6]	=>  Location: PIN_V19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[0]	=>  Location: PIN_U20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[1]	=>  Location: PIN_Y20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[2]	=>  Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[3]	=>  Location: PIN_U16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[4]	=>  Location: PIN_U15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[5]	=>  Location: PIN_Y15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[6]	=>  Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[0]	=>  Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[1]	=>  Location: PIN_M8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[2]	=>  Location: PIN_T14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[3]	=>  Location: PIN_P14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[4]	=>  Location: PIN_C1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[5]	=>  Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[6]	=>  Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// Reg_retorno[0]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Reg_retorno[1]	=>  Location: PIN_K17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Reg_retorno[2]	=>  Location: PIN_V6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Reg_retorno[3]	=>  Location: PIN_L8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Reg_retorno[4]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Reg_retorno[5]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Reg_retorno[6]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Reg_retorno[7]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENTRADAX_ULA[0]	=>  Location: PIN_T20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENTRADAX_ULA[1]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENTRADAX_ULA[2]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENTRADAX_ULA[3]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENTRADAX_ULA[4]	=>  Location: PIN_K9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENTRADAX_ULA[5]	=>  Location: PIN_P7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENTRADAX_ULA[6]	=>  Location: PIN_T19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENTRADAX_ULA[7]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENTRADAY_ULA[0]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENTRADAY_ULA[1]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENTRADAY_ULA[2]	=>  Location: PIN_W8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENTRADAY_ULA[3]	=>  Location: PIN_H11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENTRADAY_ULA[4]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENTRADAY_ULA[5]	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENTRADAY_ULA[6]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENTRADAY_ULA[7]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SAIDA_ULTA[0]	=>  Location: PIN_M16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SAIDA_ULTA[1]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SAIDA_ULTA[2]	=>  Location: PIN_T18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SAIDA_ULTA[3]	=>  Location: PIN_T22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SAIDA_ULTA[4]	=>  Location: PIN_R16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SAIDA_ULTA[5]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SAIDA_ULTA[6]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SAIDA_ULTA[7]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SELE_ULA[0]	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SELE_ULA[1]	=>  Location: PIN_B15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HABILITASW	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HABLITAHEX	=>  Location: PIN_J11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OUT_HEXTESTE[0]	=>  Location: PIN_P22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OUT_HEXTESTE[1]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OUT_HEXTESTE[2]	=>  Location: PIN_R17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OUT_HEXTESTE[3]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WRITETESTE	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// READTESTE	=>  Location: PIN_T17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY_RST	=>  Location: PIN_R12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[0]	=>  Location: PIN_U13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_M7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AB13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_M6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[1]	=>  Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[2]	=>  Location: PIN_T13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[3]	=>  Location: PIN_T12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_M9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_U7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_W9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \KEY_RST~input_o ;
wire \SW[1]~input_o ;
wire \SW[2]~input_o ;
wire \SW[3]~input_o ;
wire \SW[4]~input_o ;
wire \SW[5]~input_o ;
wire \SW[6]~input_o ;
wire \SW[7]~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \CLOCK_50~input_o ;
wire \CLOCK_50~inputCLKENA0_outclk ;
wire \CPU|incrementaPC|Add0~26 ;
wire \CPU|incrementaPC|Add0~21_sumout ;
wire \CPU|PC|DOUT[1]~DUPLICATE_q ;
wire \CPU|PC|DOUT[2]~DUPLICATE_q ;
wire \ROM1|memROM~8_combout ;
wire \CPU|DECODER|saida[8]~4_combout ;
wire \ROM1|memROM~23_combout ;
wire \ROM1|memROM~24_combout ;
wire \CPU|MUX2|saida_MUX[8]~5_combout ;
wire \ROM1|memROM~14_combout ;
wire \ROM1|memROM~5_combout ;
wire \ROM1|memROM~15_combout ;
wire \CPU|incrementaPC|Add0~6 ;
wire \CPU|incrementaPC|Add0~9_sumout ;
wire \CPU|MUX2|saida_MUX[1]~2_combout ;
wire \ROM1|memROM~20_combout ;
wire \CPU|incrementaPC|Add0~10 ;
wire \CPU|incrementaPC|Add0~2 ;
wire \CPU|incrementaPC|Add0~18 ;
wire \CPU|incrementaPC|Add0~14 ;
wire \CPU|incrementaPC|Add0~33_sumout ;
wire \CPU|MUX2|saida_MUX[5]~8_combout ;
wire \CPU|PC|DOUT[5]~DUPLICATE_q ;
wire \CPU|incrementaPC|Add0~34 ;
wire \CPU|incrementaPC|Add0~29_sumout ;
wire \ROM1|memROM~21_combout ;
wire \ROM1|memROM~22_combout ;
wire \CPU|MUX2|saida_MUX[6]~7_combout ;
wire \CPU|incrementaPC|Add0~30 ;
wire \CPU|incrementaPC|Add0~25_sumout ;
wire \CPU|MUX2|saida_MUX[7]~6_combout ;
wire \CPU|PC|DOUT[8]~DUPLICATE_q ;
wire \ROM1|memROM~1_combout ;
wire \ROM1|memROM~10_combout ;
wire \ROM1|memROM~11_combout ;
wire \CPU|incrementaPC|Add0~5_sumout ;
wire \CPU|MUX2|saida_MUX[0]~1_combout ;
wire \CPU|PC|DOUT[0]~DUPLICATE_q ;
wire \ROM1|memROM~16_combout ;
wire \ROM1|memROM~17_combout ;
wire \CPU|incrementaPC|Add0~13_sumout ;
wire \CPU|MUX2|saida_MUX[4]~3_combout ;
wire \CPU|PC|DOUT[4]~DUPLICATE_q ;
wire \ROM1|memROM~6_combout ;
wire \ROM1|memROM~7_combout ;
wire \ROM1|memROM~9_combout ;
wire \CPU|DECODER|saida[6]~0_combout ;
wire \CPU|DECODER|Equal10~0_combout ;
wire \CPU|DECODER|Equal8~0_combout ;
wire \ROM1|memROM~18_combout ;
wire \ROM1|memROM~19_combout ;
wire \ROM1|memROM~0_combout ;
wire \CPU|logicaDesvio|Sel_Desvio~0_combout ;
wire \CPU|DECODER|Equal4~0_combout ;
wire \RAM|process_0~0_combout ;
wire \ROM1|memROM~12_combout ;
wire \ROM1|memROM~13_combout ;
wire \RAM|ram~644_combout ;
wire \RAM|ram~645_combout ;
wire \RAM|ram~39_q ;
wire \RAM|ram~642_combout ;
wire \RAM|ram~643_combout ;
wire \RAM|ram~87_q ;
wire \RAM|ram~640_combout ;
wire \RAM|ram~641_combout ;
wire \RAM|ram~23_q ;
wire \RAM|ram~646_combout ;
wire \RAM|ram~647_combout ;
wire \RAM|ram~103_q ;
wire \RAM|ram~528_combout ;
wire \RAM|ram~636_combout ;
wire \RAM|ram~637_combout ;
wire \RAM|ram~15_q ;
wire \RAM|ram~638_combout ;
wire \RAM|ram~639_combout ;
wire \RAM|ram~31_q ;
wire \RAM|ram~527_combout ;
wire \RAM|ram~529_combout ;
wire \RAM|ram~654_combout ;
wire \RAM|ram~655_combout ;
wire \RAM|ram~135_q ;
wire \RAM|ram~533_combout ;
wire \RAM|ram~652_combout ;
wire \RAM|ram~653_combout ;
wire \RAM|ram~71_q ;
wire \RAM|ram~532_combout ;
wire \RAM|ram~650_combout ;
wire \RAM|ram~651_combout ;
wire \RAM|ram~119_q ;
wire \RAM|ram~531_combout ;
wire \RAM|ram~648_combout ;
wire \RAM|ram~649_combout ;
wire \RAM|ram~55_q ;
wire \RAM|ram~530_combout ;
wire \RAM|ram~534_combout ;
wire \RAM|ram~656_combout ;
wire \RAM|ram~657_combout ;
wire \RAM|ram~271_q ;
wire \RAM|ram~658_combout ;
wire \RAM|ram~659_combout ;
wire \RAM|ram~287_q ;
wire \RAM|ram~535_combout ;
wire \RAM|ram~536_combout ;
wire \RAM|ram~662_combout ;
wire \RAM|ram~663_combout ;
wire \RAM|ram~503_q ;
wire \RAM|ram~538_combout ;
wire \RAM|ram~666_combout ;
wire \RAM|ram~667_combout ;
wire \RAM|ram~519_q ;
wire \RAM|ram~540_combout ;
wire \RAM|ram~660_combout ;
wire \RAM|ram~661_combout ;
wire \RAM|ram~311_q ;
wire \RAM|ram~537_combout ;
wire \RAM|ram~664_combout ;
wire \RAM|ram~665_combout ;
wire \RAM|ram~327_q ;
wire \RAM|ram~539_combout ;
wire \RAM|ram~541_combout ;
wire \RAM|ram~542_combout ;
wire \CPU|DECODER|saida[1]~1_combout ;
wire \LidoRam_CPU[0]~0_combout ;
wire \LidoRam_CPU[0]~1_combout ;
wire \KEY[3]~input_o ;
wire \KEY[2]~input_o ;
wire \KEY[1]~input_o ;
wire \detectorSub1|saidaQ~0_combout ;
wire \detectorSub1|saidaQ~q ;
wire \detectorSub1|saida~combout ;
wire \FF_KEY1|DOUT~feeder_combout ;
wire \limpaKEY0~0_combout ;
wire \limpaKEY0~1_combout ;
wire \limpaKEY0~2_combout ;
wire \limpaKEY0~combout ;
wire \FF_KEY1|DOUT~q ;
wire \LidoRam_CPU[0]~2_combout ;
wire \Habilita_KEY0~0_combout ;
wire \KEY[0]~input_o ;
wire \detectorSub0|saidaQ~0_combout ;
wire \detectorSub0|saidaQ~q ;
wire \detectorSub0|saida~combout ;
wire \FF_KEY0|DOUT~feeder_combout ;
wire \FF_KEY0|DOUT~q ;
wire \SW[8]~input_o ;
wire \SW[9]~input_o ;
wire \SW[0]~input_o ;
wire \LidoRam_CPU[0]~3_combout ;
wire \LidoRam_CPU[0]~4_combout ;
wire \CPU|MUX1|saida_MUX[0]~0_combout ;
wire \CPU|ULA1|Add0~34_cout ;
wire \CPU|ULA1|Add0~2 ;
wire \CPU|ULA1|Add0~5_sumout ;
wire \CPU|DECODER|saida[4]~2_combout ;
wire \CPU|DECODER|saida[5]~5_combout ;
wire \RAM|ram~520_q ;
wire \RAM|ram~552_combout ;
wire \RAM|ram~504_q ;
wire \RAM|ram~551_combout ;
wire \RAM|ram~553_combout ;
wire \RAM|ram~72_q ;
wire \RAM|ram~40_q ;
wire \RAM|ram~104_q ;
wire \RAM|ram~136_q ;
wire \RAM|ram~546_combout ;
wire \RAM|ram~24_q ;
wire \RAM|ram~88_q ;
wire \RAM|ram~56_q ;
wire \RAM|ram~120_q ;
wire \RAM|ram~544_combout ;
wire \RAM|ram~16_q ;
wire \RAM|ram~543_combout ;
wire \RAM|ram~32_q ;
wire \RAM|ram~545_combout ;
wire \RAM|ram~547_combout ;
wire \RAM|ram~328_q ;
wire \RAM|ram~312_q ;
wire \RAM|ram~549_combout ;
wire \RAM|ram~288_q ;
wire \RAM|ram~272_q ;
wire \RAM|ram~548_combout ;
wire \RAM|ram~550_combout ;
wire \RAM|ram~554_combout ;
wire \CPU|MUX1|saida_MUX[1]~1_combout ;
wire \CPU|DECODER|saida[2]~6_combout ;
wire \CPU|REGFlag|DOUT~1_combout ;
wire \CPU|REGFlag|DOUT~0_combout ;
wire \CPU|ULA1|Add0~6 ;
wire \CPU|ULA1|Add0~9_sumout ;
wire \RAM|ram~505_q ;
wire \RAM|ram~313_q ;
wire \RAM|ram~565_combout ;
wire \RAM|ram~521_q ;
wire \RAM|ram~329_q ;
wire \RAM|ram~566_combout ;
wire \RAM|ram~567_combout ;
wire \RAM|ram~17_q ;
wire \RAM|ram~555_combout ;
wire \RAM|ram~33_q ;
wire \RAM|ram~556_combout ;
wire \RAM|ram~557_combout ;
wire \RAM|ram~289_q ;
wire \RAM|ram~273_q ;
wire \RAM|ram~558_combout ;
wire \RAM|ram~559_combout ;
wire \RAM|ram~105_q ;
wire \RAM|ram~137_q ;
wire \RAM|ram~563_combout ;
wire \RAM|ram~41_q ;
wire \RAM|ram~73_q ;
wire \RAM|ram~562_combout ;
wire \RAM|ram~121_q ;
wire \RAM|ram~89_q ;
wire \RAM|ram~561_combout ;
wire \RAM|ram~25feeder_combout ;
wire \RAM|ram~25_q ;
wire \RAM|ram~57_q ;
wire \RAM|ram~560_combout ;
wire \RAM|ram~564_combout ;
wire \RAM|ram~568_combout ;
wire \CPU|MUX1|saida_MUX[2]~2_combout ;
wire \CPU|ULA1|Add0~10 ;
wire \CPU|ULA1|Add0~13_sumout ;
wire \RAM|ram~522_q ;
wire \RAM|ram~580_combout ;
wire \RAM|ram~290_q ;
wire \RAM|ram~330_q ;
wire \RAM|ram~579_combout ;
wire \RAM|ram~581_combout ;
wire \RAM|ram~314_q ;
wire \RAM|ram~573_combout ;
wire \RAM|ram~506_q ;
wire \RAM|ram~574_combout ;
wire \RAM|ram~274_q ;
wire \RAM|ram~572_combout ;
wire \RAM|ram~575_combout ;
wire \RAM|ram~74_q ;
wire \RAM|ram~138_q ;
wire \RAM|ram~577_combout ;
wire \RAM|ram~34_q ;
wire \RAM|ram~42feeder_combout ;
wire \RAM|ram~42_q ;
wire \RAM|ram~106_q ;
wire \RAM|ram~576_combout ;
wire \RAM|ram~578_combout ;
wire \RAM|ram~122_q ;
wire \RAM|ram~90_q ;
wire \RAM|ram~570_combout ;
wire \RAM|ram~18_q ;
wire \RAM|ram~58_q ;
wire \RAM|ram~26_q ;
wire \RAM|ram~569_combout ;
wire \RAM|ram~571_combout ;
wire \RAM|ram~582_combout ;
wire \CPU|MUX1|saida_MUX[3]~3_combout ;
wire \CPU|REGFlag|DOUT~3_combout ;
wire \CPU|ULA1|Add0~14 ;
wire \CPU|ULA1|Add0~17_sumout ;
wire \RAM|ram~331_q ;
wire \RAM|ram~315feeder_combout ;
wire \RAM|ram~315_q ;
wire \RAM|ram~591_combout ;
wire \RAM|ram~523_q ;
wire \RAM|ram~507_q ;
wire \RAM|ram~592_combout ;
wire \RAM|ram~593_combout ;
wire \RAM|ram~291_q ;
wire \RAM|ram~275_q ;
wire \RAM|ram~586_combout ;
wire \RAM|ram~587_combout ;
wire \RAM|ram~19_q ;
wire \RAM|ram~35_q ;
wire \RAM|ram~583_combout ;
wire \RAM|ram~91_q ;
wire \RAM|ram~107_q ;
wire \RAM|ram~27feeder_combout ;
wire \RAM|ram~27_q ;
wire \RAM|ram~43_q ;
wire \RAM|ram~584_combout ;
wire \RAM|ram~585_combout ;
wire \RAM|ram~59_q ;
wire \RAM|ram~75_q ;
wire \RAM|ram~588_combout ;
wire \RAM|ram~139_q ;
wire \RAM|ram~123_q ;
wire \RAM|ram~589_combout ;
wire \RAM|ram~590_combout ;
wire \RAM|ram~594_combout ;
wire \CPU|MUX1|saida_MUX[4]~4_combout ;
wire \CPU|ULA1|Add0~18 ;
wire \CPU|ULA1|Add0~21_sumout ;
wire \RAM|ram~524_q ;
wire \RAM|ram~606_combout ;
wire \RAM|ram~508_q ;
wire \RAM|ram~605_combout ;
wire \RAM|ram~607_combout ;
wire \RAM|ram~332_q ;
wire \RAM|ram~603_combout ;
wire \RAM|ram~276_q ;
wire \RAM|ram~600_combout ;
wire \RAM|ram~292_q ;
wire \RAM|ram~602_combout ;
wire \RAM|ram~316_q ;
wire \RAM|ram~601_combout ;
wire \RAM|ram~604_combout ;
wire \RAM|ram~124_q ;
wire \RAM|ram~92_q ;
wire \RAM|ram~596_combout ;
wire \RAM|ram~60_q ;
wire \RAM|ram~28_q ;
wire \RAM|ram~20_q ;
wire \RAM|ram~595_combout ;
wire \RAM|ram~140_q ;
wire \RAM|ram~108_q ;
wire \RAM|ram~598_combout ;
wire \RAM|ram~36_q ;
wire \RAM|ram~44_q ;
wire \RAM|ram~76_q ;
wire \RAM|ram~597_combout ;
wire \RAM|ram~599_combout ;
wire \RAM|ram~608_combout ;
wire \CPU|MUX1|saida_MUX[5]~5_combout ;
wire \CPU|ULA1|Add0~22 ;
wire \CPU|ULA1|Add0~25_sumout ;
wire \RAM|ram~293_q ;
wire \RAM|ram~37_q ;
wire \RAM|ram~611_combout ;
wire \RAM|ram~612_combout ;
wire \RAM|ram~109_q ;
wire \RAM|ram~619_combout ;
wire \RAM|ram~45_q ;
wire \RAM|ram~618_combout ;
wire \RAM|ram~77_q ;
wire \RAM|ram~333_q ;
wire \RAM|ram~620_combout ;
wire \RAM|ram~141_q ;
wire \RAM|ram~525_q ;
wire \RAM|ram~621_combout ;
wire \RAM|ram~622_combout ;
wire \RAM|ram~21_q ;
wire \RAM|ram~277_q ;
wire \RAM|ram~609_combout ;
wire \RAM|ram~610_combout ;
wire \RAM|ram~93_q ;
wire \RAM|ram~614_combout ;
wire \RAM|ram~509_q ;
wire \RAM|ram~125_q ;
wire \RAM|ram~616_combout ;
wire \RAM|ram~317_q ;
wire \RAM|ram~61_q ;
wire \RAM|ram~615_combout ;
wire \RAM|ram~29_q ;
wire \RAM|ram~613_combout ;
wire \RAM|ram~617_combout ;
wire \RAM|ram~623_combout ;
wire \CPU|MUX1|saida_MUX[6]~6_combout ;
wire \CPU|ULA1|Add0~26 ;
wire \CPU|ULA1|Add0~29_sumout ;
wire \RAM|ram~46_q ;
wire \RAM|ram~30feeder_combout ;
wire \RAM|ram~30_q ;
wire \RAM|ram~625_combout ;
wire \RAM|ram~294_q ;
wire \RAM|ram~38_q ;
wire \RAM|ram~22_q ;
wire \RAM|ram~278_q ;
wire \RAM|ram~624_combout ;
wire \RAM|ram~626_combout ;
wire \RAM|ram~78_q ;
wire \RAM|ram~62_q ;
wire \RAM|ram~318_q ;
wire \RAM|ram~334_q ;
wire \RAM|ram~630_combout ;
wire \RAM|ram~631_combout ;
wire \RAM|ram~94_q ;
wire \RAM|ram~627_combout ;
wire \RAM|ram~110_q ;
wire \RAM|ram~628_combout ;
wire \RAM|ram~629_combout ;
wire \RAM|ram~510_q ;
wire \RAM|ram~526_q ;
wire \RAM|ram~633_combout ;
wire \RAM|ram~126_q ;
wire \RAM|ram~142_q ;
wire \RAM|ram~632_combout ;
wire \RAM|ram~634_combout ;
wire \RAM|ram~635_combout ;
wire \CPU|MUX1|saida_MUX[7]~7_combout ;
wire \CPU|ULA1|saida[7]~7_combout ;
wire \CPU|ULA1|saida[6]~6_combout ;
wire \CPU|REGFlag|DOUT~2_combout ;
wire \CPU|REGFlag|DOUT~4_combout ;
wire \CPU|REGFlag|DOUT~q ;
wire \CPU|MUX2|Equal2~0_combout ;
wire \CPU|incrementaPC|Add0~17_sumout ;
wire \CPU|MUX2|saida_MUX[3]~4_combout ;
wire \CPU|PC|DOUT[3]~DUPLICATE_q ;
wire \ROM1|memROM~3_combout ;
wire \ROM1|memROM~4_combout ;
wire \CPU|incrementaPC|Add0~1_sumout ;
wire \CPU|MUX2|saida_MUX[2]~0_combout ;
wire \ROM1|memROM~2_combout ;
wire \CPU|DECODER|Equal9~0_combout ;
wire \CPU|ULA1|Add0~1_sumout ;
wire \LED_COMBO|DOUT[0]~feeder_combout ;
wire \Habilita_LED~0_combout ;
wire \Habilita_LED~1_combout ;
wire \LED_COMBO|DOUT[2]~feeder_combout ;
wire \LED_COMBO|DOUT[3]~feeder_combout ;
wire \LED_COMBO|DOUT[4]~feeder_combout ;
wire \LED_COMBO|DOUT[5]~feeder_combout ;
wire \LED_COMBO|DOUT[6]~feeder_combout ;
wire \LED_COMBO|DOUT[7]~feeder_combout ;
wire \CPU|DECODER|Equal4~1_combout ;
wire \Habilita_LED8~0_combout ;
wire \LEDR8|DOUT~0_combout ;
wire \LEDR8|DOUT~q ;
wire \Habilita_LED9~0_combout ;
wire \LEDR9|DOUT~0_combout ;
wire \LEDR9|DOUT~q ;
wire \Habilita_HEX0~0_combout ;
wire \CONV_HEX0|rascSaida7seg[0]~0_combout ;
wire \CONV_HEX0|rascSaida7seg[1]~1_combout ;
wire \CONV_HEX0|rascSaida7seg[2]~2_combout ;
wire \CONV_HEX0|rascSaida7seg[3]~3_combout ;
wire \CONV_HEX0|rascSaida7seg[4]~4_combout ;
wire \CONV_HEX0|rascSaida7seg[5]~5_combout ;
wire \CONV_HEX0|rascSaida7seg[6]~6_combout ;
wire \Habilita_HEX1~0_combout ;
wire \CONV_HEX1|rascSaida7seg[0]~0_combout ;
wire \CONV_HEX1|rascSaida7seg[1]~1_combout ;
wire \CONV_HEX1|rascSaida7seg[2]~2_combout ;
wire \CONV_HEX1|rascSaida7seg[3]~3_combout ;
wire \CONV_HEX1|rascSaida7seg[4]~4_combout ;
wire \CONV_HEX1|rascSaida7seg[5]~5_combout ;
wire \CONV_HEX1|rascSaida7seg[6]~6_combout ;
wire \Habilita_HEX2~0_combout ;
wire \REG_HEX2|DOUT[0]~feeder_combout ;
wire \CONV_HEX2|rascSaida7seg[0]~0_combout ;
wire \REG_HEX2|DOUT[3]~DUPLICATE_q ;
wire \CONV_HEX2|rascSaida7seg[1]~1_combout ;
wire \CONV_HEX2|rascSaida7seg[2]~2_combout ;
wire \CONV_HEX2|rascSaida7seg[3]~3_combout ;
wire \CONV_HEX2|rascSaida7seg[4]~4_combout ;
wire \CONV_HEX2|rascSaida7seg[5]~5_combout ;
wire \CONV_HEX2|rascSaida7seg[6]~6_combout ;
wire \Habilita_HEX3~0_combout ;
wire \REG_HEX3|DOUT[2]~feeder_combout ;
wire \CONV_HEX3|rascSaida7seg[0]~0_combout ;
wire \CONV_HEX3|rascSaida7seg[1]~1_combout ;
wire \CONV_HEX3|rascSaida7seg[2]~2_combout ;
wire \CONV_HEX3|rascSaida7seg[3]~3_combout ;
wire \CONV_HEX3|rascSaida7seg[4]~4_combout ;
wire \CONV_HEX3|rascSaida7seg[5]~5_combout ;
wire \CONV_HEX3|rascSaida7seg[6]~6_combout ;
wire \DECODER1|Equal3~0_combout ;
wire \Habilita_HEX4~0_combout ;
wire \CONV_HEX4|rascSaida7seg[0]~0_combout ;
wire \CONV_HEX4|rascSaida7seg[1]~1_combout ;
wire \CONV_HEX4|rascSaida7seg[2]~2_combout ;
wire \CONV_HEX4|rascSaida7seg[3]~3_combout ;
wire \CONV_HEX4|rascSaida7seg[4]~4_combout ;
wire \CONV_HEX4|rascSaida7seg[5]~5_combout ;
wire \CONV_HEX4|rascSaida7seg[6]~6_combout ;
wire \Habilita_HEX5~combout ;
wire \CONV_HEX5|rascSaida7seg[0]~0_combout ;
wire \CONV_HEX5|rascSaida7seg[1]~1_combout ;
wire \CONV_HEX5|rascSaida7seg[2]~2_combout ;
wire \CONV_HEX5|rascSaida7seg[3]~3_combout ;
wire \CONV_HEX5|rascSaida7seg[4]~4_combout ;
wire \CONV_HEX5|rascSaida7seg[5]~5_combout ;
wire \CONV_HEX5|rascSaida7seg[6]~6_combout ;
wire \CPU|ULA1|saida[0]~0_combout ;
wire \CPU|ULA1|saida[1]~1_combout ;
wire \CPU|ULA1|saida[2]~2_combout ;
wire \CPU|ULA1|saida[3]~3_combout ;
wire \CPU|ULA1|saida[4]~4_combout ;
wire \CPU|ULA1|saida[5]~5_combout ;
wire \CPU|DECODER|saida[3]~3_combout ;
wire [8:0] \CPU|REGRetorno|DOUT ;
wire [3:0] \REG_HEX1|DOUT ;
wire [7:0] \LED_COMBO|DOUT ;
wire [3:0] \REG_HEX4|DOUT ;
wire [3:0] \REG_HEX0|DOUT ;
wire [7:0] \CPU|REGA|DOUT ;
wire [3:0] \REG_HEX3|DOUT ;
wire [3:0] \REG_HEX2|DOUT ;
wire [1:0] \CPU|logicaDesvio|Sel_Desvio ;
wire [3:0] \REG_HEX5|DOUT ;
wire [8:0] \CPU|PC|DOUT ;


// Location: IOOBUF_X0_Y18_N79
cyclonev_io_obuf \LEDR[0]~output (
	.i(\LED_COMBO|DOUT [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
defparam \LEDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N96
cyclonev_io_obuf \LEDR[1]~output (
	.i(\LED_COMBO|DOUT [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
defparam \LEDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N62
cyclonev_io_obuf \LEDR[2]~output (
	.i(\LED_COMBO|DOUT [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
defparam \LEDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N45
cyclonev_io_obuf \LEDR[3]~output (
	.i(\LED_COMBO|DOUT [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
defparam \LEDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N39
cyclonev_io_obuf \LEDR[4]~output (
	.i(\LED_COMBO|DOUT [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
defparam \LEDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N56
cyclonev_io_obuf \LEDR[5]~output (
	.i(\LED_COMBO|DOUT [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
defparam \LEDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N5
cyclonev_io_obuf \LEDR[6]~output (
	.i(\LED_COMBO|DOUT [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
defparam \LEDR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N22
cyclonev_io_obuf \LEDR[7]~output (
	.i(\LED_COMBO|DOUT [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
defparam \LEDR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N39
cyclonev_io_obuf \LEDR[8]~output (
	.i(\LEDR8|DOUT~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
defparam \LEDR[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N56
cyclonev_io_obuf \LEDR[9]~output (
	.i(\LEDR9|DOUT~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
defparam \LEDR[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N53
cyclonev_io_obuf \HEX0[0]~output (
	.i(\CONV_HEX0|rascSaida7seg[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
defparam \HEX0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N36
cyclonev_io_obuf \HEX0[1]~output (
	.i(\CONV_HEX0|rascSaida7seg[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
defparam \HEX0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N76
cyclonev_io_obuf \HEX0[2]~output (
	.i(\CONV_HEX0|rascSaida7seg[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
defparam \HEX0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N36
cyclonev_io_obuf \HEX0[3]~output (
	.i(\CONV_HEX0|rascSaida7seg[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
defparam \HEX0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N93
cyclonev_io_obuf \HEX0[4]~output (
	.i(\CONV_HEX0|rascSaida7seg[4]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
defparam \HEX0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N53
cyclonev_io_obuf \HEX0[5]~output (
	.i(\CONV_HEX0|rascSaida7seg[5]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
defparam \HEX0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N36
cyclonev_io_obuf \HEX0[6]~output (
	.i(\CONV_HEX0|rascSaida7seg[6]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
defparam \HEX0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N36
cyclonev_io_obuf \HEX1[0]~output (
	.i(\CONV_HEX1|rascSaida7seg[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
defparam \HEX1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N93
cyclonev_io_obuf \HEX1[1]~output (
	.i(\CONV_HEX1|rascSaida7seg[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
defparam \HEX1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N53
cyclonev_io_obuf \HEX1[2]~output (
	.i(\CONV_HEX1|rascSaida7seg[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
defparam \HEX1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N36
cyclonev_io_obuf \HEX1[3]~output (
	.i(\CONV_HEX1|rascSaida7seg[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
defparam \HEX1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N36
cyclonev_io_obuf \HEX1[4]~output (
	.i(\CONV_HEX1|rascSaida7seg[4]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
defparam \HEX1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N53
cyclonev_io_obuf \HEX1[5]~output (
	.i(\CONV_HEX1|rascSaida7seg[5]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
defparam \HEX1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N53
cyclonev_io_obuf \HEX1[6]~output (
	.i(\CONV_HEX1|rascSaida7seg[6]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
defparam \HEX1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N42
cyclonev_io_obuf \HEX2[0]~output (
	.i(\CONV_HEX2|rascSaida7seg[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
defparam \HEX2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N53
cyclonev_io_obuf \HEX2[1]~output (
	.i(\CONV_HEX2|rascSaida7seg[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
defparam \HEX2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N53
cyclonev_io_obuf \HEX2[2]~output (
	.i(\CONV_HEX2|rascSaida7seg[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
defparam \HEX2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N19
cyclonev_io_obuf \HEX2[3]~output (
	.i(\CONV_HEX2|rascSaida7seg[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
defparam \HEX2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N19
cyclonev_io_obuf \HEX2[4]~output (
	.i(\CONV_HEX2|rascSaida7seg[4]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
defparam \HEX2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N53
cyclonev_io_obuf \HEX2[5]~output (
	.i(\CONV_HEX2|rascSaida7seg[5]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
defparam \HEX2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N76
cyclonev_io_obuf \HEX2[6]~output (
	.i(\CONV_HEX2|rascSaida7seg[6]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
defparam \HEX2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N59
cyclonev_io_obuf \HEX3[0]~output (
	.i(\CONV_HEX3|rascSaida7seg[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[0]),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
defparam \HEX3[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N2
cyclonev_io_obuf \HEX3[1]~output (
	.i(\CONV_HEX3|rascSaida7seg[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[1]),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
defparam \HEX3[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N42
cyclonev_io_obuf \HEX3[2]~output (
	.i(\CONV_HEX3|rascSaida7seg[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[2]),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
defparam \HEX3[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N19
cyclonev_io_obuf \HEX3[3]~output (
	.i(\CONV_HEX3|rascSaida7seg[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[3]),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
defparam \HEX3[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \HEX3[4]~output (
	.i(\CONV_HEX3|rascSaida7seg[4]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[4]),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
defparam \HEX3[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N2
cyclonev_io_obuf \HEX3[5]~output (
	.i(\CONV_HEX3|rascSaida7seg[5]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[5]),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
defparam \HEX3[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N19
cyclonev_io_obuf \HEX3[6]~output (
	.i(\CONV_HEX3|rascSaida7seg[6]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[6]),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
defparam \HEX3[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N36
cyclonev_io_obuf \HEX4[0]~output (
	.i(\CONV_HEX4|rascSaida7seg[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[0]),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
defparam \HEX4[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N59
cyclonev_io_obuf \HEX4[1]~output (
	.i(\CONV_HEX4|rascSaida7seg[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[1]),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
defparam \HEX4[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N19
cyclonev_io_obuf \HEX4[2]~output (
	.i(\CONV_HEX4|rascSaida7seg[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[2]),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
defparam \HEX4[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \HEX4[3]~output (
	.i(\CONV_HEX4|rascSaida7seg[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[3]),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
defparam \HEX4[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N2
cyclonev_io_obuf \HEX4[4]~output (
	.i(\CONV_HEX4|rascSaida7seg[4]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[4]),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
defparam \HEX4[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N2
cyclonev_io_obuf \HEX4[5]~output (
	.i(\CONV_HEX4|rascSaida7seg[5]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[5]),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
defparam \HEX4[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N19
cyclonev_io_obuf \HEX4[6]~output (
	.i(\CONV_HEX4|rascSaida7seg[6]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[6]),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
defparam \HEX4[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N2
cyclonev_io_obuf \HEX5[0]~output (
	.i(\CONV_HEX5|rascSaida7seg[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[0]),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
defparam \HEX5[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N19
cyclonev_io_obuf \HEX5[1]~output (
	.i(\CONV_HEX5|rascSaida7seg[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[1]),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
defparam \HEX5[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N19
cyclonev_io_obuf \HEX5[2]~output (
	.i(\CONV_HEX5|rascSaida7seg[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[2]),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
defparam \HEX5[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N19
cyclonev_io_obuf \HEX5[3]~output (
	.i(\CONV_HEX5|rascSaida7seg[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[3]),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
defparam \HEX5[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N56
cyclonev_io_obuf \HEX5[4]~output (
	.i(\CONV_HEX5|rascSaida7seg[4]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[4]),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
defparam \HEX5[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N39
cyclonev_io_obuf \HEX5[5]~output (
	.i(\CONV_HEX5|rascSaida7seg[5]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[5]),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
defparam \HEX5[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N2
cyclonev_io_obuf \HEX5[6]~output (
	.i(\CONV_HEX5|rascSaida7seg[6]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[6]),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
defparam \HEX5[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y45_N19
cyclonev_io_obuf \Reg_retorno[0]~output (
	.i(\CPU|MUX1|saida_MUX[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Reg_retorno[0]),
	.obar());
// synopsys translate_off
defparam \Reg_retorno[0]~output .bus_hold = "false";
defparam \Reg_retorno[0]~output .open_drain_output = "false";
defparam \Reg_retorno[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y20_N5
cyclonev_io_obuf \Reg_retorno[1]~output (
	.i(\CPU|MUX1|saida_MUX[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Reg_retorno[1]),
	.obar());
// synopsys translate_off
defparam \Reg_retorno[1]~output .bus_hold = "false";
defparam \Reg_retorno[1]~output .open_drain_output = "false";
defparam \Reg_retorno[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N36
cyclonev_io_obuf \Reg_retorno[2]~output (
	.i(\CPU|MUX1|saida_MUX[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Reg_retorno[2]),
	.obar());
// synopsys translate_off
defparam \Reg_retorno[2]~output .bus_hold = "false";
defparam \Reg_retorno[2]~output .open_drain_output = "false";
defparam \Reg_retorno[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y45_N36
cyclonev_io_obuf \Reg_retorno[3]~output (
	.i(\CPU|MUX1|saida_MUX[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Reg_retorno[3]),
	.obar());
// synopsys translate_off
defparam \Reg_retorno[3]~output .bus_hold = "false";
defparam \Reg_retorno[3]~output .open_drain_output = "false";
defparam \Reg_retorno[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y45_N2
cyclonev_io_obuf \Reg_retorno[4]~output (
	.i(\CPU|MUX1|saida_MUX[4]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Reg_retorno[4]),
	.obar());
// synopsys translate_off
defparam \Reg_retorno[4]~output .bus_hold = "false";
defparam \Reg_retorno[4]~output .open_drain_output = "false";
defparam \Reg_retorno[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y45_N59
cyclonev_io_obuf \Reg_retorno[5]~output (
	.i(\CPU|MUX1|saida_MUX[5]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Reg_retorno[5]),
	.obar());
// synopsys translate_off
defparam \Reg_retorno[5]~output .bus_hold = "false";
defparam \Reg_retorno[5]~output .open_drain_output = "false";
defparam \Reg_retorno[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y45_N42
cyclonev_io_obuf \Reg_retorno[6]~output (
	.i(\CPU|MUX1|saida_MUX[6]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Reg_retorno[6]),
	.obar());
// synopsys translate_off
defparam \Reg_retorno[6]~output .bus_hold = "false";
defparam \Reg_retorno[6]~output .open_drain_output = "false";
defparam \Reg_retorno[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y45_N53
cyclonev_io_obuf \Reg_retorno[7]~output (
	.i(\CPU|MUX1|saida_MUX[7]~7_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Reg_retorno[7]),
	.obar());
// synopsys translate_off
defparam \Reg_retorno[7]~output .bus_hold = "false";
defparam \Reg_retorno[7]~output .open_drain_output = "false";
defparam \Reg_retorno[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y14_N96
cyclonev_io_obuf \ENTRADAX_ULA[0]~output (
	.i(\CPU|REGA|DOUT [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ENTRADAX_ULA[0]),
	.obar());
// synopsys translate_off
defparam \ENTRADAX_ULA[0]~output .bus_hold = "false";
defparam \ENTRADAX_ULA[0]~output .open_drain_output = "false";
defparam \ENTRADAX_ULA[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y45_N2
cyclonev_io_obuf \ENTRADAX_ULA[1]~output (
	.i(\CPU|REGA|DOUT [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ENTRADAX_ULA[1]),
	.obar());
// synopsys translate_off
defparam \ENTRADAX_ULA[1]~output .bus_hold = "false";
defparam \ENTRADAX_ULA[1]~output .open_drain_output = "false";
defparam \ENTRADAX_ULA[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y45_N76
cyclonev_io_obuf \ENTRADAX_ULA[2]~output (
	.i(\CPU|REGA|DOUT [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ENTRADAX_ULA[2]),
	.obar());
// synopsys translate_off
defparam \ENTRADAX_ULA[2]~output .bus_hold = "false";
defparam \ENTRADAX_ULA[2]~output .open_drain_output = "false";
defparam \ENTRADAX_ULA[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y45_N53
cyclonev_io_obuf \ENTRADAX_ULA[3]~output (
	.i(\CPU|REGA|DOUT [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ENTRADAX_ULA[3]),
	.obar());
// synopsys translate_off
defparam \ENTRADAX_ULA[3]~output .bus_hold = "false";
defparam \ENTRADAX_ULA[3]~output .open_drain_output = "false";
defparam \ENTRADAX_ULA[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y45_N53
cyclonev_io_obuf \ENTRADAX_ULA[4]~output (
	.i(\CPU|REGA|DOUT [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ENTRADAX_ULA[4]),
	.obar());
// synopsys translate_off
defparam \ENTRADAX_ULA[4]~output .bus_hold = "false";
defparam \ENTRADAX_ULA[4]~output .open_drain_output = "false";
defparam \ENTRADAX_ULA[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N36
cyclonev_io_obuf \ENTRADAX_ULA[5]~output (
	.i(\CPU|REGA|DOUT [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ENTRADAX_ULA[5]),
	.obar());
// synopsys translate_off
defparam \ENTRADAX_ULA[5]~output .bus_hold = "false";
defparam \ENTRADAX_ULA[5]~output .open_drain_output = "false";
defparam \ENTRADAX_ULA[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y14_N79
cyclonev_io_obuf \ENTRADAX_ULA[6]~output (
	.i(\CPU|REGA|DOUT [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ENTRADAX_ULA[6]),
	.obar());
// synopsys translate_off
defparam \ENTRADAX_ULA[6]~output .bus_hold = "false";
defparam \ENTRADAX_ULA[6]~output .open_drain_output = "false";
defparam \ENTRADAX_ULA[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y45_N19
cyclonev_io_obuf \ENTRADAX_ULA[7]~output (
	.i(\CPU|REGA|DOUT [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ENTRADAX_ULA[7]),
	.obar());
// synopsys translate_off
defparam \ENTRADAX_ULA[7]~output .bus_hold = "false";
defparam \ENTRADAX_ULA[7]~output .open_drain_output = "false";
defparam \ENTRADAX_ULA[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y45_N36
cyclonev_io_obuf \ENTRADAY_ULA[0]~output (
	.i(\CPU|MUX1|saida_MUX[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ENTRADAY_ULA[0]),
	.obar());
// synopsys translate_off
defparam \ENTRADAY_ULA[0]~output .bus_hold = "false";
defparam \ENTRADAY_ULA[0]~output .open_drain_output = "false";
defparam \ENTRADAY_ULA[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y20_N56
cyclonev_io_obuf \ENTRADAY_ULA[1]~output (
	.i(\CPU|MUX1|saida_MUX[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ENTRADAY_ULA[1]),
	.obar());
// synopsys translate_off
defparam \ENTRADAY_ULA[1]~output .bus_hold = "false";
defparam \ENTRADAY_ULA[1]~output .open_drain_output = "false";
defparam \ENTRADAY_ULA[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N53
cyclonev_io_obuf \ENTRADAY_ULA[2]~output (
	.i(\CPU|MUX1|saida_MUX[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ENTRADAY_ULA[2]),
	.obar());
// synopsys translate_off
defparam \ENTRADAY_ULA[2]~output .bus_hold = "false";
defparam \ENTRADAY_ULA[2]~output .open_drain_output = "false";
defparam \ENTRADAY_ULA[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y45_N2
cyclonev_io_obuf \ENTRADAY_ULA[3]~output (
	.i(\CPU|MUX1|saida_MUX[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ENTRADAY_ULA[3]),
	.obar());
// synopsys translate_off
defparam \ENTRADAY_ULA[3]~output .bus_hold = "false";
defparam \ENTRADAY_ULA[3]~output .open_drain_output = "false";
defparam \ENTRADAY_ULA[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y45_N36
cyclonev_io_obuf \ENTRADAY_ULA[4]~output (
	.i(\CPU|MUX1|saida_MUX[4]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ENTRADAY_ULA[4]),
	.obar());
// synopsys translate_off
defparam \ENTRADAY_ULA[4]~output .bus_hold = "false";
defparam \ENTRADAY_ULA[4]~output .open_drain_output = "false";
defparam \ENTRADAY_ULA[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y45_N93
cyclonev_io_obuf \ENTRADAY_ULA[5]~output (
	.i(\CPU|MUX1|saida_MUX[5]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ENTRADAY_ULA[5]),
	.obar());
// synopsys translate_off
defparam \ENTRADAY_ULA[5]~output .bus_hold = "false";
defparam \ENTRADAY_ULA[5]~output .open_drain_output = "false";
defparam \ENTRADAY_ULA[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y45_N59
cyclonev_io_obuf \ENTRADAY_ULA[6]~output (
	.i(\CPU|MUX1|saida_MUX[6]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ENTRADAY_ULA[6]),
	.obar());
// synopsys translate_off
defparam \ENTRADAY_ULA[6]~output .bus_hold = "false";
defparam \ENTRADAY_ULA[6]~output .open_drain_output = "false";
defparam \ENTRADAY_ULA[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y45_N42
cyclonev_io_obuf \ENTRADAY_ULA[7]~output (
	.i(\CPU|MUX1|saida_MUX[7]~7_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ENTRADAY_ULA[7]),
	.obar());
// synopsys translate_off
defparam \ENTRADAY_ULA[7]~output .bus_hold = "false";
defparam \ENTRADAY_ULA[7]~output .open_drain_output = "false";
defparam \ENTRADAY_ULA[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y18_N62
cyclonev_io_obuf \SAIDA_ULTA[0]~output (
	.i(\CPU|ULA1|saida[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SAIDA_ULTA[0]),
	.obar());
// synopsys translate_off
defparam \SAIDA_ULTA[0]~output .bus_hold = "false";
defparam \SAIDA_ULTA[0]~output .open_drain_output = "false";
defparam \SAIDA_ULTA[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y45_N53
cyclonev_io_obuf \SAIDA_ULTA[1]~output (
	.i(\CPU|ULA1|saida[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SAIDA_ULTA[1]),
	.obar());
// synopsys translate_off
defparam \SAIDA_ULTA[1]~output .bus_hold = "false";
defparam \SAIDA_ULTA[1]~output .open_drain_output = "false";
defparam \SAIDA_ULTA[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y14_N45
cyclonev_io_obuf \SAIDA_ULTA[2]~output (
	.i(\CPU|ULA1|saida[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SAIDA_ULTA[2]),
	.obar());
// synopsys translate_off
defparam \SAIDA_ULTA[2]~output .bus_hold = "false";
defparam \SAIDA_ULTA[2]~output .open_drain_output = "false";
defparam \SAIDA_ULTA[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y15_N39
cyclonev_io_obuf \SAIDA_ULTA[3]~output (
	.i(\CPU|ULA1|saida[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SAIDA_ULTA[3]),
	.obar());
// synopsys translate_off
defparam \SAIDA_ULTA[3]~output .bus_hold = "false";
defparam \SAIDA_ULTA[3]~output .open_drain_output = "false";
defparam \SAIDA_ULTA[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y16_N5
cyclonev_io_obuf \SAIDA_ULTA[4]~output (
	.i(\CPU|ULA1|saida[4]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SAIDA_ULTA[4]),
	.obar());
// synopsys translate_off
defparam \SAIDA_ULTA[4]~output .bus_hold = "false";
defparam \SAIDA_ULTA[4]~output .open_drain_output = "false";
defparam \SAIDA_ULTA[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y45_N93
cyclonev_io_obuf \SAIDA_ULTA[5]~output (
	.i(\CPU|ULA1|saida[5]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SAIDA_ULTA[5]),
	.obar());
// synopsys translate_off
defparam \SAIDA_ULTA[5]~output .bus_hold = "false";
defparam \SAIDA_ULTA[5]~output .open_drain_output = "false";
defparam \SAIDA_ULTA[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y45_N19
cyclonev_io_obuf \SAIDA_ULTA[6]~output (
	.i(\CPU|ULA1|saida[6]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SAIDA_ULTA[6]),
	.obar());
// synopsys translate_off
defparam \SAIDA_ULTA[6]~output .bus_hold = "false";
defparam \SAIDA_ULTA[6]~output .open_drain_output = "false";
defparam \SAIDA_ULTA[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y45_N42
cyclonev_io_obuf \SAIDA_ULTA[7]~output (
	.i(\CPU|ULA1|saida[7]~7_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SAIDA_ULTA[7]),
	.obar());
// synopsys translate_off
defparam \SAIDA_ULTA[7]~output .bus_hold = "false";
defparam \SAIDA_ULTA[7]~output .open_drain_output = "false";
defparam \SAIDA_ULTA[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N2
cyclonev_io_obuf \SELE_ULA[0]~output (
	.i(\CPU|DECODER|saida[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SELE_ULA[0]),
	.obar());
// synopsys translate_off
defparam \SELE_ULA[0]~output .bus_hold = "false";
defparam \SELE_ULA[0]~output .open_drain_output = "false";
defparam \SELE_ULA[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y45_N19
cyclonev_io_obuf \SELE_ULA[1]~output (
	.i(\CPU|DECODER|saida[4]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SELE_ULA[1]),
	.obar());
// synopsys translate_off
defparam \SELE_ULA[1]~output .bus_hold = "false";
defparam \SELE_ULA[1]~output .open_drain_output = "false";
defparam \SELE_ULA[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y45_N2
cyclonev_io_obuf \HABILITASW~output (
	.i(\Habilita_KEY0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HABILITASW),
	.obar());
// synopsys translate_off
defparam \HABILITASW~output .bus_hold = "false";
defparam \HABILITASW~output .open_drain_output = "false";
defparam \HABILITASW~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y45_N76
cyclonev_io_obuf \HABLITAHEX~output (
	.i(\Habilita_HEX0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HABLITAHEX),
	.obar());
// synopsys translate_off
defparam \HABLITAHEX~output .bus_hold = "false";
defparam \HABLITAHEX~output .open_drain_output = "false";
defparam \HABLITAHEX~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y16_N56
cyclonev_io_obuf \OUT_HEXTESTE[0]~output (
	.i(\REG_HEX0|DOUT [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OUT_HEXTESTE[0]),
	.obar());
// synopsys translate_off
defparam \OUT_HEXTESTE[0]~output .bus_hold = "false";
defparam \OUT_HEXTESTE[0]~output .open_drain_output = "false";
defparam \OUT_HEXTESTE[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y45_N2
cyclonev_io_obuf \OUT_HEXTESTE[1]~output (
	.i(\REG_HEX0|DOUT [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OUT_HEXTESTE[1]),
	.obar());
// synopsys translate_off
defparam \OUT_HEXTESTE[1]~output .bus_hold = "false";
defparam \OUT_HEXTESTE[1]~output .open_drain_output = "false";
defparam \OUT_HEXTESTE[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y16_N22
cyclonev_io_obuf \OUT_HEXTESTE[2]~output (
	.i(\REG_HEX0|DOUT [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OUT_HEXTESTE[2]),
	.obar());
// synopsys translate_off
defparam \OUT_HEXTESTE[2]~output .bus_hold = "false";
defparam \OUT_HEXTESTE[2]~output .open_drain_output = "false";
defparam \OUT_HEXTESTE[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y45_N36
cyclonev_io_obuf \OUT_HEXTESTE[3]~output (
	.i(\REG_HEX0|DOUT [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OUT_HEXTESTE[3]),
	.obar());
// synopsys translate_off
defparam \OUT_HEXTESTE[3]~output .bus_hold = "false";
defparam \OUT_HEXTESTE[3]~output .open_drain_output = "false";
defparam \OUT_HEXTESTE[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y45_N93
cyclonev_io_obuf \WRITETESTE~output (
	.i(\CPU|DECODER|Equal4~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WRITETESTE),
	.obar());
// synopsys translate_off
defparam \WRITETESTE~output .bus_hold = "false";
defparam \WRITETESTE~output .open_drain_output = "false";
defparam \WRITETESTE~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y14_N62
cyclonev_io_obuf \READTESTE~output (
	.i(!\CPU|DECODER|saida[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(READTESTE),
	.obar());
// synopsys translate_off
defparam \READTESTE~output .bus_hold = "false";
defparam \READTESTE~output .open_drain_output = "false";
defparam \READTESTE~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N1
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \CLOCK_50~inputCLKENA0 (
	.inclk(\CLOCK_50~input_o ),
	.ena(vcc),
	.outclk(\CLOCK_50~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \CLOCK_50~inputCLKENA0 .clock_type = "global clock";
defparam \CLOCK_50~inputCLKENA0 .disable_mode = "low";
defparam \CLOCK_50~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \CLOCK_50~inputCLKENA0 .ena_register_power_up = "high";
defparam \CLOCK_50~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: FF_X32_Y9_N56
dffeas \CPU|PC|DOUT[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|MUX2|saida_MUX[3]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[3] .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N51
cyclonev_lcell_comb \CPU|incrementaPC|Add0~25 (
// Equation(s):
// \CPU|incrementaPC|Add0~25_sumout  = SUM(( \CPU|PC|DOUT [7] ) + ( GND ) + ( \CPU|incrementaPC|Add0~30  ))
// \CPU|incrementaPC|Add0~26  = CARRY(( \CPU|PC|DOUT [7] ) + ( GND ) + ( \CPU|incrementaPC|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|PC|DOUT [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|incrementaPC|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|incrementaPC|Add0~25_sumout ),
	.cout(\CPU|incrementaPC|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \CPU|incrementaPC|Add0~25 .extended_lut = "off";
defparam \CPU|incrementaPC|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \CPU|incrementaPC|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N54
cyclonev_lcell_comb \CPU|incrementaPC|Add0~21 (
// Equation(s):
// \CPU|incrementaPC|Add0~21_sumout  = SUM(( \CPU|PC|DOUT [8] ) + ( GND ) + ( \CPU|incrementaPC|Add0~26  ))

	.dataa(gnd),
	.datab(!\CPU|PC|DOUT [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|incrementaPC|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|incrementaPC|Add0~21_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|incrementaPC|Add0~21 .extended_lut = "off";
defparam \CPU|incrementaPC|Add0~21 .lut_mask = 64'h0000FFFF00003333;
defparam \CPU|incrementaPC|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y9_N10
dffeas \CPU|PC|DOUT[1]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|MUX2|saida_MUX[1]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[1]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y9_N7
dffeas \CPU|PC|DOUT[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|MUX2|saida_MUX[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[0] .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y9_N41
dffeas \CPU|PC|DOUT[2]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|MUX2|saida_MUX[2]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[2]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y9_N45
cyclonev_lcell_comb \ROM1|memROM~8 (
// Equation(s):
// \ROM1|memROM~8_combout  = ( \CPU|PC|DOUT[2]~DUPLICATE_q  & ( (!\CPU|PC|DOUT[4]~DUPLICATE_q  & (!\CPU|PC|DOUT[1]~DUPLICATE_q  $ (((\CPU|PC|DOUT [0] & !\CPU|PC|DOUT[3]~DUPLICATE_q ))))) ) ) # ( !\CPU|PC|DOUT[2]~DUPLICATE_q  & ( (!\CPU|PC|DOUT[4]~DUPLICATE_q 
//  & ((!\CPU|PC|DOUT[3]~DUPLICATE_q ) # ((!\CPU|PC|DOUT[1]~DUPLICATE_q  & \CPU|PC|DOUT [0])))) # (\CPU|PC|DOUT[4]~DUPLICATE_q  & (!\CPU|PC|DOUT[3]~DUPLICATE_q  & ((!\CPU|PC|DOUT[1]~DUPLICATE_q ) # (!\CPU|PC|DOUT [0])))) ) )

	.dataa(!\CPU|PC|DOUT[4]~DUPLICATE_q ),
	.datab(!\CPU|PC|DOUT[1]~DUPLICATE_q ),
	.datac(!\CPU|PC|DOUT [0]),
	.datad(!\CPU|PC|DOUT[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\CPU|PC|DOUT[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~8 .extended_lut = "off";
defparam \ROM1|memROM~8 .lut_mask = 64'hFE08FE0882888288;
defparam \ROM1|memROM~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y8_N42
cyclonev_lcell_comb \CPU|DECODER|saida[8]~4 (
// Equation(s):
// \CPU|DECODER|saida[8]~4_combout  = ( !\ROM1|memROM~7_combout  & ( \ROM1|memROM~2_combout  & ( (!\ROM1|memROM~8_combout  & (\ROM1|memROM~3_combout  & \ROM1|memROM~1_combout )) ) ) )

	.dataa(!\ROM1|memROM~8_combout ),
	.datab(gnd),
	.datac(!\ROM1|memROM~3_combout ),
	.datad(!\ROM1|memROM~1_combout ),
	.datae(!\ROM1|memROM~7_combout ),
	.dataf(!\ROM1|memROM~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DECODER|saida[8]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DECODER|saida[8]~4 .extended_lut = "off";
defparam \CPU|DECODER|saida[8]~4 .lut_mask = 64'h00000000000A0000;
defparam \CPU|DECODER|saida[8]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y8_N55
dffeas \CPU|REGRetorno|DOUT[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|incrementaPC|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|DECODER|saida[8]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGRetorno|DOUT [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGRetorno|DOUT[8] .is_wysiwyg = "true";
defparam \CPU|REGRetorno|DOUT[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y9_N22
dffeas \CPU|PC|DOUT[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|MUX2|saida_MUX[4]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[4] .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N39
cyclonev_lcell_comb \ROM1|memROM~23 (
// Equation(s):
// \ROM1|memROM~23_combout  = ( \CPU|PC|DOUT[0]~DUPLICATE_q  & ( (!\CPU|PC|DOUT [2] & (!\CPU|PC|DOUT[3]~DUPLICATE_q  & (\CPU|PC|DOUT [4] & !\CPU|PC|DOUT [1]))) # (\CPU|PC|DOUT [2] & (!\CPU|PC|DOUT [4] & (!\CPU|PC|DOUT[3]~DUPLICATE_q  $ (!\CPU|PC|DOUT [1])))) 
// ) ) # ( !\CPU|PC|DOUT[0]~DUPLICATE_q  & ( (!\CPU|PC|DOUT[3]~DUPLICATE_q  & (\CPU|PC|DOUT [1] & (!\CPU|PC|DOUT [2] $ (!\CPU|PC|DOUT [4])))) ) )

	.dataa(!\CPU|PC|DOUT[3]~DUPLICATE_q ),
	.datab(!\CPU|PC|DOUT [2]),
	.datac(!\CPU|PC|DOUT [4]),
	.datad(!\CPU|PC|DOUT [1]),
	.datae(gnd),
	.dataf(!\CPU|PC|DOUT[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~23 .extended_lut = "off";
defparam \ROM1|memROM~23 .lut_mask = 64'h0028002818201820;
defparam \ROM1|memROM~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N3
cyclonev_lcell_comb \ROM1|memROM~24 (
// Equation(s):
// \ROM1|memROM~24_combout  = ( \ROM1|memROM~23_combout  & ( \ROM1|memROM~1_combout  ) )

	.dataa(!\ROM1|memROM~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ROM1|memROM~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~24 .extended_lut = "off";
defparam \ROM1|memROM~24 .lut_mask = 64'h0000000055555555;
defparam \ROM1|memROM~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N15
cyclonev_lcell_comb \CPU|MUX2|saida_MUX[8]~5 (
// Equation(s):
// \CPU|MUX2|saida_MUX[8]~5_combout  = ( \ROM1|memROM~24_combout  & ( (!\CPU|MUX2|Equal2~0_combout  & (((\CPU|incrementaPC|Add0~21_sumout )))) # (\CPU|MUX2|Equal2~0_combout  & ((!\CPU|logicaDesvio|Sel_Desvio [0]) # ((\CPU|REGRetorno|DOUT [8])))) ) ) # ( 
// !\ROM1|memROM~24_combout  & ( (!\CPU|MUX2|Equal2~0_combout  & (((\CPU|incrementaPC|Add0~21_sumout )))) # (\CPU|MUX2|Equal2~0_combout  & (\CPU|logicaDesvio|Sel_Desvio [0] & ((\CPU|REGRetorno|DOUT [8])))) ) )

	.dataa(!\CPU|MUX2|Equal2~0_combout ),
	.datab(!\CPU|logicaDesvio|Sel_Desvio [0]),
	.datac(!\CPU|incrementaPC|Add0~21_sumout ),
	.datad(!\CPU|REGRetorno|DOUT [8]),
	.datae(gnd),
	.dataf(!\ROM1|memROM~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|MUX2|saida_MUX[8]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|MUX2|saida_MUX[8]~5 .extended_lut = "off";
defparam \CPU|MUX2|saida_MUX[8]~5 .lut_mask = 64'h0A1B0A1B4E5F4E5F;
defparam \CPU|MUX2|saida_MUX[8]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y8_N16
dffeas \CPU|PC|DOUT[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|MUX2|saida_MUX[8]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[8] .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N3
cyclonev_lcell_comb \ROM1|memROM~14 (
// Equation(s):
// \ROM1|memROM~14_combout  = ( \CPU|PC|DOUT [4] & ( (!\CPU|PC|DOUT [1] & (!\CPU|PC|DOUT [2] & !\CPU|PC|DOUT[3]~DUPLICATE_q )) ) ) # ( !\CPU|PC|DOUT [4] & ( (!\CPU|PC|DOUT [1] & (((\CPU|PC|DOUT[3]~DUPLICATE_q  & \CPU|PC|DOUT [0])))) # (\CPU|PC|DOUT [1] & 
// (!\CPU|PC|DOUT [0] & (!\CPU|PC|DOUT [2] $ (\CPU|PC|DOUT[3]~DUPLICATE_q )))) ) )

	.dataa(!\CPU|PC|DOUT [1]),
	.datab(!\CPU|PC|DOUT [2]),
	.datac(!\CPU|PC|DOUT[3]~DUPLICATE_q ),
	.datad(!\CPU|PC|DOUT [0]),
	.datae(gnd),
	.dataf(!\CPU|PC|DOUT [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~14 .extended_lut = "off";
defparam \ROM1|memROM~14 .lut_mask = 64'h410A410A80808080;
defparam \ROM1|memROM~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y9_N58
dffeas \CPU|PC|DOUT[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|MUX2|saida_MUX[5]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[5] .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N9
cyclonev_lcell_comb \ROM1|memROM~5 (
// Equation(s):
// \ROM1|memROM~5_combout  = ( !\CPU|PC|DOUT [6] & ( (!\CPU|PC|DOUT [7] & !\CPU|PC|DOUT [5]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|PC|DOUT [7]),
	.datad(!\CPU|PC|DOUT [5]),
	.datae(gnd),
	.dataf(!\CPU|PC|DOUT [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~5 .extended_lut = "off";
defparam \ROM1|memROM~5 .lut_mask = 64'hF000F00000000000;
defparam \ROM1|memROM~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N15
cyclonev_lcell_comb \ROM1|memROM~15 (
// Equation(s):
// \ROM1|memROM~15_combout  = ( \ROM1|memROM~5_combout  & ( (!\CPU|PC|DOUT [8] & \ROM1|memROM~14_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|PC|DOUT [8]),
	.datad(!\ROM1|memROM~14_combout ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~15 .extended_lut = "off";
defparam \ROM1|memROM~15 .lut_mask = 64'h0000000000F000F0;
defparam \ROM1|memROM~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N30
cyclonev_lcell_comb \CPU|incrementaPC|Add0~5 (
// Equation(s):
// \CPU|incrementaPC|Add0~5_sumout  = SUM(( \CPU|PC|DOUT [0] ) + ( VCC ) + ( !VCC ))
// \CPU|incrementaPC|Add0~6  = CARRY(( \CPU|PC|DOUT [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|PC|DOUT [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|incrementaPC|Add0~5_sumout ),
	.cout(\CPU|incrementaPC|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \CPU|incrementaPC|Add0~5 .extended_lut = "off";
defparam \CPU|incrementaPC|Add0~5 .lut_mask = 64'h0000000000000F0F;
defparam \CPU|incrementaPC|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N33
cyclonev_lcell_comb \CPU|incrementaPC|Add0~9 (
// Equation(s):
// \CPU|incrementaPC|Add0~9_sumout  = SUM(( \CPU|PC|DOUT[1]~DUPLICATE_q  ) + ( GND ) + ( \CPU|incrementaPC|Add0~6  ))
// \CPU|incrementaPC|Add0~10  = CARRY(( \CPU|PC|DOUT[1]~DUPLICATE_q  ) + ( GND ) + ( \CPU|incrementaPC|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|PC|DOUT[1]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|incrementaPC|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|incrementaPC|Add0~9_sumout ),
	.cout(\CPU|incrementaPC|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \CPU|incrementaPC|Add0~9 .extended_lut = "off";
defparam \CPU|incrementaPC|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \CPU|incrementaPC|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y8_N34
dffeas \CPU|REGRetorno|DOUT[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|incrementaPC|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|DECODER|saida[8]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGRetorno|DOUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGRetorno|DOUT[1] .is_wysiwyg = "true";
defparam \CPU|REGRetorno|DOUT[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y9_N9
cyclonev_lcell_comb \CPU|MUX2|saida_MUX[1]~2 (
// Equation(s):
// \CPU|MUX2|saida_MUX[1]~2_combout  = ( \CPU|incrementaPC|Add0~9_sumout  & ( (!\CPU|MUX2|Equal2~0_combout ) # ((!\CPU|logicaDesvio|Sel_Desvio [0] & (\ROM1|memROM~15_combout )) # (\CPU|logicaDesvio|Sel_Desvio [0] & ((\CPU|REGRetorno|DOUT [1])))) ) ) # ( 
// !\CPU|incrementaPC|Add0~9_sumout  & ( (\CPU|MUX2|Equal2~0_combout  & ((!\CPU|logicaDesvio|Sel_Desvio [0] & (\ROM1|memROM~15_combout )) # (\CPU|logicaDesvio|Sel_Desvio [0] & ((\CPU|REGRetorno|DOUT [1]))))) ) )

	.dataa(!\CPU|logicaDesvio|Sel_Desvio [0]),
	.datab(!\CPU|MUX2|Equal2~0_combout ),
	.datac(!\ROM1|memROM~15_combout ),
	.datad(!\CPU|REGRetorno|DOUT [1]),
	.datae(gnd),
	.dataf(!\CPU|incrementaPC|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|MUX2|saida_MUX[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|MUX2|saida_MUX[1]~2 .extended_lut = "off";
defparam \CPU|MUX2|saida_MUX[1]~2 .lut_mask = 64'h02130213CEDFCEDF;
defparam \CPU|MUX2|saida_MUX[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y9_N11
dffeas \CPU|PC|DOUT[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|MUX2|saida_MUX[1]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[1] .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N42
cyclonev_lcell_comb \ROM1|memROM~20 (
// Equation(s):
// \ROM1|memROM~20_combout  = ( \CPU|PC|DOUT[0]~DUPLICATE_q  & ( \ROM1|memROM~1_combout  & ( (!\CPU|PC|DOUT[4]~DUPLICATE_q  & (\CPU|PC|DOUT[2]~DUPLICATE_q  & (!\CPU|PC|DOUT [1] $ (!\CPU|PC|DOUT [3])))) ) ) ) # ( !\CPU|PC|DOUT[0]~DUPLICATE_q  & ( 
// \ROM1|memROM~1_combout  & ( (\CPU|PC|DOUT [1] & (!\CPU|PC|DOUT [3] & (!\CPU|PC|DOUT[4]~DUPLICATE_q  $ (!\CPU|PC|DOUT[2]~DUPLICATE_q )))) ) ) )

	.dataa(!\CPU|PC|DOUT [1]),
	.datab(!\CPU|PC|DOUT[4]~DUPLICATE_q ),
	.datac(!\CPU|PC|DOUT[2]~DUPLICATE_q ),
	.datad(!\CPU|PC|DOUT [3]),
	.datae(!\CPU|PC|DOUT[0]~DUPLICATE_q ),
	.dataf(!\ROM1|memROM~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~20 .extended_lut = "off";
defparam \ROM1|memROM~20 .lut_mask = 64'h0000000014000408;
defparam \ROM1|memROM~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N36
cyclonev_lcell_comb \CPU|incrementaPC|Add0~1 (
// Equation(s):
// \CPU|incrementaPC|Add0~1_sumout  = SUM(( \CPU|PC|DOUT [2] ) + ( GND ) + ( \CPU|incrementaPC|Add0~10  ))
// \CPU|incrementaPC|Add0~2  = CARRY(( \CPU|PC|DOUT [2] ) + ( GND ) + ( \CPU|incrementaPC|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|PC|DOUT [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|incrementaPC|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|incrementaPC|Add0~1_sumout ),
	.cout(\CPU|incrementaPC|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \CPU|incrementaPC|Add0~1 .extended_lut = "off";
defparam \CPU|incrementaPC|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \CPU|incrementaPC|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N39
cyclonev_lcell_comb \CPU|incrementaPC|Add0~17 (
// Equation(s):
// \CPU|incrementaPC|Add0~17_sumout  = SUM(( \CPU|PC|DOUT[3]~DUPLICATE_q  ) + ( GND ) + ( \CPU|incrementaPC|Add0~2  ))
// \CPU|incrementaPC|Add0~18  = CARRY(( \CPU|PC|DOUT[3]~DUPLICATE_q  ) + ( GND ) + ( \CPU|incrementaPC|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|PC|DOUT[3]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|incrementaPC|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|incrementaPC|Add0~17_sumout ),
	.cout(\CPU|incrementaPC|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \CPU|incrementaPC|Add0~17 .extended_lut = "off";
defparam \CPU|incrementaPC|Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \CPU|incrementaPC|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N42
cyclonev_lcell_comb \CPU|incrementaPC|Add0~13 (
// Equation(s):
// \CPU|incrementaPC|Add0~13_sumout  = SUM(( \CPU|PC|DOUT [4] ) + ( GND ) + ( \CPU|incrementaPC|Add0~18  ))
// \CPU|incrementaPC|Add0~14  = CARRY(( \CPU|PC|DOUT [4] ) + ( GND ) + ( \CPU|incrementaPC|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|PC|DOUT [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|incrementaPC|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|incrementaPC|Add0~13_sumout ),
	.cout(\CPU|incrementaPC|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \CPU|incrementaPC|Add0~13 .extended_lut = "off";
defparam \CPU|incrementaPC|Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \CPU|incrementaPC|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N45
cyclonev_lcell_comb \CPU|incrementaPC|Add0~33 (
// Equation(s):
// \CPU|incrementaPC|Add0~33_sumout  = SUM(( \CPU|PC|DOUT[5]~DUPLICATE_q  ) + ( GND ) + ( \CPU|incrementaPC|Add0~14  ))
// \CPU|incrementaPC|Add0~34  = CARRY(( \CPU|PC|DOUT[5]~DUPLICATE_q  ) + ( GND ) + ( \CPU|incrementaPC|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|PC|DOUT[5]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|incrementaPC|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|incrementaPC|Add0~33_sumout ),
	.cout(\CPU|incrementaPC|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \CPU|incrementaPC|Add0~33 .extended_lut = "off";
defparam \CPU|incrementaPC|Add0~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \CPU|incrementaPC|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y8_N46
dffeas \CPU|REGRetorno|DOUT[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|incrementaPC|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|DECODER|saida[8]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGRetorno|DOUT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGRetorno|DOUT[5] .is_wysiwyg = "true";
defparam \CPU|REGRetorno|DOUT[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y9_N57
cyclonev_lcell_comb \CPU|MUX2|saida_MUX[5]~8 (
// Equation(s):
// \CPU|MUX2|saida_MUX[5]~8_combout  = ( \CPU|incrementaPC|Add0~33_sumout  & ( (!\CPU|MUX2|Equal2~0_combout ) # ((!\CPU|logicaDesvio|Sel_Desvio [0] & (\ROM1|memROM~20_combout )) # (\CPU|logicaDesvio|Sel_Desvio [0] & ((\CPU|REGRetorno|DOUT [5])))) ) ) # ( 
// !\CPU|incrementaPC|Add0~33_sumout  & ( (\CPU|MUX2|Equal2~0_combout  & ((!\CPU|logicaDesvio|Sel_Desvio [0] & (\ROM1|memROM~20_combout )) # (\CPU|logicaDesvio|Sel_Desvio [0] & ((\CPU|REGRetorno|DOUT [5]))))) ) )

	.dataa(!\CPU|logicaDesvio|Sel_Desvio [0]),
	.datab(!\CPU|MUX2|Equal2~0_combout ),
	.datac(!\ROM1|memROM~20_combout ),
	.datad(!\CPU|REGRetorno|DOUT [5]),
	.datae(gnd),
	.dataf(!\CPU|incrementaPC|Add0~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|MUX2|saida_MUX[5]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|MUX2|saida_MUX[5]~8 .extended_lut = "off";
defparam \CPU|MUX2|saida_MUX[5]~8 .lut_mask = 64'h02130213CEDFCEDF;
defparam \CPU|MUX2|saida_MUX[5]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y9_N59
dffeas \CPU|PC|DOUT[5]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|MUX2|saida_MUX[5]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[5]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N48
cyclonev_lcell_comb \CPU|incrementaPC|Add0~29 (
// Equation(s):
// \CPU|incrementaPC|Add0~29_sumout  = SUM(( \CPU|PC|DOUT [6] ) + ( GND ) + ( \CPU|incrementaPC|Add0~34  ))
// \CPU|incrementaPC|Add0~30  = CARRY(( \CPU|PC|DOUT [6] ) + ( GND ) + ( \CPU|incrementaPC|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|PC|DOUT [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|incrementaPC|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|incrementaPC|Add0~29_sumout ),
	.cout(\CPU|incrementaPC|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \CPU|incrementaPC|Add0~29 .extended_lut = "off";
defparam \CPU|incrementaPC|Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \CPU|incrementaPC|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N0
cyclonev_lcell_comb \ROM1|memROM~21 (
// Equation(s):
// \ROM1|memROM~21_combout  = ( \CPU|PC|DOUT[0]~DUPLICATE_q  & ( (\CPU|PC|DOUT [2] & (!\CPU|PC|DOUT[1]~DUPLICATE_q  & \CPU|PC|DOUT[3]~DUPLICATE_q )) ) ) # ( !\CPU|PC|DOUT[0]~DUPLICATE_q  & ( (\CPU|PC|DOUT [2] & (\CPU|PC|DOUT[1]~DUPLICATE_q  & 
// !\CPU|PC|DOUT[3]~DUPLICATE_q )) ) )

	.dataa(gnd),
	.datab(!\CPU|PC|DOUT [2]),
	.datac(!\CPU|PC|DOUT[1]~DUPLICATE_q ),
	.datad(!\CPU|PC|DOUT[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\CPU|PC|DOUT[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~21 .extended_lut = "off";
defparam \ROM1|memROM~21 .lut_mask = 64'h0300030000300030;
defparam \ROM1|memROM~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N30
cyclonev_lcell_comb \ROM1|memROM~22 (
// Equation(s):
// \ROM1|memROM~22_combout  = ( \ROM1|memROM~1_combout  & ( (!\CPU|PC|DOUT [4] & \ROM1|memROM~21_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|PC|DOUT [4]),
	.datad(!\ROM1|memROM~21_combout ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~22 .extended_lut = "off";
defparam \ROM1|memROM~22 .lut_mask = 64'h0000000000F000F0;
defparam \ROM1|memROM~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y8_N49
dffeas \CPU|REGRetorno|DOUT[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|incrementaPC|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|DECODER|saida[8]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGRetorno|DOUT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGRetorno|DOUT[6] .is_wysiwyg = "true";
defparam \CPU|REGRetorno|DOUT[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N12
cyclonev_lcell_comb \CPU|MUX2|saida_MUX[6]~7 (
// Equation(s):
// \CPU|MUX2|saida_MUX[6]~7_combout  = ( \CPU|REGRetorno|DOUT [6] & ( (!\CPU|MUX2|Equal2~0_combout  & (((\CPU|incrementaPC|Add0~29_sumout )))) # (\CPU|MUX2|Equal2~0_combout  & (((\ROM1|memROM~22_combout )) # (\CPU|logicaDesvio|Sel_Desvio [0]))) ) ) # ( 
// !\CPU|REGRetorno|DOUT [6] & ( (!\CPU|MUX2|Equal2~0_combout  & (((\CPU|incrementaPC|Add0~29_sumout )))) # (\CPU|MUX2|Equal2~0_combout  & (!\CPU|logicaDesvio|Sel_Desvio [0] & ((\ROM1|memROM~22_combout )))) ) )

	.dataa(!\CPU|MUX2|Equal2~0_combout ),
	.datab(!\CPU|logicaDesvio|Sel_Desvio [0]),
	.datac(!\CPU|incrementaPC|Add0~29_sumout ),
	.datad(!\ROM1|memROM~22_combout ),
	.datae(gnd),
	.dataf(!\CPU|REGRetorno|DOUT [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|MUX2|saida_MUX[6]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|MUX2|saida_MUX[6]~7 .extended_lut = "off";
defparam \CPU|MUX2|saida_MUX[6]~7 .lut_mask = 64'h0A4E0A4E1B5F1B5F;
defparam \CPU|MUX2|saida_MUX[6]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y8_N26
dffeas \CPU|PC|DOUT[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|MUX2|saida_MUX[6]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[6] .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y8_N53
dffeas \CPU|REGRetorno|DOUT[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|incrementaPC|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|DECODER|saida[8]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGRetorno|DOUT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGRetorno|DOUT[7] .is_wysiwyg = "true";
defparam \CPU|REGRetorno|DOUT[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y9_N36
cyclonev_lcell_comb \CPU|MUX2|saida_MUX[7]~6 (
// Equation(s):
// \CPU|MUX2|saida_MUX[7]~6_combout  = ( \CPU|incrementaPC|Add0~25_sumout  & ( (!\CPU|MUX2|Equal2~0_combout ) # ((!\CPU|logicaDesvio|Sel_Desvio [0] & (\ROM1|memROM~17_combout )) # (\CPU|logicaDesvio|Sel_Desvio [0] & ((\CPU|REGRetorno|DOUT [7])))) ) ) # ( 
// !\CPU|incrementaPC|Add0~25_sumout  & ( (\CPU|MUX2|Equal2~0_combout  & ((!\CPU|logicaDesvio|Sel_Desvio [0] & (\ROM1|memROM~17_combout )) # (\CPU|logicaDesvio|Sel_Desvio [0] & ((\CPU|REGRetorno|DOUT [7]))))) ) )

	.dataa(!\CPU|logicaDesvio|Sel_Desvio [0]),
	.datab(!\CPU|MUX2|Equal2~0_combout ),
	.datac(!\ROM1|memROM~17_combout ),
	.datad(!\CPU|REGRetorno|DOUT [7]),
	.datae(gnd),
	.dataf(!\CPU|incrementaPC|Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|MUX2|saida_MUX[7]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|MUX2|saida_MUX[7]~6 .extended_lut = "off";
defparam \CPU|MUX2|saida_MUX[7]~6 .lut_mask = 64'h02130213CEDFCEDF;
defparam \CPU|MUX2|saida_MUX[7]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y9_N38
dffeas \CPU|PC|DOUT[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|MUX2|saida_MUX[7]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[7] .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y8_N17
dffeas \CPU|PC|DOUT[8]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|MUX2|saida_MUX[8]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[8]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y9_N33
cyclonev_lcell_comb \ROM1|memROM~1 (
// Equation(s):
// \ROM1|memROM~1_combout  = ( !\CPU|PC|DOUT[8]~DUPLICATE_q  & ( (!\CPU|PC|DOUT [7] & (!\CPU|PC|DOUT[5]~DUPLICATE_q  & !\CPU|PC|DOUT [6])) ) )

	.dataa(!\CPU|PC|DOUT [7]),
	.datab(gnd),
	.datac(!\CPU|PC|DOUT[5]~DUPLICATE_q ),
	.datad(!\CPU|PC|DOUT [6]),
	.datae(gnd),
	.dataf(!\CPU|PC|DOUT[8]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~1 .extended_lut = "off";
defparam \ROM1|memROM~1 .lut_mask = 64'hA000A00000000000;
defparam \ROM1|memROM~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y9_N48
cyclonev_lcell_comb \ROM1|memROM~10 (
// Equation(s):
// \ROM1|memROM~10_combout  = ( \CPU|PC|DOUT [0] & ( (!\CPU|PC|DOUT[4]~DUPLICATE_q  & (!\CPU|PC|DOUT [3] $ (((!\CPU|PC|DOUT [1]) # (\CPU|PC|DOUT [2]))))) ) ) # ( !\CPU|PC|DOUT [0] & ( (!\CPU|PC|DOUT [1] & (((\CPU|PC|DOUT [2] & !\CPU|PC|DOUT[4]~DUPLICATE_q 
// )))) # (\CPU|PC|DOUT [1] & (!\CPU|PC|DOUT [2] & (!\CPU|PC|DOUT [3] $ (!\CPU|PC|DOUT[4]~DUPLICATE_q )))) ) )

	.dataa(!\CPU|PC|DOUT [3]),
	.datab(!\CPU|PC|DOUT [1]),
	.datac(!\CPU|PC|DOUT [2]),
	.datad(!\CPU|PC|DOUT[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\CPU|PC|DOUT [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~10 .extended_lut = "off";
defparam \ROM1|memROM~10 .lut_mask = 64'h1C201C2065006500;
defparam \ROM1|memROM~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y9_N3
cyclonev_lcell_comb \ROM1|memROM~11 (
// Equation(s):
// \ROM1|memROM~11_combout  = ( \ROM1|memROM~10_combout  & ( \ROM1|memROM~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ROM1|memROM~1_combout ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~11 .extended_lut = "off";
defparam \ROM1|memROM~11 .lut_mask = 64'h0000000000FF00FF;
defparam \ROM1|memROM~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y8_N31
dffeas \CPU|REGRetorno|DOUT[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|incrementaPC|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|DECODER|saida[8]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGRetorno|DOUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGRetorno|DOUT[0] .is_wysiwyg = "true";
defparam \CPU|REGRetorno|DOUT[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y9_N6
cyclonev_lcell_comb \CPU|MUX2|saida_MUX[0]~1 (
// Equation(s):
// \CPU|MUX2|saida_MUX[0]~1_combout  = ( \CPU|incrementaPC|Add0~5_sumout  & ( (!\CPU|MUX2|Equal2~0_combout ) # ((!\CPU|logicaDesvio|Sel_Desvio [0] & (\ROM1|memROM~11_combout )) # (\CPU|logicaDesvio|Sel_Desvio [0] & ((\CPU|REGRetorno|DOUT [0])))) ) ) # ( 
// !\CPU|incrementaPC|Add0~5_sumout  & ( (\CPU|MUX2|Equal2~0_combout  & ((!\CPU|logicaDesvio|Sel_Desvio [0] & (\ROM1|memROM~11_combout )) # (\CPU|logicaDesvio|Sel_Desvio [0] & ((\CPU|REGRetorno|DOUT [0]))))) ) )

	.dataa(!\CPU|logicaDesvio|Sel_Desvio [0]),
	.datab(!\CPU|MUX2|Equal2~0_combout ),
	.datac(!\ROM1|memROM~11_combout ),
	.datad(!\CPU|REGRetorno|DOUT [0]),
	.datae(gnd),
	.dataf(!\CPU|incrementaPC|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|MUX2|saida_MUX[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|MUX2|saida_MUX[0]~1 .extended_lut = "off";
defparam \CPU|MUX2|saida_MUX[0]~1 .lut_mask = 64'h02130213CEDFCEDF;
defparam \CPU|MUX2|saida_MUX[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y9_N8
dffeas \CPU|PC|DOUT[0]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|MUX2|saida_MUX[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[0]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y9_N0
cyclonev_lcell_comb \ROM1|memROM~16 (
// Equation(s):
// \ROM1|memROM~16_combout  = ( !\CPU|PC|DOUT[1]~DUPLICATE_q  & ( (\CPU|PC|DOUT [3] & (\CPU|PC|DOUT [2] & (\CPU|PC|DOUT[0]~DUPLICATE_q  & !\CPU|PC|DOUT[4]~DUPLICATE_q ))) ) )

	.dataa(!\CPU|PC|DOUT [3]),
	.datab(!\CPU|PC|DOUT [2]),
	.datac(!\CPU|PC|DOUT[0]~DUPLICATE_q ),
	.datad(!\CPU|PC|DOUT[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\CPU|PC|DOUT[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~16 .extended_lut = "off";
defparam \ROM1|memROM~16 .lut_mask = 64'h0100010000000000;
defparam \ROM1|memROM~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y9_N27
cyclonev_lcell_comb \ROM1|memROM~17 (
// Equation(s):
// \ROM1|memROM~17_combout  = ( \ROM1|memROM~1_combout  & ( \ROM1|memROM~16_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROM1|memROM~16_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ROM1|memROM~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~17 .extended_lut = "off";
defparam \ROM1|memROM~17 .lut_mask = 64'h000000000F0F0F0F;
defparam \ROM1|memROM~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y8_N43
dffeas \CPU|REGRetorno|DOUT[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|incrementaPC|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|DECODER|saida[8]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGRetorno|DOUT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGRetorno|DOUT[4] .is_wysiwyg = "true";
defparam \CPU|REGRetorno|DOUT[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y9_N21
cyclonev_lcell_comb \CPU|MUX2|saida_MUX[4]~3 (
// Equation(s):
// \CPU|MUX2|saida_MUX[4]~3_combout  = ( \CPU|logicaDesvio|Sel_Desvio [0] & ( (!\CPU|MUX2|Equal2~0_combout  & ((\CPU|incrementaPC|Add0~13_sumout ))) # (\CPU|MUX2|Equal2~0_combout  & (\CPU|REGRetorno|DOUT [4])) ) ) # ( !\CPU|logicaDesvio|Sel_Desvio [0] & ( 
// (!\CPU|MUX2|Equal2~0_combout  & ((\CPU|incrementaPC|Add0~13_sumout ))) # (\CPU|MUX2|Equal2~0_combout  & (\ROM1|memROM~17_combout )) ) )

	.dataa(!\ROM1|memROM~17_combout ),
	.datab(!\CPU|MUX2|Equal2~0_combout ),
	.datac(!\CPU|REGRetorno|DOUT [4]),
	.datad(!\CPU|incrementaPC|Add0~13_sumout ),
	.datae(gnd),
	.dataf(!\CPU|logicaDesvio|Sel_Desvio [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|MUX2|saida_MUX[4]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|MUX2|saida_MUX[4]~3 .extended_lut = "off";
defparam \CPU|MUX2|saida_MUX[4]~3 .lut_mask = 64'h11DD11DD03CF03CF;
defparam \CPU|MUX2|saida_MUX[4]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y9_N23
dffeas \CPU|PC|DOUT[4]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|MUX2|saida_MUX[4]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[4]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y9_N42
cyclonev_lcell_comb \ROM1|memROM~6 (
// Equation(s):
// \ROM1|memROM~6_combout  = ( \CPU|PC|DOUT [2] & ( (!\CPU|PC|DOUT[4]~DUPLICATE_q  & (\CPU|PC|DOUT [3] & (!\CPU|PC|DOUT[1]~DUPLICATE_q  $ (\CPU|PC|DOUT[0]~DUPLICATE_q )))) ) ) # ( !\CPU|PC|DOUT [2] & ( (\CPU|PC|DOUT[0]~DUPLICATE_q  & 
// ((!\CPU|PC|DOUT[4]~DUPLICATE_q  & (!\CPU|PC|DOUT[1]~DUPLICATE_q  & \CPU|PC|DOUT [3])) # (\CPU|PC|DOUT[4]~DUPLICATE_q  & (\CPU|PC|DOUT[1]~DUPLICATE_q  & !\CPU|PC|DOUT [3])))) ) )

	.dataa(!\CPU|PC|DOUT[4]~DUPLICATE_q ),
	.datab(!\CPU|PC|DOUT[1]~DUPLICATE_q ),
	.datac(!\CPU|PC|DOUT [3]),
	.datad(!\CPU|PC|DOUT[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\CPU|PC|DOUT [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~6 .extended_lut = "off";
defparam \ROM1|memROM~6 .lut_mask = 64'h0018001808020802;
defparam \ROM1|memROM~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N36
cyclonev_lcell_comb \ROM1|memROM~7 (
// Equation(s):
// \ROM1|memROM~7_combout  = ( \ROM1|memROM~5_combout  & ( (\ROM1|memROM~6_combout  & !\CPU|PC|DOUT [8]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROM1|memROM~6_combout ),
	.datad(!\CPU|PC|DOUT [8]),
	.datae(gnd),
	.dataf(!\ROM1|memROM~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~7 .extended_lut = "off";
defparam \ROM1|memROM~7 .lut_mask = 64'h000000000F000F00;
defparam \ROM1|memROM~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N54
cyclonev_lcell_comb \ROM1|memROM~9 (
// Equation(s):
// \ROM1|memROM~9_combout  = ( \ROM1|memROM~1_combout  & ( \ROM1|memROM~8_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ROM1|memROM~8_combout ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~9 .extended_lut = "off";
defparam \ROM1|memROM~9 .lut_mask = 64'h0000000000FF00FF;
defparam \ROM1|memROM~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N27
cyclonev_lcell_comb \CPU|DECODER|saida[6]~0 (
// Equation(s):
// \CPU|DECODER|saida[6]~0_combout  = ( !\ROM1|memROM~4_combout  & ( (!\ROM1|memROM~7_combout  & (!\ROM1|memROM~2_combout  & \ROM1|memROM~9_combout )) ) )

	.dataa(!\ROM1|memROM~7_combout ),
	.datab(gnd),
	.datac(!\ROM1|memROM~2_combout ),
	.datad(!\ROM1|memROM~9_combout ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DECODER|saida[6]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DECODER|saida[6]~0 .extended_lut = "off";
defparam \CPU|DECODER|saida[6]~0 .lut_mask = 64'h00A000A000000000;
defparam \CPU|DECODER|saida[6]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N57
cyclonev_lcell_comb \CPU|DECODER|Equal10~0 (
// Equation(s):
// \CPU|DECODER|Equal10~0_combout  = ( \ROM1|memROM~4_combout  ) # ( !\ROM1|memROM~4_combout  & ( ((\ROM1|memROM~7_combout ) # (\ROM1|memROM~2_combout )) # (\ROM1|memROM~9_combout ) ) )

	.dataa(!\ROM1|memROM~9_combout ),
	.datab(gnd),
	.datac(!\ROM1|memROM~2_combout ),
	.datad(!\ROM1|memROM~7_combout ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DECODER|Equal10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DECODER|Equal10~0 .extended_lut = "off";
defparam \CPU|DECODER|Equal10~0 .lut_mask = 64'h5FFF5FFFFFFFFFFF;
defparam \CPU|DECODER|Equal10~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N24
cyclonev_lcell_comb \CPU|DECODER|Equal8~0 (
// Equation(s):
// \CPU|DECODER|Equal8~0_combout  = ( !\ROM1|memROM~4_combout  & ( (\ROM1|memROM~7_combout  & (!\ROM1|memROM~9_combout  & !\ROM1|memROM~2_combout )) ) )

	.dataa(!\ROM1|memROM~7_combout ),
	.datab(gnd),
	.datac(!\ROM1|memROM~9_combout ),
	.datad(!\ROM1|memROM~2_combout ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DECODER|Equal8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DECODER|Equal8~0 .extended_lut = "off";
defparam \CPU|DECODER|Equal8~0 .lut_mask = 64'h5000500000000000;
defparam \CPU|DECODER|Equal8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y9_N24
cyclonev_lcell_comb \ROM1|memROM~18 (
// Equation(s):
// \ROM1|memROM~18_combout  = ( \CPU|PC|DOUT[2]~DUPLICATE_q  & ( (!\CPU|PC|DOUT[4]~DUPLICATE_q  & (!\CPU|PC|DOUT [1] & \CPU|PC|DOUT [3])) ) ) # ( !\CPU|PC|DOUT[2]~DUPLICATE_q  & ( (\CPU|PC|DOUT [1] & (!\CPU|PC|DOUT[0]~DUPLICATE_q  & 
// (!\CPU|PC|DOUT[4]~DUPLICATE_q  $ (!\CPU|PC|DOUT [3])))) ) )

	.dataa(!\CPU|PC|DOUT[4]~DUPLICATE_q ),
	.datab(!\CPU|PC|DOUT [1]),
	.datac(!\CPU|PC|DOUT[0]~DUPLICATE_q ),
	.datad(!\CPU|PC|DOUT [3]),
	.datae(gnd),
	.dataf(!\CPU|PC|DOUT[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~18 .extended_lut = "off";
defparam \ROM1|memROM~18 .lut_mask = 64'h1020102000880088;
defparam \ROM1|memROM~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y9_N51
cyclonev_lcell_comb \ROM1|memROM~19 (
// Equation(s):
// \ROM1|memROM~19_combout  = (\ROM1|memROM~18_combout  & \ROM1|memROM~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROM1|memROM~18_combout ),
	.datad(!\ROM1|memROM~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~19 .extended_lut = "off";
defparam \ROM1|memROM~19 .lut_mask = 64'h000F000F000F000F;
defparam \ROM1|memROM~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N27
cyclonev_lcell_comb \ROM1|memROM~0 (
// Equation(s):
// \ROM1|memROM~0_combout  = ( \CPU|PC|DOUT [4] & ( (\CPU|PC|DOUT [1] & (\CPU|PC|DOUT [0] & !\CPU|PC|DOUT[3]~DUPLICATE_q )) ) ) # ( !\CPU|PC|DOUT [4] & ( (!\CPU|PC|DOUT [0] & \CPU|PC|DOUT[3]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!\CPU|PC|DOUT [1]),
	.datac(!\CPU|PC|DOUT [0]),
	.datad(!\CPU|PC|DOUT[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\CPU|PC|DOUT [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~0 .extended_lut = "off";
defparam \ROM1|memROM~0 .lut_mask = 64'h00F000F003000300;
defparam \ROM1|memROM~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y9_N12
cyclonev_lcell_comb \CPU|logicaDesvio|Sel_Desvio~0 (
// Equation(s):
// \CPU|logicaDesvio|Sel_Desvio~0_combout  = ( \ROM1|memROM~0_combout  & ( (\CPU|PC|DOUT[2]~DUPLICATE_q  & (\ROM1|memROM~8_combout  & \ROM1|memROM~1_combout )) ) ) # ( !\ROM1|memROM~0_combout  & ( (\ROM1|memROM~8_combout  & \ROM1|memROM~1_combout ) ) )

	.dataa(!\CPU|PC|DOUT[2]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\ROM1|memROM~8_combout ),
	.datad(!\ROM1|memROM~1_combout ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|logicaDesvio|Sel_Desvio~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|logicaDesvio|Sel_Desvio~0 .extended_lut = "off";
defparam \CPU|logicaDesvio|Sel_Desvio~0 .lut_mask = 64'h000F000F00050005;
defparam \CPU|logicaDesvio|Sel_Desvio~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N24
cyclonev_lcell_comb \CPU|DECODER|Equal4~0 (
// Equation(s):
// \CPU|DECODER|Equal4~0_combout  = ( !\CPU|PC|DOUT[8]~DUPLICATE_q  & ( (\ROM1|memROM~5_combout  & (!\ROM1|memROM~6_combout  & \ROM1|memROM~3_combout )) ) )

	.dataa(!\ROM1|memROM~5_combout ),
	.datab(gnd),
	.datac(!\ROM1|memROM~6_combout ),
	.datad(!\ROM1|memROM~3_combout ),
	.datae(gnd),
	.dataf(!\CPU|PC|DOUT[8]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DECODER|Equal4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DECODER|Equal4~0 .extended_lut = "off";
defparam \CPU|DECODER|Equal4~0 .lut_mask = 64'h0050005000000000;
defparam \CPU|DECODER|Equal4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N21
cyclonev_lcell_comb \RAM|process_0~0 (
// Equation(s):
// \RAM|process_0~0_combout  = ( !\ROM1|memROM~22_combout  & ( (!\ROM1|memROM~17_combout  & (\CPU|logicaDesvio|Sel_Desvio~0_combout  & (\CPU|DECODER|Equal4~0_combout  & !\ROM1|memROM~24_combout ))) ) )

	.dataa(!\ROM1|memROM~17_combout ),
	.datab(!\CPU|logicaDesvio|Sel_Desvio~0_combout ),
	.datac(!\CPU|DECODER|Equal4~0_combout ),
	.datad(!\ROM1|memROM~24_combout ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|process_0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|process_0~0 .extended_lut = "off";
defparam \RAM|process_0~0 .lut_mask = 64'h0200020000000000;
defparam \RAM|process_0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y9_N15
cyclonev_lcell_comb \ROM1|memROM~12 (
// Equation(s):
// \ROM1|memROM~12_combout  = ( \CPU|PC|DOUT [0] & ( (!\CPU|PC|DOUT[1]~DUPLICATE_q  & \CPU|PC|DOUT[3]~DUPLICATE_q ) ) ) # ( !\CPU|PC|DOUT [0] & ( (!\CPU|PC|DOUT [2] & (\CPU|PC|DOUT[1]~DUPLICATE_q  & \CPU|PC|DOUT[3]~DUPLICATE_q )) ) )

	.dataa(gnd),
	.datab(!\CPU|PC|DOUT [2]),
	.datac(!\CPU|PC|DOUT[1]~DUPLICATE_q ),
	.datad(!\CPU|PC|DOUT[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\CPU|PC|DOUT [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~12 .extended_lut = "off";
defparam \ROM1|memROM~12 .lut_mask = 64'h000C000C00F000F0;
defparam \ROM1|memROM~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y9_N30
cyclonev_lcell_comb \ROM1|memROM~13 (
// Equation(s):
// \ROM1|memROM~13_combout  = ( !\CPU|PC|DOUT [4] & ( (\ROM1|memROM~12_combout  & \ROM1|memROM~1_combout ) ) )

	.dataa(gnd),
	.datab(!\ROM1|memROM~12_combout ),
	.datac(!\ROM1|memROM~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|PC|DOUT [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~13 .extended_lut = "off";
defparam \ROM1|memROM~13 .lut_mask = 64'h0303030300000000;
defparam \ROM1|memROM~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y9_N18
cyclonev_lcell_comb \RAM|ram~644 (
// Equation(s):
// \RAM|ram~644_combout  = ( \ROM1|memROM~11_combout  & ( !\ROM1|memROM~19_combout  & ( (\ROM1|memROM~15_combout  & (!\ROM1|memROM~20_combout  & (!\ROM1|memROM~13_combout  & !\ROM1|memROM~17_combout ))) ) ) )

	.dataa(!\ROM1|memROM~15_combout ),
	.datab(!\ROM1|memROM~20_combout ),
	.datac(!\ROM1|memROM~13_combout ),
	.datad(!\ROM1|memROM~17_combout ),
	.datae(!\ROM1|memROM~11_combout ),
	.dataf(!\ROM1|memROM~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~644_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~644 .extended_lut = "off";
defparam \RAM|ram~644 .lut_mask = 64'h0000400000000000;
defparam \RAM|ram~644 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y10_N12
cyclonev_lcell_comb \RAM|ram~645 (
// Equation(s):
// \RAM|ram~645_combout  = (\RAM|process_0~0_combout  & \RAM|ram~644_combout )

	.dataa(gnd),
	.datab(!\RAM|process_0~0_combout ),
	.datac(!\RAM|ram~644_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~645_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~645 .extended_lut = "off";
defparam \RAM|ram~645 .lut_mask = 64'h0303030303030303;
defparam \RAM|ram~645 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y10_N25
dffeas \RAM|ram~39 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~645_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~39_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~39 .is_wysiwyg = "true";
defparam \RAM|ram~39 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N18
cyclonev_lcell_comb \RAM|ram~642 (
// Equation(s):
// \RAM|ram~642_combout  = ( !\ROM1|memROM~15_combout  & ( !\ROM1|memROM~19_combout  & ( (!\ROM1|memROM~17_combout  & (\ROM1|memROM~11_combout  & (!\ROM1|memROM~20_combout  & \ROM1|memROM~13_combout ))) ) ) )

	.dataa(!\ROM1|memROM~17_combout ),
	.datab(!\ROM1|memROM~11_combout ),
	.datac(!\ROM1|memROM~20_combout ),
	.datad(!\ROM1|memROM~13_combout ),
	.datae(!\ROM1|memROM~15_combout ),
	.dataf(!\ROM1|memROM~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~642_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~642 .extended_lut = "off";
defparam \RAM|ram~642 .lut_mask = 64'h0020000000000000;
defparam \RAM|ram~642 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N51
cyclonev_lcell_comb \RAM|ram~643 (
// Equation(s):
// \RAM|ram~643_combout  = (\RAM|process_0~0_combout  & \RAM|ram~642_combout )

	.dataa(gnd),
	.datab(!\RAM|process_0~0_combout ),
	.datac(!\RAM|ram~642_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~643_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~643 .extended_lut = "off";
defparam \RAM|ram~643 .lut_mask = 64'h0303030303030303;
defparam \RAM|ram~643 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y9_N40
dffeas \RAM|ram~87 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~643_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~87_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~87 .is_wysiwyg = "true";
defparam \RAM|ram~87 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N24
cyclonev_lcell_comb \RAM|ram~640 (
// Equation(s):
// \RAM|ram~640_combout  = ( !\ROM1|memROM~15_combout  & ( \ROM1|memROM~11_combout  & ( (!\ROM1|memROM~19_combout  & (!\ROM1|memROM~13_combout  & (!\ROM1|memROM~20_combout  & !\ROM1|memROM~17_combout ))) ) ) )

	.dataa(!\ROM1|memROM~19_combout ),
	.datab(!\ROM1|memROM~13_combout ),
	.datac(!\ROM1|memROM~20_combout ),
	.datad(!\ROM1|memROM~17_combout ),
	.datae(!\ROM1|memROM~15_combout ),
	.dataf(!\ROM1|memROM~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~640_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~640 .extended_lut = "off";
defparam \RAM|ram~640 .lut_mask = 64'h0000000080000000;
defparam \RAM|ram~640 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N57
cyclonev_lcell_comb \RAM|ram~641 (
// Equation(s):
// \RAM|ram~641_combout  = ( \RAM|process_0~0_combout  & ( \RAM|ram~640_combout  ) )

	.dataa(!\RAM|ram~640_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM|process_0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~641_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~641 .extended_lut = "off";
defparam \RAM|ram~641 .lut_mask = 64'h0000000055555555;
defparam \RAM|ram~641 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y9_N32
dffeas \RAM|ram~23 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~641_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~23_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~23 .is_wysiwyg = "true";
defparam \RAM|ram~23 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N0
cyclonev_lcell_comb \RAM|ram~646 (
// Equation(s):
// \RAM|ram~646_combout  = ( \ROM1|memROM~11_combout  & ( \ROM1|memROM~15_combout  & ( (!\ROM1|memROM~19_combout  & (!\ROM1|memROM~17_combout  & (!\ROM1|memROM~20_combout  & \ROM1|memROM~13_combout ))) ) ) )

	.dataa(!\ROM1|memROM~19_combout ),
	.datab(!\ROM1|memROM~17_combout ),
	.datac(!\ROM1|memROM~20_combout ),
	.datad(!\ROM1|memROM~13_combout ),
	.datae(!\ROM1|memROM~11_combout ),
	.dataf(!\ROM1|memROM~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~646_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~646 .extended_lut = "off";
defparam \RAM|ram~646 .lut_mask = 64'h0000000000000080;
defparam \RAM|ram~646 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N51
cyclonev_lcell_comb \RAM|ram~647 (
// Equation(s):
// \RAM|ram~647_combout  = ( \RAM|process_0~0_combout  & ( \RAM|ram~646_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RAM|ram~646_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM|process_0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~647_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~647 .extended_lut = "off";
defparam \RAM|ram~647 .lut_mask = 64'h000000000F0F0F0F;
defparam \RAM|ram~647 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y9_N26
dffeas \RAM|ram~103 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~647_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~103_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~103 .is_wysiwyg = "true";
defparam \RAM|ram~103 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N24
cyclonev_lcell_comb \RAM|ram~528 (
// Equation(s):
// \RAM|ram~528_combout  = ( \RAM|ram~103_q  & ( \ROM1|memROM~15_combout  & ( (\ROM1|memROM~13_combout ) # (\RAM|ram~39_q ) ) ) ) # ( !\RAM|ram~103_q  & ( \ROM1|memROM~15_combout  & ( (\RAM|ram~39_q  & !\ROM1|memROM~13_combout ) ) ) ) # ( \RAM|ram~103_q  & ( 
// !\ROM1|memROM~15_combout  & ( (!\ROM1|memROM~13_combout  & ((\RAM|ram~23_q ))) # (\ROM1|memROM~13_combout  & (\RAM|ram~87_q )) ) ) ) # ( !\RAM|ram~103_q  & ( !\ROM1|memROM~15_combout  & ( (!\ROM1|memROM~13_combout  & ((\RAM|ram~23_q ))) # 
// (\ROM1|memROM~13_combout  & (\RAM|ram~87_q )) ) ) )

	.dataa(!\RAM|ram~39_q ),
	.datab(!\RAM|ram~87_q ),
	.datac(!\RAM|ram~23_q ),
	.datad(!\ROM1|memROM~13_combout ),
	.datae(!\RAM|ram~103_q ),
	.dataf(!\ROM1|memROM~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~528_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~528 .extended_lut = "off";
defparam \RAM|ram~528 .lut_mask = 64'h0F330F33550055FF;
defparam \RAM|ram~528 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N48
cyclonev_lcell_comb \RAM|ram~636 (
// Equation(s):
// \RAM|ram~636_combout  = ( !\ROM1|memROM~15_combout  & ( !\ROM1|memROM~11_combout  & ( (!\ROM1|memROM~19_combout  & (!\ROM1|memROM~13_combout  & (!\ROM1|memROM~20_combout  & !\ROM1|memROM~17_combout ))) ) ) )

	.dataa(!\ROM1|memROM~19_combout ),
	.datab(!\ROM1|memROM~13_combout ),
	.datac(!\ROM1|memROM~20_combout ),
	.datad(!\ROM1|memROM~17_combout ),
	.datae(!\ROM1|memROM~15_combout ),
	.dataf(!\ROM1|memROM~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~636_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~636 .extended_lut = "off";
defparam \RAM|ram~636 .lut_mask = 64'h8000000000000000;
defparam \RAM|ram~636 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N57
cyclonev_lcell_comb \RAM|ram~637 (
// Equation(s):
// \RAM|ram~637_combout  = ( \RAM|ram~636_combout  & ( \RAM|process_0~0_combout  ) )

	.dataa(!\RAM|process_0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM|ram~636_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~637_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~637 .extended_lut = "off";
defparam \RAM|ram~637 .lut_mask = 64'h0000000055555555;
defparam \RAM|ram~637 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y9_N38
dffeas \RAM|ram~15 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~637_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~15_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~15 .is_wysiwyg = "true";
defparam \RAM|ram~15 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y10_N39
cyclonev_lcell_comb \RAM|ram~638 (
// Equation(s):
// \RAM|ram~638_combout  = ( \ROM1|memROM~15_combout  & ( !\ROM1|memROM~19_combout  & ( (!\ROM1|memROM~20_combout  & (!\ROM1|memROM~11_combout  & (!\ROM1|memROM~17_combout  & !\ROM1|memROM~13_combout ))) ) ) )

	.dataa(!\ROM1|memROM~20_combout ),
	.datab(!\ROM1|memROM~11_combout ),
	.datac(!\ROM1|memROM~17_combout ),
	.datad(!\ROM1|memROM~13_combout ),
	.datae(!\ROM1|memROM~15_combout ),
	.dataf(!\ROM1|memROM~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~638_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~638 .extended_lut = "off";
defparam \RAM|ram~638 .lut_mask = 64'h0000800000000000;
defparam \RAM|ram~638 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N9
cyclonev_lcell_comb \RAM|ram~639 (
// Equation(s):
// \RAM|ram~639_combout  = (\RAM|ram~638_combout  & \RAM|process_0~0_combout )

	.dataa(!\RAM|ram~638_combout ),
	.datab(gnd),
	.datac(!\RAM|process_0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~639_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~639 .extended_lut = "off";
defparam \RAM|ram~639 .lut_mask = 64'h0505050505050505;
defparam \RAM|ram~639 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y10_N28
dffeas \RAM|ram~31 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~639_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~31_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~31 .is_wysiwyg = "true";
defparam \RAM|ram~31 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N30
cyclonev_lcell_comb \RAM|ram~527 (
// Equation(s):
// \RAM|ram~527_combout  = ( \ROM1|memROM~15_combout  & ( (\RAM|ram~31_q  & !\ROM1|memROM~13_combout ) ) ) # ( !\ROM1|memROM~15_combout  & ( (\RAM|ram~15_q  & !\ROM1|memROM~13_combout ) ) )

	.dataa(!\RAM|ram~15_q ),
	.datab(!\RAM|ram~31_q ),
	.datac(!\ROM1|memROM~13_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ROM1|memROM~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~527_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~527 .extended_lut = "off";
defparam \RAM|ram~527 .lut_mask = 64'h5050505030303030;
defparam \RAM|ram~527 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N54
cyclonev_lcell_comb \RAM|ram~529 (
// Equation(s):
// \RAM|ram~529_combout  = ( \RAM|ram~527_combout  & ( (!\ROM1|memROM~17_combout  & ((!\ROM1|memROM~11_combout ) # (\RAM|ram~528_combout ))) ) ) # ( !\RAM|ram~527_combout  & ( (!\ROM1|memROM~17_combout  & (\RAM|ram~528_combout  & \ROM1|memROM~11_combout )) ) 
// )

	.dataa(gnd),
	.datab(!\ROM1|memROM~17_combout ),
	.datac(!\RAM|ram~528_combout ),
	.datad(!\ROM1|memROM~11_combout ),
	.datae(gnd),
	.dataf(!\RAM|ram~527_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~529_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~529 .extended_lut = "off";
defparam \RAM|ram~529 .lut_mask = 64'h000C000CCC0CCC0C;
defparam \RAM|ram~529 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y10_N51
cyclonev_lcell_comb \RAM|ram~654 (
// Equation(s):
// \RAM|ram~654_combout  = ( !\ROM1|memROM~17_combout  & ( \ROM1|memROM~13_combout  & ( (!\ROM1|memROM~20_combout  & (\ROM1|memROM~15_combout  & (\ROM1|memROM~11_combout  & \ROM1|memROM~19_combout ))) ) ) )

	.dataa(!\ROM1|memROM~20_combout ),
	.datab(!\ROM1|memROM~15_combout ),
	.datac(!\ROM1|memROM~11_combout ),
	.datad(!\ROM1|memROM~19_combout ),
	.datae(!\ROM1|memROM~17_combout ),
	.dataf(!\ROM1|memROM~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~654_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~654 .extended_lut = "off";
defparam \RAM|ram~654 .lut_mask = 64'h0000000000020000;
defparam \RAM|ram~654 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y10_N9
cyclonev_lcell_comb \RAM|ram~655 (
// Equation(s):
// \RAM|ram~655_combout  = ( \RAM|ram~654_combout  & ( \RAM|process_0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\RAM|process_0~0_combout ),
	.datae(gnd),
	.dataf(!\RAM|ram~654_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~655_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~655 .extended_lut = "off";
defparam \RAM|ram~655 .lut_mask = 64'h0000000000FF00FF;
defparam \RAM|ram~655 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y10_N4
dffeas \RAM|ram~135 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~655_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~135_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~135 .is_wysiwyg = "true";
defparam \RAM|ram~135 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N51
cyclonev_lcell_comb \RAM|ram~533 (
// Equation(s):
// \RAM|ram~533_combout  = ( \ROM1|memROM~11_combout  & ( (\RAM|ram~135_q  & !\ROM1|memROM~17_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RAM|ram~135_q ),
	.datad(!\ROM1|memROM~17_combout ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~533_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~533 .extended_lut = "off";
defparam \RAM|ram~533 .lut_mask = 64'h000000000F000F00;
defparam \RAM|ram~533 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y10_N3
cyclonev_lcell_comb \RAM|ram~652 (
// Equation(s):
// \RAM|ram~652_combout  = ( \ROM1|memROM~11_combout  & ( \ROM1|memROM~19_combout  & ( (!\ROM1|memROM~13_combout  & (!\ROM1|memROM~17_combout  & (\ROM1|memROM~15_combout  & !\ROM1|memROM~20_combout ))) ) ) )

	.dataa(!\ROM1|memROM~13_combout ),
	.datab(!\ROM1|memROM~17_combout ),
	.datac(!\ROM1|memROM~15_combout ),
	.datad(!\ROM1|memROM~20_combout ),
	.datae(!\ROM1|memROM~11_combout ),
	.dataf(!\ROM1|memROM~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~652_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~652 .extended_lut = "off";
defparam \RAM|ram~652 .lut_mask = 64'h0000000000000800;
defparam \RAM|ram~652 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y10_N15
cyclonev_lcell_comb \RAM|ram~653 (
// Equation(s):
// \RAM|ram~653_combout  = (\RAM|process_0~0_combout  & \RAM|ram~652_combout )

	.dataa(gnd),
	.datab(!\RAM|process_0~0_combout ),
	.datac(gnd),
	.datad(!\RAM|ram~652_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~653_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~653 .extended_lut = "off";
defparam \RAM|ram~653 .lut_mask = 64'h0033003300330033;
defparam \RAM|ram~653 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y9_N13
dffeas \RAM|ram~71 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~653_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~71_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~71 .is_wysiwyg = "true";
defparam \RAM|ram~71 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N39
cyclonev_lcell_comb \RAM|ram~532 (
// Equation(s):
// \RAM|ram~532_combout  = ( !\ROM1|memROM~17_combout  & ( (\RAM|ram~71_q  & \ROM1|memROM~11_combout ) ) )

	.dataa(!\RAM|ram~71_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ROM1|memROM~11_combout ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~532_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~532 .extended_lut = "off";
defparam \RAM|ram~532 .lut_mask = 64'h0055005500000000;
defparam \RAM|ram~532 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y9_N54
cyclonev_lcell_comb \RAM|ram~650 (
// Equation(s):
// \RAM|ram~650_combout  = ( !\ROM1|memROM~17_combout  & ( \ROM1|memROM~13_combout  & ( (\ROM1|memROM~11_combout  & (\ROM1|memROM~19_combout  & (!\ROM1|memROM~15_combout  & !\ROM1|memROM~20_combout ))) ) ) )

	.dataa(!\ROM1|memROM~11_combout ),
	.datab(!\ROM1|memROM~19_combout ),
	.datac(!\ROM1|memROM~15_combout ),
	.datad(!\ROM1|memROM~20_combout ),
	.datae(!\ROM1|memROM~17_combout ),
	.dataf(!\ROM1|memROM~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~650_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~650 .extended_lut = "off";
defparam \RAM|ram~650 .lut_mask = 64'h0000000010000000;
defparam \RAM|ram~650 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N36
cyclonev_lcell_comb \RAM|ram~651 (
// Equation(s):
// \RAM|ram~651_combout  = ( \RAM|ram~650_combout  & ( \RAM|process_0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RAM|process_0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM|ram~650_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~651_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~651 .extended_lut = "off";
defparam \RAM|ram~651 .lut_mask = 64'h000000000F0F0F0F;
defparam \RAM|ram~651 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y9_N10
dffeas \RAM|ram~119 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~651_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~119_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~119 .is_wysiwyg = "true";
defparam \RAM|ram~119 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N0
cyclonev_lcell_comb \RAM|ram~531 (
// Equation(s):
// \RAM|ram~531_combout  = ( !\ROM1|memROM~17_combout  & ( (\RAM|ram~119_q  & \ROM1|memROM~11_combout ) ) )

	.dataa(gnd),
	.datab(!\RAM|ram~119_q ),
	.datac(!\ROM1|memROM~11_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ROM1|memROM~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~531_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~531 .extended_lut = "off";
defparam \RAM|ram~531 .lut_mask = 64'h0303030300000000;
defparam \RAM|ram~531 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y9_N27
cyclonev_lcell_comb \RAM|ram~648 (
// Equation(s):
// \RAM|ram~648_combout  = ( !\ROM1|memROM~17_combout  & ( !\ROM1|memROM~13_combout  & ( (!\ROM1|memROM~15_combout  & (!\ROM1|memROM~20_combout  & (\ROM1|memROM~19_combout  & \ROM1|memROM~11_combout ))) ) ) )

	.dataa(!\ROM1|memROM~15_combout ),
	.datab(!\ROM1|memROM~20_combout ),
	.datac(!\ROM1|memROM~19_combout ),
	.datad(!\ROM1|memROM~11_combout ),
	.datae(!\ROM1|memROM~17_combout ),
	.dataf(!\ROM1|memROM~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~648_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~648 .extended_lut = "off";
defparam \RAM|ram~648 .lut_mask = 64'h0008000000000000;
defparam \RAM|ram~648 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N48
cyclonev_lcell_comb \RAM|ram~649 (
// Equation(s):
// \RAM|ram~649_combout  = ( \RAM|process_0~0_combout  & ( \RAM|ram~648_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RAM|ram~648_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM|process_0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~649_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~649 .extended_lut = "off";
defparam \RAM|ram~649 .lut_mask = 64'h000000000F0F0F0F;
defparam \RAM|ram~649 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y9_N4
dffeas \RAM|ram~55 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~649_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~55_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~55 .is_wysiwyg = "true";
defparam \RAM|ram~55 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N33
cyclonev_lcell_comb \RAM|ram~530 (
// Equation(s):
// \RAM|ram~530_combout  = ( \ROM1|memROM~11_combout  & ( (\RAM|ram~55_q  & !\ROM1|memROM~17_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RAM|ram~55_q ),
	.datad(!\ROM1|memROM~17_combout ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~530_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~530 .extended_lut = "off";
defparam \RAM|ram~530 .lut_mask = 64'h000000000F000F00;
defparam \RAM|ram~530 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N42
cyclonev_lcell_comb \RAM|ram~534 (
// Equation(s):
// \RAM|ram~534_combout  = ( \RAM|ram~531_combout  & ( \RAM|ram~530_combout  & ( (!\ROM1|memROM~15_combout ) # ((!\ROM1|memROM~13_combout  & ((\RAM|ram~532_combout ))) # (\ROM1|memROM~13_combout  & (\RAM|ram~533_combout ))) ) ) ) # ( !\RAM|ram~531_combout  & 
// ( \RAM|ram~530_combout  & ( (!\ROM1|memROM~13_combout  & ((!\ROM1|memROM~15_combout ) # ((\RAM|ram~532_combout )))) # (\ROM1|memROM~13_combout  & (\ROM1|memROM~15_combout  & (\RAM|ram~533_combout ))) ) ) ) # ( \RAM|ram~531_combout  & ( 
// !\RAM|ram~530_combout  & ( (!\ROM1|memROM~13_combout  & (\ROM1|memROM~15_combout  & ((\RAM|ram~532_combout )))) # (\ROM1|memROM~13_combout  & ((!\ROM1|memROM~15_combout ) # ((\RAM|ram~533_combout )))) ) ) ) # ( !\RAM|ram~531_combout  & ( 
// !\RAM|ram~530_combout  & ( (\ROM1|memROM~15_combout  & ((!\ROM1|memROM~13_combout  & ((\RAM|ram~532_combout ))) # (\ROM1|memROM~13_combout  & (\RAM|ram~533_combout )))) ) ) )

	.dataa(!\ROM1|memROM~13_combout ),
	.datab(!\ROM1|memROM~15_combout ),
	.datac(!\RAM|ram~533_combout ),
	.datad(!\RAM|ram~532_combout ),
	.datae(!\RAM|ram~531_combout ),
	.dataf(!\RAM|ram~530_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~534_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~534 .extended_lut = "off";
defparam \RAM|ram~534 .lut_mask = 64'h0123456789ABCDEF;
defparam \RAM|ram~534 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N24
cyclonev_lcell_comb \RAM|ram~656 (
// Equation(s):
// \RAM|ram~656_combout  = ( !\ROM1|memROM~17_combout  & ( !\ROM1|memROM~13_combout  & ( (!\ROM1|memROM~15_combout  & (!\ROM1|memROM~19_combout  & (\ROM1|memROM~20_combout  & !\ROM1|memROM~11_combout ))) ) ) )

	.dataa(!\ROM1|memROM~15_combout ),
	.datab(!\ROM1|memROM~19_combout ),
	.datac(!\ROM1|memROM~20_combout ),
	.datad(!\ROM1|memROM~11_combout ),
	.datae(!\ROM1|memROM~17_combout ),
	.dataf(!\ROM1|memROM~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~656_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~656 .extended_lut = "off";
defparam \RAM|ram~656 .lut_mask = 64'h0800000000000000;
defparam \RAM|ram~656 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N18
cyclonev_lcell_comb \RAM|ram~657 (
// Equation(s):
// \RAM|ram~657_combout  = (\RAM|ram~656_combout  & \RAM|process_0~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RAM|ram~656_combout ),
	.datad(!\RAM|process_0~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~657_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~657 .extended_lut = "off";
defparam \RAM|ram~657 .lut_mask = 64'h000F000F000F000F;
defparam \RAM|ram~657 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y10_N41
dffeas \RAM|ram~271 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~657_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~271_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~271 .is_wysiwyg = "true";
defparam \RAM|ram~271 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y8_N21
cyclonev_lcell_comb \RAM|ram~658 (
// Equation(s):
// \RAM|ram~658_combout  = ( !\ROM1|memROM~11_combout  & ( !\ROM1|memROM~17_combout  & ( (\ROM1|memROM~15_combout  & (\ROM1|memROM~20_combout  & (!\ROM1|memROM~19_combout  & !\ROM1|memROM~13_combout ))) ) ) )

	.dataa(!\ROM1|memROM~15_combout ),
	.datab(!\ROM1|memROM~20_combout ),
	.datac(!\ROM1|memROM~19_combout ),
	.datad(!\ROM1|memROM~13_combout ),
	.datae(!\ROM1|memROM~11_combout ),
	.dataf(!\ROM1|memROM~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~658_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~658 .extended_lut = "off";
defparam \RAM|ram~658 .lut_mask = 64'h1000000000000000;
defparam \RAM|ram~658 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N0
cyclonev_lcell_comb \RAM|ram~659 (
// Equation(s):
// \RAM|ram~659_combout  = ( \RAM|process_0~0_combout  & ( \RAM|ram~658_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RAM|ram~658_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM|process_0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~659_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~659 .extended_lut = "off";
defparam \RAM|ram~659 .lut_mask = 64'h000000000F0F0F0F;
defparam \RAM|ram~659 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y9_N20
dffeas \RAM|ram~287 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~659_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~287_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~287 .is_wysiwyg = "true";
defparam \RAM|ram~287 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N18
cyclonev_lcell_comb \RAM|ram~535 (
// Equation(s):
// \RAM|ram~535_combout  = ( \ROM1|memROM~15_combout  & ( (!\ROM1|memROM~13_combout  & \RAM|ram~287_q ) ) ) # ( !\ROM1|memROM~15_combout  & ( (\RAM|ram~271_q  & !\ROM1|memROM~13_combout ) ) )

	.dataa(!\RAM|ram~271_q ),
	.datab(gnd),
	.datac(!\ROM1|memROM~13_combout ),
	.datad(!\RAM|ram~287_q ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~535_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~535 .extended_lut = "off";
defparam \RAM|ram~535 .lut_mask = 64'h5050505000F000F0;
defparam \RAM|ram~535 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N21
cyclonev_lcell_comb \RAM|ram~536 (
// Equation(s):
// \RAM|ram~536_combout  = ( \RAM|ram~535_combout  & ( (!\ROM1|memROM~17_combout  & !\ROM1|memROM~11_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROM1|memROM~17_combout ),
	.datad(!\ROM1|memROM~11_combout ),
	.datae(gnd),
	.dataf(!\RAM|ram~535_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~536_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~536 .extended_lut = "off";
defparam \RAM|ram~536 .lut_mask = 64'h00000000F000F000;
defparam \RAM|ram~536 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y10_N30
cyclonev_lcell_comb \RAM|ram~662 (
// Equation(s):
// \RAM|ram~662_combout  = ( \ROM1|memROM~17_combout  & ( \ROM1|memROM~19_combout  & ( (\ROM1|memROM~20_combout  & (!\ROM1|memROM~15_combout  & (\ROM1|memROM~13_combout  & \ROM1|memROM~11_combout ))) ) ) )

	.dataa(!\ROM1|memROM~20_combout ),
	.datab(!\ROM1|memROM~15_combout ),
	.datac(!\ROM1|memROM~13_combout ),
	.datad(!\ROM1|memROM~11_combout ),
	.datae(!\ROM1|memROM~17_combout ),
	.dataf(!\ROM1|memROM~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~662_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~662 .extended_lut = "off";
defparam \RAM|ram~662 .lut_mask = 64'h0000000000000004;
defparam \RAM|ram~662 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y10_N57
cyclonev_lcell_comb \RAM|ram~663 (
// Equation(s):
// \RAM|ram~663_combout  = ( \RAM|ram~662_combout  & ( \RAM|process_0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RAM|process_0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM|ram~662_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~663_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~663 .extended_lut = "off";
defparam \RAM|ram~663 .lut_mask = 64'h000000000F0F0F0F;
defparam \RAM|ram~663 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y9_N31
dffeas \RAM|ram~503 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~663_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~503_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~503 .is_wysiwyg = "true";
defparam \RAM|ram~503 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y9_N42
cyclonev_lcell_comb \RAM|ram~538 (
// Equation(s):
// \RAM|ram~538_combout  = ( \ROM1|memROM~17_combout  & ( (\RAM|ram~503_q  & \ROM1|memROM~11_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RAM|ram~503_q ),
	.datad(!\ROM1|memROM~11_combout ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~538_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~538 .extended_lut = "off";
defparam \RAM|ram~538 .lut_mask = 64'h00000000000F000F;
defparam \RAM|ram~538 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N42
cyclonev_lcell_comb \RAM|ram~666 (
// Equation(s):
// \RAM|ram~666_combout  = ( \ROM1|memROM~13_combout  & ( \ROM1|memROM~19_combout  & ( (\ROM1|memROM~15_combout  & (\ROM1|memROM~11_combout  & (\ROM1|memROM~20_combout  & \ROM1|memROM~17_combout ))) ) ) )

	.dataa(!\ROM1|memROM~15_combout ),
	.datab(!\ROM1|memROM~11_combout ),
	.datac(!\ROM1|memROM~20_combout ),
	.datad(!\ROM1|memROM~17_combout ),
	.datae(!\ROM1|memROM~13_combout ),
	.dataf(!\ROM1|memROM~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~666_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~666 .extended_lut = "off";
defparam \RAM|ram~666 .lut_mask = 64'h0000000000000001;
defparam \RAM|ram~666 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N9
cyclonev_lcell_comb \RAM|ram~667 (
// Equation(s):
// \RAM|ram~667_combout  = ( \RAM|process_0~0_combout  & ( \RAM|ram~666_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RAM|ram~666_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM|process_0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~667_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~667 .extended_lut = "off";
defparam \RAM|ram~667 .lut_mask = 64'h000000000F0F0F0F;
defparam \RAM|ram~667 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y9_N38
dffeas \RAM|ram~519 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~667_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~519_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~519 .is_wysiwyg = "true";
defparam \RAM|ram~519 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N36
cyclonev_lcell_comb \RAM|ram~540 (
// Equation(s):
// \RAM|ram~540_combout  = ( \ROM1|memROM~11_combout  & ( (\ROM1|memROM~17_combout  & \RAM|ram~519_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROM1|memROM~17_combout ),
	.datad(!\RAM|ram~519_q ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~540_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~540 .extended_lut = "off";
defparam \RAM|ram~540 .lut_mask = 64'h00000000000F000F;
defparam \RAM|ram~540 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N3
cyclonev_lcell_comb \RAM|ram~660 (
// Equation(s):
// \RAM|ram~660_combout  = ( !\ROM1|memROM~15_combout  & ( !\ROM1|memROM~17_combout  & ( (\ROM1|memROM~19_combout  & (\ROM1|memROM~11_combout  & (!\ROM1|memROM~13_combout  & \ROM1|memROM~20_combout ))) ) ) )

	.dataa(!\ROM1|memROM~19_combout ),
	.datab(!\ROM1|memROM~11_combout ),
	.datac(!\ROM1|memROM~13_combout ),
	.datad(!\ROM1|memROM~20_combout ),
	.datae(!\ROM1|memROM~15_combout ),
	.dataf(!\ROM1|memROM~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~660_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~660 .extended_lut = "off";
defparam \RAM|ram~660 .lut_mask = 64'h0010000000000000;
defparam \RAM|ram~660 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N33
cyclonev_lcell_comb \RAM|ram~661 (
// Equation(s):
// \RAM|ram~661_combout  = ( \RAM|ram~660_combout  & ( \RAM|process_0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\RAM|ram~660_combout ),
	.dataf(!\RAM|process_0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~661_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~661 .extended_lut = "off";
defparam \RAM|ram~661 .lut_mask = 64'h000000000000FFFF;
defparam \RAM|ram~661 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y9_N38
dffeas \RAM|ram~311 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~661_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~311_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~311 .is_wysiwyg = "true";
defparam \RAM|ram~311 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y9_N6
cyclonev_lcell_comb \RAM|ram~537 (
// Equation(s):
// \RAM|ram~537_combout  = ( \ROM1|memROM~11_combout  & ( (\RAM|ram~311_q  & !\ROM1|memROM~17_combout ) ) )

	.dataa(!\RAM|ram~311_q ),
	.datab(gnd),
	.datac(!\ROM1|memROM~17_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ROM1|memROM~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~537_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~537 .extended_lut = "off";
defparam \RAM|ram~537 .lut_mask = 64'h0000000050505050;
defparam \RAM|ram~537 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N21
cyclonev_lcell_comb \RAM|ram~664 (
// Equation(s):
// \RAM|ram~664_combout  = ( \ROM1|memROM~15_combout  & ( !\ROM1|memROM~17_combout  & ( (\ROM1|memROM~19_combout  & (\ROM1|memROM~11_combout  & (!\ROM1|memROM~13_combout  & \ROM1|memROM~20_combout ))) ) ) )

	.dataa(!\ROM1|memROM~19_combout ),
	.datab(!\ROM1|memROM~11_combout ),
	.datac(!\ROM1|memROM~13_combout ),
	.datad(!\ROM1|memROM~20_combout ),
	.datae(!\ROM1|memROM~15_combout ),
	.dataf(!\ROM1|memROM~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~664_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~664 .extended_lut = "off";
defparam \RAM|ram~664 .lut_mask = 64'h0000001000000000;
defparam \RAM|ram~664 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N9
cyclonev_lcell_comb \RAM|ram~665 (
// Equation(s):
// \RAM|ram~665_combout  = ( \RAM|ram~664_combout  & ( \RAM|process_0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\RAM|ram~664_combout ),
	.dataf(!\RAM|process_0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~665_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~665 .extended_lut = "off";
defparam \RAM|ram~665 .lut_mask = 64'h000000000000FFFF;
defparam \RAM|ram~665 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y9_N17
dffeas \RAM|ram~327 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~665_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~327_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~327 .is_wysiwyg = "true";
defparam \RAM|ram~327 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N15
cyclonev_lcell_comb \RAM|ram~539 (
// Equation(s):
// \RAM|ram~539_combout  = ( \RAM|ram~327_q  & ( \ROM1|memROM~11_combout  & ( !\ROM1|memROM~17_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ROM1|memROM~17_combout ),
	.datae(!\RAM|ram~327_q ),
	.dataf(!\ROM1|memROM~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~539_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~539 .extended_lut = "off";
defparam \RAM|ram~539 .lut_mask = 64'h000000000000FF00;
defparam \RAM|ram~539 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N12
cyclonev_lcell_comb \RAM|ram~541 (
// Equation(s):
// \RAM|ram~541_combout  = ( \RAM|ram~537_combout  & ( \RAM|ram~539_combout  & ( (!\ROM1|memROM~13_combout ) # ((!\ROM1|memROM~15_combout  & (\RAM|ram~538_combout )) # (\ROM1|memROM~15_combout  & ((\RAM|ram~540_combout )))) ) ) ) # ( !\RAM|ram~537_combout  & 
// ( \RAM|ram~539_combout  & ( (!\ROM1|memROM~13_combout  & (\ROM1|memROM~15_combout )) # (\ROM1|memROM~13_combout  & ((!\ROM1|memROM~15_combout  & (\RAM|ram~538_combout )) # (\ROM1|memROM~15_combout  & ((\RAM|ram~540_combout ))))) ) ) ) # ( 
// \RAM|ram~537_combout  & ( !\RAM|ram~539_combout  & ( (!\ROM1|memROM~13_combout  & (!\ROM1|memROM~15_combout )) # (\ROM1|memROM~13_combout  & ((!\ROM1|memROM~15_combout  & (\RAM|ram~538_combout )) # (\ROM1|memROM~15_combout  & ((\RAM|ram~540_combout ))))) 
// ) ) ) # ( !\RAM|ram~537_combout  & ( !\RAM|ram~539_combout  & ( (\ROM1|memROM~13_combout  & ((!\ROM1|memROM~15_combout  & (\RAM|ram~538_combout )) # (\ROM1|memROM~15_combout  & ((\RAM|ram~540_combout ))))) ) ) )

	.dataa(!\ROM1|memROM~13_combout ),
	.datab(!\ROM1|memROM~15_combout ),
	.datac(!\RAM|ram~538_combout ),
	.datad(!\RAM|ram~540_combout ),
	.datae(!\RAM|ram~537_combout ),
	.dataf(!\RAM|ram~539_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~541_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~541 .extended_lut = "off";
defparam \RAM|ram~541 .lut_mask = 64'h04158C9D2637AEBF;
defparam \RAM|ram~541 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N48
cyclonev_lcell_comb \RAM|ram~542 (
// Equation(s):
// \RAM|ram~542_combout  = ( \RAM|ram~536_combout  & ( \RAM|ram~541_combout  & ( ((!\ROM1|memROM~19_combout  & (\RAM|ram~529_combout )) # (\ROM1|memROM~19_combout  & ((\RAM|ram~534_combout )))) # (\ROM1|memROM~20_combout ) ) ) ) # ( !\RAM|ram~536_combout  & 
// ( \RAM|ram~541_combout  & ( (!\ROM1|memROM~20_combout  & ((!\ROM1|memROM~19_combout  & (\RAM|ram~529_combout )) # (\ROM1|memROM~19_combout  & ((\RAM|ram~534_combout ))))) # (\ROM1|memROM~20_combout  & (\ROM1|memROM~19_combout )) ) ) ) # ( 
// \RAM|ram~536_combout  & ( !\RAM|ram~541_combout  & ( (!\ROM1|memROM~20_combout  & ((!\ROM1|memROM~19_combout  & (\RAM|ram~529_combout )) # (\ROM1|memROM~19_combout  & ((\RAM|ram~534_combout ))))) # (\ROM1|memROM~20_combout  & (!\ROM1|memROM~19_combout )) 
// ) ) ) # ( !\RAM|ram~536_combout  & ( !\RAM|ram~541_combout  & ( (!\ROM1|memROM~20_combout  & ((!\ROM1|memROM~19_combout  & (\RAM|ram~529_combout )) # (\ROM1|memROM~19_combout  & ((\RAM|ram~534_combout ))))) ) ) )

	.dataa(!\ROM1|memROM~20_combout ),
	.datab(!\ROM1|memROM~19_combout ),
	.datac(!\RAM|ram~529_combout ),
	.datad(!\RAM|ram~534_combout ),
	.datae(!\RAM|ram~536_combout ),
	.dataf(!\RAM|ram~541_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~542_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~542 .extended_lut = "off";
defparam \RAM|ram~542 .lut_mask = 64'h082A4C6E193B5D7F;
defparam \RAM|ram~542 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N42
cyclonev_lcell_comb \CPU|DECODER|saida[1]~1 (
// Equation(s):
// \CPU|DECODER|saida[1]~1_combout  = ( \ROM1|memROM~0_combout  & ( \ROM1|memROM~1_combout  & ( (!\CPU|PC|DOUT [2]) # (((!\ROM1|memROM~6_combout  & !\ROM1|memROM~3_combout )) # (\ROM1|memROM~8_combout )) ) ) ) # ( !\ROM1|memROM~0_combout  & ( 
// \ROM1|memROM~1_combout  & ( ((!\ROM1|memROM~6_combout  & !\ROM1|memROM~3_combout )) # (\ROM1|memROM~8_combout ) ) ) ) # ( \ROM1|memROM~0_combout  & ( !\ROM1|memROM~1_combout  ) ) # ( !\ROM1|memROM~0_combout  & ( !\ROM1|memROM~1_combout  ) )

	.dataa(!\ROM1|memROM~6_combout ),
	.datab(!\CPU|PC|DOUT [2]),
	.datac(!\ROM1|memROM~3_combout ),
	.datad(!\ROM1|memROM~8_combout ),
	.datae(!\ROM1|memROM~0_combout ),
	.dataf(!\ROM1|memROM~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DECODER|saida[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DECODER|saida[1]~1 .extended_lut = "off";
defparam \CPU|DECODER|saida[1]~1 .lut_mask = 64'hFFFFFFFFA0FFECFF;
defparam \CPU|DECODER|saida[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N21
cyclonev_lcell_comb \LidoRam_CPU[0]~0 (
// Equation(s):
// \LidoRam_CPU[0]~0_combout  = ( !\ROM1|memROM~24_combout  & ( (!\ROM1|memROM~17_combout  & (!\ROM1|memROM~22_combout  & !\CPU|DECODER|saida[1]~1_combout )) ) )

	.dataa(!\ROM1|memROM~17_combout ),
	.datab(!\ROM1|memROM~22_combout ),
	.datac(!\CPU|DECODER|saida[1]~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ROM1|memROM~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LidoRam_CPU[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LidoRam_CPU[0]~0 .extended_lut = "off";
defparam \LidoRam_CPU[0]~0 .lut_mask = 64'h8080808000000000;
defparam \LidoRam_CPU[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N48
cyclonev_lcell_comb \LidoRam_CPU[0]~1 (
// Equation(s):
// \LidoRam_CPU[0]~1_combout  = ( \ROM1|memROM~21_combout  & ( \ROM1|memROM~1_combout  & ( (!\ROM1|memROM~18_combout  & (\ROM1|memROM~23_combout  & (!\CPU|PC|DOUT [4] & !\ROM1|memROM~16_combout ))) ) ) )

	.dataa(!\ROM1|memROM~18_combout ),
	.datab(!\ROM1|memROM~23_combout ),
	.datac(!\CPU|PC|DOUT [4]),
	.datad(!\ROM1|memROM~16_combout ),
	.datae(!\ROM1|memROM~21_combout ),
	.dataf(!\ROM1|memROM~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LidoRam_CPU[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LidoRam_CPU[0]~1 .extended_lut = "off";
defparam \LidoRam_CPU[0]~1 .lut_mask = 64'h0000000000002000;
defparam \LidoRam_CPU[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N18
cyclonev_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N1
cyclonev_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N35
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N42
cyclonev_lcell_comb \detectorSub1|saidaQ~0 (
// Equation(s):
// \detectorSub1|saidaQ~0_combout  = ( !\KEY[1]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\KEY[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\detectorSub1|saidaQ~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \detectorSub1|saidaQ~0 .extended_lut = "off";
defparam \detectorSub1|saidaQ~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \detectorSub1|saidaQ~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y3_N44
dffeas \detectorSub1|saidaQ (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\detectorSub1|saidaQ~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\detectorSub1|saidaQ~q ),
	.prn(vcc));
// synopsys translate_off
defparam \detectorSub1|saidaQ .is_wysiwyg = "true";
defparam \detectorSub1|saidaQ .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N9
cyclonev_lcell_comb \detectorSub1|saida (
// Equation(s):
// \detectorSub1|saida~combout  = LCELL(( !\detectorSub1|saidaQ~q  & ( !\KEY[1]~input_o  ) ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\KEY[1]~input_o ),
	.datae(gnd),
	.dataf(!\detectorSub1|saidaQ~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\detectorSub1|saida~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \detectorSub1|saida .extended_lut = "off";
defparam \detectorSub1|saida .lut_mask = 64'hFF00FF0000000000;
defparam \detectorSub1|saida .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N18
cyclonev_lcell_comb \FF_KEY1|DOUT~feeder (
// Equation(s):
// \FF_KEY1|DOUT~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FF_KEY1|DOUT~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FF_KEY1|DOUT~feeder .extended_lut = "off";
defparam \FF_KEY1|DOUT~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \FF_KEY1|DOUT~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N27
cyclonev_lcell_comb \limpaKEY0~0 (
// Equation(s):
// \limpaKEY0~0_combout  = ( \ROM1|memROM~1_combout  & ( \CPU|PC|DOUT[2]~DUPLICATE_q  & ( (!\CPU|PC|DOUT[4]~DUPLICATE_q  & (\CPU|PC|DOUT[0]~DUPLICATE_q  & (!\CPU|PC|DOUT [1] & \CPU|PC|DOUT [3]))) ) ) ) # ( \ROM1|memROM~1_combout  & ( 
// !\CPU|PC|DOUT[2]~DUPLICATE_q  & ( (\CPU|PC|DOUT[4]~DUPLICATE_q  & (!\CPU|PC|DOUT[0]~DUPLICATE_q  & (\CPU|PC|DOUT [1] & !\CPU|PC|DOUT [3]))) ) ) )

	.dataa(!\CPU|PC|DOUT[4]~DUPLICATE_q ),
	.datab(!\CPU|PC|DOUT[0]~DUPLICATE_q ),
	.datac(!\CPU|PC|DOUT [1]),
	.datad(!\CPU|PC|DOUT [3]),
	.datae(!\ROM1|memROM~1_combout ),
	.dataf(!\CPU|PC|DOUT[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\limpaKEY0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \limpaKEY0~0 .extended_lut = "off";
defparam \limpaKEY0~0 .lut_mask = 64'h0000040000000020;
defparam \limpaKEY0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N18
cyclonev_lcell_comb \limpaKEY0~1 (
// Equation(s):
// \limpaKEY0~1_combout  = ( \ROM1|memROM~10_combout  & ( (!\CPU|PC|DOUT [8] & (\ROM1|memROM~5_combout  & (\ROM1|memROM~14_combout  & \ROM1|memROM~16_combout ))) ) )

	.dataa(!\CPU|PC|DOUT [8]),
	.datab(!\ROM1|memROM~5_combout ),
	.datac(!\ROM1|memROM~14_combout ),
	.datad(!\ROM1|memROM~16_combout ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\limpaKEY0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \limpaKEY0~1 .extended_lut = "off";
defparam \limpaKEY0~1 .lut_mask = 64'h0000000000020002;
defparam \limpaKEY0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N6
cyclonev_lcell_comb \limpaKEY0~2 (
// Equation(s):
// \limpaKEY0~2_combout  = ( \ROM1|memROM~1_combout  & ( (\ROM1|memROM~23_combout  & (\ROM1|memROM~21_combout  & (!\CPU|PC|DOUT[4]~DUPLICATE_q  & \ROM1|memROM~12_combout ))) ) )

	.dataa(!\ROM1|memROM~23_combout ),
	.datab(!\ROM1|memROM~21_combout ),
	.datac(!\CPU|PC|DOUT[4]~DUPLICATE_q ),
	.datad(!\ROM1|memROM~12_combout ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\limpaKEY0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \limpaKEY0~2 .extended_lut = "off";
defparam \limpaKEY0~2 .lut_mask = 64'h0000000000100010;
defparam \limpaKEY0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N12
cyclonev_lcell_comb limpaKEY0(
// Equation(s):
// \limpaKEY0~combout  = ( \limpaKEY0~2_combout  & ( (\CPU|DECODER|Equal4~0_combout  & (\CPU|logicaDesvio|Sel_Desvio~0_combout  & (\limpaKEY0~0_combout  & \limpaKEY0~1_combout ))) ) )

	.dataa(!\CPU|DECODER|Equal4~0_combout ),
	.datab(!\CPU|logicaDesvio|Sel_Desvio~0_combout ),
	.datac(!\limpaKEY0~0_combout ),
	.datad(!\limpaKEY0~1_combout ),
	.datae(gnd),
	.dataf(!\limpaKEY0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\limpaKEY0~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam limpaKEY0.extended_lut = "off";
defparam limpaKEY0.lut_mask = 64'h0000000000010001;
defparam limpaKEY0.shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y8_N20
dffeas \FF_KEY1|DOUT (
	.clk(\detectorSub1|saida~combout ),
	.d(\FF_KEY1|DOUT~feeder_combout ),
	.asdata(vcc),
	.clrn(!\limpaKEY0~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FF_KEY1|DOUT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FF_KEY1|DOUT .is_wysiwyg = "true";
defparam \FF_KEY1|DOUT .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N33
cyclonev_lcell_comb \LidoRam_CPU[0]~2 (
// Equation(s):
// \LidoRam_CPU[0]~2_combout  = ( \FF_KEY1|DOUT~q  & ( (!\ROM1|memROM~15_combout  & (((\ROM1|memROM~11_combout )))) # (\ROM1|memROM~15_combout  & ((!\ROM1|memROM~11_combout  & ((\KEY[2]~input_o ))) # (\ROM1|memROM~11_combout  & (\KEY[3]~input_o )))) ) ) # ( 
// !\FF_KEY1|DOUT~q  & ( (\ROM1|memROM~15_combout  & ((!\ROM1|memROM~11_combout  & ((\KEY[2]~input_o ))) # (\ROM1|memROM~11_combout  & (\KEY[3]~input_o )))) ) )

	.dataa(!\ROM1|memROM~15_combout ),
	.datab(!\KEY[3]~input_o ),
	.datac(!\KEY[2]~input_o ),
	.datad(!\ROM1|memROM~11_combout ),
	.datae(gnd),
	.dataf(!\FF_KEY1|DOUT~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LidoRam_CPU[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LidoRam_CPU[0]~2 .extended_lut = "off";
defparam \LidoRam_CPU[0]~2 .lut_mask = 64'h0511051105BB05BB;
defparam \LidoRam_CPU[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N6
cyclonev_lcell_comb \Habilita_KEY0~0 (
// Equation(s):
// \Habilita_KEY0~0_combout  = ( \LidoRam_CPU[0]~1_combout  & ( (!\ROM1|memROM~11_combout  & (!\CPU|DECODER|saida[1]~1_combout  & (\ROM1|memROM~20_combout  & !\ROM1|memROM~15_combout ))) ) )

	.dataa(!\ROM1|memROM~11_combout ),
	.datab(!\CPU|DECODER|saida[1]~1_combout ),
	.datac(!\ROM1|memROM~20_combout ),
	.datad(!\ROM1|memROM~15_combout ),
	.datae(gnd),
	.dataf(!\LidoRam_CPU[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Habilita_KEY0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Habilita_KEY0~0 .extended_lut = "off";
defparam \Habilita_KEY0~0 .lut_mask = 64'h0000000008000800;
defparam \Habilita_KEY0~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X10_Y0_N92
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X10_Y1_N51
cyclonev_lcell_comb \detectorSub0|saidaQ~0 (
// Equation(s):
// \detectorSub0|saidaQ~0_combout  = ( !\KEY[0]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\KEY[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\detectorSub0|saidaQ~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \detectorSub0|saidaQ~0 .extended_lut = "off";
defparam \detectorSub0|saidaQ~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \detectorSub0|saidaQ~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y1_N53
dffeas \detectorSub0|saidaQ (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\detectorSub0|saidaQ~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\detectorSub0|saidaQ~q ),
	.prn(vcc));
// synopsys translate_off
defparam \detectorSub0|saidaQ .is_wysiwyg = "true";
defparam \detectorSub0|saidaQ .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y1_N12
cyclonev_lcell_comb \detectorSub0|saida (
// Equation(s):
// \detectorSub0|saida~combout  = LCELL(( !\detectorSub0|saidaQ~q  & ( !\KEY[0]~input_o  ) ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\KEY[0]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\detectorSub0|saidaQ~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\detectorSub0|saida~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \detectorSub0|saida .extended_lut = "off";
defparam \detectorSub0|saida .lut_mask = 64'hF0F0F0F000000000;
defparam \detectorSub0|saida .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N21
cyclonev_lcell_comb \FF_KEY0|DOUT~feeder (
// Equation(s):
// \FF_KEY0|DOUT~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FF_KEY0|DOUT~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FF_KEY0|DOUT~feeder .extended_lut = "off";
defparam \FF_KEY0|DOUT~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \FF_KEY0|DOUT~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y8_N23
dffeas \FF_KEY0|DOUT (
	.clk(\detectorSub0|saida~combout ),
	.d(\FF_KEY0|DOUT~feeder_combout ),
	.asdata(vcc),
	.clrn(!\limpaKEY0~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FF_KEY0|DOUT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FF_KEY0|DOUT .is_wysiwyg = "true";
defparam \FF_KEY0|DOUT .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N92
cyclonev_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N75
cyclonev_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N41
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N54
cyclonev_lcell_comb \LidoRam_CPU[0]~3 (
// Equation(s):
// \LidoRam_CPU[0]~3_combout  = ( \ROM1|memROM~11_combout  & ( \LidoRam_CPU[0]~1_combout  & ( (\SW[8]~input_o  & !\ROM1|memROM~15_combout ) ) ) ) # ( !\ROM1|memROM~11_combout  & ( \LidoRam_CPU[0]~1_combout  & ( (!\ROM1|memROM~15_combout  & ((\SW[0]~input_o 
// ))) # (\ROM1|memROM~15_combout  & (\SW[9]~input_o )) ) ) )

	.dataa(!\SW[8]~input_o ),
	.datab(!\SW[9]~input_o ),
	.datac(!\ROM1|memROM~15_combout ),
	.datad(!\SW[0]~input_o ),
	.datae(!\ROM1|memROM~11_combout ),
	.dataf(!\LidoRam_CPU[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LidoRam_CPU[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LidoRam_CPU[0]~3 .extended_lut = "off";
defparam \LidoRam_CPU[0]~3 .lut_mask = 64'h0000000003F35050;
defparam \LidoRam_CPU[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N0
cyclonev_lcell_comb \LidoRam_CPU[0]~4 (
// Equation(s):
// \LidoRam_CPU[0]~4_combout  = ( !\ROM1|memROM~20_combout  & ( (!\Habilita_KEY0~0_combout  & (\LidoRam_CPU[0]~1_combout  & (!\CPU|DECODER|saida[1]~1_combout  & (\LidoRam_CPU[0]~3_combout )))) # (\Habilita_KEY0~0_combout  & (((\LidoRam_CPU[0]~1_combout  & 
// (!\CPU|DECODER|saida[1]~1_combout  & \LidoRam_CPU[0]~3_combout ))) # (\FF_KEY0|DOUT~q ))) ) ) # ( \ROM1|memROM~20_combout  & ( (!\Habilita_KEY0~0_combout  & (\LidoRam_CPU[0]~1_combout  & (!\CPU|DECODER|saida[1]~1_combout  & (\LidoRam_CPU[0]~2_combout )))) 
// # (\Habilita_KEY0~0_combout  & (((\LidoRam_CPU[0]~1_combout  & (!\CPU|DECODER|saida[1]~1_combout  & \LidoRam_CPU[0]~2_combout ))) # (\FF_KEY0|DOUT~q ))) ) )

	.dataa(!\LidoRam_CPU[0]~1_combout ),
	.datab(!\CPU|DECODER|saida[1]~1_combout ),
	.datac(!\LidoRam_CPU[0]~2_combout ),
	.datad(!\Habilita_KEY0~0_combout ),
	.datae(!\ROM1|memROM~20_combout ),
	.dataf(!\FF_KEY0|DOUT~q ),
	.datag(!\LidoRam_CPU[0]~3_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LidoRam_CPU[0]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LidoRam_CPU[0]~4 .extended_lut = "on";
defparam \LidoRam_CPU[0]~4 .lut_mask = 64'h0404040404FF04FF;
defparam \LidoRam_CPU[0]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N12
cyclonev_lcell_comb \CPU|MUX1|saida_MUX[0]~0 (
// Equation(s):
// \CPU|MUX1|saida_MUX[0]~0_combout  = ( \LidoRam_CPU[0]~4_combout  & ( (!\CPU|DECODER|saida[6]~0_combout ) # (\ROM1|memROM~11_combout ) ) ) # ( !\LidoRam_CPU[0]~4_combout  & ( (!\CPU|DECODER|saida[6]~0_combout  & (((\RAM|ram~542_combout  & 
// \LidoRam_CPU[0]~0_combout )))) # (\CPU|DECODER|saida[6]~0_combout  & (\ROM1|memROM~11_combout )) ) )

	.dataa(!\CPU|DECODER|saida[6]~0_combout ),
	.datab(!\ROM1|memROM~11_combout ),
	.datac(!\RAM|ram~542_combout ),
	.datad(!\LidoRam_CPU[0]~0_combout ),
	.datae(gnd),
	.dataf(!\LidoRam_CPU[0]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|MUX1|saida_MUX[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|MUX1|saida_MUX[0]~0 .extended_lut = "off";
defparam \CPU|MUX1|saida_MUX[0]~0 .lut_mask = 64'h111B111BBBBBBBBB;
defparam \CPU|MUX1|saida_MUX[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N30
cyclonev_lcell_comb \CPU|ULA1|Add0~34 (
// Equation(s):
// \CPU|ULA1|Add0~34_cout  = CARRY(( ((!\CPU|DECODER|Equal8~0_combout ) # (!\CPU|DECODER|Equal10~0_combout )) # (\CPU|DECODER|Equal9~0_combout ) ) + ( VCC ) + ( !VCC ))

	.dataa(!\CPU|DECODER|Equal9~0_combout ),
	.datab(!\CPU|DECODER|Equal8~0_combout ),
	.datac(!\CPU|DECODER|Equal10~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\CPU|ULA1|Add0~34_cout ),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA1|Add0~34 .extended_lut = "off";
defparam \CPU|ULA1|Add0~34 .lut_mask = 64'h000000000000FDFD;
defparam \CPU|ULA1|Add0~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N33
cyclonev_lcell_comb \CPU|ULA1|Add0~1 (
// Equation(s):
// \CPU|ULA1|Add0~1_sumout  = SUM(( !\CPU|MUX1|saida_MUX[0]~0_combout  $ (((!\CPU|DECODER|Equal9~0_combout  & (\CPU|DECODER|Equal8~0_combout  & \CPU|DECODER|Equal10~0_combout )))) ) + ( \CPU|REGA|DOUT [0] ) + ( \CPU|ULA1|Add0~34_cout  ))
// \CPU|ULA1|Add0~2  = CARRY(( !\CPU|MUX1|saida_MUX[0]~0_combout  $ (((!\CPU|DECODER|Equal9~0_combout  & (\CPU|DECODER|Equal8~0_combout  & \CPU|DECODER|Equal10~0_combout )))) ) + ( \CPU|REGA|DOUT [0] ) + ( \CPU|ULA1|Add0~34_cout  ))

	.dataa(!\CPU|DECODER|Equal9~0_combout ),
	.datab(!\CPU|DECODER|Equal8~0_combout ),
	.datac(!\CPU|DECODER|Equal10~0_combout ),
	.datad(!\CPU|MUX1|saida_MUX[0]~0_combout ),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [0]),
	.datag(gnd),
	.cin(\CPU|ULA1|Add0~34_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|ULA1|Add0~1_sumout ),
	.cout(\CPU|ULA1|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA1|Add0~1 .extended_lut = "off";
defparam \CPU|ULA1|Add0~1 .lut_mask = 64'h0000FF000000FD02;
defparam \CPU|ULA1|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N36
cyclonev_lcell_comb \CPU|ULA1|Add0~5 (
// Equation(s):
// \CPU|ULA1|Add0~5_sumout  = SUM(( \CPU|REGA|DOUT [1] ) + ( !\CPU|MUX1|saida_MUX[1]~1_combout  $ (((\CPU|DECODER|Equal10~0_combout  & (\CPU|DECODER|Equal8~0_combout  & !\CPU|DECODER|Equal9~0_combout )))) ) + ( \CPU|ULA1|Add0~2  ))
// \CPU|ULA1|Add0~6  = CARRY(( \CPU|REGA|DOUT [1] ) + ( !\CPU|MUX1|saida_MUX[1]~1_combout  $ (((\CPU|DECODER|Equal10~0_combout  & (\CPU|DECODER|Equal8~0_combout  & !\CPU|DECODER|Equal9~0_combout )))) ) + ( \CPU|ULA1|Add0~2  ))

	.dataa(!\CPU|DECODER|Equal10~0_combout ),
	.datab(!\CPU|DECODER|Equal8~0_combout ),
	.datac(!\CPU|MUX1|saida_MUX[1]~1_combout ),
	.datad(!\CPU|REGA|DOUT [1]),
	.datae(gnd),
	.dataf(!\CPU|DECODER|Equal9~0_combout ),
	.datag(gnd),
	.cin(\CPU|ULA1|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|ULA1|Add0~5_sumout ),
	.cout(\CPU|ULA1|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA1|Add0~5 .extended_lut = "off";
defparam \CPU|ULA1|Add0~5 .lut_mask = 64'h00001E0F000000FF;
defparam \CPU|ULA1|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N15
cyclonev_lcell_comb \CPU|DECODER|saida[4]~2 (
// Equation(s):
// \CPU|DECODER|saida[4]~2_combout  = ( \CPU|DECODER|Equal9~0_combout  & ( (\CPU|DECODER|saida[6]~0_combout ) # (\CPU|DECODER|Equal10~0_combout ) ) ) # ( !\CPU|DECODER|Equal9~0_combout  & ( \CPU|DECODER|saida[6]~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|DECODER|Equal10~0_combout ),
	.datad(!\CPU|DECODER|saida[6]~0_combout ),
	.datae(gnd),
	.dataf(!\CPU|DECODER|Equal9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DECODER|saida[4]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DECODER|saida[4]~2 .extended_lut = "off";
defparam \CPU|DECODER|saida[4]~2 .lut_mask = 64'h00FF00FF0FFF0FFF;
defparam \CPU|DECODER|saida[4]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N36
cyclonev_lcell_comb \CPU|DECODER|saida[5]~5 (
// Equation(s):
// \CPU|DECODER|saida[5]~5_combout  = ( \ROM1|memROM~1_combout  & ( \ROM1|memROM~8_combout  & ( (!\ROM1|memROM~7_combout  & (!\ROM1|memROM~3_combout  & ((!\ROM1|memROM~0_combout ) # (\CPU|PC|DOUT [2])))) ) ) ) # ( !\ROM1|memROM~1_combout  & ( 
// \ROM1|memROM~8_combout  & ( \ROM1|memROM~7_combout  ) ) ) # ( \ROM1|memROM~1_combout  & ( !\ROM1|memROM~8_combout  & ( (!\ROM1|memROM~0_combout  & (((\ROM1|memROM~3_combout ) # (\ROM1|memROM~7_combout )))) # (\ROM1|memROM~0_combout  & (\CPU|PC|DOUT [2] & 
// ((\ROM1|memROM~3_combout ) # (\ROM1|memROM~7_combout )))) ) ) ) # ( !\ROM1|memROM~1_combout  & ( !\ROM1|memROM~8_combout  & ( \ROM1|memROM~7_combout  ) ) )

	.dataa(!\ROM1|memROM~0_combout ),
	.datab(!\CPU|PC|DOUT [2]),
	.datac(!\ROM1|memROM~7_combout ),
	.datad(!\ROM1|memROM~3_combout ),
	.datae(!\ROM1|memROM~1_combout ),
	.dataf(!\ROM1|memROM~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DECODER|saida[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DECODER|saida[5]~5 .extended_lut = "off";
defparam \CPU|DECODER|saida[5]~5 .lut_mask = 64'h0F0F0BBB0F0FB000;
defparam \CPU|DECODER|saida[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y8_N38
dffeas \CPU|REGA|DOUT[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|ULA1|Add0~5_sumout ),
	.asdata(\CPU|MUX1|saida_MUX[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|DECODER|saida[4]~2_combout ),
	.ena(\CPU|DECODER|saida[5]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGA|DOUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGA|DOUT[1] .is_wysiwyg = "true";
defparam \CPU|REGA|DOUT[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y10_N47
dffeas \RAM|ram~520 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~667_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~520_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~520 .is_wysiwyg = "true";
defparam \RAM|ram~520 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N3
cyclonev_lcell_comb \RAM|ram~552 (
// Equation(s):
// \RAM|ram~552_combout  = ( \ROM1|memROM~13_combout  & ( (\RAM|ram~520_q  & \ROM1|memROM~19_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RAM|ram~520_q ),
	.datad(!\ROM1|memROM~19_combout ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~552_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~552 .extended_lut = "off";
defparam \RAM|ram~552 .lut_mask = 64'h00000000000F000F;
defparam \RAM|ram~552 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y10_N49
dffeas \RAM|ram~504 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~663_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~504_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~504 .is_wysiwyg = "true";
defparam \RAM|ram~504 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N6
cyclonev_lcell_comb \RAM|ram~551 (
// Equation(s):
// \RAM|ram~551_combout  = ( \ROM1|memROM~19_combout  & ( (\RAM|ram~504_q  & \ROM1|memROM~13_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RAM|ram~504_q ),
	.datad(!\ROM1|memROM~13_combout ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~551_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~551 .extended_lut = "off";
defparam \RAM|ram~551 .lut_mask = 64'h00000000000F000F;
defparam \RAM|ram~551 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N0
cyclonev_lcell_comb \RAM|ram~553 (
// Equation(s):
// \RAM|ram~553_combout  = ( \RAM|ram~551_combout  & ( (\ROM1|memROM~11_combout  & ((!\ROM1|memROM~15_combout ) # (\RAM|ram~552_combout ))) ) ) # ( !\RAM|ram~551_combout  & ( (\ROM1|memROM~15_combout  & (\ROM1|memROM~11_combout  & \RAM|ram~552_combout )) ) )

	.dataa(gnd),
	.datab(!\ROM1|memROM~15_combout ),
	.datac(!\ROM1|memROM~11_combout ),
	.datad(!\RAM|ram~552_combout ),
	.datae(gnd),
	.dataf(!\RAM|ram~551_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~553_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~553 .extended_lut = "off";
defparam \RAM|ram~553 .lut_mask = 64'h000300030C0F0C0F;
defparam \RAM|ram~553 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y10_N44
dffeas \RAM|ram~72 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~653_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~72_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~72 .is_wysiwyg = "true";
defparam \RAM|ram~72 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y10_N17
dffeas \RAM|ram~40 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~645_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~40_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~40 .is_wysiwyg = "true";
defparam \RAM|ram~40 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y8_N29
dffeas \RAM|ram~104 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~647_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~104_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~104 .is_wysiwyg = "true";
defparam \RAM|ram~104 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y8_N50
dffeas \RAM|ram~136 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~655_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~136_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~136 .is_wysiwyg = "true";
defparam \RAM|ram~136 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N48
cyclonev_lcell_comb \RAM|ram~546 (
// Equation(s):
// \RAM|ram~546_combout  = ( \RAM|ram~136_q  & ( \ROM1|memROM~13_combout  & ( (\ROM1|memROM~19_combout ) # (\RAM|ram~104_q ) ) ) ) # ( !\RAM|ram~136_q  & ( \ROM1|memROM~13_combout  & ( (\RAM|ram~104_q  & !\ROM1|memROM~19_combout ) ) ) ) # ( \RAM|ram~136_q  & 
// ( !\ROM1|memROM~13_combout  & ( (!\ROM1|memROM~19_combout  & ((\RAM|ram~40_q ))) # (\ROM1|memROM~19_combout  & (\RAM|ram~72_q )) ) ) ) # ( !\RAM|ram~136_q  & ( !\ROM1|memROM~13_combout  & ( (!\ROM1|memROM~19_combout  & ((\RAM|ram~40_q ))) # 
// (\ROM1|memROM~19_combout  & (\RAM|ram~72_q )) ) ) )

	.dataa(!\RAM|ram~72_q ),
	.datab(!\RAM|ram~40_q ),
	.datac(!\RAM|ram~104_q ),
	.datad(!\ROM1|memROM~19_combout ),
	.datae(!\RAM|ram~136_q ),
	.dataf(!\ROM1|memROM~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~546_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~546 .extended_lut = "off";
defparam \RAM|ram~546 .lut_mask = 64'h335533550F000FFF;
defparam \RAM|ram~546 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y9_N2
dffeas \RAM|ram~24 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~641_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~24_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~24 .is_wysiwyg = "true";
defparam \RAM|ram~24 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y10_N52
dffeas \RAM|ram~88 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~643_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~88_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~88 .is_wysiwyg = "true";
defparam \RAM|ram~88 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y9_N22
dffeas \RAM|ram~56 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~649_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~56_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~56 .is_wysiwyg = "true";
defparam \RAM|ram~56 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y8_N44
dffeas \RAM|ram~120 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~651_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~120_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~120 .is_wysiwyg = "true";
defparam \RAM|ram~120 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N42
cyclonev_lcell_comb \RAM|ram~544 (
// Equation(s):
// \RAM|ram~544_combout  = ( \RAM|ram~120_q  & ( \ROM1|memROM~13_combout  & ( (\ROM1|memROM~19_combout ) # (\RAM|ram~88_q ) ) ) ) # ( !\RAM|ram~120_q  & ( \ROM1|memROM~13_combout  & ( (\RAM|ram~88_q  & !\ROM1|memROM~19_combout ) ) ) ) # ( \RAM|ram~120_q  & ( 
// !\ROM1|memROM~13_combout  & ( (!\ROM1|memROM~19_combout  & (\RAM|ram~24_q )) # (\ROM1|memROM~19_combout  & ((\RAM|ram~56_q ))) ) ) ) # ( !\RAM|ram~120_q  & ( !\ROM1|memROM~13_combout  & ( (!\ROM1|memROM~19_combout  & (\RAM|ram~24_q )) # 
// (\ROM1|memROM~19_combout  & ((\RAM|ram~56_q ))) ) ) )

	.dataa(!\RAM|ram~24_q ),
	.datab(!\RAM|ram~88_q ),
	.datac(!\RAM|ram~56_q ),
	.datad(!\ROM1|memROM~19_combout ),
	.datae(!\RAM|ram~120_q ),
	.dataf(!\ROM1|memROM~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~544_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~544 .extended_lut = "off";
defparam \RAM|ram~544 .lut_mask = 64'h550F550F330033FF;
defparam \RAM|ram~544 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y9_N23
dffeas \RAM|ram~16 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~637_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~16_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~16 .is_wysiwyg = "true";
defparam \RAM|ram~16 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N21
cyclonev_lcell_comb \RAM|ram~543 (
// Equation(s):
// \RAM|ram~543_combout  = ( !\ROM1|memROM~13_combout  & ( (!\ROM1|memROM~19_combout  & \RAM|ram~16_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROM1|memROM~19_combout ),
	.datad(!\RAM|ram~16_q ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~543_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~543 .extended_lut = "off";
defparam \RAM|ram~543 .lut_mask = 64'h00F000F000000000;
defparam \RAM|ram~543 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y10_N37
dffeas \RAM|ram~32 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~639_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~32_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~32 .is_wysiwyg = "true";
defparam \RAM|ram~32 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N3
cyclonev_lcell_comb \RAM|ram~545 (
// Equation(s):
// \RAM|ram~545_combout  = ( !\ROM1|memROM~19_combout  & ( (\RAM|ram~32_q  & !\ROM1|memROM~13_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RAM|ram~32_q ),
	.datad(!\ROM1|memROM~13_combout ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~545_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~545 .extended_lut = "off";
defparam \RAM|ram~545 .lut_mask = 64'h0F000F0000000000;
defparam \RAM|ram~545 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N36
cyclonev_lcell_comb \RAM|ram~547 (
// Equation(s):
// \RAM|ram~547_combout  = ( \RAM|ram~543_combout  & ( \RAM|ram~545_combout  & ( (!\ROM1|memROM~11_combout ) # ((!\ROM1|memROM~15_combout  & ((\RAM|ram~544_combout ))) # (\ROM1|memROM~15_combout  & (\RAM|ram~546_combout ))) ) ) ) # ( !\RAM|ram~543_combout  & 
// ( \RAM|ram~545_combout  & ( (!\ROM1|memROM~15_combout  & (((\ROM1|memROM~11_combout  & \RAM|ram~544_combout )))) # (\ROM1|memROM~15_combout  & (((!\ROM1|memROM~11_combout )) # (\RAM|ram~546_combout ))) ) ) ) # ( \RAM|ram~543_combout  & ( 
// !\RAM|ram~545_combout  & ( (!\ROM1|memROM~15_combout  & (((!\ROM1|memROM~11_combout ) # (\RAM|ram~544_combout )))) # (\ROM1|memROM~15_combout  & (\RAM|ram~546_combout  & (\ROM1|memROM~11_combout ))) ) ) ) # ( !\RAM|ram~543_combout  & ( 
// !\RAM|ram~545_combout  & ( (\ROM1|memROM~11_combout  & ((!\ROM1|memROM~15_combout  & ((\RAM|ram~544_combout ))) # (\ROM1|memROM~15_combout  & (\RAM|ram~546_combout )))) ) ) )

	.dataa(!\RAM|ram~546_combout ),
	.datab(!\ROM1|memROM~15_combout ),
	.datac(!\ROM1|memROM~11_combout ),
	.datad(!\RAM|ram~544_combout ),
	.datae(!\RAM|ram~543_combout ),
	.dataf(!\RAM|ram~545_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~547_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~547 .extended_lut = "off";
defparam \RAM|ram~547 .lut_mask = 64'h010DC1CD313DF1FD;
defparam \RAM|ram~547 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y8_N29
dffeas \RAM|ram~328 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~665_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~328_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~328 .is_wysiwyg = "true";
defparam \RAM|ram~328 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y9_N22
dffeas \RAM|ram~312 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~661_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~312_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~312 .is_wysiwyg = "true";
defparam \RAM|ram~312 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N15
cyclonev_lcell_comb \RAM|ram~549 (
// Equation(s):
// \RAM|ram~549_combout  = ( \ROM1|memROM~19_combout  & ( (!\ROM1|memROM~15_combout  & ((\RAM|ram~312_q ))) # (\ROM1|memROM~15_combout  & (\RAM|ram~328_q )) ) )

	.dataa(!\RAM|ram~328_q ),
	.datab(gnd),
	.datac(!\ROM1|memROM~15_combout ),
	.datad(!\RAM|ram~312_q ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~549_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~549 .extended_lut = "off";
defparam \RAM|ram~549 .lut_mask = 64'h0000000005F505F5;
defparam \RAM|ram~549 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y10_N26
dffeas \RAM|ram~288 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~659_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~288_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~288 .is_wysiwyg = "true";
defparam \RAM|ram~288 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y10_N38
dffeas \RAM|ram~272 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~657_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~272_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~272 .is_wysiwyg = "true";
defparam \RAM|ram~272 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N36
cyclonev_lcell_comb \RAM|ram~548 (
// Equation(s):
// \RAM|ram~548_combout  = ( \RAM|ram~272_q  & ( \ROM1|memROM~15_combout  & ( (\RAM|ram~288_q  & !\ROM1|memROM~19_combout ) ) ) ) # ( !\RAM|ram~272_q  & ( \ROM1|memROM~15_combout  & ( (\RAM|ram~288_q  & !\ROM1|memROM~19_combout ) ) ) ) # ( \RAM|ram~272_q  & 
// ( !\ROM1|memROM~15_combout  & ( !\ROM1|memROM~19_combout  ) ) )

	.dataa(!\RAM|ram~288_q ),
	.datab(gnd),
	.datac(!\ROM1|memROM~19_combout ),
	.datad(gnd),
	.datae(!\RAM|ram~272_q ),
	.dataf(!\ROM1|memROM~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~548_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~548 .extended_lut = "off";
defparam \RAM|ram~548 .lut_mask = 64'h0000F0F050505050;
defparam \RAM|ram~548 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N12
cyclonev_lcell_comb \RAM|ram~550 (
// Equation(s):
// \RAM|ram~550_combout  = ( \RAM|ram~548_combout  & ( (!\ROM1|memROM~13_combout  & ((!\ROM1|memROM~11_combout ) # (\RAM|ram~549_combout ))) ) ) # ( !\RAM|ram~548_combout  & ( (\RAM|ram~549_combout  & (\ROM1|memROM~11_combout  & !\ROM1|memROM~13_combout )) ) 
// )

	.dataa(gnd),
	.datab(!\RAM|ram~549_combout ),
	.datac(!\ROM1|memROM~11_combout ),
	.datad(!\ROM1|memROM~13_combout ),
	.datae(gnd),
	.dataf(!\RAM|ram~548_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~550_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~550 .extended_lut = "off";
defparam \RAM|ram~550 .lut_mask = 64'h03000300F300F300;
defparam \RAM|ram~550 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N54
cyclonev_lcell_comb \RAM|ram~554 (
// Equation(s):
// \RAM|ram~554_combout  = ( \RAM|ram~550_combout  & ( (!\ROM1|memROM~17_combout  & (((\RAM|ram~547_combout )) # (\ROM1|memROM~20_combout ))) # (\ROM1|memROM~17_combout  & (\ROM1|memROM~20_combout  & (\RAM|ram~553_combout ))) ) ) # ( !\RAM|ram~550_combout  & 
// ( (!\ROM1|memROM~17_combout  & (!\ROM1|memROM~20_combout  & ((\RAM|ram~547_combout )))) # (\ROM1|memROM~17_combout  & (\ROM1|memROM~20_combout  & (\RAM|ram~553_combout ))) ) )

	.dataa(!\ROM1|memROM~17_combout ),
	.datab(!\ROM1|memROM~20_combout ),
	.datac(!\RAM|ram~553_combout ),
	.datad(!\RAM|ram~547_combout ),
	.datae(gnd),
	.dataf(!\RAM|ram~550_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~554_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~554 .extended_lut = "off";
defparam \RAM|ram~554 .lut_mask = 64'h0189018923AB23AB;
defparam \RAM|ram~554 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N27
cyclonev_lcell_comb \CPU|MUX1|saida_MUX[1]~1 (
// Equation(s):
// \CPU|MUX1|saida_MUX[1]~1_combout  = ( \RAM|ram~554_combout  & ( !\CPU|DECODER|saida[6]~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|DECODER|saida[6]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM|ram~554_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|MUX1|saida_MUX[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|MUX1|saida_MUX[1]~1 .extended_lut = "off";
defparam \CPU|MUX1|saida_MUX[1]~1 .lut_mask = 64'h00000000F0F0F0F0;
defparam \CPU|MUX1|saida_MUX[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N33
cyclonev_lcell_comb \CPU|DECODER|saida[2]~6 (
// Equation(s):
// \CPU|DECODER|saida[2]~6_combout  = ( \ROM1|memROM~5_combout  & ( \ROM1|memROM~2_combout  & ( ((!\ROM1|memROM~8_combout  & !\ROM1|memROM~3_combout )) # (\CPU|PC|DOUT [8]) ) ) ) # ( !\ROM1|memROM~5_combout  & ( \ROM1|memROM~2_combout  ) )

	.dataa(!\ROM1|memROM~8_combout ),
	.datab(gnd),
	.datac(!\ROM1|memROM~3_combout ),
	.datad(!\CPU|PC|DOUT [8]),
	.datae(!\ROM1|memROM~5_combout ),
	.dataf(!\ROM1|memROM~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DECODER|saida[2]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DECODER|saida[2]~6 .extended_lut = "off";
defparam \CPU|DECODER|saida[2]~6 .lut_mask = 64'h00000000FFFFA0FF;
defparam \CPU|DECODER|saida[2]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N18
cyclonev_lcell_comb \CPU|REGFlag|DOUT~1 (
// Equation(s):
// \CPU|REGFlag|DOUT~1_combout  = ( \CPU|ULA1|Add0~5_sumout  & ( \CPU|ULA1|Add0~1_sumout  & ( (!\CPU|MUX1|saida_MUX[1]~1_combout  & (\CPU|DECODER|saida[2]~6_combout  & (\CPU|DECODER|saida[4]~2_combout  & !\CPU|MUX1|saida_MUX[0]~0_combout ))) ) ) ) # ( 
// !\CPU|ULA1|Add0~5_sumout  & ( \CPU|ULA1|Add0~1_sumout  & ( (!\CPU|MUX1|saida_MUX[1]~1_combout  & (\CPU|DECODER|saida[2]~6_combout  & (\CPU|DECODER|saida[4]~2_combout  & !\CPU|MUX1|saida_MUX[0]~0_combout ))) ) ) ) # ( \CPU|ULA1|Add0~5_sumout  & ( 
// !\CPU|ULA1|Add0~1_sumout  & ( (!\CPU|MUX1|saida_MUX[1]~1_combout  & (\CPU|DECODER|saida[2]~6_combout  & (\CPU|DECODER|saida[4]~2_combout  & !\CPU|MUX1|saida_MUX[0]~0_combout ))) ) ) ) # ( !\CPU|ULA1|Add0~5_sumout  & ( !\CPU|ULA1|Add0~1_sumout  & ( 
// (\CPU|DECODER|saida[2]~6_combout  & ((!\CPU|DECODER|saida[4]~2_combout ) # ((!\CPU|MUX1|saida_MUX[1]~1_combout  & !\CPU|MUX1|saida_MUX[0]~0_combout )))) ) ) )

	.dataa(!\CPU|MUX1|saida_MUX[1]~1_combout ),
	.datab(!\CPU|DECODER|saida[2]~6_combout ),
	.datac(!\CPU|DECODER|saida[4]~2_combout ),
	.datad(!\CPU|MUX1|saida_MUX[0]~0_combout ),
	.datae(!\CPU|ULA1|Add0~5_sumout ),
	.dataf(!\CPU|ULA1|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|REGFlag|DOUT~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|REGFlag|DOUT~1 .extended_lut = "off";
defparam \CPU|REGFlag|DOUT~1 .lut_mask = 64'h3230020002000200;
defparam \CPU|REGFlag|DOUT~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N18
cyclonev_lcell_comb \CPU|REGFlag|DOUT~0 (
// Equation(s):
// \CPU|REGFlag|DOUT~0_combout  = ( !\CPU|DECODER|saida[2]~6_combout  & ( \CPU|REGFlag|DOUT~q  ) )

	.dataa(gnd),
	.datab(!\CPU|REGFlag|DOUT~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|DECODER|saida[2]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|REGFlag|DOUT~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|REGFlag|DOUT~0 .extended_lut = "off";
defparam \CPU|REGFlag|DOUT~0 .lut_mask = 64'h3333333300000000;
defparam \CPU|REGFlag|DOUT~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N39
cyclonev_lcell_comb \CPU|ULA1|Add0~9 (
// Equation(s):
// \CPU|ULA1|Add0~9_sumout  = SUM(( \CPU|REGA|DOUT [2] ) + ( !\CPU|MUX1|saida_MUX[2]~2_combout  $ (((\CPU|DECODER|Equal10~0_combout  & (\CPU|DECODER|Equal8~0_combout  & !\CPU|DECODER|Equal9~0_combout )))) ) + ( \CPU|ULA1|Add0~6  ))
// \CPU|ULA1|Add0~10  = CARRY(( \CPU|REGA|DOUT [2] ) + ( !\CPU|MUX1|saida_MUX[2]~2_combout  $ (((\CPU|DECODER|Equal10~0_combout  & (\CPU|DECODER|Equal8~0_combout  & !\CPU|DECODER|Equal9~0_combout )))) ) + ( \CPU|ULA1|Add0~6  ))

	.dataa(!\CPU|DECODER|Equal10~0_combout ),
	.datab(!\CPU|DECODER|Equal8~0_combout ),
	.datac(!\CPU|MUX1|saida_MUX[2]~2_combout ),
	.datad(!\CPU|REGA|DOUT [2]),
	.datae(gnd),
	.dataf(!\CPU|DECODER|Equal9~0_combout ),
	.datag(gnd),
	.cin(\CPU|ULA1|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|ULA1|Add0~9_sumout ),
	.cout(\CPU|ULA1|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA1|Add0~9 .extended_lut = "off";
defparam \CPU|ULA1|Add0~9 .lut_mask = 64'h00001E0F000000FF;
defparam \CPU|ULA1|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y8_N41
dffeas \CPU|REGA|DOUT[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|ULA1|Add0~9_sumout ),
	.asdata(\CPU|MUX1|saida_MUX[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|DECODER|saida[4]~2_combout ),
	.ena(\CPU|DECODER|saida[5]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGA|DOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGA|DOUT[2] .is_wysiwyg = "true";
defparam \CPU|REGA|DOUT[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y10_N38
dffeas \RAM|ram~505 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~663_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~505_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~505 .is_wysiwyg = "true";
defparam \RAM|ram~505 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y9_N52
dffeas \RAM|ram~313 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~661_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~313_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~313 .is_wysiwyg = "true";
defparam \RAM|ram~313 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N57
cyclonev_lcell_comb \RAM|ram~565 (
// Equation(s):
// \RAM|ram~565_combout  = ( \ROM1|memROM~13_combout  & ( \ROM1|memROM~17_combout  & ( \RAM|ram~505_q  ) ) ) # ( !\ROM1|memROM~13_combout  & ( !\ROM1|memROM~17_combout  & ( \RAM|ram~313_q  ) ) )

	.dataa(!\RAM|ram~505_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\RAM|ram~313_q ),
	.datae(!\ROM1|memROM~13_combout ),
	.dataf(!\ROM1|memROM~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~565_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~565 .extended_lut = "off";
defparam \RAM|ram~565 .lut_mask = 64'h00FF000000005555;
defparam \RAM|ram~565 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y10_N56
dffeas \RAM|ram~521 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~667_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~521_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~521 .is_wysiwyg = "true";
defparam \RAM|ram~521 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y9_N37
dffeas \RAM|ram~329 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~665_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~329_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~329 .is_wysiwyg = "true";
defparam \RAM|ram~329 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N39
cyclonev_lcell_comb \RAM|ram~566 (
// Equation(s):
// \RAM|ram~566_combout  = ( \ROM1|memROM~13_combout  & ( \ROM1|memROM~17_combout  & ( \RAM|ram~521_q  ) ) ) # ( !\ROM1|memROM~13_combout  & ( !\ROM1|memROM~17_combout  & ( \RAM|ram~329_q  ) ) )

	.dataa(!\RAM|ram~521_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\RAM|ram~329_q ),
	.datae(!\ROM1|memROM~13_combout ),
	.dataf(!\ROM1|memROM~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~566_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~566 .extended_lut = "off";
defparam \RAM|ram~566 .lut_mask = 64'h00FF000000005555;
defparam \RAM|ram~566 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N6
cyclonev_lcell_comb \RAM|ram~567 (
// Equation(s):
// \RAM|ram~567_combout  = ( \RAM|ram~566_combout  & ( (\ROM1|memROM~19_combout  & ((\RAM|ram~565_combout ) # (\ROM1|memROM~15_combout ))) ) ) # ( !\RAM|ram~566_combout  & ( (\ROM1|memROM~19_combout  & (!\ROM1|memROM~15_combout  & \RAM|ram~565_combout )) ) )

	.dataa(gnd),
	.datab(!\ROM1|memROM~19_combout ),
	.datac(!\ROM1|memROM~15_combout ),
	.datad(!\RAM|ram~565_combout ),
	.datae(gnd),
	.dataf(!\RAM|ram~566_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~567_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~567 .extended_lut = "off";
defparam \RAM|ram~567 .lut_mask = 64'h0030003003330333;
defparam \RAM|ram~567 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y9_N47
dffeas \RAM|ram~17 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~637_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~17_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~17 .is_wysiwyg = "true";
defparam \RAM|ram~17 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N51
cyclonev_lcell_comb \RAM|ram~555 (
// Equation(s):
// \RAM|ram~555_combout  = ( !\ROM1|memROM~19_combout  & ( !\ROM1|memROM~17_combout  & ( \RAM|ram~17_q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\RAM|ram~17_q ),
	.datae(!\ROM1|memROM~19_combout ),
	.dataf(!\ROM1|memROM~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~555_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~555 .extended_lut = "off";
defparam \RAM|ram~555 .lut_mask = 64'h00FF000000000000;
defparam \RAM|ram~555 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y10_N32
dffeas \RAM|ram~33 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~639_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~33_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~33 .is_wysiwyg = "true";
defparam \RAM|ram~33 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N33
cyclonev_lcell_comb \RAM|ram~556 (
// Equation(s):
// \RAM|ram~556_combout  = ( !\ROM1|memROM~19_combout  & ( (\RAM|ram~33_q  & !\ROM1|memROM~17_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RAM|ram~33_q ),
	.datad(!\ROM1|memROM~17_combout ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~556_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~556 .extended_lut = "off";
defparam \RAM|ram~556 .lut_mask = 64'h0F000F0000000000;
defparam \RAM|ram~556 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N15
cyclonev_lcell_comb \RAM|ram~557 (
// Equation(s):
// \RAM|ram~557_combout  = ( \RAM|ram~555_combout  & ( \RAM|ram~556_combout  & ( !\ROM1|memROM~13_combout  ) ) ) # ( !\RAM|ram~555_combout  & ( \RAM|ram~556_combout  & ( (!\ROM1|memROM~13_combout  & \ROM1|memROM~15_combout ) ) ) ) # ( \RAM|ram~555_combout  & 
// ( !\RAM|ram~556_combout  & ( (!\ROM1|memROM~13_combout  & !\ROM1|memROM~15_combout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROM1|memROM~13_combout ),
	.datad(!\ROM1|memROM~15_combout ),
	.datae(!\RAM|ram~555_combout ),
	.dataf(!\RAM|ram~556_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~557_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~557 .extended_lut = "off";
defparam \RAM|ram~557 .lut_mask = 64'h0000F00000F0F0F0;
defparam \RAM|ram~557 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y10_N2
dffeas \RAM|ram~289 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~659_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~289_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~289 .is_wysiwyg = "true";
defparam \RAM|ram~289 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y10_N55
dffeas \RAM|ram~273 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~657_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~273_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~273 .is_wysiwyg = "true";
defparam \RAM|ram~273 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N3
cyclonev_lcell_comb \RAM|ram~558 (
// Equation(s):
// \RAM|ram~558_combout  = ( \ROM1|memROM~15_combout  & ( !\ROM1|memROM~17_combout  & ( \RAM|ram~289_q  ) ) ) # ( !\ROM1|memROM~15_combout  & ( !\ROM1|memROM~17_combout  & ( \RAM|ram~273_q  ) ) )

	.dataa(!\RAM|ram~289_q ),
	.datab(!\RAM|ram~273_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\ROM1|memROM~15_combout ),
	.dataf(!\ROM1|memROM~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~558_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~558 .extended_lut = "off";
defparam \RAM|ram~558 .lut_mask = 64'h3333555500000000;
defparam \RAM|ram~558 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N27
cyclonev_lcell_comb \RAM|ram~559 (
// Equation(s):
// \RAM|ram~559_combout  = ( \RAM|ram~558_combout  & ( !\ROM1|memROM~19_combout  & ( !\ROM1|memROM~13_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROM1|memROM~13_combout ),
	.datad(gnd),
	.datae(!\RAM|ram~558_combout ),
	.dataf(!\ROM1|memROM~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~559_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~559 .extended_lut = "off";
defparam \RAM|ram~559 .lut_mask = 64'h0000F0F000000000;
defparam \RAM|ram~559 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y10_N50
dffeas \RAM|ram~105 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~647_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~105_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~105 .is_wysiwyg = "true";
defparam \RAM|ram~105 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y10_N23
dffeas \RAM|ram~137 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~655_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~137_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~137 .is_wysiwyg = "true";
defparam \RAM|ram~137 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N21
cyclonev_lcell_comb \RAM|ram~563 (
// Equation(s):
// \RAM|ram~563_combout  = ( \RAM|ram~137_q  & ( \ROM1|memROM~19_combout  & ( !\ROM1|memROM~17_combout  ) ) ) # ( \RAM|ram~137_q  & ( !\ROM1|memROM~19_combout  & ( (!\ROM1|memROM~17_combout  & \RAM|ram~105_q ) ) ) ) # ( !\RAM|ram~137_q  & ( 
// !\ROM1|memROM~19_combout  & ( (!\ROM1|memROM~17_combout  & \RAM|ram~105_q ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROM1|memROM~17_combout ),
	.datad(!\RAM|ram~105_q ),
	.datae(!\RAM|ram~137_q ),
	.dataf(!\ROM1|memROM~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~563_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~563 .extended_lut = "off";
defparam \RAM|ram~563 .lut_mask = 64'h00F000F00000F0F0;
defparam \RAM|ram~563 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y10_N22
dffeas \RAM|ram~41 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~645_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~41_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~41 .is_wysiwyg = "true";
defparam \RAM|ram~41 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y10_N37
dffeas \RAM|ram~73 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~653_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~73_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~73 .is_wysiwyg = "true";
defparam \RAM|ram~73 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N9
cyclonev_lcell_comb \RAM|ram~562 (
// Equation(s):
// \RAM|ram~562_combout  = ( !\ROM1|memROM~17_combout  & ( (!\ROM1|memROM~19_combout  & (\RAM|ram~41_q )) # (\ROM1|memROM~19_combout  & ((\RAM|ram~73_q ))) ) )

	.dataa(gnd),
	.datab(!\ROM1|memROM~19_combout ),
	.datac(!\RAM|ram~41_q ),
	.datad(!\RAM|ram~73_q ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~562_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~562 .extended_lut = "off";
defparam \RAM|ram~562 .lut_mask = 64'h0C3F0C3F00000000;
defparam \RAM|ram~562 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y10_N55
dffeas \RAM|ram~121 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~651_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~121_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~121 .is_wysiwyg = "true";
defparam \RAM|ram~121 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y10_N20
dffeas \RAM|ram~89 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~643_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~89_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~89 .is_wysiwyg = "true";
defparam \RAM|ram~89 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N6
cyclonev_lcell_comb \RAM|ram~561 (
// Equation(s):
// \RAM|ram~561_combout  = ( !\ROM1|memROM~17_combout  & ( (!\ROM1|memROM~19_combout  & ((\RAM|ram~89_q ))) # (\ROM1|memROM~19_combout  & (\RAM|ram~121_q )) ) )

	.dataa(gnd),
	.datab(!\RAM|ram~121_q ),
	.datac(!\RAM|ram~89_q ),
	.datad(!\ROM1|memROM~19_combout ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~561_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~561 .extended_lut = "off";
defparam \RAM|ram~561 .lut_mask = 64'h0F330F3300000000;
defparam \RAM|ram~561 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y11_N24
cyclonev_lcell_comb \RAM|ram~25feeder (
// Equation(s):
// \RAM|ram~25feeder_combout  = ( \CPU|REGA|DOUT [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~25feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~25feeder .extended_lut = "off";
defparam \RAM|ram~25feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM|ram~25feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y11_N25
dffeas \RAM|ram~25 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM|ram~25feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|ram~641_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~25_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~25 .is_wysiwyg = "true";
defparam \RAM|ram~25 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y10_N35
dffeas \RAM|ram~57 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~649_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~57_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~57 .is_wysiwyg = "true";
defparam \RAM|ram~57 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y10_N27
cyclonev_lcell_comb \RAM|ram~560 (
// Equation(s):
// \RAM|ram~560_combout  = ( \ROM1|memROM~19_combout  & ( !\ROM1|memROM~17_combout  & ( \RAM|ram~57_q  ) ) ) # ( !\ROM1|memROM~19_combout  & ( !\ROM1|memROM~17_combout  & ( \RAM|ram~25_q  ) ) )

	.dataa(!\RAM|ram~25_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\RAM|ram~57_q ),
	.datae(!\ROM1|memROM~19_combout ),
	.dataf(!\ROM1|memROM~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~560_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~560 .extended_lut = "off";
defparam \RAM|ram~560 .lut_mask = 64'h555500FF00000000;
defparam \RAM|ram~560 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N30
cyclonev_lcell_comb \RAM|ram~564 (
// Equation(s):
// \RAM|ram~564_combout  = ( \RAM|ram~561_combout  & ( \RAM|ram~560_combout  & ( (!\ROM1|memROM~15_combout ) # ((!\ROM1|memROM~13_combout  & ((\RAM|ram~562_combout ))) # (\ROM1|memROM~13_combout  & (\RAM|ram~563_combout ))) ) ) ) # ( !\RAM|ram~561_combout  & 
// ( \RAM|ram~560_combout  & ( (!\ROM1|memROM~15_combout  & (!\ROM1|memROM~13_combout )) # (\ROM1|memROM~15_combout  & ((!\ROM1|memROM~13_combout  & ((\RAM|ram~562_combout ))) # (\ROM1|memROM~13_combout  & (\RAM|ram~563_combout )))) ) ) ) # ( 
// \RAM|ram~561_combout  & ( !\RAM|ram~560_combout  & ( (!\ROM1|memROM~15_combout  & (\ROM1|memROM~13_combout )) # (\ROM1|memROM~15_combout  & ((!\ROM1|memROM~13_combout  & ((\RAM|ram~562_combout ))) # (\ROM1|memROM~13_combout  & (\RAM|ram~563_combout )))) ) 
// ) ) # ( !\RAM|ram~561_combout  & ( !\RAM|ram~560_combout  & ( (\ROM1|memROM~15_combout  & ((!\ROM1|memROM~13_combout  & ((\RAM|ram~562_combout ))) # (\ROM1|memROM~13_combout  & (\RAM|ram~563_combout )))) ) ) )

	.dataa(!\ROM1|memROM~15_combout ),
	.datab(!\ROM1|memROM~13_combout ),
	.datac(!\RAM|ram~563_combout ),
	.datad(!\RAM|ram~562_combout ),
	.datae(!\RAM|ram~561_combout ),
	.dataf(!\RAM|ram~560_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~564_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~564 .extended_lut = "off";
defparam \RAM|ram~564 .lut_mask = 64'h0145236789CDABEF;
defparam \RAM|ram~564 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N21
cyclonev_lcell_comb \RAM|ram~568 (
// Equation(s):
// \RAM|ram~568_combout  = ( \RAM|ram~559_combout  & ( \RAM|ram~564_combout  & ( (!\ROM1|memROM~11_combout  & (((\ROM1|memROM~20_combout ) # (\RAM|ram~557_combout )))) # (\ROM1|memROM~11_combout  & (((!\ROM1|memROM~20_combout )) # (\RAM|ram~567_combout ))) ) 
// ) ) # ( !\RAM|ram~559_combout  & ( \RAM|ram~564_combout  & ( (!\ROM1|memROM~11_combout  & (((\RAM|ram~557_combout  & !\ROM1|memROM~20_combout )))) # (\ROM1|memROM~11_combout  & (((!\ROM1|memROM~20_combout )) # (\RAM|ram~567_combout ))) ) ) ) # ( 
// \RAM|ram~559_combout  & ( !\RAM|ram~564_combout  & ( (!\ROM1|memROM~11_combout  & (((\ROM1|memROM~20_combout ) # (\RAM|ram~557_combout )))) # (\ROM1|memROM~11_combout  & (\RAM|ram~567_combout  & ((\ROM1|memROM~20_combout )))) ) ) ) # ( 
// !\RAM|ram~559_combout  & ( !\RAM|ram~564_combout  & ( (!\ROM1|memROM~11_combout  & (((\RAM|ram~557_combout  & !\ROM1|memROM~20_combout )))) # (\ROM1|memROM~11_combout  & (\RAM|ram~567_combout  & ((\ROM1|memROM~20_combout )))) ) ) )

	.dataa(!\ROM1|memROM~11_combout ),
	.datab(!\RAM|ram~567_combout ),
	.datac(!\RAM|ram~557_combout ),
	.datad(!\ROM1|memROM~20_combout ),
	.datae(!\RAM|ram~559_combout ),
	.dataf(!\RAM|ram~564_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~568_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~568 .extended_lut = "off";
defparam \RAM|ram~568 .lut_mask = 64'h0A110ABB5F115FBB;
defparam \RAM|ram~568 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N3
cyclonev_lcell_comb \CPU|MUX1|saida_MUX[2]~2 (
// Equation(s):
// \CPU|MUX1|saida_MUX[2]~2_combout  = ( \RAM|ram~568_combout  & ( !\CPU|DECODER|saida[6]~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|DECODER|saida[6]~0_combout ),
	.datae(gnd),
	.dataf(!\RAM|ram~568_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|MUX1|saida_MUX[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|MUX1|saida_MUX[2]~2 .extended_lut = "off";
defparam \CPU|MUX1|saida_MUX[2]~2 .lut_mask = 64'h00000000FF00FF00;
defparam \CPU|MUX1|saida_MUX[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N42
cyclonev_lcell_comb \CPU|ULA1|Add0~13 (
// Equation(s):
// \CPU|ULA1|Add0~13_sumout  = SUM(( !\CPU|MUX1|saida_MUX[3]~3_combout  $ (((!\CPU|DECODER|Equal9~0_combout  & (\CPU|DECODER|Equal8~0_combout  & \CPU|DECODER|Equal10~0_combout )))) ) + ( \CPU|REGA|DOUT [3] ) + ( \CPU|ULA1|Add0~10  ))
// \CPU|ULA1|Add0~14  = CARRY(( !\CPU|MUX1|saida_MUX[3]~3_combout  $ (((!\CPU|DECODER|Equal9~0_combout  & (\CPU|DECODER|Equal8~0_combout  & \CPU|DECODER|Equal10~0_combout )))) ) + ( \CPU|REGA|DOUT [3] ) + ( \CPU|ULA1|Add0~10  ))

	.dataa(!\CPU|DECODER|Equal9~0_combout ),
	.datab(!\CPU|DECODER|Equal8~0_combout ),
	.datac(!\CPU|DECODER|Equal10~0_combout ),
	.datad(!\CPU|MUX1|saida_MUX[3]~3_combout ),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [3]),
	.datag(gnd),
	.cin(\CPU|ULA1|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|ULA1|Add0~13_sumout ),
	.cout(\CPU|ULA1|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA1|Add0~13 .extended_lut = "off";
defparam \CPU|ULA1|Add0~13 .lut_mask = 64'h0000FF000000FD02;
defparam \CPU|ULA1|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y8_N44
dffeas \CPU|REGA|DOUT[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|ULA1|Add0~13_sumout ),
	.asdata(\CPU|MUX1|saida_MUX[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|DECODER|saida[4]~2_combout ),
	.ena(\CPU|DECODER|saida[5]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGA|DOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGA|DOUT[3] .is_wysiwyg = "true";
defparam \CPU|REGA|DOUT[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y9_N13
dffeas \RAM|ram~522 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~667_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~522_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~522 .is_wysiwyg = "true";
defparam \RAM|ram~522 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N24
cyclonev_lcell_comb \RAM|ram~580 (
// Equation(s):
// \RAM|ram~580_combout  = ( \ROM1|memROM~19_combout  & ( (\RAM|ram~522_q  & \ROM1|memROM~11_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RAM|ram~522_q ),
	.datad(!\ROM1|memROM~11_combout ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~580_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~580 .extended_lut = "off";
defparam \RAM|ram~580 .lut_mask = 64'h00000000000F000F;
defparam \RAM|ram~580 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y10_N10
dffeas \RAM|ram~290 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~659_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~290_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~290 .is_wysiwyg = "true";
defparam \RAM|ram~290 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y9_N58
dffeas \RAM|ram~330 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~665_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~330_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~330 .is_wysiwyg = "true";
defparam \RAM|ram~330 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N45
cyclonev_lcell_comb \RAM|ram~579 (
// Equation(s):
// \RAM|ram~579_combout  = ( \ROM1|memROM~19_combout  & ( (\RAM|ram~330_q  & \ROM1|memROM~11_combout ) ) ) # ( !\ROM1|memROM~19_combout  & ( (\RAM|ram~290_q  & !\ROM1|memROM~11_combout ) ) )

	.dataa(!\RAM|ram~290_q ),
	.datab(gnd),
	.datac(!\RAM|ram~330_q ),
	.datad(!\ROM1|memROM~11_combout ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~579_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~579 .extended_lut = "off";
defparam \RAM|ram~579 .lut_mask = 64'h55005500000F000F;
defparam \RAM|ram~579 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N0
cyclonev_lcell_comb \RAM|ram~581 (
// Equation(s):
// \RAM|ram~581_combout  = ( \RAM|ram~579_combout  & ( (!\ROM1|memROM~17_combout  & (!\ROM1|memROM~13_combout )) # (\ROM1|memROM~17_combout  & (\ROM1|memROM~13_combout  & \RAM|ram~580_combout )) ) ) # ( !\RAM|ram~579_combout  & ( (\ROM1|memROM~17_combout  & 
// (\ROM1|memROM~13_combout  & \RAM|ram~580_combout )) ) )

	.dataa(!\ROM1|memROM~17_combout ),
	.datab(gnd),
	.datac(!\ROM1|memROM~13_combout ),
	.datad(!\RAM|ram~580_combout ),
	.datae(gnd),
	.dataf(!\RAM|ram~579_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~581_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~581 .extended_lut = "off";
defparam \RAM|ram~581 .lut_mask = 64'h00050005A0A5A0A5;
defparam \RAM|ram~581 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y9_N1
dffeas \RAM|ram~314 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~661_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~314_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~314 .is_wysiwyg = "true";
defparam \RAM|ram~314 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y8_N33
cyclonev_lcell_comb \RAM|ram~573 (
// Equation(s):
// \RAM|ram~573_combout  = ( \ROM1|memROM~11_combout  & ( !\ROM1|memROM~17_combout  & ( \RAM|ram~314_q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\RAM|ram~314_q ),
	.datae(!\ROM1|memROM~11_combout ),
	.dataf(!\ROM1|memROM~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~573_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~573 .extended_lut = "off";
defparam \RAM|ram~573 .lut_mask = 64'h000000FF00000000;
defparam \RAM|ram~573 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y9_N13
dffeas \RAM|ram~506 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~663_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~506_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~506 .is_wysiwyg = "true";
defparam \RAM|ram~506 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y8_N27
cyclonev_lcell_comb \RAM|ram~574 (
// Equation(s):
// \RAM|ram~574_combout  = ( \ROM1|memROM~11_combout  & ( \ROM1|memROM~17_combout  & ( \RAM|ram~506_q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RAM|ram~506_q ),
	.datad(gnd),
	.datae(!\ROM1|memROM~11_combout ),
	.dataf(!\ROM1|memROM~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~574_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~574 .extended_lut = "off";
defparam \RAM|ram~574 .lut_mask = 64'h0000000000000F0F;
defparam \RAM|ram~574 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y8_N17
dffeas \RAM|ram~274 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~657_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~274_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~274 .is_wysiwyg = "true";
defparam \RAM|ram~274 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y8_N15
cyclonev_lcell_comb \RAM|ram~572 (
// Equation(s):
// \RAM|ram~572_combout  = ( \RAM|ram~274_q  & ( !\ROM1|memROM~17_combout  & ( !\ROM1|memROM~11_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROM1|memROM~11_combout ),
	.datad(gnd),
	.datae(!\RAM|ram~274_q ),
	.dataf(!\ROM1|memROM~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~572_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~572 .extended_lut = "off";
defparam \RAM|ram~572 .lut_mask = 64'h0000F0F000000000;
defparam \RAM|ram~572 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y8_N54
cyclonev_lcell_comb \RAM|ram~575 (
// Equation(s):
// \RAM|ram~575_combout  = ( \RAM|ram~572_combout  & ( (!\ROM1|memROM~13_combout  & ((!\ROM1|memROM~19_combout ) # ((\RAM|ram~573_combout )))) # (\ROM1|memROM~13_combout  & (\ROM1|memROM~19_combout  & ((\RAM|ram~574_combout )))) ) ) # ( !\RAM|ram~572_combout 
//  & ( (\ROM1|memROM~19_combout  & ((!\ROM1|memROM~13_combout  & (\RAM|ram~573_combout )) # (\ROM1|memROM~13_combout  & ((\RAM|ram~574_combout ))))) ) )

	.dataa(!\ROM1|memROM~13_combout ),
	.datab(!\ROM1|memROM~19_combout ),
	.datac(!\RAM|ram~573_combout ),
	.datad(!\RAM|ram~574_combout ),
	.datae(gnd),
	.dataf(!\RAM|ram~572_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~575_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~575 .extended_lut = "off";
defparam \RAM|ram~575 .lut_mask = 64'h021302138A9B8A9B;
defparam \RAM|ram~575 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y8_N47
dffeas \RAM|ram~74 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~653_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~74_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~74 .is_wysiwyg = "true";
defparam \RAM|ram~74 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y10_N19
dffeas \RAM|ram~138 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~655_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~138_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~138 .is_wysiwyg = "true";
defparam \RAM|ram~138 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y8_N3
cyclonev_lcell_comb \RAM|ram~577 (
// Equation(s):
// \RAM|ram~577_combout  = ( \ROM1|memROM~11_combout  & ( \ROM1|memROM~13_combout  & ( \RAM|ram~138_q  ) ) ) # ( \ROM1|memROM~11_combout  & ( !\ROM1|memROM~13_combout  & ( \RAM|ram~74_q  ) ) )

	.dataa(gnd),
	.datab(!\RAM|ram~74_q ),
	.datac(!\RAM|ram~138_q ),
	.datad(gnd),
	.datae(!\ROM1|memROM~11_combout ),
	.dataf(!\ROM1|memROM~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~577_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~577 .extended_lut = "off";
defparam \RAM|ram~577 .lut_mask = 64'h0000333300000F0F;
defparam \RAM|ram~577 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y8_N47
dffeas \RAM|ram~34 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~639_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~34_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~34 .is_wysiwyg = "true";
defparam \RAM|ram~34 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y10_N18
cyclonev_lcell_comb \RAM|ram~42feeder (
// Equation(s):
// \RAM|ram~42feeder_combout  = ( \CPU|REGA|DOUT [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~42feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~42feeder .extended_lut = "off";
defparam \RAM|ram~42feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM|ram~42feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y10_N19
dffeas \RAM|ram~42 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM|ram~42feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|ram~645_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~42_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~42 .is_wysiwyg = "true";
defparam \RAM|ram~42 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y8_N41
dffeas \RAM|ram~106 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~647_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~106_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~106 .is_wysiwyg = "true";
defparam \RAM|ram~106 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y8_N39
cyclonev_lcell_comb \RAM|ram~576 (
// Equation(s):
// \RAM|ram~576_combout  = ( \RAM|ram~106_q  & ( \ROM1|memROM~13_combout  & ( \ROM1|memROM~11_combout  ) ) ) # ( \RAM|ram~106_q  & ( !\ROM1|memROM~13_combout  & ( (!\ROM1|memROM~11_combout  & (\RAM|ram~34_q )) # (\ROM1|memROM~11_combout  & ((\RAM|ram~42_q 
// ))) ) ) ) # ( !\RAM|ram~106_q  & ( !\ROM1|memROM~13_combout  & ( (!\ROM1|memROM~11_combout  & (\RAM|ram~34_q )) # (\ROM1|memROM~11_combout  & ((\RAM|ram~42_q ))) ) ) )

	.dataa(!\RAM|ram~34_q ),
	.datab(gnd),
	.datac(!\ROM1|memROM~11_combout ),
	.datad(!\RAM|ram~42_q ),
	.datae(!\RAM|ram~106_q ),
	.dataf(!\ROM1|memROM~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~576_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~576 .extended_lut = "off";
defparam \RAM|ram~576 .lut_mask = 64'h505F505F00000F0F;
defparam \RAM|ram~576 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y8_N6
cyclonev_lcell_comb \RAM|ram~578 (
// Equation(s):
// \RAM|ram~578_combout  = ( \RAM|ram~577_combout  & ( \RAM|ram~576_combout  & ( !\ROM1|memROM~17_combout  ) ) ) # ( !\RAM|ram~577_combout  & ( \RAM|ram~576_combout  & ( (!\ROM1|memROM~17_combout  & !\ROM1|memROM~19_combout ) ) ) ) # ( \RAM|ram~577_combout  
// & ( !\RAM|ram~576_combout  & ( (!\ROM1|memROM~17_combout  & \ROM1|memROM~19_combout ) ) ) )

	.dataa(gnd),
	.datab(!\ROM1|memROM~17_combout ),
	.datac(gnd),
	.datad(!\ROM1|memROM~19_combout ),
	.datae(!\RAM|ram~577_combout ),
	.dataf(!\RAM|ram~576_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~578_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~578 .extended_lut = "off";
defparam \RAM|ram~578 .lut_mask = 64'h000000CCCC00CCCC;
defparam \RAM|ram~578 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y10_N2
dffeas \RAM|ram~122 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~651_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~122_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~122 .is_wysiwyg = "true";
defparam \RAM|ram~122 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y10_N23
dffeas \RAM|ram~90 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~643_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~90_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~90 .is_wysiwyg = "true";
defparam \RAM|ram~90 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N48
cyclonev_lcell_comb \RAM|ram~570 (
// Equation(s):
// \RAM|ram~570_combout  = ( \ROM1|memROM~11_combout  & ( (!\ROM1|memROM~19_combout  & ((\RAM|ram~90_q ))) # (\ROM1|memROM~19_combout  & (\RAM|ram~122_q )) ) )

	.dataa(!\RAM|ram~122_q ),
	.datab(gnd),
	.datac(!\RAM|ram~90_q ),
	.datad(!\ROM1|memROM~19_combout ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~570_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~570 .extended_lut = "off";
defparam \RAM|ram~570 .lut_mask = 64'h000000000F550F55;
defparam \RAM|ram~570 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y9_N50
dffeas \RAM|ram~18 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~637_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~18_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~18 .is_wysiwyg = "true";
defparam \RAM|ram~18 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y9_N52
dffeas \RAM|ram~58 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~649_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~58_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~58 .is_wysiwyg = "true";
defparam \RAM|ram~58 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y9_N50
dffeas \RAM|ram~26 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~641_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~26_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~26 .is_wysiwyg = "true";
defparam \RAM|ram~26 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N15
cyclonev_lcell_comb \RAM|ram~569 (
// Equation(s):
// \RAM|ram~569_combout  = ( \ROM1|memROM~11_combout  & ( \ROM1|memROM~19_combout  & ( \RAM|ram~58_q  ) ) ) # ( \ROM1|memROM~11_combout  & ( !\ROM1|memROM~19_combout  & ( \RAM|ram~26_q  ) ) ) # ( !\ROM1|memROM~11_combout  & ( !\ROM1|memROM~19_combout  & ( 
// \RAM|ram~18_q  ) ) )

	.dataa(!\RAM|ram~18_q ),
	.datab(gnd),
	.datac(!\RAM|ram~58_q ),
	.datad(!\RAM|ram~26_q ),
	.datae(!\ROM1|memROM~11_combout ),
	.dataf(!\ROM1|memROM~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~569_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~569 .extended_lut = "off";
defparam \RAM|ram~569 .lut_mask = 64'h555500FF00000F0F;
defparam \RAM|ram~569 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N48
cyclonev_lcell_comb \RAM|ram~571 (
// Equation(s):
// \RAM|ram~571_combout  = ( \RAM|ram~569_combout  & ( (!\ROM1|memROM~17_combout  & ((!\ROM1|memROM~13_combout ) # (\RAM|ram~570_combout ))) ) ) # ( !\RAM|ram~569_combout  & ( (!\ROM1|memROM~17_combout  & (\ROM1|memROM~13_combout  & \RAM|ram~570_combout )) ) 
// )

	.dataa(gnd),
	.datab(!\ROM1|memROM~17_combout ),
	.datac(!\ROM1|memROM~13_combout ),
	.datad(!\RAM|ram~570_combout ),
	.datae(gnd),
	.dataf(!\RAM|ram~569_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~571_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~571 .extended_lut = "off";
defparam \RAM|ram~571 .lut_mask = 64'h000C000CC0CCC0CC;
defparam \RAM|ram~571 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N30
cyclonev_lcell_comb \RAM|ram~582 (
// Equation(s):
// \RAM|ram~582_combout  = ( \RAM|ram~578_combout  & ( \RAM|ram~571_combout  & ( (!\ROM1|memROM~20_combout ) # ((!\ROM1|memROM~15_combout  & ((\RAM|ram~575_combout ))) # (\ROM1|memROM~15_combout  & (\RAM|ram~581_combout ))) ) ) ) # ( !\RAM|ram~578_combout  & 
// ( \RAM|ram~571_combout  & ( (!\ROM1|memROM~20_combout  & (!\ROM1|memROM~15_combout )) # (\ROM1|memROM~20_combout  & ((!\ROM1|memROM~15_combout  & ((\RAM|ram~575_combout ))) # (\ROM1|memROM~15_combout  & (\RAM|ram~581_combout )))) ) ) ) # ( 
// \RAM|ram~578_combout  & ( !\RAM|ram~571_combout  & ( (!\ROM1|memROM~20_combout  & (\ROM1|memROM~15_combout )) # (\ROM1|memROM~20_combout  & ((!\ROM1|memROM~15_combout  & ((\RAM|ram~575_combout ))) # (\ROM1|memROM~15_combout  & (\RAM|ram~581_combout )))) ) 
// ) ) # ( !\RAM|ram~578_combout  & ( !\RAM|ram~571_combout  & ( (\ROM1|memROM~20_combout  & ((!\ROM1|memROM~15_combout  & ((\RAM|ram~575_combout ))) # (\ROM1|memROM~15_combout  & (\RAM|ram~581_combout )))) ) ) )

	.dataa(!\ROM1|memROM~20_combout ),
	.datab(!\ROM1|memROM~15_combout ),
	.datac(!\RAM|ram~581_combout ),
	.datad(!\RAM|ram~575_combout ),
	.datae(!\RAM|ram~578_combout ),
	.dataf(!\RAM|ram~571_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~582_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~582 .extended_lut = "off";
defparam \RAM|ram~582 .lut_mask = 64'h0145236789CDABEF;
defparam \RAM|ram~582 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N6
cyclonev_lcell_comb \CPU|MUX1|saida_MUX[3]~3 (
// Equation(s):
// \CPU|MUX1|saida_MUX[3]~3_combout  = ( \RAM|ram~582_combout  & ( (!\CPU|DECODER|saida[6]~0_combout ) # (\ROM1|memROM~13_combout ) ) ) # ( !\RAM|ram~582_combout  & ( (\ROM1|memROM~13_combout  & \CPU|DECODER|saida[6]~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROM1|memROM~13_combout ),
	.datad(!\CPU|DECODER|saida[6]~0_combout ),
	.datae(gnd),
	.dataf(!\RAM|ram~582_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|MUX1|saida_MUX[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|MUX1|saida_MUX[3]~3 .extended_lut = "off";
defparam \CPU|MUX1|saida_MUX[3]~3 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \CPU|MUX1|saida_MUX[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N24
cyclonev_lcell_comb \CPU|REGFlag|DOUT~3 (
// Equation(s):
// \CPU|REGFlag|DOUT~3_combout  = ( \CPU|ULA1|Add0~13_sumout  & ( (!\CPU|MUX1|saida_MUX[3]~3_combout  & (\CPU|DECODER|saida[4]~2_combout  & !\CPU|MUX1|saida_MUX[2]~2_combout )) ) ) # ( !\CPU|ULA1|Add0~13_sumout  & ( (!\CPU|DECODER|saida[4]~2_combout  & 
// (((!\CPU|ULA1|Add0~9_sumout )))) # (\CPU|DECODER|saida[4]~2_combout  & (!\CPU|MUX1|saida_MUX[3]~3_combout  & ((!\CPU|MUX1|saida_MUX[2]~2_combout )))) ) )

	.dataa(!\CPU|MUX1|saida_MUX[3]~3_combout ),
	.datab(!\CPU|ULA1|Add0~9_sumout ),
	.datac(!\CPU|DECODER|saida[4]~2_combout ),
	.datad(!\CPU|MUX1|saida_MUX[2]~2_combout ),
	.datae(gnd),
	.dataf(!\CPU|ULA1|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|REGFlag|DOUT~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|REGFlag|DOUT~3 .extended_lut = "off";
defparam \CPU|REGFlag|DOUT~3 .lut_mask = 64'hCAC0CAC00A000A00;
defparam \CPU|REGFlag|DOUT~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N45
cyclonev_lcell_comb \CPU|ULA1|Add0~17 (
// Equation(s):
// \CPU|ULA1|Add0~17_sumout  = SUM(( !\CPU|MUX1|saida_MUX[4]~4_combout  $ (((!\CPU|DECODER|Equal9~0_combout  & (\CPU|DECODER|Equal8~0_combout  & \CPU|DECODER|Equal10~0_combout )))) ) + ( \CPU|REGA|DOUT [4] ) + ( \CPU|ULA1|Add0~14  ))
// \CPU|ULA1|Add0~18  = CARRY(( !\CPU|MUX1|saida_MUX[4]~4_combout  $ (((!\CPU|DECODER|Equal9~0_combout  & (\CPU|DECODER|Equal8~0_combout  & \CPU|DECODER|Equal10~0_combout )))) ) + ( \CPU|REGA|DOUT [4] ) + ( \CPU|ULA1|Add0~14  ))

	.dataa(!\CPU|DECODER|Equal9~0_combout ),
	.datab(!\CPU|DECODER|Equal8~0_combout ),
	.datac(!\CPU|DECODER|Equal10~0_combout ),
	.datad(!\CPU|MUX1|saida_MUX[4]~4_combout ),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [4]),
	.datag(gnd),
	.cin(\CPU|ULA1|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|ULA1|Add0~17_sumout ),
	.cout(\CPU|ULA1|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA1|Add0~17 .extended_lut = "off";
defparam \CPU|ULA1|Add0~17 .lut_mask = 64'h0000FF000000FD02;
defparam \CPU|ULA1|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y8_N47
dffeas \CPU|REGA|DOUT[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|ULA1|Add0~17_sumout ),
	.asdata(\CPU|MUX1|saida_MUX[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|DECODER|saida[4]~2_combout ),
	.ena(\CPU|DECODER|saida[5]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGA|DOUT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGA|DOUT[4] .is_wysiwyg = "true";
defparam \CPU|REGA|DOUT[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y9_N28
dffeas \RAM|ram~331 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~665_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~331_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~331 .is_wysiwyg = "true";
defparam \RAM|ram~331 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N42
cyclonev_lcell_comb \RAM|ram~315feeder (
// Equation(s):
// \RAM|ram~315feeder_combout  = ( \CPU|REGA|DOUT [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~315feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~315feeder .extended_lut = "off";
defparam \RAM|ram~315feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM|ram~315feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y9_N43
dffeas \RAM|ram~315 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM|ram~315feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|ram~661_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~315_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~315 .is_wysiwyg = "true";
defparam \RAM|ram~315 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N57
cyclonev_lcell_comb \RAM|ram~591 (
// Equation(s):
// \RAM|ram~591_combout  = ( !\ROM1|memROM~13_combout  & ( \ROM1|memROM~15_combout  & ( \RAM|ram~331_q  ) ) ) # ( !\ROM1|memROM~13_combout  & ( !\ROM1|memROM~15_combout  & ( \RAM|ram~315_q  ) ) )

	.dataa(!\RAM|ram~331_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\RAM|ram~315_q ),
	.datae(!\ROM1|memROM~13_combout ),
	.dataf(!\ROM1|memROM~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~591_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~591 .extended_lut = "off";
defparam \RAM|ram~591 .lut_mask = 64'h00FF000055550000;
defparam \RAM|ram~591 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y9_N10
dffeas \RAM|ram~523 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~667_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~523_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~523 .is_wysiwyg = "true";
defparam \RAM|ram~523 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y9_N17
dffeas \RAM|ram~507 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~663_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~507_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~507 .is_wysiwyg = "true";
defparam \RAM|ram~507 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N36
cyclonev_lcell_comb \RAM|ram~592 (
// Equation(s):
// \RAM|ram~592_combout  = ( \ROM1|memROM~15_combout  & ( (\RAM|ram~523_q  & \ROM1|memROM~13_combout ) ) ) # ( !\ROM1|memROM~15_combout  & ( (\RAM|ram~507_q  & \ROM1|memROM~13_combout ) ) )

	.dataa(gnd),
	.datab(!\RAM|ram~523_q ),
	.datac(!\RAM|ram~507_q ),
	.datad(!\ROM1|memROM~13_combout ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~592_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~592 .extended_lut = "off";
defparam \RAM|ram~592 .lut_mask = 64'h000F000F00330033;
defparam \RAM|ram~592 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N3
cyclonev_lcell_comb \RAM|ram~593 (
// Equation(s):
// \RAM|ram~593_combout  = ( \RAM|ram~592_combout  & ( (\ROM1|memROM~11_combout  & ((\RAM|ram~591_combout ) # (\ROM1|memROM~17_combout ))) ) ) # ( !\RAM|ram~592_combout  & ( (!\ROM1|memROM~17_combout  & (\ROM1|memROM~11_combout  & \RAM|ram~591_combout )) ) )

	.dataa(!\ROM1|memROM~17_combout ),
	.datab(!\ROM1|memROM~11_combout ),
	.datac(!\RAM|ram~591_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM|ram~592_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~593_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~593 .extended_lut = "off";
defparam \RAM|ram~593 .lut_mask = 64'h0202020213131313;
defparam \RAM|ram~593 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y10_N19
dffeas \RAM|ram~291 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~659_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~291_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~291 .is_wysiwyg = "true";
defparam \RAM|ram~291 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y10_N8
dffeas \RAM|ram~275 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~657_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~275_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~275 .is_wysiwyg = "true";
defparam \RAM|ram~275 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N6
cyclonev_lcell_comb \RAM|ram~586 (
// Equation(s):
// \RAM|ram~586_combout  = ( \ROM1|memROM~15_combout  & ( (!\ROM1|memROM~17_combout  & \RAM|ram~291_q ) ) ) # ( !\ROM1|memROM~15_combout  & ( (!\ROM1|memROM~17_combout  & \RAM|ram~275_q ) ) )

	.dataa(gnd),
	.datab(!\ROM1|memROM~17_combout ),
	.datac(!\RAM|ram~291_q ),
	.datad(!\RAM|ram~275_q ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~586_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~586 .extended_lut = "off";
defparam \RAM|ram~586 .lut_mask = 64'h00CC00CC0C0C0C0C;
defparam \RAM|ram~586 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N51
cyclonev_lcell_comb \RAM|ram~587 (
// Equation(s):
// \RAM|ram~587_combout  = ( \RAM|ram~586_combout  & ( (!\ROM1|memROM~11_combout  & !\ROM1|memROM~13_combout ) ) )

	.dataa(gnd),
	.datab(!\ROM1|memROM~11_combout ),
	.datac(!\ROM1|memROM~13_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM|ram~586_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~587_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~587 .extended_lut = "off";
defparam \RAM|ram~587 .lut_mask = 64'h00000000C0C0C0C0;
defparam \RAM|ram~587 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y9_N1
dffeas \RAM|ram~19 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~637_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~19_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~19 .is_wysiwyg = "true";
defparam \RAM|ram~19 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y10_N47
dffeas \RAM|ram~35 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~639_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~35_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~35 .is_wysiwyg = "true";
defparam \RAM|ram~35 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N42
cyclonev_lcell_comb \RAM|ram~583 (
// Equation(s):
// \RAM|ram~583_combout  = ( \ROM1|memROM~15_combout  & ( (\RAM|ram~35_q  & !\ROM1|memROM~13_combout ) ) ) # ( !\ROM1|memROM~15_combout  & ( (\RAM|ram~19_q  & !\ROM1|memROM~13_combout ) ) )

	.dataa(gnd),
	.datab(!\RAM|ram~19_q ),
	.datac(!\RAM|ram~35_q ),
	.datad(!\ROM1|memROM~13_combout ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~583_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~583 .extended_lut = "off";
defparam \RAM|ram~583 .lut_mask = 64'h330033000F000F00;
defparam \RAM|ram~583 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y9_N58
dffeas \RAM|ram~91 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~643_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~91_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~91 .is_wysiwyg = "true";
defparam \RAM|ram~91 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y10_N52
dffeas \RAM|ram~107 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~647_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~107_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~107 .is_wysiwyg = "true";
defparam \RAM|ram~107 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y11_N27
cyclonev_lcell_comb \RAM|ram~27feeder (
// Equation(s):
// \RAM|ram~27feeder_combout  = ( \CPU|REGA|DOUT [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~27feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~27feeder .extended_lut = "off";
defparam \RAM|ram~27feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM|ram~27feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y11_N29
dffeas \RAM|ram~27 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM|ram~27feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|ram~641_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~27_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~27 .is_wysiwyg = "true";
defparam \RAM|ram~27 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y10_N4
dffeas \RAM|ram~43 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~645_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~43_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~43 .is_wysiwyg = "true";
defparam \RAM|ram~43 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N6
cyclonev_lcell_comb \RAM|ram~584 (
// Equation(s):
// \RAM|ram~584_combout  = ( \ROM1|memROM~13_combout  & ( \ROM1|memROM~15_combout  & ( \RAM|ram~107_q  ) ) ) # ( !\ROM1|memROM~13_combout  & ( \ROM1|memROM~15_combout  & ( \RAM|ram~43_q  ) ) ) # ( \ROM1|memROM~13_combout  & ( !\ROM1|memROM~15_combout  & ( 
// \RAM|ram~91_q  ) ) ) # ( !\ROM1|memROM~13_combout  & ( !\ROM1|memROM~15_combout  & ( \RAM|ram~27_q  ) ) )

	.dataa(!\RAM|ram~91_q ),
	.datab(!\RAM|ram~107_q ),
	.datac(!\RAM|ram~27_q ),
	.datad(!\RAM|ram~43_q ),
	.datae(!\ROM1|memROM~13_combout ),
	.dataf(!\ROM1|memROM~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~584_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~584 .extended_lut = "off";
defparam \RAM|ram~584 .lut_mask = 64'h0F0F555500FF3333;
defparam \RAM|ram~584 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N27
cyclonev_lcell_comb \RAM|ram~585 (
// Equation(s):
// \RAM|ram~585_combout  = ( \RAM|ram~584_combout  & ( (!\ROM1|memROM~17_combout  & ((\RAM|ram~583_combout ) # (\ROM1|memROM~11_combout ))) ) ) # ( !\RAM|ram~584_combout  & ( (!\ROM1|memROM~17_combout  & (!\ROM1|memROM~11_combout  & \RAM|ram~583_combout )) ) 
// )

	.dataa(!\ROM1|memROM~17_combout ),
	.datab(!\ROM1|memROM~11_combout ),
	.datac(!\RAM|ram~583_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM|ram~584_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~585_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~585 .extended_lut = "off";
defparam \RAM|ram~585 .lut_mask = 64'h080808082A2A2A2A;
defparam \RAM|ram~585 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y9_N56
dffeas \RAM|ram~59 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~649_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~59_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~59 .is_wysiwyg = "true";
defparam \RAM|ram~59 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y9_N17
dffeas \RAM|ram~75 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~653_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~75_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~75 .is_wysiwyg = "true";
defparam \RAM|ram~75 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N15
cyclonev_lcell_comb \RAM|ram~588 (
// Equation(s):
// \RAM|ram~588_combout  = ( \RAM|ram~75_q  & ( \ROM1|memROM~15_combout  & ( \ROM1|memROM~11_combout  ) ) ) # ( \RAM|ram~75_q  & ( !\ROM1|memROM~15_combout  & ( (\RAM|ram~59_q  & \ROM1|memROM~11_combout ) ) ) ) # ( !\RAM|ram~75_q  & ( 
// !\ROM1|memROM~15_combout  & ( (\RAM|ram~59_q  & \ROM1|memROM~11_combout ) ) ) )

	.dataa(!\RAM|ram~59_q ),
	.datab(gnd),
	.datac(!\ROM1|memROM~11_combout ),
	.datad(gnd),
	.datae(!\RAM|ram~75_q ),
	.dataf(!\ROM1|memROM~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~588_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~588 .extended_lut = "off";
defparam \RAM|ram~588 .lut_mask = 64'h0505050500000F0F;
defparam \RAM|ram~588 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y10_N20
dffeas \RAM|ram~139 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~655_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~139_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~139 .is_wysiwyg = "true";
defparam \RAM|ram~139 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y9_N41
dffeas \RAM|ram~123 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~651_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~123_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~123 .is_wysiwyg = "true";
defparam \RAM|ram~123 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N48
cyclonev_lcell_comb \RAM|ram~589 (
// Equation(s):
// \RAM|ram~589_combout  = ( \ROM1|memROM~15_combout  & ( (\RAM|ram~139_q  & \ROM1|memROM~11_combout ) ) ) # ( !\ROM1|memROM~15_combout  & ( (\RAM|ram~123_q  & \ROM1|memROM~11_combout ) ) )

	.dataa(!\RAM|ram~139_q ),
	.datab(!\RAM|ram~123_q ),
	.datac(!\ROM1|memROM~11_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ROM1|memROM~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~589_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~589 .extended_lut = "off";
defparam \RAM|ram~589 .lut_mask = 64'h0303030305050505;
defparam \RAM|ram~589 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N18
cyclonev_lcell_comb \RAM|ram~590 (
// Equation(s):
// \RAM|ram~590_combout  = ( \RAM|ram~589_combout  & ( (!\ROM1|memROM~17_combout  & ((\ROM1|memROM~13_combout ) # (\RAM|ram~588_combout ))) ) ) # ( !\RAM|ram~589_combout  & ( (\RAM|ram~588_combout  & (!\ROM1|memROM~17_combout  & !\ROM1|memROM~13_combout )) ) 
// )

	.dataa(gnd),
	.datab(!\RAM|ram~588_combout ),
	.datac(!\ROM1|memROM~17_combout ),
	.datad(!\ROM1|memROM~13_combout ),
	.datae(gnd),
	.dataf(!\RAM|ram~589_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~590_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~590 .extended_lut = "off";
defparam \RAM|ram~590 .lut_mask = 64'h3000300030F030F0;
defparam \RAM|ram~590 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N30
cyclonev_lcell_comb \RAM|ram~594 (
// Equation(s):
// \RAM|ram~594_combout  = ( \RAM|ram~585_combout  & ( \RAM|ram~590_combout  & ( (!\ROM1|memROM~20_combout ) # ((!\ROM1|memROM~19_combout  & ((\RAM|ram~587_combout ))) # (\ROM1|memROM~19_combout  & (\RAM|ram~593_combout ))) ) ) ) # ( !\RAM|ram~585_combout  & 
// ( \RAM|ram~590_combout  & ( (!\ROM1|memROM~20_combout  & (((\ROM1|memROM~19_combout )))) # (\ROM1|memROM~20_combout  & ((!\ROM1|memROM~19_combout  & ((\RAM|ram~587_combout ))) # (\ROM1|memROM~19_combout  & (\RAM|ram~593_combout )))) ) ) ) # ( 
// \RAM|ram~585_combout  & ( !\RAM|ram~590_combout  & ( (!\ROM1|memROM~20_combout  & (((!\ROM1|memROM~19_combout )))) # (\ROM1|memROM~20_combout  & ((!\ROM1|memROM~19_combout  & ((\RAM|ram~587_combout ))) # (\ROM1|memROM~19_combout  & (\RAM|ram~593_combout 
// )))) ) ) ) # ( !\RAM|ram~585_combout  & ( !\RAM|ram~590_combout  & ( (\ROM1|memROM~20_combout  & ((!\ROM1|memROM~19_combout  & ((\RAM|ram~587_combout ))) # (\ROM1|memROM~19_combout  & (\RAM|ram~593_combout )))) ) ) )

	.dataa(!\RAM|ram~593_combout ),
	.datab(!\ROM1|memROM~20_combout ),
	.datac(!\RAM|ram~587_combout ),
	.datad(!\ROM1|memROM~19_combout ),
	.datae(!\RAM|ram~585_combout ),
	.dataf(!\RAM|ram~590_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~594_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~594 .extended_lut = "off";
defparam \RAM|ram~594 .lut_mask = 64'h0311CF1103DDCFDD;
defparam \RAM|ram~594 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N39
cyclonev_lcell_comb \CPU|MUX1|saida_MUX[4]~4 (
// Equation(s):
// \CPU|MUX1|saida_MUX[4]~4_combout  = ( \RAM|ram~594_combout  & ( !\CPU|DECODER|saida[6]~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|DECODER|saida[6]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM|ram~594_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|MUX1|saida_MUX[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|MUX1|saida_MUX[4]~4 .extended_lut = "off";
defparam \CPU|MUX1|saida_MUX[4]~4 .lut_mask = 64'h00000000F0F0F0F0;
defparam \CPU|MUX1|saida_MUX[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N48
cyclonev_lcell_comb \CPU|ULA1|Add0~21 (
// Equation(s):
// \CPU|ULA1|Add0~21_sumout  = SUM(( !\CPU|MUX1|saida_MUX[5]~5_combout  $ (((!\CPU|DECODER|Equal9~0_combout  & (\CPU|DECODER|Equal8~0_combout  & \CPU|DECODER|Equal10~0_combout )))) ) + ( \CPU|REGA|DOUT [5] ) + ( \CPU|ULA1|Add0~18  ))
// \CPU|ULA1|Add0~22  = CARRY(( !\CPU|MUX1|saida_MUX[5]~5_combout  $ (((!\CPU|DECODER|Equal9~0_combout  & (\CPU|DECODER|Equal8~0_combout  & \CPU|DECODER|Equal10~0_combout )))) ) + ( \CPU|REGA|DOUT [5] ) + ( \CPU|ULA1|Add0~18  ))

	.dataa(!\CPU|DECODER|Equal9~0_combout ),
	.datab(!\CPU|DECODER|Equal8~0_combout ),
	.datac(!\CPU|DECODER|Equal10~0_combout ),
	.datad(!\CPU|MUX1|saida_MUX[5]~5_combout ),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [5]),
	.datag(gnd),
	.cin(\CPU|ULA1|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|ULA1|Add0~21_sumout ),
	.cout(\CPU|ULA1|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA1|Add0~21 .extended_lut = "off";
defparam \CPU|ULA1|Add0~21 .lut_mask = 64'h0000FF000000FD02;
defparam \CPU|ULA1|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y8_N50
dffeas \CPU|REGA|DOUT[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|ULA1|Add0~21_sumout ),
	.asdata(\CPU|MUX1|saida_MUX[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|DECODER|saida[4]~2_combout ),
	.ena(\CPU|DECODER|saida[5]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGA|DOUT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGA|DOUT[5] .is_wysiwyg = "true";
defparam \CPU|REGA|DOUT[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y9_N47
dffeas \RAM|ram~524 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~667_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~524_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~524 .is_wysiwyg = "true";
defparam \RAM|ram~524 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N42
cyclonev_lcell_comb \RAM|ram~606 (
// Equation(s):
// \RAM|ram~606_combout  = ( \ROM1|memROM~19_combout  & ( \ROM1|memROM~11_combout  & ( \RAM|ram~524_q  ) ) )

	.dataa(gnd),
	.datab(!\RAM|ram~524_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\ROM1|memROM~19_combout ),
	.dataf(!\ROM1|memROM~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~606_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~606 .extended_lut = "off";
defparam \RAM|ram~606 .lut_mask = 64'h0000000000003333;
defparam \RAM|ram~606 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y8_N44
dffeas \RAM|ram~508 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~663_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~508_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~508 .is_wysiwyg = "true";
defparam \RAM|ram~508 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N42
cyclonev_lcell_comb \RAM|ram~605 (
// Equation(s):
// \RAM|ram~605_combout  = ( \ROM1|memROM~11_combout  & ( (\ROM1|memROM~19_combout  & \RAM|ram~508_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROM1|memROM~19_combout ),
	.datad(!\RAM|ram~508_q ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~605_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~605 .extended_lut = "off";
defparam \RAM|ram~605 .lut_mask = 64'h00000000000F000F;
defparam \RAM|ram~605 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N18
cyclonev_lcell_comb \RAM|ram~607 (
// Equation(s):
// \RAM|ram~607_combout  = ( \RAM|ram~605_combout  & ( (\ROM1|memROM~13_combout  & ((!\ROM1|memROM~15_combout ) # (\RAM|ram~606_combout ))) ) ) # ( !\RAM|ram~605_combout  & ( (\ROM1|memROM~15_combout  & (\ROM1|memROM~13_combout  & \RAM|ram~606_combout )) ) )

	.dataa(gnd),
	.datab(!\ROM1|memROM~15_combout ),
	.datac(!\ROM1|memROM~13_combout ),
	.datad(!\RAM|ram~606_combout ),
	.datae(gnd),
	.dataf(!\RAM|ram~605_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~607_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~607 .extended_lut = "off";
defparam \RAM|ram~607 .lut_mask = 64'h000300030C0F0C0F;
defparam \RAM|ram~607 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y8_N59
dffeas \RAM|ram~332 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~665_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~332_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~332 .is_wysiwyg = "true";
defparam \RAM|ram~332 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N57
cyclonev_lcell_comb \RAM|ram~603 (
// Equation(s):
// \RAM|ram~603_combout  = ( !\ROM1|memROM~13_combout  & ( (\ROM1|memROM~19_combout  & \RAM|ram~332_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROM1|memROM~19_combout ),
	.datad(!\RAM|ram~332_q ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~603_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~603 .extended_lut = "off";
defparam \RAM|ram~603 .lut_mask = 64'h000F000F00000000;
defparam \RAM|ram~603 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y10_N28
dffeas \RAM|ram~276 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~657_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~276_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~276 .is_wysiwyg = "true";
defparam \RAM|ram~276 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N6
cyclonev_lcell_comb \RAM|ram~600 (
// Equation(s):
// \RAM|ram~600_combout  = ( !\ROM1|memROM~19_combout  & ( !\ROM1|memROM~13_combout  & ( \RAM|ram~276_q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RAM|ram~276_q ),
	.datad(gnd),
	.datae(!\ROM1|memROM~19_combout ),
	.dataf(!\ROM1|memROM~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~600_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~600 .extended_lut = "off";
defparam \RAM|ram~600 .lut_mask = 64'h0F0F000000000000;
defparam \RAM|ram~600 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y9_N11
dffeas \RAM|ram~292 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~659_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~292_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~292 .is_wysiwyg = "true";
defparam \RAM|ram~292 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N9
cyclonev_lcell_comb \RAM|ram~602 (
// Equation(s):
// \RAM|ram~602_combout  = ( !\ROM1|memROM~19_combout  & ( (!\ROM1|memROM~13_combout  & \RAM|ram~292_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROM1|memROM~13_combout ),
	.datad(!\RAM|ram~292_q ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~602_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~602 .extended_lut = "off";
defparam \RAM|ram~602 .lut_mask = 64'h00F000F000000000;
defparam \RAM|ram~602 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y9_N50
dffeas \RAM|ram~316 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~661_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~316_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~316 .is_wysiwyg = "true";
defparam \RAM|ram~316 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y9_N48
cyclonev_lcell_comb \RAM|ram~601 (
// Equation(s):
// \RAM|ram~601_combout  = ( !\ROM1|memROM~13_combout  & ( (\ROM1|memROM~19_combout  & \RAM|ram~316_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROM1|memROM~19_combout ),
	.datad(!\RAM|ram~316_q ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~601_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~601 .extended_lut = "off";
defparam \RAM|ram~601 .lut_mask = 64'h000F000F00000000;
defparam \RAM|ram~601 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N6
cyclonev_lcell_comb \RAM|ram~604 (
// Equation(s):
// \RAM|ram~604_combout  = ( \RAM|ram~602_combout  & ( \RAM|ram~601_combout  & ( (!\ROM1|memROM~11_combout  & (((\ROM1|memROM~15_combout ) # (\RAM|ram~600_combout )))) # (\ROM1|memROM~11_combout  & (((!\ROM1|memROM~15_combout )) # (\RAM|ram~603_combout ))) ) 
// ) ) # ( !\RAM|ram~602_combout  & ( \RAM|ram~601_combout  & ( (!\ROM1|memROM~11_combout  & (((\RAM|ram~600_combout  & !\ROM1|memROM~15_combout )))) # (\ROM1|memROM~11_combout  & (((!\ROM1|memROM~15_combout )) # (\RAM|ram~603_combout ))) ) ) ) # ( 
// \RAM|ram~602_combout  & ( !\RAM|ram~601_combout  & ( (!\ROM1|memROM~11_combout  & (((\ROM1|memROM~15_combout ) # (\RAM|ram~600_combout )))) # (\ROM1|memROM~11_combout  & (\RAM|ram~603_combout  & ((\ROM1|memROM~15_combout )))) ) ) ) # ( 
// !\RAM|ram~602_combout  & ( !\RAM|ram~601_combout  & ( (!\ROM1|memROM~11_combout  & (((\RAM|ram~600_combout  & !\ROM1|memROM~15_combout )))) # (\ROM1|memROM~11_combout  & (\RAM|ram~603_combout  & ((\ROM1|memROM~15_combout )))) ) ) )

	.dataa(!\ROM1|memROM~11_combout ),
	.datab(!\RAM|ram~603_combout ),
	.datac(!\RAM|ram~600_combout ),
	.datad(!\ROM1|memROM~15_combout ),
	.datae(!\RAM|ram~602_combout ),
	.dataf(!\RAM|ram~601_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~604_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~604 .extended_lut = "off";
defparam \RAM|ram~604 .lut_mask = 64'h0A110ABB5F115FBB;
defparam \RAM|ram~604 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y10_N8
dffeas \RAM|ram~124 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~651_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~124_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~124 .is_wysiwyg = "true";
defparam \RAM|ram~124 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y10_N17
dffeas \RAM|ram~92 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~643_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~92_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~92 .is_wysiwyg = "true";
defparam \RAM|ram~92 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N12
cyclonev_lcell_comb \RAM|ram~596 (
// Equation(s):
// \RAM|ram~596_combout  = ( \ROM1|memROM~19_combout  & ( (\RAM|ram~124_q  & \ROM1|memROM~11_combout ) ) ) # ( !\ROM1|memROM~19_combout  & ( (\RAM|ram~92_q  & \ROM1|memROM~11_combout ) ) )

	.dataa(gnd),
	.datab(!\RAM|ram~124_q ),
	.datac(!\RAM|ram~92_q ),
	.datad(!\ROM1|memROM~11_combout ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~596_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~596 .extended_lut = "off";
defparam \RAM|ram~596 .lut_mask = 64'h000F000F00330033;
defparam \RAM|ram~596 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y9_N28
dffeas \RAM|ram~60 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~649_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~60_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~60 .is_wysiwyg = "true";
defparam \RAM|ram~60 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y9_N58
dffeas \RAM|ram~28 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~641_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~28_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~28 .is_wysiwyg = "true";
defparam \RAM|ram~28 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y9_N5
dffeas \RAM|ram~20 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~637_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~20_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~20 .is_wysiwyg = "true";
defparam \RAM|ram~20 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N3
cyclonev_lcell_comb \RAM|ram~595 (
// Equation(s):
// \RAM|ram~595_combout  = ( \RAM|ram~20_q  & ( \ROM1|memROM~19_combout  & ( (\RAM|ram~60_q  & \ROM1|memROM~11_combout ) ) ) ) # ( !\RAM|ram~20_q  & ( \ROM1|memROM~19_combout  & ( (\RAM|ram~60_q  & \ROM1|memROM~11_combout ) ) ) ) # ( \RAM|ram~20_q  & ( 
// !\ROM1|memROM~19_combout  & ( (!\ROM1|memROM~11_combout ) # (\RAM|ram~28_q ) ) ) ) # ( !\RAM|ram~20_q  & ( !\ROM1|memROM~19_combout  & ( (\RAM|ram~28_q  & \ROM1|memROM~11_combout ) ) ) )

	.dataa(!\RAM|ram~60_q ),
	.datab(gnd),
	.datac(!\RAM|ram~28_q ),
	.datad(!\ROM1|memROM~11_combout ),
	.datae(!\RAM|ram~20_q ),
	.dataf(!\ROM1|memROM~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~595_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~595 .extended_lut = "off";
defparam \RAM|ram~595 .lut_mask = 64'h000FFF0F00550055;
defparam \RAM|ram~595 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y8_N10
dffeas \RAM|ram~140 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~655_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~140_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~140 .is_wysiwyg = "true";
defparam \RAM|ram~140 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y8_N22
dffeas \RAM|ram~108 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~647_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~108_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~108 .is_wysiwyg = "true";
defparam \RAM|ram~108 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N9
cyclonev_lcell_comb \RAM|ram~598 (
// Equation(s):
// \RAM|ram~598_combout  = ( \ROM1|memROM~19_combout  & ( (\ROM1|memROM~11_combout  & \RAM|ram~140_q ) ) ) # ( !\ROM1|memROM~19_combout  & ( (\ROM1|memROM~11_combout  & \RAM|ram~108_q ) ) )

	.dataa(!\ROM1|memROM~11_combout ),
	.datab(gnd),
	.datac(!\RAM|ram~140_q ),
	.datad(!\RAM|ram~108_q ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~598_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~598 .extended_lut = "off";
defparam \RAM|ram~598 .lut_mask = 64'h0055005505050505;
defparam \RAM|ram~598 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y8_N58
dffeas \RAM|ram~36 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~639_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~36_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~36 .is_wysiwyg = "true";
defparam \RAM|ram~36 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y10_N14
dffeas \RAM|ram~44 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~645_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~44_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~44 .is_wysiwyg = "true";
defparam \RAM|ram~44 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y10_N50
dffeas \RAM|ram~76 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~653_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~76_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~76 .is_wysiwyg = "true";
defparam \RAM|ram~76 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y10_N42
cyclonev_lcell_comb \RAM|ram~597 (
// Equation(s):
// \RAM|ram~597_combout  = ( \ROM1|memROM~11_combout  & ( \ROM1|memROM~19_combout  & ( \RAM|ram~76_q  ) ) ) # ( \ROM1|memROM~11_combout  & ( !\ROM1|memROM~19_combout  & ( \RAM|ram~44_q  ) ) ) # ( !\ROM1|memROM~11_combout  & ( !\ROM1|memROM~19_combout  & ( 
// \RAM|ram~36_q  ) ) )

	.dataa(!\RAM|ram~36_q ),
	.datab(!\RAM|ram~44_q ),
	.datac(!\RAM|ram~76_q ),
	.datad(gnd),
	.datae(!\ROM1|memROM~11_combout ),
	.dataf(!\ROM1|memROM~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~597_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~597 .extended_lut = "off";
defparam \RAM|ram~597 .lut_mask = 64'h5555333300000F0F;
defparam \RAM|ram~597 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N24
cyclonev_lcell_comb \RAM|ram~599 (
// Equation(s):
// \RAM|ram~599_combout  = ( \RAM|ram~598_combout  & ( \RAM|ram~597_combout  & ( ((!\ROM1|memROM~13_combout  & ((\RAM|ram~595_combout ))) # (\ROM1|memROM~13_combout  & (\RAM|ram~596_combout ))) # (\ROM1|memROM~15_combout ) ) ) ) # ( !\RAM|ram~598_combout  & 
// ( \RAM|ram~597_combout  & ( (!\ROM1|memROM~13_combout  & (((\ROM1|memROM~15_combout ) # (\RAM|ram~595_combout )))) # (\ROM1|memROM~13_combout  & (\RAM|ram~596_combout  & ((!\ROM1|memROM~15_combout )))) ) ) ) # ( \RAM|ram~598_combout  & ( 
// !\RAM|ram~597_combout  & ( (!\ROM1|memROM~13_combout  & (((\RAM|ram~595_combout  & !\ROM1|memROM~15_combout )))) # (\ROM1|memROM~13_combout  & (((\ROM1|memROM~15_combout )) # (\RAM|ram~596_combout ))) ) ) ) # ( !\RAM|ram~598_combout  & ( 
// !\RAM|ram~597_combout  & ( (!\ROM1|memROM~15_combout  & ((!\ROM1|memROM~13_combout  & ((\RAM|ram~595_combout ))) # (\ROM1|memROM~13_combout  & (\RAM|ram~596_combout )))) ) ) )

	.dataa(!\RAM|ram~596_combout ),
	.datab(!\ROM1|memROM~13_combout ),
	.datac(!\RAM|ram~595_combout ),
	.datad(!\ROM1|memROM~15_combout ),
	.datae(!\RAM|ram~598_combout ),
	.dataf(!\RAM|ram~597_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~599_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~599 .extended_lut = "off";
defparam \RAM|ram~599 .lut_mask = 64'h1D001D331DCC1DFF;
defparam \RAM|ram~599 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N30
cyclonev_lcell_comb \RAM|ram~608 (
// Equation(s):
// \RAM|ram~608_combout  = ( \RAM|ram~599_combout  & ( (!\ROM1|memROM~17_combout  & ((!\ROM1|memROM~20_combout ) # ((\RAM|ram~604_combout )))) # (\ROM1|memROM~17_combout  & (\ROM1|memROM~20_combout  & (\RAM|ram~607_combout ))) ) ) # ( !\RAM|ram~599_combout  
// & ( (\ROM1|memROM~20_combout  & ((!\ROM1|memROM~17_combout  & ((\RAM|ram~604_combout ))) # (\ROM1|memROM~17_combout  & (\RAM|ram~607_combout )))) ) )

	.dataa(!\ROM1|memROM~17_combout ),
	.datab(!\ROM1|memROM~20_combout ),
	.datac(!\RAM|ram~607_combout ),
	.datad(!\RAM|ram~604_combout ),
	.datae(gnd),
	.dataf(!\RAM|ram~599_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~608_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~608 .extended_lut = "off";
defparam \RAM|ram~608 .lut_mask = 64'h0123012389AB89AB;
defparam \RAM|ram~608 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N21
cyclonev_lcell_comb \CPU|MUX1|saida_MUX[5]~5 (
// Equation(s):
// \CPU|MUX1|saida_MUX[5]~5_combout  = ( \RAM|ram~608_combout  & ( !\CPU|DECODER|saida[6]~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|DECODER|saida[6]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM|ram~608_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|MUX1|saida_MUX[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|MUX1|saida_MUX[5]~5 .extended_lut = "off";
defparam \CPU|MUX1|saida_MUX[5]~5 .lut_mask = 64'h00000000F0F0F0F0;
defparam \CPU|MUX1|saida_MUX[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N51
cyclonev_lcell_comb \CPU|ULA1|Add0~25 (
// Equation(s):
// \CPU|ULA1|Add0~25_sumout  = SUM(( !\CPU|MUX1|saida_MUX[6]~6_combout  $ (((!\CPU|DECODER|Equal9~0_combout  & (\CPU|DECODER|Equal8~0_combout  & \CPU|DECODER|Equal10~0_combout )))) ) + ( \CPU|REGA|DOUT [6] ) + ( \CPU|ULA1|Add0~22  ))
// \CPU|ULA1|Add0~26  = CARRY(( !\CPU|MUX1|saida_MUX[6]~6_combout  $ (((!\CPU|DECODER|Equal9~0_combout  & (\CPU|DECODER|Equal8~0_combout  & \CPU|DECODER|Equal10~0_combout )))) ) + ( \CPU|REGA|DOUT [6] ) + ( \CPU|ULA1|Add0~22  ))

	.dataa(!\CPU|DECODER|Equal9~0_combout ),
	.datab(!\CPU|DECODER|Equal8~0_combout ),
	.datac(!\CPU|DECODER|Equal10~0_combout ),
	.datad(!\CPU|MUX1|saida_MUX[6]~6_combout ),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [6]),
	.datag(gnd),
	.cin(\CPU|ULA1|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|ULA1|Add0~25_sumout ),
	.cout(\CPU|ULA1|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA1|Add0~25 .extended_lut = "off";
defparam \CPU|ULA1|Add0~25 .lut_mask = 64'h0000FF000000FD02;
defparam \CPU|ULA1|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y8_N53
dffeas \CPU|REGA|DOUT[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|ULA1|Add0~25_sumout ),
	.asdata(\CPU|MUX1|saida_MUX[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|DECODER|saida[4]~2_combout ),
	.ena(\CPU|DECODER|saida[5]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGA|DOUT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGA|DOUT[6] .is_wysiwyg = "true";
defparam \CPU|REGA|DOUT[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y9_N17
dffeas \RAM|ram~293 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~659_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~293_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~293 .is_wysiwyg = "true";
defparam \RAM|ram~293 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y8_N52
dffeas \RAM|ram~37 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~639_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~37_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~37 .is_wysiwyg = "true";
defparam \RAM|ram~37 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N9
cyclonev_lcell_comb \RAM|ram~611 (
// Equation(s):
// \RAM|ram~611_combout  = ( \ROM1|memROM~20_combout  & ( (\RAM|ram~293_q  & !\ROM1|memROM~17_combout ) ) ) # ( !\ROM1|memROM~20_combout  & ( (\RAM|ram~37_q  & !\ROM1|memROM~17_combout ) ) )

	.dataa(!\RAM|ram~293_q ),
	.datab(gnd),
	.datac(!\RAM|ram~37_q ),
	.datad(!\ROM1|memROM~17_combout ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~611_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~611 .extended_lut = "off";
defparam \RAM|ram~611 .lut_mask = 64'h0F000F0055005500;
defparam \RAM|ram~611 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N18
cyclonev_lcell_comb \RAM|ram~612 (
// Equation(s):
// \RAM|ram~612_combout  = ( \RAM|ram~611_combout  & ( (!\ROM1|memROM~13_combout  & !\ROM1|memROM~19_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROM1|memROM~13_combout ),
	.datad(!\ROM1|memROM~19_combout ),
	.datae(gnd),
	.dataf(!\RAM|ram~611_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~612_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~612 .extended_lut = "off";
defparam \RAM|ram~612 .lut_mask = 64'h00000000F000F000;
defparam \RAM|ram~612 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y9_N32
dffeas \RAM|ram~109 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~647_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~109_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~109 .is_wysiwyg = "true";
defparam \RAM|ram~109 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N33
cyclonev_lcell_comb \RAM|ram~619 (
// Equation(s):
// \RAM|ram~619_combout  = ( !\ROM1|memROM~17_combout  & ( (!\ROM1|memROM~20_combout  & \RAM|ram~109_q ) ) )

	.dataa(gnd),
	.datab(!\ROM1|memROM~20_combout ),
	.datac(gnd),
	.datad(!\RAM|ram~109_q ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~619_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~619 .extended_lut = "off";
defparam \RAM|ram~619 .lut_mask = 64'h00CC00CC00000000;
defparam \RAM|ram~619 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y10_N1
dffeas \RAM|ram~45 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~645_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~45_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~45 .is_wysiwyg = "true";
defparam \RAM|ram~45 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N24
cyclonev_lcell_comb \RAM|ram~618 (
// Equation(s):
// \RAM|ram~618_combout  = ( !\ROM1|memROM~17_combout  & ( (!\ROM1|memROM~20_combout  & \RAM|ram~45_q ) ) )

	.dataa(gnd),
	.datab(!\ROM1|memROM~20_combout ),
	.datac(gnd),
	.datad(!\RAM|ram~45_q ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~618_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~618 .extended_lut = "off";
defparam \RAM|ram~618 .lut_mask = 64'h00CC00CC00000000;
defparam \RAM|ram~618 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y10_N40
dffeas \RAM|ram~77 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~653_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~77_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~77 .is_wysiwyg = "true";
defparam \RAM|ram~77 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y9_N32
dffeas \RAM|ram~333 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~665_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~333_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~333 .is_wysiwyg = "true";
defparam \RAM|ram~333 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N30
cyclonev_lcell_comb \RAM|ram~620 (
// Equation(s):
// \RAM|ram~620_combout  = ( \ROM1|memROM~20_combout  & ( (!\ROM1|memROM~17_combout  & \RAM|ram~333_q ) ) ) # ( !\ROM1|memROM~20_combout  & ( (\RAM|ram~77_q  & !\ROM1|memROM~17_combout ) ) )

	.dataa(gnd),
	.datab(!\RAM|ram~77_q ),
	.datac(!\ROM1|memROM~17_combout ),
	.datad(!\RAM|ram~333_q ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~620_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~620 .extended_lut = "off";
defparam \RAM|ram~620 .lut_mask = 64'h3030303000F000F0;
defparam \RAM|ram~620 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y8_N52
dffeas \RAM|ram~141 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~655_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~141_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~141 .is_wysiwyg = "true";
defparam \RAM|ram~141 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y9_N8
dffeas \RAM|ram~525 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~667_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~525_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~525 .is_wysiwyg = "true";
defparam \RAM|ram~525 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N48
cyclonev_lcell_comb \RAM|ram~621 (
// Equation(s):
// \RAM|ram~621_combout  = ( \ROM1|memROM~20_combout  & ( (\RAM|ram~525_q  & \ROM1|memROM~17_combout ) ) ) # ( !\ROM1|memROM~20_combout  & ( (\RAM|ram~141_q  & !\ROM1|memROM~17_combout ) ) )

	.dataa(!\RAM|ram~141_q ),
	.datab(!\RAM|ram~525_q ),
	.datac(!\ROM1|memROM~17_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ROM1|memROM~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~621_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~621 .extended_lut = "off";
defparam \RAM|ram~621 .lut_mask = 64'h5050505003030303;
defparam \RAM|ram~621 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N51
cyclonev_lcell_comb \RAM|ram~622 (
// Equation(s):
// \RAM|ram~622_combout  = ( \RAM|ram~620_combout  & ( \RAM|ram~621_combout  & ( ((!\ROM1|memROM~13_combout  & ((\RAM|ram~618_combout ))) # (\ROM1|memROM~13_combout  & (\RAM|ram~619_combout ))) # (\ROM1|memROM~19_combout ) ) ) ) # ( !\RAM|ram~620_combout  & 
// ( \RAM|ram~621_combout  & ( (!\ROM1|memROM~19_combout  & ((!\ROM1|memROM~13_combout  & ((\RAM|ram~618_combout ))) # (\ROM1|memROM~13_combout  & (\RAM|ram~619_combout )))) # (\ROM1|memROM~19_combout  & (((\ROM1|memROM~13_combout )))) ) ) ) # ( 
// \RAM|ram~620_combout  & ( !\RAM|ram~621_combout  & ( (!\ROM1|memROM~19_combout  & ((!\ROM1|memROM~13_combout  & ((\RAM|ram~618_combout ))) # (\ROM1|memROM~13_combout  & (\RAM|ram~619_combout )))) # (\ROM1|memROM~19_combout  & (((!\ROM1|memROM~13_combout 
// )))) ) ) ) # ( !\RAM|ram~620_combout  & ( !\RAM|ram~621_combout  & ( (!\ROM1|memROM~19_combout  & ((!\ROM1|memROM~13_combout  & ((\RAM|ram~618_combout ))) # (\ROM1|memROM~13_combout  & (\RAM|ram~619_combout )))) ) ) )

	.dataa(!\RAM|ram~619_combout ),
	.datab(!\ROM1|memROM~19_combout ),
	.datac(!\RAM|ram~618_combout ),
	.datad(!\ROM1|memROM~13_combout ),
	.datae(!\RAM|ram~620_combout ),
	.dataf(!\RAM|ram~621_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~622_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~622 .extended_lut = "off";
defparam \RAM|ram~622 .lut_mask = 64'h0C443F440C773F77;
defparam \RAM|ram~622 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y9_N53
dffeas \RAM|ram~21 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~637_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~21_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~21 .is_wysiwyg = "true";
defparam \RAM|ram~21 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y10_N26
dffeas \RAM|ram~277 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~657_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~277_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~277 .is_wysiwyg = "true";
defparam \RAM|ram~277 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y10_N6
cyclonev_lcell_comb \RAM|ram~609 (
// Equation(s):
// \RAM|ram~609_combout  = ( \ROM1|memROM~20_combout  & ( (\RAM|ram~277_q  & !\ROM1|memROM~17_combout ) ) ) # ( !\ROM1|memROM~20_combout  & ( (\RAM|ram~21_q  & !\ROM1|memROM~17_combout ) ) )

	.dataa(!\RAM|ram~21_q ),
	.datab(gnd),
	.datac(!\RAM|ram~277_q ),
	.datad(!\ROM1|memROM~17_combout ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~609_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~609 .extended_lut = "off";
defparam \RAM|ram~609 .lut_mask = 64'h550055000F000F00;
defparam \RAM|ram~609 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N27
cyclonev_lcell_comb \RAM|ram~610 (
// Equation(s):
// \RAM|ram~610_combout  = ( \RAM|ram~609_combout  & ( (!\ROM1|memROM~13_combout  & !\ROM1|memROM~19_combout ) ) )

	.dataa(!\ROM1|memROM~13_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ROM1|memROM~19_combout ),
	.datae(gnd),
	.dataf(!\RAM|ram~609_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~610_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~610 .extended_lut = "off";
defparam \RAM|ram~610 .lut_mask = 64'h00000000AA00AA00;
defparam \RAM|ram~610 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y9_N8
dffeas \RAM|ram~93 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~643_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~93_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~93 .is_wysiwyg = "true";
defparam \RAM|ram~93 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N6
cyclonev_lcell_comb \RAM|ram~614 (
// Equation(s):
// \RAM|ram~614_combout  = ( !\ROM1|memROM~17_combout  & ( (!\ROM1|memROM~20_combout  & \RAM|ram~93_q ) ) )

	.dataa(gnd),
	.datab(!\ROM1|memROM~20_combout ),
	.datac(gnd),
	.datad(!\RAM|ram~93_q ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~614_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~614 .extended_lut = "off";
defparam \RAM|ram~614 .lut_mask = 64'h00CC00CC00000000;
defparam \RAM|ram~614 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y9_N32
dffeas \RAM|ram~509 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~663_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~509_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~509 .is_wysiwyg = "true";
defparam \RAM|ram~509 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y9_N29
dffeas \RAM|ram~125 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~651_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~125_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~125 .is_wysiwyg = "true";
defparam \RAM|ram~125 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N30
cyclonev_lcell_comb \RAM|ram~616 (
// Equation(s):
// \RAM|ram~616_combout  = ( \RAM|ram~125_q  & ( (!\ROM1|memROM~20_combout  & (!\ROM1|memROM~17_combout )) # (\ROM1|memROM~20_combout  & (\ROM1|memROM~17_combout  & \RAM|ram~509_q )) ) ) # ( !\RAM|ram~125_q  & ( (\ROM1|memROM~20_combout  & 
// (\ROM1|memROM~17_combout  & \RAM|ram~509_q )) ) )

	.dataa(gnd),
	.datab(!\ROM1|memROM~20_combout ),
	.datac(!\ROM1|memROM~17_combout ),
	.datad(!\RAM|ram~509_q ),
	.datae(gnd),
	.dataf(!\RAM|ram~125_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~616_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~616 .extended_lut = "off";
defparam \RAM|ram~616 .lut_mask = 64'h00030003C0C3C0C3;
defparam \RAM|ram~616 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y9_N2
dffeas \RAM|ram~317 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~661_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~317_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~317 .is_wysiwyg = "true";
defparam \RAM|ram~317 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y9_N34
dffeas \RAM|ram~61 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~649_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~61_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~61 .is_wysiwyg = "true";
defparam \RAM|ram~61 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N0
cyclonev_lcell_comb \RAM|ram~615 (
// Equation(s):
// \RAM|ram~615_combout  = ( \RAM|ram~61_q  & ( (!\ROM1|memROM~17_combout  & ((!\ROM1|memROM~20_combout ) # (\RAM|ram~317_q ))) ) ) # ( !\RAM|ram~61_q  & ( (\ROM1|memROM~20_combout  & (!\ROM1|memROM~17_combout  & \RAM|ram~317_q )) ) )

	.dataa(gnd),
	.datab(!\ROM1|memROM~20_combout ),
	.datac(!\ROM1|memROM~17_combout ),
	.datad(!\RAM|ram~317_q ),
	.datae(gnd),
	.dataf(!\RAM|ram~61_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~615_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~615 .extended_lut = "off";
defparam \RAM|ram~615 .lut_mask = 64'h00300030C0F0C0F0;
defparam \RAM|ram~615 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y11_N50
dffeas \RAM|ram~29 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~641_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~29_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~29 .is_wysiwyg = "true";
defparam \RAM|ram~29 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y11_N48
cyclonev_lcell_comb \RAM|ram~613 (
// Equation(s):
// \RAM|ram~613_combout  = ( \RAM|ram~29_q  & ( !\ROM1|memROM~17_combout  & ( !\ROM1|memROM~20_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROM1|memROM~20_combout ),
	.datad(gnd),
	.datae(!\RAM|ram~29_q ),
	.dataf(!\ROM1|memROM~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~613_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~613 .extended_lut = "off";
defparam \RAM|ram~613 .lut_mask = 64'h0000F0F000000000;
defparam \RAM|ram~613 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N12
cyclonev_lcell_comb \RAM|ram~617 (
// Equation(s):
// \RAM|ram~617_combout  = ( \RAM|ram~615_combout  & ( \RAM|ram~613_combout  & ( (!\ROM1|memROM~13_combout ) # ((!\ROM1|memROM~19_combout  & (\RAM|ram~614_combout )) # (\ROM1|memROM~19_combout  & ((\RAM|ram~616_combout )))) ) ) ) # ( !\RAM|ram~615_combout  & 
// ( \RAM|ram~613_combout  & ( (!\ROM1|memROM~13_combout  & (((!\ROM1|memROM~19_combout )))) # (\ROM1|memROM~13_combout  & ((!\ROM1|memROM~19_combout  & (\RAM|ram~614_combout )) # (\ROM1|memROM~19_combout  & ((\RAM|ram~616_combout ))))) ) ) ) # ( 
// \RAM|ram~615_combout  & ( !\RAM|ram~613_combout  & ( (!\ROM1|memROM~13_combout  & (((\ROM1|memROM~19_combout )))) # (\ROM1|memROM~13_combout  & ((!\ROM1|memROM~19_combout  & (\RAM|ram~614_combout )) # (\ROM1|memROM~19_combout  & ((\RAM|ram~616_combout 
// ))))) ) ) ) # ( !\RAM|ram~615_combout  & ( !\RAM|ram~613_combout  & ( (\ROM1|memROM~13_combout  & ((!\ROM1|memROM~19_combout  & (\RAM|ram~614_combout )) # (\ROM1|memROM~19_combout  & ((\RAM|ram~616_combout ))))) ) ) )

	.dataa(!\ROM1|memROM~13_combout ),
	.datab(!\RAM|ram~614_combout ),
	.datac(!\ROM1|memROM~19_combout ),
	.datad(!\RAM|ram~616_combout ),
	.datae(!\RAM|ram~615_combout ),
	.dataf(!\RAM|ram~613_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~617_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~617 .extended_lut = "off";
defparam \RAM|ram~617 .lut_mask = 64'h10151A1FB0B5BABF;
defparam \RAM|ram~617 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N36
cyclonev_lcell_comb \RAM|ram~623 (
// Equation(s):
// \RAM|ram~623_combout  = ( \RAM|ram~610_combout  & ( \RAM|ram~617_combout  & ( (!\ROM1|memROM~15_combout ) # ((!\ROM1|memROM~11_combout  & (\RAM|ram~612_combout )) # (\ROM1|memROM~11_combout  & ((\RAM|ram~622_combout )))) ) ) ) # ( !\RAM|ram~610_combout  & 
// ( \RAM|ram~617_combout  & ( (!\ROM1|memROM~15_combout  & (((\ROM1|memROM~11_combout )))) # (\ROM1|memROM~15_combout  & ((!\ROM1|memROM~11_combout  & (\RAM|ram~612_combout )) # (\ROM1|memROM~11_combout  & ((\RAM|ram~622_combout ))))) ) ) ) # ( 
// \RAM|ram~610_combout  & ( !\RAM|ram~617_combout  & ( (!\ROM1|memROM~15_combout  & (((!\ROM1|memROM~11_combout )))) # (\ROM1|memROM~15_combout  & ((!\ROM1|memROM~11_combout  & (\RAM|ram~612_combout )) # (\ROM1|memROM~11_combout  & ((\RAM|ram~622_combout 
// ))))) ) ) ) # ( !\RAM|ram~610_combout  & ( !\RAM|ram~617_combout  & ( (\ROM1|memROM~15_combout  & ((!\ROM1|memROM~11_combout  & (\RAM|ram~612_combout )) # (\ROM1|memROM~11_combout  & ((\RAM|ram~622_combout ))))) ) ) )

	.dataa(!\ROM1|memROM~15_combout ),
	.datab(!\RAM|ram~612_combout ),
	.datac(!\RAM|ram~622_combout ),
	.datad(!\ROM1|memROM~11_combout ),
	.datae(!\RAM|ram~610_combout ),
	.dataf(!\RAM|ram~617_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~623_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~623 .extended_lut = "off";
defparam \RAM|ram~623 .lut_mask = 64'h1105BB0511AFBBAF;
defparam \RAM|ram~623 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y9_N18
cyclonev_lcell_comb \CPU|MUX1|saida_MUX[6]~6 (
// Equation(s):
// \CPU|MUX1|saida_MUX[6]~6_combout  = ( \RAM|ram~623_combout  & ( (!\CPU|DECODER|saida[6]~0_combout ) # (\ROM1|memROM~22_combout ) ) ) # ( !\RAM|ram~623_combout  & ( (\ROM1|memROM~22_combout  & \CPU|DECODER|saida[6]~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROM1|memROM~22_combout ),
	.datad(!\CPU|DECODER|saida[6]~0_combout ),
	.datae(gnd),
	.dataf(!\RAM|ram~623_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|MUX1|saida_MUX[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|MUX1|saida_MUX[6]~6 .extended_lut = "off";
defparam \CPU|MUX1|saida_MUX[6]~6 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \CPU|MUX1|saida_MUX[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N54
cyclonev_lcell_comb \CPU|ULA1|Add0~29 (
// Equation(s):
// \CPU|ULA1|Add0~29_sumout  = SUM(( !\CPU|MUX1|saida_MUX[7]~7_combout  $ (((\CPU|DECODER|Equal10~0_combout  & (\CPU|DECODER|Equal8~0_combout  & !\CPU|DECODER|Equal9~0_combout )))) ) + ( \CPU|REGA|DOUT [7] ) + ( \CPU|ULA1|Add0~26  ))

	.dataa(!\CPU|DECODER|Equal10~0_combout ),
	.datab(!\CPU|DECODER|Equal8~0_combout ),
	.datac(!\CPU|DECODER|Equal9~0_combout ),
	.datad(!\CPU|MUX1|saida_MUX[7]~7_combout ),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [7]),
	.datag(gnd),
	.cin(\CPU|ULA1|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|ULA1|Add0~29_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA1|Add0~29 .extended_lut = "off";
defparam \CPU|ULA1|Add0~29 .lut_mask = 64'h0000FF000000EF10;
defparam \CPU|ULA1|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y8_N56
dffeas \CPU|REGA|DOUT[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|ULA1|Add0~29_sumout ),
	.asdata(\CPU|MUX1|saida_MUX[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|DECODER|saida[4]~2_combout ),
	.ena(\CPU|DECODER|saida[5]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGA|DOUT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGA|DOUT[7] .is_wysiwyg = "true";
defparam \CPU|REGA|DOUT[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y10_N59
dffeas \RAM|ram~46 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~645_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~46_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~46 .is_wysiwyg = "true";
defparam \RAM|ram~46 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y11_N21
cyclonev_lcell_comb \RAM|ram~30feeder (
// Equation(s):
// \RAM|ram~30feeder_combout  = ( \CPU|REGA|DOUT [7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~30feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~30feeder .extended_lut = "off";
defparam \RAM|ram~30feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM|ram~30feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y11_N22
dffeas \RAM|ram~30 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM|ram~30feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|ram~641_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~30_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~30 .is_wysiwyg = "true";
defparam \RAM|ram~30 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N57
cyclonev_lcell_comb \RAM|ram~625 (
// Equation(s):
// \RAM|ram~625_combout  = ( !\ROM1|memROM~20_combout  & ( \ROM1|memROM~15_combout  & ( \RAM|ram~46_q  ) ) ) # ( !\ROM1|memROM~20_combout  & ( !\ROM1|memROM~15_combout  & ( \RAM|ram~30_q  ) ) )

	.dataa(!\RAM|ram~46_q ),
	.datab(gnd),
	.datac(!\RAM|ram~30_q ),
	.datad(gnd),
	.datae(!\ROM1|memROM~20_combout ),
	.dataf(!\ROM1|memROM~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~625_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~625 .extended_lut = "off";
defparam \RAM|ram~625 .lut_mask = 64'h0F0F000055550000;
defparam \RAM|ram~625 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y10_N13
dffeas \RAM|ram~294 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~659_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~294_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~294 .is_wysiwyg = "true";
defparam \RAM|ram~294 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y10_N35
dffeas \RAM|ram~38 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~639_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~38_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~38 .is_wysiwyg = "true";
defparam \RAM|ram~38 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y9_N1
dffeas \RAM|ram~22 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~637_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~22_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~22 .is_wysiwyg = "true";
defparam \RAM|ram~22 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y10_N17
dffeas \RAM|ram~278 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~657_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~278_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~278 .is_wysiwyg = "true";
defparam \RAM|ram~278 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N15
cyclonev_lcell_comb \RAM|ram~624 (
// Equation(s):
// \RAM|ram~624_combout  = ( \RAM|ram~278_q  & ( \ROM1|memROM~15_combout  & ( (!\ROM1|memROM~20_combout  & ((\RAM|ram~38_q ))) # (\ROM1|memROM~20_combout  & (\RAM|ram~294_q )) ) ) ) # ( !\RAM|ram~278_q  & ( \ROM1|memROM~15_combout  & ( 
// (!\ROM1|memROM~20_combout  & ((\RAM|ram~38_q ))) # (\ROM1|memROM~20_combout  & (\RAM|ram~294_q )) ) ) ) # ( \RAM|ram~278_q  & ( !\ROM1|memROM~15_combout  & ( (\ROM1|memROM~20_combout ) # (\RAM|ram~22_q ) ) ) ) # ( !\RAM|ram~278_q  & ( 
// !\ROM1|memROM~15_combout  & ( (\RAM|ram~22_q  & !\ROM1|memROM~20_combout ) ) ) )

	.dataa(!\RAM|ram~294_q ),
	.datab(!\RAM|ram~38_q ),
	.datac(!\RAM|ram~22_q ),
	.datad(!\ROM1|memROM~20_combout ),
	.datae(!\RAM|ram~278_q ),
	.dataf(!\ROM1|memROM~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~624_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~624 .extended_lut = "off";
defparam \RAM|ram~624 .lut_mask = 64'h0F000FFF33553355;
defparam \RAM|ram~624 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N42
cyclonev_lcell_comb \RAM|ram~626 (
// Equation(s):
// \RAM|ram~626_combout  = ( \RAM|ram~624_combout  & ( (!\ROM1|memROM~17_combout  & ((!\ROM1|memROM~11_combout ) # (\RAM|ram~625_combout ))) ) ) # ( !\RAM|ram~624_combout  & ( (\ROM1|memROM~11_combout  & (!\ROM1|memROM~17_combout  & \RAM|ram~625_combout )) ) 
// )

	.dataa(!\ROM1|memROM~11_combout ),
	.datab(gnd),
	.datac(!\ROM1|memROM~17_combout ),
	.datad(!\RAM|ram~625_combout ),
	.datae(gnd),
	.dataf(!\RAM|ram~624_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~626_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~626 .extended_lut = "off";
defparam \RAM|ram~626 .lut_mask = 64'h00500050A0F0A0F0;
defparam \RAM|ram~626 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y10_N46
dffeas \RAM|ram~78 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~653_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~78_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~78 .is_wysiwyg = "true";
defparam \RAM|ram~78 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y9_N49
dffeas \RAM|ram~62 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~649_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~62_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~62 .is_wysiwyg = "true";
defparam \RAM|ram~62 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y9_N49
dffeas \RAM|ram~318 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~661_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~318_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~318 .is_wysiwyg = "true";
defparam \RAM|ram~318 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y9_N56
dffeas \RAM|ram~334 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~665_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~334_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~334 .is_wysiwyg = "true";
defparam \RAM|ram~334 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N54
cyclonev_lcell_comb \RAM|ram~630 (
// Equation(s):
// \RAM|ram~630_combout  = ( \RAM|ram~334_q  & ( \ROM1|memROM~15_combout  & ( (\ROM1|memROM~20_combout ) # (\RAM|ram~78_q ) ) ) ) # ( !\RAM|ram~334_q  & ( \ROM1|memROM~15_combout  & ( (\RAM|ram~78_q  & !\ROM1|memROM~20_combout ) ) ) ) # ( \RAM|ram~334_q  & ( 
// !\ROM1|memROM~15_combout  & ( (!\ROM1|memROM~20_combout  & (\RAM|ram~62_q )) # (\ROM1|memROM~20_combout  & ((\RAM|ram~318_q ))) ) ) ) # ( !\RAM|ram~334_q  & ( !\ROM1|memROM~15_combout  & ( (!\ROM1|memROM~20_combout  & (\RAM|ram~62_q )) # 
// (\ROM1|memROM~20_combout  & ((\RAM|ram~318_q ))) ) ) )

	.dataa(!\RAM|ram~78_q ),
	.datab(!\RAM|ram~62_q ),
	.datac(!\ROM1|memROM~20_combout ),
	.datad(!\RAM|ram~318_q ),
	.datae(!\RAM|ram~334_q ),
	.dataf(!\ROM1|memROM~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~630_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~630 .extended_lut = "off";
defparam \RAM|ram~630 .lut_mask = 64'h303F303F50505F5F;
defparam \RAM|ram~630 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N45
cyclonev_lcell_comb \RAM|ram~631 (
// Equation(s):
// \RAM|ram~631_combout  = ( \RAM|ram~630_combout  & ( (!\ROM1|memROM~17_combout  & \ROM1|memROM~11_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROM1|memROM~17_combout ),
	.datad(!\ROM1|memROM~11_combout ),
	.datae(gnd),
	.dataf(!\RAM|ram~630_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~631_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~631 .extended_lut = "off";
defparam \RAM|ram~631 .lut_mask = 64'h0000000000F000F0;
defparam \RAM|ram~631 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y10_N50
dffeas \RAM|ram~94 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~643_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~94_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~94 .is_wysiwyg = "true";
defparam \RAM|ram~94 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N15
cyclonev_lcell_comb \RAM|ram~627 (
// Equation(s):
// \RAM|ram~627_combout  = ( !\ROM1|memROM~20_combout  & ( (\RAM|ram~94_q  & \ROM1|memROM~11_combout ) ) )

	.dataa(!\RAM|ram~94_q ),
	.datab(gnd),
	.datac(!\ROM1|memROM~11_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ROM1|memROM~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~627_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~627 .extended_lut = "off";
defparam \RAM|ram~627 .lut_mask = 64'h0505050500000000;
defparam \RAM|ram~627 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y9_N35
dffeas \RAM|ram~110 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~647_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~110_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~110 .is_wysiwyg = "true";
defparam \RAM|ram~110 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N33
cyclonev_lcell_comb \RAM|ram~628 (
// Equation(s):
// \RAM|ram~628_combout  = ( \ROM1|memROM~11_combout  & ( (!\ROM1|memROM~20_combout  & \RAM|ram~110_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROM1|memROM~20_combout ),
	.datad(!\RAM|ram~110_q ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~628_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~628 .extended_lut = "off";
defparam \RAM|ram~628 .lut_mask = 64'h0000000000F000F0;
defparam \RAM|ram~628 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N33
cyclonev_lcell_comb \RAM|ram~629 (
// Equation(s):
// \RAM|ram~629_combout  = ( \RAM|ram~627_combout  & ( \RAM|ram~628_combout  & ( !\ROM1|memROM~17_combout  ) ) ) # ( !\RAM|ram~627_combout  & ( \RAM|ram~628_combout  & ( (!\ROM1|memROM~17_combout  & \ROM1|memROM~15_combout ) ) ) ) # ( \RAM|ram~627_combout  & 
// ( !\RAM|ram~628_combout  & ( (!\ROM1|memROM~17_combout  & !\ROM1|memROM~15_combout ) ) ) )

	.dataa(gnd),
	.datab(!\ROM1|memROM~17_combout ),
	.datac(!\ROM1|memROM~15_combout ),
	.datad(gnd),
	.datae(!\RAM|ram~627_combout ),
	.dataf(!\RAM|ram~628_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~629_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~629 .extended_lut = "off";
defparam \RAM|ram~629 .lut_mask = 64'h0000C0C00C0CCCCC;
defparam \RAM|ram~629 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y9_N47
dffeas \RAM|ram~510 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~663_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~510_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~510 .is_wysiwyg = "true";
defparam \RAM|ram~510 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y9_N41
dffeas \RAM|ram~526 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~667_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~526_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~526 .is_wysiwyg = "true";
defparam \RAM|ram~526 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N39
cyclonev_lcell_comb \RAM|ram~633 (
// Equation(s):
// \RAM|ram~633_combout  = ( \ROM1|memROM~15_combout  & ( (\ROM1|memROM~20_combout  & \RAM|ram~526_q ) ) ) # ( !\ROM1|memROM~15_combout  & ( (\ROM1|memROM~20_combout  & \RAM|ram~510_q ) ) )

	.dataa(!\ROM1|memROM~20_combout ),
	.datab(gnd),
	.datac(!\RAM|ram~510_q ),
	.datad(!\RAM|ram~526_q ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~633_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~633 .extended_lut = "off";
defparam \RAM|ram~633 .lut_mask = 64'h0505050500550055;
defparam \RAM|ram~633 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y8_N41
dffeas \RAM|ram~126 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~651_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~126_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~126 .is_wysiwyg = "true";
defparam \RAM|ram~126 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y8_N35
dffeas \RAM|ram~142 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~655_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~142_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~142 .is_wysiwyg = "true";
defparam \RAM|ram~142 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N33
cyclonev_lcell_comb \RAM|ram~632 (
// Equation(s):
// \RAM|ram~632_combout  = ( \ROM1|memROM~15_combout  & ( (!\ROM1|memROM~20_combout  & \RAM|ram~142_q ) ) ) # ( !\ROM1|memROM~15_combout  & ( (!\ROM1|memROM~20_combout  & \RAM|ram~126_q ) ) )

	.dataa(gnd),
	.datab(!\ROM1|memROM~20_combout ),
	.datac(!\RAM|ram~126_q ),
	.datad(!\RAM|ram~142_q ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~632_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~632 .extended_lut = "off";
defparam \RAM|ram~632 .lut_mask = 64'h0C0C0C0C00CC00CC;
defparam \RAM|ram~632 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N51
cyclonev_lcell_comb \RAM|ram~634 (
// Equation(s):
// \RAM|ram~634_combout  = ( \RAM|ram~633_combout  & ( \RAM|ram~632_combout  & ( \ROM1|memROM~11_combout  ) ) ) # ( !\RAM|ram~633_combout  & ( \RAM|ram~632_combout  & ( (\ROM1|memROM~11_combout  & !\ROM1|memROM~17_combout ) ) ) ) # ( \RAM|ram~633_combout  & 
// ( !\RAM|ram~632_combout  & ( (\ROM1|memROM~11_combout  & \ROM1|memROM~17_combout ) ) ) )

	.dataa(gnd),
	.datab(!\ROM1|memROM~11_combout ),
	.datac(!\ROM1|memROM~17_combout ),
	.datad(gnd),
	.datae(!\RAM|ram~633_combout ),
	.dataf(!\RAM|ram~632_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~634_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~634 .extended_lut = "off";
defparam \RAM|ram~634 .lut_mask = 64'h0000030330303333;
defparam \RAM|ram~634 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N24
cyclonev_lcell_comb \RAM|ram~635 (
// Equation(s):
// \RAM|ram~635_combout  = ( \RAM|ram~629_combout  & ( \RAM|ram~634_combout  & ( ((!\ROM1|memROM~19_combout  & (\RAM|ram~626_combout )) # (\ROM1|memROM~19_combout  & ((\RAM|ram~631_combout )))) # (\ROM1|memROM~13_combout ) ) ) ) # ( !\RAM|ram~629_combout  & 
// ( \RAM|ram~634_combout  & ( (!\ROM1|memROM~19_combout  & (\RAM|ram~626_combout  & (!\ROM1|memROM~13_combout ))) # (\ROM1|memROM~19_combout  & (((\RAM|ram~631_combout ) # (\ROM1|memROM~13_combout )))) ) ) ) # ( \RAM|ram~629_combout  & ( 
// !\RAM|ram~634_combout  & ( (!\ROM1|memROM~19_combout  & (((\ROM1|memROM~13_combout )) # (\RAM|ram~626_combout ))) # (\ROM1|memROM~19_combout  & (((!\ROM1|memROM~13_combout  & \RAM|ram~631_combout )))) ) ) ) # ( !\RAM|ram~629_combout  & ( 
// !\RAM|ram~634_combout  & ( (!\ROM1|memROM~13_combout  & ((!\ROM1|memROM~19_combout  & (\RAM|ram~626_combout )) # (\ROM1|memROM~19_combout  & ((\RAM|ram~631_combout ))))) ) ) )

	.dataa(!\ROM1|memROM~19_combout ),
	.datab(!\RAM|ram~626_combout ),
	.datac(!\ROM1|memROM~13_combout ),
	.datad(!\RAM|ram~631_combout ),
	.datae(!\RAM|ram~629_combout ),
	.dataf(!\RAM|ram~634_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~635_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~635 .extended_lut = "off";
defparam \RAM|ram~635 .lut_mask = 64'h20702A7A25752F7F;
defparam \RAM|ram~635 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N12
cyclonev_lcell_comb \CPU|MUX1|saida_MUX[7]~7 (
// Equation(s):
// \CPU|MUX1|saida_MUX[7]~7_combout  = ( !\CPU|DECODER|saida[6]~0_combout  & ( \RAM|ram~635_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\CPU|DECODER|saida[6]~0_combout ),
	.dataf(!\RAM|ram~635_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|MUX1|saida_MUX[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|MUX1|saida_MUX[7]~7 .extended_lut = "off";
defparam \CPU|MUX1|saida_MUX[7]~7 .lut_mask = 64'h00000000FFFF0000;
defparam \CPU|MUX1|saida_MUX[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N15
cyclonev_lcell_comb \CPU|ULA1|saida[7]~7 (
// Equation(s):
// \CPU|ULA1|saida[7]~7_combout  = ( \CPU|DECODER|saida[4]~2_combout  & ( \CPU|MUX1|saida_MUX[7]~7_combout  ) ) # ( !\CPU|DECODER|saida[4]~2_combout  & ( \CPU|ULA1|Add0~29_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|MUX1|saida_MUX[7]~7_combout ),
	.datad(!\CPU|ULA1|Add0~29_sumout ),
	.datae(gnd),
	.dataf(!\CPU|DECODER|saida[4]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|ULA1|saida[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA1|saida[7]~7 .extended_lut = "off";
defparam \CPU|ULA1|saida[7]~7 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \CPU|ULA1|saida[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N0
cyclonev_lcell_comb \CPU|ULA1|saida[6]~6 (
// Equation(s):
// \CPU|ULA1|saida[6]~6_combout  = ( \CPU|ULA1|Add0~25_sumout  & ( (!\CPU|DECODER|saida[4]~2_combout ) # (\CPU|MUX1|saida_MUX[6]~6_combout ) ) ) # ( !\CPU|ULA1|Add0~25_sumout  & ( (\CPU|DECODER|saida[4]~2_combout  & \CPU|MUX1|saida_MUX[6]~6_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|DECODER|saida[4]~2_combout ),
	.datad(!\CPU|MUX1|saida_MUX[6]~6_combout ),
	.datae(gnd),
	.dataf(!\CPU|ULA1|Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|ULA1|saida[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA1|saida[6]~6 .extended_lut = "off";
defparam \CPU|ULA1|saida[6]~6 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \CPU|ULA1|saida[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N12
cyclonev_lcell_comb \CPU|REGFlag|DOUT~2 (
// Equation(s):
// \CPU|REGFlag|DOUT~2_combout  = ( \CPU|ULA1|Add0~17_sumout  & ( (!\CPU|MUX1|saida_MUX[5]~5_combout  & (\CPU|DECODER|saida[4]~2_combout  & !\CPU|MUX1|saida_MUX[4]~4_combout )) ) ) # ( !\CPU|ULA1|Add0~17_sumout  & ( (!\CPU|DECODER|saida[4]~2_combout  & 
// (((!\CPU|ULA1|Add0~21_sumout )))) # (\CPU|DECODER|saida[4]~2_combout  & (!\CPU|MUX1|saida_MUX[5]~5_combout  & (!\CPU|MUX1|saida_MUX[4]~4_combout ))) ) )

	.dataa(!\CPU|MUX1|saida_MUX[5]~5_combout ),
	.datab(!\CPU|DECODER|saida[4]~2_combout ),
	.datac(!\CPU|MUX1|saida_MUX[4]~4_combout ),
	.datad(!\CPU|ULA1|Add0~21_sumout ),
	.datae(gnd),
	.dataf(!\CPU|ULA1|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|REGFlag|DOUT~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|REGFlag|DOUT~2 .extended_lut = "off";
defparam \CPU|REGFlag|DOUT~2 .lut_mask = 64'hEC20EC2020202020;
defparam \CPU|REGFlag|DOUT~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N6
cyclonev_lcell_comb \CPU|REGFlag|DOUT~4 (
// Equation(s):
// \CPU|REGFlag|DOUT~4_combout  = ( \CPU|ULA1|saida[6]~6_combout  & ( \CPU|REGFlag|DOUT~2_combout  & ( \CPU|REGFlag|DOUT~0_combout  ) ) ) # ( !\CPU|ULA1|saida[6]~6_combout  & ( \CPU|REGFlag|DOUT~2_combout  & ( ((\CPU|REGFlag|DOUT~1_combout  & 
// (\CPU|REGFlag|DOUT~3_combout  & !\CPU|ULA1|saida[7]~7_combout ))) # (\CPU|REGFlag|DOUT~0_combout ) ) ) ) # ( \CPU|ULA1|saida[6]~6_combout  & ( !\CPU|REGFlag|DOUT~2_combout  & ( \CPU|REGFlag|DOUT~0_combout  ) ) ) # ( !\CPU|ULA1|saida[6]~6_combout  & ( 
// !\CPU|REGFlag|DOUT~2_combout  & ( \CPU|REGFlag|DOUT~0_combout  ) ) )

	.dataa(!\CPU|REGFlag|DOUT~1_combout ),
	.datab(!\CPU|REGFlag|DOUT~0_combout ),
	.datac(!\CPU|REGFlag|DOUT~3_combout ),
	.datad(!\CPU|ULA1|saida[7]~7_combout ),
	.datae(!\CPU|ULA1|saida[6]~6_combout ),
	.dataf(!\CPU|REGFlag|DOUT~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|REGFlag|DOUT~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|REGFlag|DOUT~4 .extended_lut = "off";
defparam \CPU|REGFlag|DOUT~4 .lut_mask = 64'h3333333337333333;
defparam \CPU|REGFlag|DOUT~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y8_N8
dffeas \CPU|REGFlag|DOUT (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|REGFlag|DOUT~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGFlag|DOUT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGFlag|DOUT .is_wysiwyg = "true";
defparam \CPU|REGFlag|DOUT .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N42
cyclonev_lcell_comb \CPU|MUX2|Equal2~0 (
// Equation(s):
// \CPU|MUX2|Equal2~0_combout  = ( \ROM1|memROM~7_combout  & ( \ROM1|memROM~9_combout  & ( (!\ROM1|memROM~2_combout  & ((!\ROM1|memROM~4_combout ) # (\CPU|REGFlag|DOUT~q ))) ) ) ) # ( \ROM1|memROM~7_combout  & ( !\ROM1|memROM~9_combout  & ( 
// (!\ROM1|memROM~4_combout  & \ROM1|memROM~2_combout ) ) ) ) # ( !\ROM1|memROM~7_combout  & ( !\ROM1|memROM~9_combout  & ( (\ROM1|memROM~4_combout  & \ROM1|memROM~2_combout ) ) ) )

	.dataa(!\ROM1|memROM~4_combout ),
	.datab(!\CPU|REGFlag|DOUT~q ),
	.datac(!\ROM1|memROM~2_combout ),
	.datad(gnd),
	.datae(!\ROM1|memROM~7_combout ),
	.dataf(!\ROM1|memROM~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|MUX2|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|MUX2|Equal2~0 .extended_lut = "off";
defparam \CPU|MUX2|Equal2~0 .lut_mask = 64'h05050A0A0000B0B0;
defparam \CPU|MUX2|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y8_N40
dffeas \CPU|REGRetorno|DOUT[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|incrementaPC|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|DECODER|saida[8]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGRetorno|DOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGRetorno|DOUT[3] .is_wysiwyg = "true";
defparam \CPU|REGRetorno|DOUT[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y9_N54
cyclonev_lcell_comb \CPU|MUX2|saida_MUX[3]~4 (
// Equation(s):
// \CPU|MUX2|saida_MUX[3]~4_combout  = ( \ROM1|memROM~13_combout  & ( (!\CPU|MUX2|Equal2~0_combout  & (((\CPU|incrementaPC|Add0~17_sumout )))) # (\CPU|MUX2|Equal2~0_combout  & ((!\CPU|logicaDesvio|Sel_Desvio [0]) # ((\CPU|REGRetorno|DOUT [3])))) ) ) # ( 
// !\ROM1|memROM~13_combout  & ( (!\CPU|MUX2|Equal2~0_combout  & (((\CPU|incrementaPC|Add0~17_sumout )))) # (\CPU|MUX2|Equal2~0_combout  & (\CPU|logicaDesvio|Sel_Desvio [0] & (\CPU|REGRetorno|DOUT [3]))) ) )

	.dataa(!\CPU|logicaDesvio|Sel_Desvio [0]),
	.datab(!\CPU|MUX2|Equal2~0_combout ),
	.datac(!\CPU|REGRetorno|DOUT [3]),
	.datad(!\CPU|incrementaPC|Add0~17_sumout ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|MUX2|saida_MUX[3]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|MUX2|saida_MUX[3]~4 .extended_lut = "off";
defparam \CPU|MUX2|saida_MUX[3]~4 .lut_mask = 64'h01CD01CD23EF23EF;
defparam \CPU|MUX2|saida_MUX[3]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y9_N55
dffeas \CPU|PC|DOUT[3]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|MUX2|saida_MUX[3]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[3]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N36
cyclonev_lcell_comb \ROM1|memROM~3 (
// Equation(s):
// \ROM1|memROM~3_combout  = ( \CPU|PC|DOUT[0]~DUPLICATE_q  & ( (!\CPU|PC|DOUT[3]~DUPLICATE_q  & ((!\CPU|PC|DOUT [2] & ((!\CPU|PC|DOUT [1]))) # (\CPU|PC|DOUT [2] & (!\CPU|PC|DOUT [4] & \CPU|PC|DOUT [1])))) # (\CPU|PC|DOUT[3]~DUPLICATE_q  & (((!\CPU|PC|DOUT 
// [4] & !\CPU|PC|DOUT [1])))) ) ) # ( !\CPU|PC|DOUT[0]~DUPLICATE_q  & ( (!\CPU|PC|DOUT [4] & (((!\CPU|PC|DOUT[3]~DUPLICATE_q  & \CPU|PC|DOUT [2])) # (\CPU|PC|DOUT [1]))) # (\CPU|PC|DOUT [4] & (!\CPU|PC|DOUT[3]~DUPLICATE_q  & (!\CPU|PC|DOUT [2]))) ) )

	.dataa(!\CPU|PC|DOUT[3]~DUPLICATE_q ),
	.datab(!\CPU|PC|DOUT [2]),
	.datac(!\CPU|PC|DOUT [4]),
	.datad(!\CPU|PC|DOUT [1]),
	.datae(gnd),
	.dataf(!\CPU|PC|DOUT[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~3 .extended_lut = "off";
defparam \ROM1|memROM~3 .lut_mask = 64'h28F828F8D820D820;
defparam \ROM1|memROM~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N21
cyclonev_lcell_comb \ROM1|memROM~4 (
// Equation(s):
// \ROM1|memROM~4_combout  = ( \ROM1|memROM~1_combout  & ( \ROM1|memROM~3_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ROM1|memROM~3_combout ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~4 .extended_lut = "off";
defparam \ROM1|memROM~4 .lut_mask = 64'h0000000000FF00FF;
defparam \ROM1|memROM~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N39
cyclonev_lcell_comb \CPU|logicaDesvio|Sel_Desvio[0] (
// Equation(s):
// \CPU|logicaDesvio|Sel_Desvio [0] = ( \ROM1|memROM~7_combout  & ( !\CPU|DECODER|saida[8]~4_combout  & ( (!\CPU|logicaDesvio|Sel_Desvio~0_combout ) # ((\ROM1|memROM~4_combout  & !\CPU|REGFlag|DOUT~q )) ) ) ) # ( !\ROM1|memROM~7_combout  & ( 
// !\CPU|DECODER|saida[8]~4_combout  ) )

	.dataa(!\ROM1|memROM~4_combout ),
	.datab(gnd),
	.datac(!\CPU|REGFlag|DOUT~q ),
	.datad(!\CPU|logicaDesvio|Sel_Desvio~0_combout ),
	.datae(!\ROM1|memROM~7_combout ),
	.dataf(!\CPU|DECODER|saida[8]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|logicaDesvio|Sel_Desvio [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|logicaDesvio|Sel_Desvio[0] .extended_lut = "off";
defparam \CPU|logicaDesvio|Sel_Desvio[0] .lut_mask = 64'hFFFFFF5000000000;
defparam \CPU|logicaDesvio|Sel_Desvio[0] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y8_N38
dffeas \CPU|REGRetorno|DOUT[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|incrementaPC|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|DECODER|saida[8]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGRetorno|DOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGRetorno|DOUT[2] .is_wysiwyg = "true";
defparam \CPU|REGRetorno|DOUT[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y9_N39
cyclonev_lcell_comb \CPU|MUX2|saida_MUX[2]~0 (
// Equation(s):
// \CPU|MUX2|saida_MUX[2]~0_combout  = ( \ROM1|memROM~19_combout  & ( (!\CPU|MUX2|Equal2~0_combout  & (((\CPU|incrementaPC|Add0~1_sumout )))) # (\CPU|MUX2|Equal2~0_combout  & ((!\CPU|logicaDesvio|Sel_Desvio [0]) # ((\CPU|REGRetorno|DOUT [2])))) ) ) # ( 
// !\ROM1|memROM~19_combout  & ( (!\CPU|MUX2|Equal2~0_combout  & (((\CPU|incrementaPC|Add0~1_sumout )))) # (\CPU|MUX2|Equal2~0_combout  & (\CPU|logicaDesvio|Sel_Desvio [0] & ((\CPU|REGRetorno|DOUT [2])))) ) )

	.dataa(!\CPU|logicaDesvio|Sel_Desvio [0]),
	.datab(!\CPU|MUX2|Equal2~0_combout ),
	.datac(!\CPU|incrementaPC|Add0~1_sumout ),
	.datad(!\CPU|REGRetorno|DOUT [2]),
	.datae(gnd),
	.dataf(!\ROM1|memROM~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|MUX2|saida_MUX[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|MUX2|saida_MUX[2]~0 .extended_lut = "off";
defparam \CPU|MUX2|saida_MUX[2]~0 .lut_mask = 64'h0C1D0C1D2E3F2E3F;
defparam \CPU|MUX2|saida_MUX[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y9_N40
dffeas \CPU|PC|DOUT[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|MUX2|saida_MUX[2]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[2] .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N45
cyclonev_lcell_comb \ROM1|memROM~2 (
// Equation(s):
// \ROM1|memROM~2_combout  = ( \ROM1|memROM~1_combout  & ( (!\CPU|PC|DOUT [2] & \ROM1|memROM~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|PC|DOUT [2]),
	.datad(!\ROM1|memROM~0_combout ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~2 .extended_lut = "off";
defparam \ROM1|memROM~2 .lut_mask = 64'h0000000000F000F0;
defparam \ROM1|memROM~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N51
cyclonev_lcell_comb \CPU|DECODER|Equal9~0 (
// Equation(s):
// \CPU|DECODER|Equal9~0_combout  = ( \CPU|DECODER|Equal4~0_combout  & ( (!\ROM1|memROM~2_combout  & !\ROM1|memROM~9_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROM1|memROM~2_combout ),
	.datad(!\ROM1|memROM~9_combout ),
	.datae(gnd),
	.dataf(!\CPU|DECODER|Equal4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DECODER|Equal9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DECODER|Equal9~0 .extended_lut = "off";
defparam \CPU|DECODER|Equal9~0 .lut_mask = 64'h00000000F000F000;
defparam \CPU|DECODER|Equal9~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y8_N35
dffeas \CPU|REGA|DOUT[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|ULA1|Add0~1_sumout ),
	.asdata(\CPU|MUX1|saida_MUX[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|DECODER|saida[4]~2_combout ),
	.ena(\CPU|DECODER|saida[5]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGA|DOUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGA|DOUT[0] .is_wysiwyg = "true";
defparam \CPU|REGA|DOUT[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y14_N39
cyclonev_lcell_comb \LED_COMBO|DOUT[0]~feeder (
// Equation(s):
// \LED_COMBO|DOUT[0]~feeder_combout  = ( \CPU|REGA|DOUT [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LED_COMBO|DOUT[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LED_COMBO|DOUT[0]~feeder .extended_lut = "off";
defparam \LED_COMBO|DOUT[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \LED_COMBO|DOUT[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N54
cyclonev_lcell_comb \Habilita_LED~0 (
// Equation(s):
// \Habilita_LED~0_combout  = ( !\ROM1|memROM~16_combout  & ( \ROM1|memROM~23_combout  & ( (!\ROM1|memROM~18_combout  & (\ROM1|memROM~1_combout  & ((!\ROM1|memROM~21_combout ) # (\CPU|PC|DOUT[4]~DUPLICATE_q )))) ) ) )

	.dataa(!\CPU|PC|DOUT[4]~DUPLICATE_q ),
	.datab(!\ROM1|memROM~18_combout ),
	.datac(!\ROM1|memROM~1_combout ),
	.datad(!\ROM1|memROM~21_combout ),
	.datae(!\ROM1|memROM~16_combout ),
	.dataf(!\ROM1|memROM~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Habilita_LED~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Habilita_LED~0 .extended_lut = "off";
defparam \Habilita_LED~0 .lut_mask = 64'h000000000C040000;
defparam \Habilita_LED~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y11_N33
cyclonev_lcell_comb \Habilita_LED~1 (
// Equation(s):
// \Habilita_LED~1_combout  = ( \CPU|DECODER|Equal4~0_combout  & ( \CPU|logicaDesvio|Sel_Desvio~0_combout  & ( (!\ROM1|memROM~20_combout  & (!\ROM1|memROM~11_combout  & (\Habilita_LED~0_combout  & !\ROM1|memROM~15_combout ))) ) ) )

	.dataa(!\ROM1|memROM~20_combout ),
	.datab(!\ROM1|memROM~11_combout ),
	.datac(!\Habilita_LED~0_combout ),
	.datad(!\ROM1|memROM~15_combout ),
	.datae(!\CPU|DECODER|Equal4~0_combout ),
	.dataf(!\CPU|logicaDesvio|Sel_Desvio~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Habilita_LED~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Habilita_LED~1 .extended_lut = "off";
defparam \Habilita_LED~1 .lut_mask = 64'h0000000000000800;
defparam \Habilita_LED~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y14_N40
dffeas \LED_COMBO|DOUT[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\LED_COMBO|DOUT[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Habilita_LED~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LED_COMBO|DOUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \LED_COMBO|DOUT[0] .is_wysiwyg = "true";
defparam \LED_COMBO|DOUT[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y15_N41
dffeas \LED_COMBO|DOUT[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Habilita_LED~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LED_COMBO|DOUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \LED_COMBO|DOUT[1] .is_wysiwyg = "true";
defparam \LED_COMBO|DOUT[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y11_N45
cyclonev_lcell_comb \LED_COMBO|DOUT[2]~feeder (
// Equation(s):
// \LED_COMBO|DOUT[2]~feeder_combout  = ( \CPU|REGA|DOUT [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LED_COMBO|DOUT[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LED_COMBO|DOUT[2]~feeder .extended_lut = "off";
defparam \LED_COMBO|DOUT[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \LED_COMBO|DOUT[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y11_N46
dffeas \LED_COMBO|DOUT[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\LED_COMBO|DOUT[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Habilita_LED~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LED_COMBO|DOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \LED_COMBO|DOUT[2] .is_wysiwyg = "true";
defparam \LED_COMBO|DOUT[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y15_N9
cyclonev_lcell_comb \LED_COMBO|DOUT[3]~feeder (
// Equation(s):
// \LED_COMBO|DOUT[3]~feeder_combout  = ( \CPU|REGA|DOUT [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LED_COMBO|DOUT[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LED_COMBO|DOUT[3]~feeder .extended_lut = "off";
defparam \LED_COMBO|DOUT[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \LED_COMBO|DOUT[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y15_N10
dffeas \LED_COMBO|DOUT[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\LED_COMBO|DOUT[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Habilita_LED~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LED_COMBO|DOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \LED_COMBO|DOUT[3] .is_wysiwyg = "true";
defparam \LED_COMBO|DOUT[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y15_N12
cyclonev_lcell_comb \LED_COMBO|DOUT[4]~feeder (
// Equation(s):
// \LED_COMBO|DOUT[4]~feeder_combout  = ( \CPU|REGA|DOUT [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LED_COMBO|DOUT[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LED_COMBO|DOUT[4]~feeder .extended_lut = "off";
defparam \LED_COMBO|DOUT[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \LED_COMBO|DOUT[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y15_N14
dffeas \LED_COMBO|DOUT[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\LED_COMBO|DOUT[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Habilita_LED~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LED_COMBO|DOUT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \LED_COMBO|DOUT[4] .is_wysiwyg = "true";
defparam \LED_COMBO|DOUT[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y11_N15
cyclonev_lcell_comb \LED_COMBO|DOUT[5]~feeder (
// Equation(s):
// \LED_COMBO|DOUT[5]~feeder_combout  = ( \CPU|REGA|DOUT [5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LED_COMBO|DOUT[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LED_COMBO|DOUT[5]~feeder .extended_lut = "off";
defparam \LED_COMBO|DOUT[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \LED_COMBO|DOUT[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y11_N17
dffeas \LED_COMBO|DOUT[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\LED_COMBO|DOUT[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Habilita_LED~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LED_COMBO|DOUT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \LED_COMBO|DOUT[5] .is_wysiwyg = "true";
defparam \LED_COMBO|DOUT[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y15_N30
cyclonev_lcell_comb \LED_COMBO|DOUT[6]~feeder (
// Equation(s):
// \LED_COMBO|DOUT[6]~feeder_combout  = ( \CPU|REGA|DOUT [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LED_COMBO|DOUT[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LED_COMBO|DOUT[6]~feeder .extended_lut = "off";
defparam \LED_COMBO|DOUT[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \LED_COMBO|DOUT[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y15_N31
dffeas \LED_COMBO|DOUT[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\LED_COMBO|DOUT[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Habilita_LED~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LED_COMBO|DOUT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \LED_COMBO|DOUT[6] .is_wysiwyg = "true";
defparam \LED_COMBO|DOUT[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y11_N12
cyclonev_lcell_comb \LED_COMBO|DOUT[7]~feeder (
// Equation(s):
// \LED_COMBO|DOUT[7]~feeder_combout  = ( \CPU|REGA|DOUT [7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LED_COMBO|DOUT[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LED_COMBO|DOUT[7]~feeder .extended_lut = "off";
defparam \LED_COMBO|DOUT[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \LED_COMBO|DOUT[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y11_N13
dffeas \LED_COMBO|DOUT[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\LED_COMBO|DOUT[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Habilita_LED~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LED_COMBO|DOUT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \LED_COMBO|DOUT[7] .is_wysiwyg = "true";
defparam \LED_COMBO|DOUT[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y11_N36
cyclonev_lcell_comb \CPU|DECODER|Equal4~1 (
// Equation(s):
// \CPU|DECODER|Equal4~1_combout  = ( \CPU|logicaDesvio|Sel_Desvio~0_combout  & ( \CPU|DECODER|Equal4~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|DECODER|Equal4~0_combout ),
	.datae(gnd),
	.dataf(!\CPU|logicaDesvio|Sel_Desvio~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DECODER|Equal4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DECODER|Equal4~1 .extended_lut = "off";
defparam \CPU|DECODER|Equal4~1 .lut_mask = 64'h0000000000FF00FF;
defparam \CPU|DECODER|Equal4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N45
cyclonev_lcell_comb \Habilita_LED8~0 (
// Equation(s):
// \Habilita_LED8~0_combout  = ( !\ROM1|memROM~20_combout  & ( (\ROM1|memROM~11_combout  & (\Habilita_LED~0_combout  & (!\ROM1|memROM~15_combout  & \CPU|DECODER|Equal4~1_combout ))) ) )

	.dataa(!\ROM1|memROM~11_combout ),
	.datab(!\Habilita_LED~0_combout ),
	.datac(!\ROM1|memROM~15_combout ),
	.datad(!\CPU|DECODER|Equal4~1_combout ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Habilita_LED8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Habilita_LED8~0 .extended_lut = "off";
defparam \Habilita_LED8~0 .lut_mask = 64'h0010001000000000;
defparam \Habilita_LED8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N42
cyclonev_lcell_comb \LEDR8|DOUT~0 (
// Equation(s):
// \LEDR8|DOUT~0_combout  = ( \Habilita_LED8~0_combout  & ( \CPU|REGA|DOUT [0] ) ) # ( !\Habilita_LED8~0_combout  & ( \LEDR8|DOUT~q  ) )

	.dataa(gnd),
	.datab(!\CPU|REGA|DOUT [0]),
	.datac(gnd),
	.datad(!\LEDR8|DOUT~q ),
	.datae(gnd),
	.dataf(!\Habilita_LED8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LEDR8|DOUT~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LEDR8|DOUT~0 .extended_lut = "off";
defparam \LEDR8|DOUT~0 .lut_mask = 64'h00FF00FF33333333;
defparam \LEDR8|DOUT~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y10_N43
dffeas \LEDR8|DOUT (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\LEDR8|DOUT~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LEDR8|DOUT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \LEDR8|DOUT .is_wysiwyg = "true";
defparam \LEDR8|DOUT .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y11_N39
cyclonev_lcell_comb \Habilita_LED9~0 (
// Equation(s):
// \Habilita_LED9~0_combout  = ( !\ROM1|memROM~20_combout  & ( (\ROM1|memROM~15_combout  & (\Habilita_LED~0_combout  & (\CPU|DECODER|Equal4~1_combout  & !\ROM1|memROM~11_combout ))) ) )

	.dataa(!\ROM1|memROM~15_combout ),
	.datab(!\Habilita_LED~0_combout ),
	.datac(!\CPU|DECODER|Equal4~1_combout ),
	.datad(!\ROM1|memROM~11_combout ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Habilita_LED9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Habilita_LED9~0 .extended_lut = "off";
defparam \Habilita_LED9~0 .lut_mask = 64'h0100010000000000;
defparam \Habilita_LED9~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y14_N39
cyclonev_lcell_comb \LEDR9|DOUT~0 (
// Equation(s):
// \LEDR9|DOUT~0_combout  = ( \LEDR9|DOUT~q  & ( \Habilita_LED9~0_combout  & ( \CPU|REGA|DOUT [0] ) ) ) # ( !\LEDR9|DOUT~q  & ( \Habilita_LED9~0_combout  & ( \CPU|REGA|DOUT [0] ) ) ) # ( \LEDR9|DOUT~q  & ( !\Habilita_LED9~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|REGA|DOUT [0]),
	.datad(gnd),
	.datae(!\LEDR9|DOUT~q ),
	.dataf(!\Habilita_LED9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LEDR9|DOUT~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LEDR9|DOUT~0 .extended_lut = "off";
defparam \LEDR9|DOUT~0 .lut_mask = 64'h0000FFFF0F0F0F0F;
defparam \LEDR9|DOUT~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y14_N40
dffeas \LEDR9|DOUT (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\LEDR9|DOUT~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LEDR9|DOUT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \LEDR9|DOUT .is_wysiwyg = "true";
defparam \LEDR9|DOUT .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N3
cyclonev_lcell_comb \Habilita_HEX0~0 (
// Equation(s):
// \Habilita_HEX0~0_combout  = ( !\ROM1|memROM~15_combout  & ( \CPU|logicaDesvio|Sel_Desvio~0_combout  & ( (\ROM1|memROM~20_combout  & (\CPU|DECODER|Equal4~0_combout  & (\Habilita_LED~0_combout  & !\ROM1|memROM~11_combout ))) ) ) )

	.dataa(!\ROM1|memROM~20_combout ),
	.datab(!\CPU|DECODER|Equal4~0_combout ),
	.datac(!\Habilita_LED~0_combout ),
	.datad(!\ROM1|memROM~11_combout ),
	.datae(!\ROM1|memROM~15_combout ),
	.dataf(!\CPU|logicaDesvio|Sel_Desvio~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Habilita_HEX0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Habilita_HEX0~0 .extended_lut = "off";
defparam \Habilita_HEX0~0 .lut_mask = 64'h0000000001000000;
defparam \Habilita_HEX0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y4_N26
dffeas \REG_HEX0|DOUT[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Habilita_HEX0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_HEX0|DOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_HEX0|DOUT[2] .is_wysiwyg = "true";
defparam \REG_HEX0|DOUT[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y4_N47
dffeas \REG_HEX0|DOUT[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Habilita_HEX0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_HEX0|DOUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_HEX0|DOUT[1] .is_wysiwyg = "true";
defparam \REG_HEX0|DOUT[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y4_N44
dffeas \REG_HEX0|DOUT[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Habilita_HEX0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_HEX0|DOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_HEX0|DOUT[3] .is_wysiwyg = "true";
defparam \REG_HEX0|DOUT[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y4_N1
dffeas \REG_HEX0|DOUT[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Habilita_HEX0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_HEX0|DOUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_HEX0|DOUT[0] .is_wysiwyg = "true";
defparam \REG_HEX0|DOUT[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N3
cyclonev_lcell_comb \CONV_HEX0|rascSaida7seg[0]~0 (
// Equation(s):
// \CONV_HEX0|rascSaida7seg[0]~0_combout  = ( \REG_HEX0|DOUT [0] & ( (!\REG_HEX0|DOUT [2] & (!\REG_HEX0|DOUT [1] $ (\REG_HEX0|DOUT [3]))) # (\REG_HEX0|DOUT [2] & (!\REG_HEX0|DOUT [1] & \REG_HEX0|DOUT [3])) ) ) # ( !\REG_HEX0|DOUT [0] & ( (\REG_HEX0|DOUT [2] 
// & (!\REG_HEX0|DOUT [1] & !\REG_HEX0|DOUT [3])) ) )

	.dataa(!\REG_HEX0|DOUT [2]),
	.datab(!\REG_HEX0|DOUT [1]),
	.datac(!\REG_HEX0|DOUT [3]),
	.datad(gnd),
	.datae(!\REG_HEX0|DOUT [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONV_HEX0|rascSaida7seg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONV_HEX0|rascSaida7seg[0]~0 .extended_lut = "off";
defparam \CONV_HEX0|rascSaida7seg[0]~0 .lut_mask = 64'h4040868640408686;
defparam \CONV_HEX0|rascSaida7seg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N18
cyclonev_lcell_comb \CONV_HEX0|rascSaida7seg[1]~1 (
// Equation(s):
// \CONV_HEX0|rascSaida7seg[1]~1_combout  = ( \REG_HEX0|DOUT [2] & ( (!\REG_HEX0|DOUT [0] & ((\REG_HEX0|DOUT [1]) # (\REG_HEX0|DOUT [3]))) # (\REG_HEX0|DOUT [0] & (!\REG_HEX0|DOUT [3] $ (\REG_HEX0|DOUT [1]))) ) ) # ( !\REG_HEX0|DOUT [2] & ( (\REG_HEX0|DOUT 
// [0] & (\REG_HEX0|DOUT [3] & \REG_HEX0|DOUT [1])) ) )

	.dataa(!\REG_HEX0|DOUT [0]),
	.datab(!\REG_HEX0|DOUT [3]),
	.datac(gnd),
	.datad(!\REG_HEX0|DOUT [1]),
	.datae(gnd),
	.dataf(!\REG_HEX0|DOUT [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONV_HEX0|rascSaida7seg[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONV_HEX0|rascSaida7seg[1]~1 .extended_lut = "off";
defparam \CONV_HEX0|rascSaida7seg[1]~1 .lut_mask = 64'h0011001166BB66BB;
defparam \CONV_HEX0|rascSaida7seg[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N21
cyclonev_lcell_comb \CONV_HEX0|rascSaida7seg[2]~2 (
// Equation(s):
// \CONV_HEX0|rascSaida7seg[2]~2_combout  = ( \REG_HEX0|DOUT [2] & ( (\REG_HEX0|DOUT [3] & ((!\REG_HEX0|DOUT [0]) # (\REG_HEX0|DOUT [1]))) ) ) # ( !\REG_HEX0|DOUT [2] & ( (!\REG_HEX0|DOUT [0] & (!\REG_HEX0|DOUT [3] & \REG_HEX0|DOUT [1])) ) )

	.dataa(!\REG_HEX0|DOUT [0]),
	.datab(!\REG_HEX0|DOUT [3]),
	.datac(!\REG_HEX0|DOUT [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\REG_HEX0|DOUT [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONV_HEX0|rascSaida7seg[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONV_HEX0|rascSaida7seg[2]~2 .extended_lut = "off";
defparam \CONV_HEX0|rascSaida7seg[2]~2 .lut_mask = 64'h0808080823232323;
defparam \CONV_HEX0|rascSaida7seg[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N39
cyclonev_lcell_comb \CONV_HEX0|rascSaida7seg[3]~3 (
// Equation(s):
// \CONV_HEX0|rascSaida7seg[3]~3_combout  = ( \REG_HEX0|DOUT [3] & ( (\REG_HEX0|DOUT [1] & (!\REG_HEX0|DOUT [2] $ (\REG_HEX0|DOUT [0]))) ) ) # ( !\REG_HEX0|DOUT [3] & ( (!\REG_HEX0|DOUT [2] & (!\REG_HEX0|DOUT [1] & \REG_HEX0|DOUT [0])) # (\REG_HEX0|DOUT [2] 
// & (!\REG_HEX0|DOUT [1] $ (\REG_HEX0|DOUT [0]))) ) )

	.dataa(!\REG_HEX0|DOUT [2]),
	.datab(gnd),
	.datac(!\REG_HEX0|DOUT [1]),
	.datad(!\REG_HEX0|DOUT [0]),
	.datae(gnd),
	.dataf(!\REG_HEX0|DOUT [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONV_HEX0|rascSaida7seg[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONV_HEX0|rascSaida7seg[3]~3 .extended_lut = "off";
defparam \CONV_HEX0|rascSaida7seg[3]~3 .lut_mask = 64'h50A550A50A050A05;
defparam \CONV_HEX0|rascSaida7seg[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N42
cyclonev_lcell_comb \CONV_HEX0|rascSaida7seg[4]~4 (
// Equation(s):
// \CONV_HEX0|rascSaida7seg[4]~4_combout  = ( \REG_HEX0|DOUT [1] & ( (\REG_HEX0|DOUT [0] & !\REG_HEX0|DOUT [3]) ) ) # ( !\REG_HEX0|DOUT [1] & ( (!\REG_HEX0|DOUT [2] & (\REG_HEX0|DOUT [0])) # (\REG_HEX0|DOUT [2] & ((!\REG_HEX0|DOUT [3]))) ) )

	.dataa(!\REG_HEX0|DOUT [0]),
	.datab(!\REG_HEX0|DOUT [2]),
	.datac(gnd),
	.datad(!\REG_HEX0|DOUT [3]),
	.datae(gnd),
	.dataf(!\REG_HEX0|DOUT [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONV_HEX0|rascSaida7seg[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONV_HEX0|rascSaida7seg[4]~4 .extended_lut = "off";
defparam \CONV_HEX0|rascSaida7seg[4]~4 .lut_mask = 64'h7744774455005500;
defparam \CONV_HEX0|rascSaida7seg[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N45
cyclonev_lcell_comb \CONV_HEX0|rascSaida7seg[5]~5 (
// Equation(s):
// \CONV_HEX0|rascSaida7seg[5]~5_combout  = ( \REG_HEX0|DOUT [3] & ( (\REG_HEX0|DOUT [0] & (\REG_HEX0|DOUT [2] & !\REG_HEX0|DOUT [1])) ) ) # ( !\REG_HEX0|DOUT [3] & ( (!\REG_HEX0|DOUT [0] & (!\REG_HEX0|DOUT [2] & \REG_HEX0|DOUT [1])) # (\REG_HEX0|DOUT [0] & 
// ((!\REG_HEX0|DOUT [2]) # (\REG_HEX0|DOUT [1]))) ) )

	.dataa(!\REG_HEX0|DOUT [0]),
	.datab(!\REG_HEX0|DOUT [2]),
	.datac(gnd),
	.datad(!\REG_HEX0|DOUT [1]),
	.datae(gnd),
	.dataf(!\REG_HEX0|DOUT [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONV_HEX0|rascSaida7seg[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONV_HEX0|rascSaida7seg[5]~5 .extended_lut = "off";
defparam \CONV_HEX0|rascSaida7seg[5]~5 .lut_mask = 64'h44DD44DD11001100;
defparam \CONV_HEX0|rascSaida7seg[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N24
cyclonev_lcell_comb \CONV_HEX0|rascSaida7seg[6]~6 (
// Equation(s):
// \CONV_HEX0|rascSaida7seg[6]~6_combout  = ( \REG_HEX0|DOUT [3] & ( (!\REG_HEX0|DOUT [1] & (!\REG_HEX0|DOUT [0] & \REG_HEX0|DOUT [2])) ) ) # ( !\REG_HEX0|DOUT [3] & ( (!\REG_HEX0|DOUT [1] & ((!\REG_HEX0|DOUT [2]))) # (\REG_HEX0|DOUT [1] & (\REG_HEX0|DOUT 
// [0] & \REG_HEX0|DOUT [2])) ) )

	.dataa(gnd),
	.datab(!\REG_HEX0|DOUT [1]),
	.datac(!\REG_HEX0|DOUT [0]),
	.datad(!\REG_HEX0|DOUT [2]),
	.datae(gnd),
	.dataf(!\REG_HEX0|DOUT [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONV_HEX0|rascSaida7seg[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONV_HEX0|rascSaida7seg[6]~6 .extended_lut = "off";
defparam \CONV_HEX0|rascSaida7seg[6]~6 .lut_mask = 64'hCC03CC0300C000C0;
defparam \CONV_HEX0|rascSaida7seg[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N57
cyclonev_lcell_comb \Habilita_HEX1~0 (
// Equation(s):
// \Habilita_HEX1~0_combout  = ( \ROM1|memROM~11_combout  & ( \CPU|logicaDesvio|Sel_Desvio~0_combout  & ( (!\ROM1|memROM~15_combout  & (\Habilita_LED~0_combout  & (\CPU|DECODER|Equal4~0_combout  & \ROM1|memROM~20_combout ))) ) ) )

	.dataa(!\ROM1|memROM~15_combout ),
	.datab(!\Habilita_LED~0_combout ),
	.datac(!\CPU|DECODER|Equal4~0_combout ),
	.datad(!\ROM1|memROM~20_combout ),
	.datae(!\ROM1|memROM~11_combout ),
	.dataf(!\CPU|logicaDesvio|Sel_Desvio~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Habilita_HEX1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Habilita_HEX1~0 .extended_lut = "off";
defparam \Habilita_HEX1~0 .lut_mask = 64'h0000000000000002;
defparam \Habilita_HEX1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y4_N59
dffeas \REG_HEX1|DOUT[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Habilita_HEX1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_HEX1|DOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_HEX1|DOUT[3] .is_wysiwyg = "true";
defparam \REG_HEX1|DOUT[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y4_N17
dffeas \REG_HEX1|DOUT[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Habilita_HEX1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_HEX1|DOUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_HEX1|DOUT[1] .is_wysiwyg = "true";
defparam \REG_HEX1|DOUT[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y4_N56
dffeas \REG_HEX1|DOUT[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Habilita_HEX1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_HEX1|DOUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_HEX1|DOUT[0] .is_wysiwyg = "true";
defparam \REG_HEX1|DOUT[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y4_N14
dffeas \REG_HEX1|DOUT[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Habilita_HEX1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_HEX1|DOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_HEX1|DOUT[2] .is_wysiwyg = "true";
defparam \REG_HEX1|DOUT[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N27
cyclonev_lcell_comb \CONV_HEX1|rascSaida7seg[0]~0 (
// Equation(s):
// \CONV_HEX1|rascSaida7seg[0]~0_combout  = ( \REG_HEX1|DOUT [2] & ( (!\REG_HEX1|DOUT [1] & (!\REG_HEX1|DOUT [3] $ (\REG_HEX1|DOUT [0]))) ) ) # ( !\REG_HEX1|DOUT [2] & ( (\REG_HEX1|DOUT [0] & (!\REG_HEX1|DOUT [3] $ (\REG_HEX1|DOUT [1]))) ) )

	.dataa(!\REG_HEX1|DOUT [3]),
	.datab(gnd),
	.datac(!\REG_HEX1|DOUT [1]),
	.datad(!\REG_HEX1|DOUT [0]),
	.datae(gnd),
	.dataf(!\REG_HEX1|DOUT [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONV_HEX1|rascSaida7seg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONV_HEX1|rascSaida7seg[0]~0 .extended_lut = "off";
defparam \CONV_HEX1|rascSaida7seg[0]~0 .lut_mask = 64'h00A500A5A050A050;
defparam \CONV_HEX1|rascSaida7seg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N6
cyclonev_lcell_comb \CONV_HEX1|rascSaida7seg[1]~1 (
// Equation(s):
// \CONV_HEX1|rascSaida7seg[1]~1_combout  = ( \REG_HEX1|DOUT [1] & ( (!\REG_HEX1|DOUT [0] & (\REG_HEX1|DOUT [2])) # (\REG_HEX1|DOUT [0] & ((\REG_HEX1|DOUT [3]))) ) ) # ( !\REG_HEX1|DOUT [1] & ( (\REG_HEX1|DOUT [2] & (!\REG_HEX1|DOUT [0] $ (!\REG_HEX1|DOUT 
// [3]))) ) )

	.dataa(gnd),
	.datab(!\REG_HEX1|DOUT [2]),
	.datac(!\REG_HEX1|DOUT [0]),
	.datad(!\REG_HEX1|DOUT [3]),
	.datae(gnd),
	.dataf(!\REG_HEX1|DOUT [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONV_HEX1|rascSaida7seg[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONV_HEX1|rascSaida7seg[1]~1 .extended_lut = "off";
defparam \CONV_HEX1|rascSaida7seg[1]~1 .lut_mask = 64'h03300330303F303F;
defparam \CONV_HEX1|rascSaida7seg[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N9
cyclonev_lcell_comb \CONV_HEX1|rascSaida7seg[2]~2 (
// Equation(s):
// \CONV_HEX1|rascSaida7seg[2]~2_combout  = ( \REG_HEX1|DOUT [1] & ( (!\REG_HEX1|DOUT [3] & (!\REG_HEX1|DOUT [2] & !\REG_HEX1|DOUT [0])) # (\REG_HEX1|DOUT [3] & (\REG_HEX1|DOUT [2])) ) ) # ( !\REG_HEX1|DOUT [1] & ( (\REG_HEX1|DOUT [3] & (\REG_HEX1|DOUT [2] & 
// !\REG_HEX1|DOUT [0])) ) )

	.dataa(!\REG_HEX1|DOUT [3]),
	.datab(!\REG_HEX1|DOUT [2]),
	.datac(gnd),
	.datad(!\REG_HEX1|DOUT [0]),
	.datae(gnd),
	.dataf(!\REG_HEX1|DOUT [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONV_HEX1|rascSaida7seg[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONV_HEX1|rascSaida7seg[2]~2 .extended_lut = "off";
defparam \CONV_HEX1|rascSaida7seg[2]~2 .lut_mask = 64'h1100110099119911;
defparam \CONV_HEX1|rascSaida7seg[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N54
cyclonev_lcell_comb \CONV_HEX1|rascSaida7seg[3]~3 (
// Equation(s):
// \CONV_HEX1|rascSaida7seg[3]~3_combout  = ( \REG_HEX1|DOUT [2] & ( (!\REG_HEX1|DOUT [1] & (!\REG_HEX1|DOUT [3] & !\REG_HEX1|DOUT [0])) # (\REG_HEX1|DOUT [1] & ((\REG_HEX1|DOUT [0]))) ) ) # ( !\REG_HEX1|DOUT [2] & ( (!\REG_HEX1|DOUT [1] & (!\REG_HEX1|DOUT 
// [3] & \REG_HEX1|DOUT [0])) # (\REG_HEX1|DOUT [1] & (\REG_HEX1|DOUT [3] & !\REG_HEX1|DOUT [0])) ) )

	.dataa(gnd),
	.datab(!\REG_HEX1|DOUT [1]),
	.datac(!\REG_HEX1|DOUT [3]),
	.datad(!\REG_HEX1|DOUT [0]),
	.datae(gnd),
	.dataf(!\REG_HEX1|DOUT [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONV_HEX1|rascSaida7seg[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONV_HEX1|rascSaida7seg[3]~3 .extended_lut = "off";
defparam \CONV_HEX1|rascSaida7seg[3]~3 .lut_mask = 64'h03C003C0C033C033;
defparam \CONV_HEX1|rascSaida7seg[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N57
cyclonev_lcell_comb \CONV_HEX1|rascSaida7seg[4]~4 (
// Equation(s):
// \CONV_HEX1|rascSaida7seg[4]~4_combout  = (!\REG_HEX1|DOUT [1] & ((!\REG_HEX1|DOUT [2] & (\REG_HEX1|DOUT [0])) # (\REG_HEX1|DOUT [2] & ((!\REG_HEX1|DOUT [3]))))) # (\REG_HEX1|DOUT [1] & (\REG_HEX1|DOUT [0] & ((!\REG_HEX1|DOUT [3]))))

	.dataa(!\REG_HEX1|DOUT [0]),
	.datab(!\REG_HEX1|DOUT [1]),
	.datac(!\REG_HEX1|DOUT [2]),
	.datad(!\REG_HEX1|DOUT [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONV_HEX1|rascSaida7seg[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONV_HEX1|rascSaida7seg[4]~4 .extended_lut = "off";
defparam \CONV_HEX1|rascSaida7seg[4]~4 .lut_mask = 64'h5D405D405D405D40;
defparam \CONV_HEX1|rascSaida7seg[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N15
cyclonev_lcell_comb \CONV_HEX1|rascSaida7seg[5]~5 (
// Equation(s):
// \CONV_HEX1|rascSaida7seg[5]~5_combout  = ( \REG_HEX1|DOUT [2] & ( (\REG_HEX1|DOUT [0] & (!\REG_HEX1|DOUT [3] $ (!\REG_HEX1|DOUT [1]))) ) ) # ( !\REG_HEX1|DOUT [2] & ( (!\REG_HEX1|DOUT [3] & ((\REG_HEX1|DOUT [1]) # (\REG_HEX1|DOUT [0]))) ) )

	.dataa(!\REG_HEX1|DOUT [0]),
	.datab(!\REG_HEX1|DOUT [3]),
	.datac(gnd),
	.datad(!\REG_HEX1|DOUT [1]),
	.datae(gnd),
	.dataf(!\REG_HEX1|DOUT [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONV_HEX1|rascSaida7seg[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONV_HEX1|rascSaida7seg[5]~5 .extended_lut = "off";
defparam \CONV_HEX1|rascSaida7seg[5]~5 .lut_mask = 64'h44CC44CC11441144;
defparam \CONV_HEX1|rascSaida7seg[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N12
cyclonev_lcell_comb \CONV_HEX1|rascSaida7seg[6]~6 (
// Equation(s):
// \CONV_HEX1|rascSaida7seg[6]~6_combout  = ( \REG_HEX1|DOUT [1] & ( (\REG_HEX1|DOUT [0] & (!\REG_HEX1|DOUT [3] & \REG_HEX1|DOUT [2])) ) ) # ( !\REG_HEX1|DOUT [1] & ( (!\REG_HEX1|DOUT [3] & ((!\REG_HEX1|DOUT [2]))) # (\REG_HEX1|DOUT [3] & (!\REG_HEX1|DOUT 
// [0] & \REG_HEX1|DOUT [2])) ) )

	.dataa(!\REG_HEX1|DOUT [0]),
	.datab(!\REG_HEX1|DOUT [3]),
	.datac(gnd),
	.datad(!\REG_HEX1|DOUT [2]),
	.datae(gnd),
	.dataf(!\REG_HEX1|DOUT [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONV_HEX1|rascSaida7seg[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONV_HEX1|rascSaida7seg[6]~6 .extended_lut = "off";
defparam \CONV_HEX1|rascSaida7seg[6]~6 .lut_mask = 64'hCC22CC2200440044;
defparam \CONV_HEX1|rascSaida7seg[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N24
cyclonev_lcell_comb \Habilita_HEX2~0 (
// Equation(s):
// \Habilita_HEX2~0_combout  = ( \ROM1|memROM~15_combout  & ( \CPU|logicaDesvio|Sel_Desvio~0_combout  & ( (!\ROM1|memROM~11_combout  & (\CPU|DECODER|Equal4~0_combout  & (\ROM1|memROM~20_combout  & \Habilita_LED~0_combout ))) ) ) )

	.dataa(!\ROM1|memROM~11_combout ),
	.datab(!\CPU|DECODER|Equal4~0_combout ),
	.datac(!\ROM1|memROM~20_combout ),
	.datad(!\Habilita_LED~0_combout ),
	.datae(!\ROM1|memROM~15_combout ),
	.dataf(!\CPU|logicaDesvio|Sel_Desvio~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Habilita_HEX2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Habilita_HEX2~0 .extended_lut = "off";
defparam \Habilita_HEX2~0 .lut_mask = 64'h0000000000000002;
defparam \Habilita_HEX2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y4_N32
dffeas \REG_HEX2|DOUT[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Habilita_HEX2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_HEX2|DOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_HEX2|DOUT[2] .is_wysiwyg = "true";
defparam \REG_HEX2|DOUT[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y4_N35
dffeas \REG_HEX2|DOUT[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Habilita_HEX2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_HEX2|DOUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_HEX2|DOUT[1] .is_wysiwyg = "true";
defparam \REG_HEX2|DOUT[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y4_N52
dffeas \REG_HEX2|DOUT[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Habilita_HEX2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_HEX2|DOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_HEX2|DOUT[3] .is_wysiwyg = "true";
defparam \REG_HEX2|DOUT[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N48
cyclonev_lcell_comb \REG_HEX2|DOUT[0]~feeder (
// Equation(s):
// \REG_HEX2|DOUT[0]~feeder_combout  = ( \CPU|REGA|DOUT [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG_HEX2|DOUT[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG_HEX2|DOUT[0]~feeder .extended_lut = "off";
defparam \REG_HEX2|DOUT[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG_HEX2|DOUT[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y4_N50
dffeas \REG_HEX2|DOUT[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\REG_HEX2|DOUT[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Habilita_HEX2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_HEX2|DOUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_HEX2|DOUT[0] .is_wysiwyg = "true";
defparam \REG_HEX2|DOUT[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N36
cyclonev_lcell_comb \CONV_HEX2|rascSaida7seg[0]~0 (
// Equation(s):
// \CONV_HEX2|rascSaida7seg[0]~0_combout  = ( \REG_HEX2|DOUT [0] & ( (!\REG_HEX2|DOUT [2] & (!\REG_HEX2|DOUT [1] $ (\REG_HEX2|DOUT [3]))) # (\REG_HEX2|DOUT [2] & (!\REG_HEX2|DOUT [1] & \REG_HEX2|DOUT [3])) ) ) # ( !\REG_HEX2|DOUT [0] & ( (\REG_HEX2|DOUT [2] 
// & (!\REG_HEX2|DOUT [1] & !\REG_HEX2|DOUT [3])) ) )

	.dataa(gnd),
	.datab(!\REG_HEX2|DOUT [2]),
	.datac(!\REG_HEX2|DOUT [1]),
	.datad(!\REG_HEX2|DOUT [3]),
	.datae(gnd),
	.dataf(!\REG_HEX2|DOUT [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONV_HEX2|rascSaida7seg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONV_HEX2|rascSaida7seg[0]~0 .extended_lut = "off";
defparam \CONV_HEX2|rascSaida7seg[0]~0 .lut_mask = 64'h30003000C03CC03C;
defparam \CONV_HEX2|rascSaida7seg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y4_N53
dffeas \REG_HEX2|DOUT[3]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Habilita_HEX2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_HEX2|DOUT[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_HEX2|DOUT[3]~DUPLICATE .is_wysiwyg = "true";
defparam \REG_HEX2|DOUT[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y4_N27
cyclonev_lcell_comb \CONV_HEX2|rascSaida7seg[1]~1 (
// Equation(s):
// \CONV_HEX2|rascSaida7seg[1]~1_combout  = ( \REG_HEX2|DOUT[3]~DUPLICATE_q  & ( (!\REG_HEX2|DOUT [0] & (\REG_HEX2|DOUT [2])) # (\REG_HEX2|DOUT [0] & ((\REG_HEX2|DOUT [1]))) ) ) # ( !\REG_HEX2|DOUT[3]~DUPLICATE_q  & ( (\REG_HEX2|DOUT [2] & (!\REG_HEX2|DOUT 
// [0] $ (!\REG_HEX2|DOUT [1]))) ) )

	.dataa(!\REG_HEX2|DOUT [2]),
	.datab(gnd),
	.datac(!\REG_HEX2|DOUT [0]),
	.datad(!\REG_HEX2|DOUT [1]),
	.datae(gnd),
	.dataf(!\REG_HEX2|DOUT[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONV_HEX2|rascSaida7seg[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONV_HEX2|rascSaida7seg[1]~1 .extended_lut = "off";
defparam \CONV_HEX2|rascSaida7seg[1]~1 .lut_mask = 64'h05500550505F505F;
defparam \CONV_HEX2|rascSaida7seg[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y4_N9
cyclonev_lcell_comb \CONV_HEX2|rascSaida7seg[2]~2 (
// Equation(s):
// \CONV_HEX2|rascSaida7seg[2]~2_combout  = ( \REG_HEX2|DOUT[3]~DUPLICATE_q  & ( (\REG_HEX2|DOUT [2] & ((!\REG_HEX2|DOUT [0]) # (\REG_HEX2|DOUT [1]))) ) ) # ( !\REG_HEX2|DOUT[3]~DUPLICATE_q  & ( (!\REG_HEX2|DOUT [2] & (!\REG_HEX2|DOUT [0] & \REG_HEX2|DOUT 
// [1])) ) )

	.dataa(!\REG_HEX2|DOUT [2]),
	.datab(gnd),
	.datac(!\REG_HEX2|DOUT [0]),
	.datad(!\REG_HEX2|DOUT [1]),
	.datae(gnd),
	.dataf(!\REG_HEX2|DOUT[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONV_HEX2|rascSaida7seg[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONV_HEX2|rascSaida7seg[2]~2 .extended_lut = "off";
defparam \CONV_HEX2|rascSaida7seg[2]~2 .lut_mask = 64'h00A000A050555055;
defparam \CONV_HEX2|rascSaida7seg[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y4_N36
cyclonev_lcell_comb \CONV_HEX2|rascSaida7seg[3]~3 (
// Equation(s):
// \CONV_HEX2|rascSaida7seg[3]~3_combout  = ( \REG_HEX2|DOUT [2] & ( (!\REG_HEX2|DOUT [1] & (!\REG_HEX2|DOUT [0] & !\REG_HEX2|DOUT[3]~DUPLICATE_q )) # (\REG_HEX2|DOUT [1] & (\REG_HEX2|DOUT [0])) ) ) # ( !\REG_HEX2|DOUT [2] & ( (!\REG_HEX2|DOUT [1] & 
// (\REG_HEX2|DOUT [0] & !\REG_HEX2|DOUT[3]~DUPLICATE_q )) # (\REG_HEX2|DOUT [1] & (!\REG_HEX2|DOUT [0] & \REG_HEX2|DOUT[3]~DUPLICATE_q )) ) )

	.dataa(!\REG_HEX2|DOUT [1]),
	.datab(!\REG_HEX2|DOUT [0]),
	.datac(!\REG_HEX2|DOUT[3]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\REG_HEX2|DOUT [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONV_HEX2|rascSaida7seg[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONV_HEX2|rascSaida7seg[3]~3 .extended_lut = "off";
defparam \CONV_HEX2|rascSaida7seg[3]~3 .lut_mask = 64'h2424242491919191;
defparam \CONV_HEX2|rascSaida7seg[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y4_N57
cyclonev_lcell_comb \CONV_HEX2|rascSaida7seg[4]~4 (
// Equation(s):
// \CONV_HEX2|rascSaida7seg[4]~4_combout  = ( \REG_HEX2|DOUT[3]~DUPLICATE_q  & ( (!\REG_HEX2|DOUT [2] & (\REG_HEX2|DOUT [0] & !\REG_HEX2|DOUT [1])) ) ) # ( !\REG_HEX2|DOUT[3]~DUPLICATE_q  & ( ((\REG_HEX2|DOUT [2] & !\REG_HEX2|DOUT [1])) # (\REG_HEX2|DOUT 
// [0]) ) )

	.dataa(!\REG_HEX2|DOUT [2]),
	.datab(gnd),
	.datac(!\REG_HEX2|DOUT [0]),
	.datad(!\REG_HEX2|DOUT [1]),
	.datae(gnd),
	.dataf(!\REG_HEX2|DOUT[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONV_HEX2|rascSaida7seg[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONV_HEX2|rascSaida7seg[4]~4 .extended_lut = "off";
defparam \CONV_HEX2|rascSaida7seg[4]~4 .lut_mask = 64'h5F0F5F0F0A000A00;
defparam \CONV_HEX2|rascSaida7seg[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N33
cyclonev_lcell_comb \CONV_HEX2|rascSaida7seg[5]~5 (
// Equation(s):
// \CONV_HEX2|rascSaida7seg[5]~5_combout  = ( \REG_HEX2|DOUT [2] & ( (\REG_HEX2|DOUT [0] & (!\REG_HEX2|DOUT [3] $ (!\REG_HEX2|DOUT [1]))) ) ) # ( !\REG_HEX2|DOUT [2] & ( (!\REG_HEX2|DOUT [3] & ((\REG_HEX2|DOUT [1]) # (\REG_HEX2|DOUT [0]))) ) )

	.dataa(!\REG_HEX2|DOUT [0]),
	.datab(!\REG_HEX2|DOUT [3]),
	.datac(gnd),
	.datad(!\REG_HEX2|DOUT [1]),
	.datae(gnd),
	.dataf(!\REG_HEX2|DOUT [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONV_HEX2|rascSaida7seg[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONV_HEX2|rascSaida7seg[5]~5 .extended_lut = "off";
defparam \CONV_HEX2|rascSaida7seg[5]~5 .lut_mask = 64'h44CC44CC11441144;
defparam \CONV_HEX2|rascSaida7seg[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N30
cyclonev_lcell_comb \CONV_HEX2|rascSaida7seg[6]~6 (
// Equation(s):
// \CONV_HEX2|rascSaida7seg[6]~6_combout  = (!\REG_HEX2|DOUT [0] & (!\REG_HEX2|DOUT [1] & (!\REG_HEX2|DOUT [3] $ (\REG_HEX2|DOUT [2])))) # (\REG_HEX2|DOUT [0] & (!\REG_HEX2|DOUT [3] & (!\REG_HEX2|DOUT [1] $ (\REG_HEX2|DOUT [2]))))

	.dataa(!\REG_HEX2|DOUT [0]),
	.datab(!\REG_HEX2|DOUT [3]),
	.datac(!\REG_HEX2|DOUT [1]),
	.datad(!\REG_HEX2|DOUT [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONV_HEX2|rascSaida7seg[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONV_HEX2|rascSaida7seg[6]~6 .extended_lut = "off";
defparam \CONV_HEX2|rascSaida7seg[6]~6 .lut_mask = 64'hC024C024C024C024;
defparam \CONV_HEX2|rascSaida7seg[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N27
cyclonev_lcell_comb \Habilita_HEX3~0 (
// Equation(s):
// \Habilita_HEX3~0_combout  = ( \CPU|DECODER|Equal4~0_combout  & ( \CPU|logicaDesvio|Sel_Desvio~0_combout  & ( (\ROM1|memROM~11_combout  & (\ROM1|memROM~15_combout  & (\Habilita_LED~0_combout  & \ROM1|memROM~20_combout ))) ) ) )

	.dataa(!\ROM1|memROM~11_combout ),
	.datab(!\ROM1|memROM~15_combout ),
	.datac(!\Habilita_LED~0_combout ),
	.datad(!\ROM1|memROM~20_combout ),
	.datae(!\CPU|DECODER|Equal4~0_combout ),
	.dataf(!\CPU|logicaDesvio|Sel_Desvio~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Habilita_HEX3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Habilita_HEX3~0 .extended_lut = "off";
defparam \Habilita_HEX3~0 .lut_mask = 64'h0000000000000001;
defparam \Habilita_HEX3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N14
dffeas \REG_HEX3|DOUT[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Habilita_HEX3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_HEX3|DOUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_HEX3|DOUT[1] .is_wysiwyg = "true";
defparam \REG_HEX3|DOUT[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y4_N31
dffeas \REG_HEX3|DOUT[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Habilita_HEX3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_HEX3|DOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_HEX3|DOUT[3] .is_wysiwyg = "true";
defparam \REG_HEX3|DOUT[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y4_N2
dffeas \REG_HEX3|DOUT[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Habilita_HEX3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_HEX3|DOUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_HEX3|DOUT[0] .is_wysiwyg = "true";
defparam \REG_HEX3|DOUT[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N15
cyclonev_lcell_comb \REG_HEX3|DOUT[2]~feeder (
// Equation(s):
// \REG_HEX3|DOUT[2]~feeder_combout  = ( \CPU|REGA|DOUT [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG_HEX3|DOUT[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG_HEX3|DOUT[2]~feeder .extended_lut = "off";
defparam \REG_HEX3|DOUT[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG_HEX3|DOUT[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N17
dffeas \REG_HEX3|DOUT[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\REG_HEX3|DOUT[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Habilita_HEX3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_HEX3|DOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_HEX3|DOUT[2] .is_wysiwyg = "true";
defparam \REG_HEX3|DOUT[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N54
cyclonev_lcell_comb \CONV_HEX3|rascSaida7seg[0]~0 (
// Equation(s):
// \CONV_HEX3|rascSaida7seg[0]~0_combout  = ( \REG_HEX3|DOUT [2] & ( (!\REG_HEX3|DOUT [1] & (!\REG_HEX3|DOUT [3] $ (\REG_HEX3|DOUT [0]))) ) ) # ( !\REG_HEX3|DOUT [2] & ( (\REG_HEX3|DOUT [0] & (!\REG_HEX3|DOUT [1] $ (\REG_HEX3|DOUT [3]))) ) )

	.dataa(gnd),
	.datab(!\REG_HEX3|DOUT [1]),
	.datac(!\REG_HEX3|DOUT [3]),
	.datad(!\REG_HEX3|DOUT [0]),
	.datae(gnd),
	.dataf(!\REG_HEX3|DOUT [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONV_HEX3|rascSaida7seg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONV_HEX3|rascSaida7seg[0]~0 .extended_lut = "off";
defparam \CONV_HEX3|rascSaida7seg[0]~0 .lut_mask = 64'h00C300C3C00CC00C;
defparam \CONV_HEX3|rascSaida7seg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N24
cyclonev_lcell_comb \CONV_HEX3|rascSaida7seg[1]~1 (
// Equation(s):
// \CONV_HEX3|rascSaida7seg[1]~1_combout  = ( \REG_HEX3|DOUT [0] & ( \REG_HEX3|DOUT [1] & ( \REG_HEX3|DOUT [3] ) ) ) # ( !\REG_HEX3|DOUT [0] & ( \REG_HEX3|DOUT [1] & ( \REG_HEX3|DOUT [2] ) ) ) # ( \REG_HEX3|DOUT [0] & ( !\REG_HEX3|DOUT [1] & ( 
// (!\REG_HEX3|DOUT [3] & \REG_HEX3|DOUT [2]) ) ) ) # ( !\REG_HEX3|DOUT [0] & ( !\REG_HEX3|DOUT [1] & ( (\REG_HEX3|DOUT [3] & \REG_HEX3|DOUT [2]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\REG_HEX3|DOUT [3]),
	.datad(!\REG_HEX3|DOUT [2]),
	.datae(!\REG_HEX3|DOUT [0]),
	.dataf(!\REG_HEX3|DOUT [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONV_HEX3|rascSaida7seg[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONV_HEX3|rascSaida7seg[1]~1 .extended_lut = "off";
defparam \CONV_HEX3|rascSaida7seg[1]~1 .lut_mask = 64'h000F00F000FF0F0F;
defparam \CONV_HEX3|rascSaida7seg[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N57
cyclonev_lcell_comb \CONV_HEX3|rascSaida7seg[2]~2 (
// Equation(s):
// \CONV_HEX3|rascSaida7seg[2]~2_combout  = ( \REG_HEX3|DOUT [2] & ( (\REG_HEX3|DOUT [3] & ((!\REG_HEX3|DOUT [0]) # (\REG_HEX3|DOUT [1]))) ) ) # ( !\REG_HEX3|DOUT [2] & ( (!\REG_HEX3|DOUT [3] & (\REG_HEX3|DOUT [1] & !\REG_HEX3|DOUT [0])) ) )

	.dataa(!\REG_HEX3|DOUT [3]),
	.datab(!\REG_HEX3|DOUT [1]),
	.datac(gnd),
	.datad(!\REG_HEX3|DOUT [0]),
	.datae(gnd),
	.dataf(!\REG_HEX3|DOUT [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONV_HEX3|rascSaida7seg[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONV_HEX3|rascSaida7seg[2]~2 .extended_lut = "off";
defparam \CONV_HEX3|rascSaida7seg[2]~2 .lut_mask = 64'h2200220055115511;
defparam \CONV_HEX3|rascSaida7seg[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N21
cyclonev_lcell_comb \CONV_HEX3|rascSaida7seg[3]~3 (
// Equation(s):
// \CONV_HEX3|rascSaida7seg[3]~3_combout  = ( \REG_HEX3|DOUT [2] & ( (!\REG_HEX3|DOUT [1] & (!\REG_HEX3|DOUT [3] & !\REG_HEX3|DOUT [0])) # (\REG_HEX3|DOUT [1] & ((\REG_HEX3|DOUT [0]))) ) ) # ( !\REG_HEX3|DOUT [2] & ( (!\REG_HEX3|DOUT [3] & (!\REG_HEX3|DOUT 
// [1] & \REG_HEX3|DOUT [0])) # (\REG_HEX3|DOUT [3] & (\REG_HEX3|DOUT [1] & !\REG_HEX3|DOUT [0])) ) )

	.dataa(!\REG_HEX3|DOUT [3]),
	.datab(gnd),
	.datac(!\REG_HEX3|DOUT [1]),
	.datad(!\REG_HEX3|DOUT [0]),
	.datae(gnd),
	.dataf(!\REG_HEX3|DOUT [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONV_HEX3|rascSaida7seg[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONV_HEX3|rascSaida7seg[3]~3 .extended_lut = "off";
defparam \CONV_HEX3|rascSaida7seg[3]~3 .lut_mask = 64'h05A005A0A00FA00F;
defparam \CONV_HEX3|rascSaida7seg[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N48
cyclonev_lcell_comb \CONV_HEX3|rascSaida7seg[4]~4 (
// Equation(s):
// \CONV_HEX3|rascSaida7seg[4]~4_combout  = ( \REG_HEX3|DOUT [2] & ( (!\REG_HEX3|DOUT [3] & ((!\REG_HEX3|DOUT [1]) # (\REG_HEX3|DOUT [0]))) ) ) # ( !\REG_HEX3|DOUT [2] & ( (\REG_HEX3|DOUT [0] & ((!\REG_HEX3|DOUT [3]) # (!\REG_HEX3|DOUT [1]))) ) )

	.dataa(!\REG_HEX3|DOUT [3]),
	.datab(!\REG_HEX3|DOUT [1]),
	.datac(!\REG_HEX3|DOUT [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\REG_HEX3|DOUT [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONV_HEX3|rascSaida7seg[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONV_HEX3|rascSaida7seg[4]~4 .extended_lut = "off";
defparam \CONV_HEX3|rascSaida7seg[4]~4 .lut_mask = 64'h0E0E0E0E8A8A8A8A;
defparam \CONV_HEX3|rascSaida7seg[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N51
cyclonev_lcell_comb \CONV_HEX3|rascSaida7seg[5]~5 (
// Equation(s):
// \CONV_HEX3|rascSaida7seg[5]~5_combout  = ( \REG_HEX3|DOUT [2] & ( (\REG_HEX3|DOUT [0] & (!\REG_HEX3|DOUT [3] $ (!\REG_HEX3|DOUT [1]))) ) ) # ( !\REG_HEX3|DOUT [2] & ( (!\REG_HEX3|DOUT [3] & ((\REG_HEX3|DOUT [0]) # (\REG_HEX3|DOUT [1]))) ) )

	.dataa(!\REG_HEX3|DOUT [3]),
	.datab(gnd),
	.datac(!\REG_HEX3|DOUT [1]),
	.datad(!\REG_HEX3|DOUT [0]),
	.datae(gnd),
	.dataf(!\REG_HEX3|DOUT [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONV_HEX3|rascSaida7seg[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONV_HEX3|rascSaida7seg[5]~5 .extended_lut = "off";
defparam \CONV_HEX3|rascSaida7seg[5]~5 .lut_mask = 64'h0AAA0AAA005A005A;
defparam \CONV_HEX3|rascSaida7seg[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N3
cyclonev_lcell_comb \CONV_HEX3|rascSaida7seg[6]~6 (
// Equation(s):
// \CONV_HEX3|rascSaida7seg[6]~6_combout  = ( \REG_HEX3|DOUT [0] & ( (!\REG_HEX3|DOUT [3] & (!\REG_HEX3|DOUT [1] $ (\REG_HEX3|DOUT [2]))) ) ) # ( !\REG_HEX3|DOUT [0] & ( (!\REG_HEX3|DOUT [1] & (!\REG_HEX3|DOUT [3] $ (\REG_HEX3|DOUT [2]))) ) )

	.dataa(!\REG_HEX3|DOUT [3]),
	.datab(!\REG_HEX3|DOUT [1]),
	.datac(!\REG_HEX3|DOUT [2]),
	.datad(gnd),
	.datae(!\REG_HEX3|DOUT [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONV_HEX3|rascSaida7seg[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONV_HEX3|rascSaida7seg[6]~6 .extended_lut = "off";
defparam \CONV_HEX3|rascSaida7seg[6]~6 .lut_mask = 64'h8484828284848282;
defparam \CONV_HEX3|rascSaida7seg[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y10_N54
cyclonev_lcell_comb \DECODER1|Equal3~0 (
// Equation(s):
// \DECODER1|Equal3~0_combout  = ( \ROM1|memROM~1_combout  & ( (\ROM1|memROM~23_combout  & (!\ROM1|memROM~16_combout  & ((!\ROM1|memROM~21_combout ) # (\CPU|PC|DOUT[4]~DUPLICATE_q )))) ) )

	.dataa(!\ROM1|memROM~23_combout ),
	.datab(!\CPU|PC|DOUT[4]~DUPLICATE_q ),
	.datac(!\ROM1|memROM~16_combout ),
	.datad(!\ROM1|memROM~21_combout ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DECODER1|Equal3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DECODER1|Equal3~0 .extended_lut = "off";
defparam \DECODER1|Equal3~0 .lut_mask = 64'h0000000050105010;
defparam \DECODER1|Equal3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y11_N3
cyclonev_lcell_comb \Habilita_HEX4~0 (
// Equation(s):
// \Habilita_HEX4~0_combout  = ( \DECODER1|Equal3~0_combout  & ( \CPU|logicaDesvio|Sel_Desvio~0_combout  & ( (!\ROM1|memROM~15_combout  & (\CPU|DECODER|Equal4~0_combout  & (\limpaKEY0~0_combout  & !\ROM1|memROM~11_combout ))) ) ) )

	.dataa(!\ROM1|memROM~15_combout ),
	.datab(!\CPU|DECODER|Equal4~0_combout ),
	.datac(!\limpaKEY0~0_combout ),
	.datad(!\ROM1|memROM~11_combout ),
	.datae(!\DECODER1|Equal3~0_combout ),
	.dataf(!\CPU|logicaDesvio|Sel_Desvio~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Habilita_HEX4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Habilita_HEX4~0 .extended_lut = "off";
defparam \Habilita_HEX4~0 .lut_mask = 64'h0000000000000200;
defparam \Habilita_HEX4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N29
dffeas \REG_HEX4|DOUT[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Habilita_HEX4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_HEX4|DOUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_HEX4|DOUT[0] .is_wysiwyg = "true";
defparam \REG_HEX4|DOUT[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y4_N8
dffeas \REG_HEX4|DOUT[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Habilita_HEX4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_HEX4|DOUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_HEX4|DOUT[1] .is_wysiwyg = "true";
defparam \REG_HEX4|DOUT[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y4_N11
dffeas \REG_HEX4|DOUT[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Habilita_HEX4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_HEX4|DOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_HEX4|DOUT[3] .is_wysiwyg = "true";
defparam \REG_HEX4|DOUT[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y4_N38
dffeas \REG_HEX4|DOUT[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Habilita_HEX4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_HEX4|DOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_HEX4|DOUT[2] .is_wysiwyg = "true";
defparam \REG_HEX4|DOUT[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N39
cyclonev_lcell_comb \CONV_HEX4|rascSaida7seg[0]~0 (
// Equation(s):
// \CONV_HEX4|rascSaida7seg[0]~0_combout  = (!\REG_HEX4|DOUT [3] & (!\REG_HEX4|DOUT [1] & (!\REG_HEX4|DOUT [0] $ (!\REG_HEX4|DOUT [2])))) # (\REG_HEX4|DOUT [3] & (\REG_HEX4|DOUT [0] & (!\REG_HEX4|DOUT [1] $ (!\REG_HEX4|DOUT [2]))))

	.dataa(!\REG_HEX4|DOUT [0]),
	.datab(!\REG_HEX4|DOUT [1]),
	.datac(!\REG_HEX4|DOUT [3]),
	.datad(!\REG_HEX4|DOUT [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONV_HEX4|rascSaida7seg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONV_HEX4|rascSaida7seg[0]~0 .extended_lut = "off";
defparam \CONV_HEX4|rascSaida7seg[0]~0 .lut_mask = 64'h4184418441844184;
defparam \CONV_HEX4|rascSaida7seg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N42
cyclonev_lcell_comb \CONV_HEX4|rascSaida7seg[1]~1 (
// Equation(s):
// \CONV_HEX4|rascSaida7seg[1]~1_combout  = ( \REG_HEX4|DOUT [1] & ( (!\REG_HEX4|DOUT [0] & ((\REG_HEX4|DOUT [2]))) # (\REG_HEX4|DOUT [0] & (\REG_HEX4|DOUT [3])) ) ) # ( !\REG_HEX4|DOUT [1] & ( (\REG_HEX4|DOUT [2] & (!\REG_HEX4|DOUT [0] $ (!\REG_HEX4|DOUT 
// [3]))) ) )

	.dataa(!\REG_HEX4|DOUT [0]),
	.datab(!\REG_HEX4|DOUT [3]),
	.datac(!\REG_HEX4|DOUT [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\REG_HEX4|DOUT [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONV_HEX4|rascSaida7seg[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONV_HEX4|rascSaida7seg[1]~1 .extended_lut = "off";
defparam \CONV_HEX4|rascSaida7seg[1]~1 .lut_mask = 64'h060606061B1B1B1B;
defparam \CONV_HEX4|rascSaida7seg[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N45
cyclonev_lcell_comb \CONV_HEX4|rascSaida7seg[2]~2 (
// Equation(s):
// \CONV_HEX4|rascSaida7seg[2]~2_combout  = ( \REG_HEX4|DOUT [1] & ( (!\REG_HEX4|DOUT [3] & (!\REG_HEX4|DOUT [0] & !\REG_HEX4|DOUT [2])) # (\REG_HEX4|DOUT [3] & ((\REG_HEX4|DOUT [2]))) ) ) # ( !\REG_HEX4|DOUT [1] & ( (!\REG_HEX4|DOUT [0] & (\REG_HEX4|DOUT 
// [3] & \REG_HEX4|DOUT [2])) ) )

	.dataa(!\REG_HEX4|DOUT [0]),
	.datab(!\REG_HEX4|DOUT [3]),
	.datac(gnd),
	.datad(!\REG_HEX4|DOUT [2]),
	.datae(gnd),
	.dataf(!\REG_HEX4|DOUT [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONV_HEX4|rascSaida7seg[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONV_HEX4|rascSaida7seg[2]~2 .extended_lut = "off";
defparam \CONV_HEX4|rascSaida7seg[2]~2 .lut_mask = 64'h0022002288338833;
defparam \CONV_HEX4|rascSaida7seg[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N33
cyclonev_lcell_comb \CONV_HEX4|rascSaida7seg[3]~3 (
// Equation(s):
// \CONV_HEX4|rascSaida7seg[3]~3_combout  = ( \REG_HEX4|DOUT [2] & ( \REG_HEX4|DOUT [1] & ( \REG_HEX4|DOUT [0] ) ) ) # ( !\REG_HEX4|DOUT [2] & ( \REG_HEX4|DOUT [1] & ( (!\REG_HEX4|DOUT [0] & \REG_HEX4|DOUT [3]) ) ) ) # ( \REG_HEX4|DOUT [2] & ( 
// !\REG_HEX4|DOUT [1] & ( (!\REG_HEX4|DOUT [0] & !\REG_HEX4|DOUT [3]) ) ) ) # ( !\REG_HEX4|DOUT [2] & ( !\REG_HEX4|DOUT [1] & ( (\REG_HEX4|DOUT [0] & !\REG_HEX4|DOUT [3]) ) ) )

	.dataa(!\REG_HEX4|DOUT [0]),
	.datab(gnd),
	.datac(!\REG_HEX4|DOUT [3]),
	.datad(gnd),
	.datae(!\REG_HEX4|DOUT [2]),
	.dataf(!\REG_HEX4|DOUT [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONV_HEX4|rascSaida7seg[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONV_HEX4|rascSaida7seg[3]~3 .extended_lut = "off";
defparam \CONV_HEX4|rascSaida7seg[3]~3 .lut_mask = 64'h5050A0A00A0A5555;
defparam \CONV_HEX4|rascSaida7seg[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N9
cyclonev_lcell_comb \CONV_HEX4|rascSaida7seg[4]~4 (
// Equation(s):
// \CONV_HEX4|rascSaida7seg[4]~4_combout  = ( !\REG_HEX4|DOUT [3] & ( \REG_HEX4|DOUT [1] & ( \REG_HEX4|DOUT [0] ) ) ) # ( \REG_HEX4|DOUT [3] & ( !\REG_HEX4|DOUT [1] & ( (!\REG_HEX4|DOUT [2] & \REG_HEX4|DOUT [0]) ) ) ) # ( !\REG_HEX4|DOUT [3] & ( 
// !\REG_HEX4|DOUT [1] & ( (\REG_HEX4|DOUT [0]) # (\REG_HEX4|DOUT [2]) ) ) )

	.dataa(!\REG_HEX4|DOUT [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\REG_HEX4|DOUT [0]),
	.datae(!\REG_HEX4|DOUT [3]),
	.dataf(!\REG_HEX4|DOUT [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONV_HEX4|rascSaida7seg[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONV_HEX4|rascSaida7seg[4]~4 .extended_lut = "off";
defparam \CONV_HEX4|rascSaida7seg[4]~4 .lut_mask = 64'h55FF00AA00FF0000;
defparam \CONV_HEX4|rascSaida7seg[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N18
cyclonev_lcell_comb \CONV_HEX4|rascSaida7seg[5]~5 (
// Equation(s):
// \CONV_HEX4|rascSaida7seg[5]~5_combout  = ( \REG_HEX4|DOUT [1] & ( (!\REG_HEX4|DOUT [3] & ((!\REG_HEX4|DOUT [2]) # (\REG_HEX4|DOUT [0]))) ) ) # ( !\REG_HEX4|DOUT [1] & ( (\REG_HEX4|DOUT [0] & (!\REG_HEX4|DOUT [3] $ (\REG_HEX4|DOUT [2]))) ) )

	.dataa(gnd),
	.datab(!\REG_HEX4|DOUT [3]),
	.datac(!\REG_HEX4|DOUT [2]),
	.datad(!\REG_HEX4|DOUT [0]),
	.datae(gnd),
	.dataf(!\REG_HEX4|DOUT [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONV_HEX4|rascSaida7seg[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONV_HEX4|rascSaida7seg[5]~5 .extended_lut = "off";
defparam \CONV_HEX4|rascSaida7seg[5]~5 .lut_mask = 64'h00C300C3C0CCC0CC;
defparam \CONV_HEX4|rascSaida7seg[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N36
cyclonev_lcell_comb \CONV_HEX4|rascSaida7seg[6]~6 (
// Equation(s):
// \CONV_HEX4|rascSaida7seg[6]~6_combout  = ( \REG_HEX4|DOUT [3] & ( (!\REG_HEX4|DOUT [0] & (!\REG_HEX4|DOUT [1] & \REG_HEX4|DOUT [2])) ) ) # ( !\REG_HEX4|DOUT [3] & ( (!\REG_HEX4|DOUT [1] & ((!\REG_HEX4|DOUT [2]))) # (\REG_HEX4|DOUT [1] & (\REG_HEX4|DOUT 
// [0] & \REG_HEX4|DOUT [2])) ) )

	.dataa(!\REG_HEX4|DOUT [0]),
	.datab(!\REG_HEX4|DOUT [1]),
	.datac(gnd),
	.datad(!\REG_HEX4|DOUT [2]),
	.datae(gnd),
	.dataf(!\REG_HEX4|DOUT [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONV_HEX4|rascSaida7seg[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONV_HEX4|rascSaida7seg[6]~6 .extended_lut = "off";
defparam \CONV_HEX4|rascSaida7seg[6]~6 .lut_mask = 64'hCC11CC1100880088;
defparam \CONV_HEX4|rascSaida7seg[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y11_N6
cyclonev_lcell_comb Habilita_HEX5(
// Equation(s):
// \Habilita_HEX5~combout  = ( \DECODER1|Equal3~0_combout  & ( \CPU|logicaDesvio|Sel_Desvio~0_combout  & ( (!\ROM1|memROM~15_combout  & (\limpaKEY0~0_combout  & (\ROM1|memROM~11_combout  & \CPU|DECODER|Equal4~0_combout ))) ) ) )

	.dataa(!\ROM1|memROM~15_combout ),
	.datab(!\limpaKEY0~0_combout ),
	.datac(!\ROM1|memROM~11_combout ),
	.datad(!\CPU|DECODER|Equal4~0_combout ),
	.datae(!\DECODER1|Equal3~0_combout ),
	.dataf(!\CPU|logicaDesvio|Sel_Desvio~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Habilita_HEX5~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam Habilita_HEX5.extended_lut = "off";
defparam Habilita_HEX5.lut_mask = 64'h0000000000000002;
defparam Habilita_HEX5.shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y9_N26
dffeas \REG_HEX5|DOUT[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Habilita_HEX5~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_HEX5|DOUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_HEX5|DOUT[0] .is_wysiwyg = "true";
defparam \REG_HEX5|DOUT[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y9_N44
dffeas \REG_HEX5|DOUT[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Habilita_HEX5~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_HEX5|DOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_HEX5|DOUT[2] .is_wysiwyg = "true";
defparam \REG_HEX5|DOUT[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y9_N59
dffeas \REG_HEX5|DOUT[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Habilita_HEX5~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_HEX5|DOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_HEX5|DOUT[3] .is_wysiwyg = "true";
defparam \REG_HEX5|DOUT[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y9_N8
dffeas \REG_HEX5|DOUT[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Habilita_HEX5~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_HEX5|DOUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_HEX5|DOUT[1] .is_wysiwyg = "true";
defparam \REG_HEX5|DOUT[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y9_N15
cyclonev_lcell_comb \CONV_HEX5|rascSaida7seg[0]~0 (
// Equation(s):
// \CONV_HEX5|rascSaida7seg[0]~0_combout  = ( \REG_HEX5|DOUT [3] & ( \REG_HEX5|DOUT [1] & ( (\REG_HEX5|DOUT [0] & !\REG_HEX5|DOUT [2]) ) ) ) # ( \REG_HEX5|DOUT [3] & ( !\REG_HEX5|DOUT [1] & ( (\REG_HEX5|DOUT [0] & \REG_HEX5|DOUT [2]) ) ) ) # ( 
// !\REG_HEX5|DOUT [3] & ( !\REG_HEX5|DOUT [1] & ( !\REG_HEX5|DOUT [0] $ (!\REG_HEX5|DOUT [2]) ) ) )

	.dataa(!\REG_HEX5|DOUT [0]),
	.datab(gnd),
	.datac(!\REG_HEX5|DOUT [2]),
	.datad(gnd),
	.datae(!\REG_HEX5|DOUT [3]),
	.dataf(!\REG_HEX5|DOUT [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONV_HEX5|rascSaida7seg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONV_HEX5|rascSaida7seg[0]~0 .extended_lut = "off";
defparam \CONV_HEX5|rascSaida7seg[0]~0 .lut_mask = 64'h5A5A050500005050;
defparam \CONV_HEX5|rascSaida7seg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y9_N51
cyclonev_lcell_comb \CONV_HEX5|rascSaida7seg[1]~1 (
// Equation(s):
// \CONV_HEX5|rascSaida7seg[1]~1_combout  = ( \REG_HEX5|DOUT [0] & ( (!\REG_HEX5|DOUT [1] & (\REG_HEX5|DOUT [2] & !\REG_HEX5|DOUT [3])) # (\REG_HEX5|DOUT [1] & ((\REG_HEX5|DOUT [3]))) ) ) # ( !\REG_HEX5|DOUT [0] & ( (\REG_HEX5|DOUT [2] & ((\REG_HEX5|DOUT 
// [3]) # (\REG_HEX5|DOUT [1]))) ) )

	.dataa(gnd),
	.datab(!\REG_HEX5|DOUT [1]),
	.datac(!\REG_HEX5|DOUT [2]),
	.datad(!\REG_HEX5|DOUT [3]),
	.datae(gnd),
	.dataf(!\REG_HEX5|DOUT [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONV_HEX5|rascSaida7seg[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONV_HEX5|rascSaida7seg[1]~1 .extended_lut = "off";
defparam \CONV_HEX5|rascSaida7seg[1]~1 .lut_mask = 64'h030F030F0C330C33;
defparam \CONV_HEX5|rascSaida7seg[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y9_N9
cyclonev_lcell_comb \CONV_HEX5|rascSaida7seg[2]~2 (
// Equation(s):
// \CONV_HEX5|rascSaida7seg[2]~2_combout  = ( \REG_HEX5|DOUT [0] & ( (\REG_HEX5|DOUT [2] & (\REG_HEX5|DOUT [1] & \REG_HEX5|DOUT [3])) ) ) # ( !\REG_HEX5|DOUT [0] & ( (!\REG_HEX5|DOUT [2] & (\REG_HEX5|DOUT [1] & !\REG_HEX5|DOUT [3])) # (\REG_HEX5|DOUT [2] & 
// ((\REG_HEX5|DOUT [3]))) ) )

	.dataa(gnd),
	.datab(!\REG_HEX5|DOUT [2]),
	.datac(!\REG_HEX5|DOUT [1]),
	.datad(!\REG_HEX5|DOUT [3]),
	.datae(gnd),
	.dataf(!\REG_HEX5|DOUT [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONV_HEX5|rascSaida7seg[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONV_HEX5|rascSaida7seg[2]~2 .extended_lut = "off";
defparam \CONV_HEX5|rascSaida7seg[2]~2 .lut_mask = 64'h0C330C3300030003;
defparam \CONV_HEX5|rascSaida7seg[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y9_N45
cyclonev_lcell_comb \CONV_HEX5|rascSaida7seg[3]~3 (
// Equation(s):
// \CONV_HEX5|rascSaida7seg[3]~3_combout  = (!\REG_HEX5|DOUT [1] & (!\REG_HEX5|DOUT [3] & (!\REG_HEX5|DOUT [0] $ (!\REG_HEX5|DOUT [2])))) # (\REG_HEX5|DOUT [1] & ((!\REG_HEX5|DOUT [0] & (!\REG_HEX5|DOUT [2] & \REG_HEX5|DOUT [3])) # (\REG_HEX5|DOUT [0] & 
// (\REG_HEX5|DOUT [2]))))

	.dataa(!\REG_HEX5|DOUT [0]),
	.datab(!\REG_HEX5|DOUT [2]),
	.datac(!\REG_HEX5|DOUT [1]),
	.datad(!\REG_HEX5|DOUT [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONV_HEX5|rascSaida7seg[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONV_HEX5|rascSaida7seg[3]~3 .extended_lut = "off";
defparam \CONV_HEX5|rascSaida7seg[3]~3 .lut_mask = 64'h6109610961096109;
defparam \CONV_HEX5|rascSaida7seg[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y9_N39
cyclonev_lcell_comb \CONV_HEX5|rascSaida7seg[4]~4 (
// Equation(s):
// \CONV_HEX5|rascSaida7seg[4]~4_combout  = ( \REG_HEX5|DOUT [3] & ( (\REG_HEX5|DOUT [0] & (!\REG_HEX5|DOUT [2] & !\REG_HEX5|DOUT [1])) ) ) # ( !\REG_HEX5|DOUT [3] & ( ((\REG_HEX5|DOUT [2] & !\REG_HEX5|DOUT [1])) # (\REG_HEX5|DOUT [0]) ) )

	.dataa(!\REG_HEX5|DOUT [0]),
	.datab(!\REG_HEX5|DOUT [2]),
	.datac(!\REG_HEX5|DOUT [1]),
	.datad(gnd),
	.datae(!\REG_HEX5|DOUT [3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONV_HEX5|rascSaida7seg[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONV_HEX5|rascSaida7seg[4]~4 .extended_lut = "off";
defparam \CONV_HEX5|rascSaida7seg[4]~4 .lut_mask = 64'h7575404075754040;
defparam \CONV_HEX5|rascSaida7seg[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y9_N33
cyclonev_lcell_comb \CONV_HEX5|rascSaida7seg[5]~5 (
// Equation(s):
// \CONV_HEX5|rascSaida7seg[5]~5_combout  = ( \REG_HEX5|DOUT [3] & ( (\REG_HEX5|DOUT [0] & (\REG_HEX5|DOUT [2] & !\REG_HEX5|DOUT [1])) ) ) # ( !\REG_HEX5|DOUT [3] & ( (!\REG_HEX5|DOUT [0] & (!\REG_HEX5|DOUT [2] & \REG_HEX5|DOUT [1])) # (\REG_HEX5|DOUT [0] & 
// ((!\REG_HEX5|DOUT [2]) # (\REG_HEX5|DOUT [1]))) ) )

	.dataa(!\REG_HEX5|DOUT [0]),
	.datab(!\REG_HEX5|DOUT [2]),
	.datac(!\REG_HEX5|DOUT [1]),
	.datad(gnd),
	.datae(!\REG_HEX5|DOUT [3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONV_HEX5|rascSaida7seg[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONV_HEX5|rascSaida7seg[5]~5 .extended_lut = "off";
defparam \CONV_HEX5|rascSaida7seg[5]~5 .lut_mask = 64'h4D4D10104D4D1010;
defparam \CONV_HEX5|rascSaida7seg[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y9_N3
cyclonev_lcell_comb \CONV_HEX5|rascSaida7seg[6]~6 (
// Equation(s):
// \CONV_HEX5|rascSaida7seg[6]~6_combout  = ( !\REG_HEX5|DOUT [3] & ( \REG_HEX5|DOUT [1] & ( (\REG_HEX5|DOUT [0] & \REG_HEX5|DOUT [2]) ) ) ) # ( \REG_HEX5|DOUT [3] & ( !\REG_HEX5|DOUT [1] & ( (!\REG_HEX5|DOUT [0] & \REG_HEX5|DOUT [2]) ) ) ) # ( 
// !\REG_HEX5|DOUT [3] & ( !\REG_HEX5|DOUT [1] & ( !\REG_HEX5|DOUT [2] ) ) )

	.dataa(!\REG_HEX5|DOUT [0]),
	.datab(gnd),
	.datac(!\REG_HEX5|DOUT [2]),
	.datad(gnd),
	.datae(!\REG_HEX5|DOUT [3]),
	.dataf(!\REG_HEX5|DOUT [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONV_HEX5|rascSaida7seg[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONV_HEX5|rascSaida7seg[6]~6 .extended_lut = "off";
defparam \CONV_HEX5|rascSaida7seg[6]~6 .lut_mask = 64'hF0F00A0A05050000;
defparam \CONV_HEX5|rascSaida7seg[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y8_N57
cyclonev_lcell_comb \CPU|ULA1|saida[0]~0 (
// Equation(s):
// \CPU|ULA1|saida[0]~0_combout  = ( \CPU|ULA1|Add0~1_sumout  & ( (!\CPU|DECODER|saida[4]~2_combout ) # (\CPU|MUX1|saida_MUX[0]~0_combout ) ) ) # ( !\CPU|ULA1|Add0~1_sumout  & ( (\CPU|DECODER|saida[4]~2_combout  & \CPU|MUX1|saida_MUX[0]~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|DECODER|saida[4]~2_combout ),
	.datad(!\CPU|MUX1|saida_MUX[0]~0_combout ),
	.datae(gnd),
	.dataf(!\CPU|ULA1|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|ULA1|saida[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA1|saida[0]~0 .extended_lut = "off";
defparam \CPU|ULA1|saida[0]~0 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \CPU|ULA1|saida[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N9
cyclonev_lcell_comb \CPU|ULA1|saida[1]~1 (
// Equation(s):
// \CPU|ULA1|saida[1]~1_combout  = ( \CPU|DECODER|saida[4]~2_combout  & ( \CPU|MUX1|saida_MUX[1]~1_combout  ) ) # ( !\CPU|DECODER|saida[4]~2_combout  & ( \CPU|ULA1|Add0~5_sumout  ) )

	.dataa(!\CPU|ULA1|Add0~5_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|MUX1|saida_MUX[1]~1_combout ),
	.datae(gnd),
	.dataf(!\CPU|DECODER|saida[4]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|ULA1|saida[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA1|saida[1]~1 .extended_lut = "off";
defparam \CPU|ULA1|saida[1]~1 .lut_mask = 64'h5555555500FF00FF;
defparam \CPU|ULA1|saida[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N12
cyclonev_lcell_comb \CPU|ULA1|saida[2]~2 (
// Equation(s):
// \CPU|ULA1|saida[2]~2_combout  = ( \CPU|DECODER|saida[4]~2_combout  & ( \CPU|MUX1|saida_MUX[2]~2_combout  ) ) # ( !\CPU|DECODER|saida[4]~2_combout  & ( \CPU|MUX1|saida_MUX[2]~2_combout  & ( \CPU|ULA1|Add0~9_sumout  ) ) ) # ( 
// !\CPU|DECODER|saida[4]~2_combout  & ( !\CPU|MUX1|saida_MUX[2]~2_combout  & ( \CPU|ULA1|Add0~9_sumout  ) ) )

	.dataa(gnd),
	.datab(!\CPU|ULA1|Add0~9_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\CPU|DECODER|saida[4]~2_combout ),
	.dataf(!\CPU|MUX1|saida_MUX[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|ULA1|saida[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA1|saida[2]~2 .extended_lut = "off";
defparam \CPU|ULA1|saida[2]~2 .lut_mask = 64'h333300003333FFFF;
defparam \CPU|ULA1|saida[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N39
cyclonev_lcell_comb \CPU|ULA1|saida[3]~3 (
// Equation(s):
// \CPU|ULA1|saida[3]~3_combout  = ( \CPU|DECODER|saida[4]~2_combout  & ( \CPU|MUX1|saida_MUX[3]~3_combout  ) ) # ( !\CPU|DECODER|saida[4]~2_combout  & ( \CPU|ULA1|Add0~13_sumout  ) )

	.dataa(gnd),
	.datab(!\CPU|ULA1|Add0~13_sumout ),
	.datac(!\CPU|MUX1|saida_MUX[3]~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|DECODER|saida[4]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|ULA1|saida[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA1|saida[3]~3 .extended_lut = "off";
defparam \CPU|ULA1|saida[3]~3 .lut_mask = 64'h333333330F0F0F0F;
defparam \CPU|ULA1|saida[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N21
cyclonev_lcell_comb \CPU|ULA1|saida[4]~4 (
// Equation(s):
// \CPU|ULA1|saida[4]~4_combout  = ( \CPU|ULA1|Add0~17_sumout  & ( (!\CPU|DECODER|saida[4]~2_combout ) # (\CPU|MUX1|saida_MUX[4]~4_combout ) ) ) # ( !\CPU|ULA1|Add0~17_sumout  & ( (\CPU|DECODER|saida[4]~2_combout  & \CPU|MUX1|saida_MUX[4]~4_combout ) ) )

	.dataa(!\CPU|DECODER|saida[4]~2_combout ),
	.datab(gnd),
	.datac(!\CPU|MUX1|saida_MUX[4]~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|ULA1|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|ULA1|saida[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA1|saida[4]~4 .extended_lut = "off";
defparam \CPU|ULA1|saida[4]~4 .lut_mask = 64'h05050505AFAFAFAF;
defparam \CPU|ULA1|saida[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N3
cyclonev_lcell_comb \CPU|ULA1|saida[5]~5 (
// Equation(s):
// \CPU|ULA1|saida[5]~5_combout  = ( \CPU|DECODER|saida[4]~2_combout  & ( \CPU|MUX1|saida_MUX[5]~5_combout  ) ) # ( !\CPU|DECODER|saida[4]~2_combout  & ( \CPU|ULA1|Add0~21_sumout  ) )

	.dataa(gnd),
	.datab(!\CPU|ULA1|Add0~21_sumout ),
	.datac(gnd),
	.datad(!\CPU|MUX1|saida_MUX[5]~5_combout ),
	.datae(gnd),
	.dataf(!\CPU|DECODER|saida[4]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|ULA1|saida[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA1|saida[5]~5 .extended_lut = "off";
defparam \CPU|ULA1|saida[5]~5 .lut_mask = 64'h3333333300FF00FF;
defparam \CPU|ULA1|saida[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y8_N48
cyclonev_lcell_comb \CPU|DECODER|saida[3]~3 (
// Equation(s):
// \CPU|DECODER|saida[3]~3_combout  = ( \CPU|DECODER|Equal8~0_combout  & ( !\CPU|DECODER|Equal9~0_combout  & ( \CPU|DECODER|Equal10~0_combout  ) ) )

	.dataa(gnd),
	.datab(!\CPU|DECODER|Equal10~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\CPU|DECODER|Equal8~0_combout ),
	.dataf(!\CPU|DECODER|Equal9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DECODER|saida[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DECODER|saida[3]~3 .extended_lut = "off";
defparam \CPU|DECODER|saida[3]~3 .lut_mask = 64'h0000333300000000;
defparam \CPU|DECODER|saida[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N52
cyclonev_io_ibuf \KEY_RST~input (
	.i(KEY_RST),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY_RST~input_o ));
// synopsys translate_off
defparam \KEY_RST~input .bus_hold = "false";
defparam \KEY_RST~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N58
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N1
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N18
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N35
cyclonev_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N52
cyclonev_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N52
cyclonev_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N35
cyclonev_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X14_Y8_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
