

================================================================
== Vitis HLS Report for 'QuantumMonteCarloU50_Pipeline_READ_JCOUP'
================================================================
* Date:           Sat Sep 25 11:04:21 2021

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        SQA-Vitis
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu35p-fsvh2892-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      265|      265|  0.883 us|  0.883 us|  265|  265|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- READ_JCOUP  |      263|      263|        75|          3|          1|    64|       yes|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|    2340|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      92|    -|
|Register             |        -|     -|    26951|      96|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|    26951|    2528|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|        3|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|        1|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+------+------------+------------+
    |            Variable Name           | Operation| DSP| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+------+------------+------------+
    |add_ln317_fu_194_p2                 |         +|   0|  0|    14|           7|           1|
    |add_ln319_1_fu_222_p2               |         +|   0|  0|    64|          64|          64|
    |add_ln319_fu_216_p2                 |         +|   0|  0|    64|          64|          64|
    |ap_block_pp0_stage0_11001           |       and|   0|  0|     2|           1|           1|
    |ap_block_pp0_stage2_11001           |       and|   0|  0|     2|           1|           1|
    |ap_block_state2_io                  |       and|   0|  0|     2|           1|           1|
    |ap_block_state72_pp0_stage2_iter23  |       and|   0|  0|     2|           1|           1|
    |ap_block_state74_pp0_stage1_iter24  |       and|   0|  0|     2|           1|           1|
    |ap_predicate_op183_read_state74     |       and|   0|  0|     2|           1|           1|
    |icmp_ln317_fu_188_p2                |      icmp|   0|  0|    11|           7|           8|
    |lshr_ln319_fu_275_p2                |      lshr|   0|  0|  2171|        3072|        3072|
    |ap_block_pp0_stage1_11001           |        or|   0|  0|     2|           1|           1|
    |ap_enable_pp0                       |       xor|   0|  0|     2|           1|           2|
    +------------------------------------+----------+----+---+------+------------+------------+
    |Total                               |          |   0|  0|  2340|        3222|        3218|
    +------------------------------------+----------+----+---+------+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+------+-----------+
    |                   Name                  | LUT| Input Size| Bits | Total Bits|
    +-----------------------------------------+----+-----------+------+-----------+
    |ap_NS_fsm                                |  20|          4|     1|          4|
    |ap_done_int                              |   9|          2|     1|          2|
    |ap_enable_reg_pp0_iter0                  |   9|          2|     1|          2|
    |ap_enable_reg_pp0_iter1                  |   9|          2|     1|          2|
    |ap_phi_reg_pp0_iter24_empty_240_reg_157  |   9|          2|  1024|       2048|
    |ap_sig_allocacmp_ofst_3                  |   9|          2|     7|         14|
    |gmem1_blk_n_AR                           |   9|          2|     1|          2|
    |gmem1_blk_n_R                            |   9|          2|     1|          2|
    |ofst_fu_86                               |   9|          2|     7|         14|
    +-----------------------------------------+----+-----------+------+-----------+
    |Total                                    |  92|         20|  1044|       2090|
    +-----------------------------------------+----+-----------+------+-----------+

    * Register: 
    +-----------------------------------------+------+----+------+-----------+
    |                   Name                  |  FF  | LUT| Bits | Const Bits|
    +-----------------------------------------+------+----+------+-----------+
    |ap_CS_fsm                                |     3|   0|     3|          0|
    |ap_done_reg                              |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter0_reg              |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter1                  |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter10                 |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter11                 |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter12                 |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter13                 |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter14                 |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter15                 |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter16                 |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter17                 |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter18                 |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter19                 |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter2                  |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter20                 |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter21                 |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter22                 |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter23                 |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter24                 |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter3                  |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter4                  |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter5                  |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter6                  |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter7                  |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter8                  |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter9                  |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg        |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg        |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg        |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg        |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg        |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg        |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg        |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg        |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg        |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg        |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg         |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter20_reg        |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter21_reg        |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter22_reg        |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter23_reg        |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg         |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg         |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg         |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg         |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg         |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg         |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg         |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg         |     1|   0|     1|          0|
    |ap_phi_reg_pp0_iter10_empty_240_reg_157  |  1024|   0|  1024|          0|
    |ap_phi_reg_pp0_iter11_empty_240_reg_157  |  1024|   0|  1024|          0|
    |ap_phi_reg_pp0_iter12_empty_240_reg_157  |  1024|   0|  1024|          0|
    |ap_phi_reg_pp0_iter13_empty_240_reg_157  |  1024|   0|  1024|          0|
    |ap_phi_reg_pp0_iter14_empty_240_reg_157  |  1024|   0|  1024|          0|
    |ap_phi_reg_pp0_iter15_empty_240_reg_157  |  1024|   0|  1024|          0|
    |ap_phi_reg_pp0_iter16_empty_240_reg_157  |  1024|   0|  1024|          0|
    |ap_phi_reg_pp0_iter17_empty_240_reg_157  |  1024|   0|  1024|          0|
    |ap_phi_reg_pp0_iter18_empty_240_reg_157  |  1024|   0|  1024|          0|
    |ap_phi_reg_pp0_iter19_empty_240_reg_157  |  1024|   0|  1024|          0|
    |ap_phi_reg_pp0_iter1_empty_240_reg_157   |  1024|   0|  1024|          0|
    |ap_phi_reg_pp0_iter20_empty_240_reg_157  |  1024|   0|  1024|          0|
    |ap_phi_reg_pp0_iter21_empty_240_reg_157  |  1024|   0|  1024|          0|
    |ap_phi_reg_pp0_iter22_empty_240_reg_157  |  1024|   0|  1024|          0|
    |ap_phi_reg_pp0_iter23_empty_240_reg_157  |  1024|   0|  1024|          0|
    |ap_phi_reg_pp0_iter24_empty_240_reg_157  |  1024|   0|  1024|          0|
    |ap_phi_reg_pp0_iter2_empty_240_reg_157   |  1024|   0|  1024|          0|
    |ap_phi_reg_pp0_iter3_empty_240_reg_157   |  1024|   0|  1024|          0|
    |ap_phi_reg_pp0_iter4_empty_240_reg_157   |  1024|   0|  1024|          0|
    |ap_phi_reg_pp0_iter5_empty_240_reg_157   |  1024|   0|  1024|          0|
    |ap_phi_reg_pp0_iter6_empty_240_reg_157   |  1024|   0|  1024|          0|
    |ap_phi_reg_pp0_iter7_empty_240_reg_157   |  1024|   0|  1024|          0|
    |ap_phi_reg_pp0_iter8_empty_240_reg_157   |  1024|   0|  1024|          0|
    |ap_phi_reg_pp0_iter9_empty_240_reg_157   |  1024|   0|  1024|          0|
    |gmem1_addr_read_1_reg_341                |  1024|   0|  1024|          0|
    |gmem1_addr_read_reg_336                  |  1024|   0|  1024|          0|
    |icmp_ln317_reg_312                       |     1|   0|     1|          0|
    |lshr_ln319_s_reg_325                     |     5|   0|     5|          0|
    |ofst_fu_86                               |     7|   0|     7|          0|
    |select_ln319_cast_reg_302                |     2|   0|    32|         30|
    |trunc_ln319_1_reg_321                    |     1|   0|     1|          0|
    |trunc_ln319_s_reg_316                    |    57|   0|    57|          0|
    |zext_ln270_cast_reg_307                  |    10|   0|  3072|       3062|
    |icmp_ln317_reg_312                       |    64|  32|     1|          0|
    |lshr_ln319_s_reg_325                     |    64|  32|     5|          0|
    |trunc_ln319_1_reg_321                    |    64|  32|     1|          0|
    +-----------------------------------------+------+----+------+-----------+
    |Total                                    | 26951|  96| 29858|       3092|
    +-----------------------------------------+------+----+------+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+------+------------+------------------------------------------+--------------+
|         RTL Ports        | Dir | Bits |  Protocol  |               Source Object              |    C Type    |
+--------------------------+-----+------+------------+------------------------------------------+--------------+
|ap_clk                    |   in|     1|  ap_ctrl_hs|  QuantumMonteCarloU50_Pipeline_READ_JCOUP|  return value|
|ap_rst                    |   in|     1|  ap_ctrl_hs|  QuantumMonteCarloU50_Pipeline_READ_JCOUP|  return value|
|ap_start                  |   in|     1|  ap_ctrl_hs|  QuantumMonteCarloU50_Pipeline_READ_JCOUP|  return value|
|ap_done                   |  out|     1|  ap_ctrl_hs|  QuantumMonteCarloU50_Pipeline_READ_JCOUP|  return value|
|ap_idle                   |  out|     1|  ap_ctrl_hs|  QuantumMonteCarloU50_Pipeline_READ_JCOUP|  return value|
|ap_ready                  |  out|     1|  ap_ctrl_hs|  QuantumMonteCarloU50_Pipeline_READ_JCOUP|  return value|
|m_axi_gmem1_AWVALID       |  out|     1|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_AWREADY       |   in|     1|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_AWADDR        |  out|    64|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_AWID          |  out|     1|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_AWLEN         |  out|    32|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_AWSIZE        |  out|     3|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_AWBURST       |  out|     2|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_AWLOCK        |  out|     2|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_AWCACHE       |  out|     4|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_AWPROT        |  out|     3|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_AWQOS         |  out|     4|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_AWREGION      |  out|     4|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_AWUSER        |  out|     1|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_WVALID        |  out|     1|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_WREADY        |   in|     1|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_WDATA         |  out|  1024|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_WSTRB         |  out|   128|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_WLAST         |  out|     1|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_WID           |  out|     1|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_WUSER         |  out|     1|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_ARVALID       |  out|     1|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_ARREADY       |   in|     1|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_ARADDR        |  out|    64|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_ARID          |  out|     1|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_ARLEN         |  out|    32|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_ARSIZE        |  out|     3|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_ARBURST       |  out|     2|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_ARLOCK        |  out|     2|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_ARCACHE       |  out|     4|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_ARPROT        |  out|     3|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_ARQOS         |  out|     4|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_ARREGION      |  out|     4|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_ARUSER        |  out|     1|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_RVALID        |   in|     1|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_RREADY        |  out|     1|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_RDATA         |   in|  1024|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_RLAST         |   in|     1|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_RID           |   in|     1|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_RUSER         |   in|     1|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_RRESP         |   in|     2|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_BVALID        |   in|     1|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_BREADY        |  out|     1|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_BRESP         |   in|     2|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_BID           |   in|     1|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_BUSER         |   in|     1|       m_axi|                                     gmem1|       pointer|
|zext_ln270                |   in|    10|     ap_none|                                zext_ln270|        scalar|
|jcoup_local_0_0_address0  |  out|     5|   ap_memory|                           jcoup_local_0_0|         array|
|jcoup_local_0_0_ce0       |  out|     1|   ap_memory|                           jcoup_local_0_0|         array|
|jcoup_local_0_0_we0       |  out|     1|   ap_memory|                           jcoup_local_0_0|         array|
|jcoup_local_0_0_d0        |  out|  2048|   ap_memory|                           jcoup_local_0_0|         array|
|jcoup_local_0_1_address0  |  out|     5|   ap_memory|                           jcoup_local_0_1|         array|
|jcoup_local_0_1_ce0       |  out|     1|   ap_memory|                           jcoup_local_0_1|         array|
|jcoup_local_0_1_we0       |  out|     1|   ap_memory|                           jcoup_local_0_1|         array|
|jcoup_local_0_1_d0        |  out|  2048|   ap_memory|                           jcoup_local_0_1|         array|
|jcoup                     |   in|    64|     ap_none|                                     jcoup|        scalar|
|zext_ln317                |   in|    26|     ap_none|                                zext_ln317|        scalar|
|select_ln319              |   in|     2|     ap_none|                              select_ln319|        scalar|
|icmp_ln319                |   in|     1|     ap_none|                                icmp_ln319|        scalar|
+--------------------------+-----+------+------------+------------------------------------------+--------------+

