<map id="C:/work/s025_sw/emlib/src/em_msc.c" name="C:/work/s025_sw/emlib/src/em_msc.c">
<area shape="rect" id="node3" href="$em__msc_8h.html" title="Flash controller module (MSC) peripheral API. " alt="" coords="1371,96,1452,123"/>
<area shape="rect" id="node93" href="$em__system_8h.html" title="System API. " alt="" coords="1501,96,1600,123"/>
<area shape="rect" id="node97" href="$em__int_8h.html" title="Interrupt enable/disable unit API. " alt="" coords="1625,171,1697,197"/>
<area shape="rect" id="node100" href="$em__assert_8h.html" title="Emlib peripheral API &quot;assert&quot; implementation. " alt="" coords="1675,96,1768,123"/>
<area shape="rect" id="node5" href="$em__device_8h.html" title="CMSIS Cortex&#45;M Peripheral Access Layer for Silicon Laboratories microcontroller devices. " alt="" coords="1541,245,1635,272"/>
<area shape="rect" id="node90" href="$em__bus_8h.html" title="RAM and peripheral bit&#45;field set and clear API. " alt="" coords="1373,171,1451,197"/>
<area shape="rect" id="node7" href="$efr32zg1p133f256gm48_8h.html" title="CMSIS Cortex&#45;M Peripheral Access Layer Header File for EFR32ZG1P133F256GM48. " alt="" coords="2784,320,2952,347"/>
<area shape="rect" id="node11" href="$system__efr32zg1p_8h.html" title="CMSIS Cortex&#45;M3/M4 System Layer for EFR32 devices. " alt="" coords="43,395,180,421"/>
<area shape="rect" id="node15" href="$efr32zg1p__msc_8h.html" title="EFR32ZG1P_MSC register and bit field definitions. " alt="" coords="205,395,325,421"/>
<area shape="rect" id="node17" href="$efr32zg1p__emu_8h.html" title="EFR32ZG1P_EMU register and bit field definitions. " alt="" coords="349,395,472,421"/>
<area shape="rect" id="node19" href="$efr32zg1p__rmu_8h.html" title="EFR32ZG1P_RMU register and bit field definitions. " alt="" coords="496,395,616,421"/>
<area shape="rect" id="node21" href="$efr32zg1p__cmu_8h.html" title="EFR32ZG1P_CMU register and bit field definitions. " alt="" coords="641,395,761,421"/>
<area shape="rect" id="node23" href="$efr32zg1p__crypto_8h.html" title="EFR32ZG1P_CRYPTO register and bit field definitions. " alt="" coords="786,395,917,421"/>
<area shape="rect" id="node25" href="$efr32zg1p__gpio__p_8h.html" title="EFR32ZG1P_GPIO_P register and bit field definitions. " alt="" coords="942,395,1076,421"/>
<area shape="rect" id="node27" href="$efr32zg1p__gpio_8h.html" title="EFR32ZG1P_GPIO register and bit field definitions. " alt="" coords="1101,395,1221,421"/>
<area shape="rect" id="node29" href="$efr32zg1p__prs__ch_8h.html" title="EFR32ZG1P_PRS_CH register and bit field definitions. " alt="" coords="1246,395,1380,421"/>
<area shape="rect" id="node31" href="$efr32zg1p__prs_8h.html" title="EFR32ZG1P_PRS register and bit field definitions. " alt="" coords="1405,395,1520,421"/>
<area shape="rect" id="node33" href="$efr32zg1p__ldma__ch_8h.html" title="EFR32ZG1P_LDMA_CH register and bit field definitions. " alt="" coords="1545,395,1689,421"/>
<area shape="rect" id="node35" href="$efr32zg1p__ldma_8h.html" title="EFR32ZG1P_LDMA register and bit field definitions. " alt="" coords="1715,395,1840,421"/>
<area shape="rect" id="node37" href="$efr32zg1p__fpueh_8h.html" title="EFR32ZG1P_FPUEH register and bit field definitions. " alt="" coords="1865,395,1993,421"/>
<area shape="rect" id="node39" href="$efr32zg1p__gpcrc_8h.html" title="EFR32ZG1P_GPCRC register and bit field definitions. " alt="" coords="2019,395,2147,421"/>
<area shape="rect" id="node41" href="$efr32zg1p__timer__cc_8h.html" title="EFR32ZG1P_TIMER_CC register and bit field definitions. " alt="" coords="2171,395,2317,421"/>
<area shape="rect" id="node43" href="$efr32zg1p__timer_8h.html" title="EFR32ZG1P_TIMER register and bit field definitions. " alt="" coords="2342,395,2468,421"/>
<area shape="rect" id="node45" href="$efr32zg1p__usart_8h.html" title="EFR32ZG1P_USART register and bit field definitions. " alt="" coords="2493,395,2619,421"/>
<area shape="rect" id="node47" href="$efr32zg1p__leuart_8h.html" title="EFR32ZG1P_LEUART register and bit field definitions. " alt="" coords="2644,395,2775,421"/>
<area shape="rect" id="node49" href="$efr32zg1p__letimer_8h.html" title="EFR32ZG1P_LETIMER register and bit field definitions. " alt="" coords="2799,395,2936,421"/>
<area shape="rect" id="node51" href="$efr32zg1p__cryotimer_8h.html" title="EFR32ZG1P_CRYOTIMER register and bit field definitions. " alt="" coords="2961,395,3111,421"/>
<area shape="rect" id="node53" href="$efr32zg1p__pcnt_8h.html" title="EFR32ZG1P_PCNT register and bit field definitions. " alt="" coords="3135,395,3256,421"/>
<area shape="rect" id="node55" href="$efr32zg1p__i2c_8h.html" title="EFR32ZG1P_I2C register and bit field definitions. " alt="" coords="3281,395,3393,421"/>
<area shape="rect" id="node57" href="$efr32zg1p__adc_8h.html" title="EFR32ZG1P_ADC register and bit field definitions. " alt="" coords="3419,395,3536,421"/>
<area shape="rect" id="node59" href="$efr32zg1p__acmp_8h.html" title="EFR32ZG1P_ACMP register and bit field definitions. " alt="" coords="3560,395,3688,421"/>
<area shape="rect" id="node61" href="$efr32zg1p__idac_8h.html" title="EFR32ZG1P_IDAC register and bit field definitions. " alt="" coords="3712,395,3832,421"/>
<area shape="rect" id="node63" href="$efr32zg1p__rtcc__cc_8h.html" title="EFR32ZG1P_RTCC_CC register and bit field definitions. " alt="" coords="3857,395,3993,421"/>
<area shape="rect" id="node65" href="$efr32zg1p__rtcc__ret_8h.html" title="EFR32ZG1P_RTCC_RET register and bit field definitions. " alt="" coords="4019,395,4160,421"/>
<area shape="rect" id="node67" href="$efr32zg1p__rtcc_8h.html" title="EFR32ZG1P_RTCC register and bit field definitions. " alt="" coords="4185,395,4303,421"/>
<area shape="rect" id="node69" href="$efr32zg1p__wdog__pch_8h.html" title="EFR32ZG1P_WDOG_PCH register and bit field definitions. " alt="" coords="4328,395,4483,421"/>
<area shape="rect" id="node71" href="$efr32zg1p__wdog_8h.html" title="EFR32ZG1P_WDOG register and bit field definitions. " alt="" coords="4507,395,4635,421"/>
<area shape="rect" id="node73" href="$efr32zg1p__dma__descriptor_8h.html" title="EFR32ZG1P_DMA_DESCRIPTOR register and bit field definitions. " alt="" coords="4659,395,4845,421"/>
<area shape="rect" id="node75" href="$efr32zg1p__devinfo_8h.html" title="EFR32ZG1P_DEVINFO register and bit field definitions. " alt="" coords="4869,395,5008,421"/>
<area shape="rect" id="node77" href="$efr32zg1p__romtable_8h.html" title="EFR32ZG1P_ROMTABLE register and bit field definitions. " alt="" coords="5033,395,5180,421"/>
<area shape="rect" id="node79" href="$efr32zg1p__prs__signals_8h.html" title="EFR32ZG1P_PRS_SIGNALS register and bit field definitions. " alt="" coords="5205,395,5365,421"/>
<area shape="rect" id="node81" href="$efr32zg1p__dmareq_8h.html" title="EFR32ZG1P_DMAREQ register and bit field definitions. " alt="" coords="5391,395,5532,421"/>
<area shape="rect" id="node83" href="$efr32zg1p__af__ports_8h.html" title="EFR32ZG1P_AF_PORTS register and bit field definitions. " alt="" coords="5556,395,5700,421"/>
<area shape="rect" id="node85" href="$efr32zg1p__af__pins_8h.html" title="EFR32ZG1P_AF_PINS register and bit field definitions. " alt="" coords="5724,395,5863,421"/>
</map>
