{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1710796636052 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1710796636055 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 19 00:17:15 2024 " "Processing started: Tue Mar 19 00:17:15 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1710796636055 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710796636055 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab_ms_sv5 -c lab_ms_sv5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab_ms_sv5 -c lab_ms_sv5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710796636055 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 32 " "Parallel compilation is enabled and will use 16 of the 32 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1710796636230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_lab_ms_sv5.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_lab_ms_sv5.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_lab_MS_SV5 " "Found entity 1: tb_lab_MS_SV5" {  } { { "tb_lab_MS_SV5.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab8  - lab_MS_SV5/lab_MS_SV5_extra_task/tb_lab_MS_SV5.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710796642023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710796642023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slave_odd.sv 1 1 " "Found 1 design units, including 1 entities, in source file slave_odd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 slave_ODD " "Found entity 1: slave_ODD" {  } { { "slave_ODD.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab8  - lab_MS_SV5/lab_MS_SV5_extra_task/slave_ODD.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710796642024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710796642024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slave_even.sv 1 1 " "Found 1 design units, including 1 entities, in source file slave_even.sv" { { "Info" "ISGN_ENTITY_NAME" "1 slave_EVEN " "Found entity 1: slave_EVEN" {  } { { "slave_EVEN.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab8  - lab_MS_SV5/lab_MS_SV5_extra_task/slave_EVEN.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710796642025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710796642025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "master.sv 1 1 " "Found 1 design units, including 1 entities, in source file master.sv" { { "Info" "ISGN_ENTITY_NAME" "1 master " "Found entity 1: master" {  } { { "master.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab8  - lab_MS_SV5/lab_MS_SV5_extra_task/master.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710796642026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710796642026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab_ms_sv5_interface.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab_ms_sv5_interface.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bus_MM " "Found entity 1: bus_MM" {  } { { "lab_MS_SV5_interface.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab8  - lab_MS_SV5/lab_MS_SV5_extra_task/lab_MS_SV5_interface.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710796642027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710796642027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab_ms_sv5.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab_ms_sv5.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab_ms_sv5 " "Found entity 1: lab_ms_sv5" {  } { { "lab_ms_sv5.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab8  - lab_MS_SV5/lab_MS_SV5_extra_task/lab_ms_sv5.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710796642028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710796642028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db_lab_ms_sv5.sv 1 1 " "Found 1 design units, including 1 entities, in source file db_lab_ms_sv5.sv" { { "Info" "ISGN_ENTITY_NAME" "1 db_lab_MS_SV5 " "Found entity 1: db_lab_MS_SV5" {  } { { "db_lab_MS_SV5.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab8  - lab_MS_SV5/lab_MS_SV5_extra_task/db_lab_MS_SV5.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710796642029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710796642029 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab_ms_sv5 " "Elaborating entity \"lab_ms_sv5\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1710796642043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_MM bus_MM:bus " "Elaborating entity \"bus_MM\" for hierarchy \"bus_MM:bus\"" {  } { { "lab_ms_sv5.sv" "bus" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab8  - lab_MS_SV5/lab_MS_SV5_extra_task/lab_ms_sv5.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710796642057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "master master:UUT_master " "Elaborating entity \"master\" for hierarchy \"master:UUT_master\"" {  } { { "lab_ms_sv5.sv" "UUT_master" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab8  - lab_MS_SV5/lab_MS_SV5_extra_task/lab_ms_sv5.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710796642059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slave_EVEN slave_EVEN:UUT_slave_EVEN " "Elaborating entity \"slave_EVEN\" for hierarchy \"slave_EVEN:UUT_slave_EVEN\"" {  } { { "lab_ms_sv5.sv" "UUT_slave_EVEN" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab8  - lab_MS_SV5/lab_MS_SV5_extra_task/lab_ms_sv5.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710796642064 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bus.address\[0\] 0 lab_MS_SV5_interface.sv(2) " "Net \"bus.address\[0\]\" at lab_MS_SV5_interface.sv(2) has no driver or initial value, using a default initial value '0'" {  } { { "lab_MS_SV5_interface.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab8  - lab_MS_SV5/lab_MS_SV5_extra_task/lab_MS_SV5_interface.sv" 2 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1710796642065 "|lab_ms_sv5|slave_EVEN:UUT_slave_EVEN"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bus.writedata 0 lab_MS_SV5_interface.sv(3) " "Net \"bus.writedata\" at lab_MS_SV5_interface.sv(3) has no driver or initial value, using a default initial value '0'" {  } { { "lab_MS_SV5_interface.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab8  - lab_MS_SV5/lab_MS_SV5_extra_task/lab_MS_SV5_interface.sv" 3 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1710796642065 "|lab_ms_sv5|slave_EVEN:UUT_slave_EVEN"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bus.write 0 lab_MS_SV5_interface.sv(4) " "Net \"bus.write\" at lab_MS_SV5_interface.sv(4) has no driver or initial value, using a default initial value '0'" {  } { { "lab_MS_SV5_interface.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab8  - lab_MS_SV5/lab_MS_SV5_extra_task/lab_MS_SV5_interface.sv" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1710796642065 "|lab_ms_sv5|slave_EVEN:UUT_slave_EVEN"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "bus.address\[7..1\] slave_EVEN.sv(3) " "Output port \"bus.address\[7..1\]\" at slave_EVEN.sv(3) has no driver" {  } { { "slave_EVEN.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab8  - lab_MS_SV5/lab_MS_SV5_extra_task/slave_EVEN.sv" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1710796642065 "|lab_ms_sv5|slave_EVEN:UUT_slave_EVEN"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slave_ODD slave_ODD:UUT_slave_ODD " "Elaborating entity \"slave_ODD\" for hierarchy \"slave_ODD:UUT_slave_ODD\"" {  } { { "lab_ms_sv5.sv" "UUT_slave_ODD" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab8  - lab_MS_SV5/lab_MS_SV5_extra_task/lab_ms_sv5.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710796642068 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bus.address\[0\] 0 lab_MS_SV5_interface.sv(2) " "Net \"bus.address\[0\]\" at lab_MS_SV5_interface.sv(2) has no driver or initial value, using a default initial value '0'" {  } { { "lab_MS_SV5_interface.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab8  - lab_MS_SV5/lab_MS_SV5_extra_task/lab_MS_SV5_interface.sv" 2 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1710796642068 "|lab_ms_sv5|slave_ODD:UUT_slave_ODD"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bus.writedata 0 lab_MS_SV5_interface.sv(3) " "Net \"bus.writedata\" at lab_MS_SV5_interface.sv(3) has no driver or initial value, using a default initial value '0'" {  } { { "lab_MS_SV5_interface.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab8  - lab_MS_SV5/lab_MS_SV5_extra_task/lab_MS_SV5_interface.sv" 3 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1710796642068 "|lab_ms_sv5|slave_ODD:UUT_slave_ODD"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bus.write 0 lab_MS_SV5_interface.sv(4) " "Net \"bus.write\" at lab_MS_SV5_interface.sv(4) has no driver or initial value, using a default initial value '0'" {  } { { "lab_MS_SV5_interface.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab8  - lab_MS_SV5/lab_MS_SV5_extra_task/lab_MS_SV5_interface.sv" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1710796642068 "|lab_ms_sv5|slave_ODD:UUT_slave_ODD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "bus.address\[7..1\] slave_ODD.sv(3) " "Output port \"bus.address\[7..1\]\" at slave_ODD.sv(3) has no driver" {  } { { "slave_ODD.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab8  - lab_MS_SV5/lab_MS_SV5_extra_task/slave_ODD.sv" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1710796642068 "|lab_ms_sv5|slave_ODD:UUT_slave_ODD"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "D_even\[0\] GND " "Pin \"D_even\[0\]\" is stuck at GND" {  } { { "lab_ms_sv5.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab8  - lab_MS_SV5/lab_MS_SV5_extra_task/lab_ms_sv5.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710796642241 "|lab_ms_sv5|D_even[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D_even\[1\] GND " "Pin \"D_even\[1\]\" is stuck at GND" {  } { { "lab_ms_sv5.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab8  - lab_MS_SV5/lab_MS_SV5_extra_task/lab_ms_sv5.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710796642241 "|lab_ms_sv5|D_even[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D_even\[2\] GND " "Pin \"D_even\[2\]\" is stuck at GND" {  } { { "lab_ms_sv5.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab8  - lab_MS_SV5/lab_MS_SV5_extra_task/lab_ms_sv5.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710796642241 "|lab_ms_sv5|D_even[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D_even\[3\] GND " "Pin \"D_even\[3\]\" is stuck at GND" {  } { { "lab_ms_sv5.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab8  - lab_MS_SV5/lab_MS_SV5_extra_task/lab_ms_sv5.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710796642241 "|lab_ms_sv5|D_even[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D_even\[4\] GND " "Pin \"D_even\[4\]\" is stuck at GND" {  } { { "lab_ms_sv5.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab8  - lab_MS_SV5/lab_MS_SV5_extra_task/lab_ms_sv5.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710796642241 "|lab_ms_sv5|D_even[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D_even\[5\] GND " "Pin \"D_even\[5\]\" is stuck at GND" {  } { { "lab_ms_sv5.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab8  - lab_MS_SV5/lab_MS_SV5_extra_task/lab_ms_sv5.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710796642241 "|lab_ms_sv5|D_even[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D_even\[6\] GND " "Pin \"D_even\[6\]\" is stuck at GND" {  } { { "lab_ms_sv5.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab8  - lab_MS_SV5/lab_MS_SV5_extra_task/lab_ms_sv5.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710796642241 "|lab_ms_sv5|D_even[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D_even\[7\] GND " "Pin \"D_even\[7\]\" is stuck at GND" {  } { { "lab_ms_sv5.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab8  - lab_MS_SV5/lab_MS_SV5_extra_task/lab_ms_sv5.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710796642241 "|lab_ms_sv5|D_even[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D_odd\[0\] GND " "Pin \"D_odd\[0\]\" is stuck at GND" {  } { { "lab_ms_sv5.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab8  - lab_MS_SV5/lab_MS_SV5_extra_task/lab_ms_sv5.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710796642241 "|lab_ms_sv5|D_odd[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D_odd\[1\] GND " "Pin \"D_odd\[1\]\" is stuck at GND" {  } { { "lab_ms_sv5.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab8  - lab_MS_SV5/lab_MS_SV5_extra_task/lab_ms_sv5.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710796642241 "|lab_ms_sv5|D_odd[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D_odd\[2\] GND " "Pin \"D_odd\[2\]\" is stuck at GND" {  } { { "lab_ms_sv5.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab8  - lab_MS_SV5/lab_MS_SV5_extra_task/lab_ms_sv5.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710796642241 "|lab_ms_sv5|D_odd[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D_odd\[3\] GND " "Pin \"D_odd\[3\]\" is stuck at GND" {  } { { "lab_ms_sv5.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab8  - lab_MS_SV5/lab_MS_SV5_extra_task/lab_ms_sv5.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710796642241 "|lab_ms_sv5|D_odd[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D_odd\[4\] GND " "Pin \"D_odd\[4\]\" is stuck at GND" {  } { { "lab_ms_sv5.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab8  - lab_MS_SV5/lab_MS_SV5_extra_task/lab_ms_sv5.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710796642241 "|lab_ms_sv5|D_odd[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D_odd\[5\] GND " "Pin \"D_odd\[5\]\" is stuck at GND" {  } { { "lab_ms_sv5.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab8  - lab_MS_SV5/lab_MS_SV5_extra_task/lab_ms_sv5.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710796642241 "|lab_ms_sv5|D_odd[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D_odd\[6\] GND " "Pin \"D_odd\[6\]\" is stuck at GND" {  } { { "lab_ms_sv5.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab8  - lab_MS_SV5/lab_MS_SV5_extra_task/lab_ms_sv5.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710796642241 "|lab_ms_sv5|D_odd[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D_odd\[7\] GND " "Pin \"D_odd\[7\]\" is stuck at GND" {  } { { "lab_ms_sv5.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab8  - lab_MS_SV5/lab_MS_SV5_extra_task/lab_ms_sv5.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710796642241 "|lab_ms_sv5|D_odd[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1710796642241 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1710796642244 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1710796642311 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710796642311 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "lab_ms_sv5.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab8  - lab_MS_SV5/lab_MS_SV5_extra_task/lab_ms_sv5.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1710796642326 "|lab_ms_sv5|reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLK " "No output dependent on input pin \"CLK\"" {  } { { "lab_ms_sv5.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab8  - lab_MS_SV5/lab_MS_SV5_extra_task/lab_ms_sv5.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1710796642326 "|lab_ms_sv5|CLK"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1710796642326 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "18 " "Implemented 18 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1710796642326 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1710796642326 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1710796642326 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 28 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4745 " "Peak virtual memory: 4745 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1710796642337 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 19 00:17:22 2024 " "Processing ended: Tue Mar 19 00:17:22 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1710796642337 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1710796642337 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1710796642337 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1710796642337 ""}
