/*
autogenerated with asic_reg.py - manually trimmed
Considers DCN versions: 1_0, 2_0_0, 2_0_1, 2_1_0, 3_0_0, 3_0_1, 3_0_2, 3_0_3, 3_1_2, 3_1_4, 3_1_5, 3_1_6, 3_2_0, 3_2_1, 3_5_0, 3_5_1, 3_6_0, 4_1_0
*/

{class: "branch",
global_defaults: {
	branch_default: {
		c_prefix: "union",
		atomtree: "atui_nullstruct",
		access: "bios",
		num_bytes: "sizeof(*bios)",
		expanded: true,
	},
	leaf_defaults: {
		generic: {
			access: "bios->raw_data",
			display: "ATUI_BIN",
			fancy: "ATUI_BITFIELD",
		},
		bitchild: {
			display: "ATUI_DEC",
			fancy: "ATUI_NOFANCY",
		},
		dynpattern: {
			display: "ATUI_DEC",
			fancy: "ATUI_NOFANCY",
		},
	},
}, branches: [

{
	c_type: "dc_gpio_aux_ctrl_0_1_0",
	leaves: [{
		name: "dc_gpio_aux_ctrl_0",
		fancy_data: { fields: [
			{access: "dc_gpio_aux1_fallslewsel",},
			{access: "dc_gpio_aux2_fallslewsel",},
			{access: "dc_gpio_aux3_fallslewsel",},
			{access: "dc_gpio_aux4_fallslewsel",},
			{access: "dc_gpio_aux5_fallslewsel",},
			{access: "dc_gpio_aux6_fallslewsel",},
			{access: "dc_gpio_ddcvga_fallslewsel",},
			{access: "dc_gpio_geni2c_fallslewsel",},
			{access: "dc_gpio_aux1_spikercen",},
			{access: "dc_gpio_aux2_spikercen",},
			{access: "dc_gpio_aux3_spikercen",},
			{access: "dc_gpio_aux4_spikercen",},
			{access: "dc_gpio_aux5_spikercen",},
			{access: "dc_gpio_aux6_spikercen",},
			{access: "dc_gpio_ddcvga_spikercen",},
			{access: "dc_gpio_geni2c_spikercen",},
			{access: "dc_gpio_aux1_spikercsel",},
			{access: "dc_gpio_aux2_spikercsel",},
			{access: "dc_gpio_aux3_spikercsel",},
			{access: "dc_gpio_aux4_spikercsel",},
			{access: "dc_gpio_aux5_spikercsel",},
			{access: "dc_gpio_aux6_spikercsel",},
			{access: "dc_gpio_ddcvga_spikercsel",},
			{access: "dc_gpio_geni2c_spikercsel",},
		],},
	},],
}, {
	c_type: "dc_gpio_aux_ctrl_0_2_0_0",
	leaves: [{
		name: "dc_gpio_aux_ctrl_0",
		fancy_data: { fields: [
			{access: "dc_gpio_aux1_fallslewsel",},
			{access: "dc_gpio_aux2_fallslewsel",},
			{access: "dc_gpio_aux3_fallslewsel",},
			{access: "dc_gpio_aux4_fallslewsel",},
			{access: "dc_gpio_aux5_fallslewsel",},
			{access: "dc_gpio_aux6_fallslewsel",},
			{access: "dc_gpio_ddcvga_fallslewsel",},
			{access: "_rsvd00",},
			{access: "dc_gpio_aux1_spikercen",},
			{access: "dc_gpio_aux2_spikercen",},
			{access: "dc_gpio_aux3_spikercen",},
			{access: "dc_gpio_aux4_spikercen",},
			{access: "dc_gpio_aux5_spikercen",},
			{access: "dc_gpio_aux6_spikercen",},
			{access: "dc_gpio_ddcvga_spikercen",},
			{access: "_rsvd01",},
			{access: "dc_gpio_aux1_spikercsel",},
			{access: "dc_gpio_aux2_spikercsel",},
			{access: "dc_gpio_aux3_spikercsel",},
			{access: "dc_gpio_aux4_spikercsel",},
			{access: "dc_gpio_aux5_spikercsel",},
			{access: "dc_gpio_aux6_spikercsel",},
			{access: "dc_gpio_ddcvga_spikercsel",},
			{access: "_rsvd02",},
		],},
	},],
}, {
	c_type: "dc_gpio_aux_ctrl_0_3_2_0",
	leaves: [{
		name: "dc_gpio_aux_ctrl_0",
		fancy_data: { fields: [
			{access: "dc_gpio_aux1_fallslewsel",},
			{access: "dc_gpio_aux2_fallslewsel",},
			{access: "dc_gpio_aux3_fallslewsel",},
			{access: "dc_gpio_aux4_fallslewsel",},
			{access: "dc_gpio_aux5_fallslewsel",},
			{access: "dc_gpio_aux6_fallslewsel",},
			{access: "dc_gpio_ddcvga_fallslewsel",},
			{access: "_rsvd00",},
			{access: "dc_gpio_aux1_spikercen",},
			{access: "dc_gpio_aux2_spikercen",},
			{access: "dc_gpio_aux3_spikercen",},
			{access: "dc_gpio_aux4_spikercen",},
			{access: "dc_gpio_aux5_spikercen",},
			{access: "dc_gpio_aux6_spikercen",},
			{access: "dc_gpio_ddcvga_spikercen",},
			{access: "dc_gpio_aux1_spikercsel",},
			{access: "dc_gpio_aux2_spikercsel",},
			{access: "dc_gpio_aux3_spikercsel",},
			{access: "dc_gpio_aux4_spikercsel",},
			{access: "dc_gpio_aux5_spikercsel",},
			{access: "dc_gpio_aux6_spikercsel",},
			{access: "dc_gpio_ddcvga_spikercsel",},
		],},
	},],
}, {
	c_type: "dc_gpio_aux_ctrl_0_4_1_0",
	leaves: [{
		name: "dc_gpio_aux_ctrl_0",
		fancy_data: { fields: [
			{access: "_rsvd00",},
			{access: "dc_gpio_ddcvga_fallslewsel",},
			{access: "_rsvd01",},
			{access: "dc_gpio_ddcvga_spikercen",},
			{access: "_rsvd02",},
			{access: "dc_gpio_ddcvga_spikercsel",},
		],},
	},],
}, {
	c_type: "dc_gpio_aux_ctrl_1_1_0",
	leaves: [{
		name: "dc_gpio_aux_ctrl_1",
		fancy_data: { fields: [
			{access: "dc_gpio_aux_csel_0p9",},
			{access: "dc_gpio_aux_csel_1p1",},
			{access: "dc_gpio_aux_rsel_0p9",},
			{access: "dc_gpio_aux_rsel_1p1",},
			{access: "dc_gpio_i2c_csel_0p9",},
			{access: "dc_gpio_i2c_csel_1p1",},
			{access: "dc_gpio_i2c_rsel_0p9",},
			{access: "dc_gpio_i2c_rsel_1p1",},
			{access: "dc_gpio_aux_biascrten",},
			{access: "dc_gpio_i2c_biascrten",},
			{access: "dc_gpio_aux_resbiasen",},
			{access: "dc_gpio_i2c_resbiasen",},
			{access: "dc_gpio_aux1_compsel",},
			{access: "dc_gpio_geni2c_compsel",},
			{access: "dc_gpio_ddcvga_spare",},
			{access: "dc_gpio_geni2c_spare",},
			{access: "dc_gpio_ddcvga_slewn",},
			{access: "dc_gpio_geni2c_slewn",},
			{access: "dc_gpio_ddcvga_rxsel",},
			{access: "dc_gpio_geni2c_rxsel",},
			{access: "dc_gpio_geni2c_pden",},
			{access: "dc_gpio_aux2_compsel",},
			{access: "dc_gpio_aux3_compsel",},
			{access: "dc_gpio_aux4_compsel",},
			{access: "dc_gpio_aux5_compsel",},
			{access: "dc_gpio_aux6_compsel",},
			{access: "dc_gpio_ddcvga_compsel",},
			{access: "_rsvd00",},
		],},
	},],
}, {
	c_type: "dc_gpio_aux_ctrl_1_2_0_0",
	leaves: [{
		name: "dc_gpio_aux_ctrl_1",
		fancy_data: { fields: [
			{access: "dc_gpio_aux_csel_0p9",},
			{access: "dc_gpio_aux_csel_1p1",},
			{access: "dc_gpio_aux_rsel_0p9",},
			{access: "dc_gpio_aux_rsel_1p1",},
			{access: "dc_gpio_i2c_csel_0p9",},
			{access: "dc_gpio_i2c_csel_1p1",},
			{access: "dc_gpio_i2c_rsel_0p9",},
			{access: "dc_gpio_i2c_rsel_1p1",},
			{access: "dc_gpio_aux_biascrten",},
			{access: "dc_gpio_i2c_biascrten",},
			{access: "dc_gpio_aux_resbiasen",},
			{access: "dc_gpio_i2c_resbiasen",},
			{access: "dc_gpio_aux1_compsel",},
			{access: "_rsvd00",},
			{access: "dc_gpio_ddcvga_spare",},
			{access: "_rsvd01",},
			{access: "dc_gpio_ddcvga_slewn",},
			{access: "_rsvd02",},
			{access: "dc_gpio_ddcvga_rxsel",},
			{access: "_rsvd03",},
			{access: "dc_gpio_aux2_compsel",},
			{access: "dc_gpio_aux3_compsel",},
			{access: "dc_gpio_aux4_compsel",},
			{access: "dc_gpio_aux5_compsel",},
			{access: "dc_gpio_aux6_compsel",},
			{access: "dc_gpio_ddcvga_compsel",},
			{access: "_rsvd04",},
		],},
	},],
}, {
	c_type: "dc_gpio_aux_ctrl_1_3_2_0",
	leaves: [{
		name: "dc_gpio_aux_ctrl_1",
		fancy_data: { fields: [
			{access: "dc_gpio_aux_csel_0p9",},
			{access: "dc_gpio_aux_csel_1p1",},
			{access: "dc_gpio_aux_rsel_0p9",},
			{access: "dc_gpio_aux_rsel_1p1",},
			{access: "dc_gpio_i2c_csel_0p9",},
			{access: "dc_gpio_i2c_csel_1p1",},
			{access: "dc_gpio_i2c_rsel_0p9",},
			{access: "dc_gpio_i2c_rsel_1p1",},
			{access: "dc_gpio_aux_biascrten",},
			{access: "_rsvd00",},
			{access: "dc_gpio_aux_resbiasen",},
			{access: "dc_gpio_i2c_resbiasen",},
			{access: "dc_gpio_aux1_compsel",},
			{access: "dc_gpio_ddcvga_spare",},
			{access: "dc_gpio_i2c_biascrten",},
			{access: "dc_gpio_ddcvga_slewn",},
			{access: "dc_gpio_ddcvga_rxsel",},
			{access: "_rsvd01",},
			{access: "dc_gpio_aux2_compsel",},
			{access: "dc_gpio_aux3_compsel",},
			{access: "dc_gpio_aux4_compsel",},
			{access: "dc_gpio_aux5_compsel",},
			{access: "dc_gpio_aux6_compsel",},
			{access: "dc_gpio_ddcvga_compsel",},
		],},
	},],
}, {
	c_type: "dc_gpio_aux_ctrl_1_4_1_0",
	leaves: [{
		name: "dc_gpio_aux_ctrl_1",
		fancy_data: { fields: [
			{access: "_rsvd00",},
			{access: "dc_gpio_i2c_csel_0p9",},
			{access: "dc_gpio_i2c_csel_1p1",},
			{access: "dc_gpio_i2c_rsel_0p9",},
			{access: "dc_gpio_i2c_rsel_1p1",},
			{access: "_rsvd01",},
			{access: "dc_gpio_i2c_resbiasen",},
			{access: "dc_gpio_aux1_compsel",},
			{access: "dc_gpio_ddcvga_spare",},
			{access: "dc_gpio_i2c_biascrten",},
			{access: "dc_gpio_ddcvga_slewn",},
			{access: "dc_gpio_ddcvga_rxsel",},
			{access: "_rsvd02",},
			{access: "dc_gpio_aux2_compsel",},
			{access: "dc_gpio_aux3_compsel",},
			{access: "dc_gpio_aux4_compsel",},
			{access: "dc_gpio_aux5_compsel",},
			{access: "dc_gpio_aux6_compsel",},
			{access: "dc_gpio_ddcvga_compsel",},
		],},
	},],
}, {
	c_type: "dc_gpio_aux_ctrl_2_2_0_1",
	leaves: [{
		name: "dc_gpio_aux_ctrl_2",
		fancy_data: { fields: [
			{access: "dc_gpio_hpd12_fallslewsel",},
			{access: "_rsvd00",},
			{access: "dc_gpio_hpd12_spikercen",},
			{access: "_rsvd01",},
			{access: "dc_gpio_hpd12_spikercsel",},
			{access: "_rsvd02",},
			{access: "dc_gpio_hpd_csel_0p9",},
			{access: "dc_gpio_hpd_csel_1p1",},
			{access: "dc_gpio_hpd_rsel_0p9",},
			{access: "dc_gpio_hpd_rsel_1p1",},
			{access: "dc_gpio_hpd_biascrten",},
			{access: "_rsvd03",},
			{access: "dc_gpio_hpd12_slewn",},
			{access: "_rsvd04",},
			{access: "dc_gpio_hpd_resbiasen",},
			{access: "dc_gpio_hpd12_compsel",},
			{access: "_rsvd05",},
		],},
	},],
}, {
	c_type: "dc_gpio_aux_ctrl_2_1_0",
	leaves: [{
		name: "dc_gpio_aux_ctrl_2",
		fancy_data: { fields: [
			{access: "dc_gpio_hpd12_fallslewsel",},
			{access: "dc_gpio_hpd34_fallslewsel",},
			{access: "dc_gpio_hpd56_fallslewsel",},
			{access: "_rsvd00",},
			{access: "dc_gpio_hpd12_spikercen",},
			{access: "dc_gpio_hpd34_spikercen",},
			{access: "dc_gpio_hpd56_spikercen",},
			{access: "_rsvd01",},
			{access: "dc_gpio_hpd12_spikercsel",},
			{access: "dc_gpio_hpd34_spikercsel",},
			{access: "dc_gpio_hpd56_spikercsel",},
			{access: "_rsvd02",},
			{access: "dc_gpio_hpd_csel_0p9",},
			{access: "dc_gpio_hpd_csel_1p1",},
			{access: "dc_gpio_hpd_rsel_0p9",},
			{access: "dc_gpio_hpd_rsel_1p1",},
			{access: "dc_gpio_hpd_biascrten",},
			{access: "_rsvd03",},
			{access: "dc_gpio_hpd12_slewn",},
			{access: "dc_gpio_hpd34_slewn",},
			{access: "dc_gpio_hpd56_slewn",},
			{access: "dc_gpio_hpd_resbiasen",},
			{access: "dc_gpio_hpd12_compsel",},
			{access: "dc_gpio_hpd34_compsel",},
			{access: "dc_gpio_hpd56_compsel",},
			{access: "_rsvd04",},
		],},
	},],
}, {
	c_type: "dc_gpio_aux_ctrl_3_2_0_1",
	leaves: [{
		name: "dc_gpio_aux_ctrl_3",
		fancy_data: { fields: [
			{access: "aux1_nen_rterm",},
			{access: "aux2_nen_rterm",},
			{access: "_rsvd00",},
			{access: "aux1_dp_dn_swap",},
			{access: "aux2_dp_dn_swap",},
			{access: "_rsvd01",},
			{access: "aux1_hys_tune",},
			{access: "aux2_hys_tune",},
			{access: "_rsvd02",},
		],},
	},],
}, {
	c_type: "dc_gpio_aux_ctrl_3_2_0_0",
	leaves: [{
		name: "dc_gpio_aux_ctrl_3",
		fancy_data: { fields: [
			{access: "aux1_nen_rterm",},
			{access: "aux2_nen_rterm",},
			{access: "aux3_nen_rterm",},
			{access: "aux4_nen_rterm",},
			{access: "aux5_nen_rterm",},
			{access: "aux6_nen_rterm",},
			{access: "_rsvd00",},
			{access: "aux1_dp_dn_swap",},
			{access: "aux2_dp_dn_swap",},
			{access: "aux3_dp_dn_swap",},
			{access: "aux4_dp_dn_swap",},
			{access: "aux5_dp_dn_swap",},
			{access: "aux6_dp_dn_swap",},
			{access: "_rsvd01",},
			{access: "aux1_hys_tune",},
			{access: "aux2_hys_tune",},
			{access: "aux3_hys_tune",},
			{access: "aux4_hys_tune",},
			{access: "aux5_hys_tune",},
			{access: "aux6_hys_tune",},
			{access: "_rsvd02",},
		],},
	},],
}, {
	c_type: "dc_gpio_aux_ctrl_4_2_0_1",
	leaves: [{
		name: "dc_gpio_aux_ctrl_4",
		fancy_data: { fields: [
			{access: "aux1_aux_ctrl",},
			{access: "aux2_aux_ctrl",},
			{access: "_rsvd00",},
		],},
	},],
}, {
	c_type: "dc_gpio_aux_ctrl_4_2_0_0",
	leaves: [{
		name: "dc_gpio_aux_ctrl_4",
		fancy_data: { fields: [
			{access: "aux1_aux_ctrl",},
			{access: "aux2_aux_ctrl",},
			{access: "aux3_aux_ctrl",},
			{access: "aux4_aux_ctrl",},
			{access: "aux5_aux_ctrl",},
			{access: "aux6_aux_ctrl",},
			{access: "_rsvd00",},
		],},
	},],
}, {
	c_type: "dc_gpio_aux_ctrl_5_2_0_1",
	leaves: [{
		name: "dc_gpio_aux_ctrl_5",
		fancy_data: { fields: [
			{access: "aux1_vod_tune",},
			{access: "aux2_vod_tune",},
			{access: "_rsvd00",},
			{access: "ddc_pad1_i2cmode",},
			{access: "ddc_pad2_i2cmode",},
			{access: "_rsvd01",},
			{access: "ddc1_i2c_vph_1v2_en",},
			{access: "ddc2_i2c_vph_1v2_en",},
			{access: "_rsvd02",},
			{access: "ddc1_pad_i2c_ctrl",},
			{access: "ddc2_pad_i2c_ctrl",},
			{access: "_rsvd03",},
		],},
	},],
}, {
	c_type: "dc_gpio_aux_ctrl_5_2_0_0",
	leaves: [{
		name: "dc_gpio_aux_ctrl_5",
		fancy_data: { fields: [
			{access: "aux1_vod_tune",},
			{access: "aux2_vod_tune",},
			{access: "aux3_vod_tune",},
			{access: "aux4_vod_tune",},
			{access: "aux5_vod_tune",},
			{access: "aux6_vod_tune",},
			{access: "ddc_pad1_i2cmode",},
			{access: "ddc_pad2_i2cmode",},
			{access: "ddc_pad3_i2cmode",},
			{access: "ddc_pad4_i2cmode",},
			{access: "ddc_pad5_i2cmode",},
			{access: "ddc_pad6_i2cmode",},
			{access: "ddc1_i2c_vph_1v2_en",},
			{access: "ddc2_i2c_vph_1v2_en",},
			{access: "ddc3_i2c_vph_1v2_en",},
			{access: "ddc4_i2c_vph_1v2_en",},
			{access: "ddc5_i2c_vph_1v2_en",},
			{access: "ddc6_i2c_vph_1v2_en",},
			{access: "ddc1_pad_i2c_ctrl",},
			{access: "ddc2_pad_i2c_ctrl",},
			{access: "ddc3_pad_i2c_ctrl",},
			{access: "ddc4_pad_i2c_ctrl",},
			{access: "ddc5_pad_i2c_ctrl",},
			{access: "ddc6_pad_i2c_ctrl",},
			{access: "_rsvd00",},
		],},
	},],
}, {
	c_type: "dp_aux0_aux_dphy_rx_control0_1_0",
	leaves: [{
		name: "dp_aux0_aux_dphy_rx_control0",
		fancy_data: { fields: [
			{access: "_rsvd00",},
			{access: "aux_rx_start_window",},
			{access: "_rsvd01",},
			{access: "aux_rx_receive_window",},
			{access: "_rsvd02",},
			{access: "aux_rx_half_sym_detect_len",},
			{access: "_rsvd03",},
			{access: "aux_rx_transition_filter_en",},
			{access: "aux_rx_allow_below_threshold_phase_detect",},
			{access: "aux_rx_allow_below_threshold_start",},
			{access: "aux_rx_allow_below_threshold_stop",},
			{access: "aux_rx_phase_detect_len",},
			{access: "_rsvd04",},
			{access: "aux_rx_timeout_len",},
			{access: "_rsvd05",},
			{access: "aux_rx_detection_threshold",},
			{access: "_rsvd06",},
		],},
	},],
}, {
	c_type: "dp_aux0_aux_dphy_rx_control0_2_0_0",
	leaves: [{
		name: "dp_aux0_aux_dphy_rx_control0",
		fancy_data: { fields: [
			{access: "_rsvd00",},
			{access: "aux_rx_start_window",},
			{access: "_rsvd01",},
			{access: "aux_rx_receive_window",},
			{access: "_rsvd02",},
			{access: "aux_rx_half_sym_detect_len",},
			{access: "_rsvd03",},
			{access: "aux_rx_transition_filter_en",},
			{access: "aux_rx_allow_below_threshold_phase_detect",},
			{access: "aux_rx_allow_below_threshold_start",},
			{access: "aux_rx_allow_below_threshold_stop",},
			{access: "aux_rx_phase_detect_len",},
			{access: "_rsvd04",},
			{access: "aux_rx_detection_threshold",},
			{access: "_rsvd05",},
		],},
	},],
}, {
	c_type: "dp_aux0_aux_dphy_rx_control1_1_0",
	leaves: [{
		name: "dp_aux0_aux_dphy_rx_control1",
		fancy_data: { fields: [
			{access: "aux_rx_precharge_skip",},
			{access: "_rsvd00",},
		],},
	},],
}, {
	c_type: "dp_aux0_aux_dphy_rx_control1_2_0_0",
	leaves: [{
		name: "dp_aux0_aux_dphy_rx_control1",
		fancy_data: { fields: [
			{access: "aux_rx_precharge_skip",},
			{access: "aux_rx_timeout_len",},
			{access: "aux_rx_timeout_len_mul",},
			{access: "_rsvd00",},
		],},
	},],
}, {
	c_type: "dp_aux0_aux_dphy_rx_status_1_0",
	leaves: [{
		name: "dp_aux0_aux_dphy_rx_status",
		fancy_data: { fields: [
			{access: "aux_rx_state",},
			{access: "_rsvd00",},
			{access: "aux_rx_sync_valid_count",},
			{access: "_rsvd01",},
			{access: "aux_rx_half_sym_period_fract",},
			{access: "aux_rx_half_sym_period",},
			{access: "_rsvd02",},
		],},
	},],
}, {
	c_type: "dp_aux0_aux_dphy_tx_control_1_0",
	leaves: [{
		name: "dp_aux0_aux_dphy_tx_control",
		fancy_data: { fields: [
			{access: "aux_tx_precharge_len",},
			{access: "_rsvd00",},
			{access: "aux_tx_precharge_symbols",},
			{access: "_rsvd01",},
			{access: "aux_mode_det_check_delay",},
			{access: "_rsvd02",},
		],},
	},],
}, {
	c_type: "dp_aux0_aux_dphy_tx_control_2_0_0",
	leaves: [{
		name: "dp_aux0_aux_dphy_tx_control",
		fancy_data: { fields: [
			{access: "aux_tx_precharge_len",},
			{access: "aux_tx_precharge_len_mul",},
			{access: "aux_tx_oe_assert_time",},
			{access: "_rsvd00",},
			{access: "aux_tx_precharge_symbols",},
			{access: "_rsvd01",},
			{access: "aux_mode_det_check_delay",},
			{access: "_rsvd02",},
		],},
	},],
},

], }
