Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sun Feb 22 12:39:12 2026
| Host         : FY-6302-09 running 64-bit major release  (build 9200)
| Command      : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
| Design       : design_1_wrapper
| Device       : xc7z020clg484-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max checks: <unlimited>
             Checks found: 53
+-----------+------------------+--------------------------------------------------------+--------+
| Rule      | Severity         | Description                                            | Checks |
+-----------+------------------+--------------------------------------------------------+--------+
| TIMING-2  | Critical Warning | Invalid primary clock source pin                       | 1      |
| TIMING-4  | Critical Warning | Invalid primary clock redefinition on a clock tree     | 2      |
| TIMING-6  | Critical Warning | No common primary clock between related clocks         | 3      |
| TIMING-7  | Critical Warning | No common node between related clocks                  | 3      |
| TIMING-27 | Critical Warning | Invalid primary clock on hierarchical pin              | 1      |
| DPIR-1    | Warning          | Asynchronous driver check                              | 12     |
| TIMING-18 | Warning          | Missing input or output delay                          | 14     |
| XDCB-5    | Warning          | Runtime inefficient way to find pin objects            | 13     |
| XDCC-1    | Warning          | Scoped Clock constraint overwritten with the same name | 2      |
| XDCC-7    | Warning          | Scoped Clock constraint overwritten on the same source | 2      |
+-----------+------------------+--------------------------------------------------------+--------+

2. REPORT DETAILS
-----------------
TIMING-2#1 Critical Warning
Invalid primary clock source pin  
A primary clock DAC_Clk is created on an inappropriate pin design_1_i/ZmodAWGController_0/U0/DAC_Clk. It is recommended to create a primary clock only on a proper clock source (input port or primitive output pin with no timing arc)
Related violations: <none>

TIMING-4#1 Critical Warning
Invalid primary clock redefinition on a clock tree  
Invalid clock redefinition on a clock tree. The primary clock DAC_Clk is defined downstream of clock clk_out2_design_1_clk_wiz_0_0 and overrides its insertion delay and/or waveform definition
Related violations: <none>

TIMING-4#2 Critical Warning
Invalid primary clock redefinition on a clock tree  
Invalid clock redefinition on a clock tree. The primary clock DAC_InIO_Clk is defined downstream of clock clk_out1_design_1_clk_wiz_0_0 and overrides its insertion delay and/or waveform definition
Related violations: <none>

TIMING-6#1 Critical Warning
No common primary clock between related clocks  
The clocks DAC_InIO_Clk and ZmodDAC_ClkIO are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks DAC_InIO_Clk] -to [get_clocks ZmodDAC_ClkIO]
Related violations: <none>

TIMING-6#2 Critical Warning
No common primary clock between related clocks  
The clocks DAC_InIO_Clk and ZmodDAC_ClkIn are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks DAC_InIO_Clk] -to [get_clocks ZmodDAC_ClkIn]
Related violations: <none>

TIMING-6#3 Critical Warning
No common primary clock between related clocks  
The clocks clk_out1_design_1_clk_wiz_0_0 and DAC_InIO_Clk are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out1_design_1_clk_wiz_0_0] -to [get_clocks DAC_InIO_Clk]
Related violations: <none>

TIMING-7#1 Critical Warning
No common node between related clocks  
The clocks DAC_InIO_Clk and ZmodDAC_ClkIO are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks DAC_InIO_Clk] -to [get_clocks ZmodDAC_ClkIO]
Related violations: <none>

TIMING-7#2 Critical Warning
No common node between related clocks  
The clocks DAC_InIO_Clk and ZmodDAC_ClkIn are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks DAC_InIO_Clk] -to [get_clocks ZmodDAC_ClkIn]
Related violations: <none>

TIMING-7#3 Critical Warning
No common node between related clocks  
The clocks clk_out1_design_1_clk_wiz_0_0 and DAC_InIO_Clk are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out1_design_1_clk_wiz_0_0] -to [get_clocks DAC_InIO_Clk]
Related violations: <none>

TIMING-27#1 Critical Warning
Invalid primary clock on hierarchical pin  
A primary clock DAC_InIO_Clk is created on an inappropriate internal pin design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk. It is not recommended to create a primary clock on a hierarchical pin when its driver pin has a fanout connected to multiple clock pins
Related violations: <none>

DPIR-1#1 Warning
Asynchronous driver check  
DSP design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0 input pin design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#2 Warning
Asynchronous driver check  
DSP design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0 input pin design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#3 Warning
Asynchronous driver check  
DSP design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0 input pin design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#4 Warning
Asynchronous driver check  
DSP design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0 input pin design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#5 Warning
Asynchronous driver check  
DSP design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0 input pin design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#6 Warning
Asynchronous driver check  
DSP design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0 input pin design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#7 Warning
Asynchronous driver check  
DSP design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0 input pin design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#8 Warning
Asynchronous driver check  
DSP design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0 input pin design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#9 Warning
Asynchronous driver check  
DSP design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0 input pin design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#10 Warning
Asynchronous driver check  
DSP design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0 input pin design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#11 Warning
Asynchronous driver check  
DSP design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0 input pin design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#12 Warning
Asynchronous driver check  
DSP design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0 input pin design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An output delay is missing on dZmodDAC_Data_0[0] relative to the rising and/or falling clock edge(s) of DAC_InIO_Clk.
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An output delay is missing on dZmodDAC_Data_0[10] relative to the rising and/or falling clock edge(s) of DAC_InIO_Clk.
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on dZmodDAC_Data_0[11] relative to the rising and/or falling clock edge(s) of DAC_InIO_Clk.
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on dZmodDAC_Data_0[12] relative to the rising and/or falling clock edge(s) of DAC_InIO_Clk.
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on dZmodDAC_Data_0[13] relative to the rising and/or falling clock edge(s) of DAC_InIO_Clk.
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on dZmodDAC_Data_0[1] relative to the rising and/or falling clock edge(s) of DAC_InIO_Clk.
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on dZmodDAC_Data_0[2] relative to the rising and/or falling clock edge(s) of DAC_InIO_Clk.
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on dZmodDAC_Data_0[3] relative to the rising and/or falling clock edge(s) of DAC_InIO_Clk.
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on dZmodDAC_Data_0[4] relative to the rising and/or falling clock edge(s) of DAC_InIO_Clk.
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on dZmodDAC_Data_0[5] relative to the rising and/or falling clock edge(s) of DAC_InIO_Clk.
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on dZmodDAC_Data_0[6] relative to the rising and/or falling clock edge(s) of DAC_InIO_Clk.
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on dZmodDAC_Data_0[7] relative to the rising and/or falling clock edge(s) of DAC_InIO_Clk.
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on dZmodDAC_Data_0[8] relative to the rising and/or falling clock edge(s) of DAC_InIO_Clk.
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on dZmodDAC_Data_0[9] relative to the rising and/or falling clock edge(s) of DAC_InIO_Clk.
Related violations: <none>

XDCB-5#1 Warning
Runtime inefficient way to find pin objects  
The option '-fall_from : [get_pins -hier -filter {NAME =~ *InstDacClkReset*/SyncAsyncx/oSyncStages_reg[1]/C}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '10' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: z:/DAT096/signal generator/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_ZmodAWGController_0_0/constr/ConstrsZmodDAC1411.xdc (Line: 10)
Related violations: <none>

XDCB-5#2 Warning
Runtime inefficient way to find pin objects  
The option '-fall_from : [get_pins -hier -filter {NAME =~ *InstSamplingReset*/SyncAsyncx/oSyncStages_reg[1]/C}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '9' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: z:/DAT096/signal generator/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_ZmodAWGController_0_0/constr/ConstrsZmodDAC1411.xdc (Line: 9)
Related violations: <none>

XDCB-5#3 Warning
Runtime inefficient way to find pin objects  
The option '-fall_to : [get_pins -hier -filter {NAME=~ *InstDAC_ClkIO_ODDR*/R}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '11' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: z:/DAT096/signal generator/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_ZmodAWGController_0_0/constr/ConstrsZmodDAC1411.xdc (Line: 11)
Related violations: <none>

XDCB-5#4 Warning
Runtime inefficient way to find pin objects  
The option '-fall_to : [get_pins -hier -filter {NAME=~ *InstDAC_ClkIO_ODDR*/R}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '7' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: z:/DAT096/signal generator/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_ZmodAWGController_0_0/constr/ConstrsZmodDAC1411.xdc (Line: 7)
Related violations: <none>

XDCB-5#5 Warning
Runtime inefficient way to find pin objects  
The option '-fall_to : [get_pins -hier -filter {NAME=~ *InstDAC_ClkinODDR*/R}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '12' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: z:/DAT096/signal generator/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_ZmodAWGController_0_0/constr/ConstrsZmodDAC1411.xdc (Line: 12)
Related violations: <none>

XDCB-5#6 Warning
Runtime inefficient way to find pin objects  
The option '-fall_to : [get_pins -hier -filter {NAME=~ *InstDAC_ClkinODDR*/R}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '8' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: z:/DAT096/signal generator/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_ZmodAWGController_0_0/constr/ConstrsZmodDAC1411.xdc (Line: 8)
Related violations: <none>

XDCB-5#7 Warning
Runtime inefficient way to find pin objects  
The option '-rise_from : [get_pins -hier -filter {NAME =~ *InstDacClkReset*/SyncAsyncx/oSyncStages_reg[1]/C}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '12' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: z:/DAT096/signal generator/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_ZmodAWGController_0_0/constr/ConstrsZmodDAC1411.xdc (Line: 12)
Related violations: <none>

XDCB-5#8 Warning
Runtime inefficient way to find pin objects  
The option '-rise_from : [get_pins -hier -filter {NAME =~ *InstDacClkReset*/SyncAsyncx/oSyncStages_reg[1]/C}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '8' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: z:/DAT096/signal generator/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_ZmodAWGController_0_0/constr/ConstrsZmodDAC1411.xdc (Line: 8)
Related violations: <none>

XDCB-5#9 Warning
Runtime inefficient way to find pin objects  
The option '-rise_from : [get_pins -hier -filter {NAME =~ *InstSamplingReset*/SyncAsyncx/oSyncStages_reg[1]/C}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '11' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: z:/DAT096/signal generator/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_ZmodAWGController_0_0/constr/ConstrsZmodDAC1411.xdc (Line: 11)
Related violations: <none>

XDCB-5#10 Warning
Runtime inefficient way to find pin objects  
The option '-rise_from : [get_pins -hier -filter {NAME =~ *InstSamplingReset*/SyncAsyncx/oSyncStages_reg[1]/C}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '7' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: z:/DAT096/signal generator/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_ZmodAWGController_0_0/constr/ConstrsZmodDAC1411.xdc (Line: 7)
Related violations: <none>

XDCB-5#11 Warning
Runtime inefficient way to find pin objects  
The option '-through : [get_pins -filter {NAME =~ *SyncAsync*/oSyncStages_reg[*]/D} -hier]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '5' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: z:/DAT096/signal generator/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_ZmodAWGController_0_0/constr/ConstrsZmodDAC1411.xdc (Line: 3)
Related violations: <none>

XDCB-5#12 Warning
Runtime inefficient way to find pin objects  
The option '-to : [get_pins -hier -filter {NAME=~ *InstDAC_ClkIO_ODDR*/R}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '9' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: z:/DAT096/signal generator/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_ZmodAWGController_0_0/constr/ConstrsZmodDAC1411.xdc (Line: 9)
Related violations: <none>

XDCB-5#13 Warning
Runtime inefficient way to find pin objects  
The option '-to : [get_pins -hier -filter {NAME=~ *InstDAC_ClkinODDR*/R}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '10' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: z:/DAT096/signal generator/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_ZmodAWGController_0_0/constr/ConstrsZmodDAC1411.xdc (Line: 10)
Related violations: <none>

XDCC-1#1 Warning
Scoped Clock constraint overwritten with the same name  
A new clock constraint create_generated_clock overrides a previous scoped clock constraint with the same name. It is not recommended to override a scoped (typically an IP) clock constraint and could result in unexpected behaviors.
New: create_generated_clock -name ZmodDAC_ClkIO -source [get_pins design_1_i/ZmodAWGController_0/U0/InstDAC_ClkIO_ODDR/C] -divide_by 1 [get_ports ZmodDAC_ClkIO_0] (Source: Z:/DAT096/signal generator/project_2/project_2.srcs/constrs_1/new/Eclypse Z7.xdc (Line: 90))
Previous: create_generated_clock -name ZmodDAC_ClkIO -source [get_pins InstDAC_ClkIO_ODDR/C] -divide_by 1 -add -master_clock [get_clocks -of [get_ports -scoped_to_current_instance DAC_Clk]] [get_ports ZmodDAC_ClkIO_0] (Source: z:/DAT096/signal generator/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_ZmodAWGController_0_0/constr/ConstrsZmodDAC1411.xdc (Line: 14))
Related violations: <none>

XDCC-1#2 Warning
Scoped Clock constraint overwritten with the same name  
A new clock constraint create_generated_clock overrides a previous scoped clock constraint with the same name. It is not recommended to override a scoped (typically an IP) clock constraint and could result in unexpected behaviors.
New: create_generated_clock -name ZmodDAC_ClkIn -source [get_pins design_1_i/ZmodAWGController_0/U0/InstDAC_ClkinODDR/C] -divide_by 1 [get_ports ZmodDAC_ClkIn_0] (Source: Z:/DAT096/signal generator/project_2/project_2.srcs/constrs_1/new/Eclypse Z7.xdc (Line: 84))
Previous: create_generated_clock -name ZmodDAC_ClkIn -source [get_pins InstDAC_ClkinODDR/C] -divide_by 1 -add -master_clock [get_clocks -of [get_ports -scoped_to_current_instance DAC_Clk]] [get_ports ZmodDAC_ClkIn_0] (Source: z:/DAT096/signal generator/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_ZmodAWGController_0_0/constr/ConstrsZmodDAC1411.xdc (Line: 15))
Related violations: <none>

XDCC-7#1 Warning
Scoped Clock constraint overwritten on the same source  
A new clock constraint create_generated_clock overrides a previous scoped clock constraint defined on the same source. It is not recommended to override a scoped (typically an IP) clock constraint and could result in unexpected behaviors.
New: create_generated_clock -name ZmodDAC_ClkIO -source [get_pins design_1_i/ZmodAWGController_0/U0/InstDAC_ClkIO_ODDR/C] -divide_by 1 [get_ports ZmodDAC_ClkIO_0] (Source: Z:/DAT096/signal generator/project_2/project_2.srcs/constrs_1/new/Eclypse Z7.xdc (Line: 90))
Previous: create_generated_clock -name ZmodDAC_ClkIO -source [get_pins InstDAC_ClkIO_ODDR/C] -divide_by 1 -add -master_clock [get_clocks -of [get_ports -scoped_to_current_instance DAC_Clk]] [get_ports ZmodDAC_ClkIO_0] (Source: z:/DAT096/signal generator/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_ZmodAWGController_0_0/constr/ConstrsZmodDAC1411.xdc (Line: 14))
Related violations: <none>

XDCC-7#2 Warning
Scoped Clock constraint overwritten on the same source  
A new clock constraint create_generated_clock overrides a previous scoped clock constraint defined on the same source. It is not recommended to override a scoped (typically an IP) clock constraint and could result in unexpected behaviors.
New: create_generated_clock -name ZmodDAC_ClkIn -source [get_pins design_1_i/ZmodAWGController_0/U0/InstDAC_ClkinODDR/C] -divide_by 1 [get_ports ZmodDAC_ClkIn_0] (Source: Z:/DAT096/signal generator/project_2/project_2.srcs/constrs_1/new/Eclypse Z7.xdc (Line: 84))
Previous: create_generated_clock -name ZmodDAC_ClkIn -source [get_pins InstDAC_ClkinODDR/C] -divide_by 1 -add -master_clock [get_clocks -of [get_ports -scoped_to_current_instance DAC_Clk]] [get_ports ZmodDAC_ClkIn_0] (Source: z:/DAT096/signal generator/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_ZmodAWGController_0_0/constr/ConstrsZmodDAC1411.xdc (Line: 15))
Related violations: <none>


