
Creation_task_1_L476RG.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004824  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000090  080049b4  080049b4  000059b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004a44  08004a44  00006010  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08004a44  08004a44  00006010  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08004a44  08004a44  00006010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004a44  08004a44  00005a44  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004a48  08004a48  00005a48  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000010  20000000  08004a4c  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001978  20000010  08004a5c  00006010  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001988  08004a5c  00006988  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00006010  2**0
                  CONTENTS, READONLY
 12 .debug_info   00013ebb  00000000  00000000  00006040  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000305c  00000000  00000000  00019efb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001388  00000000  00000000  0001cf58  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000efb  00000000  00000000  0001e2e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002796c  00000000  00000000  0001f1db  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000150a3  00000000  00000000  00046b47  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f6be0  00000000  00000000  0005bbea  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001527ca  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000050e8  00000000  00000000  00152810  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000008c  00000000  00000000  001578f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000010 	.word	0x20000010
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800499c 	.word	0x0800499c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000014 	.word	0x20000014
 80001cc:	0800499c 	.word	0x0800499c

080001d0 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 80001d0:	b580      	push	{r7, lr}
 80001d2:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 80001d4:	4a04      	ldr	r2, [pc, #16]	@ (80001e8 <MX_FREERTOS_Init+0x18>)
 80001d6:	2100      	movs	r1, #0
 80001d8:	4804      	ldr	r0, [pc, #16]	@ (80001ec <MX_FREERTOS_Init+0x1c>)
 80001da:	f001 fe71 	bl	8001ec0 <osThreadNew>
 80001de:	4603      	mov	r3, r0
 80001e0:	4a03      	ldr	r2, [pc, #12]	@ (80001f0 <MX_FREERTOS_Init+0x20>)
 80001e2:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 80001e4:	bf00      	nop
 80001e6:	bd80      	pop	{r7, pc}
 80001e8:	080049d8 	.word	0x080049d8
 80001ec:	080001f5 	.word	0x080001f5
 80001f0:	2000002c 	.word	0x2000002c

080001f4 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 80001f4:	b580      	push	{r7, lr}
 80001f6:	b082      	sub	sp, #8
 80001f8:	af00      	add	r7, sp, #0
 80001fa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 80001fc:	2001      	movs	r0, #1
 80001fe:	f001 fef1 	bl	8001fe4 <osDelay>
 8000202:	e7fb      	b.n	80001fc <StartDefaultTask+0x8>

08000204 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 8000204:	b580      	push	{r7, lr}
 8000206:	b086      	sub	sp, #24
 8000208:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800020a:	1d3b      	adds	r3, r7, #4
 800020c:	2200      	movs	r2, #0
 800020e:	601a      	str	r2, [r3, #0]
 8000210:	605a      	str	r2, [r3, #4]
 8000212:	609a      	str	r2, [r3, #8]
 8000214:	60da      	str	r2, [r3, #12]
 8000216:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000218:	4b11      	ldr	r3, [pc, #68]	@ (8000260 <MX_GPIO_Init+0x5c>)
 800021a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800021c:	4a10      	ldr	r2, [pc, #64]	@ (8000260 <MX_GPIO_Init+0x5c>)
 800021e:	f043 0301 	orr.w	r3, r3, #1
 8000222:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000224:	4b0e      	ldr	r3, [pc, #56]	@ (8000260 <MX_GPIO_Init+0x5c>)
 8000226:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000228:	f003 0301 	and.w	r3, r3, #1
 800022c:	603b      	str	r3, [r7, #0]
 800022e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, GPIO_PIN_RESET);
 8000230:	2200      	movs	r2, #0
 8000232:	2108      	movs	r1, #8
 8000234:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000238:	f000 fc56 	bl	8000ae8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 800023c:	2308      	movs	r3, #8
 800023e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000240:	2301      	movs	r3, #1
 8000242:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000244:	2300      	movs	r3, #0
 8000246:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000248:	2300      	movs	r3, #0
 800024a:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800024c:	1d3b      	adds	r3, r7, #4
 800024e:	4619      	mov	r1, r3
 8000250:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000254:	f000 fa9e 	bl	8000794 <HAL_GPIO_Init>

}
 8000258:	bf00      	nop
 800025a:	3718      	adds	r7, #24
 800025c:	46bd      	mov	sp, r7
 800025e:	bd80      	pop	{r7, pc}
 8000260:	40021000 	.word	0x40021000

08000264 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000264:	b580      	push	{r7, lr}
 8000266:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000268:	f000 f979 	bl	800055e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800026c:	f000 f80a 	bl	8000284 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000270:	f7ff ffc8 	bl	8000204 <MX_GPIO_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in cmsis_os2.c) */
 8000274:	f001 fdda 	bl	8001e2c <osKernelInitialize>
  MX_FREERTOS_Init();
 8000278:	f7ff ffaa 	bl	80001d0 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 800027c:	f001 fdfa 	bl	8001e74 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000280:	bf00      	nop
 8000282:	e7fd      	b.n	8000280 <main+0x1c>

08000284 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000284:	b580      	push	{r7, lr}
 8000286:	b096      	sub	sp, #88	@ 0x58
 8000288:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800028a:	f107 0314 	add.w	r3, r7, #20
 800028e:	2244      	movs	r2, #68	@ 0x44
 8000290:	2100      	movs	r1, #0
 8000292:	4618      	mov	r0, r3
 8000294:	f004 fb48 	bl	8004928 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000298:	463b      	mov	r3, r7
 800029a:	2200      	movs	r2, #0
 800029c:	601a      	str	r2, [r3, #0]
 800029e:	605a      	str	r2, [r3, #4]
 80002a0:	609a      	str	r2, [r3, #8]
 80002a2:	60da      	str	r2, [r3, #12]
 80002a4:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80002a6:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80002aa:	f000 fc43 	bl	8000b34 <HAL_PWREx_ControlVoltageScaling>
 80002ae:	4603      	mov	r3, r0
 80002b0:	2b00      	cmp	r3, #0
 80002b2:	d001      	beq.n	80002b8 <SystemClock_Config+0x34>
  {
    Error_Handler();
 80002b4:	f000 f84a 	bl	800034c <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 80002b8:	2310      	movs	r3, #16
 80002ba:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80002bc:	2301      	movs	r3, #1
 80002be:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80002c0:	2300      	movs	r3, #0
 80002c2:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80002c4:	2360      	movs	r3, #96	@ 0x60
 80002c6:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80002c8:	2302      	movs	r3, #2
 80002ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 80002cc:	2301      	movs	r3, #1
 80002ce:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80002d0:	2301      	movs	r3, #1
 80002d2:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 40;
 80002d4:	2328      	movs	r3, #40	@ 0x28
 80002d6:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80002d8:	2307      	movs	r3, #7
 80002da:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80002dc:	2302      	movs	r3, #2
 80002de:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80002e0:	2302      	movs	r3, #2
 80002e2:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80002e4:	f107 0314 	add.w	r3, r7, #20
 80002e8:	4618      	mov	r0, r3
 80002ea:	f000 fc79 	bl	8000be0 <HAL_RCC_OscConfig>
 80002ee:	4603      	mov	r3, r0
 80002f0:	2b00      	cmp	r3, #0
 80002f2:	d001      	beq.n	80002f8 <SystemClock_Config+0x74>
  {
    Error_Handler();
 80002f4:	f000 f82a 	bl	800034c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80002f8:	230f      	movs	r3, #15
 80002fa:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80002fc:	2303      	movs	r3, #3
 80002fe:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000300:	2300      	movs	r3, #0
 8000302:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000304:	2300      	movs	r3, #0
 8000306:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000308:	2300      	movs	r3, #0
 800030a:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800030c:	463b      	mov	r3, r7
 800030e:	2104      	movs	r1, #4
 8000310:	4618      	mov	r0, r3
 8000312:	f001 f841 	bl	8001398 <HAL_RCC_ClockConfig>
 8000316:	4603      	mov	r3, r0
 8000318:	2b00      	cmp	r3, #0
 800031a:	d001      	beq.n	8000320 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 800031c:	f000 f816 	bl	800034c <Error_Handler>
  }
}
 8000320:	bf00      	nop
 8000322:	3758      	adds	r7, #88	@ 0x58
 8000324:	46bd      	mov	sp, r7
 8000326:	bd80      	pop	{r7, pc}

08000328 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000328:	b580      	push	{r7, lr}
 800032a:	b082      	sub	sp, #8
 800032c:	af00      	add	r7, sp, #0
 800032e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 8000330:	687b      	ldr	r3, [r7, #4]
 8000332:	681b      	ldr	r3, [r3, #0]
 8000334:	4a04      	ldr	r2, [pc, #16]	@ (8000348 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000336:	4293      	cmp	r3, r2
 8000338:	d101      	bne.n	800033e <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 800033a:	f000 f929 	bl	8000590 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800033e:	bf00      	nop
 8000340:	3708      	adds	r7, #8
 8000342:	46bd      	mov	sp, r7
 8000344:	bd80      	pop	{r7, pc}
 8000346:	bf00      	nop
 8000348:	40001000 	.word	0x40001000

0800034c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800034c:	b480      	push	{r7}
 800034e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000350:	b672      	cpsid	i
}
 8000352:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000354:	bf00      	nop
 8000356:	e7fd      	b.n	8000354 <Error_Handler+0x8>

08000358 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000358:	b580      	push	{r7, lr}
 800035a:	b082      	sub	sp, #8
 800035c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800035e:	4b11      	ldr	r3, [pc, #68]	@ (80003a4 <HAL_MspInit+0x4c>)
 8000360:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000362:	4a10      	ldr	r2, [pc, #64]	@ (80003a4 <HAL_MspInit+0x4c>)
 8000364:	f043 0301 	orr.w	r3, r3, #1
 8000368:	6613      	str	r3, [r2, #96]	@ 0x60
 800036a:	4b0e      	ldr	r3, [pc, #56]	@ (80003a4 <HAL_MspInit+0x4c>)
 800036c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800036e:	f003 0301 	and.w	r3, r3, #1
 8000372:	607b      	str	r3, [r7, #4]
 8000374:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000376:	4b0b      	ldr	r3, [pc, #44]	@ (80003a4 <HAL_MspInit+0x4c>)
 8000378:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800037a:	4a0a      	ldr	r2, [pc, #40]	@ (80003a4 <HAL_MspInit+0x4c>)
 800037c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000380:	6593      	str	r3, [r2, #88]	@ 0x58
 8000382:	4b08      	ldr	r3, [pc, #32]	@ (80003a4 <HAL_MspInit+0x4c>)
 8000384:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000386:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800038a:	603b      	str	r3, [r7, #0]
 800038c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800038e:	2200      	movs	r2, #0
 8000390:	210f      	movs	r1, #15
 8000392:	f06f 0001 	mvn.w	r0, #1
 8000396:	f000 f9d3 	bl	8000740 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800039a:	bf00      	nop
 800039c:	3708      	adds	r7, #8
 800039e:	46bd      	mov	sp, r7
 80003a0:	bd80      	pop	{r7, pc}
 80003a2:	bf00      	nop
 80003a4:	40021000 	.word	0x40021000

080003a8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80003a8:	b580      	push	{r7, lr}
 80003aa:	b08e      	sub	sp, #56	@ 0x38
 80003ac:	af00      	add	r7, sp, #0
 80003ae:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler;
  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status = HAL_OK;
 80003b0:	2300      	movs	r3, #0
 80003b2:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 80003b6:	4b34      	ldr	r3, [pc, #208]	@ (8000488 <HAL_InitTick+0xe0>)
 80003b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80003ba:	4a33      	ldr	r2, [pc, #204]	@ (8000488 <HAL_InitTick+0xe0>)
 80003bc:	f043 0310 	orr.w	r3, r3, #16
 80003c0:	6593      	str	r3, [r2, #88]	@ 0x58
 80003c2:	4b31      	ldr	r3, [pc, #196]	@ (8000488 <HAL_InitTick+0xe0>)
 80003c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80003c6:	f003 0310 	and.w	r3, r3, #16
 80003ca:	60fb      	str	r3, [r7, #12]
 80003cc:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80003ce:	f107 0210 	add.w	r2, r7, #16
 80003d2:	f107 0314 	add.w	r3, r7, #20
 80003d6:	4611      	mov	r1, r2
 80003d8:	4618      	mov	r0, r3
 80003da:	f001 f98b 	bl	80016f4 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 80003de:	6a3b      	ldr	r3, [r7, #32]
 80003e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 80003e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80003e4:	2b00      	cmp	r3, #0
 80003e6:	d103      	bne.n	80003f0 <HAL_InitTick+0x48>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 80003e8:	f001 f96e 	bl	80016c8 <HAL_RCC_GetPCLK1Freq>
 80003ec:	6378      	str	r0, [r7, #52]	@ 0x34
 80003ee:	e004      	b.n	80003fa <HAL_InitTick+0x52>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 80003f0:	f001 f96a 	bl	80016c8 <HAL_RCC_GetPCLK1Freq>
 80003f4:	4603      	mov	r3, r0
 80003f6:	005b      	lsls	r3, r3, #1
 80003f8:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80003fa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80003fc:	4a23      	ldr	r2, [pc, #140]	@ (800048c <HAL_InitTick+0xe4>)
 80003fe:	fba2 2303 	umull	r2, r3, r2, r3
 8000402:	0c9b      	lsrs	r3, r3, #18
 8000404:	3b01      	subs	r3, #1
 8000406:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8000408:	4b21      	ldr	r3, [pc, #132]	@ (8000490 <HAL_InitTick+0xe8>)
 800040a:	4a22      	ldr	r2, [pc, #136]	@ (8000494 <HAL_InitTick+0xec>)
 800040c:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 800040e:	4b20      	ldr	r3, [pc, #128]	@ (8000490 <HAL_InitTick+0xe8>)
 8000410:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000414:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8000416:	4a1e      	ldr	r2, [pc, #120]	@ (8000490 <HAL_InitTick+0xe8>)
 8000418:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800041a:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 800041c:	4b1c      	ldr	r3, [pc, #112]	@ (8000490 <HAL_InitTick+0xe8>)
 800041e:	2200      	movs	r2, #0
 8000420:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000422:	4b1b      	ldr	r3, [pc, #108]	@ (8000490 <HAL_InitTick+0xe8>)
 8000424:	2200      	movs	r2, #0
 8000426:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000428:	4b19      	ldr	r3, [pc, #100]	@ (8000490 <HAL_InitTick+0xe8>)
 800042a:	2200      	movs	r2, #0
 800042c:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 800042e:	4818      	ldr	r0, [pc, #96]	@ (8000490 <HAL_InitTick+0xe8>)
 8000430:	f001 f9f2 	bl	8001818 <HAL_TIM_Base_Init>
 8000434:	4603      	mov	r3, r0
 8000436:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 800043a:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800043e:	2b00      	cmp	r3, #0
 8000440:	d11b      	bne.n	800047a <HAL_InitTick+0xd2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8000442:	4813      	ldr	r0, [pc, #76]	@ (8000490 <HAL_InitTick+0xe8>)
 8000444:	f001 fa4a 	bl	80018dc <HAL_TIM_Base_Start_IT>
 8000448:	4603      	mov	r3, r0
 800044a:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 800044e:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000452:	2b00      	cmp	r3, #0
 8000454:	d111      	bne.n	800047a <HAL_InitTick+0xd2>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8000456:	2036      	movs	r0, #54	@ 0x36
 8000458:	f000 f98e 	bl	8000778 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800045c:	687b      	ldr	r3, [r7, #4]
 800045e:	2b0f      	cmp	r3, #15
 8000460:	d808      	bhi.n	8000474 <HAL_InitTick+0xcc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8000462:	2200      	movs	r2, #0
 8000464:	6879      	ldr	r1, [r7, #4]
 8000466:	2036      	movs	r0, #54	@ 0x36
 8000468:	f000 f96a 	bl	8000740 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800046c:	4a0a      	ldr	r2, [pc, #40]	@ (8000498 <HAL_InitTick+0xf0>)
 800046e:	687b      	ldr	r3, [r7, #4]
 8000470:	6013      	str	r3, [r2, #0]
 8000472:	e002      	b.n	800047a <HAL_InitTick+0xd2>
      }
      else
      {
        status = HAL_ERROR;
 8000474:	2301      	movs	r3, #1
 8000476:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 800047a:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 800047e:	4618      	mov	r0, r3
 8000480:	3738      	adds	r7, #56	@ 0x38
 8000482:	46bd      	mov	sp, r7
 8000484:	bd80      	pop	{r7, pc}
 8000486:	bf00      	nop
 8000488:	40021000 	.word	0x40021000
 800048c:	431bde83 	.word	0x431bde83
 8000490:	20000030 	.word	0x20000030
 8000494:	40001000 	.word	0x40001000
 8000498:	20000004 	.word	0x20000004

0800049c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800049c:	b480      	push	{r7}
 800049e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80004a0:	bf00      	nop
 80004a2:	e7fd      	b.n	80004a0 <NMI_Handler+0x4>

080004a4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80004a4:	b480      	push	{r7}
 80004a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80004a8:	bf00      	nop
 80004aa:	e7fd      	b.n	80004a8 <HardFault_Handler+0x4>

080004ac <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80004ac:	b480      	push	{r7}
 80004ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80004b0:	bf00      	nop
 80004b2:	e7fd      	b.n	80004b0 <MemManage_Handler+0x4>

080004b4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80004b4:	b480      	push	{r7}
 80004b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80004b8:	bf00      	nop
 80004ba:	e7fd      	b.n	80004b8 <BusFault_Handler+0x4>

080004bc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80004bc:	b480      	push	{r7}
 80004be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80004c0:	bf00      	nop
 80004c2:	e7fd      	b.n	80004c0 <UsageFault_Handler+0x4>

080004c4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80004c4:	b480      	push	{r7}
 80004c6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80004c8:	bf00      	nop
 80004ca:	46bd      	mov	sp, r7
 80004cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004d0:	4770      	bx	lr
	...

080004d4 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80004d4:	b580      	push	{r7, lr}
 80004d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80004d8:	4802      	ldr	r0, [pc, #8]	@ (80004e4 <TIM6_DAC_IRQHandler+0x10>)
 80004da:	f001 fa6f 	bl	80019bc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80004de:	bf00      	nop
 80004e0:	bd80      	pop	{r7, pc}
 80004e2:	bf00      	nop
 80004e4:	20000030 	.word	0x20000030

080004e8 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80004e8:	b480      	push	{r7}
 80004ea:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80004ec:	4b06      	ldr	r3, [pc, #24]	@ (8000508 <SystemInit+0x20>)
 80004ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80004f2:	4a05      	ldr	r2, [pc, #20]	@ (8000508 <SystemInit+0x20>)
 80004f4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80004f8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 80004fc:	bf00      	nop
 80004fe:	46bd      	mov	sp, r7
 8000500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000504:	4770      	bx	lr
 8000506:	bf00      	nop
 8000508:	e000ed00 	.word	0xe000ed00

0800050c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 800050c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000544 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000510:	f7ff ffea 	bl	80004e8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000514:	480c      	ldr	r0, [pc, #48]	@ (8000548 <LoopForever+0x6>)
  ldr r1, =_edata
 8000516:	490d      	ldr	r1, [pc, #52]	@ (800054c <LoopForever+0xa>)
  ldr r2, =_sidata
 8000518:	4a0d      	ldr	r2, [pc, #52]	@ (8000550 <LoopForever+0xe>)
  movs r3, #0
 800051a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800051c:	e002      	b.n	8000524 <LoopCopyDataInit>

0800051e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800051e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000520:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000522:	3304      	adds	r3, #4

08000524 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000524:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000526:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000528:	d3f9      	bcc.n	800051e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800052a:	4a0a      	ldr	r2, [pc, #40]	@ (8000554 <LoopForever+0x12>)
  ldr r4, =_ebss
 800052c:	4c0a      	ldr	r4, [pc, #40]	@ (8000558 <LoopForever+0x16>)
  movs r3, #0
 800052e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000530:	e001      	b.n	8000536 <LoopFillZerobss>

08000532 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000532:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000534:	3204      	adds	r2, #4

08000536 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000536:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000538:	d3fb      	bcc.n	8000532 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800053a:	f004 f9fd 	bl	8004938 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800053e:	f7ff fe91 	bl	8000264 <main>

08000542 <LoopForever>:

LoopForever:
    b LoopForever
 8000542:	e7fe      	b.n	8000542 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000544:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8000548:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800054c:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 8000550:	08004a4c 	.word	0x08004a4c
  ldr r2, =_sbss
 8000554:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 8000558:	20001988 	.word	0x20001988

0800055c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800055c:	e7fe      	b.n	800055c <ADC1_2_IRQHandler>

0800055e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800055e:	b580      	push	{r7, lr}
 8000560:	b082      	sub	sp, #8
 8000562:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000564:	2300      	movs	r3, #0
 8000566:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000568:	2003      	movs	r0, #3
 800056a:	f000 f8de 	bl	800072a <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800056e:	200f      	movs	r0, #15
 8000570:	f7ff ff1a 	bl	80003a8 <HAL_InitTick>
 8000574:	4603      	mov	r3, r0
 8000576:	2b00      	cmp	r3, #0
 8000578:	d002      	beq.n	8000580 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800057a:	2301      	movs	r3, #1
 800057c:	71fb      	strb	r3, [r7, #7]
 800057e:	e001      	b.n	8000584 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000580:	f7ff feea 	bl	8000358 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000584:	79fb      	ldrb	r3, [r7, #7]
}
 8000586:	4618      	mov	r0, r3
 8000588:	3708      	adds	r7, #8
 800058a:	46bd      	mov	sp, r7
 800058c:	bd80      	pop	{r7, pc}
	...

08000590 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000590:	b480      	push	{r7}
 8000592:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000594:	4b06      	ldr	r3, [pc, #24]	@ (80005b0 <HAL_IncTick+0x20>)
 8000596:	781b      	ldrb	r3, [r3, #0]
 8000598:	461a      	mov	r2, r3
 800059a:	4b06      	ldr	r3, [pc, #24]	@ (80005b4 <HAL_IncTick+0x24>)
 800059c:	681b      	ldr	r3, [r3, #0]
 800059e:	4413      	add	r3, r2
 80005a0:	4a04      	ldr	r2, [pc, #16]	@ (80005b4 <HAL_IncTick+0x24>)
 80005a2:	6013      	str	r3, [r2, #0]
}
 80005a4:	bf00      	nop
 80005a6:	46bd      	mov	sp, r7
 80005a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005ac:	4770      	bx	lr
 80005ae:	bf00      	nop
 80005b0:	20000008 	.word	0x20000008
 80005b4:	2000007c 	.word	0x2000007c

080005b8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80005b8:	b480      	push	{r7}
 80005ba:	af00      	add	r7, sp, #0
  return uwTick;
 80005bc:	4b03      	ldr	r3, [pc, #12]	@ (80005cc <HAL_GetTick+0x14>)
 80005be:	681b      	ldr	r3, [r3, #0]
}
 80005c0:	4618      	mov	r0, r3
 80005c2:	46bd      	mov	sp, r7
 80005c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005c8:	4770      	bx	lr
 80005ca:	bf00      	nop
 80005cc:	2000007c 	.word	0x2000007c

080005d0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80005d0:	b480      	push	{r7}
 80005d2:	b085      	sub	sp, #20
 80005d4:	af00      	add	r7, sp, #0
 80005d6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80005d8:	687b      	ldr	r3, [r7, #4]
 80005da:	f003 0307 	and.w	r3, r3, #7
 80005de:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80005e0:	4b0c      	ldr	r3, [pc, #48]	@ (8000614 <__NVIC_SetPriorityGrouping+0x44>)
 80005e2:	68db      	ldr	r3, [r3, #12]
 80005e4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80005e6:	68ba      	ldr	r2, [r7, #8]
 80005e8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80005ec:	4013      	ands	r3, r2
 80005ee:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80005f0:	68fb      	ldr	r3, [r7, #12]
 80005f2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80005f4:	68bb      	ldr	r3, [r7, #8]
 80005f6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80005f8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80005fc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000600:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000602:	4a04      	ldr	r2, [pc, #16]	@ (8000614 <__NVIC_SetPriorityGrouping+0x44>)
 8000604:	68bb      	ldr	r3, [r7, #8]
 8000606:	60d3      	str	r3, [r2, #12]
}
 8000608:	bf00      	nop
 800060a:	3714      	adds	r7, #20
 800060c:	46bd      	mov	sp, r7
 800060e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000612:	4770      	bx	lr
 8000614:	e000ed00 	.word	0xe000ed00

08000618 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000618:	b480      	push	{r7}
 800061a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800061c:	4b04      	ldr	r3, [pc, #16]	@ (8000630 <__NVIC_GetPriorityGrouping+0x18>)
 800061e:	68db      	ldr	r3, [r3, #12]
 8000620:	0a1b      	lsrs	r3, r3, #8
 8000622:	f003 0307 	and.w	r3, r3, #7
}
 8000626:	4618      	mov	r0, r3
 8000628:	46bd      	mov	sp, r7
 800062a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800062e:	4770      	bx	lr
 8000630:	e000ed00 	.word	0xe000ed00

08000634 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000634:	b480      	push	{r7}
 8000636:	b083      	sub	sp, #12
 8000638:	af00      	add	r7, sp, #0
 800063a:	4603      	mov	r3, r0
 800063c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800063e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000642:	2b00      	cmp	r3, #0
 8000644:	db0b      	blt.n	800065e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000646:	79fb      	ldrb	r3, [r7, #7]
 8000648:	f003 021f 	and.w	r2, r3, #31
 800064c:	4907      	ldr	r1, [pc, #28]	@ (800066c <__NVIC_EnableIRQ+0x38>)
 800064e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000652:	095b      	lsrs	r3, r3, #5
 8000654:	2001      	movs	r0, #1
 8000656:	fa00 f202 	lsl.w	r2, r0, r2
 800065a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800065e:	bf00      	nop
 8000660:	370c      	adds	r7, #12
 8000662:	46bd      	mov	sp, r7
 8000664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000668:	4770      	bx	lr
 800066a:	bf00      	nop
 800066c:	e000e100 	.word	0xe000e100

08000670 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000670:	b480      	push	{r7}
 8000672:	b083      	sub	sp, #12
 8000674:	af00      	add	r7, sp, #0
 8000676:	4603      	mov	r3, r0
 8000678:	6039      	str	r1, [r7, #0]
 800067a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800067c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000680:	2b00      	cmp	r3, #0
 8000682:	db0a      	blt.n	800069a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000684:	683b      	ldr	r3, [r7, #0]
 8000686:	b2da      	uxtb	r2, r3
 8000688:	490c      	ldr	r1, [pc, #48]	@ (80006bc <__NVIC_SetPriority+0x4c>)
 800068a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800068e:	0112      	lsls	r2, r2, #4
 8000690:	b2d2      	uxtb	r2, r2
 8000692:	440b      	add	r3, r1
 8000694:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000698:	e00a      	b.n	80006b0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800069a:	683b      	ldr	r3, [r7, #0]
 800069c:	b2da      	uxtb	r2, r3
 800069e:	4908      	ldr	r1, [pc, #32]	@ (80006c0 <__NVIC_SetPriority+0x50>)
 80006a0:	79fb      	ldrb	r3, [r7, #7]
 80006a2:	f003 030f 	and.w	r3, r3, #15
 80006a6:	3b04      	subs	r3, #4
 80006a8:	0112      	lsls	r2, r2, #4
 80006aa:	b2d2      	uxtb	r2, r2
 80006ac:	440b      	add	r3, r1
 80006ae:	761a      	strb	r2, [r3, #24]
}
 80006b0:	bf00      	nop
 80006b2:	370c      	adds	r7, #12
 80006b4:	46bd      	mov	sp, r7
 80006b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006ba:	4770      	bx	lr
 80006bc:	e000e100 	.word	0xe000e100
 80006c0:	e000ed00 	.word	0xe000ed00

080006c4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80006c4:	b480      	push	{r7}
 80006c6:	b089      	sub	sp, #36	@ 0x24
 80006c8:	af00      	add	r7, sp, #0
 80006ca:	60f8      	str	r0, [r7, #12]
 80006cc:	60b9      	str	r1, [r7, #8]
 80006ce:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80006d0:	68fb      	ldr	r3, [r7, #12]
 80006d2:	f003 0307 	and.w	r3, r3, #7
 80006d6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80006d8:	69fb      	ldr	r3, [r7, #28]
 80006da:	f1c3 0307 	rsb	r3, r3, #7
 80006de:	2b04      	cmp	r3, #4
 80006e0:	bf28      	it	cs
 80006e2:	2304      	movcs	r3, #4
 80006e4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80006e6:	69fb      	ldr	r3, [r7, #28]
 80006e8:	3304      	adds	r3, #4
 80006ea:	2b06      	cmp	r3, #6
 80006ec:	d902      	bls.n	80006f4 <NVIC_EncodePriority+0x30>
 80006ee:	69fb      	ldr	r3, [r7, #28]
 80006f0:	3b03      	subs	r3, #3
 80006f2:	e000      	b.n	80006f6 <NVIC_EncodePriority+0x32>
 80006f4:	2300      	movs	r3, #0
 80006f6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80006f8:	f04f 32ff 	mov.w	r2, #4294967295
 80006fc:	69bb      	ldr	r3, [r7, #24]
 80006fe:	fa02 f303 	lsl.w	r3, r2, r3
 8000702:	43da      	mvns	r2, r3
 8000704:	68bb      	ldr	r3, [r7, #8]
 8000706:	401a      	ands	r2, r3
 8000708:	697b      	ldr	r3, [r7, #20]
 800070a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800070c:	f04f 31ff 	mov.w	r1, #4294967295
 8000710:	697b      	ldr	r3, [r7, #20]
 8000712:	fa01 f303 	lsl.w	r3, r1, r3
 8000716:	43d9      	mvns	r1, r3
 8000718:	687b      	ldr	r3, [r7, #4]
 800071a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800071c:	4313      	orrs	r3, r2
         );
}
 800071e:	4618      	mov	r0, r3
 8000720:	3724      	adds	r7, #36	@ 0x24
 8000722:	46bd      	mov	sp, r7
 8000724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000728:	4770      	bx	lr

0800072a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800072a:	b580      	push	{r7, lr}
 800072c:	b082      	sub	sp, #8
 800072e:	af00      	add	r7, sp, #0
 8000730:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000732:	6878      	ldr	r0, [r7, #4]
 8000734:	f7ff ff4c 	bl	80005d0 <__NVIC_SetPriorityGrouping>
}
 8000738:	bf00      	nop
 800073a:	3708      	adds	r7, #8
 800073c:	46bd      	mov	sp, r7
 800073e:	bd80      	pop	{r7, pc}

08000740 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000740:	b580      	push	{r7, lr}
 8000742:	b086      	sub	sp, #24
 8000744:	af00      	add	r7, sp, #0
 8000746:	4603      	mov	r3, r0
 8000748:	60b9      	str	r1, [r7, #8]
 800074a:	607a      	str	r2, [r7, #4]
 800074c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800074e:	2300      	movs	r3, #0
 8000750:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000752:	f7ff ff61 	bl	8000618 <__NVIC_GetPriorityGrouping>
 8000756:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000758:	687a      	ldr	r2, [r7, #4]
 800075a:	68b9      	ldr	r1, [r7, #8]
 800075c:	6978      	ldr	r0, [r7, #20]
 800075e:	f7ff ffb1 	bl	80006c4 <NVIC_EncodePriority>
 8000762:	4602      	mov	r2, r0
 8000764:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000768:	4611      	mov	r1, r2
 800076a:	4618      	mov	r0, r3
 800076c:	f7ff ff80 	bl	8000670 <__NVIC_SetPriority>
}
 8000770:	bf00      	nop
 8000772:	3718      	adds	r7, #24
 8000774:	46bd      	mov	sp, r7
 8000776:	bd80      	pop	{r7, pc}

08000778 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000778:	b580      	push	{r7, lr}
 800077a:	b082      	sub	sp, #8
 800077c:	af00      	add	r7, sp, #0
 800077e:	4603      	mov	r3, r0
 8000780:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000782:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000786:	4618      	mov	r0, r3
 8000788:	f7ff ff54 	bl	8000634 <__NVIC_EnableIRQ>
}
 800078c:	bf00      	nop
 800078e:	3708      	adds	r7, #8
 8000790:	46bd      	mov	sp, r7
 8000792:	bd80      	pop	{r7, pc}

08000794 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000794:	b480      	push	{r7}
 8000796:	b087      	sub	sp, #28
 8000798:	af00      	add	r7, sp, #0
 800079a:	6078      	str	r0, [r7, #4]
 800079c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800079e:	2300      	movs	r3, #0
 80007a0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80007a2:	e17f      	b.n	8000aa4 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80007a4:	683b      	ldr	r3, [r7, #0]
 80007a6:	681a      	ldr	r2, [r3, #0]
 80007a8:	2101      	movs	r1, #1
 80007aa:	697b      	ldr	r3, [r7, #20]
 80007ac:	fa01 f303 	lsl.w	r3, r1, r3
 80007b0:	4013      	ands	r3, r2
 80007b2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80007b4:	68fb      	ldr	r3, [r7, #12]
 80007b6:	2b00      	cmp	r3, #0
 80007b8:	f000 8171 	beq.w	8000a9e <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80007bc:	683b      	ldr	r3, [r7, #0]
 80007be:	685b      	ldr	r3, [r3, #4]
 80007c0:	f003 0303 	and.w	r3, r3, #3
 80007c4:	2b01      	cmp	r3, #1
 80007c6:	d005      	beq.n	80007d4 <HAL_GPIO_Init+0x40>
 80007c8:	683b      	ldr	r3, [r7, #0]
 80007ca:	685b      	ldr	r3, [r3, #4]
 80007cc:	f003 0303 	and.w	r3, r3, #3
 80007d0:	2b02      	cmp	r3, #2
 80007d2:	d130      	bne.n	8000836 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80007d4:	687b      	ldr	r3, [r7, #4]
 80007d6:	689b      	ldr	r3, [r3, #8]
 80007d8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80007da:	697b      	ldr	r3, [r7, #20]
 80007dc:	005b      	lsls	r3, r3, #1
 80007de:	2203      	movs	r2, #3
 80007e0:	fa02 f303 	lsl.w	r3, r2, r3
 80007e4:	43db      	mvns	r3, r3
 80007e6:	693a      	ldr	r2, [r7, #16]
 80007e8:	4013      	ands	r3, r2
 80007ea:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80007ec:	683b      	ldr	r3, [r7, #0]
 80007ee:	68da      	ldr	r2, [r3, #12]
 80007f0:	697b      	ldr	r3, [r7, #20]
 80007f2:	005b      	lsls	r3, r3, #1
 80007f4:	fa02 f303 	lsl.w	r3, r2, r3
 80007f8:	693a      	ldr	r2, [r7, #16]
 80007fa:	4313      	orrs	r3, r2
 80007fc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80007fe:	687b      	ldr	r3, [r7, #4]
 8000800:	693a      	ldr	r2, [r7, #16]
 8000802:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000804:	687b      	ldr	r3, [r7, #4]
 8000806:	685b      	ldr	r3, [r3, #4]
 8000808:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800080a:	2201      	movs	r2, #1
 800080c:	697b      	ldr	r3, [r7, #20]
 800080e:	fa02 f303 	lsl.w	r3, r2, r3
 8000812:	43db      	mvns	r3, r3
 8000814:	693a      	ldr	r2, [r7, #16]
 8000816:	4013      	ands	r3, r2
 8000818:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800081a:	683b      	ldr	r3, [r7, #0]
 800081c:	685b      	ldr	r3, [r3, #4]
 800081e:	091b      	lsrs	r3, r3, #4
 8000820:	f003 0201 	and.w	r2, r3, #1
 8000824:	697b      	ldr	r3, [r7, #20]
 8000826:	fa02 f303 	lsl.w	r3, r2, r3
 800082a:	693a      	ldr	r2, [r7, #16]
 800082c:	4313      	orrs	r3, r2
 800082e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000830:	687b      	ldr	r3, [r7, #4]
 8000832:	693a      	ldr	r2, [r7, #16]
 8000834:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8000836:	683b      	ldr	r3, [r7, #0]
 8000838:	685b      	ldr	r3, [r3, #4]
 800083a:	f003 0303 	and.w	r3, r3, #3
 800083e:	2b03      	cmp	r3, #3
 8000840:	d118      	bne.n	8000874 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8000842:	687b      	ldr	r3, [r7, #4]
 8000844:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000846:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8000848:	2201      	movs	r2, #1
 800084a:	697b      	ldr	r3, [r7, #20]
 800084c:	fa02 f303 	lsl.w	r3, r2, r3
 8000850:	43db      	mvns	r3, r3
 8000852:	693a      	ldr	r2, [r7, #16]
 8000854:	4013      	ands	r3, r2
 8000856:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8000858:	683b      	ldr	r3, [r7, #0]
 800085a:	685b      	ldr	r3, [r3, #4]
 800085c:	08db      	lsrs	r3, r3, #3
 800085e:	f003 0201 	and.w	r2, r3, #1
 8000862:	697b      	ldr	r3, [r7, #20]
 8000864:	fa02 f303 	lsl.w	r3, r2, r3
 8000868:	693a      	ldr	r2, [r7, #16]
 800086a:	4313      	orrs	r3, r2
 800086c:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 800086e:	687b      	ldr	r3, [r7, #4]
 8000870:	693a      	ldr	r2, [r7, #16]
 8000872:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000874:	683b      	ldr	r3, [r7, #0]
 8000876:	685b      	ldr	r3, [r3, #4]
 8000878:	f003 0303 	and.w	r3, r3, #3
 800087c:	2b03      	cmp	r3, #3
 800087e:	d017      	beq.n	80008b0 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8000880:	687b      	ldr	r3, [r7, #4]
 8000882:	68db      	ldr	r3, [r3, #12]
 8000884:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000886:	697b      	ldr	r3, [r7, #20]
 8000888:	005b      	lsls	r3, r3, #1
 800088a:	2203      	movs	r2, #3
 800088c:	fa02 f303 	lsl.w	r3, r2, r3
 8000890:	43db      	mvns	r3, r3
 8000892:	693a      	ldr	r2, [r7, #16]
 8000894:	4013      	ands	r3, r2
 8000896:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000898:	683b      	ldr	r3, [r7, #0]
 800089a:	689a      	ldr	r2, [r3, #8]
 800089c:	697b      	ldr	r3, [r7, #20]
 800089e:	005b      	lsls	r3, r3, #1
 80008a0:	fa02 f303 	lsl.w	r3, r2, r3
 80008a4:	693a      	ldr	r2, [r7, #16]
 80008a6:	4313      	orrs	r3, r2
 80008a8:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80008aa:	687b      	ldr	r3, [r7, #4]
 80008ac:	693a      	ldr	r2, [r7, #16]
 80008ae:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80008b0:	683b      	ldr	r3, [r7, #0]
 80008b2:	685b      	ldr	r3, [r3, #4]
 80008b4:	f003 0303 	and.w	r3, r3, #3
 80008b8:	2b02      	cmp	r3, #2
 80008ba:	d123      	bne.n	8000904 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80008bc:	697b      	ldr	r3, [r7, #20]
 80008be:	08da      	lsrs	r2, r3, #3
 80008c0:	687b      	ldr	r3, [r7, #4]
 80008c2:	3208      	adds	r2, #8
 80008c4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80008c8:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80008ca:	697b      	ldr	r3, [r7, #20]
 80008cc:	f003 0307 	and.w	r3, r3, #7
 80008d0:	009b      	lsls	r3, r3, #2
 80008d2:	220f      	movs	r2, #15
 80008d4:	fa02 f303 	lsl.w	r3, r2, r3
 80008d8:	43db      	mvns	r3, r3
 80008da:	693a      	ldr	r2, [r7, #16]
 80008dc:	4013      	ands	r3, r2
 80008de:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80008e0:	683b      	ldr	r3, [r7, #0]
 80008e2:	691a      	ldr	r2, [r3, #16]
 80008e4:	697b      	ldr	r3, [r7, #20]
 80008e6:	f003 0307 	and.w	r3, r3, #7
 80008ea:	009b      	lsls	r3, r3, #2
 80008ec:	fa02 f303 	lsl.w	r3, r2, r3
 80008f0:	693a      	ldr	r2, [r7, #16]
 80008f2:	4313      	orrs	r3, r2
 80008f4:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80008f6:	697b      	ldr	r3, [r7, #20]
 80008f8:	08da      	lsrs	r2, r3, #3
 80008fa:	687b      	ldr	r3, [r7, #4]
 80008fc:	3208      	adds	r2, #8
 80008fe:	6939      	ldr	r1, [r7, #16]
 8000900:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000904:	687b      	ldr	r3, [r7, #4]
 8000906:	681b      	ldr	r3, [r3, #0]
 8000908:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800090a:	697b      	ldr	r3, [r7, #20]
 800090c:	005b      	lsls	r3, r3, #1
 800090e:	2203      	movs	r2, #3
 8000910:	fa02 f303 	lsl.w	r3, r2, r3
 8000914:	43db      	mvns	r3, r3
 8000916:	693a      	ldr	r2, [r7, #16]
 8000918:	4013      	ands	r3, r2
 800091a:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800091c:	683b      	ldr	r3, [r7, #0]
 800091e:	685b      	ldr	r3, [r3, #4]
 8000920:	f003 0203 	and.w	r2, r3, #3
 8000924:	697b      	ldr	r3, [r7, #20]
 8000926:	005b      	lsls	r3, r3, #1
 8000928:	fa02 f303 	lsl.w	r3, r2, r3
 800092c:	693a      	ldr	r2, [r7, #16]
 800092e:	4313      	orrs	r3, r2
 8000930:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000932:	687b      	ldr	r3, [r7, #4]
 8000934:	693a      	ldr	r2, [r7, #16]
 8000936:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000938:	683b      	ldr	r3, [r7, #0]
 800093a:	685b      	ldr	r3, [r3, #4]
 800093c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8000940:	2b00      	cmp	r3, #0
 8000942:	f000 80ac 	beq.w	8000a9e <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000946:	4b5f      	ldr	r3, [pc, #380]	@ (8000ac4 <HAL_GPIO_Init+0x330>)
 8000948:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800094a:	4a5e      	ldr	r2, [pc, #376]	@ (8000ac4 <HAL_GPIO_Init+0x330>)
 800094c:	f043 0301 	orr.w	r3, r3, #1
 8000950:	6613      	str	r3, [r2, #96]	@ 0x60
 8000952:	4b5c      	ldr	r3, [pc, #368]	@ (8000ac4 <HAL_GPIO_Init+0x330>)
 8000954:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000956:	f003 0301 	and.w	r3, r3, #1
 800095a:	60bb      	str	r3, [r7, #8]
 800095c:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800095e:	4a5a      	ldr	r2, [pc, #360]	@ (8000ac8 <HAL_GPIO_Init+0x334>)
 8000960:	697b      	ldr	r3, [r7, #20]
 8000962:	089b      	lsrs	r3, r3, #2
 8000964:	3302      	adds	r3, #2
 8000966:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800096a:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800096c:	697b      	ldr	r3, [r7, #20]
 800096e:	f003 0303 	and.w	r3, r3, #3
 8000972:	009b      	lsls	r3, r3, #2
 8000974:	220f      	movs	r2, #15
 8000976:	fa02 f303 	lsl.w	r3, r2, r3
 800097a:	43db      	mvns	r3, r3
 800097c:	693a      	ldr	r2, [r7, #16]
 800097e:	4013      	ands	r3, r2
 8000980:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000982:	687b      	ldr	r3, [r7, #4]
 8000984:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8000988:	d025      	beq.n	80009d6 <HAL_GPIO_Init+0x242>
 800098a:	687b      	ldr	r3, [r7, #4]
 800098c:	4a4f      	ldr	r2, [pc, #316]	@ (8000acc <HAL_GPIO_Init+0x338>)
 800098e:	4293      	cmp	r3, r2
 8000990:	d01f      	beq.n	80009d2 <HAL_GPIO_Init+0x23e>
 8000992:	687b      	ldr	r3, [r7, #4]
 8000994:	4a4e      	ldr	r2, [pc, #312]	@ (8000ad0 <HAL_GPIO_Init+0x33c>)
 8000996:	4293      	cmp	r3, r2
 8000998:	d019      	beq.n	80009ce <HAL_GPIO_Init+0x23a>
 800099a:	687b      	ldr	r3, [r7, #4]
 800099c:	4a4d      	ldr	r2, [pc, #308]	@ (8000ad4 <HAL_GPIO_Init+0x340>)
 800099e:	4293      	cmp	r3, r2
 80009a0:	d013      	beq.n	80009ca <HAL_GPIO_Init+0x236>
 80009a2:	687b      	ldr	r3, [r7, #4]
 80009a4:	4a4c      	ldr	r2, [pc, #304]	@ (8000ad8 <HAL_GPIO_Init+0x344>)
 80009a6:	4293      	cmp	r3, r2
 80009a8:	d00d      	beq.n	80009c6 <HAL_GPIO_Init+0x232>
 80009aa:	687b      	ldr	r3, [r7, #4]
 80009ac:	4a4b      	ldr	r2, [pc, #300]	@ (8000adc <HAL_GPIO_Init+0x348>)
 80009ae:	4293      	cmp	r3, r2
 80009b0:	d007      	beq.n	80009c2 <HAL_GPIO_Init+0x22e>
 80009b2:	687b      	ldr	r3, [r7, #4]
 80009b4:	4a4a      	ldr	r2, [pc, #296]	@ (8000ae0 <HAL_GPIO_Init+0x34c>)
 80009b6:	4293      	cmp	r3, r2
 80009b8:	d101      	bne.n	80009be <HAL_GPIO_Init+0x22a>
 80009ba:	2306      	movs	r3, #6
 80009bc:	e00c      	b.n	80009d8 <HAL_GPIO_Init+0x244>
 80009be:	2307      	movs	r3, #7
 80009c0:	e00a      	b.n	80009d8 <HAL_GPIO_Init+0x244>
 80009c2:	2305      	movs	r3, #5
 80009c4:	e008      	b.n	80009d8 <HAL_GPIO_Init+0x244>
 80009c6:	2304      	movs	r3, #4
 80009c8:	e006      	b.n	80009d8 <HAL_GPIO_Init+0x244>
 80009ca:	2303      	movs	r3, #3
 80009cc:	e004      	b.n	80009d8 <HAL_GPIO_Init+0x244>
 80009ce:	2302      	movs	r3, #2
 80009d0:	e002      	b.n	80009d8 <HAL_GPIO_Init+0x244>
 80009d2:	2301      	movs	r3, #1
 80009d4:	e000      	b.n	80009d8 <HAL_GPIO_Init+0x244>
 80009d6:	2300      	movs	r3, #0
 80009d8:	697a      	ldr	r2, [r7, #20]
 80009da:	f002 0203 	and.w	r2, r2, #3
 80009de:	0092      	lsls	r2, r2, #2
 80009e0:	4093      	lsls	r3, r2
 80009e2:	693a      	ldr	r2, [r7, #16]
 80009e4:	4313      	orrs	r3, r2
 80009e6:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80009e8:	4937      	ldr	r1, [pc, #220]	@ (8000ac8 <HAL_GPIO_Init+0x334>)
 80009ea:	697b      	ldr	r3, [r7, #20]
 80009ec:	089b      	lsrs	r3, r3, #2
 80009ee:	3302      	adds	r3, #2
 80009f0:	693a      	ldr	r2, [r7, #16]
 80009f2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80009f6:	4b3b      	ldr	r3, [pc, #236]	@ (8000ae4 <HAL_GPIO_Init+0x350>)
 80009f8:	689b      	ldr	r3, [r3, #8]
 80009fa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80009fc:	68fb      	ldr	r3, [r7, #12]
 80009fe:	43db      	mvns	r3, r3
 8000a00:	693a      	ldr	r2, [r7, #16]
 8000a02:	4013      	ands	r3, r2
 8000a04:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000a06:	683b      	ldr	r3, [r7, #0]
 8000a08:	685b      	ldr	r3, [r3, #4]
 8000a0a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000a0e:	2b00      	cmp	r3, #0
 8000a10:	d003      	beq.n	8000a1a <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8000a12:	693a      	ldr	r2, [r7, #16]
 8000a14:	68fb      	ldr	r3, [r7, #12]
 8000a16:	4313      	orrs	r3, r2
 8000a18:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8000a1a:	4a32      	ldr	r2, [pc, #200]	@ (8000ae4 <HAL_GPIO_Init+0x350>)
 8000a1c:	693b      	ldr	r3, [r7, #16]
 8000a1e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8000a20:	4b30      	ldr	r3, [pc, #192]	@ (8000ae4 <HAL_GPIO_Init+0x350>)
 8000a22:	68db      	ldr	r3, [r3, #12]
 8000a24:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000a26:	68fb      	ldr	r3, [r7, #12]
 8000a28:	43db      	mvns	r3, r3
 8000a2a:	693a      	ldr	r2, [r7, #16]
 8000a2c:	4013      	ands	r3, r2
 8000a2e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000a30:	683b      	ldr	r3, [r7, #0]
 8000a32:	685b      	ldr	r3, [r3, #4]
 8000a34:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000a38:	2b00      	cmp	r3, #0
 8000a3a:	d003      	beq.n	8000a44 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8000a3c:	693a      	ldr	r2, [r7, #16]
 8000a3e:	68fb      	ldr	r3, [r7, #12]
 8000a40:	4313      	orrs	r3, r2
 8000a42:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8000a44:	4a27      	ldr	r2, [pc, #156]	@ (8000ae4 <HAL_GPIO_Init+0x350>)
 8000a46:	693b      	ldr	r3, [r7, #16]
 8000a48:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8000a4a:	4b26      	ldr	r3, [pc, #152]	@ (8000ae4 <HAL_GPIO_Init+0x350>)
 8000a4c:	685b      	ldr	r3, [r3, #4]
 8000a4e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000a50:	68fb      	ldr	r3, [r7, #12]
 8000a52:	43db      	mvns	r3, r3
 8000a54:	693a      	ldr	r2, [r7, #16]
 8000a56:	4013      	ands	r3, r2
 8000a58:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000a5a:	683b      	ldr	r3, [r7, #0]
 8000a5c:	685b      	ldr	r3, [r3, #4]
 8000a5e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000a62:	2b00      	cmp	r3, #0
 8000a64:	d003      	beq.n	8000a6e <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8000a66:	693a      	ldr	r2, [r7, #16]
 8000a68:	68fb      	ldr	r3, [r7, #12]
 8000a6a:	4313      	orrs	r3, r2
 8000a6c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8000a6e:	4a1d      	ldr	r2, [pc, #116]	@ (8000ae4 <HAL_GPIO_Init+0x350>)
 8000a70:	693b      	ldr	r3, [r7, #16]
 8000a72:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8000a74:	4b1b      	ldr	r3, [pc, #108]	@ (8000ae4 <HAL_GPIO_Init+0x350>)
 8000a76:	681b      	ldr	r3, [r3, #0]
 8000a78:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000a7a:	68fb      	ldr	r3, [r7, #12]
 8000a7c:	43db      	mvns	r3, r3
 8000a7e:	693a      	ldr	r2, [r7, #16]
 8000a80:	4013      	ands	r3, r2
 8000a82:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000a84:	683b      	ldr	r3, [r7, #0]
 8000a86:	685b      	ldr	r3, [r3, #4]
 8000a88:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000a8c:	2b00      	cmp	r3, #0
 8000a8e:	d003      	beq.n	8000a98 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8000a90:	693a      	ldr	r2, [r7, #16]
 8000a92:	68fb      	ldr	r3, [r7, #12]
 8000a94:	4313      	orrs	r3, r2
 8000a96:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8000a98:	4a12      	ldr	r2, [pc, #72]	@ (8000ae4 <HAL_GPIO_Init+0x350>)
 8000a9a:	693b      	ldr	r3, [r7, #16]
 8000a9c:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8000a9e:	697b      	ldr	r3, [r7, #20]
 8000aa0:	3301      	adds	r3, #1
 8000aa2:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000aa4:	683b      	ldr	r3, [r7, #0]
 8000aa6:	681a      	ldr	r2, [r3, #0]
 8000aa8:	697b      	ldr	r3, [r7, #20]
 8000aaa:	fa22 f303 	lsr.w	r3, r2, r3
 8000aae:	2b00      	cmp	r3, #0
 8000ab0:	f47f ae78 	bne.w	80007a4 <HAL_GPIO_Init+0x10>
  }
}
 8000ab4:	bf00      	nop
 8000ab6:	bf00      	nop
 8000ab8:	371c      	adds	r7, #28
 8000aba:	46bd      	mov	sp, r7
 8000abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ac0:	4770      	bx	lr
 8000ac2:	bf00      	nop
 8000ac4:	40021000 	.word	0x40021000
 8000ac8:	40010000 	.word	0x40010000
 8000acc:	48000400 	.word	0x48000400
 8000ad0:	48000800 	.word	0x48000800
 8000ad4:	48000c00 	.word	0x48000c00
 8000ad8:	48001000 	.word	0x48001000
 8000adc:	48001400 	.word	0x48001400
 8000ae0:	48001800 	.word	0x48001800
 8000ae4:	40010400 	.word	0x40010400

08000ae8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000ae8:	b480      	push	{r7}
 8000aea:	b083      	sub	sp, #12
 8000aec:	af00      	add	r7, sp, #0
 8000aee:	6078      	str	r0, [r7, #4]
 8000af0:	460b      	mov	r3, r1
 8000af2:	807b      	strh	r3, [r7, #2]
 8000af4:	4613      	mov	r3, r2
 8000af6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000af8:	787b      	ldrb	r3, [r7, #1]
 8000afa:	2b00      	cmp	r3, #0
 8000afc:	d003      	beq.n	8000b06 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000afe:	887a      	ldrh	r2, [r7, #2]
 8000b00:	687b      	ldr	r3, [r7, #4]
 8000b02:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000b04:	e002      	b.n	8000b0c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000b06:	887a      	ldrh	r2, [r7, #2]
 8000b08:	687b      	ldr	r3, [r7, #4]
 8000b0a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8000b0c:	bf00      	nop
 8000b0e:	370c      	adds	r7, #12
 8000b10:	46bd      	mov	sp, r7
 8000b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b16:	4770      	bx	lr

08000b18 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8000b18:	b480      	push	{r7}
 8000b1a:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8000b1c:	4b04      	ldr	r3, [pc, #16]	@ (8000b30 <HAL_PWREx_GetVoltageRange+0x18>)
 8000b1e:	681b      	ldr	r3, [r3, #0]
 8000b20:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8000b24:	4618      	mov	r0, r3
 8000b26:	46bd      	mov	sp, r7
 8000b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b2c:	4770      	bx	lr
 8000b2e:	bf00      	nop
 8000b30:	40007000 	.word	0x40007000

08000b34 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8000b34:	b480      	push	{r7}
 8000b36:	b085      	sub	sp, #20
 8000b38:	af00      	add	r7, sp, #0
 8000b3a:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8000b3c:	687b      	ldr	r3, [r7, #4]
 8000b3e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8000b42:	d130      	bne.n	8000ba6 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8000b44:	4b23      	ldr	r3, [pc, #140]	@ (8000bd4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000b46:	681b      	ldr	r3, [r3, #0]
 8000b48:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8000b4c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8000b50:	d038      	beq.n	8000bc4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8000b52:	4b20      	ldr	r3, [pc, #128]	@ (8000bd4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000b54:	681b      	ldr	r3, [r3, #0]
 8000b56:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8000b5a:	4a1e      	ldr	r2, [pc, #120]	@ (8000bd4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000b5c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000b60:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8000b62:	4b1d      	ldr	r3, [pc, #116]	@ (8000bd8 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8000b64:	681b      	ldr	r3, [r3, #0]
 8000b66:	2232      	movs	r2, #50	@ 0x32
 8000b68:	fb02 f303 	mul.w	r3, r2, r3
 8000b6c:	4a1b      	ldr	r2, [pc, #108]	@ (8000bdc <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8000b6e:	fba2 2303 	umull	r2, r3, r2, r3
 8000b72:	0c9b      	lsrs	r3, r3, #18
 8000b74:	3301      	adds	r3, #1
 8000b76:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000b78:	e002      	b.n	8000b80 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8000b7a:	68fb      	ldr	r3, [r7, #12]
 8000b7c:	3b01      	subs	r3, #1
 8000b7e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000b80:	4b14      	ldr	r3, [pc, #80]	@ (8000bd4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000b82:	695b      	ldr	r3, [r3, #20]
 8000b84:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000b88:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000b8c:	d102      	bne.n	8000b94 <HAL_PWREx_ControlVoltageScaling+0x60>
 8000b8e:	68fb      	ldr	r3, [r7, #12]
 8000b90:	2b00      	cmp	r3, #0
 8000b92:	d1f2      	bne.n	8000b7a <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8000b94:	4b0f      	ldr	r3, [pc, #60]	@ (8000bd4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000b96:	695b      	ldr	r3, [r3, #20]
 8000b98:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000b9c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000ba0:	d110      	bne.n	8000bc4 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8000ba2:	2303      	movs	r3, #3
 8000ba4:	e00f      	b.n	8000bc6 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8000ba6:	4b0b      	ldr	r3, [pc, #44]	@ (8000bd4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000ba8:	681b      	ldr	r3, [r3, #0]
 8000baa:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8000bae:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000bb2:	d007      	beq.n	8000bc4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8000bb4:	4b07      	ldr	r3, [pc, #28]	@ (8000bd4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000bb6:	681b      	ldr	r3, [r3, #0]
 8000bb8:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8000bbc:	4a05      	ldr	r2, [pc, #20]	@ (8000bd4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000bbe:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000bc2:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8000bc4:	2300      	movs	r3, #0
}
 8000bc6:	4618      	mov	r0, r3
 8000bc8:	3714      	adds	r7, #20
 8000bca:	46bd      	mov	sp, r7
 8000bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bd0:	4770      	bx	lr
 8000bd2:	bf00      	nop
 8000bd4:	40007000 	.word	0x40007000
 8000bd8:	20000000 	.word	0x20000000
 8000bdc:	431bde83 	.word	0x431bde83

08000be0 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000be0:	b580      	push	{r7, lr}
 8000be2:	b088      	sub	sp, #32
 8000be4:	af00      	add	r7, sp, #0
 8000be6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000be8:	687b      	ldr	r3, [r7, #4]
 8000bea:	2b00      	cmp	r3, #0
 8000bec:	d101      	bne.n	8000bf2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000bee:	2301      	movs	r3, #1
 8000bf0:	e3ca      	b.n	8001388 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000bf2:	4b97      	ldr	r3, [pc, #604]	@ (8000e50 <HAL_RCC_OscConfig+0x270>)
 8000bf4:	689b      	ldr	r3, [r3, #8]
 8000bf6:	f003 030c 	and.w	r3, r3, #12
 8000bfa:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000bfc:	4b94      	ldr	r3, [pc, #592]	@ (8000e50 <HAL_RCC_OscConfig+0x270>)
 8000bfe:	68db      	ldr	r3, [r3, #12]
 8000c00:	f003 0303 	and.w	r3, r3, #3
 8000c04:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8000c06:	687b      	ldr	r3, [r7, #4]
 8000c08:	681b      	ldr	r3, [r3, #0]
 8000c0a:	f003 0310 	and.w	r3, r3, #16
 8000c0e:	2b00      	cmp	r3, #0
 8000c10:	f000 80e4 	beq.w	8000ddc <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8000c14:	69bb      	ldr	r3, [r7, #24]
 8000c16:	2b00      	cmp	r3, #0
 8000c18:	d007      	beq.n	8000c2a <HAL_RCC_OscConfig+0x4a>
 8000c1a:	69bb      	ldr	r3, [r7, #24]
 8000c1c:	2b0c      	cmp	r3, #12
 8000c1e:	f040 808b 	bne.w	8000d38 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8000c22:	697b      	ldr	r3, [r7, #20]
 8000c24:	2b01      	cmp	r3, #1
 8000c26:	f040 8087 	bne.w	8000d38 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8000c2a:	4b89      	ldr	r3, [pc, #548]	@ (8000e50 <HAL_RCC_OscConfig+0x270>)
 8000c2c:	681b      	ldr	r3, [r3, #0]
 8000c2e:	f003 0302 	and.w	r3, r3, #2
 8000c32:	2b00      	cmp	r3, #0
 8000c34:	d005      	beq.n	8000c42 <HAL_RCC_OscConfig+0x62>
 8000c36:	687b      	ldr	r3, [r7, #4]
 8000c38:	699b      	ldr	r3, [r3, #24]
 8000c3a:	2b00      	cmp	r3, #0
 8000c3c:	d101      	bne.n	8000c42 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8000c3e:	2301      	movs	r3, #1
 8000c40:	e3a2      	b.n	8001388 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8000c42:	687b      	ldr	r3, [r7, #4]
 8000c44:	6a1a      	ldr	r2, [r3, #32]
 8000c46:	4b82      	ldr	r3, [pc, #520]	@ (8000e50 <HAL_RCC_OscConfig+0x270>)
 8000c48:	681b      	ldr	r3, [r3, #0]
 8000c4a:	f003 0308 	and.w	r3, r3, #8
 8000c4e:	2b00      	cmp	r3, #0
 8000c50:	d004      	beq.n	8000c5c <HAL_RCC_OscConfig+0x7c>
 8000c52:	4b7f      	ldr	r3, [pc, #508]	@ (8000e50 <HAL_RCC_OscConfig+0x270>)
 8000c54:	681b      	ldr	r3, [r3, #0]
 8000c56:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8000c5a:	e005      	b.n	8000c68 <HAL_RCC_OscConfig+0x88>
 8000c5c:	4b7c      	ldr	r3, [pc, #496]	@ (8000e50 <HAL_RCC_OscConfig+0x270>)
 8000c5e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8000c62:	091b      	lsrs	r3, r3, #4
 8000c64:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8000c68:	4293      	cmp	r3, r2
 8000c6a:	d223      	bcs.n	8000cb4 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8000c6c:	687b      	ldr	r3, [r7, #4]
 8000c6e:	6a1b      	ldr	r3, [r3, #32]
 8000c70:	4618      	mov	r0, r3
 8000c72:	f000 fd71 	bl	8001758 <RCC_SetFlashLatencyFromMSIRange>
 8000c76:	4603      	mov	r3, r0
 8000c78:	2b00      	cmp	r3, #0
 8000c7a:	d001      	beq.n	8000c80 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8000c7c:	2301      	movs	r3, #1
 8000c7e:	e383      	b.n	8001388 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000c80:	4b73      	ldr	r3, [pc, #460]	@ (8000e50 <HAL_RCC_OscConfig+0x270>)
 8000c82:	681b      	ldr	r3, [r3, #0]
 8000c84:	4a72      	ldr	r2, [pc, #456]	@ (8000e50 <HAL_RCC_OscConfig+0x270>)
 8000c86:	f043 0308 	orr.w	r3, r3, #8
 8000c8a:	6013      	str	r3, [r2, #0]
 8000c8c:	4b70      	ldr	r3, [pc, #448]	@ (8000e50 <HAL_RCC_OscConfig+0x270>)
 8000c8e:	681b      	ldr	r3, [r3, #0]
 8000c90:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8000c94:	687b      	ldr	r3, [r7, #4]
 8000c96:	6a1b      	ldr	r3, [r3, #32]
 8000c98:	496d      	ldr	r1, [pc, #436]	@ (8000e50 <HAL_RCC_OscConfig+0x270>)
 8000c9a:	4313      	orrs	r3, r2
 8000c9c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000c9e:	4b6c      	ldr	r3, [pc, #432]	@ (8000e50 <HAL_RCC_OscConfig+0x270>)
 8000ca0:	685b      	ldr	r3, [r3, #4]
 8000ca2:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8000ca6:	687b      	ldr	r3, [r7, #4]
 8000ca8:	69db      	ldr	r3, [r3, #28]
 8000caa:	021b      	lsls	r3, r3, #8
 8000cac:	4968      	ldr	r1, [pc, #416]	@ (8000e50 <HAL_RCC_OscConfig+0x270>)
 8000cae:	4313      	orrs	r3, r2
 8000cb0:	604b      	str	r3, [r1, #4]
 8000cb2:	e025      	b.n	8000d00 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000cb4:	4b66      	ldr	r3, [pc, #408]	@ (8000e50 <HAL_RCC_OscConfig+0x270>)
 8000cb6:	681b      	ldr	r3, [r3, #0]
 8000cb8:	4a65      	ldr	r2, [pc, #404]	@ (8000e50 <HAL_RCC_OscConfig+0x270>)
 8000cba:	f043 0308 	orr.w	r3, r3, #8
 8000cbe:	6013      	str	r3, [r2, #0]
 8000cc0:	4b63      	ldr	r3, [pc, #396]	@ (8000e50 <HAL_RCC_OscConfig+0x270>)
 8000cc2:	681b      	ldr	r3, [r3, #0]
 8000cc4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8000cc8:	687b      	ldr	r3, [r7, #4]
 8000cca:	6a1b      	ldr	r3, [r3, #32]
 8000ccc:	4960      	ldr	r1, [pc, #384]	@ (8000e50 <HAL_RCC_OscConfig+0x270>)
 8000cce:	4313      	orrs	r3, r2
 8000cd0:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000cd2:	4b5f      	ldr	r3, [pc, #380]	@ (8000e50 <HAL_RCC_OscConfig+0x270>)
 8000cd4:	685b      	ldr	r3, [r3, #4]
 8000cd6:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8000cda:	687b      	ldr	r3, [r7, #4]
 8000cdc:	69db      	ldr	r3, [r3, #28]
 8000cde:	021b      	lsls	r3, r3, #8
 8000ce0:	495b      	ldr	r1, [pc, #364]	@ (8000e50 <HAL_RCC_OscConfig+0x270>)
 8000ce2:	4313      	orrs	r3, r2
 8000ce4:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8000ce6:	69bb      	ldr	r3, [r7, #24]
 8000ce8:	2b00      	cmp	r3, #0
 8000cea:	d109      	bne.n	8000d00 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8000cec:	687b      	ldr	r3, [r7, #4]
 8000cee:	6a1b      	ldr	r3, [r3, #32]
 8000cf0:	4618      	mov	r0, r3
 8000cf2:	f000 fd31 	bl	8001758 <RCC_SetFlashLatencyFromMSIRange>
 8000cf6:	4603      	mov	r3, r0
 8000cf8:	2b00      	cmp	r3, #0
 8000cfa:	d001      	beq.n	8000d00 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8000cfc:	2301      	movs	r3, #1
 8000cfe:	e343      	b.n	8001388 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8000d00:	f000 fc4a 	bl	8001598 <HAL_RCC_GetSysClockFreq>
 8000d04:	4602      	mov	r2, r0
 8000d06:	4b52      	ldr	r3, [pc, #328]	@ (8000e50 <HAL_RCC_OscConfig+0x270>)
 8000d08:	689b      	ldr	r3, [r3, #8]
 8000d0a:	091b      	lsrs	r3, r3, #4
 8000d0c:	f003 030f 	and.w	r3, r3, #15
 8000d10:	4950      	ldr	r1, [pc, #320]	@ (8000e54 <HAL_RCC_OscConfig+0x274>)
 8000d12:	5ccb      	ldrb	r3, [r1, r3]
 8000d14:	f003 031f 	and.w	r3, r3, #31
 8000d18:	fa22 f303 	lsr.w	r3, r2, r3
 8000d1c:	4a4e      	ldr	r2, [pc, #312]	@ (8000e58 <HAL_RCC_OscConfig+0x278>)
 8000d1e:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8000d20:	4b4e      	ldr	r3, [pc, #312]	@ (8000e5c <HAL_RCC_OscConfig+0x27c>)
 8000d22:	681b      	ldr	r3, [r3, #0]
 8000d24:	4618      	mov	r0, r3
 8000d26:	f7ff fb3f 	bl	80003a8 <HAL_InitTick>
 8000d2a:	4603      	mov	r3, r0
 8000d2c:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8000d2e:	7bfb      	ldrb	r3, [r7, #15]
 8000d30:	2b00      	cmp	r3, #0
 8000d32:	d052      	beq.n	8000dda <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8000d34:	7bfb      	ldrb	r3, [r7, #15]
 8000d36:	e327      	b.n	8001388 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8000d38:	687b      	ldr	r3, [r7, #4]
 8000d3a:	699b      	ldr	r3, [r3, #24]
 8000d3c:	2b00      	cmp	r3, #0
 8000d3e:	d032      	beq.n	8000da6 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8000d40:	4b43      	ldr	r3, [pc, #268]	@ (8000e50 <HAL_RCC_OscConfig+0x270>)
 8000d42:	681b      	ldr	r3, [r3, #0]
 8000d44:	4a42      	ldr	r2, [pc, #264]	@ (8000e50 <HAL_RCC_OscConfig+0x270>)
 8000d46:	f043 0301 	orr.w	r3, r3, #1
 8000d4a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8000d4c:	f7ff fc34 	bl	80005b8 <HAL_GetTick>
 8000d50:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8000d52:	e008      	b.n	8000d66 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8000d54:	f7ff fc30 	bl	80005b8 <HAL_GetTick>
 8000d58:	4602      	mov	r2, r0
 8000d5a:	693b      	ldr	r3, [r7, #16]
 8000d5c:	1ad3      	subs	r3, r2, r3
 8000d5e:	2b02      	cmp	r3, #2
 8000d60:	d901      	bls.n	8000d66 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8000d62:	2303      	movs	r3, #3
 8000d64:	e310      	b.n	8001388 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8000d66:	4b3a      	ldr	r3, [pc, #232]	@ (8000e50 <HAL_RCC_OscConfig+0x270>)
 8000d68:	681b      	ldr	r3, [r3, #0]
 8000d6a:	f003 0302 	and.w	r3, r3, #2
 8000d6e:	2b00      	cmp	r3, #0
 8000d70:	d0f0      	beq.n	8000d54 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000d72:	4b37      	ldr	r3, [pc, #220]	@ (8000e50 <HAL_RCC_OscConfig+0x270>)
 8000d74:	681b      	ldr	r3, [r3, #0]
 8000d76:	4a36      	ldr	r2, [pc, #216]	@ (8000e50 <HAL_RCC_OscConfig+0x270>)
 8000d78:	f043 0308 	orr.w	r3, r3, #8
 8000d7c:	6013      	str	r3, [r2, #0]
 8000d7e:	4b34      	ldr	r3, [pc, #208]	@ (8000e50 <HAL_RCC_OscConfig+0x270>)
 8000d80:	681b      	ldr	r3, [r3, #0]
 8000d82:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8000d86:	687b      	ldr	r3, [r7, #4]
 8000d88:	6a1b      	ldr	r3, [r3, #32]
 8000d8a:	4931      	ldr	r1, [pc, #196]	@ (8000e50 <HAL_RCC_OscConfig+0x270>)
 8000d8c:	4313      	orrs	r3, r2
 8000d8e:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000d90:	4b2f      	ldr	r3, [pc, #188]	@ (8000e50 <HAL_RCC_OscConfig+0x270>)
 8000d92:	685b      	ldr	r3, [r3, #4]
 8000d94:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8000d98:	687b      	ldr	r3, [r7, #4]
 8000d9a:	69db      	ldr	r3, [r3, #28]
 8000d9c:	021b      	lsls	r3, r3, #8
 8000d9e:	492c      	ldr	r1, [pc, #176]	@ (8000e50 <HAL_RCC_OscConfig+0x270>)
 8000da0:	4313      	orrs	r3, r2
 8000da2:	604b      	str	r3, [r1, #4]
 8000da4:	e01a      	b.n	8000ddc <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8000da6:	4b2a      	ldr	r3, [pc, #168]	@ (8000e50 <HAL_RCC_OscConfig+0x270>)
 8000da8:	681b      	ldr	r3, [r3, #0]
 8000daa:	4a29      	ldr	r2, [pc, #164]	@ (8000e50 <HAL_RCC_OscConfig+0x270>)
 8000dac:	f023 0301 	bic.w	r3, r3, #1
 8000db0:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8000db2:	f7ff fc01 	bl	80005b8 <HAL_GetTick>
 8000db6:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8000db8:	e008      	b.n	8000dcc <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8000dba:	f7ff fbfd 	bl	80005b8 <HAL_GetTick>
 8000dbe:	4602      	mov	r2, r0
 8000dc0:	693b      	ldr	r3, [r7, #16]
 8000dc2:	1ad3      	subs	r3, r2, r3
 8000dc4:	2b02      	cmp	r3, #2
 8000dc6:	d901      	bls.n	8000dcc <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8000dc8:	2303      	movs	r3, #3
 8000dca:	e2dd      	b.n	8001388 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8000dcc:	4b20      	ldr	r3, [pc, #128]	@ (8000e50 <HAL_RCC_OscConfig+0x270>)
 8000dce:	681b      	ldr	r3, [r3, #0]
 8000dd0:	f003 0302 	and.w	r3, r3, #2
 8000dd4:	2b00      	cmp	r3, #0
 8000dd6:	d1f0      	bne.n	8000dba <HAL_RCC_OscConfig+0x1da>
 8000dd8:	e000      	b.n	8000ddc <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8000dda:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000ddc:	687b      	ldr	r3, [r7, #4]
 8000dde:	681b      	ldr	r3, [r3, #0]
 8000de0:	f003 0301 	and.w	r3, r3, #1
 8000de4:	2b00      	cmp	r3, #0
 8000de6:	d074      	beq.n	8000ed2 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8000de8:	69bb      	ldr	r3, [r7, #24]
 8000dea:	2b08      	cmp	r3, #8
 8000dec:	d005      	beq.n	8000dfa <HAL_RCC_OscConfig+0x21a>
 8000dee:	69bb      	ldr	r3, [r7, #24]
 8000df0:	2b0c      	cmp	r3, #12
 8000df2:	d10e      	bne.n	8000e12 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8000df4:	697b      	ldr	r3, [r7, #20]
 8000df6:	2b03      	cmp	r3, #3
 8000df8:	d10b      	bne.n	8000e12 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000dfa:	4b15      	ldr	r3, [pc, #84]	@ (8000e50 <HAL_RCC_OscConfig+0x270>)
 8000dfc:	681b      	ldr	r3, [r3, #0]
 8000dfe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000e02:	2b00      	cmp	r3, #0
 8000e04:	d064      	beq.n	8000ed0 <HAL_RCC_OscConfig+0x2f0>
 8000e06:	687b      	ldr	r3, [r7, #4]
 8000e08:	685b      	ldr	r3, [r3, #4]
 8000e0a:	2b00      	cmp	r3, #0
 8000e0c:	d160      	bne.n	8000ed0 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8000e0e:	2301      	movs	r3, #1
 8000e10:	e2ba      	b.n	8001388 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000e12:	687b      	ldr	r3, [r7, #4]
 8000e14:	685b      	ldr	r3, [r3, #4]
 8000e16:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000e1a:	d106      	bne.n	8000e2a <HAL_RCC_OscConfig+0x24a>
 8000e1c:	4b0c      	ldr	r3, [pc, #48]	@ (8000e50 <HAL_RCC_OscConfig+0x270>)
 8000e1e:	681b      	ldr	r3, [r3, #0]
 8000e20:	4a0b      	ldr	r2, [pc, #44]	@ (8000e50 <HAL_RCC_OscConfig+0x270>)
 8000e22:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000e26:	6013      	str	r3, [r2, #0]
 8000e28:	e026      	b.n	8000e78 <HAL_RCC_OscConfig+0x298>
 8000e2a:	687b      	ldr	r3, [r7, #4]
 8000e2c:	685b      	ldr	r3, [r3, #4]
 8000e2e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8000e32:	d115      	bne.n	8000e60 <HAL_RCC_OscConfig+0x280>
 8000e34:	4b06      	ldr	r3, [pc, #24]	@ (8000e50 <HAL_RCC_OscConfig+0x270>)
 8000e36:	681b      	ldr	r3, [r3, #0]
 8000e38:	4a05      	ldr	r2, [pc, #20]	@ (8000e50 <HAL_RCC_OscConfig+0x270>)
 8000e3a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000e3e:	6013      	str	r3, [r2, #0]
 8000e40:	4b03      	ldr	r3, [pc, #12]	@ (8000e50 <HAL_RCC_OscConfig+0x270>)
 8000e42:	681b      	ldr	r3, [r3, #0]
 8000e44:	4a02      	ldr	r2, [pc, #8]	@ (8000e50 <HAL_RCC_OscConfig+0x270>)
 8000e46:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000e4a:	6013      	str	r3, [r2, #0]
 8000e4c:	e014      	b.n	8000e78 <HAL_RCC_OscConfig+0x298>
 8000e4e:	bf00      	nop
 8000e50:	40021000 	.word	0x40021000
 8000e54:	080049fc 	.word	0x080049fc
 8000e58:	20000000 	.word	0x20000000
 8000e5c:	20000004 	.word	0x20000004
 8000e60:	4ba0      	ldr	r3, [pc, #640]	@ (80010e4 <HAL_RCC_OscConfig+0x504>)
 8000e62:	681b      	ldr	r3, [r3, #0]
 8000e64:	4a9f      	ldr	r2, [pc, #636]	@ (80010e4 <HAL_RCC_OscConfig+0x504>)
 8000e66:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000e6a:	6013      	str	r3, [r2, #0]
 8000e6c:	4b9d      	ldr	r3, [pc, #628]	@ (80010e4 <HAL_RCC_OscConfig+0x504>)
 8000e6e:	681b      	ldr	r3, [r3, #0]
 8000e70:	4a9c      	ldr	r2, [pc, #624]	@ (80010e4 <HAL_RCC_OscConfig+0x504>)
 8000e72:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000e76:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	685b      	ldr	r3, [r3, #4]
 8000e7c:	2b00      	cmp	r3, #0
 8000e7e:	d013      	beq.n	8000ea8 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000e80:	f7ff fb9a 	bl	80005b8 <HAL_GetTick>
 8000e84:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8000e86:	e008      	b.n	8000e9a <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000e88:	f7ff fb96 	bl	80005b8 <HAL_GetTick>
 8000e8c:	4602      	mov	r2, r0
 8000e8e:	693b      	ldr	r3, [r7, #16]
 8000e90:	1ad3      	subs	r3, r2, r3
 8000e92:	2b64      	cmp	r3, #100	@ 0x64
 8000e94:	d901      	bls.n	8000e9a <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8000e96:	2303      	movs	r3, #3
 8000e98:	e276      	b.n	8001388 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8000e9a:	4b92      	ldr	r3, [pc, #584]	@ (80010e4 <HAL_RCC_OscConfig+0x504>)
 8000e9c:	681b      	ldr	r3, [r3, #0]
 8000e9e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000ea2:	2b00      	cmp	r3, #0
 8000ea4:	d0f0      	beq.n	8000e88 <HAL_RCC_OscConfig+0x2a8>
 8000ea6:	e014      	b.n	8000ed2 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000ea8:	f7ff fb86 	bl	80005b8 <HAL_GetTick>
 8000eac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8000eae:	e008      	b.n	8000ec2 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000eb0:	f7ff fb82 	bl	80005b8 <HAL_GetTick>
 8000eb4:	4602      	mov	r2, r0
 8000eb6:	693b      	ldr	r3, [r7, #16]
 8000eb8:	1ad3      	subs	r3, r2, r3
 8000eba:	2b64      	cmp	r3, #100	@ 0x64
 8000ebc:	d901      	bls.n	8000ec2 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8000ebe:	2303      	movs	r3, #3
 8000ec0:	e262      	b.n	8001388 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8000ec2:	4b88      	ldr	r3, [pc, #544]	@ (80010e4 <HAL_RCC_OscConfig+0x504>)
 8000ec4:	681b      	ldr	r3, [r3, #0]
 8000ec6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000eca:	2b00      	cmp	r3, #0
 8000ecc:	d1f0      	bne.n	8000eb0 <HAL_RCC_OscConfig+0x2d0>
 8000ece:	e000      	b.n	8000ed2 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000ed0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	681b      	ldr	r3, [r3, #0]
 8000ed6:	f003 0302 	and.w	r3, r3, #2
 8000eda:	2b00      	cmp	r3, #0
 8000edc:	d060      	beq.n	8000fa0 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8000ede:	69bb      	ldr	r3, [r7, #24]
 8000ee0:	2b04      	cmp	r3, #4
 8000ee2:	d005      	beq.n	8000ef0 <HAL_RCC_OscConfig+0x310>
 8000ee4:	69bb      	ldr	r3, [r7, #24]
 8000ee6:	2b0c      	cmp	r3, #12
 8000ee8:	d119      	bne.n	8000f1e <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8000eea:	697b      	ldr	r3, [r7, #20]
 8000eec:	2b02      	cmp	r3, #2
 8000eee:	d116      	bne.n	8000f1e <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8000ef0:	4b7c      	ldr	r3, [pc, #496]	@ (80010e4 <HAL_RCC_OscConfig+0x504>)
 8000ef2:	681b      	ldr	r3, [r3, #0]
 8000ef4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000ef8:	2b00      	cmp	r3, #0
 8000efa:	d005      	beq.n	8000f08 <HAL_RCC_OscConfig+0x328>
 8000efc:	687b      	ldr	r3, [r7, #4]
 8000efe:	68db      	ldr	r3, [r3, #12]
 8000f00:	2b00      	cmp	r3, #0
 8000f02:	d101      	bne.n	8000f08 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8000f04:	2301      	movs	r3, #1
 8000f06:	e23f      	b.n	8001388 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000f08:	4b76      	ldr	r3, [pc, #472]	@ (80010e4 <HAL_RCC_OscConfig+0x504>)
 8000f0a:	685b      	ldr	r3, [r3, #4]
 8000f0c:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	691b      	ldr	r3, [r3, #16]
 8000f14:	061b      	lsls	r3, r3, #24
 8000f16:	4973      	ldr	r1, [pc, #460]	@ (80010e4 <HAL_RCC_OscConfig+0x504>)
 8000f18:	4313      	orrs	r3, r2
 8000f1a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8000f1c:	e040      	b.n	8000fa0 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000f1e:	687b      	ldr	r3, [r7, #4]
 8000f20:	68db      	ldr	r3, [r3, #12]
 8000f22:	2b00      	cmp	r3, #0
 8000f24:	d023      	beq.n	8000f6e <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000f26:	4b6f      	ldr	r3, [pc, #444]	@ (80010e4 <HAL_RCC_OscConfig+0x504>)
 8000f28:	681b      	ldr	r3, [r3, #0]
 8000f2a:	4a6e      	ldr	r2, [pc, #440]	@ (80010e4 <HAL_RCC_OscConfig+0x504>)
 8000f2c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000f30:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000f32:	f7ff fb41 	bl	80005b8 <HAL_GetTick>
 8000f36:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8000f38:	e008      	b.n	8000f4c <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000f3a:	f7ff fb3d 	bl	80005b8 <HAL_GetTick>
 8000f3e:	4602      	mov	r2, r0
 8000f40:	693b      	ldr	r3, [r7, #16]
 8000f42:	1ad3      	subs	r3, r2, r3
 8000f44:	2b02      	cmp	r3, #2
 8000f46:	d901      	bls.n	8000f4c <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8000f48:	2303      	movs	r3, #3
 8000f4a:	e21d      	b.n	8001388 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8000f4c:	4b65      	ldr	r3, [pc, #404]	@ (80010e4 <HAL_RCC_OscConfig+0x504>)
 8000f4e:	681b      	ldr	r3, [r3, #0]
 8000f50:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000f54:	2b00      	cmp	r3, #0
 8000f56:	d0f0      	beq.n	8000f3a <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000f58:	4b62      	ldr	r3, [pc, #392]	@ (80010e4 <HAL_RCC_OscConfig+0x504>)
 8000f5a:	685b      	ldr	r3, [r3, #4]
 8000f5c:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8000f60:	687b      	ldr	r3, [r7, #4]
 8000f62:	691b      	ldr	r3, [r3, #16]
 8000f64:	061b      	lsls	r3, r3, #24
 8000f66:	495f      	ldr	r1, [pc, #380]	@ (80010e4 <HAL_RCC_OscConfig+0x504>)
 8000f68:	4313      	orrs	r3, r2
 8000f6a:	604b      	str	r3, [r1, #4]
 8000f6c:	e018      	b.n	8000fa0 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000f6e:	4b5d      	ldr	r3, [pc, #372]	@ (80010e4 <HAL_RCC_OscConfig+0x504>)
 8000f70:	681b      	ldr	r3, [r3, #0]
 8000f72:	4a5c      	ldr	r2, [pc, #368]	@ (80010e4 <HAL_RCC_OscConfig+0x504>)
 8000f74:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8000f78:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000f7a:	f7ff fb1d 	bl	80005b8 <HAL_GetTick>
 8000f7e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8000f80:	e008      	b.n	8000f94 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000f82:	f7ff fb19 	bl	80005b8 <HAL_GetTick>
 8000f86:	4602      	mov	r2, r0
 8000f88:	693b      	ldr	r3, [r7, #16]
 8000f8a:	1ad3      	subs	r3, r2, r3
 8000f8c:	2b02      	cmp	r3, #2
 8000f8e:	d901      	bls.n	8000f94 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8000f90:	2303      	movs	r3, #3
 8000f92:	e1f9      	b.n	8001388 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8000f94:	4b53      	ldr	r3, [pc, #332]	@ (80010e4 <HAL_RCC_OscConfig+0x504>)
 8000f96:	681b      	ldr	r3, [r3, #0]
 8000f98:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000f9c:	2b00      	cmp	r3, #0
 8000f9e:	d1f0      	bne.n	8000f82 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	681b      	ldr	r3, [r3, #0]
 8000fa4:	f003 0308 	and.w	r3, r3, #8
 8000fa8:	2b00      	cmp	r3, #0
 8000faa:	d03c      	beq.n	8001026 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	695b      	ldr	r3, [r3, #20]
 8000fb0:	2b00      	cmp	r3, #0
 8000fb2:	d01c      	beq.n	8000fee <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000fb4:	4b4b      	ldr	r3, [pc, #300]	@ (80010e4 <HAL_RCC_OscConfig+0x504>)
 8000fb6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8000fba:	4a4a      	ldr	r2, [pc, #296]	@ (80010e4 <HAL_RCC_OscConfig+0x504>)
 8000fbc:	f043 0301 	orr.w	r3, r3, #1
 8000fc0:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000fc4:	f7ff faf8 	bl	80005b8 <HAL_GetTick>
 8000fc8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8000fca:	e008      	b.n	8000fde <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000fcc:	f7ff faf4 	bl	80005b8 <HAL_GetTick>
 8000fd0:	4602      	mov	r2, r0
 8000fd2:	693b      	ldr	r3, [r7, #16]
 8000fd4:	1ad3      	subs	r3, r2, r3
 8000fd6:	2b02      	cmp	r3, #2
 8000fd8:	d901      	bls.n	8000fde <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8000fda:	2303      	movs	r3, #3
 8000fdc:	e1d4      	b.n	8001388 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8000fde:	4b41      	ldr	r3, [pc, #260]	@ (80010e4 <HAL_RCC_OscConfig+0x504>)
 8000fe0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8000fe4:	f003 0302 	and.w	r3, r3, #2
 8000fe8:	2b00      	cmp	r3, #0
 8000fea:	d0ef      	beq.n	8000fcc <HAL_RCC_OscConfig+0x3ec>
 8000fec:	e01b      	b.n	8001026 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000fee:	4b3d      	ldr	r3, [pc, #244]	@ (80010e4 <HAL_RCC_OscConfig+0x504>)
 8000ff0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8000ff4:	4a3b      	ldr	r2, [pc, #236]	@ (80010e4 <HAL_RCC_OscConfig+0x504>)
 8000ff6:	f023 0301 	bic.w	r3, r3, #1
 8000ffa:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000ffe:	f7ff fadb 	bl	80005b8 <HAL_GetTick>
 8001002:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001004:	e008      	b.n	8001018 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001006:	f7ff fad7 	bl	80005b8 <HAL_GetTick>
 800100a:	4602      	mov	r2, r0
 800100c:	693b      	ldr	r3, [r7, #16]
 800100e:	1ad3      	subs	r3, r2, r3
 8001010:	2b02      	cmp	r3, #2
 8001012:	d901      	bls.n	8001018 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8001014:	2303      	movs	r3, #3
 8001016:	e1b7      	b.n	8001388 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001018:	4b32      	ldr	r3, [pc, #200]	@ (80010e4 <HAL_RCC_OscConfig+0x504>)
 800101a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800101e:	f003 0302 	and.w	r3, r3, #2
 8001022:	2b00      	cmp	r3, #0
 8001024:	d1ef      	bne.n	8001006 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	681b      	ldr	r3, [r3, #0]
 800102a:	f003 0304 	and.w	r3, r3, #4
 800102e:	2b00      	cmp	r3, #0
 8001030:	f000 80a6 	beq.w	8001180 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001034:	2300      	movs	r3, #0
 8001036:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8001038:	4b2a      	ldr	r3, [pc, #168]	@ (80010e4 <HAL_RCC_OscConfig+0x504>)
 800103a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800103c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001040:	2b00      	cmp	r3, #0
 8001042:	d10d      	bne.n	8001060 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001044:	4b27      	ldr	r3, [pc, #156]	@ (80010e4 <HAL_RCC_OscConfig+0x504>)
 8001046:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001048:	4a26      	ldr	r2, [pc, #152]	@ (80010e4 <HAL_RCC_OscConfig+0x504>)
 800104a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800104e:	6593      	str	r3, [r2, #88]	@ 0x58
 8001050:	4b24      	ldr	r3, [pc, #144]	@ (80010e4 <HAL_RCC_OscConfig+0x504>)
 8001052:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001054:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001058:	60bb      	str	r3, [r7, #8]
 800105a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800105c:	2301      	movs	r3, #1
 800105e:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001060:	4b21      	ldr	r3, [pc, #132]	@ (80010e8 <HAL_RCC_OscConfig+0x508>)
 8001062:	681b      	ldr	r3, [r3, #0]
 8001064:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001068:	2b00      	cmp	r3, #0
 800106a:	d118      	bne.n	800109e <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800106c:	4b1e      	ldr	r3, [pc, #120]	@ (80010e8 <HAL_RCC_OscConfig+0x508>)
 800106e:	681b      	ldr	r3, [r3, #0]
 8001070:	4a1d      	ldr	r2, [pc, #116]	@ (80010e8 <HAL_RCC_OscConfig+0x508>)
 8001072:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001076:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001078:	f7ff fa9e 	bl	80005b8 <HAL_GetTick>
 800107c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800107e:	e008      	b.n	8001092 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001080:	f7ff fa9a 	bl	80005b8 <HAL_GetTick>
 8001084:	4602      	mov	r2, r0
 8001086:	693b      	ldr	r3, [r7, #16]
 8001088:	1ad3      	subs	r3, r2, r3
 800108a:	2b02      	cmp	r3, #2
 800108c:	d901      	bls.n	8001092 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800108e:	2303      	movs	r3, #3
 8001090:	e17a      	b.n	8001388 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001092:	4b15      	ldr	r3, [pc, #84]	@ (80010e8 <HAL_RCC_OscConfig+0x508>)
 8001094:	681b      	ldr	r3, [r3, #0]
 8001096:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800109a:	2b00      	cmp	r3, #0
 800109c:	d0f0      	beq.n	8001080 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	689b      	ldr	r3, [r3, #8]
 80010a2:	2b01      	cmp	r3, #1
 80010a4:	d108      	bne.n	80010b8 <HAL_RCC_OscConfig+0x4d8>
 80010a6:	4b0f      	ldr	r3, [pc, #60]	@ (80010e4 <HAL_RCC_OscConfig+0x504>)
 80010a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80010ac:	4a0d      	ldr	r2, [pc, #52]	@ (80010e4 <HAL_RCC_OscConfig+0x504>)
 80010ae:	f043 0301 	orr.w	r3, r3, #1
 80010b2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80010b6:	e029      	b.n	800110c <HAL_RCC_OscConfig+0x52c>
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	689b      	ldr	r3, [r3, #8]
 80010bc:	2b05      	cmp	r3, #5
 80010be:	d115      	bne.n	80010ec <HAL_RCC_OscConfig+0x50c>
 80010c0:	4b08      	ldr	r3, [pc, #32]	@ (80010e4 <HAL_RCC_OscConfig+0x504>)
 80010c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80010c6:	4a07      	ldr	r2, [pc, #28]	@ (80010e4 <HAL_RCC_OscConfig+0x504>)
 80010c8:	f043 0304 	orr.w	r3, r3, #4
 80010cc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80010d0:	4b04      	ldr	r3, [pc, #16]	@ (80010e4 <HAL_RCC_OscConfig+0x504>)
 80010d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80010d6:	4a03      	ldr	r2, [pc, #12]	@ (80010e4 <HAL_RCC_OscConfig+0x504>)
 80010d8:	f043 0301 	orr.w	r3, r3, #1
 80010dc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80010e0:	e014      	b.n	800110c <HAL_RCC_OscConfig+0x52c>
 80010e2:	bf00      	nop
 80010e4:	40021000 	.word	0x40021000
 80010e8:	40007000 	.word	0x40007000
 80010ec:	4b9c      	ldr	r3, [pc, #624]	@ (8001360 <HAL_RCC_OscConfig+0x780>)
 80010ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80010f2:	4a9b      	ldr	r2, [pc, #620]	@ (8001360 <HAL_RCC_OscConfig+0x780>)
 80010f4:	f023 0301 	bic.w	r3, r3, #1
 80010f8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80010fc:	4b98      	ldr	r3, [pc, #608]	@ (8001360 <HAL_RCC_OscConfig+0x780>)
 80010fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001102:	4a97      	ldr	r2, [pc, #604]	@ (8001360 <HAL_RCC_OscConfig+0x780>)
 8001104:	f023 0304 	bic.w	r3, r3, #4
 8001108:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	689b      	ldr	r3, [r3, #8]
 8001110:	2b00      	cmp	r3, #0
 8001112:	d016      	beq.n	8001142 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001114:	f7ff fa50 	bl	80005b8 <HAL_GetTick>
 8001118:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800111a:	e00a      	b.n	8001132 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800111c:	f7ff fa4c 	bl	80005b8 <HAL_GetTick>
 8001120:	4602      	mov	r2, r0
 8001122:	693b      	ldr	r3, [r7, #16]
 8001124:	1ad3      	subs	r3, r2, r3
 8001126:	f241 3288 	movw	r2, #5000	@ 0x1388
 800112a:	4293      	cmp	r3, r2
 800112c:	d901      	bls.n	8001132 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800112e:	2303      	movs	r3, #3
 8001130:	e12a      	b.n	8001388 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001132:	4b8b      	ldr	r3, [pc, #556]	@ (8001360 <HAL_RCC_OscConfig+0x780>)
 8001134:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001138:	f003 0302 	and.w	r3, r3, #2
 800113c:	2b00      	cmp	r3, #0
 800113e:	d0ed      	beq.n	800111c <HAL_RCC_OscConfig+0x53c>
 8001140:	e015      	b.n	800116e <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001142:	f7ff fa39 	bl	80005b8 <HAL_GetTick>
 8001146:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001148:	e00a      	b.n	8001160 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800114a:	f7ff fa35 	bl	80005b8 <HAL_GetTick>
 800114e:	4602      	mov	r2, r0
 8001150:	693b      	ldr	r3, [r7, #16]
 8001152:	1ad3      	subs	r3, r2, r3
 8001154:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001158:	4293      	cmp	r3, r2
 800115a:	d901      	bls.n	8001160 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 800115c:	2303      	movs	r3, #3
 800115e:	e113      	b.n	8001388 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001160:	4b7f      	ldr	r3, [pc, #508]	@ (8001360 <HAL_RCC_OscConfig+0x780>)
 8001162:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001166:	f003 0302 	and.w	r3, r3, #2
 800116a:	2b00      	cmp	r3, #0
 800116c:	d1ed      	bne.n	800114a <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800116e:	7ffb      	ldrb	r3, [r7, #31]
 8001170:	2b01      	cmp	r3, #1
 8001172:	d105      	bne.n	8001180 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001174:	4b7a      	ldr	r3, [pc, #488]	@ (8001360 <HAL_RCC_OscConfig+0x780>)
 8001176:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001178:	4a79      	ldr	r2, [pc, #484]	@ (8001360 <HAL_RCC_OscConfig+0x780>)
 800117a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800117e:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001184:	2b00      	cmp	r3, #0
 8001186:	f000 80fe 	beq.w	8001386 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800118e:	2b02      	cmp	r3, #2
 8001190:	f040 80d0 	bne.w	8001334 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8001194:	4b72      	ldr	r3, [pc, #456]	@ (8001360 <HAL_RCC_OscConfig+0x780>)
 8001196:	68db      	ldr	r3, [r3, #12]
 8001198:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800119a:	697b      	ldr	r3, [r7, #20]
 800119c:	f003 0203 	and.w	r2, r3, #3
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80011a4:	429a      	cmp	r2, r3
 80011a6:	d130      	bne.n	800120a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80011a8:	697b      	ldr	r3, [r7, #20]
 80011aa:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011b2:	3b01      	subs	r3, #1
 80011b4:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80011b6:	429a      	cmp	r2, r3
 80011b8:	d127      	bne.n	800120a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80011ba:	697b      	ldr	r3, [r7, #20]
 80011bc:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80011c4:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80011c6:	429a      	cmp	r2, r3
 80011c8:	d11f      	bne.n	800120a <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80011ca:	697b      	ldr	r3, [r7, #20]
 80011cc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80011d0:	687a      	ldr	r2, [r7, #4]
 80011d2:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80011d4:	2a07      	cmp	r2, #7
 80011d6:	bf14      	ite	ne
 80011d8:	2201      	movne	r2, #1
 80011da:	2200      	moveq	r2, #0
 80011dc:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80011de:	4293      	cmp	r3, r2
 80011e0:	d113      	bne.n	800120a <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80011e2:	697b      	ldr	r3, [r7, #20]
 80011e4:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80011ec:	085b      	lsrs	r3, r3, #1
 80011ee:	3b01      	subs	r3, #1
 80011f0:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80011f2:	429a      	cmp	r2, r3
 80011f4:	d109      	bne.n	800120a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80011f6:	697b      	ldr	r3, [r7, #20]
 80011f8:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001200:	085b      	lsrs	r3, r3, #1
 8001202:	3b01      	subs	r3, #1
 8001204:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001206:	429a      	cmp	r2, r3
 8001208:	d06e      	beq.n	80012e8 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800120a:	69bb      	ldr	r3, [r7, #24]
 800120c:	2b0c      	cmp	r3, #12
 800120e:	d069      	beq.n	80012e4 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8001210:	4b53      	ldr	r3, [pc, #332]	@ (8001360 <HAL_RCC_OscConfig+0x780>)
 8001212:	681b      	ldr	r3, [r3, #0]
 8001214:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001218:	2b00      	cmp	r3, #0
 800121a:	d105      	bne.n	8001228 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 800121c:	4b50      	ldr	r3, [pc, #320]	@ (8001360 <HAL_RCC_OscConfig+0x780>)
 800121e:	681b      	ldr	r3, [r3, #0]
 8001220:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001224:	2b00      	cmp	r3, #0
 8001226:	d001      	beq.n	800122c <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8001228:	2301      	movs	r3, #1
 800122a:	e0ad      	b.n	8001388 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800122c:	4b4c      	ldr	r3, [pc, #304]	@ (8001360 <HAL_RCC_OscConfig+0x780>)
 800122e:	681b      	ldr	r3, [r3, #0]
 8001230:	4a4b      	ldr	r2, [pc, #300]	@ (8001360 <HAL_RCC_OscConfig+0x780>)
 8001232:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001236:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001238:	f7ff f9be 	bl	80005b8 <HAL_GetTick>
 800123c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800123e:	e008      	b.n	8001252 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001240:	f7ff f9ba 	bl	80005b8 <HAL_GetTick>
 8001244:	4602      	mov	r2, r0
 8001246:	693b      	ldr	r3, [r7, #16]
 8001248:	1ad3      	subs	r3, r2, r3
 800124a:	2b02      	cmp	r3, #2
 800124c:	d901      	bls.n	8001252 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 800124e:	2303      	movs	r3, #3
 8001250:	e09a      	b.n	8001388 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001252:	4b43      	ldr	r3, [pc, #268]	@ (8001360 <HAL_RCC_OscConfig+0x780>)
 8001254:	681b      	ldr	r3, [r3, #0]
 8001256:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800125a:	2b00      	cmp	r3, #0
 800125c:	d1f0      	bne.n	8001240 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800125e:	4b40      	ldr	r3, [pc, #256]	@ (8001360 <HAL_RCC_OscConfig+0x780>)
 8001260:	68da      	ldr	r2, [r3, #12]
 8001262:	4b40      	ldr	r3, [pc, #256]	@ (8001364 <HAL_RCC_OscConfig+0x784>)
 8001264:	4013      	ands	r3, r2
 8001266:	687a      	ldr	r2, [r7, #4]
 8001268:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 800126a:	687a      	ldr	r2, [r7, #4]
 800126c:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800126e:	3a01      	subs	r2, #1
 8001270:	0112      	lsls	r2, r2, #4
 8001272:	4311      	orrs	r1, r2
 8001274:	687a      	ldr	r2, [r7, #4]
 8001276:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8001278:	0212      	lsls	r2, r2, #8
 800127a:	4311      	orrs	r1, r2
 800127c:	687a      	ldr	r2, [r7, #4]
 800127e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8001280:	0852      	lsrs	r2, r2, #1
 8001282:	3a01      	subs	r2, #1
 8001284:	0552      	lsls	r2, r2, #21
 8001286:	4311      	orrs	r1, r2
 8001288:	687a      	ldr	r2, [r7, #4]
 800128a:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800128c:	0852      	lsrs	r2, r2, #1
 800128e:	3a01      	subs	r2, #1
 8001290:	0652      	lsls	r2, r2, #25
 8001292:	4311      	orrs	r1, r2
 8001294:	687a      	ldr	r2, [r7, #4]
 8001296:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8001298:	0912      	lsrs	r2, r2, #4
 800129a:	0452      	lsls	r2, r2, #17
 800129c:	430a      	orrs	r2, r1
 800129e:	4930      	ldr	r1, [pc, #192]	@ (8001360 <HAL_RCC_OscConfig+0x780>)
 80012a0:	4313      	orrs	r3, r2
 80012a2:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80012a4:	4b2e      	ldr	r3, [pc, #184]	@ (8001360 <HAL_RCC_OscConfig+0x780>)
 80012a6:	681b      	ldr	r3, [r3, #0]
 80012a8:	4a2d      	ldr	r2, [pc, #180]	@ (8001360 <HAL_RCC_OscConfig+0x780>)
 80012aa:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80012ae:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80012b0:	4b2b      	ldr	r3, [pc, #172]	@ (8001360 <HAL_RCC_OscConfig+0x780>)
 80012b2:	68db      	ldr	r3, [r3, #12]
 80012b4:	4a2a      	ldr	r2, [pc, #168]	@ (8001360 <HAL_RCC_OscConfig+0x780>)
 80012b6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80012ba:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80012bc:	f7ff f97c 	bl	80005b8 <HAL_GetTick>
 80012c0:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80012c2:	e008      	b.n	80012d6 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80012c4:	f7ff f978 	bl	80005b8 <HAL_GetTick>
 80012c8:	4602      	mov	r2, r0
 80012ca:	693b      	ldr	r3, [r7, #16]
 80012cc:	1ad3      	subs	r3, r2, r3
 80012ce:	2b02      	cmp	r3, #2
 80012d0:	d901      	bls.n	80012d6 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 80012d2:	2303      	movs	r3, #3
 80012d4:	e058      	b.n	8001388 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80012d6:	4b22      	ldr	r3, [pc, #136]	@ (8001360 <HAL_RCC_OscConfig+0x780>)
 80012d8:	681b      	ldr	r3, [r3, #0]
 80012da:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80012de:	2b00      	cmp	r3, #0
 80012e0:	d0f0      	beq.n	80012c4 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80012e2:	e050      	b.n	8001386 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80012e4:	2301      	movs	r3, #1
 80012e6:	e04f      	b.n	8001388 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80012e8:	4b1d      	ldr	r3, [pc, #116]	@ (8001360 <HAL_RCC_OscConfig+0x780>)
 80012ea:	681b      	ldr	r3, [r3, #0]
 80012ec:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80012f0:	2b00      	cmp	r3, #0
 80012f2:	d148      	bne.n	8001386 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80012f4:	4b1a      	ldr	r3, [pc, #104]	@ (8001360 <HAL_RCC_OscConfig+0x780>)
 80012f6:	681b      	ldr	r3, [r3, #0]
 80012f8:	4a19      	ldr	r2, [pc, #100]	@ (8001360 <HAL_RCC_OscConfig+0x780>)
 80012fa:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80012fe:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001300:	4b17      	ldr	r3, [pc, #92]	@ (8001360 <HAL_RCC_OscConfig+0x780>)
 8001302:	68db      	ldr	r3, [r3, #12]
 8001304:	4a16      	ldr	r2, [pc, #88]	@ (8001360 <HAL_RCC_OscConfig+0x780>)
 8001306:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800130a:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800130c:	f7ff f954 	bl	80005b8 <HAL_GetTick>
 8001310:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001312:	e008      	b.n	8001326 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001314:	f7ff f950 	bl	80005b8 <HAL_GetTick>
 8001318:	4602      	mov	r2, r0
 800131a:	693b      	ldr	r3, [r7, #16]
 800131c:	1ad3      	subs	r3, r2, r3
 800131e:	2b02      	cmp	r3, #2
 8001320:	d901      	bls.n	8001326 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8001322:	2303      	movs	r3, #3
 8001324:	e030      	b.n	8001388 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001326:	4b0e      	ldr	r3, [pc, #56]	@ (8001360 <HAL_RCC_OscConfig+0x780>)
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800132e:	2b00      	cmp	r3, #0
 8001330:	d0f0      	beq.n	8001314 <HAL_RCC_OscConfig+0x734>
 8001332:	e028      	b.n	8001386 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001334:	69bb      	ldr	r3, [r7, #24]
 8001336:	2b0c      	cmp	r3, #12
 8001338:	d023      	beq.n	8001382 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800133a:	4b09      	ldr	r3, [pc, #36]	@ (8001360 <HAL_RCC_OscConfig+0x780>)
 800133c:	681b      	ldr	r3, [r3, #0]
 800133e:	4a08      	ldr	r2, [pc, #32]	@ (8001360 <HAL_RCC_OscConfig+0x780>)
 8001340:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001344:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001346:	f7ff f937 	bl	80005b8 <HAL_GetTick>
 800134a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800134c:	e00c      	b.n	8001368 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800134e:	f7ff f933 	bl	80005b8 <HAL_GetTick>
 8001352:	4602      	mov	r2, r0
 8001354:	693b      	ldr	r3, [r7, #16]
 8001356:	1ad3      	subs	r3, r2, r3
 8001358:	2b02      	cmp	r3, #2
 800135a:	d905      	bls.n	8001368 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 800135c:	2303      	movs	r3, #3
 800135e:	e013      	b.n	8001388 <HAL_RCC_OscConfig+0x7a8>
 8001360:	40021000 	.word	0x40021000
 8001364:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001368:	4b09      	ldr	r3, [pc, #36]	@ (8001390 <HAL_RCC_OscConfig+0x7b0>)
 800136a:	681b      	ldr	r3, [r3, #0]
 800136c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001370:	2b00      	cmp	r3, #0
 8001372:	d1ec      	bne.n	800134e <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8001374:	4b06      	ldr	r3, [pc, #24]	@ (8001390 <HAL_RCC_OscConfig+0x7b0>)
 8001376:	68da      	ldr	r2, [r3, #12]
 8001378:	4905      	ldr	r1, [pc, #20]	@ (8001390 <HAL_RCC_OscConfig+0x7b0>)
 800137a:	4b06      	ldr	r3, [pc, #24]	@ (8001394 <HAL_RCC_OscConfig+0x7b4>)
 800137c:	4013      	ands	r3, r2
 800137e:	60cb      	str	r3, [r1, #12]
 8001380:	e001      	b.n	8001386 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8001382:	2301      	movs	r3, #1
 8001384:	e000      	b.n	8001388 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8001386:	2300      	movs	r3, #0
}
 8001388:	4618      	mov	r0, r3
 800138a:	3720      	adds	r7, #32
 800138c:	46bd      	mov	sp, r7
 800138e:	bd80      	pop	{r7, pc}
 8001390:	40021000 	.word	0x40021000
 8001394:	feeefffc 	.word	0xfeeefffc

08001398 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001398:	b580      	push	{r7, lr}
 800139a:	b084      	sub	sp, #16
 800139c:	af00      	add	r7, sp, #0
 800139e:	6078      	str	r0, [r7, #4]
 80013a0:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	2b00      	cmp	r3, #0
 80013a6:	d101      	bne.n	80013ac <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80013a8:	2301      	movs	r3, #1
 80013aa:	e0e7      	b.n	800157c <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80013ac:	4b75      	ldr	r3, [pc, #468]	@ (8001584 <HAL_RCC_ClockConfig+0x1ec>)
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	f003 0307 	and.w	r3, r3, #7
 80013b4:	683a      	ldr	r2, [r7, #0]
 80013b6:	429a      	cmp	r2, r3
 80013b8:	d910      	bls.n	80013dc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80013ba:	4b72      	ldr	r3, [pc, #456]	@ (8001584 <HAL_RCC_ClockConfig+0x1ec>)
 80013bc:	681b      	ldr	r3, [r3, #0]
 80013be:	f023 0207 	bic.w	r2, r3, #7
 80013c2:	4970      	ldr	r1, [pc, #448]	@ (8001584 <HAL_RCC_ClockConfig+0x1ec>)
 80013c4:	683b      	ldr	r3, [r7, #0]
 80013c6:	4313      	orrs	r3, r2
 80013c8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80013ca:	4b6e      	ldr	r3, [pc, #440]	@ (8001584 <HAL_RCC_ClockConfig+0x1ec>)
 80013cc:	681b      	ldr	r3, [r3, #0]
 80013ce:	f003 0307 	and.w	r3, r3, #7
 80013d2:	683a      	ldr	r2, [r7, #0]
 80013d4:	429a      	cmp	r2, r3
 80013d6:	d001      	beq.n	80013dc <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80013d8:	2301      	movs	r3, #1
 80013da:	e0cf      	b.n	800157c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	681b      	ldr	r3, [r3, #0]
 80013e0:	f003 0302 	and.w	r3, r3, #2
 80013e4:	2b00      	cmp	r3, #0
 80013e6:	d010      	beq.n	800140a <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	689a      	ldr	r2, [r3, #8]
 80013ec:	4b66      	ldr	r3, [pc, #408]	@ (8001588 <HAL_RCC_ClockConfig+0x1f0>)
 80013ee:	689b      	ldr	r3, [r3, #8]
 80013f0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80013f4:	429a      	cmp	r2, r3
 80013f6:	d908      	bls.n	800140a <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80013f8:	4b63      	ldr	r3, [pc, #396]	@ (8001588 <HAL_RCC_ClockConfig+0x1f0>)
 80013fa:	689b      	ldr	r3, [r3, #8]
 80013fc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	689b      	ldr	r3, [r3, #8]
 8001404:	4960      	ldr	r1, [pc, #384]	@ (8001588 <HAL_RCC_ClockConfig+0x1f0>)
 8001406:	4313      	orrs	r3, r2
 8001408:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	681b      	ldr	r3, [r3, #0]
 800140e:	f003 0301 	and.w	r3, r3, #1
 8001412:	2b00      	cmp	r3, #0
 8001414:	d04c      	beq.n	80014b0 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	685b      	ldr	r3, [r3, #4]
 800141a:	2b03      	cmp	r3, #3
 800141c:	d107      	bne.n	800142e <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800141e:	4b5a      	ldr	r3, [pc, #360]	@ (8001588 <HAL_RCC_ClockConfig+0x1f0>)
 8001420:	681b      	ldr	r3, [r3, #0]
 8001422:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001426:	2b00      	cmp	r3, #0
 8001428:	d121      	bne.n	800146e <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800142a:	2301      	movs	r3, #1
 800142c:	e0a6      	b.n	800157c <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	685b      	ldr	r3, [r3, #4]
 8001432:	2b02      	cmp	r3, #2
 8001434:	d107      	bne.n	8001446 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001436:	4b54      	ldr	r3, [pc, #336]	@ (8001588 <HAL_RCC_ClockConfig+0x1f0>)
 8001438:	681b      	ldr	r3, [r3, #0]
 800143a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800143e:	2b00      	cmp	r3, #0
 8001440:	d115      	bne.n	800146e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001442:	2301      	movs	r3, #1
 8001444:	e09a      	b.n	800157c <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	685b      	ldr	r3, [r3, #4]
 800144a:	2b00      	cmp	r3, #0
 800144c:	d107      	bne.n	800145e <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800144e:	4b4e      	ldr	r3, [pc, #312]	@ (8001588 <HAL_RCC_ClockConfig+0x1f0>)
 8001450:	681b      	ldr	r3, [r3, #0]
 8001452:	f003 0302 	and.w	r3, r3, #2
 8001456:	2b00      	cmp	r3, #0
 8001458:	d109      	bne.n	800146e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800145a:	2301      	movs	r3, #1
 800145c:	e08e      	b.n	800157c <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800145e:	4b4a      	ldr	r3, [pc, #296]	@ (8001588 <HAL_RCC_ClockConfig+0x1f0>)
 8001460:	681b      	ldr	r3, [r3, #0]
 8001462:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001466:	2b00      	cmp	r3, #0
 8001468:	d101      	bne.n	800146e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800146a:	2301      	movs	r3, #1
 800146c:	e086      	b.n	800157c <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800146e:	4b46      	ldr	r3, [pc, #280]	@ (8001588 <HAL_RCC_ClockConfig+0x1f0>)
 8001470:	689b      	ldr	r3, [r3, #8]
 8001472:	f023 0203 	bic.w	r2, r3, #3
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	685b      	ldr	r3, [r3, #4]
 800147a:	4943      	ldr	r1, [pc, #268]	@ (8001588 <HAL_RCC_ClockConfig+0x1f0>)
 800147c:	4313      	orrs	r3, r2
 800147e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001480:	f7ff f89a 	bl	80005b8 <HAL_GetTick>
 8001484:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001486:	e00a      	b.n	800149e <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001488:	f7ff f896 	bl	80005b8 <HAL_GetTick>
 800148c:	4602      	mov	r2, r0
 800148e:	68fb      	ldr	r3, [r7, #12]
 8001490:	1ad3      	subs	r3, r2, r3
 8001492:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001496:	4293      	cmp	r3, r2
 8001498:	d901      	bls.n	800149e <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 800149a:	2303      	movs	r3, #3
 800149c:	e06e      	b.n	800157c <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800149e:	4b3a      	ldr	r3, [pc, #232]	@ (8001588 <HAL_RCC_ClockConfig+0x1f0>)
 80014a0:	689b      	ldr	r3, [r3, #8]
 80014a2:	f003 020c 	and.w	r2, r3, #12
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	685b      	ldr	r3, [r3, #4]
 80014aa:	009b      	lsls	r3, r3, #2
 80014ac:	429a      	cmp	r2, r3
 80014ae:	d1eb      	bne.n	8001488 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	681b      	ldr	r3, [r3, #0]
 80014b4:	f003 0302 	and.w	r3, r3, #2
 80014b8:	2b00      	cmp	r3, #0
 80014ba:	d010      	beq.n	80014de <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	689a      	ldr	r2, [r3, #8]
 80014c0:	4b31      	ldr	r3, [pc, #196]	@ (8001588 <HAL_RCC_ClockConfig+0x1f0>)
 80014c2:	689b      	ldr	r3, [r3, #8]
 80014c4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80014c8:	429a      	cmp	r2, r3
 80014ca:	d208      	bcs.n	80014de <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80014cc:	4b2e      	ldr	r3, [pc, #184]	@ (8001588 <HAL_RCC_ClockConfig+0x1f0>)
 80014ce:	689b      	ldr	r3, [r3, #8]
 80014d0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	689b      	ldr	r3, [r3, #8]
 80014d8:	492b      	ldr	r1, [pc, #172]	@ (8001588 <HAL_RCC_ClockConfig+0x1f0>)
 80014da:	4313      	orrs	r3, r2
 80014dc:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80014de:	4b29      	ldr	r3, [pc, #164]	@ (8001584 <HAL_RCC_ClockConfig+0x1ec>)
 80014e0:	681b      	ldr	r3, [r3, #0]
 80014e2:	f003 0307 	and.w	r3, r3, #7
 80014e6:	683a      	ldr	r2, [r7, #0]
 80014e8:	429a      	cmp	r2, r3
 80014ea:	d210      	bcs.n	800150e <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80014ec:	4b25      	ldr	r3, [pc, #148]	@ (8001584 <HAL_RCC_ClockConfig+0x1ec>)
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	f023 0207 	bic.w	r2, r3, #7
 80014f4:	4923      	ldr	r1, [pc, #140]	@ (8001584 <HAL_RCC_ClockConfig+0x1ec>)
 80014f6:	683b      	ldr	r3, [r7, #0]
 80014f8:	4313      	orrs	r3, r2
 80014fa:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80014fc:	4b21      	ldr	r3, [pc, #132]	@ (8001584 <HAL_RCC_ClockConfig+0x1ec>)
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	f003 0307 	and.w	r3, r3, #7
 8001504:	683a      	ldr	r2, [r7, #0]
 8001506:	429a      	cmp	r2, r3
 8001508:	d001      	beq.n	800150e <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 800150a:	2301      	movs	r3, #1
 800150c:	e036      	b.n	800157c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	681b      	ldr	r3, [r3, #0]
 8001512:	f003 0304 	and.w	r3, r3, #4
 8001516:	2b00      	cmp	r3, #0
 8001518:	d008      	beq.n	800152c <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800151a:	4b1b      	ldr	r3, [pc, #108]	@ (8001588 <HAL_RCC_ClockConfig+0x1f0>)
 800151c:	689b      	ldr	r3, [r3, #8]
 800151e:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	68db      	ldr	r3, [r3, #12]
 8001526:	4918      	ldr	r1, [pc, #96]	@ (8001588 <HAL_RCC_ClockConfig+0x1f0>)
 8001528:	4313      	orrs	r3, r2
 800152a:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	681b      	ldr	r3, [r3, #0]
 8001530:	f003 0308 	and.w	r3, r3, #8
 8001534:	2b00      	cmp	r3, #0
 8001536:	d009      	beq.n	800154c <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001538:	4b13      	ldr	r3, [pc, #76]	@ (8001588 <HAL_RCC_ClockConfig+0x1f0>)
 800153a:	689b      	ldr	r3, [r3, #8]
 800153c:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	691b      	ldr	r3, [r3, #16]
 8001544:	00db      	lsls	r3, r3, #3
 8001546:	4910      	ldr	r1, [pc, #64]	@ (8001588 <HAL_RCC_ClockConfig+0x1f0>)
 8001548:	4313      	orrs	r3, r2
 800154a:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800154c:	f000 f824 	bl	8001598 <HAL_RCC_GetSysClockFreq>
 8001550:	4602      	mov	r2, r0
 8001552:	4b0d      	ldr	r3, [pc, #52]	@ (8001588 <HAL_RCC_ClockConfig+0x1f0>)
 8001554:	689b      	ldr	r3, [r3, #8]
 8001556:	091b      	lsrs	r3, r3, #4
 8001558:	f003 030f 	and.w	r3, r3, #15
 800155c:	490b      	ldr	r1, [pc, #44]	@ (800158c <HAL_RCC_ClockConfig+0x1f4>)
 800155e:	5ccb      	ldrb	r3, [r1, r3]
 8001560:	f003 031f 	and.w	r3, r3, #31
 8001564:	fa22 f303 	lsr.w	r3, r2, r3
 8001568:	4a09      	ldr	r2, [pc, #36]	@ (8001590 <HAL_RCC_ClockConfig+0x1f8>)
 800156a:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800156c:	4b09      	ldr	r3, [pc, #36]	@ (8001594 <HAL_RCC_ClockConfig+0x1fc>)
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	4618      	mov	r0, r3
 8001572:	f7fe ff19 	bl	80003a8 <HAL_InitTick>
 8001576:	4603      	mov	r3, r0
 8001578:	72fb      	strb	r3, [r7, #11]

  return status;
 800157a:	7afb      	ldrb	r3, [r7, #11]
}
 800157c:	4618      	mov	r0, r3
 800157e:	3710      	adds	r7, #16
 8001580:	46bd      	mov	sp, r7
 8001582:	bd80      	pop	{r7, pc}
 8001584:	40022000 	.word	0x40022000
 8001588:	40021000 	.word	0x40021000
 800158c:	080049fc 	.word	0x080049fc
 8001590:	20000000 	.word	0x20000000
 8001594:	20000004 	.word	0x20000004

08001598 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001598:	b480      	push	{r7}
 800159a:	b089      	sub	sp, #36	@ 0x24
 800159c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800159e:	2300      	movs	r3, #0
 80015a0:	61fb      	str	r3, [r7, #28]
 80015a2:	2300      	movs	r3, #0
 80015a4:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80015a6:	4b3e      	ldr	r3, [pc, #248]	@ (80016a0 <HAL_RCC_GetSysClockFreq+0x108>)
 80015a8:	689b      	ldr	r3, [r3, #8]
 80015aa:	f003 030c 	and.w	r3, r3, #12
 80015ae:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80015b0:	4b3b      	ldr	r3, [pc, #236]	@ (80016a0 <HAL_RCC_GetSysClockFreq+0x108>)
 80015b2:	68db      	ldr	r3, [r3, #12]
 80015b4:	f003 0303 	and.w	r3, r3, #3
 80015b8:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80015ba:	693b      	ldr	r3, [r7, #16]
 80015bc:	2b00      	cmp	r3, #0
 80015be:	d005      	beq.n	80015cc <HAL_RCC_GetSysClockFreq+0x34>
 80015c0:	693b      	ldr	r3, [r7, #16]
 80015c2:	2b0c      	cmp	r3, #12
 80015c4:	d121      	bne.n	800160a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80015c6:	68fb      	ldr	r3, [r7, #12]
 80015c8:	2b01      	cmp	r3, #1
 80015ca:	d11e      	bne.n	800160a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80015cc:	4b34      	ldr	r3, [pc, #208]	@ (80016a0 <HAL_RCC_GetSysClockFreq+0x108>)
 80015ce:	681b      	ldr	r3, [r3, #0]
 80015d0:	f003 0308 	and.w	r3, r3, #8
 80015d4:	2b00      	cmp	r3, #0
 80015d6:	d107      	bne.n	80015e8 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80015d8:	4b31      	ldr	r3, [pc, #196]	@ (80016a0 <HAL_RCC_GetSysClockFreq+0x108>)
 80015da:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80015de:	0a1b      	lsrs	r3, r3, #8
 80015e0:	f003 030f 	and.w	r3, r3, #15
 80015e4:	61fb      	str	r3, [r7, #28]
 80015e6:	e005      	b.n	80015f4 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80015e8:	4b2d      	ldr	r3, [pc, #180]	@ (80016a0 <HAL_RCC_GetSysClockFreq+0x108>)
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	091b      	lsrs	r3, r3, #4
 80015ee:	f003 030f 	and.w	r3, r3, #15
 80015f2:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80015f4:	4a2b      	ldr	r2, [pc, #172]	@ (80016a4 <HAL_RCC_GetSysClockFreq+0x10c>)
 80015f6:	69fb      	ldr	r3, [r7, #28]
 80015f8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80015fc:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80015fe:	693b      	ldr	r3, [r7, #16]
 8001600:	2b00      	cmp	r3, #0
 8001602:	d10d      	bne.n	8001620 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8001604:	69fb      	ldr	r3, [r7, #28]
 8001606:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001608:	e00a      	b.n	8001620 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800160a:	693b      	ldr	r3, [r7, #16]
 800160c:	2b04      	cmp	r3, #4
 800160e:	d102      	bne.n	8001616 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8001610:	4b25      	ldr	r3, [pc, #148]	@ (80016a8 <HAL_RCC_GetSysClockFreq+0x110>)
 8001612:	61bb      	str	r3, [r7, #24]
 8001614:	e004      	b.n	8001620 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8001616:	693b      	ldr	r3, [r7, #16]
 8001618:	2b08      	cmp	r3, #8
 800161a:	d101      	bne.n	8001620 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800161c:	4b23      	ldr	r3, [pc, #140]	@ (80016ac <HAL_RCC_GetSysClockFreq+0x114>)
 800161e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8001620:	693b      	ldr	r3, [r7, #16]
 8001622:	2b0c      	cmp	r3, #12
 8001624:	d134      	bne.n	8001690 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001626:	4b1e      	ldr	r3, [pc, #120]	@ (80016a0 <HAL_RCC_GetSysClockFreq+0x108>)
 8001628:	68db      	ldr	r3, [r3, #12]
 800162a:	f003 0303 	and.w	r3, r3, #3
 800162e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001630:	68bb      	ldr	r3, [r7, #8]
 8001632:	2b02      	cmp	r3, #2
 8001634:	d003      	beq.n	800163e <HAL_RCC_GetSysClockFreq+0xa6>
 8001636:	68bb      	ldr	r3, [r7, #8]
 8001638:	2b03      	cmp	r3, #3
 800163a:	d003      	beq.n	8001644 <HAL_RCC_GetSysClockFreq+0xac>
 800163c:	e005      	b.n	800164a <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800163e:	4b1a      	ldr	r3, [pc, #104]	@ (80016a8 <HAL_RCC_GetSysClockFreq+0x110>)
 8001640:	617b      	str	r3, [r7, #20]
      break;
 8001642:	e005      	b.n	8001650 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8001644:	4b19      	ldr	r3, [pc, #100]	@ (80016ac <HAL_RCC_GetSysClockFreq+0x114>)
 8001646:	617b      	str	r3, [r7, #20]
      break;
 8001648:	e002      	b.n	8001650 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800164a:	69fb      	ldr	r3, [r7, #28]
 800164c:	617b      	str	r3, [r7, #20]
      break;
 800164e:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001650:	4b13      	ldr	r3, [pc, #76]	@ (80016a0 <HAL_RCC_GetSysClockFreq+0x108>)
 8001652:	68db      	ldr	r3, [r3, #12]
 8001654:	091b      	lsrs	r3, r3, #4
 8001656:	f003 0307 	and.w	r3, r3, #7
 800165a:	3301      	adds	r3, #1
 800165c:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800165e:	4b10      	ldr	r3, [pc, #64]	@ (80016a0 <HAL_RCC_GetSysClockFreq+0x108>)
 8001660:	68db      	ldr	r3, [r3, #12]
 8001662:	0a1b      	lsrs	r3, r3, #8
 8001664:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001668:	697a      	ldr	r2, [r7, #20]
 800166a:	fb03 f202 	mul.w	r2, r3, r2
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	fbb2 f3f3 	udiv	r3, r2, r3
 8001674:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001676:	4b0a      	ldr	r3, [pc, #40]	@ (80016a0 <HAL_RCC_GetSysClockFreq+0x108>)
 8001678:	68db      	ldr	r3, [r3, #12]
 800167a:	0e5b      	lsrs	r3, r3, #25
 800167c:	f003 0303 	and.w	r3, r3, #3
 8001680:	3301      	adds	r3, #1
 8001682:	005b      	lsls	r3, r3, #1
 8001684:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8001686:	697a      	ldr	r2, [r7, #20]
 8001688:	683b      	ldr	r3, [r7, #0]
 800168a:	fbb2 f3f3 	udiv	r3, r2, r3
 800168e:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8001690:	69bb      	ldr	r3, [r7, #24]
}
 8001692:	4618      	mov	r0, r3
 8001694:	3724      	adds	r7, #36	@ 0x24
 8001696:	46bd      	mov	sp, r7
 8001698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800169c:	4770      	bx	lr
 800169e:	bf00      	nop
 80016a0:	40021000 	.word	0x40021000
 80016a4:	08004a14 	.word	0x08004a14
 80016a8:	00f42400 	.word	0x00f42400
 80016ac:	007a1200 	.word	0x007a1200

080016b0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80016b0:	b480      	push	{r7}
 80016b2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80016b4:	4b03      	ldr	r3, [pc, #12]	@ (80016c4 <HAL_RCC_GetHCLKFreq+0x14>)
 80016b6:	681b      	ldr	r3, [r3, #0]
}
 80016b8:	4618      	mov	r0, r3
 80016ba:	46bd      	mov	sp, r7
 80016bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c0:	4770      	bx	lr
 80016c2:	bf00      	nop
 80016c4:	20000000 	.word	0x20000000

080016c8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80016c8:	b580      	push	{r7, lr}
 80016ca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80016cc:	f7ff fff0 	bl	80016b0 <HAL_RCC_GetHCLKFreq>
 80016d0:	4602      	mov	r2, r0
 80016d2:	4b06      	ldr	r3, [pc, #24]	@ (80016ec <HAL_RCC_GetPCLK1Freq+0x24>)
 80016d4:	689b      	ldr	r3, [r3, #8]
 80016d6:	0a1b      	lsrs	r3, r3, #8
 80016d8:	f003 0307 	and.w	r3, r3, #7
 80016dc:	4904      	ldr	r1, [pc, #16]	@ (80016f0 <HAL_RCC_GetPCLK1Freq+0x28>)
 80016de:	5ccb      	ldrb	r3, [r1, r3]
 80016e0:	f003 031f 	and.w	r3, r3, #31
 80016e4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80016e8:	4618      	mov	r0, r3
 80016ea:	bd80      	pop	{r7, pc}
 80016ec:	40021000 	.word	0x40021000
 80016f0:	08004a0c 	.word	0x08004a0c

080016f4 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80016f4:	b480      	push	{r7}
 80016f6:	b083      	sub	sp, #12
 80016f8:	af00      	add	r7, sp, #0
 80016fa:	6078      	str	r0, [r7, #4]
 80016fc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	220f      	movs	r2, #15
 8001702:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8001704:	4b12      	ldr	r3, [pc, #72]	@ (8001750 <HAL_RCC_GetClockConfig+0x5c>)
 8001706:	689b      	ldr	r3, [r3, #8]
 8001708:	f003 0203 	and.w	r2, r3, #3
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8001710:	4b0f      	ldr	r3, [pc, #60]	@ (8001750 <HAL_RCC_GetClockConfig+0x5c>)
 8001712:	689b      	ldr	r3, [r3, #8]
 8001714:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 800171c:	4b0c      	ldr	r3, [pc, #48]	@ (8001750 <HAL_RCC_GetClockConfig+0x5c>)
 800171e:	689b      	ldr	r3, [r3, #8]
 8001720:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8001728:	4b09      	ldr	r3, [pc, #36]	@ (8001750 <HAL_RCC_GetClockConfig+0x5c>)
 800172a:	689b      	ldr	r3, [r3, #8]
 800172c:	08db      	lsrs	r3, r3, #3
 800172e:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8001736:	4b07      	ldr	r3, [pc, #28]	@ (8001754 <HAL_RCC_GetClockConfig+0x60>)
 8001738:	681b      	ldr	r3, [r3, #0]
 800173a:	f003 0207 	and.w	r2, r3, #7
 800173e:	683b      	ldr	r3, [r7, #0]
 8001740:	601a      	str	r2, [r3, #0]
}
 8001742:	bf00      	nop
 8001744:	370c      	adds	r7, #12
 8001746:	46bd      	mov	sp, r7
 8001748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800174c:	4770      	bx	lr
 800174e:	bf00      	nop
 8001750:	40021000 	.word	0x40021000
 8001754:	40022000 	.word	0x40022000

08001758 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8001758:	b580      	push	{r7, lr}
 800175a:	b086      	sub	sp, #24
 800175c:	af00      	add	r7, sp, #0
 800175e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8001760:	2300      	movs	r3, #0
 8001762:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8001764:	4b2a      	ldr	r3, [pc, #168]	@ (8001810 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001766:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001768:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800176c:	2b00      	cmp	r3, #0
 800176e:	d003      	beq.n	8001778 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8001770:	f7ff f9d2 	bl	8000b18 <HAL_PWREx_GetVoltageRange>
 8001774:	6178      	str	r0, [r7, #20]
 8001776:	e014      	b.n	80017a2 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8001778:	4b25      	ldr	r3, [pc, #148]	@ (8001810 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800177a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800177c:	4a24      	ldr	r2, [pc, #144]	@ (8001810 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800177e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001782:	6593      	str	r3, [r2, #88]	@ 0x58
 8001784:	4b22      	ldr	r3, [pc, #136]	@ (8001810 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001786:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001788:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800178c:	60fb      	str	r3, [r7, #12]
 800178e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8001790:	f7ff f9c2 	bl	8000b18 <HAL_PWREx_GetVoltageRange>
 8001794:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8001796:	4b1e      	ldr	r3, [pc, #120]	@ (8001810 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001798:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800179a:	4a1d      	ldr	r2, [pc, #116]	@ (8001810 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800179c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80017a0:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80017a2:	697b      	ldr	r3, [r7, #20]
 80017a4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80017a8:	d10b      	bne.n	80017c2 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	2b80      	cmp	r3, #128	@ 0x80
 80017ae:	d919      	bls.n	80017e4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	2ba0      	cmp	r3, #160	@ 0xa0
 80017b4:	d902      	bls.n	80017bc <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80017b6:	2302      	movs	r3, #2
 80017b8:	613b      	str	r3, [r7, #16]
 80017ba:	e013      	b.n	80017e4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80017bc:	2301      	movs	r3, #1
 80017be:	613b      	str	r3, [r7, #16]
 80017c0:	e010      	b.n	80017e4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	2b80      	cmp	r3, #128	@ 0x80
 80017c6:	d902      	bls.n	80017ce <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80017c8:	2303      	movs	r3, #3
 80017ca:	613b      	str	r3, [r7, #16]
 80017cc:	e00a      	b.n	80017e4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	2b80      	cmp	r3, #128	@ 0x80
 80017d2:	d102      	bne.n	80017da <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80017d4:	2302      	movs	r3, #2
 80017d6:	613b      	str	r3, [r7, #16]
 80017d8:	e004      	b.n	80017e4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	2b70      	cmp	r3, #112	@ 0x70
 80017de:	d101      	bne.n	80017e4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80017e0:	2301      	movs	r3, #1
 80017e2:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80017e4:	4b0b      	ldr	r3, [pc, #44]	@ (8001814 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	f023 0207 	bic.w	r2, r3, #7
 80017ec:	4909      	ldr	r1, [pc, #36]	@ (8001814 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80017ee:	693b      	ldr	r3, [r7, #16]
 80017f0:	4313      	orrs	r3, r2
 80017f2:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80017f4:	4b07      	ldr	r3, [pc, #28]	@ (8001814 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	f003 0307 	and.w	r3, r3, #7
 80017fc:	693a      	ldr	r2, [r7, #16]
 80017fe:	429a      	cmp	r2, r3
 8001800:	d001      	beq.n	8001806 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8001802:	2301      	movs	r3, #1
 8001804:	e000      	b.n	8001808 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8001806:	2300      	movs	r3, #0
}
 8001808:	4618      	mov	r0, r3
 800180a:	3718      	adds	r7, #24
 800180c:	46bd      	mov	sp, r7
 800180e:	bd80      	pop	{r7, pc}
 8001810:	40021000 	.word	0x40021000
 8001814:	40022000 	.word	0x40022000

08001818 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001818:	b580      	push	{r7, lr}
 800181a:	b082      	sub	sp, #8
 800181c:	af00      	add	r7, sp, #0
 800181e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	2b00      	cmp	r3, #0
 8001824:	d101      	bne.n	800182a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001826:	2301      	movs	r3, #1
 8001828:	e049      	b.n	80018be <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001830:	b2db      	uxtb	r3, r3
 8001832:	2b00      	cmp	r3, #0
 8001834:	d106      	bne.n	8001844 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	2200      	movs	r2, #0
 800183a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800183e:	6878      	ldr	r0, [r7, #4]
 8001840:	f000 f841 	bl	80018c6 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	2202      	movs	r2, #2
 8001848:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	681a      	ldr	r2, [r3, #0]
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	3304      	adds	r3, #4
 8001854:	4619      	mov	r1, r3
 8001856:	4610      	mov	r0, r2
 8001858:	f000 f9e0 	bl	8001c1c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	2201      	movs	r2, #1
 8001860:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	2201      	movs	r2, #1
 8001868:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	2201      	movs	r2, #1
 8001870:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	2201      	movs	r2, #1
 8001878:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	2201      	movs	r2, #1
 8001880:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	2201      	movs	r2, #1
 8001888:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	2201      	movs	r2, #1
 8001890:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	2201      	movs	r2, #1
 8001898:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	2201      	movs	r2, #1
 80018a0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	2201      	movs	r2, #1
 80018a8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	2201      	movs	r2, #1
 80018b0:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	2201      	movs	r2, #1
 80018b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80018bc:	2300      	movs	r3, #0
}
 80018be:	4618      	mov	r0, r3
 80018c0:	3708      	adds	r7, #8
 80018c2:	46bd      	mov	sp, r7
 80018c4:	bd80      	pop	{r7, pc}

080018c6 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80018c6:	b480      	push	{r7}
 80018c8:	b083      	sub	sp, #12
 80018ca:	af00      	add	r7, sp, #0
 80018cc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80018ce:	bf00      	nop
 80018d0:	370c      	adds	r7, #12
 80018d2:	46bd      	mov	sp, r7
 80018d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018d8:	4770      	bx	lr
	...

080018dc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80018dc:	b480      	push	{r7}
 80018de:	b085      	sub	sp, #20
 80018e0:	af00      	add	r7, sp, #0
 80018e2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80018ea:	b2db      	uxtb	r3, r3
 80018ec:	2b01      	cmp	r3, #1
 80018ee:	d001      	beq.n	80018f4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80018f0:	2301      	movs	r3, #1
 80018f2:	e04f      	b.n	8001994 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	2202      	movs	r2, #2
 80018f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	68da      	ldr	r2, [r3, #12]
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	f042 0201 	orr.w	r2, r2, #1
 800190a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	4a23      	ldr	r2, [pc, #140]	@ (80019a0 <HAL_TIM_Base_Start_IT+0xc4>)
 8001912:	4293      	cmp	r3, r2
 8001914:	d01d      	beq.n	8001952 <HAL_TIM_Base_Start_IT+0x76>
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800191e:	d018      	beq.n	8001952 <HAL_TIM_Base_Start_IT+0x76>
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	4a1f      	ldr	r2, [pc, #124]	@ (80019a4 <HAL_TIM_Base_Start_IT+0xc8>)
 8001926:	4293      	cmp	r3, r2
 8001928:	d013      	beq.n	8001952 <HAL_TIM_Base_Start_IT+0x76>
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	4a1e      	ldr	r2, [pc, #120]	@ (80019a8 <HAL_TIM_Base_Start_IT+0xcc>)
 8001930:	4293      	cmp	r3, r2
 8001932:	d00e      	beq.n	8001952 <HAL_TIM_Base_Start_IT+0x76>
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	4a1c      	ldr	r2, [pc, #112]	@ (80019ac <HAL_TIM_Base_Start_IT+0xd0>)
 800193a:	4293      	cmp	r3, r2
 800193c:	d009      	beq.n	8001952 <HAL_TIM_Base_Start_IT+0x76>
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	4a1b      	ldr	r2, [pc, #108]	@ (80019b0 <HAL_TIM_Base_Start_IT+0xd4>)
 8001944:	4293      	cmp	r3, r2
 8001946:	d004      	beq.n	8001952 <HAL_TIM_Base_Start_IT+0x76>
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	4a19      	ldr	r2, [pc, #100]	@ (80019b4 <HAL_TIM_Base_Start_IT+0xd8>)
 800194e:	4293      	cmp	r3, r2
 8001950:	d115      	bne.n	800197e <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	689a      	ldr	r2, [r3, #8]
 8001958:	4b17      	ldr	r3, [pc, #92]	@ (80019b8 <HAL_TIM_Base_Start_IT+0xdc>)
 800195a:	4013      	ands	r3, r2
 800195c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800195e:	68fb      	ldr	r3, [r7, #12]
 8001960:	2b06      	cmp	r3, #6
 8001962:	d015      	beq.n	8001990 <HAL_TIM_Base_Start_IT+0xb4>
 8001964:	68fb      	ldr	r3, [r7, #12]
 8001966:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800196a:	d011      	beq.n	8001990 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	681a      	ldr	r2, [r3, #0]
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	f042 0201 	orr.w	r2, r2, #1
 800197a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800197c:	e008      	b.n	8001990 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	681b      	ldr	r3, [r3, #0]
 8001982:	681a      	ldr	r2, [r3, #0]
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	f042 0201 	orr.w	r2, r2, #1
 800198c:	601a      	str	r2, [r3, #0]
 800198e:	e000      	b.n	8001992 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001990:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8001992:	2300      	movs	r3, #0
}
 8001994:	4618      	mov	r0, r3
 8001996:	3714      	adds	r7, #20
 8001998:	46bd      	mov	sp, r7
 800199a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800199e:	4770      	bx	lr
 80019a0:	40012c00 	.word	0x40012c00
 80019a4:	40000400 	.word	0x40000400
 80019a8:	40000800 	.word	0x40000800
 80019ac:	40000c00 	.word	0x40000c00
 80019b0:	40013400 	.word	0x40013400
 80019b4:	40014000 	.word	0x40014000
 80019b8:	00010007 	.word	0x00010007

080019bc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80019bc:	b580      	push	{r7, lr}
 80019be:	b084      	sub	sp, #16
 80019c0:	af00      	add	r7, sp, #0
 80019c2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	68db      	ldr	r3, [r3, #12]
 80019ca:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	691b      	ldr	r3, [r3, #16]
 80019d2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80019d4:	68bb      	ldr	r3, [r7, #8]
 80019d6:	f003 0302 	and.w	r3, r3, #2
 80019da:	2b00      	cmp	r3, #0
 80019dc:	d020      	beq.n	8001a20 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80019de:	68fb      	ldr	r3, [r7, #12]
 80019e0:	f003 0302 	and.w	r3, r3, #2
 80019e4:	2b00      	cmp	r3, #0
 80019e6:	d01b      	beq.n	8001a20 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	f06f 0202 	mvn.w	r2, #2
 80019f0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	2201      	movs	r2, #1
 80019f6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	699b      	ldr	r3, [r3, #24]
 80019fe:	f003 0303 	and.w	r3, r3, #3
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	d003      	beq.n	8001a0e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001a06:	6878      	ldr	r0, [r7, #4]
 8001a08:	f000 f8e9 	bl	8001bde <HAL_TIM_IC_CaptureCallback>
 8001a0c:	e005      	b.n	8001a1a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001a0e:	6878      	ldr	r0, [r7, #4]
 8001a10:	f000 f8db 	bl	8001bca <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001a14:	6878      	ldr	r0, [r7, #4]
 8001a16:	f000 f8ec 	bl	8001bf2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	2200      	movs	r2, #0
 8001a1e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8001a20:	68bb      	ldr	r3, [r7, #8]
 8001a22:	f003 0304 	and.w	r3, r3, #4
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	d020      	beq.n	8001a6c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8001a2a:	68fb      	ldr	r3, [r7, #12]
 8001a2c:	f003 0304 	and.w	r3, r3, #4
 8001a30:	2b00      	cmp	r3, #0
 8001a32:	d01b      	beq.n	8001a6c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	f06f 0204 	mvn.w	r2, #4
 8001a3c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	2202      	movs	r2, #2
 8001a42:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	699b      	ldr	r3, [r3, #24]
 8001a4a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001a4e:	2b00      	cmp	r3, #0
 8001a50:	d003      	beq.n	8001a5a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001a52:	6878      	ldr	r0, [r7, #4]
 8001a54:	f000 f8c3 	bl	8001bde <HAL_TIM_IC_CaptureCallback>
 8001a58:	e005      	b.n	8001a66 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001a5a:	6878      	ldr	r0, [r7, #4]
 8001a5c:	f000 f8b5 	bl	8001bca <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001a60:	6878      	ldr	r0, [r7, #4]
 8001a62:	f000 f8c6 	bl	8001bf2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	2200      	movs	r2, #0
 8001a6a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8001a6c:	68bb      	ldr	r3, [r7, #8]
 8001a6e:	f003 0308 	and.w	r3, r3, #8
 8001a72:	2b00      	cmp	r3, #0
 8001a74:	d020      	beq.n	8001ab8 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8001a76:	68fb      	ldr	r3, [r7, #12]
 8001a78:	f003 0308 	and.w	r3, r3, #8
 8001a7c:	2b00      	cmp	r3, #0
 8001a7e:	d01b      	beq.n	8001ab8 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	f06f 0208 	mvn.w	r2, #8
 8001a88:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	2204      	movs	r2, #4
 8001a8e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	69db      	ldr	r3, [r3, #28]
 8001a96:	f003 0303 	and.w	r3, r3, #3
 8001a9a:	2b00      	cmp	r3, #0
 8001a9c:	d003      	beq.n	8001aa6 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001a9e:	6878      	ldr	r0, [r7, #4]
 8001aa0:	f000 f89d 	bl	8001bde <HAL_TIM_IC_CaptureCallback>
 8001aa4:	e005      	b.n	8001ab2 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001aa6:	6878      	ldr	r0, [r7, #4]
 8001aa8:	f000 f88f 	bl	8001bca <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001aac:	6878      	ldr	r0, [r7, #4]
 8001aae:	f000 f8a0 	bl	8001bf2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	2200      	movs	r2, #0
 8001ab6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8001ab8:	68bb      	ldr	r3, [r7, #8]
 8001aba:	f003 0310 	and.w	r3, r3, #16
 8001abe:	2b00      	cmp	r3, #0
 8001ac0:	d020      	beq.n	8001b04 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8001ac2:	68fb      	ldr	r3, [r7, #12]
 8001ac4:	f003 0310 	and.w	r3, r3, #16
 8001ac8:	2b00      	cmp	r3, #0
 8001aca:	d01b      	beq.n	8001b04 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	f06f 0210 	mvn.w	r2, #16
 8001ad4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	2208      	movs	r2, #8
 8001ada:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	69db      	ldr	r3, [r3, #28]
 8001ae2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	d003      	beq.n	8001af2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001aea:	6878      	ldr	r0, [r7, #4]
 8001aec:	f000 f877 	bl	8001bde <HAL_TIM_IC_CaptureCallback>
 8001af0:	e005      	b.n	8001afe <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001af2:	6878      	ldr	r0, [r7, #4]
 8001af4:	f000 f869 	bl	8001bca <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001af8:	6878      	ldr	r0, [r7, #4]
 8001afa:	f000 f87a 	bl	8001bf2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	2200      	movs	r2, #0
 8001b02:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8001b04:	68bb      	ldr	r3, [r7, #8]
 8001b06:	f003 0301 	and.w	r3, r3, #1
 8001b0a:	2b00      	cmp	r3, #0
 8001b0c:	d00c      	beq.n	8001b28 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8001b0e:	68fb      	ldr	r3, [r7, #12]
 8001b10:	f003 0301 	and.w	r3, r3, #1
 8001b14:	2b00      	cmp	r3, #0
 8001b16:	d007      	beq.n	8001b28 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	f06f 0201 	mvn.w	r2, #1
 8001b20:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001b22:	6878      	ldr	r0, [r7, #4]
 8001b24:	f7fe fc00 	bl	8000328 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8001b28:	68bb      	ldr	r3, [r7, #8]
 8001b2a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	d104      	bne.n	8001b3c <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8001b32:	68bb      	ldr	r3, [r7, #8]
 8001b34:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8001b38:	2b00      	cmp	r3, #0
 8001b3a:	d00c      	beq.n	8001b56 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8001b3c:	68fb      	ldr	r3, [r7, #12]
 8001b3e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	d007      	beq.n	8001b56 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8001b4e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8001b50:	6878      	ldr	r0, [r7, #4]
 8001b52:	f000 f913 	bl	8001d7c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8001b56:	68bb      	ldr	r3, [r7, #8]
 8001b58:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001b5c:	2b00      	cmp	r3, #0
 8001b5e:	d00c      	beq.n	8001b7a <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8001b60:	68fb      	ldr	r3, [r7, #12]
 8001b62:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	d007      	beq.n	8001b7a <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8001b72:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8001b74:	6878      	ldr	r0, [r7, #4]
 8001b76:	f000 f90b 	bl	8001d90 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8001b7a:	68bb      	ldr	r3, [r7, #8]
 8001b7c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001b80:	2b00      	cmp	r3, #0
 8001b82:	d00c      	beq.n	8001b9e <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8001b84:	68fb      	ldr	r3, [r7, #12]
 8001b86:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001b8a:	2b00      	cmp	r3, #0
 8001b8c:	d007      	beq.n	8001b9e <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8001b96:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8001b98:	6878      	ldr	r0, [r7, #4]
 8001b9a:	f000 f834 	bl	8001c06 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8001b9e:	68bb      	ldr	r3, [r7, #8]
 8001ba0:	f003 0320 	and.w	r3, r3, #32
 8001ba4:	2b00      	cmp	r3, #0
 8001ba6:	d00c      	beq.n	8001bc2 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8001ba8:	68fb      	ldr	r3, [r7, #12]
 8001baa:	f003 0320 	and.w	r3, r3, #32
 8001bae:	2b00      	cmp	r3, #0
 8001bb0:	d007      	beq.n	8001bc2 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	f06f 0220 	mvn.w	r2, #32
 8001bba:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8001bbc:	6878      	ldr	r0, [r7, #4]
 8001bbe:	f000 f8d3 	bl	8001d68 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8001bc2:	bf00      	nop
 8001bc4:	3710      	adds	r7, #16
 8001bc6:	46bd      	mov	sp, r7
 8001bc8:	bd80      	pop	{r7, pc}

08001bca <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001bca:	b480      	push	{r7}
 8001bcc:	b083      	sub	sp, #12
 8001bce:	af00      	add	r7, sp, #0
 8001bd0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8001bd2:	bf00      	nop
 8001bd4:	370c      	adds	r7, #12
 8001bd6:	46bd      	mov	sp, r7
 8001bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bdc:	4770      	bx	lr

08001bde <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001bde:	b480      	push	{r7}
 8001be0:	b083      	sub	sp, #12
 8001be2:	af00      	add	r7, sp, #0
 8001be4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8001be6:	bf00      	nop
 8001be8:	370c      	adds	r7, #12
 8001bea:	46bd      	mov	sp, r7
 8001bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bf0:	4770      	bx	lr

08001bf2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8001bf2:	b480      	push	{r7}
 8001bf4:	b083      	sub	sp, #12
 8001bf6:	af00      	add	r7, sp, #0
 8001bf8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8001bfa:	bf00      	nop
 8001bfc:	370c      	adds	r7, #12
 8001bfe:	46bd      	mov	sp, r7
 8001c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c04:	4770      	bx	lr

08001c06 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8001c06:	b480      	push	{r7}
 8001c08:	b083      	sub	sp, #12
 8001c0a:	af00      	add	r7, sp, #0
 8001c0c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8001c0e:	bf00      	nop
 8001c10:	370c      	adds	r7, #12
 8001c12:	46bd      	mov	sp, r7
 8001c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c18:	4770      	bx	lr
	...

08001c1c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8001c1c:	b480      	push	{r7}
 8001c1e:	b085      	sub	sp, #20
 8001c20:	af00      	add	r7, sp, #0
 8001c22:	6078      	str	r0, [r7, #4]
 8001c24:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	4a46      	ldr	r2, [pc, #280]	@ (8001d48 <TIM_Base_SetConfig+0x12c>)
 8001c30:	4293      	cmp	r3, r2
 8001c32:	d013      	beq.n	8001c5c <TIM_Base_SetConfig+0x40>
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001c3a:	d00f      	beq.n	8001c5c <TIM_Base_SetConfig+0x40>
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	4a43      	ldr	r2, [pc, #268]	@ (8001d4c <TIM_Base_SetConfig+0x130>)
 8001c40:	4293      	cmp	r3, r2
 8001c42:	d00b      	beq.n	8001c5c <TIM_Base_SetConfig+0x40>
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	4a42      	ldr	r2, [pc, #264]	@ (8001d50 <TIM_Base_SetConfig+0x134>)
 8001c48:	4293      	cmp	r3, r2
 8001c4a:	d007      	beq.n	8001c5c <TIM_Base_SetConfig+0x40>
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	4a41      	ldr	r2, [pc, #260]	@ (8001d54 <TIM_Base_SetConfig+0x138>)
 8001c50:	4293      	cmp	r3, r2
 8001c52:	d003      	beq.n	8001c5c <TIM_Base_SetConfig+0x40>
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	4a40      	ldr	r2, [pc, #256]	@ (8001d58 <TIM_Base_SetConfig+0x13c>)
 8001c58:	4293      	cmp	r3, r2
 8001c5a:	d108      	bne.n	8001c6e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001c5c:	68fb      	ldr	r3, [r7, #12]
 8001c5e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001c62:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001c64:	683b      	ldr	r3, [r7, #0]
 8001c66:	685b      	ldr	r3, [r3, #4]
 8001c68:	68fa      	ldr	r2, [r7, #12]
 8001c6a:	4313      	orrs	r3, r2
 8001c6c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	4a35      	ldr	r2, [pc, #212]	@ (8001d48 <TIM_Base_SetConfig+0x12c>)
 8001c72:	4293      	cmp	r3, r2
 8001c74:	d01f      	beq.n	8001cb6 <TIM_Base_SetConfig+0x9a>
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001c7c:	d01b      	beq.n	8001cb6 <TIM_Base_SetConfig+0x9a>
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	4a32      	ldr	r2, [pc, #200]	@ (8001d4c <TIM_Base_SetConfig+0x130>)
 8001c82:	4293      	cmp	r3, r2
 8001c84:	d017      	beq.n	8001cb6 <TIM_Base_SetConfig+0x9a>
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	4a31      	ldr	r2, [pc, #196]	@ (8001d50 <TIM_Base_SetConfig+0x134>)
 8001c8a:	4293      	cmp	r3, r2
 8001c8c:	d013      	beq.n	8001cb6 <TIM_Base_SetConfig+0x9a>
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	4a30      	ldr	r2, [pc, #192]	@ (8001d54 <TIM_Base_SetConfig+0x138>)
 8001c92:	4293      	cmp	r3, r2
 8001c94:	d00f      	beq.n	8001cb6 <TIM_Base_SetConfig+0x9a>
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	4a2f      	ldr	r2, [pc, #188]	@ (8001d58 <TIM_Base_SetConfig+0x13c>)
 8001c9a:	4293      	cmp	r3, r2
 8001c9c:	d00b      	beq.n	8001cb6 <TIM_Base_SetConfig+0x9a>
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	4a2e      	ldr	r2, [pc, #184]	@ (8001d5c <TIM_Base_SetConfig+0x140>)
 8001ca2:	4293      	cmp	r3, r2
 8001ca4:	d007      	beq.n	8001cb6 <TIM_Base_SetConfig+0x9a>
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	4a2d      	ldr	r2, [pc, #180]	@ (8001d60 <TIM_Base_SetConfig+0x144>)
 8001caa:	4293      	cmp	r3, r2
 8001cac:	d003      	beq.n	8001cb6 <TIM_Base_SetConfig+0x9a>
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	4a2c      	ldr	r2, [pc, #176]	@ (8001d64 <TIM_Base_SetConfig+0x148>)
 8001cb2:	4293      	cmp	r3, r2
 8001cb4:	d108      	bne.n	8001cc8 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001cb6:	68fb      	ldr	r3, [r7, #12]
 8001cb8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001cbc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001cbe:	683b      	ldr	r3, [r7, #0]
 8001cc0:	68db      	ldr	r3, [r3, #12]
 8001cc2:	68fa      	ldr	r2, [r7, #12]
 8001cc4:	4313      	orrs	r3, r2
 8001cc6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001cc8:	68fb      	ldr	r3, [r7, #12]
 8001cca:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8001cce:	683b      	ldr	r3, [r7, #0]
 8001cd0:	695b      	ldr	r3, [r3, #20]
 8001cd2:	4313      	orrs	r3, r2
 8001cd4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	68fa      	ldr	r2, [r7, #12]
 8001cda:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001cdc:	683b      	ldr	r3, [r7, #0]
 8001cde:	689a      	ldr	r2, [r3, #8]
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001ce4:	683b      	ldr	r3, [r7, #0]
 8001ce6:	681a      	ldr	r2, [r3, #0]
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	4a16      	ldr	r2, [pc, #88]	@ (8001d48 <TIM_Base_SetConfig+0x12c>)
 8001cf0:	4293      	cmp	r3, r2
 8001cf2:	d00f      	beq.n	8001d14 <TIM_Base_SetConfig+0xf8>
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	4a18      	ldr	r2, [pc, #96]	@ (8001d58 <TIM_Base_SetConfig+0x13c>)
 8001cf8:	4293      	cmp	r3, r2
 8001cfa:	d00b      	beq.n	8001d14 <TIM_Base_SetConfig+0xf8>
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	4a17      	ldr	r2, [pc, #92]	@ (8001d5c <TIM_Base_SetConfig+0x140>)
 8001d00:	4293      	cmp	r3, r2
 8001d02:	d007      	beq.n	8001d14 <TIM_Base_SetConfig+0xf8>
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	4a16      	ldr	r2, [pc, #88]	@ (8001d60 <TIM_Base_SetConfig+0x144>)
 8001d08:	4293      	cmp	r3, r2
 8001d0a:	d003      	beq.n	8001d14 <TIM_Base_SetConfig+0xf8>
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	4a15      	ldr	r2, [pc, #84]	@ (8001d64 <TIM_Base_SetConfig+0x148>)
 8001d10:	4293      	cmp	r3, r2
 8001d12:	d103      	bne.n	8001d1c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001d14:	683b      	ldr	r3, [r7, #0]
 8001d16:	691a      	ldr	r2, [r3, #16]
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	2201      	movs	r2, #1
 8001d20:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	691b      	ldr	r3, [r3, #16]
 8001d26:	f003 0301 	and.w	r3, r3, #1
 8001d2a:	2b01      	cmp	r3, #1
 8001d2c:	d105      	bne.n	8001d3a <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	691b      	ldr	r3, [r3, #16]
 8001d32:	f023 0201 	bic.w	r2, r3, #1
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	611a      	str	r2, [r3, #16]
  }
}
 8001d3a:	bf00      	nop
 8001d3c:	3714      	adds	r7, #20
 8001d3e:	46bd      	mov	sp, r7
 8001d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d44:	4770      	bx	lr
 8001d46:	bf00      	nop
 8001d48:	40012c00 	.word	0x40012c00
 8001d4c:	40000400 	.word	0x40000400
 8001d50:	40000800 	.word	0x40000800
 8001d54:	40000c00 	.word	0x40000c00
 8001d58:	40013400 	.word	0x40013400
 8001d5c:	40014000 	.word	0x40014000
 8001d60:	40014400 	.word	0x40014400
 8001d64:	40014800 	.word	0x40014800

08001d68 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8001d68:	b480      	push	{r7}
 8001d6a:	b083      	sub	sp, #12
 8001d6c:	af00      	add	r7, sp, #0
 8001d6e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8001d70:	bf00      	nop
 8001d72:	370c      	adds	r7, #12
 8001d74:	46bd      	mov	sp, r7
 8001d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d7a:	4770      	bx	lr

08001d7c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8001d7c:	b480      	push	{r7}
 8001d7e:	b083      	sub	sp, #12
 8001d80:	af00      	add	r7, sp, #0
 8001d82:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8001d84:	bf00      	nop
 8001d86:	370c      	adds	r7, #12
 8001d88:	46bd      	mov	sp, r7
 8001d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d8e:	4770      	bx	lr

08001d90 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8001d90:	b480      	push	{r7}
 8001d92:	b083      	sub	sp, #12
 8001d94:	af00      	add	r7, sp, #0
 8001d96:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8001d98:	bf00      	nop
 8001d9a:	370c      	adds	r7, #12
 8001d9c:	46bd      	mov	sp, r7
 8001d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da2:	4770      	bx	lr

08001da4 <__NVIC_SetPriority>:
{
 8001da4:	b480      	push	{r7}
 8001da6:	b083      	sub	sp, #12
 8001da8:	af00      	add	r7, sp, #0
 8001daa:	4603      	mov	r3, r0
 8001dac:	6039      	str	r1, [r7, #0]
 8001dae:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001db0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001db4:	2b00      	cmp	r3, #0
 8001db6:	db0a      	blt.n	8001dce <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001db8:	683b      	ldr	r3, [r7, #0]
 8001dba:	b2da      	uxtb	r2, r3
 8001dbc:	490c      	ldr	r1, [pc, #48]	@ (8001df0 <__NVIC_SetPriority+0x4c>)
 8001dbe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001dc2:	0112      	lsls	r2, r2, #4
 8001dc4:	b2d2      	uxtb	r2, r2
 8001dc6:	440b      	add	r3, r1
 8001dc8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8001dcc:	e00a      	b.n	8001de4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001dce:	683b      	ldr	r3, [r7, #0]
 8001dd0:	b2da      	uxtb	r2, r3
 8001dd2:	4908      	ldr	r1, [pc, #32]	@ (8001df4 <__NVIC_SetPriority+0x50>)
 8001dd4:	79fb      	ldrb	r3, [r7, #7]
 8001dd6:	f003 030f 	and.w	r3, r3, #15
 8001dda:	3b04      	subs	r3, #4
 8001ddc:	0112      	lsls	r2, r2, #4
 8001dde:	b2d2      	uxtb	r2, r2
 8001de0:	440b      	add	r3, r1
 8001de2:	761a      	strb	r2, [r3, #24]
}
 8001de4:	bf00      	nop
 8001de6:	370c      	adds	r7, #12
 8001de8:	46bd      	mov	sp, r7
 8001dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dee:	4770      	bx	lr
 8001df0:	e000e100 	.word	0xe000e100
 8001df4:	e000ed00 	.word	0xe000ed00

08001df8 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8001df8:	b580      	push	{r7, lr}
 8001dfa:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8001dfc:	4b05      	ldr	r3, [pc, #20]	@ (8001e14 <SysTick_Handler+0x1c>)
 8001dfe:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8001e00:	f001 fd18 	bl	8003834 <xTaskGetSchedulerState>
 8001e04:	4603      	mov	r3, r0
 8001e06:	2b01      	cmp	r3, #1
 8001e08:	d001      	beq.n	8001e0e <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8001e0a:	f002 fb0d 	bl	8004428 <xPortSysTickHandler>
  }
}
 8001e0e:	bf00      	nop
 8001e10:	bd80      	pop	{r7, pc}
 8001e12:	bf00      	nop
 8001e14:	e000e010 	.word	0xe000e010

08001e18 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8001e18:	b580      	push	{r7, lr}
 8001e1a:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8001e1c:	2100      	movs	r1, #0
 8001e1e:	f06f 0004 	mvn.w	r0, #4
 8001e22:	f7ff ffbf 	bl	8001da4 <__NVIC_SetPriority>
#endif
}
 8001e26:	bf00      	nop
 8001e28:	bd80      	pop	{r7, pc}
	...

08001e2c <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8001e2c:	b480      	push	{r7}
 8001e2e:	b083      	sub	sp, #12
 8001e30:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8001e32:	f3ef 8305 	mrs	r3, IPSR
 8001e36:	603b      	str	r3, [r7, #0]
  return(result);
 8001e38:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8001e3a:	2b00      	cmp	r3, #0
 8001e3c:	d003      	beq.n	8001e46 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8001e3e:	f06f 0305 	mvn.w	r3, #5
 8001e42:	607b      	str	r3, [r7, #4]
 8001e44:	e00c      	b.n	8001e60 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8001e46:	4b0a      	ldr	r3, [pc, #40]	@ (8001e70 <osKernelInitialize+0x44>)
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	2b00      	cmp	r3, #0
 8001e4c:	d105      	bne.n	8001e5a <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8001e4e:	4b08      	ldr	r3, [pc, #32]	@ (8001e70 <osKernelInitialize+0x44>)
 8001e50:	2201      	movs	r2, #1
 8001e52:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8001e54:	2300      	movs	r3, #0
 8001e56:	607b      	str	r3, [r7, #4]
 8001e58:	e002      	b.n	8001e60 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8001e5a:	f04f 33ff 	mov.w	r3, #4294967295
 8001e5e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8001e60:	687b      	ldr	r3, [r7, #4]
}
 8001e62:	4618      	mov	r0, r3
 8001e64:	370c      	adds	r7, #12
 8001e66:	46bd      	mov	sp, r7
 8001e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e6c:	4770      	bx	lr
 8001e6e:	bf00      	nop
 8001e70:	20000080 	.word	0x20000080

08001e74 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8001e74:	b580      	push	{r7, lr}
 8001e76:	b082      	sub	sp, #8
 8001e78:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8001e7a:	f3ef 8305 	mrs	r3, IPSR
 8001e7e:	603b      	str	r3, [r7, #0]
  return(result);
 8001e80:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d003      	beq.n	8001e8e <osKernelStart+0x1a>
    stat = osErrorISR;
 8001e86:	f06f 0305 	mvn.w	r3, #5
 8001e8a:	607b      	str	r3, [r7, #4]
 8001e8c:	e010      	b.n	8001eb0 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8001e8e:	4b0b      	ldr	r3, [pc, #44]	@ (8001ebc <osKernelStart+0x48>)
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	2b01      	cmp	r3, #1
 8001e94:	d109      	bne.n	8001eaa <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8001e96:	f7ff ffbf 	bl	8001e18 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8001e9a:	4b08      	ldr	r3, [pc, #32]	@ (8001ebc <osKernelStart+0x48>)
 8001e9c:	2202      	movs	r2, #2
 8001e9e:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8001ea0:	f001 f87a 	bl	8002f98 <vTaskStartScheduler>
      stat = osOK;
 8001ea4:	2300      	movs	r3, #0
 8001ea6:	607b      	str	r3, [r7, #4]
 8001ea8:	e002      	b.n	8001eb0 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8001eaa:	f04f 33ff 	mov.w	r3, #4294967295
 8001eae:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8001eb0:	687b      	ldr	r3, [r7, #4]
}
 8001eb2:	4618      	mov	r0, r3
 8001eb4:	3708      	adds	r7, #8
 8001eb6:	46bd      	mov	sp, r7
 8001eb8:	bd80      	pop	{r7, pc}
 8001eba:	bf00      	nop
 8001ebc:	20000080 	.word	0x20000080

08001ec0 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8001ec0:	b580      	push	{r7, lr}
 8001ec2:	b08e      	sub	sp, #56	@ 0x38
 8001ec4:	af04      	add	r7, sp, #16
 8001ec6:	60f8      	str	r0, [r7, #12]
 8001ec8:	60b9      	str	r1, [r7, #8]
 8001eca:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8001ecc:	2300      	movs	r3, #0
 8001ece:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8001ed0:	f3ef 8305 	mrs	r3, IPSR
 8001ed4:	617b      	str	r3, [r7, #20]
  return(result);
 8001ed6:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8001ed8:	2b00      	cmp	r3, #0
 8001eda:	d17e      	bne.n	8001fda <osThreadNew+0x11a>
 8001edc:	68fb      	ldr	r3, [r7, #12]
 8001ede:	2b00      	cmp	r3, #0
 8001ee0:	d07b      	beq.n	8001fda <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8001ee2:	2380      	movs	r3, #128	@ 0x80
 8001ee4:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8001ee6:	2318      	movs	r3, #24
 8001ee8:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8001eea:	2300      	movs	r3, #0
 8001eec:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8001eee:	f04f 33ff 	mov.w	r3, #4294967295
 8001ef2:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	d045      	beq.n	8001f86 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d002      	beq.n	8001f08 <osThreadNew+0x48>
        name = attr->name;
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	699b      	ldr	r3, [r3, #24]
 8001f0c:	2b00      	cmp	r3, #0
 8001f0e:	d002      	beq.n	8001f16 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	699b      	ldr	r3, [r3, #24]
 8001f14:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8001f16:	69fb      	ldr	r3, [r7, #28]
 8001f18:	2b00      	cmp	r3, #0
 8001f1a:	d008      	beq.n	8001f2e <osThreadNew+0x6e>
 8001f1c:	69fb      	ldr	r3, [r7, #28]
 8001f1e:	2b38      	cmp	r3, #56	@ 0x38
 8001f20:	d805      	bhi.n	8001f2e <osThreadNew+0x6e>
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	685b      	ldr	r3, [r3, #4]
 8001f26:	f003 0301 	and.w	r3, r3, #1
 8001f2a:	2b00      	cmp	r3, #0
 8001f2c:	d001      	beq.n	8001f32 <osThreadNew+0x72>
        return (NULL);
 8001f2e:	2300      	movs	r3, #0
 8001f30:	e054      	b.n	8001fdc <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	695b      	ldr	r3, [r3, #20]
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	d003      	beq.n	8001f42 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	695b      	ldr	r3, [r3, #20]
 8001f3e:	089b      	lsrs	r3, r3, #2
 8001f40:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	689b      	ldr	r3, [r3, #8]
 8001f46:	2b00      	cmp	r3, #0
 8001f48:	d00e      	beq.n	8001f68 <osThreadNew+0xa8>
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	68db      	ldr	r3, [r3, #12]
 8001f4e:	2b5b      	cmp	r3, #91	@ 0x5b
 8001f50:	d90a      	bls.n	8001f68 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	d006      	beq.n	8001f68 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	695b      	ldr	r3, [r3, #20]
 8001f5e:	2b00      	cmp	r3, #0
 8001f60:	d002      	beq.n	8001f68 <osThreadNew+0xa8>
        mem = 1;
 8001f62:	2301      	movs	r3, #1
 8001f64:	61bb      	str	r3, [r7, #24]
 8001f66:	e010      	b.n	8001f8a <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	689b      	ldr	r3, [r3, #8]
 8001f6c:	2b00      	cmp	r3, #0
 8001f6e:	d10c      	bne.n	8001f8a <osThreadNew+0xca>
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	68db      	ldr	r3, [r3, #12]
 8001f74:	2b00      	cmp	r3, #0
 8001f76:	d108      	bne.n	8001f8a <osThreadNew+0xca>
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	691b      	ldr	r3, [r3, #16]
 8001f7c:	2b00      	cmp	r3, #0
 8001f7e:	d104      	bne.n	8001f8a <osThreadNew+0xca>
          mem = 0;
 8001f80:	2300      	movs	r3, #0
 8001f82:	61bb      	str	r3, [r7, #24]
 8001f84:	e001      	b.n	8001f8a <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8001f86:	2300      	movs	r3, #0
 8001f88:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8001f8a:	69bb      	ldr	r3, [r7, #24]
 8001f8c:	2b01      	cmp	r3, #1
 8001f8e:	d110      	bne.n	8001fb2 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8001f94:	687a      	ldr	r2, [r7, #4]
 8001f96:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8001f98:	9202      	str	r2, [sp, #8]
 8001f9a:	9301      	str	r3, [sp, #4]
 8001f9c:	69fb      	ldr	r3, [r7, #28]
 8001f9e:	9300      	str	r3, [sp, #0]
 8001fa0:	68bb      	ldr	r3, [r7, #8]
 8001fa2:	6a3a      	ldr	r2, [r7, #32]
 8001fa4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001fa6:	68f8      	ldr	r0, [r7, #12]
 8001fa8:	f000 fe1a 	bl	8002be0 <xTaskCreateStatic>
 8001fac:	4603      	mov	r3, r0
 8001fae:	613b      	str	r3, [r7, #16]
 8001fb0:	e013      	b.n	8001fda <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8001fb2:	69bb      	ldr	r3, [r7, #24]
 8001fb4:	2b00      	cmp	r3, #0
 8001fb6:	d110      	bne.n	8001fda <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8001fb8:	6a3b      	ldr	r3, [r7, #32]
 8001fba:	b29a      	uxth	r2, r3
 8001fbc:	f107 0310 	add.w	r3, r7, #16
 8001fc0:	9301      	str	r3, [sp, #4]
 8001fc2:	69fb      	ldr	r3, [r7, #28]
 8001fc4:	9300      	str	r3, [sp, #0]
 8001fc6:	68bb      	ldr	r3, [r7, #8]
 8001fc8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001fca:	68f8      	ldr	r0, [r7, #12]
 8001fcc:	f000 fe68 	bl	8002ca0 <xTaskCreate>
 8001fd0:	4603      	mov	r3, r0
 8001fd2:	2b01      	cmp	r3, #1
 8001fd4:	d001      	beq.n	8001fda <osThreadNew+0x11a>
            hTask = NULL;
 8001fd6:	2300      	movs	r3, #0
 8001fd8:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8001fda:	693b      	ldr	r3, [r7, #16]
}
 8001fdc:	4618      	mov	r0, r3
 8001fde:	3728      	adds	r7, #40	@ 0x28
 8001fe0:	46bd      	mov	sp, r7
 8001fe2:	bd80      	pop	{r7, pc}

08001fe4 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8001fe4:	b580      	push	{r7, lr}
 8001fe6:	b084      	sub	sp, #16
 8001fe8:	af00      	add	r7, sp, #0
 8001fea:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8001fec:	f3ef 8305 	mrs	r3, IPSR
 8001ff0:	60bb      	str	r3, [r7, #8]
  return(result);
 8001ff2:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8001ff4:	2b00      	cmp	r3, #0
 8001ff6:	d003      	beq.n	8002000 <osDelay+0x1c>
    stat = osErrorISR;
 8001ff8:	f06f 0305 	mvn.w	r3, #5
 8001ffc:	60fb      	str	r3, [r7, #12]
 8001ffe:	e007      	b.n	8002010 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8002000:	2300      	movs	r3, #0
 8002002:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	2b00      	cmp	r3, #0
 8002008:	d002      	beq.n	8002010 <osDelay+0x2c>
      vTaskDelay(ticks);
 800200a:	6878      	ldr	r0, [r7, #4]
 800200c:	f000 ff8e 	bl	8002f2c <vTaskDelay>
    }
  }

  return (stat);
 8002010:	68fb      	ldr	r3, [r7, #12]
}
 8002012:	4618      	mov	r0, r3
 8002014:	3710      	adds	r7, #16
 8002016:	46bd      	mov	sp, r7
 8002018:	bd80      	pop	{r7, pc}
	...

0800201c <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800201c:	b480      	push	{r7}
 800201e:	b085      	sub	sp, #20
 8002020:	af00      	add	r7, sp, #0
 8002022:	60f8      	str	r0, [r7, #12]
 8002024:	60b9      	str	r1, [r7, #8]
 8002026:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8002028:	68fb      	ldr	r3, [r7, #12]
 800202a:	4a07      	ldr	r2, [pc, #28]	@ (8002048 <vApplicationGetIdleTaskMemory+0x2c>)
 800202c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800202e:	68bb      	ldr	r3, [r7, #8]
 8002030:	4a06      	ldr	r2, [pc, #24]	@ (800204c <vApplicationGetIdleTaskMemory+0x30>)
 8002032:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	2280      	movs	r2, #128	@ 0x80
 8002038:	601a      	str	r2, [r3, #0]
}
 800203a:	bf00      	nop
 800203c:	3714      	adds	r7, #20
 800203e:	46bd      	mov	sp, r7
 8002040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002044:	4770      	bx	lr
 8002046:	bf00      	nop
 8002048:	20000084 	.word	0x20000084
 800204c:	200000e0 	.word	0x200000e0

08002050 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8002050:	b480      	push	{r7}
 8002052:	b085      	sub	sp, #20
 8002054:	af00      	add	r7, sp, #0
 8002056:	60f8      	str	r0, [r7, #12]
 8002058:	60b9      	str	r1, [r7, #8]
 800205a:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800205c:	68fb      	ldr	r3, [r7, #12]
 800205e:	4a07      	ldr	r2, [pc, #28]	@ (800207c <vApplicationGetTimerTaskMemory+0x2c>)
 8002060:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8002062:	68bb      	ldr	r3, [r7, #8]
 8002064:	4a06      	ldr	r2, [pc, #24]	@ (8002080 <vApplicationGetTimerTaskMemory+0x30>)
 8002066:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800206e:	601a      	str	r2, [r3, #0]
}
 8002070:	bf00      	nop
 8002072:	3714      	adds	r7, #20
 8002074:	46bd      	mov	sp, r7
 8002076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800207a:	4770      	bx	lr
 800207c:	200002e0 	.word	0x200002e0
 8002080:	2000033c 	.word	0x2000033c

08002084 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8002084:	b480      	push	{r7}
 8002086:	b083      	sub	sp, #12
 8002088:	af00      	add	r7, sp, #0
 800208a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	f103 0208 	add.w	r2, r3, #8
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	f04f 32ff 	mov.w	r2, #4294967295
 800209c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	f103 0208 	add.w	r2, r3, #8
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	f103 0208 	add.w	r2, r3, #8
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	2200      	movs	r2, #0
 80020b6:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80020b8:	bf00      	nop
 80020ba:	370c      	adds	r7, #12
 80020bc:	46bd      	mov	sp, r7
 80020be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c2:	4770      	bx	lr

080020c4 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80020c4:	b480      	push	{r7}
 80020c6:	b083      	sub	sp, #12
 80020c8:	af00      	add	r7, sp, #0
 80020ca:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	2200      	movs	r2, #0
 80020d0:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80020d2:	bf00      	nop
 80020d4:	370c      	adds	r7, #12
 80020d6:	46bd      	mov	sp, r7
 80020d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020dc:	4770      	bx	lr

080020de <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80020de:	b480      	push	{r7}
 80020e0:	b085      	sub	sp, #20
 80020e2:	af00      	add	r7, sp, #0
 80020e4:	6078      	str	r0, [r7, #4]
 80020e6:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	685b      	ldr	r3, [r3, #4]
 80020ec:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80020ee:	683b      	ldr	r3, [r7, #0]
 80020f0:	68fa      	ldr	r2, [r7, #12]
 80020f2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80020f4:	68fb      	ldr	r3, [r7, #12]
 80020f6:	689a      	ldr	r2, [r3, #8]
 80020f8:	683b      	ldr	r3, [r7, #0]
 80020fa:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80020fc:	68fb      	ldr	r3, [r7, #12]
 80020fe:	689b      	ldr	r3, [r3, #8]
 8002100:	683a      	ldr	r2, [r7, #0]
 8002102:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8002104:	68fb      	ldr	r3, [r7, #12]
 8002106:	683a      	ldr	r2, [r7, #0]
 8002108:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800210a:	683b      	ldr	r3, [r7, #0]
 800210c:	687a      	ldr	r2, [r7, #4]
 800210e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	1c5a      	adds	r2, r3, #1
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	601a      	str	r2, [r3, #0]
}
 800211a:	bf00      	nop
 800211c:	3714      	adds	r7, #20
 800211e:	46bd      	mov	sp, r7
 8002120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002124:	4770      	bx	lr

08002126 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8002126:	b480      	push	{r7}
 8002128:	b085      	sub	sp, #20
 800212a:	af00      	add	r7, sp, #0
 800212c:	6078      	str	r0, [r7, #4]
 800212e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8002130:	683b      	ldr	r3, [r7, #0]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8002136:	68bb      	ldr	r3, [r7, #8]
 8002138:	f1b3 3fff 	cmp.w	r3, #4294967295
 800213c:	d103      	bne.n	8002146 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	691b      	ldr	r3, [r3, #16]
 8002142:	60fb      	str	r3, [r7, #12]
 8002144:	e00c      	b.n	8002160 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	3308      	adds	r3, #8
 800214a:	60fb      	str	r3, [r7, #12]
 800214c:	e002      	b.n	8002154 <vListInsert+0x2e>
 800214e:	68fb      	ldr	r3, [r7, #12]
 8002150:	685b      	ldr	r3, [r3, #4]
 8002152:	60fb      	str	r3, [r7, #12]
 8002154:	68fb      	ldr	r3, [r7, #12]
 8002156:	685b      	ldr	r3, [r3, #4]
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	68ba      	ldr	r2, [r7, #8]
 800215c:	429a      	cmp	r2, r3
 800215e:	d2f6      	bcs.n	800214e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8002160:	68fb      	ldr	r3, [r7, #12]
 8002162:	685a      	ldr	r2, [r3, #4]
 8002164:	683b      	ldr	r3, [r7, #0]
 8002166:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8002168:	683b      	ldr	r3, [r7, #0]
 800216a:	685b      	ldr	r3, [r3, #4]
 800216c:	683a      	ldr	r2, [r7, #0]
 800216e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8002170:	683b      	ldr	r3, [r7, #0]
 8002172:	68fa      	ldr	r2, [r7, #12]
 8002174:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8002176:	68fb      	ldr	r3, [r7, #12]
 8002178:	683a      	ldr	r2, [r7, #0]
 800217a:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800217c:	683b      	ldr	r3, [r7, #0]
 800217e:	687a      	ldr	r2, [r7, #4]
 8002180:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	1c5a      	adds	r2, r3, #1
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	601a      	str	r2, [r3, #0]
}
 800218c:	bf00      	nop
 800218e:	3714      	adds	r7, #20
 8002190:	46bd      	mov	sp, r7
 8002192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002196:	4770      	bx	lr

08002198 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8002198:	b480      	push	{r7}
 800219a:	b085      	sub	sp, #20
 800219c:	af00      	add	r7, sp, #0
 800219e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	691b      	ldr	r3, [r3, #16]
 80021a4:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	685b      	ldr	r3, [r3, #4]
 80021aa:	687a      	ldr	r2, [r7, #4]
 80021ac:	6892      	ldr	r2, [r2, #8]
 80021ae:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	689b      	ldr	r3, [r3, #8]
 80021b4:	687a      	ldr	r2, [r7, #4]
 80021b6:	6852      	ldr	r2, [r2, #4]
 80021b8:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80021ba:	68fb      	ldr	r3, [r7, #12]
 80021bc:	685b      	ldr	r3, [r3, #4]
 80021be:	687a      	ldr	r2, [r7, #4]
 80021c0:	429a      	cmp	r2, r3
 80021c2:	d103      	bne.n	80021cc <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	689a      	ldr	r2, [r3, #8]
 80021c8:	68fb      	ldr	r3, [r7, #12]
 80021ca:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	2200      	movs	r2, #0
 80021d0:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80021d2:	68fb      	ldr	r3, [r7, #12]
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	1e5a      	subs	r2, r3, #1
 80021d8:	68fb      	ldr	r3, [r7, #12]
 80021da:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80021dc:	68fb      	ldr	r3, [r7, #12]
 80021de:	681b      	ldr	r3, [r3, #0]
}
 80021e0:	4618      	mov	r0, r3
 80021e2:	3714      	adds	r7, #20
 80021e4:	46bd      	mov	sp, r7
 80021e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ea:	4770      	bx	lr

080021ec <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80021ec:	b580      	push	{r7, lr}
 80021ee:	b084      	sub	sp, #16
 80021f0:	af00      	add	r7, sp, #0
 80021f2:	6078      	str	r0, [r7, #4]
 80021f4:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80021fa:	68fb      	ldr	r3, [r7, #12]
 80021fc:	2b00      	cmp	r3, #0
 80021fe:	d10b      	bne.n	8002218 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8002200:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002204:	f383 8811 	msr	BASEPRI, r3
 8002208:	f3bf 8f6f 	isb	sy
 800220c:	f3bf 8f4f 	dsb	sy
 8002210:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8002212:	bf00      	nop
 8002214:	bf00      	nop
 8002216:	e7fd      	b.n	8002214 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8002218:	f002 f876 	bl	8004308 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800221c:	68fb      	ldr	r3, [r7, #12]
 800221e:	681a      	ldr	r2, [r3, #0]
 8002220:	68fb      	ldr	r3, [r7, #12]
 8002222:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002224:	68f9      	ldr	r1, [r7, #12]
 8002226:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8002228:	fb01 f303 	mul.w	r3, r1, r3
 800222c:	441a      	add	r2, r3
 800222e:	68fb      	ldr	r3, [r7, #12]
 8002230:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8002232:	68fb      	ldr	r3, [r7, #12]
 8002234:	2200      	movs	r2, #0
 8002236:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8002238:	68fb      	ldr	r3, [r7, #12]
 800223a:	681a      	ldr	r2, [r3, #0]
 800223c:	68fb      	ldr	r3, [r7, #12]
 800223e:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002240:	68fb      	ldr	r3, [r7, #12]
 8002242:	681a      	ldr	r2, [r3, #0]
 8002244:	68fb      	ldr	r3, [r7, #12]
 8002246:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002248:	3b01      	subs	r3, #1
 800224a:	68f9      	ldr	r1, [r7, #12]
 800224c:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800224e:	fb01 f303 	mul.w	r3, r1, r3
 8002252:	441a      	add	r2, r3
 8002254:	68fb      	ldr	r3, [r7, #12]
 8002256:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8002258:	68fb      	ldr	r3, [r7, #12]
 800225a:	22ff      	movs	r2, #255	@ 0xff
 800225c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8002260:	68fb      	ldr	r3, [r7, #12]
 8002262:	22ff      	movs	r2, #255	@ 0xff
 8002264:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8002268:	683b      	ldr	r3, [r7, #0]
 800226a:	2b00      	cmp	r3, #0
 800226c:	d114      	bne.n	8002298 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800226e:	68fb      	ldr	r3, [r7, #12]
 8002270:	691b      	ldr	r3, [r3, #16]
 8002272:	2b00      	cmp	r3, #0
 8002274:	d01a      	beq.n	80022ac <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002276:	68fb      	ldr	r3, [r7, #12]
 8002278:	3310      	adds	r3, #16
 800227a:	4618      	mov	r0, r3
 800227c:	f001 f91a 	bl	80034b4 <xTaskRemoveFromEventList>
 8002280:	4603      	mov	r3, r0
 8002282:	2b00      	cmp	r3, #0
 8002284:	d012      	beq.n	80022ac <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8002286:	4b0d      	ldr	r3, [pc, #52]	@ (80022bc <xQueueGenericReset+0xd0>)
 8002288:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800228c:	601a      	str	r2, [r3, #0]
 800228e:	f3bf 8f4f 	dsb	sy
 8002292:	f3bf 8f6f 	isb	sy
 8002296:	e009      	b.n	80022ac <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8002298:	68fb      	ldr	r3, [r7, #12]
 800229a:	3310      	adds	r3, #16
 800229c:	4618      	mov	r0, r3
 800229e:	f7ff fef1 	bl	8002084 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80022a2:	68fb      	ldr	r3, [r7, #12]
 80022a4:	3324      	adds	r3, #36	@ 0x24
 80022a6:	4618      	mov	r0, r3
 80022a8:	f7ff feec 	bl	8002084 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80022ac:	f002 f85e 	bl	800436c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80022b0:	2301      	movs	r3, #1
}
 80022b2:	4618      	mov	r0, r3
 80022b4:	3710      	adds	r7, #16
 80022b6:	46bd      	mov	sp, r7
 80022b8:	bd80      	pop	{r7, pc}
 80022ba:	bf00      	nop
 80022bc:	e000ed04 	.word	0xe000ed04

080022c0 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80022c0:	b580      	push	{r7, lr}
 80022c2:	b08e      	sub	sp, #56	@ 0x38
 80022c4:	af02      	add	r7, sp, #8
 80022c6:	60f8      	str	r0, [r7, #12]
 80022c8:	60b9      	str	r1, [r7, #8]
 80022ca:	607a      	str	r2, [r7, #4]
 80022cc:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80022ce:	68fb      	ldr	r3, [r7, #12]
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	d10b      	bne.n	80022ec <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 80022d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80022d8:	f383 8811 	msr	BASEPRI, r3
 80022dc:	f3bf 8f6f 	isb	sy
 80022e0:	f3bf 8f4f 	dsb	sy
 80022e4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80022e6:	bf00      	nop
 80022e8:	bf00      	nop
 80022ea:	e7fd      	b.n	80022e8 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80022ec:	683b      	ldr	r3, [r7, #0]
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	d10b      	bne.n	800230a <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 80022f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80022f6:	f383 8811 	msr	BASEPRI, r3
 80022fa:	f3bf 8f6f 	isb	sy
 80022fe:	f3bf 8f4f 	dsb	sy
 8002302:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8002304:	bf00      	nop
 8002306:	bf00      	nop
 8002308:	e7fd      	b.n	8002306 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	2b00      	cmp	r3, #0
 800230e:	d002      	beq.n	8002316 <xQueueGenericCreateStatic+0x56>
 8002310:	68bb      	ldr	r3, [r7, #8]
 8002312:	2b00      	cmp	r3, #0
 8002314:	d001      	beq.n	800231a <xQueueGenericCreateStatic+0x5a>
 8002316:	2301      	movs	r3, #1
 8002318:	e000      	b.n	800231c <xQueueGenericCreateStatic+0x5c>
 800231a:	2300      	movs	r3, #0
 800231c:	2b00      	cmp	r3, #0
 800231e:	d10b      	bne.n	8002338 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8002320:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002324:	f383 8811 	msr	BASEPRI, r3
 8002328:	f3bf 8f6f 	isb	sy
 800232c:	f3bf 8f4f 	dsb	sy
 8002330:	623b      	str	r3, [r7, #32]
}
 8002332:	bf00      	nop
 8002334:	bf00      	nop
 8002336:	e7fd      	b.n	8002334 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	2b00      	cmp	r3, #0
 800233c:	d102      	bne.n	8002344 <xQueueGenericCreateStatic+0x84>
 800233e:	68bb      	ldr	r3, [r7, #8]
 8002340:	2b00      	cmp	r3, #0
 8002342:	d101      	bne.n	8002348 <xQueueGenericCreateStatic+0x88>
 8002344:	2301      	movs	r3, #1
 8002346:	e000      	b.n	800234a <xQueueGenericCreateStatic+0x8a>
 8002348:	2300      	movs	r3, #0
 800234a:	2b00      	cmp	r3, #0
 800234c:	d10b      	bne.n	8002366 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800234e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002352:	f383 8811 	msr	BASEPRI, r3
 8002356:	f3bf 8f6f 	isb	sy
 800235a:	f3bf 8f4f 	dsb	sy
 800235e:	61fb      	str	r3, [r7, #28]
}
 8002360:	bf00      	nop
 8002362:	bf00      	nop
 8002364:	e7fd      	b.n	8002362 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8002366:	2350      	movs	r3, #80	@ 0x50
 8002368:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800236a:	697b      	ldr	r3, [r7, #20]
 800236c:	2b50      	cmp	r3, #80	@ 0x50
 800236e:	d00b      	beq.n	8002388 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8002370:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002374:	f383 8811 	msr	BASEPRI, r3
 8002378:	f3bf 8f6f 	isb	sy
 800237c:	f3bf 8f4f 	dsb	sy
 8002380:	61bb      	str	r3, [r7, #24]
}
 8002382:	bf00      	nop
 8002384:	bf00      	nop
 8002386:	e7fd      	b.n	8002384 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8002388:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800238a:	683b      	ldr	r3, [r7, #0]
 800238c:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800238e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002390:	2b00      	cmp	r3, #0
 8002392:	d00d      	beq.n	80023b0 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8002394:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002396:	2201      	movs	r2, #1
 8002398:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800239c:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 80023a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80023a2:	9300      	str	r3, [sp, #0]
 80023a4:	4613      	mov	r3, r2
 80023a6:	687a      	ldr	r2, [r7, #4]
 80023a8:	68b9      	ldr	r1, [r7, #8]
 80023aa:	68f8      	ldr	r0, [r7, #12]
 80023ac:	f000 f805 	bl	80023ba <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80023b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 80023b2:	4618      	mov	r0, r3
 80023b4:	3730      	adds	r7, #48	@ 0x30
 80023b6:	46bd      	mov	sp, r7
 80023b8:	bd80      	pop	{r7, pc}

080023ba <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80023ba:	b580      	push	{r7, lr}
 80023bc:	b084      	sub	sp, #16
 80023be:	af00      	add	r7, sp, #0
 80023c0:	60f8      	str	r0, [r7, #12]
 80023c2:	60b9      	str	r1, [r7, #8]
 80023c4:	607a      	str	r2, [r7, #4]
 80023c6:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80023c8:	68bb      	ldr	r3, [r7, #8]
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	d103      	bne.n	80023d6 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80023ce:	69bb      	ldr	r3, [r7, #24]
 80023d0:	69ba      	ldr	r2, [r7, #24]
 80023d2:	601a      	str	r2, [r3, #0]
 80023d4:	e002      	b.n	80023dc <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80023d6:	69bb      	ldr	r3, [r7, #24]
 80023d8:	687a      	ldr	r2, [r7, #4]
 80023da:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80023dc:	69bb      	ldr	r3, [r7, #24]
 80023de:	68fa      	ldr	r2, [r7, #12]
 80023e0:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80023e2:	69bb      	ldr	r3, [r7, #24]
 80023e4:	68ba      	ldr	r2, [r7, #8]
 80023e6:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80023e8:	2101      	movs	r1, #1
 80023ea:	69b8      	ldr	r0, [r7, #24]
 80023ec:	f7ff fefe 	bl	80021ec <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80023f0:	69bb      	ldr	r3, [r7, #24]
 80023f2:	78fa      	ldrb	r2, [r7, #3]
 80023f4:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80023f8:	bf00      	nop
 80023fa:	3710      	adds	r7, #16
 80023fc:	46bd      	mov	sp, r7
 80023fe:	bd80      	pop	{r7, pc}

08002400 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8002400:	b580      	push	{r7, lr}
 8002402:	b08e      	sub	sp, #56	@ 0x38
 8002404:	af00      	add	r7, sp, #0
 8002406:	60f8      	str	r0, [r7, #12]
 8002408:	60b9      	str	r1, [r7, #8]
 800240a:	607a      	str	r2, [r7, #4]
 800240c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800240e:	2300      	movs	r3, #0
 8002410:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8002412:	68fb      	ldr	r3, [r7, #12]
 8002414:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8002416:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002418:	2b00      	cmp	r3, #0
 800241a:	d10b      	bne.n	8002434 <xQueueGenericSend+0x34>
	__asm volatile
 800241c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002420:	f383 8811 	msr	BASEPRI, r3
 8002424:	f3bf 8f6f 	isb	sy
 8002428:	f3bf 8f4f 	dsb	sy
 800242c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800242e:	bf00      	nop
 8002430:	bf00      	nop
 8002432:	e7fd      	b.n	8002430 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002434:	68bb      	ldr	r3, [r7, #8]
 8002436:	2b00      	cmp	r3, #0
 8002438:	d103      	bne.n	8002442 <xQueueGenericSend+0x42>
 800243a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800243c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800243e:	2b00      	cmp	r3, #0
 8002440:	d101      	bne.n	8002446 <xQueueGenericSend+0x46>
 8002442:	2301      	movs	r3, #1
 8002444:	e000      	b.n	8002448 <xQueueGenericSend+0x48>
 8002446:	2300      	movs	r3, #0
 8002448:	2b00      	cmp	r3, #0
 800244a:	d10b      	bne.n	8002464 <xQueueGenericSend+0x64>
	__asm volatile
 800244c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002450:	f383 8811 	msr	BASEPRI, r3
 8002454:	f3bf 8f6f 	isb	sy
 8002458:	f3bf 8f4f 	dsb	sy
 800245c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800245e:	bf00      	nop
 8002460:	bf00      	nop
 8002462:	e7fd      	b.n	8002460 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8002464:	683b      	ldr	r3, [r7, #0]
 8002466:	2b02      	cmp	r3, #2
 8002468:	d103      	bne.n	8002472 <xQueueGenericSend+0x72>
 800246a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800246c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800246e:	2b01      	cmp	r3, #1
 8002470:	d101      	bne.n	8002476 <xQueueGenericSend+0x76>
 8002472:	2301      	movs	r3, #1
 8002474:	e000      	b.n	8002478 <xQueueGenericSend+0x78>
 8002476:	2300      	movs	r3, #0
 8002478:	2b00      	cmp	r3, #0
 800247a:	d10b      	bne.n	8002494 <xQueueGenericSend+0x94>
	__asm volatile
 800247c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002480:	f383 8811 	msr	BASEPRI, r3
 8002484:	f3bf 8f6f 	isb	sy
 8002488:	f3bf 8f4f 	dsb	sy
 800248c:	623b      	str	r3, [r7, #32]
}
 800248e:	bf00      	nop
 8002490:	bf00      	nop
 8002492:	e7fd      	b.n	8002490 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8002494:	f001 f9ce 	bl	8003834 <xTaskGetSchedulerState>
 8002498:	4603      	mov	r3, r0
 800249a:	2b00      	cmp	r3, #0
 800249c:	d102      	bne.n	80024a4 <xQueueGenericSend+0xa4>
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	2b00      	cmp	r3, #0
 80024a2:	d101      	bne.n	80024a8 <xQueueGenericSend+0xa8>
 80024a4:	2301      	movs	r3, #1
 80024a6:	e000      	b.n	80024aa <xQueueGenericSend+0xaa>
 80024a8:	2300      	movs	r3, #0
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d10b      	bne.n	80024c6 <xQueueGenericSend+0xc6>
	__asm volatile
 80024ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80024b2:	f383 8811 	msr	BASEPRI, r3
 80024b6:	f3bf 8f6f 	isb	sy
 80024ba:	f3bf 8f4f 	dsb	sy
 80024be:	61fb      	str	r3, [r7, #28]
}
 80024c0:	bf00      	nop
 80024c2:	bf00      	nop
 80024c4:	e7fd      	b.n	80024c2 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80024c6:	f001 ff1f 	bl	8004308 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80024ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80024cc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80024ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80024d0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80024d2:	429a      	cmp	r2, r3
 80024d4:	d302      	bcc.n	80024dc <xQueueGenericSend+0xdc>
 80024d6:	683b      	ldr	r3, [r7, #0]
 80024d8:	2b02      	cmp	r3, #2
 80024da:	d129      	bne.n	8002530 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80024dc:	683a      	ldr	r2, [r7, #0]
 80024de:	68b9      	ldr	r1, [r7, #8]
 80024e0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80024e2:	f000 fa0f 	bl	8002904 <prvCopyDataToQueue>
 80024e6:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80024e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80024ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	d010      	beq.n	8002512 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80024f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80024f2:	3324      	adds	r3, #36	@ 0x24
 80024f4:	4618      	mov	r0, r3
 80024f6:	f000 ffdd 	bl	80034b4 <xTaskRemoveFromEventList>
 80024fa:	4603      	mov	r3, r0
 80024fc:	2b00      	cmp	r3, #0
 80024fe:	d013      	beq.n	8002528 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8002500:	4b3f      	ldr	r3, [pc, #252]	@ (8002600 <xQueueGenericSend+0x200>)
 8002502:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002506:	601a      	str	r2, [r3, #0]
 8002508:	f3bf 8f4f 	dsb	sy
 800250c:	f3bf 8f6f 	isb	sy
 8002510:	e00a      	b.n	8002528 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8002512:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002514:	2b00      	cmp	r3, #0
 8002516:	d007      	beq.n	8002528 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8002518:	4b39      	ldr	r3, [pc, #228]	@ (8002600 <xQueueGenericSend+0x200>)
 800251a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800251e:	601a      	str	r2, [r3, #0]
 8002520:	f3bf 8f4f 	dsb	sy
 8002524:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8002528:	f001 ff20 	bl	800436c <vPortExitCritical>
				return pdPASS;
 800252c:	2301      	movs	r3, #1
 800252e:	e063      	b.n	80025f8 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	2b00      	cmp	r3, #0
 8002534:	d103      	bne.n	800253e <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8002536:	f001 ff19 	bl	800436c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800253a:	2300      	movs	r3, #0
 800253c:	e05c      	b.n	80025f8 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800253e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002540:	2b00      	cmp	r3, #0
 8002542:	d106      	bne.n	8002552 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8002544:	f107 0314 	add.w	r3, r7, #20
 8002548:	4618      	mov	r0, r3
 800254a:	f001 f817 	bl	800357c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800254e:	2301      	movs	r3, #1
 8002550:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8002552:	f001 ff0b 	bl	800436c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8002556:	f000 fd87 	bl	8003068 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800255a:	f001 fed5 	bl	8004308 <vPortEnterCritical>
 800255e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002560:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8002564:	b25b      	sxtb	r3, r3
 8002566:	f1b3 3fff 	cmp.w	r3, #4294967295
 800256a:	d103      	bne.n	8002574 <xQueueGenericSend+0x174>
 800256c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800256e:	2200      	movs	r2, #0
 8002570:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002574:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002576:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800257a:	b25b      	sxtb	r3, r3
 800257c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002580:	d103      	bne.n	800258a <xQueueGenericSend+0x18a>
 8002582:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002584:	2200      	movs	r2, #0
 8002586:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800258a:	f001 feef 	bl	800436c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800258e:	1d3a      	adds	r2, r7, #4
 8002590:	f107 0314 	add.w	r3, r7, #20
 8002594:	4611      	mov	r1, r2
 8002596:	4618      	mov	r0, r3
 8002598:	f001 f806 	bl	80035a8 <xTaskCheckForTimeOut>
 800259c:	4603      	mov	r3, r0
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d124      	bne.n	80025ec <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80025a2:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80025a4:	f000 faa6 	bl	8002af4 <prvIsQueueFull>
 80025a8:	4603      	mov	r3, r0
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d018      	beq.n	80025e0 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80025ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80025b0:	3310      	adds	r3, #16
 80025b2:	687a      	ldr	r2, [r7, #4]
 80025b4:	4611      	mov	r1, r2
 80025b6:	4618      	mov	r0, r3
 80025b8:	f000 ff2a 	bl	8003410 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80025bc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80025be:	f000 fa31 	bl	8002a24 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80025c2:	f000 fd5f 	bl	8003084 <xTaskResumeAll>
 80025c6:	4603      	mov	r3, r0
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	f47f af7c 	bne.w	80024c6 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 80025ce:	4b0c      	ldr	r3, [pc, #48]	@ (8002600 <xQueueGenericSend+0x200>)
 80025d0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80025d4:	601a      	str	r2, [r3, #0]
 80025d6:	f3bf 8f4f 	dsb	sy
 80025da:	f3bf 8f6f 	isb	sy
 80025de:	e772      	b.n	80024c6 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80025e0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80025e2:	f000 fa1f 	bl	8002a24 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80025e6:	f000 fd4d 	bl	8003084 <xTaskResumeAll>
 80025ea:	e76c      	b.n	80024c6 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80025ec:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80025ee:	f000 fa19 	bl	8002a24 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80025f2:	f000 fd47 	bl	8003084 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80025f6:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80025f8:	4618      	mov	r0, r3
 80025fa:	3738      	adds	r7, #56	@ 0x38
 80025fc:	46bd      	mov	sp, r7
 80025fe:	bd80      	pop	{r7, pc}
 8002600:	e000ed04 	.word	0xe000ed04

08002604 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8002604:	b580      	push	{r7, lr}
 8002606:	b090      	sub	sp, #64	@ 0x40
 8002608:	af00      	add	r7, sp, #0
 800260a:	60f8      	str	r0, [r7, #12]
 800260c:	60b9      	str	r1, [r7, #8]
 800260e:	607a      	str	r2, [r7, #4]
 8002610:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8002612:	68fb      	ldr	r3, [r7, #12]
 8002614:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8002616:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002618:	2b00      	cmp	r3, #0
 800261a:	d10b      	bne.n	8002634 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 800261c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002620:	f383 8811 	msr	BASEPRI, r3
 8002624:	f3bf 8f6f 	isb	sy
 8002628:	f3bf 8f4f 	dsb	sy
 800262c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800262e:	bf00      	nop
 8002630:	bf00      	nop
 8002632:	e7fd      	b.n	8002630 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002634:	68bb      	ldr	r3, [r7, #8]
 8002636:	2b00      	cmp	r3, #0
 8002638:	d103      	bne.n	8002642 <xQueueGenericSendFromISR+0x3e>
 800263a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800263c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800263e:	2b00      	cmp	r3, #0
 8002640:	d101      	bne.n	8002646 <xQueueGenericSendFromISR+0x42>
 8002642:	2301      	movs	r3, #1
 8002644:	e000      	b.n	8002648 <xQueueGenericSendFromISR+0x44>
 8002646:	2300      	movs	r3, #0
 8002648:	2b00      	cmp	r3, #0
 800264a:	d10b      	bne.n	8002664 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 800264c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002650:	f383 8811 	msr	BASEPRI, r3
 8002654:	f3bf 8f6f 	isb	sy
 8002658:	f3bf 8f4f 	dsb	sy
 800265c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800265e:	bf00      	nop
 8002660:	bf00      	nop
 8002662:	e7fd      	b.n	8002660 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8002664:	683b      	ldr	r3, [r7, #0]
 8002666:	2b02      	cmp	r3, #2
 8002668:	d103      	bne.n	8002672 <xQueueGenericSendFromISR+0x6e>
 800266a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800266c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800266e:	2b01      	cmp	r3, #1
 8002670:	d101      	bne.n	8002676 <xQueueGenericSendFromISR+0x72>
 8002672:	2301      	movs	r3, #1
 8002674:	e000      	b.n	8002678 <xQueueGenericSendFromISR+0x74>
 8002676:	2300      	movs	r3, #0
 8002678:	2b00      	cmp	r3, #0
 800267a:	d10b      	bne.n	8002694 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 800267c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002680:	f383 8811 	msr	BASEPRI, r3
 8002684:	f3bf 8f6f 	isb	sy
 8002688:	f3bf 8f4f 	dsb	sy
 800268c:	623b      	str	r3, [r7, #32]
}
 800268e:	bf00      	nop
 8002690:	bf00      	nop
 8002692:	e7fd      	b.n	8002690 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8002694:	f001 ff18 	bl	80044c8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8002698:	f3ef 8211 	mrs	r2, BASEPRI
 800269c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80026a0:	f383 8811 	msr	BASEPRI, r3
 80026a4:	f3bf 8f6f 	isb	sy
 80026a8:	f3bf 8f4f 	dsb	sy
 80026ac:	61fa      	str	r2, [r7, #28]
 80026ae:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80026b0:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80026b2:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80026b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80026b6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80026b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80026ba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80026bc:	429a      	cmp	r2, r3
 80026be:	d302      	bcc.n	80026c6 <xQueueGenericSendFromISR+0xc2>
 80026c0:	683b      	ldr	r3, [r7, #0]
 80026c2:	2b02      	cmp	r3, #2
 80026c4:	d12f      	bne.n	8002726 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80026c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80026c8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80026cc:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80026d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80026d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80026d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80026d6:	683a      	ldr	r2, [r7, #0]
 80026d8:	68b9      	ldr	r1, [r7, #8]
 80026da:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80026dc:	f000 f912 	bl	8002904 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80026e0:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 80026e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80026e8:	d112      	bne.n	8002710 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80026ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80026ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	d016      	beq.n	8002720 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80026f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80026f4:	3324      	adds	r3, #36	@ 0x24
 80026f6:	4618      	mov	r0, r3
 80026f8:	f000 fedc 	bl	80034b4 <xTaskRemoveFromEventList>
 80026fc:	4603      	mov	r3, r0
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d00e      	beq.n	8002720 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	2b00      	cmp	r3, #0
 8002706:	d00b      	beq.n	8002720 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	2201      	movs	r2, #1
 800270c:	601a      	str	r2, [r3, #0]
 800270e:	e007      	b.n	8002720 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8002710:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8002714:	3301      	adds	r3, #1
 8002716:	b2db      	uxtb	r3, r3
 8002718:	b25a      	sxtb	r2, r3
 800271a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800271c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8002720:	2301      	movs	r3, #1
 8002722:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8002724:	e001      	b.n	800272a <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8002726:	2300      	movs	r3, #0
 8002728:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800272a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800272c:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800272e:	697b      	ldr	r3, [r7, #20]
 8002730:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8002734:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8002736:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8002738:	4618      	mov	r0, r3
 800273a:	3740      	adds	r7, #64	@ 0x40
 800273c:	46bd      	mov	sp, r7
 800273e:	bd80      	pop	{r7, pc}

08002740 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8002740:	b580      	push	{r7, lr}
 8002742:	b08c      	sub	sp, #48	@ 0x30
 8002744:	af00      	add	r7, sp, #0
 8002746:	60f8      	str	r0, [r7, #12]
 8002748:	60b9      	str	r1, [r7, #8]
 800274a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800274c:	2300      	movs	r3, #0
 800274e:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8002750:	68fb      	ldr	r3, [r7, #12]
 8002752:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8002754:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002756:	2b00      	cmp	r3, #0
 8002758:	d10b      	bne.n	8002772 <xQueueReceive+0x32>
	__asm volatile
 800275a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800275e:	f383 8811 	msr	BASEPRI, r3
 8002762:	f3bf 8f6f 	isb	sy
 8002766:	f3bf 8f4f 	dsb	sy
 800276a:	623b      	str	r3, [r7, #32]
}
 800276c:	bf00      	nop
 800276e:	bf00      	nop
 8002770:	e7fd      	b.n	800276e <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002772:	68bb      	ldr	r3, [r7, #8]
 8002774:	2b00      	cmp	r3, #0
 8002776:	d103      	bne.n	8002780 <xQueueReceive+0x40>
 8002778:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800277a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800277c:	2b00      	cmp	r3, #0
 800277e:	d101      	bne.n	8002784 <xQueueReceive+0x44>
 8002780:	2301      	movs	r3, #1
 8002782:	e000      	b.n	8002786 <xQueueReceive+0x46>
 8002784:	2300      	movs	r3, #0
 8002786:	2b00      	cmp	r3, #0
 8002788:	d10b      	bne.n	80027a2 <xQueueReceive+0x62>
	__asm volatile
 800278a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800278e:	f383 8811 	msr	BASEPRI, r3
 8002792:	f3bf 8f6f 	isb	sy
 8002796:	f3bf 8f4f 	dsb	sy
 800279a:	61fb      	str	r3, [r7, #28]
}
 800279c:	bf00      	nop
 800279e:	bf00      	nop
 80027a0:	e7fd      	b.n	800279e <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80027a2:	f001 f847 	bl	8003834 <xTaskGetSchedulerState>
 80027a6:	4603      	mov	r3, r0
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	d102      	bne.n	80027b2 <xQueueReceive+0x72>
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	d101      	bne.n	80027b6 <xQueueReceive+0x76>
 80027b2:	2301      	movs	r3, #1
 80027b4:	e000      	b.n	80027b8 <xQueueReceive+0x78>
 80027b6:	2300      	movs	r3, #0
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d10b      	bne.n	80027d4 <xQueueReceive+0x94>
	__asm volatile
 80027bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80027c0:	f383 8811 	msr	BASEPRI, r3
 80027c4:	f3bf 8f6f 	isb	sy
 80027c8:	f3bf 8f4f 	dsb	sy
 80027cc:	61bb      	str	r3, [r7, #24]
}
 80027ce:	bf00      	nop
 80027d0:	bf00      	nop
 80027d2:	e7fd      	b.n	80027d0 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80027d4:	f001 fd98 	bl	8004308 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80027d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80027da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80027dc:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80027de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d01f      	beq.n	8002824 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80027e4:	68b9      	ldr	r1, [r7, #8]
 80027e6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80027e8:	f000 f8f6 	bl	80029d8 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80027ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027ee:	1e5a      	subs	r2, r3, #1
 80027f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80027f2:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80027f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80027f6:	691b      	ldr	r3, [r3, #16]
 80027f8:	2b00      	cmp	r3, #0
 80027fa:	d00f      	beq.n	800281c <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80027fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80027fe:	3310      	adds	r3, #16
 8002800:	4618      	mov	r0, r3
 8002802:	f000 fe57 	bl	80034b4 <xTaskRemoveFromEventList>
 8002806:	4603      	mov	r3, r0
 8002808:	2b00      	cmp	r3, #0
 800280a:	d007      	beq.n	800281c <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800280c:	4b3c      	ldr	r3, [pc, #240]	@ (8002900 <xQueueReceive+0x1c0>)
 800280e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002812:	601a      	str	r2, [r3, #0]
 8002814:	f3bf 8f4f 	dsb	sy
 8002818:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800281c:	f001 fda6 	bl	800436c <vPortExitCritical>
				return pdPASS;
 8002820:	2301      	movs	r3, #1
 8002822:	e069      	b.n	80028f8 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	2b00      	cmp	r3, #0
 8002828:	d103      	bne.n	8002832 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800282a:	f001 fd9f 	bl	800436c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800282e:	2300      	movs	r3, #0
 8002830:	e062      	b.n	80028f8 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8002832:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002834:	2b00      	cmp	r3, #0
 8002836:	d106      	bne.n	8002846 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8002838:	f107 0310 	add.w	r3, r7, #16
 800283c:	4618      	mov	r0, r3
 800283e:	f000 fe9d 	bl	800357c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8002842:	2301      	movs	r3, #1
 8002844:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8002846:	f001 fd91 	bl	800436c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800284a:	f000 fc0d 	bl	8003068 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800284e:	f001 fd5b 	bl	8004308 <vPortEnterCritical>
 8002852:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002854:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8002858:	b25b      	sxtb	r3, r3
 800285a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800285e:	d103      	bne.n	8002868 <xQueueReceive+0x128>
 8002860:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002862:	2200      	movs	r2, #0
 8002864:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002868:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800286a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800286e:	b25b      	sxtb	r3, r3
 8002870:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002874:	d103      	bne.n	800287e <xQueueReceive+0x13e>
 8002876:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002878:	2200      	movs	r2, #0
 800287a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800287e:	f001 fd75 	bl	800436c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8002882:	1d3a      	adds	r2, r7, #4
 8002884:	f107 0310 	add.w	r3, r7, #16
 8002888:	4611      	mov	r1, r2
 800288a:	4618      	mov	r0, r3
 800288c:	f000 fe8c 	bl	80035a8 <xTaskCheckForTimeOut>
 8002890:	4603      	mov	r3, r0
 8002892:	2b00      	cmp	r3, #0
 8002894:	d123      	bne.n	80028de <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8002896:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002898:	f000 f916 	bl	8002ac8 <prvIsQueueEmpty>
 800289c:	4603      	mov	r3, r0
 800289e:	2b00      	cmp	r3, #0
 80028a0:	d017      	beq.n	80028d2 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80028a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80028a4:	3324      	adds	r3, #36	@ 0x24
 80028a6:	687a      	ldr	r2, [r7, #4]
 80028a8:	4611      	mov	r1, r2
 80028aa:	4618      	mov	r0, r3
 80028ac:	f000 fdb0 	bl	8003410 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80028b0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80028b2:	f000 f8b7 	bl	8002a24 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80028b6:	f000 fbe5 	bl	8003084 <xTaskResumeAll>
 80028ba:	4603      	mov	r3, r0
 80028bc:	2b00      	cmp	r3, #0
 80028be:	d189      	bne.n	80027d4 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 80028c0:	4b0f      	ldr	r3, [pc, #60]	@ (8002900 <xQueueReceive+0x1c0>)
 80028c2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80028c6:	601a      	str	r2, [r3, #0]
 80028c8:	f3bf 8f4f 	dsb	sy
 80028cc:	f3bf 8f6f 	isb	sy
 80028d0:	e780      	b.n	80027d4 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80028d2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80028d4:	f000 f8a6 	bl	8002a24 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80028d8:	f000 fbd4 	bl	8003084 <xTaskResumeAll>
 80028dc:	e77a      	b.n	80027d4 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80028de:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80028e0:	f000 f8a0 	bl	8002a24 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80028e4:	f000 fbce 	bl	8003084 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80028e8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80028ea:	f000 f8ed 	bl	8002ac8 <prvIsQueueEmpty>
 80028ee:	4603      	mov	r3, r0
 80028f0:	2b00      	cmp	r3, #0
 80028f2:	f43f af6f 	beq.w	80027d4 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80028f6:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80028f8:	4618      	mov	r0, r3
 80028fa:	3730      	adds	r7, #48	@ 0x30
 80028fc:	46bd      	mov	sp, r7
 80028fe:	bd80      	pop	{r7, pc}
 8002900:	e000ed04 	.word	0xe000ed04

08002904 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8002904:	b580      	push	{r7, lr}
 8002906:	b086      	sub	sp, #24
 8002908:	af00      	add	r7, sp, #0
 800290a:	60f8      	str	r0, [r7, #12]
 800290c:	60b9      	str	r1, [r7, #8]
 800290e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8002910:	2300      	movs	r3, #0
 8002912:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002918:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800291a:	68fb      	ldr	r3, [r7, #12]
 800291c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800291e:	2b00      	cmp	r3, #0
 8002920:	d10d      	bne.n	800293e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8002922:	68fb      	ldr	r3, [r7, #12]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	2b00      	cmp	r3, #0
 8002928:	d14d      	bne.n	80029c6 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	689b      	ldr	r3, [r3, #8]
 800292e:	4618      	mov	r0, r3
 8002930:	f000 ff9e 	bl	8003870 <xTaskPriorityDisinherit>
 8002934:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8002936:	68fb      	ldr	r3, [r7, #12]
 8002938:	2200      	movs	r2, #0
 800293a:	609a      	str	r2, [r3, #8]
 800293c:	e043      	b.n	80029c6 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	2b00      	cmp	r3, #0
 8002942:	d119      	bne.n	8002978 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8002944:	68fb      	ldr	r3, [r7, #12]
 8002946:	6858      	ldr	r0, [r3, #4]
 8002948:	68fb      	ldr	r3, [r7, #12]
 800294a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800294c:	461a      	mov	r2, r3
 800294e:	68b9      	ldr	r1, [r7, #8]
 8002950:	f002 f816 	bl	8004980 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8002954:	68fb      	ldr	r3, [r7, #12]
 8002956:	685a      	ldr	r2, [r3, #4]
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800295c:	441a      	add	r2, r3
 800295e:	68fb      	ldr	r3, [r7, #12]
 8002960:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	685a      	ldr	r2, [r3, #4]
 8002966:	68fb      	ldr	r3, [r7, #12]
 8002968:	689b      	ldr	r3, [r3, #8]
 800296a:	429a      	cmp	r2, r3
 800296c:	d32b      	bcc.n	80029c6 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800296e:	68fb      	ldr	r3, [r7, #12]
 8002970:	681a      	ldr	r2, [r3, #0]
 8002972:	68fb      	ldr	r3, [r7, #12]
 8002974:	605a      	str	r2, [r3, #4]
 8002976:	e026      	b.n	80029c6 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8002978:	68fb      	ldr	r3, [r7, #12]
 800297a:	68d8      	ldr	r0, [r3, #12]
 800297c:	68fb      	ldr	r3, [r7, #12]
 800297e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002980:	461a      	mov	r2, r3
 8002982:	68b9      	ldr	r1, [r7, #8]
 8002984:	f001 fffc 	bl	8004980 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	68da      	ldr	r2, [r3, #12]
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002990:	425b      	negs	r3, r3
 8002992:	441a      	add	r2, r3
 8002994:	68fb      	ldr	r3, [r7, #12]
 8002996:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8002998:	68fb      	ldr	r3, [r7, #12]
 800299a:	68da      	ldr	r2, [r3, #12]
 800299c:	68fb      	ldr	r3, [r7, #12]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	429a      	cmp	r2, r3
 80029a2:	d207      	bcs.n	80029b4 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	689a      	ldr	r2, [r3, #8]
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029ac:	425b      	negs	r3, r3
 80029ae:	441a      	add	r2, r3
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	2b02      	cmp	r3, #2
 80029b8:	d105      	bne.n	80029c6 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80029ba:	693b      	ldr	r3, [r7, #16]
 80029bc:	2b00      	cmp	r3, #0
 80029be:	d002      	beq.n	80029c6 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80029c0:	693b      	ldr	r3, [r7, #16]
 80029c2:	3b01      	subs	r3, #1
 80029c4:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80029c6:	693b      	ldr	r3, [r7, #16]
 80029c8:	1c5a      	adds	r2, r3, #1
 80029ca:	68fb      	ldr	r3, [r7, #12]
 80029cc:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 80029ce:	697b      	ldr	r3, [r7, #20]
}
 80029d0:	4618      	mov	r0, r3
 80029d2:	3718      	adds	r7, #24
 80029d4:	46bd      	mov	sp, r7
 80029d6:	bd80      	pop	{r7, pc}

080029d8 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80029d8:	b580      	push	{r7, lr}
 80029da:	b082      	sub	sp, #8
 80029dc:	af00      	add	r7, sp, #0
 80029de:	6078      	str	r0, [r7, #4]
 80029e0:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	d018      	beq.n	8002a1c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	68da      	ldr	r2, [r3, #12]
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029f2:	441a      	add	r2, r3
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	68da      	ldr	r2, [r3, #12]
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	689b      	ldr	r3, [r3, #8]
 8002a00:	429a      	cmp	r2, r3
 8002a02:	d303      	bcc.n	8002a0c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	681a      	ldr	r2, [r3, #0]
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	68d9      	ldr	r1, [r3, #12]
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a14:	461a      	mov	r2, r3
 8002a16:	6838      	ldr	r0, [r7, #0]
 8002a18:	f001 ffb2 	bl	8004980 <memcpy>
	}
}
 8002a1c:	bf00      	nop
 8002a1e:	3708      	adds	r7, #8
 8002a20:	46bd      	mov	sp, r7
 8002a22:	bd80      	pop	{r7, pc}

08002a24 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8002a24:	b580      	push	{r7, lr}
 8002a26:	b084      	sub	sp, #16
 8002a28:	af00      	add	r7, sp, #0
 8002a2a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8002a2c:	f001 fc6c 	bl	8004308 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8002a36:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8002a38:	e011      	b.n	8002a5e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	d012      	beq.n	8002a68 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	3324      	adds	r3, #36	@ 0x24
 8002a46:	4618      	mov	r0, r3
 8002a48:	f000 fd34 	bl	80034b4 <xTaskRemoveFromEventList>
 8002a4c:	4603      	mov	r3, r0
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d001      	beq.n	8002a56 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8002a52:	f000 fe0d 	bl	8003670 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8002a56:	7bfb      	ldrb	r3, [r7, #15]
 8002a58:	3b01      	subs	r3, #1
 8002a5a:	b2db      	uxtb	r3, r3
 8002a5c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8002a5e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	dce9      	bgt.n	8002a3a <prvUnlockQueue+0x16>
 8002a66:	e000      	b.n	8002a6a <prvUnlockQueue+0x46>
					break;
 8002a68:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	22ff      	movs	r2, #255	@ 0xff
 8002a6e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8002a72:	f001 fc7b 	bl	800436c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8002a76:	f001 fc47 	bl	8004308 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8002a80:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8002a82:	e011      	b.n	8002aa8 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	691b      	ldr	r3, [r3, #16]
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	d012      	beq.n	8002ab2 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	3310      	adds	r3, #16
 8002a90:	4618      	mov	r0, r3
 8002a92:	f000 fd0f 	bl	80034b4 <xTaskRemoveFromEventList>
 8002a96:	4603      	mov	r3, r0
 8002a98:	2b00      	cmp	r3, #0
 8002a9a:	d001      	beq.n	8002aa0 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8002a9c:	f000 fde8 	bl	8003670 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8002aa0:	7bbb      	ldrb	r3, [r7, #14]
 8002aa2:	3b01      	subs	r3, #1
 8002aa4:	b2db      	uxtb	r3, r3
 8002aa6:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8002aa8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	dce9      	bgt.n	8002a84 <prvUnlockQueue+0x60>
 8002ab0:	e000      	b.n	8002ab4 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8002ab2:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	22ff      	movs	r2, #255	@ 0xff
 8002ab8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8002abc:	f001 fc56 	bl	800436c <vPortExitCritical>
}
 8002ac0:	bf00      	nop
 8002ac2:	3710      	adds	r7, #16
 8002ac4:	46bd      	mov	sp, r7
 8002ac6:	bd80      	pop	{r7, pc}

08002ac8 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8002ac8:	b580      	push	{r7, lr}
 8002aca:	b084      	sub	sp, #16
 8002acc:	af00      	add	r7, sp, #0
 8002ace:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8002ad0:	f001 fc1a 	bl	8004308 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	d102      	bne.n	8002ae2 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8002adc:	2301      	movs	r3, #1
 8002ade:	60fb      	str	r3, [r7, #12]
 8002ae0:	e001      	b.n	8002ae6 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8002ae2:	2300      	movs	r3, #0
 8002ae4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8002ae6:	f001 fc41 	bl	800436c <vPortExitCritical>

	return xReturn;
 8002aea:	68fb      	ldr	r3, [r7, #12]
}
 8002aec:	4618      	mov	r0, r3
 8002aee:	3710      	adds	r7, #16
 8002af0:	46bd      	mov	sp, r7
 8002af2:	bd80      	pop	{r7, pc}

08002af4 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8002af4:	b580      	push	{r7, lr}
 8002af6:	b084      	sub	sp, #16
 8002af8:	af00      	add	r7, sp, #0
 8002afa:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8002afc:	f001 fc04 	bl	8004308 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002b08:	429a      	cmp	r2, r3
 8002b0a:	d102      	bne.n	8002b12 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8002b0c:	2301      	movs	r3, #1
 8002b0e:	60fb      	str	r3, [r7, #12]
 8002b10:	e001      	b.n	8002b16 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8002b12:	2300      	movs	r3, #0
 8002b14:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8002b16:	f001 fc29 	bl	800436c <vPortExitCritical>

	return xReturn;
 8002b1a:	68fb      	ldr	r3, [r7, #12]
}
 8002b1c:	4618      	mov	r0, r3
 8002b1e:	3710      	adds	r7, #16
 8002b20:	46bd      	mov	sp, r7
 8002b22:	bd80      	pop	{r7, pc}

08002b24 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8002b24:	b480      	push	{r7}
 8002b26:	b085      	sub	sp, #20
 8002b28:	af00      	add	r7, sp, #0
 8002b2a:	6078      	str	r0, [r7, #4]
 8002b2c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8002b2e:	2300      	movs	r3, #0
 8002b30:	60fb      	str	r3, [r7, #12]
 8002b32:	e014      	b.n	8002b5e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8002b34:	4a0f      	ldr	r2, [pc, #60]	@ (8002b74 <vQueueAddToRegistry+0x50>)
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	d10b      	bne.n	8002b58 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8002b40:	490c      	ldr	r1, [pc, #48]	@ (8002b74 <vQueueAddToRegistry+0x50>)
 8002b42:	68fb      	ldr	r3, [r7, #12]
 8002b44:	683a      	ldr	r2, [r7, #0]
 8002b46:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8002b4a:	4a0a      	ldr	r2, [pc, #40]	@ (8002b74 <vQueueAddToRegistry+0x50>)
 8002b4c:	68fb      	ldr	r3, [r7, #12]
 8002b4e:	00db      	lsls	r3, r3, #3
 8002b50:	4413      	add	r3, r2
 8002b52:	687a      	ldr	r2, [r7, #4]
 8002b54:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8002b56:	e006      	b.n	8002b66 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	3301      	adds	r3, #1
 8002b5c:	60fb      	str	r3, [r7, #12]
 8002b5e:	68fb      	ldr	r3, [r7, #12]
 8002b60:	2b07      	cmp	r3, #7
 8002b62:	d9e7      	bls.n	8002b34 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8002b64:	bf00      	nop
 8002b66:	bf00      	nop
 8002b68:	3714      	adds	r7, #20
 8002b6a:	46bd      	mov	sp, r7
 8002b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b70:	4770      	bx	lr
 8002b72:	bf00      	nop
 8002b74:	2000073c 	.word	0x2000073c

08002b78 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8002b78:	b580      	push	{r7, lr}
 8002b7a:	b086      	sub	sp, #24
 8002b7c:	af00      	add	r7, sp, #0
 8002b7e:	60f8      	str	r0, [r7, #12]
 8002b80:	60b9      	str	r1, [r7, #8]
 8002b82:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8002b84:	68fb      	ldr	r3, [r7, #12]
 8002b86:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8002b88:	f001 fbbe 	bl	8004308 <vPortEnterCritical>
 8002b8c:	697b      	ldr	r3, [r7, #20]
 8002b8e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8002b92:	b25b      	sxtb	r3, r3
 8002b94:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b98:	d103      	bne.n	8002ba2 <vQueueWaitForMessageRestricted+0x2a>
 8002b9a:	697b      	ldr	r3, [r7, #20]
 8002b9c:	2200      	movs	r2, #0
 8002b9e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002ba2:	697b      	ldr	r3, [r7, #20]
 8002ba4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8002ba8:	b25b      	sxtb	r3, r3
 8002baa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002bae:	d103      	bne.n	8002bb8 <vQueueWaitForMessageRestricted+0x40>
 8002bb0:	697b      	ldr	r3, [r7, #20]
 8002bb2:	2200      	movs	r2, #0
 8002bb4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8002bb8:	f001 fbd8 	bl	800436c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8002bbc:	697b      	ldr	r3, [r7, #20]
 8002bbe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	d106      	bne.n	8002bd2 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8002bc4:	697b      	ldr	r3, [r7, #20]
 8002bc6:	3324      	adds	r3, #36	@ 0x24
 8002bc8:	687a      	ldr	r2, [r7, #4]
 8002bca:	68b9      	ldr	r1, [r7, #8]
 8002bcc:	4618      	mov	r0, r3
 8002bce:	f000 fc45 	bl	800345c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8002bd2:	6978      	ldr	r0, [r7, #20]
 8002bd4:	f7ff ff26 	bl	8002a24 <prvUnlockQueue>
	}
 8002bd8:	bf00      	nop
 8002bda:	3718      	adds	r7, #24
 8002bdc:	46bd      	mov	sp, r7
 8002bde:	bd80      	pop	{r7, pc}

08002be0 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8002be0:	b580      	push	{r7, lr}
 8002be2:	b08e      	sub	sp, #56	@ 0x38
 8002be4:	af04      	add	r7, sp, #16
 8002be6:	60f8      	str	r0, [r7, #12]
 8002be8:	60b9      	str	r1, [r7, #8]
 8002bea:	607a      	str	r2, [r7, #4]
 8002bec:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8002bee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002bf0:	2b00      	cmp	r3, #0
 8002bf2:	d10b      	bne.n	8002c0c <xTaskCreateStatic+0x2c>
	__asm volatile
 8002bf4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002bf8:	f383 8811 	msr	BASEPRI, r3
 8002bfc:	f3bf 8f6f 	isb	sy
 8002c00:	f3bf 8f4f 	dsb	sy
 8002c04:	623b      	str	r3, [r7, #32]
}
 8002c06:	bf00      	nop
 8002c08:	bf00      	nop
 8002c0a:	e7fd      	b.n	8002c08 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8002c0c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	d10b      	bne.n	8002c2a <xTaskCreateStatic+0x4a>
	__asm volatile
 8002c12:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002c16:	f383 8811 	msr	BASEPRI, r3
 8002c1a:	f3bf 8f6f 	isb	sy
 8002c1e:	f3bf 8f4f 	dsb	sy
 8002c22:	61fb      	str	r3, [r7, #28]
}
 8002c24:	bf00      	nop
 8002c26:	bf00      	nop
 8002c28:	e7fd      	b.n	8002c26 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8002c2a:	235c      	movs	r3, #92	@ 0x5c
 8002c2c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8002c2e:	693b      	ldr	r3, [r7, #16]
 8002c30:	2b5c      	cmp	r3, #92	@ 0x5c
 8002c32:	d00b      	beq.n	8002c4c <xTaskCreateStatic+0x6c>
	__asm volatile
 8002c34:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002c38:	f383 8811 	msr	BASEPRI, r3
 8002c3c:	f3bf 8f6f 	isb	sy
 8002c40:	f3bf 8f4f 	dsb	sy
 8002c44:	61bb      	str	r3, [r7, #24]
}
 8002c46:	bf00      	nop
 8002c48:	bf00      	nop
 8002c4a:	e7fd      	b.n	8002c48 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8002c4c:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8002c4e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	d01e      	beq.n	8002c92 <xTaskCreateStatic+0xb2>
 8002c54:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d01b      	beq.n	8002c92 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8002c5a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002c5c:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8002c5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c60:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002c62:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8002c64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c66:	2202      	movs	r2, #2
 8002c68:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8002c6c:	2300      	movs	r3, #0
 8002c6e:	9303      	str	r3, [sp, #12]
 8002c70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c72:	9302      	str	r3, [sp, #8]
 8002c74:	f107 0314 	add.w	r3, r7, #20
 8002c78:	9301      	str	r3, [sp, #4]
 8002c7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002c7c:	9300      	str	r3, [sp, #0]
 8002c7e:	683b      	ldr	r3, [r7, #0]
 8002c80:	687a      	ldr	r2, [r7, #4]
 8002c82:	68b9      	ldr	r1, [r7, #8]
 8002c84:	68f8      	ldr	r0, [r7, #12]
 8002c86:	f000 f850 	bl	8002d2a <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8002c8a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8002c8c:	f000 f8de 	bl	8002e4c <prvAddNewTaskToReadyList>
 8002c90:	e001      	b.n	8002c96 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8002c92:	2300      	movs	r3, #0
 8002c94:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8002c96:	697b      	ldr	r3, [r7, #20]
	}
 8002c98:	4618      	mov	r0, r3
 8002c9a:	3728      	adds	r7, #40	@ 0x28
 8002c9c:	46bd      	mov	sp, r7
 8002c9e:	bd80      	pop	{r7, pc}

08002ca0 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8002ca0:	b580      	push	{r7, lr}
 8002ca2:	b08c      	sub	sp, #48	@ 0x30
 8002ca4:	af04      	add	r7, sp, #16
 8002ca6:	60f8      	str	r0, [r7, #12]
 8002ca8:	60b9      	str	r1, [r7, #8]
 8002caa:	603b      	str	r3, [r7, #0]
 8002cac:	4613      	mov	r3, r2
 8002cae:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8002cb0:	88fb      	ldrh	r3, [r7, #6]
 8002cb2:	009b      	lsls	r3, r3, #2
 8002cb4:	4618      	mov	r0, r3
 8002cb6:	f001 fc49 	bl	800454c <pvPortMalloc>
 8002cba:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8002cbc:	697b      	ldr	r3, [r7, #20]
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	d00e      	beq.n	8002ce0 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8002cc2:	205c      	movs	r0, #92	@ 0x5c
 8002cc4:	f001 fc42 	bl	800454c <pvPortMalloc>
 8002cc8:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8002cca:	69fb      	ldr	r3, [r7, #28]
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	d003      	beq.n	8002cd8 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8002cd0:	69fb      	ldr	r3, [r7, #28]
 8002cd2:	697a      	ldr	r2, [r7, #20]
 8002cd4:	631a      	str	r2, [r3, #48]	@ 0x30
 8002cd6:	e005      	b.n	8002ce4 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8002cd8:	6978      	ldr	r0, [r7, #20]
 8002cda:	f001 fd05 	bl	80046e8 <vPortFree>
 8002cde:	e001      	b.n	8002ce4 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8002ce0:	2300      	movs	r3, #0
 8002ce2:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8002ce4:	69fb      	ldr	r3, [r7, #28]
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d017      	beq.n	8002d1a <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8002cea:	69fb      	ldr	r3, [r7, #28]
 8002cec:	2200      	movs	r2, #0
 8002cee:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8002cf2:	88fa      	ldrh	r2, [r7, #6]
 8002cf4:	2300      	movs	r3, #0
 8002cf6:	9303      	str	r3, [sp, #12]
 8002cf8:	69fb      	ldr	r3, [r7, #28]
 8002cfa:	9302      	str	r3, [sp, #8]
 8002cfc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002cfe:	9301      	str	r3, [sp, #4]
 8002d00:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002d02:	9300      	str	r3, [sp, #0]
 8002d04:	683b      	ldr	r3, [r7, #0]
 8002d06:	68b9      	ldr	r1, [r7, #8]
 8002d08:	68f8      	ldr	r0, [r7, #12]
 8002d0a:	f000 f80e 	bl	8002d2a <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8002d0e:	69f8      	ldr	r0, [r7, #28]
 8002d10:	f000 f89c 	bl	8002e4c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8002d14:	2301      	movs	r3, #1
 8002d16:	61bb      	str	r3, [r7, #24]
 8002d18:	e002      	b.n	8002d20 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8002d1a:	f04f 33ff 	mov.w	r3, #4294967295
 8002d1e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8002d20:	69bb      	ldr	r3, [r7, #24]
	}
 8002d22:	4618      	mov	r0, r3
 8002d24:	3720      	adds	r7, #32
 8002d26:	46bd      	mov	sp, r7
 8002d28:	bd80      	pop	{r7, pc}

08002d2a <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8002d2a:	b580      	push	{r7, lr}
 8002d2c:	b088      	sub	sp, #32
 8002d2e:	af00      	add	r7, sp, #0
 8002d30:	60f8      	str	r0, [r7, #12]
 8002d32:	60b9      	str	r1, [r7, #8]
 8002d34:	607a      	str	r2, [r7, #4]
 8002d36:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8002d38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002d3a:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	009b      	lsls	r3, r3, #2
 8002d40:	461a      	mov	r2, r3
 8002d42:	21a5      	movs	r1, #165	@ 0xa5
 8002d44:	f001 fdf0 	bl	8004928 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8002d48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002d4a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8002d52:	3b01      	subs	r3, #1
 8002d54:	009b      	lsls	r3, r3, #2
 8002d56:	4413      	add	r3, r2
 8002d58:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8002d5a:	69bb      	ldr	r3, [r7, #24]
 8002d5c:	f023 0307 	bic.w	r3, r3, #7
 8002d60:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8002d62:	69bb      	ldr	r3, [r7, #24]
 8002d64:	f003 0307 	and.w	r3, r3, #7
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	d00b      	beq.n	8002d84 <prvInitialiseNewTask+0x5a>
	__asm volatile
 8002d6c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002d70:	f383 8811 	msr	BASEPRI, r3
 8002d74:	f3bf 8f6f 	isb	sy
 8002d78:	f3bf 8f4f 	dsb	sy
 8002d7c:	617b      	str	r3, [r7, #20]
}
 8002d7e:	bf00      	nop
 8002d80:	bf00      	nop
 8002d82:	e7fd      	b.n	8002d80 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8002d84:	68bb      	ldr	r3, [r7, #8]
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	d01f      	beq.n	8002dca <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8002d8a:	2300      	movs	r3, #0
 8002d8c:	61fb      	str	r3, [r7, #28]
 8002d8e:	e012      	b.n	8002db6 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8002d90:	68ba      	ldr	r2, [r7, #8]
 8002d92:	69fb      	ldr	r3, [r7, #28]
 8002d94:	4413      	add	r3, r2
 8002d96:	7819      	ldrb	r1, [r3, #0]
 8002d98:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002d9a:	69fb      	ldr	r3, [r7, #28]
 8002d9c:	4413      	add	r3, r2
 8002d9e:	3334      	adds	r3, #52	@ 0x34
 8002da0:	460a      	mov	r2, r1
 8002da2:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8002da4:	68ba      	ldr	r2, [r7, #8]
 8002da6:	69fb      	ldr	r3, [r7, #28]
 8002da8:	4413      	add	r3, r2
 8002daa:	781b      	ldrb	r3, [r3, #0]
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	d006      	beq.n	8002dbe <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8002db0:	69fb      	ldr	r3, [r7, #28]
 8002db2:	3301      	adds	r3, #1
 8002db4:	61fb      	str	r3, [r7, #28]
 8002db6:	69fb      	ldr	r3, [r7, #28]
 8002db8:	2b0f      	cmp	r3, #15
 8002dba:	d9e9      	bls.n	8002d90 <prvInitialiseNewTask+0x66>
 8002dbc:	e000      	b.n	8002dc0 <prvInitialiseNewTask+0x96>
			{
				break;
 8002dbe:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8002dc0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002dc2:	2200      	movs	r2, #0
 8002dc4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002dc8:	e003      	b.n	8002dd2 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8002dca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002dcc:	2200      	movs	r2, #0
 8002dce:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8002dd2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002dd4:	2b37      	cmp	r3, #55	@ 0x37
 8002dd6:	d901      	bls.n	8002ddc <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8002dd8:	2337      	movs	r3, #55	@ 0x37
 8002dda:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8002ddc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002dde:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002de0:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8002de2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002de4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002de6:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8002de8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002dea:	2200      	movs	r2, #0
 8002dec:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8002dee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002df0:	3304      	adds	r3, #4
 8002df2:	4618      	mov	r0, r3
 8002df4:	f7ff f966 	bl	80020c4 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8002df8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002dfa:	3318      	adds	r3, #24
 8002dfc:	4618      	mov	r0, r3
 8002dfe:	f7ff f961 	bl	80020c4 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8002e02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e04:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002e06:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002e08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002e0a:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8002e0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e10:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8002e12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e14:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002e16:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8002e18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e1a:	2200      	movs	r2, #0
 8002e1c:	655a      	str	r2, [r3, #84]	@ 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8002e1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e20:	2200      	movs	r2, #0
 8002e22:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8002e26:	683a      	ldr	r2, [r7, #0]
 8002e28:	68f9      	ldr	r1, [r7, #12]
 8002e2a:	69b8      	ldr	r0, [r7, #24]
 8002e2c:	f001 f93e 	bl	80040ac <pxPortInitialiseStack>
 8002e30:	4602      	mov	r2, r0
 8002e32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e34:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8002e36:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002e38:	2b00      	cmp	r3, #0
 8002e3a:	d002      	beq.n	8002e42 <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8002e3c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002e3e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002e40:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8002e42:	bf00      	nop
 8002e44:	3720      	adds	r7, #32
 8002e46:	46bd      	mov	sp, r7
 8002e48:	bd80      	pop	{r7, pc}
	...

08002e4c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8002e4c:	b580      	push	{r7, lr}
 8002e4e:	b082      	sub	sp, #8
 8002e50:	af00      	add	r7, sp, #0
 8002e52:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8002e54:	f001 fa58 	bl	8004308 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8002e58:	4b2d      	ldr	r3, [pc, #180]	@ (8002f10 <prvAddNewTaskToReadyList+0xc4>)
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	3301      	adds	r3, #1
 8002e5e:	4a2c      	ldr	r2, [pc, #176]	@ (8002f10 <prvAddNewTaskToReadyList+0xc4>)
 8002e60:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8002e62:	4b2c      	ldr	r3, [pc, #176]	@ (8002f14 <prvAddNewTaskToReadyList+0xc8>)
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d109      	bne.n	8002e7e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8002e6a:	4a2a      	ldr	r2, [pc, #168]	@ (8002f14 <prvAddNewTaskToReadyList+0xc8>)
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8002e70:	4b27      	ldr	r3, [pc, #156]	@ (8002f10 <prvAddNewTaskToReadyList+0xc4>)
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	2b01      	cmp	r3, #1
 8002e76:	d110      	bne.n	8002e9a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8002e78:	f000 fc1e 	bl	80036b8 <prvInitialiseTaskLists>
 8002e7c:	e00d      	b.n	8002e9a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8002e7e:	4b26      	ldr	r3, [pc, #152]	@ (8002f18 <prvAddNewTaskToReadyList+0xcc>)
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	d109      	bne.n	8002e9a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8002e86:	4b23      	ldr	r3, [pc, #140]	@ (8002f14 <prvAddNewTaskToReadyList+0xc8>)
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e90:	429a      	cmp	r2, r3
 8002e92:	d802      	bhi.n	8002e9a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8002e94:	4a1f      	ldr	r2, [pc, #124]	@ (8002f14 <prvAddNewTaskToReadyList+0xc8>)
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8002e9a:	4b20      	ldr	r3, [pc, #128]	@ (8002f1c <prvAddNewTaskToReadyList+0xd0>)
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	3301      	adds	r3, #1
 8002ea0:	4a1e      	ldr	r2, [pc, #120]	@ (8002f1c <prvAddNewTaskToReadyList+0xd0>)
 8002ea2:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8002ea4:	4b1d      	ldr	r3, [pc, #116]	@ (8002f1c <prvAddNewTaskToReadyList+0xd0>)
 8002ea6:	681a      	ldr	r2, [r3, #0]
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002eb0:	4b1b      	ldr	r3, [pc, #108]	@ (8002f20 <prvAddNewTaskToReadyList+0xd4>)
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	429a      	cmp	r2, r3
 8002eb6:	d903      	bls.n	8002ec0 <prvAddNewTaskToReadyList+0x74>
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ebc:	4a18      	ldr	r2, [pc, #96]	@ (8002f20 <prvAddNewTaskToReadyList+0xd4>)
 8002ebe:	6013      	str	r3, [r2, #0]
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002ec4:	4613      	mov	r3, r2
 8002ec6:	009b      	lsls	r3, r3, #2
 8002ec8:	4413      	add	r3, r2
 8002eca:	009b      	lsls	r3, r3, #2
 8002ecc:	4a15      	ldr	r2, [pc, #84]	@ (8002f24 <prvAddNewTaskToReadyList+0xd8>)
 8002ece:	441a      	add	r2, r3
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	3304      	adds	r3, #4
 8002ed4:	4619      	mov	r1, r3
 8002ed6:	4610      	mov	r0, r2
 8002ed8:	f7ff f901 	bl	80020de <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8002edc:	f001 fa46 	bl	800436c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8002ee0:	4b0d      	ldr	r3, [pc, #52]	@ (8002f18 <prvAddNewTaskToReadyList+0xcc>)
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	d00e      	beq.n	8002f06 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8002ee8:	4b0a      	ldr	r3, [pc, #40]	@ (8002f14 <prvAddNewTaskToReadyList+0xc8>)
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ef2:	429a      	cmp	r2, r3
 8002ef4:	d207      	bcs.n	8002f06 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8002ef6:	4b0c      	ldr	r3, [pc, #48]	@ (8002f28 <prvAddNewTaskToReadyList+0xdc>)
 8002ef8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002efc:	601a      	str	r2, [r3, #0]
 8002efe:	f3bf 8f4f 	dsb	sy
 8002f02:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8002f06:	bf00      	nop
 8002f08:	3708      	adds	r7, #8
 8002f0a:	46bd      	mov	sp, r7
 8002f0c:	bd80      	pop	{r7, pc}
 8002f0e:	bf00      	nop
 8002f10:	20000c50 	.word	0x20000c50
 8002f14:	2000077c 	.word	0x2000077c
 8002f18:	20000c5c 	.word	0x20000c5c
 8002f1c:	20000c6c 	.word	0x20000c6c
 8002f20:	20000c58 	.word	0x20000c58
 8002f24:	20000780 	.word	0x20000780
 8002f28:	e000ed04 	.word	0xe000ed04

08002f2c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8002f2c:	b580      	push	{r7, lr}
 8002f2e:	b084      	sub	sp, #16
 8002f30:	af00      	add	r7, sp, #0
 8002f32:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8002f34:	2300      	movs	r3, #0
 8002f36:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d018      	beq.n	8002f70 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8002f3e:	4b14      	ldr	r3, [pc, #80]	@ (8002f90 <vTaskDelay+0x64>)
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d00b      	beq.n	8002f5e <vTaskDelay+0x32>
	__asm volatile
 8002f46:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002f4a:	f383 8811 	msr	BASEPRI, r3
 8002f4e:	f3bf 8f6f 	isb	sy
 8002f52:	f3bf 8f4f 	dsb	sy
 8002f56:	60bb      	str	r3, [r7, #8]
}
 8002f58:	bf00      	nop
 8002f5a:	bf00      	nop
 8002f5c:	e7fd      	b.n	8002f5a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8002f5e:	f000 f883 	bl	8003068 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8002f62:	2100      	movs	r1, #0
 8002f64:	6878      	ldr	r0, [r7, #4]
 8002f66:	f000 fcf3 	bl	8003950 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8002f6a:	f000 f88b 	bl	8003084 <xTaskResumeAll>
 8002f6e:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	d107      	bne.n	8002f86 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8002f76:	4b07      	ldr	r3, [pc, #28]	@ (8002f94 <vTaskDelay+0x68>)
 8002f78:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002f7c:	601a      	str	r2, [r3, #0]
 8002f7e:	f3bf 8f4f 	dsb	sy
 8002f82:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8002f86:	bf00      	nop
 8002f88:	3710      	adds	r7, #16
 8002f8a:	46bd      	mov	sp, r7
 8002f8c:	bd80      	pop	{r7, pc}
 8002f8e:	bf00      	nop
 8002f90:	20000c78 	.word	0x20000c78
 8002f94:	e000ed04 	.word	0xe000ed04

08002f98 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8002f98:	b580      	push	{r7, lr}
 8002f9a:	b08a      	sub	sp, #40	@ 0x28
 8002f9c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8002f9e:	2300      	movs	r3, #0
 8002fa0:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8002fa2:	2300      	movs	r3, #0
 8002fa4:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8002fa6:	463a      	mov	r2, r7
 8002fa8:	1d39      	adds	r1, r7, #4
 8002faa:	f107 0308 	add.w	r3, r7, #8
 8002fae:	4618      	mov	r0, r3
 8002fb0:	f7ff f834 	bl	800201c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8002fb4:	6839      	ldr	r1, [r7, #0]
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	68ba      	ldr	r2, [r7, #8]
 8002fba:	9202      	str	r2, [sp, #8]
 8002fbc:	9301      	str	r3, [sp, #4]
 8002fbe:	2300      	movs	r3, #0
 8002fc0:	9300      	str	r3, [sp, #0]
 8002fc2:	2300      	movs	r3, #0
 8002fc4:	460a      	mov	r2, r1
 8002fc6:	4922      	ldr	r1, [pc, #136]	@ (8003050 <vTaskStartScheduler+0xb8>)
 8002fc8:	4822      	ldr	r0, [pc, #136]	@ (8003054 <vTaskStartScheduler+0xbc>)
 8002fca:	f7ff fe09 	bl	8002be0 <xTaskCreateStatic>
 8002fce:	4603      	mov	r3, r0
 8002fd0:	4a21      	ldr	r2, [pc, #132]	@ (8003058 <vTaskStartScheduler+0xc0>)
 8002fd2:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8002fd4:	4b20      	ldr	r3, [pc, #128]	@ (8003058 <vTaskStartScheduler+0xc0>)
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	d002      	beq.n	8002fe2 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8002fdc:	2301      	movs	r3, #1
 8002fde:	617b      	str	r3, [r7, #20]
 8002fe0:	e001      	b.n	8002fe6 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8002fe2:	2300      	movs	r3, #0
 8002fe4:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8002fe6:	697b      	ldr	r3, [r7, #20]
 8002fe8:	2b01      	cmp	r3, #1
 8002fea:	d102      	bne.n	8002ff2 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8002fec:	f000 fd04 	bl	80039f8 <xTimerCreateTimerTask>
 8002ff0:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8002ff2:	697b      	ldr	r3, [r7, #20]
 8002ff4:	2b01      	cmp	r3, #1
 8002ff6:	d116      	bne.n	8003026 <vTaskStartScheduler+0x8e>
	__asm volatile
 8002ff8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002ffc:	f383 8811 	msr	BASEPRI, r3
 8003000:	f3bf 8f6f 	isb	sy
 8003004:	f3bf 8f4f 	dsb	sy
 8003008:	613b      	str	r3, [r7, #16]
}
 800300a:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800300c:	4b13      	ldr	r3, [pc, #76]	@ (800305c <vTaskStartScheduler+0xc4>)
 800300e:	f04f 32ff 	mov.w	r2, #4294967295
 8003012:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8003014:	4b12      	ldr	r3, [pc, #72]	@ (8003060 <vTaskStartScheduler+0xc8>)
 8003016:	2201      	movs	r2, #1
 8003018:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800301a:	4b12      	ldr	r3, [pc, #72]	@ (8003064 <vTaskStartScheduler+0xcc>)
 800301c:	2200      	movs	r2, #0
 800301e:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8003020:	f001 f8ce 	bl	80041c0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8003024:	e00f      	b.n	8003046 <vTaskStartScheduler+0xae>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8003026:	697b      	ldr	r3, [r7, #20]
 8003028:	f1b3 3fff 	cmp.w	r3, #4294967295
 800302c:	d10b      	bne.n	8003046 <vTaskStartScheduler+0xae>
	__asm volatile
 800302e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003032:	f383 8811 	msr	BASEPRI, r3
 8003036:	f3bf 8f6f 	isb	sy
 800303a:	f3bf 8f4f 	dsb	sy
 800303e:	60fb      	str	r3, [r7, #12]
}
 8003040:	bf00      	nop
 8003042:	bf00      	nop
 8003044:	e7fd      	b.n	8003042 <vTaskStartScheduler+0xaa>
}
 8003046:	bf00      	nop
 8003048:	3718      	adds	r7, #24
 800304a:	46bd      	mov	sp, r7
 800304c:	bd80      	pop	{r7, pc}
 800304e:	bf00      	nop
 8003050:	080049c0 	.word	0x080049c0
 8003054:	08003689 	.word	0x08003689
 8003058:	20000c74 	.word	0x20000c74
 800305c:	20000c70 	.word	0x20000c70
 8003060:	20000c5c 	.word	0x20000c5c
 8003064:	20000c54 	.word	0x20000c54

08003068 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8003068:	b480      	push	{r7}
 800306a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800306c:	4b04      	ldr	r3, [pc, #16]	@ (8003080 <vTaskSuspendAll+0x18>)
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	3301      	adds	r3, #1
 8003072:	4a03      	ldr	r2, [pc, #12]	@ (8003080 <vTaskSuspendAll+0x18>)
 8003074:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8003076:	bf00      	nop
 8003078:	46bd      	mov	sp, r7
 800307a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800307e:	4770      	bx	lr
 8003080:	20000c78 	.word	0x20000c78

08003084 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8003084:	b580      	push	{r7, lr}
 8003086:	b084      	sub	sp, #16
 8003088:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800308a:	2300      	movs	r3, #0
 800308c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800308e:	2300      	movs	r3, #0
 8003090:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8003092:	4b42      	ldr	r3, [pc, #264]	@ (800319c <xTaskResumeAll+0x118>)
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	2b00      	cmp	r3, #0
 8003098:	d10b      	bne.n	80030b2 <xTaskResumeAll+0x2e>
	__asm volatile
 800309a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800309e:	f383 8811 	msr	BASEPRI, r3
 80030a2:	f3bf 8f6f 	isb	sy
 80030a6:	f3bf 8f4f 	dsb	sy
 80030aa:	603b      	str	r3, [r7, #0]
}
 80030ac:	bf00      	nop
 80030ae:	bf00      	nop
 80030b0:	e7fd      	b.n	80030ae <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80030b2:	f001 f929 	bl	8004308 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80030b6:	4b39      	ldr	r3, [pc, #228]	@ (800319c <xTaskResumeAll+0x118>)
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	3b01      	subs	r3, #1
 80030bc:	4a37      	ldr	r2, [pc, #220]	@ (800319c <xTaskResumeAll+0x118>)
 80030be:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80030c0:	4b36      	ldr	r3, [pc, #216]	@ (800319c <xTaskResumeAll+0x118>)
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	d162      	bne.n	800318e <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80030c8:	4b35      	ldr	r3, [pc, #212]	@ (80031a0 <xTaskResumeAll+0x11c>)
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	d05e      	beq.n	800318e <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80030d0:	e02f      	b.n	8003132 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80030d2:	4b34      	ldr	r3, [pc, #208]	@ (80031a4 <xTaskResumeAll+0x120>)
 80030d4:	68db      	ldr	r3, [r3, #12]
 80030d6:	68db      	ldr	r3, [r3, #12]
 80030d8:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	3318      	adds	r3, #24
 80030de:	4618      	mov	r0, r3
 80030e0:	f7ff f85a 	bl	8002198 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	3304      	adds	r3, #4
 80030e8:	4618      	mov	r0, r3
 80030ea:	f7ff f855 	bl	8002198 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80030ee:	68fb      	ldr	r3, [r7, #12]
 80030f0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80030f2:	4b2d      	ldr	r3, [pc, #180]	@ (80031a8 <xTaskResumeAll+0x124>)
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	429a      	cmp	r2, r3
 80030f8:	d903      	bls.n	8003102 <xTaskResumeAll+0x7e>
 80030fa:	68fb      	ldr	r3, [r7, #12]
 80030fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80030fe:	4a2a      	ldr	r2, [pc, #168]	@ (80031a8 <xTaskResumeAll+0x124>)
 8003100:	6013      	str	r3, [r2, #0]
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003106:	4613      	mov	r3, r2
 8003108:	009b      	lsls	r3, r3, #2
 800310a:	4413      	add	r3, r2
 800310c:	009b      	lsls	r3, r3, #2
 800310e:	4a27      	ldr	r2, [pc, #156]	@ (80031ac <xTaskResumeAll+0x128>)
 8003110:	441a      	add	r2, r3
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	3304      	adds	r3, #4
 8003116:	4619      	mov	r1, r3
 8003118:	4610      	mov	r0, r2
 800311a:	f7fe ffe0 	bl	80020de <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003122:	4b23      	ldr	r3, [pc, #140]	@ (80031b0 <xTaskResumeAll+0x12c>)
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003128:	429a      	cmp	r2, r3
 800312a:	d302      	bcc.n	8003132 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 800312c:	4b21      	ldr	r3, [pc, #132]	@ (80031b4 <xTaskResumeAll+0x130>)
 800312e:	2201      	movs	r2, #1
 8003130:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003132:	4b1c      	ldr	r3, [pc, #112]	@ (80031a4 <xTaskResumeAll+0x120>)
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	2b00      	cmp	r3, #0
 8003138:	d1cb      	bne.n	80030d2 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800313a:	68fb      	ldr	r3, [r7, #12]
 800313c:	2b00      	cmp	r3, #0
 800313e:	d001      	beq.n	8003144 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8003140:	f000 fb58 	bl	80037f4 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8003144:	4b1c      	ldr	r3, [pc, #112]	@ (80031b8 <xTaskResumeAll+0x134>)
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	2b00      	cmp	r3, #0
 800314e:	d010      	beq.n	8003172 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8003150:	f000 f846 	bl	80031e0 <xTaskIncrementTick>
 8003154:	4603      	mov	r3, r0
 8003156:	2b00      	cmp	r3, #0
 8003158:	d002      	beq.n	8003160 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800315a:	4b16      	ldr	r3, [pc, #88]	@ (80031b4 <xTaskResumeAll+0x130>)
 800315c:	2201      	movs	r2, #1
 800315e:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	3b01      	subs	r3, #1
 8003164:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	2b00      	cmp	r3, #0
 800316a:	d1f1      	bne.n	8003150 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 800316c:	4b12      	ldr	r3, [pc, #72]	@ (80031b8 <xTaskResumeAll+0x134>)
 800316e:	2200      	movs	r2, #0
 8003170:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8003172:	4b10      	ldr	r3, [pc, #64]	@ (80031b4 <xTaskResumeAll+0x130>)
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	2b00      	cmp	r3, #0
 8003178:	d009      	beq.n	800318e <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800317a:	2301      	movs	r3, #1
 800317c:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800317e:	4b0f      	ldr	r3, [pc, #60]	@ (80031bc <xTaskResumeAll+0x138>)
 8003180:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003184:	601a      	str	r2, [r3, #0]
 8003186:	f3bf 8f4f 	dsb	sy
 800318a:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800318e:	f001 f8ed 	bl	800436c <vPortExitCritical>

	return xAlreadyYielded;
 8003192:	68bb      	ldr	r3, [r7, #8]
}
 8003194:	4618      	mov	r0, r3
 8003196:	3710      	adds	r7, #16
 8003198:	46bd      	mov	sp, r7
 800319a:	bd80      	pop	{r7, pc}
 800319c:	20000c78 	.word	0x20000c78
 80031a0:	20000c50 	.word	0x20000c50
 80031a4:	20000c10 	.word	0x20000c10
 80031a8:	20000c58 	.word	0x20000c58
 80031ac:	20000780 	.word	0x20000780
 80031b0:	2000077c 	.word	0x2000077c
 80031b4:	20000c64 	.word	0x20000c64
 80031b8:	20000c60 	.word	0x20000c60
 80031bc:	e000ed04 	.word	0xe000ed04

080031c0 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80031c0:	b480      	push	{r7}
 80031c2:	b083      	sub	sp, #12
 80031c4:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80031c6:	4b05      	ldr	r3, [pc, #20]	@ (80031dc <xTaskGetTickCount+0x1c>)
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80031cc:	687b      	ldr	r3, [r7, #4]
}
 80031ce:	4618      	mov	r0, r3
 80031d0:	370c      	adds	r7, #12
 80031d2:	46bd      	mov	sp, r7
 80031d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031d8:	4770      	bx	lr
 80031da:	bf00      	nop
 80031dc:	20000c54 	.word	0x20000c54

080031e0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80031e0:	b580      	push	{r7, lr}
 80031e2:	b086      	sub	sp, #24
 80031e4:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80031e6:	2300      	movs	r3, #0
 80031e8:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80031ea:	4b4f      	ldr	r3, [pc, #316]	@ (8003328 <xTaskIncrementTick+0x148>)
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	f040 8090 	bne.w	8003314 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80031f4:	4b4d      	ldr	r3, [pc, #308]	@ (800332c <xTaskIncrementTick+0x14c>)
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	3301      	adds	r3, #1
 80031fa:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80031fc:	4a4b      	ldr	r2, [pc, #300]	@ (800332c <xTaskIncrementTick+0x14c>)
 80031fe:	693b      	ldr	r3, [r7, #16]
 8003200:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8003202:	693b      	ldr	r3, [r7, #16]
 8003204:	2b00      	cmp	r3, #0
 8003206:	d121      	bne.n	800324c <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8003208:	4b49      	ldr	r3, [pc, #292]	@ (8003330 <xTaskIncrementTick+0x150>)
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	2b00      	cmp	r3, #0
 8003210:	d00b      	beq.n	800322a <xTaskIncrementTick+0x4a>
	__asm volatile
 8003212:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003216:	f383 8811 	msr	BASEPRI, r3
 800321a:	f3bf 8f6f 	isb	sy
 800321e:	f3bf 8f4f 	dsb	sy
 8003222:	603b      	str	r3, [r7, #0]
}
 8003224:	bf00      	nop
 8003226:	bf00      	nop
 8003228:	e7fd      	b.n	8003226 <xTaskIncrementTick+0x46>
 800322a:	4b41      	ldr	r3, [pc, #260]	@ (8003330 <xTaskIncrementTick+0x150>)
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	60fb      	str	r3, [r7, #12]
 8003230:	4b40      	ldr	r3, [pc, #256]	@ (8003334 <xTaskIncrementTick+0x154>)
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	4a3e      	ldr	r2, [pc, #248]	@ (8003330 <xTaskIncrementTick+0x150>)
 8003236:	6013      	str	r3, [r2, #0]
 8003238:	4a3e      	ldr	r2, [pc, #248]	@ (8003334 <xTaskIncrementTick+0x154>)
 800323a:	68fb      	ldr	r3, [r7, #12]
 800323c:	6013      	str	r3, [r2, #0]
 800323e:	4b3e      	ldr	r3, [pc, #248]	@ (8003338 <xTaskIncrementTick+0x158>)
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	3301      	adds	r3, #1
 8003244:	4a3c      	ldr	r2, [pc, #240]	@ (8003338 <xTaskIncrementTick+0x158>)
 8003246:	6013      	str	r3, [r2, #0]
 8003248:	f000 fad4 	bl	80037f4 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800324c:	4b3b      	ldr	r3, [pc, #236]	@ (800333c <xTaskIncrementTick+0x15c>)
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	693a      	ldr	r2, [r7, #16]
 8003252:	429a      	cmp	r2, r3
 8003254:	d349      	bcc.n	80032ea <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003256:	4b36      	ldr	r3, [pc, #216]	@ (8003330 <xTaskIncrementTick+0x150>)
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	2b00      	cmp	r3, #0
 800325e:	d104      	bne.n	800326a <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003260:	4b36      	ldr	r3, [pc, #216]	@ (800333c <xTaskIncrementTick+0x15c>)
 8003262:	f04f 32ff 	mov.w	r2, #4294967295
 8003266:	601a      	str	r2, [r3, #0]
					break;
 8003268:	e03f      	b.n	80032ea <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800326a:	4b31      	ldr	r3, [pc, #196]	@ (8003330 <xTaskIncrementTick+0x150>)
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	68db      	ldr	r3, [r3, #12]
 8003270:	68db      	ldr	r3, [r3, #12]
 8003272:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8003274:	68bb      	ldr	r3, [r7, #8]
 8003276:	685b      	ldr	r3, [r3, #4]
 8003278:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800327a:	693a      	ldr	r2, [r7, #16]
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	429a      	cmp	r2, r3
 8003280:	d203      	bcs.n	800328a <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8003282:	4a2e      	ldr	r2, [pc, #184]	@ (800333c <xTaskIncrementTick+0x15c>)
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8003288:	e02f      	b.n	80032ea <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800328a:	68bb      	ldr	r3, [r7, #8]
 800328c:	3304      	adds	r3, #4
 800328e:	4618      	mov	r0, r3
 8003290:	f7fe ff82 	bl	8002198 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8003294:	68bb      	ldr	r3, [r7, #8]
 8003296:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003298:	2b00      	cmp	r3, #0
 800329a:	d004      	beq.n	80032a6 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800329c:	68bb      	ldr	r3, [r7, #8]
 800329e:	3318      	adds	r3, #24
 80032a0:	4618      	mov	r0, r3
 80032a2:	f7fe ff79 	bl	8002198 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80032a6:	68bb      	ldr	r3, [r7, #8]
 80032a8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80032aa:	4b25      	ldr	r3, [pc, #148]	@ (8003340 <xTaskIncrementTick+0x160>)
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	429a      	cmp	r2, r3
 80032b0:	d903      	bls.n	80032ba <xTaskIncrementTick+0xda>
 80032b2:	68bb      	ldr	r3, [r7, #8]
 80032b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80032b6:	4a22      	ldr	r2, [pc, #136]	@ (8003340 <xTaskIncrementTick+0x160>)
 80032b8:	6013      	str	r3, [r2, #0]
 80032ba:	68bb      	ldr	r3, [r7, #8]
 80032bc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80032be:	4613      	mov	r3, r2
 80032c0:	009b      	lsls	r3, r3, #2
 80032c2:	4413      	add	r3, r2
 80032c4:	009b      	lsls	r3, r3, #2
 80032c6:	4a1f      	ldr	r2, [pc, #124]	@ (8003344 <xTaskIncrementTick+0x164>)
 80032c8:	441a      	add	r2, r3
 80032ca:	68bb      	ldr	r3, [r7, #8]
 80032cc:	3304      	adds	r3, #4
 80032ce:	4619      	mov	r1, r3
 80032d0:	4610      	mov	r0, r2
 80032d2:	f7fe ff04 	bl	80020de <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80032d6:	68bb      	ldr	r3, [r7, #8]
 80032d8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80032da:	4b1b      	ldr	r3, [pc, #108]	@ (8003348 <xTaskIncrementTick+0x168>)
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80032e0:	429a      	cmp	r2, r3
 80032e2:	d3b8      	bcc.n	8003256 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 80032e4:	2301      	movs	r3, #1
 80032e6:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80032e8:	e7b5      	b.n	8003256 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80032ea:	4b17      	ldr	r3, [pc, #92]	@ (8003348 <xTaskIncrementTick+0x168>)
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80032f0:	4914      	ldr	r1, [pc, #80]	@ (8003344 <xTaskIncrementTick+0x164>)
 80032f2:	4613      	mov	r3, r2
 80032f4:	009b      	lsls	r3, r3, #2
 80032f6:	4413      	add	r3, r2
 80032f8:	009b      	lsls	r3, r3, #2
 80032fa:	440b      	add	r3, r1
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	2b01      	cmp	r3, #1
 8003300:	d901      	bls.n	8003306 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8003302:	2301      	movs	r3, #1
 8003304:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8003306:	4b11      	ldr	r3, [pc, #68]	@ (800334c <xTaskIncrementTick+0x16c>)
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	2b00      	cmp	r3, #0
 800330c:	d007      	beq.n	800331e <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 800330e:	2301      	movs	r3, #1
 8003310:	617b      	str	r3, [r7, #20]
 8003312:	e004      	b.n	800331e <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8003314:	4b0e      	ldr	r3, [pc, #56]	@ (8003350 <xTaskIncrementTick+0x170>)
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	3301      	adds	r3, #1
 800331a:	4a0d      	ldr	r2, [pc, #52]	@ (8003350 <xTaskIncrementTick+0x170>)
 800331c:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800331e:	697b      	ldr	r3, [r7, #20]
}
 8003320:	4618      	mov	r0, r3
 8003322:	3718      	adds	r7, #24
 8003324:	46bd      	mov	sp, r7
 8003326:	bd80      	pop	{r7, pc}
 8003328:	20000c78 	.word	0x20000c78
 800332c:	20000c54 	.word	0x20000c54
 8003330:	20000c08 	.word	0x20000c08
 8003334:	20000c0c 	.word	0x20000c0c
 8003338:	20000c68 	.word	0x20000c68
 800333c:	20000c70 	.word	0x20000c70
 8003340:	20000c58 	.word	0x20000c58
 8003344:	20000780 	.word	0x20000780
 8003348:	2000077c 	.word	0x2000077c
 800334c:	20000c64 	.word	0x20000c64
 8003350:	20000c60 	.word	0x20000c60

08003354 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8003354:	b480      	push	{r7}
 8003356:	b085      	sub	sp, #20
 8003358:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800335a:	4b28      	ldr	r3, [pc, #160]	@ (80033fc <vTaskSwitchContext+0xa8>)
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	2b00      	cmp	r3, #0
 8003360:	d003      	beq.n	800336a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8003362:	4b27      	ldr	r3, [pc, #156]	@ (8003400 <vTaskSwitchContext+0xac>)
 8003364:	2201      	movs	r2, #1
 8003366:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8003368:	e042      	b.n	80033f0 <vTaskSwitchContext+0x9c>
		xYieldPending = pdFALSE;
 800336a:	4b25      	ldr	r3, [pc, #148]	@ (8003400 <vTaskSwitchContext+0xac>)
 800336c:	2200      	movs	r2, #0
 800336e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003370:	4b24      	ldr	r3, [pc, #144]	@ (8003404 <vTaskSwitchContext+0xb0>)
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	60fb      	str	r3, [r7, #12]
 8003376:	e011      	b.n	800339c <vTaskSwitchContext+0x48>
 8003378:	68fb      	ldr	r3, [r7, #12]
 800337a:	2b00      	cmp	r3, #0
 800337c:	d10b      	bne.n	8003396 <vTaskSwitchContext+0x42>
	__asm volatile
 800337e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003382:	f383 8811 	msr	BASEPRI, r3
 8003386:	f3bf 8f6f 	isb	sy
 800338a:	f3bf 8f4f 	dsb	sy
 800338e:	607b      	str	r3, [r7, #4]
}
 8003390:	bf00      	nop
 8003392:	bf00      	nop
 8003394:	e7fd      	b.n	8003392 <vTaskSwitchContext+0x3e>
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	3b01      	subs	r3, #1
 800339a:	60fb      	str	r3, [r7, #12]
 800339c:	491a      	ldr	r1, [pc, #104]	@ (8003408 <vTaskSwitchContext+0xb4>)
 800339e:	68fa      	ldr	r2, [r7, #12]
 80033a0:	4613      	mov	r3, r2
 80033a2:	009b      	lsls	r3, r3, #2
 80033a4:	4413      	add	r3, r2
 80033a6:	009b      	lsls	r3, r3, #2
 80033a8:	440b      	add	r3, r1
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	2b00      	cmp	r3, #0
 80033ae:	d0e3      	beq.n	8003378 <vTaskSwitchContext+0x24>
 80033b0:	68fa      	ldr	r2, [r7, #12]
 80033b2:	4613      	mov	r3, r2
 80033b4:	009b      	lsls	r3, r3, #2
 80033b6:	4413      	add	r3, r2
 80033b8:	009b      	lsls	r3, r3, #2
 80033ba:	4a13      	ldr	r2, [pc, #76]	@ (8003408 <vTaskSwitchContext+0xb4>)
 80033bc:	4413      	add	r3, r2
 80033be:	60bb      	str	r3, [r7, #8]
 80033c0:	68bb      	ldr	r3, [r7, #8]
 80033c2:	685b      	ldr	r3, [r3, #4]
 80033c4:	685a      	ldr	r2, [r3, #4]
 80033c6:	68bb      	ldr	r3, [r7, #8]
 80033c8:	605a      	str	r2, [r3, #4]
 80033ca:	68bb      	ldr	r3, [r7, #8]
 80033cc:	685a      	ldr	r2, [r3, #4]
 80033ce:	68bb      	ldr	r3, [r7, #8]
 80033d0:	3308      	adds	r3, #8
 80033d2:	429a      	cmp	r2, r3
 80033d4:	d104      	bne.n	80033e0 <vTaskSwitchContext+0x8c>
 80033d6:	68bb      	ldr	r3, [r7, #8]
 80033d8:	685b      	ldr	r3, [r3, #4]
 80033da:	685a      	ldr	r2, [r3, #4]
 80033dc:	68bb      	ldr	r3, [r7, #8]
 80033de:	605a      	str	r2, [r3, #4]
 80033e0:	68bb      	ldr	r3, [r7, #8]
 80033e2:	685b      	ldr	r3, [r3, #4]
 80033e4:	68db      	ldr	r3, [r3, #12]
 80033e6:	4a09      	ldr	r2, [pc, #36]	@ (800340c <vTaskSwitchContext+0xb8>)
 80033e8:	6013      	str	r3, [r2, #0]
 80033ea:	4a06      	ldr	r2, [pc, #24]	@ (8003404 <vTaskSwitchContext+0xb0>)
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	6013      	str	r3, [r2, #0]
}
 80033f0:	bf00      	nop
 80033f2:	3714      	adds	r7, #20
 80033f4:	46bd      	mov	sp, r7
 80033f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033fa:	4770      	bx	lr
 80033fc:	20000c78 	.word	0x20000c78
 8003400:	20000c64 	.word	0x20000c64
 8003404:	20000c58 	.word	0x20000c58
 8003408:	20000780 	.word	0x20000780
 800340c:	2000077c 	.word	0x2000077c

08003410 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8003410:	b580      	push	{r7, lr}
 8003412:	b084      	sub	sp, #16
 8003414:	af00      	add	r7, sp, #0
 8003416:	6078      	str	r0, [r7, #4]
 8003418:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	2b00      	cmp	r3, #0
 800341e:	d10b      	bne.n	8003438 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8003420:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003424:	f383 8811 	msr	BASEPRI, r3
 8003428:	f3bf 8f6f 	isb	sy
 800342c:	f3bf 8f4f 	dsb	sy
 8003430:	60fb      	str	r3, [r7, #12]
}
 8003432:	bf00      	nop
 8003434:	bf00      	nop
 8003436:	e7fd      	b.n	8003434 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8003438:	4b07      	ldr	r3, [pc, #28]	@ (8003458 <vTaskPlaceOnEventList+0x48>)
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	3318      	adds	r3, #24
 800343e:	4619      	mov	r1, r3
 8003440:	6878      	ldr	r0, [r7, #4]
 8003442:	f7fe fe70 	bl	8002126 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8003446:	2101      	movs	r1, #1
 8003448:	6838      	ldr	r0, [r7, #0]
 800344a:	f000 fa81 	bl	8003950 <prvAddCurrentTaskToDelayedList>
}
 800344e:	bf00      	nop
 8003450:	3710      	adds	r7, #16
 8003452:	46bd      	mov	sp, r7
 8003454:	bd80      	pop	{r7, pc}
 8003456:	bf00      	nop
 8003458:	2000077c 	.word	0x2000077c

0800345c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800345c:	b580      	push	{r7, lr}
 800345e:	b086      	sub	sp, #24
 8003460:	af00      	add	r7, sp, #0
 8003462:	60f8      	str	r0, [r7, #12]
 8003464:	60b9      	str	r1, [r7, #8]
 8003466:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	2b00      	cmp	r3, #0
 800346c:	d10b      	bne.n	8003486 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 800346e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003472:	f383 8811 	msr	BASEPRI, r3
 8003476:	f3bf 8f6f 	isb	sy
 800347a:	f3bf 8f4f 	dsb	sy
 800347e:	617b      	str	r3, [r7, #20]
}
 8003480:	bf00      	nop
 8003482:	bf00      	nop
 8003484:	e7fd      	b.n	8003482 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8003486:	4b0a      	ldr	r3, [pc, #40]	@ (80034b0 <vTaskPlaceOnEventListRestricted+0x54>)
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	3318      	adds	r3, #24
 800348c:	4619      	mov	r1, r3
 800348e:	68f8      	ldr	r0, [r7, #12]
 8003490:	f7fe fe25 	bl	80020de <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	2b00      	cmp	r3, #0
 8003498:	d002      	beq.n	80034a0 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 800349a:	f04f 33ff 	mov.w	r3, #4294967295
 800349e:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80034a0:	6879      	ldr	r1, [r7, #4]
 80034a2:	68b8      	ldr	r0, [r7, #8]
 80034a4:	f000 fa54 	bl	8003950 <prvAddCurrentTaskToDelayedList>
	}
 80034a8:	bf00      	nop
 80034aa:	3718      	adds	r7, #24
 80034ac:	46bd      	mov	sp, r7
 80034ae:	bd80      	pop	{r7, pc}
 80034b0:	2000077c 	.word	0x2000077c

080034b4 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80034b4:	b580      	push	{r7, lr}
 80034b6:	b086      	sub	sp, #24
 80034b8:	af00      	add	r7, sp, #0
 80034ba:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	68db      	ldr	r3, [r3, #12]
 80034c0:	68db      	ldr	r3, [r3, #12]
 80034c2:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80034c4:	693b      	ldr	r3, [r7, #16]
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d10b      	bne.n	80034e2 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 80034ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80034ce:	f383 8811 	msr	BASEPRI, r3
 80034d2:	f3bf 8f6f 	isb	sy
 80034d6:	f3bf 8f4f 	dsb	sy
 80034da:	60fb      	str	r3, [r7, #12]
}
 80034dc:	bf00      	nop
 80034de:	bf00      	nop
 80034e0:	e7fd      	b.n	80034de <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80034e2:	693b      	ldr	r3, [r7, #16]
 80034e4:	3318      	adds	r3, #24
 80034e6:	4618      	mov	r0, r3
 80034e8:	f7fe fe56 	bl	8002198 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80034ec:	4b1d      	ldr	r3, [pc, #116]	@ (8003564 <xTaskRemoveFromEventList+0xb0>)
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	d11d      	bne.n	8003530 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80034f4:	693b      	ldr	r3, [r7, #16]
 80034f6:	3304      	adds	r3, #4
 80034f8:	4618      	mov	r0, r3
 80034fa:	f7fe fe4d 	bl	8002198 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80034fe:	693b      	ldr	r3, [r7, #16]
 8003500:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003502:	4b19      	ldr	r3, [pc, #100]	@ (8003568 <xTaskRemoveFromEventList+0xb4>)
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	429a      	cmp	r2, r3
 8003508:	d903      	bls.n	8003512 <xTaskRemoveFromEventList+0x5e>
 800350a:	693b      	ldr	r3, [r7, #16]
 800350c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800350e:	4a16      	ldr	r2, [pc, #88]	@ (8003568 <xTaskRemoveFromEventList+0xb4>)
 8003510:	6013      	str	r3, [r2, #0]
 8003512:	693b      	ldr	r3, [r7, #16]
 8003514:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003516:	4613      	mov	r3, r2
 8003518:	009b      	lsls	r3, r3, #2
 800351a:	4413      	add	r3, r2
 800351c:	009b      	lsls	r3, r3, #2
 800351e:	4a13      	ldr	r2, [pc, #76]	@ (800356c <xTaskRemoveFromEventList+0xb8>)
 8003520:	441a      	add	r2, r3
 8003522:	693b      	ldr	r3, [r7, #16]
 8003524:	3304      	adds	r3, #4
 8003526:	4619      	mov	r1, r3
 8003528:	4610      	mov	r0, r2
 800352a:	f7fe fdd8 	bl	80020de <vListInsertEnd>
 800352e:	e005      	b.n	800353c <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8003530:	693b      	ldr	r3, [r7, #16]
 8003532:	3318      	adds	r3, #24
 8003534:	4619      	mov	r1, r3
 8003536:	480e      	ldr	r0, [pc, #56]	@ (8003570 <xTaskRemoveFromEventList+0xbc>)
 8003538:	f7fe fdd1 	bl	80020de <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800353c:	693b      	ldr	r3, [r7, #16]
 800353e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003540:	4b0c      	ldr	r3, [pc, #48]	@ (8003574 <xTaskRemoveFromEventList+0xc0>)
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003546:	429a      	cmp	r2, r3
 8003548:	d905      	bls.n	8003556 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800354a:	2301      	movs	r3, #1
 800354c:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800354e:	4b0a      	ldr	r3, [pc, #40]	@ (8003578 <xTaskRemoveFromEventList+0xc4>)
 8003550:	2201      	movs	r2, #1
 8003552:	601a      	str	r2, [r3, #0]
 8003554:	e001      	b.n	800355a <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8003556:	2300      	movs	r3, #0
 8003558:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800355a:	697b      	ldr	r3, [r7, #20]
}
 800355c:	4618      	mov	r0, r3
 800355e:	3718      	adds	r7, #24
 8003560:	46bd      	mov	sp, r7
 8003562:	bd80      	pop	{r7, pc}
 8003564:	20000c78 	.word	0x20000c78
 8003568:	20000c58 	.word	0x20000c58
 800356c:	20000780 	.word	0x20000780
 8003570:	20000c10 	.word	0x20000c10
 8003574:	2000077c 	.word	0x2000077c
 8003578:	20000c64 	.word	0x20000c64

0800357c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800357c:	b480      	push	{r7}
 800357e:	b083      	sub	sp, #12
 8003580:	af00      	add	r7, sp, #0
 8003582:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8003584:	4b06      	ldr	r3, [pc, #24]	@ (80035a0 <vTaskInternalSetTimeOutState+0x24>)
 8003586:	681a      	ldr	r2, [r3, #0]
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800358c:	4b05      	ldr	r3, [pc, #20]	@ (80035a4 <vTaskInternalSetTimeOutState+0x28>)
 800358e:	681a      	ldr	r2, [r3, #0]
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	605a      	str	r2, [r3, #4]
}
 8003594:	bf00      	nop
 8003596:	370c      	adds	r7, #12
 8003598:	46bd      	mov	sp, r7
 800359a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800359e:	4770      	bx	lr
 80035a0:	20000c68 	.word	0x20000c68
 80035a4:	20000c54 	.word	0x20000c54

080035a8 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80035a8:	b580      	push	{r7, lr}
 80035aa:	b088      	sub	sp, #32
 80035ac:	af00      	add	r7, sp, #0
 80035ae:	6078      	str	r0, [r7, #4]
 80035b0:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	d10b      	bne.n	80035d0 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 80035b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80035bc:	f383 8811 	msr	BASEPRI, r3
 80035c0:	f3bf 8f6f 	isb	sy
 80035c4:	f3bf 8f4f 	dsb	sy
 80035c8:	613b      	str	r3, [r7, #16]
}
 80035ca:	bf00      	nop
 80035cc:	bf00      	nop
 80035ce:	e7fd      	b.n	80035cc <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80035d0:	683b      	ldr	r3, [r7, #0]
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d10b      	bne.n	80035ee <xTaskCheckForTimeOut+0x46>
	__asm volatile
 80035d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80035da:	f383 8811 	msr	BASEPRI, r3
 80035de:	f3bf 8f6f 	isb	sy
 80035e2:	f3bf 8f4f 	dsb	sy
 80035e6:	60fb      	str	r3, [r7, #12]
}
 80035e8:	bf00      	nop
 80035ea:	bf00      	nop
 80035ec:	e7fd      	b.n	80035ea <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 80035ee:	f000 fe8b 	bl	8004308 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80035f2:	4b1d      	ldr	r3, [pc, #116]	@ (8003668 <xTaskCheckForTimeOut+0xc0>)
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	685b      	ldr	r3, [r3, #4]
 80035fc:	69ba      	ldr	r2, [r7, #24]
 80035fe:	1ad3      	subs	r3, r2, r3
 8003600:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8003602:	683b      	ldr	r3, [r7, #0]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	f1b3 3fff 	cmp.w	r3, #4294967295
 800360a:	d102      	bne.n	8003612 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800360c:	2300      	movs	r3, #0
 800360e:	61fb      	str	r3, [r7, #28]
 8003610:	e023      	b.n	800365a <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	681a      	ldr	r2, [r3, #0]
 8003616:	4b15      	ldr	r3, [pc, #84]	@ (800366c <xTaskCheckForTimeOut+0xc4>)
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	429a      	cmp	r2, r3
 800361c:	d007      	beq.n	800362e <xTaskCheckForTimeOut+0x86>
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	685b      	ldr	r3, [r3, #4]
 8003622:	69ba      	ldr	r2, [r7, #24]
 8003624:	429a      	cmp	r2, r3
 8003626:	d302      	bcc.n	800362e <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8003628:	2301      	movs	r3, #1
 800362a:	61fb      	str	r3, [r7, #28]
 800362c:	e015      	b.n	800365a <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800362e:	683b      	ldr	r3, [r7, #0]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	697a      	ldr	r2, [r7, #20]
 8003634:	429a      	cmp	r2, r3
 8003636:	d20b      	bcs.n	8003650 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8003638:	683b      	ldr	r3, [r7, #0]
 800363a:	681a      	ldr	r2, [r3, #0]
 800363c:	697b      	ldr	r3, [r7, #20]
 800363e:	1ad2      	subs	r2, r2, r3
 8003640:	683b      	ldr	r3, [r7, #0]
 8003642:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8003644:	6878      	ldr	r0, [r7, #4]
 8003646:	f7ff ff99 	bl	800357c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800364a:	2300      	movs	r3, #0
 800364c:	61fb      	str	r3, [r7, #28]
 800364e:	e004      	b.n	800365a <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8003650:	683b      	ldr	r3, [r7, #0]
 8003652:	2200      	movs	r2, #0
 8003654:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8003656:	2301      	movs	r3, #1
 8003658:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800365a:	f000 fe87 	bl	800436c <vPortExitCritical>

	return xReturn;
 800365e:	69fb      	ldr	r3, [r7, #28]
}
 8003660:	4618      	mov	r0, r3
 8003662:	3720      	adds	r7, #32
 8003664:	46bd      	mov	sp, r7
 8003666:	bd80      	pop	{r7, pc}
 8003668:	20000c54 	.word	0x20000c54
 800366c:	20000c68 	.word	0x20000c68

08003670 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8003670:	b480      	push	{r7}
 8003672:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8003674:	4b03      	ldr	r3, [pc, #12]	@ (8003684 <vTaskMissedYield+0x14>)
 8003676:	2201      	movs	r2, #1
 8003678:	601a      	str	r2, [r3, #0]
}
 800367a:	bf00      	nop
 800367c:	46bd      	mov	sp, r7
 800367e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003682:	4770      	bx	lr
 8003684:	20000c64 	.word	0x20000c64

08003688 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8003688:	b580      	push	{r7, lr}
 800368a:	b082      	sub	sp, #8
 800368c:	af00      	add	r7, sp, #0
 800368e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8003690:	f000 f852 	bl	8003738 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8003694:	4b06      	ldr	r3, [pc, #24]	@ (80036b0 <prvIdleTask+0x28>)
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	2b01      	cmp	r3, #1
 800369a:	d9f9      	bls.n	8003690 <prvIdleTask+0x8>
			{
				taskYIELD();
 800369c:	4b05      	ldr	r3, [pc, #20]	@ (80036b4 <prvIdleTask+0x2c>)
 800369e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80036a2:	601a      	str	r2, [r3, #0]
 80036a4:	f3bf 8f4f 	dsb	sy
 80036a8:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80036ac:	e7f0      	b.n	8003690 <prvIdleTask+0x8>
 80036ae:	bf00      	nop
 80036b0:	20000780 	.word	0x20000780
 80036b4:	e000ed04 	.word	0xe000ed04

080036b8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80036b8:	b580      	push	{r7, lr}
 80036ba:	b082      	sub	sp, #8
 80036bc:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80036be:	2300      	movs	r3, #0
 80036c0:	607b      	str	r3, [r7, #4]
 80036c2:	e00c      	b.n	80036de <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80036c4:	687a      	ldr	r2, [r7, #4]
 80036c6:	4613      	mov	r3, r2
 80036c8:	009b      	lsls	r3, r3, #2
 80036ca:	4413      	add	r3, r2
 80036cc:	009b      	lsls	r3, r3, #2
 80036ce:	4a12      	ldr	r2, [pc, #72]	@ (8003718 <prvInitialiseTaskLists+0x60>)
 80036d0:	4413      	add	r3, r2
 80036d2:	4618      	mov	r0, r3
 80036d4:	f7fe fcd6 	bl	8002084 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	3301      	adds	r3, #1
 80036dc:	607b      	str	r3, [r7, #4]
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	2b37      	cmp	r3, #55	@ 0x37
 80036e2:	d9ef      	bls.n	80036c4 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80036e4:	480d      	ldr	r0, [pc, #52]	@ (800371c <prvInitialiseTaskLists+0x64>)
 80036e6:	f7fe fccd 	bl	8002084 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80036ea:	480d      	ldr	r0, [pc, #52]	@ (8003720 <prvInitialiseTaskLists+0x68>)
 80036ec:	f7fe fcca 	bl	8002084 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80036f0:	480c      	ldr	r0, [pc, #48]	@ (8003724 <prvInitialiseTaskLists+0x6c>)
 80036f2:	f7fe fcc7 	bl	8002084 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80036f6:	480c      	ldr	r0, [pc, #48]	@ (8003728 <prvInitialiseTaskLists+0x70>)
 80036f8:	f7fe fcc4 	bl	8002084 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80036fc:	480b      	ldr	r0, [pc, #44]	@ (800372c <prvInitialiseTaskLists+0x74>)
 80036fe:	f7fe fcc1 	bl	8002084 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8003702:	4b0b      	ldr	r3, [pc, #44]	@ (8003730 <prvInitialiseTaskLists+0x78>)
 8003704:	4a05      	ldr	r2, [pc, #20]	@ (800371c <prvInitialiseTaskLists+0x64>)
 8003706:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8003708:	4b0a      	ldr	r3, [pc, #40]	@ (8003734 <prvInitialiseTaskLists+0x7c>)
 800370a:	4a05      	ldr	r2, [pc, #20]	@ (8003720 <prvInitialiseTaskLists+0x68>)
 800370c:	601a      	str	r2, [r3, #0]
}
 800370e:	bf00      	nop
 8003710:	3708      	adds	r7, #8
 8003712:	46bd      	mov	sp, r7
 8003714:	bd80      	pop	{r7, pc}
 8003716:	bf00      	nop
 8003718:	20000780 	.word	0x20000780
 800371c:	20000be0 	.word	0x20000be0
 8003720:	20000bf4 	.word	0x20000bf4
 8003724:	20000c10 	.word	0x20000c10
 8003728:	20000c24 	.word	0x20000c24
 800372c:	20000c3c 	.word	0x20000c3c
 8003730:	20000c08 	.word	0x20000c08
 8003734:	20000c0c 	.word	0x20000c0c

08003738 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8003738:	b580      	push	{r7, lr}
 800373a:	b082      	sub	sp, #8
 800373c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800373e:	e019      	b.n	8003774 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8003740:	f000 fde2 	bl	8004308 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003744:	4b10      	ldr	r3, [pc, #64]	@ (8003788 <prvCheckTasksWaitingTermination+0x50>)
 8003746:	68db      	ldr	r3, [r3, #12]
 8003748:	68db      	ldr	r3, [r3, #12]
 800374a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	3304      	adds	r3, #4
 8003750:	4618      	mov	r0, r3
 8003752:	f7fe fd21 	bl	8002198 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8003756:	4b0d      	ldr	r3, [pc, #52]	@ (800378c <prvCheckTasksWaitingTermination+0x54>)
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	3b01      	subs	r3, #1
 800375c:	4a0b      	ldr	r2, [pc, #44]	@ (800378c <prvCheckTasksWaitingTermination+0x54>)
 800375e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8003760:	4b0b      	ldr	r3, [pc, #44]	@ (8003790 <prvCheckTasksWaitingTermination+0x58>)
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	3b01      	subs	r3, #1
 8003766:	4a0a      	ldr	r2, [pc, #40]	@ (8003790 <prvCheckTasksWaitingTermination+0x58>)
 8003768:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800376a:	f000 fdff 	bl	800436c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800376e:	6878      	ldr	r0, [r7, #4]
 8003770:	f000 f810 	bl	8003794 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8003774:	4b06      	ldr	r3, [pc, #24]	@ (8003790 <prvCheckTasksWaitingTermination+0x58>)
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	2b00      	cmp	r3, #0
 800377a:	d1e1      	bne.n	8003740 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800377c:	bf00      	nop
 800377e:	bf00      	nop
 8003780:	3708      	adds	r7, #8
 8003782:	46bd      	mov	sp, r7
 8003784:	bd80      	pop	{r7, pc}
 8003786:	bf00      	nop
 8003788:	20000c24 	.word	0x20000c24
 800378c:	20000c50 	.word	0x20000c50
 8003790:	20000c38 	.word	0x20000c38

08003794 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8003794:	b580      	push	{r7, lr}
 8003796:	b084      	sub	sp, #16
 8003798:	af00      	add	r7, sp, #0
 800379a:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	d108      	bne.n	80037b8 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80037aa:	4618      	mov	r0, r3
 80037ac:	f000 ff9c 	bl	80046e8 <vPortFree>
				vPortFree( pxTCB );
 80037b0:	6878      	ldr	r0, [r7, #4]
 80037b2:	f000 ff99 	bl	80046e8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80037b6:	e019      	b.n	80037ec <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 80037be:	2b01      	cmp	r3, #1
 80037c0:	d103      	bne.n	80037ca <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 80037c2:	6878      	ldr	r0, [r7, #4]
 80037c4:	f000 ff90 	bl	80046e8 <vPortFree>
	}
 80037c8:	e010      	b.n	80037ec <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 80037d0:	2b02      	cmp	r3, #2
 80037d2:	d00b      	beq.n	80037ec <prvDeleteTCB+0x58>
	__asm volatile
 80037d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80037d8:	f383 8811 	msr	BASEPRI, r3
 80037dc:	f3bf 8f6f 	isb	sy
 80037e0:	f3bf 8f4f 	dsb	sy
 80037e4:	60fb      	str	r3, [r7, #12]
}
 80037e6:	bf00      	nop
 80037e8:	bf00      	nop
 80037ea:	e7fd      	b.n	80037e8 <prvDeleteTCB+0x54>
	}
 80037ec:	bf00      	nop
 80037ee:	3710      	adds	r7, #16
 80037f0:	46bd      	mov	sp, r7
 80037f2:	bd80      	pop	{r7, pc}

080037f4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80037f4:	b480      	push	{r7}
 80037f6:	b083      	sub	sp, #12
 80037f8:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80037fa:	4b0c      	ldr	r3, [pc, #48]	@ (800382c <prvResetNextTaskUnblockTime+0x38>)
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	2b00      	cmp	r3, #0
 8003802:	d104      	bne.n	800380e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8003804:	4b0a      	ldr	r3, [pc, #40]	@ (8003830 <prvResetNextTaskUnblockTime+0x3c>)
 8003806:	f04f 32ff 	mov.w	r2, #4294967295
 800380a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800380c:	e008      	b.n	8003820 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800380e:	4b07      	ldr	r3, [pc, #28]	@ (800382c <prvResetNextTaskUnblockTime+0x38>)
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	68db      	ldr	r3, [r3, #12]
 8003814:	68db      	ldr	r3, [r3, #12]
 8003816:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	685b      	ldr	r3, [r3, #4]
 800381c:	4a04      	ldr	r2, [pc, #16]	@ (8003830 <prvResetNextTaskUnblockTime+0x3c>)
 800381e:	6013      	str	r3, [r2, #0]
}
 8003820:	bf00      	nop
 8003822:	370c      	adds	r7, #12
 8003824:	46bd      	mov	sp, r7
 8003826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800382a:	4770      	bx	lr
 800382c:	20000c08 	.word	0x20000c08
 8003830:	20000c70 	.word	0x20000c70

08003834 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8003834:	b480      	push	{r7}
 8003836:	b083      	sub	sp, #12
 8003838:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800383a:	4b0b      	ldr	r3, [pc, #44]	@ (8003868 <xTaskGetSchedulerState+0x34>)
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	2b00      	cmp	r3, #0
 8003840:	d102      	bne.n	8003848 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8003842:	2301      	movs	r3, #1
 8003844:	607b      	str	r3, [r7, #4]
 8003846:	e008      	b.n	800385a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003848:	4b08      	ldr	r3, [pc, #32]	@ (800386c <xTaskGetSchedulerState+0x38>)
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	2b00      	cmp	r3, #0
 800384e:	d102      	bne.n	8003856 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8003850:	2302      	movs	r3, #2
 8003852:	607b      	str	r3, [r7, #4]
 8003854:	e001      	b.n	800385a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8003856:	2300      	movs	r3, #0
 8003858:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800385a:	687b      	ldr	r3, [r7, #4]
	}
 800385c:	4618      	mov	r0, r3
 800385e:	370c      	adds	r7, #12
 8003860:	46bd      	mov	sp, r7
 8003862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003866:	4770      	bx	lr
 8003868:	20000c5c 	.word	0x20000c5c
 800386c:	20000c78 	.word	0x20000c78

08003870 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8003870:	b580      	push	{r7, lr}
 8003872:	b086      	sub	sp, #24
 8003874:	af00      	add	r7, sp, #0
 8003876:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800387c:	2300      	movs	r3, #0
 800387e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	2b00      	cmp	r3, #0
 8003884:	d058      	beq.n	8003938 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8003886:	4b2f      	ldr	r3, [pc, #188]	@ (8003944 <xTaskPriorityDisinherit+0xd4>)
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	693a      	ldr	r2, [r7, #16]
 800388c:	429a      	cmp	r2, r3
 800388e:	d00b      	beq.n	80038a8 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8003890:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003894:	f383 8811 	msr	BASEPRI, r3
 8003898:	f3bf 8f6f 	isb	sy
 800389c:	f3bf 8f4f 	dsb	sy
 80038a0:	60fb      	str	r3, [r7, #12]
}
 80038a2:	bf00      	nop
 80038a4:	bf00      	nop
 80038a6:	e7fd      	b.n	80038a4 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80038a8:	693b      	ldr	r3, [r7, #16]
 80038aa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80038ac:	2b00      	cmp	r3, #0
 80038ae:	d10b      	bne.n	80038c8 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 80038b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80038b4:	f383 8811 	msr	BASEPRI, r3
 80038b8:	f3bf 8f6f 	isb	sy
 80038bc:	f3bf 8f4f 	dsb	sy
 80038c0:	60bb      	str	r3, [r7, #8]
}
 80038c2:	bf00      	nop
 80038c4:	bf00      	nop
 80038c6:	e7fd      	b.n	80038c4 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 80038c8:	693b      	ldr	r3, [r7, #16]
 80038ca:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80038cc:	1e5a      	subs	r2, r3, #1
 80038ce:	693b      	ldr	r3, [r7, #16]
 80038d0:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80038d2:	693b      	ldr	r3, [r7, #16]
 80038d4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80038d6:	693b      	ldr	r3, [r7, #16]
 80038d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80038da:	429a      	cmp	r2, r3
 80038dc:	d02c      	beq.n	8003938 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80038de:	693b      	ldr	r3, [r7, #16]
 80038e0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	d128      	bne.n	8003938 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80038e6:	693b      	ldr	r3, [r7, #16]
 80038e8:	3304      	adds	r3, #4
 80038ea:	4618      	mov	r0, r3
 80038ec:	f7fe fc54 	bl	8002198 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80038f0:	693b      	ldr	r3, [r7, #16]
 80038f2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80038f4:	693b      	ldr	r3, [r7, #16]
 80038f6:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80038f8:	693b      	ldr	r3, [r7, #16]
 80038fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80038fc:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8003900:	693b      	ldr	r3, [r7, #16]
 8003902:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8003904:	693b      	ldr	r3, [r7, #16]
 8003906:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003908:	4b0f      	ldr	r3, [pc, #60]	@ (8003948 <xTaskPriorityDisinherit+0xd8>)
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	429a      	cmp	r2, r3
 800390e:	d903      	bls.n	8003918 <xTaskPriorityDisinherit+0xa8>
 8003910:	693b      	ldr	r3, [r7, #16]
 8003912:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003914:	4a0c      	ldr	r2, [pc, #48]	@ (8003948 <xTaskPriorityDisinherit+0xd8>)
 8003916:	6013      	str	r3, [r2, #0]
 8003918:	693b      	ldr	r3, [r7, #16]
 800391a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800391c:	4613      	mov	r3, r2
 800391e:	009b      	lsls	r3, r3, #2
 8003920:	4413      	add	r3, r2
 8003922:	009b      	lsls	r3, r3, #2
 8003924:	4a09      	ldr	r2, [pc, #36]	@ (800394c <xTaskPriorityDisinherit+0xdc>)
 8003926:	441a      	add	r2, r3
 8003928:	693b      	ldr	r3, [r7, #16]
 800392a:	3304      	adds	r3, #4
 800392c:	4619      	mov	r1, r3
 800392e:	4610      	mov	r0, r2
 8003930:	f7fe fbd5 	bl	80020de <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8003934:	2301      	movs	r3, #1
 8003936:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8003938:	697b      	ldr	r3, [r7, #20]
	}
 800393a:	4618      	mov	r0, r3
 800393c:	3718      	adds	r7, #24
 800393e:	46bd      	mov	sp, r7
 8003940:	bd80      	pop	{r7, pc}
 8003942:	bf00      	nop
 8003944:	2000077c 	.word	0x2000077c
 8003948:	20000c58 	.word	0x20000c58
 800394c:	20000780 	.word	0x20000780

08003950 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8003950:	b580      	push	{r7, lr}
 8003952:	b084      	sub	sp, #16
 8003954:	af00      	add	r7, sp, #0
 8003956:	6078      	str	r0, [r7, #4]
 8003958:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800395a:	4b21      	ldr	r3, [pc, #132]	@ (80039e0 <prvAddCurrentTaskToDelayedList+0x90>)
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003960:	4b20      	ldr	r3, [pc, #128]	@ (80039e4 <prvAddCurrentTaskToDelayedList+0x94>)
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	3304      	adds	r3, #4
 8003966:	4618      	mov	r0, r3
 8003968:	f7fe fc16 	bl	8002198 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003972:	d10a      	bne.n	800398a <prvAddCurrentTaskToDelayedList+0x3a>
 8003974:	683b      	ldr	r3, [r7, #0]
 8003976:	2b00      	cmp	r3, #0
 8003978:	d007      	beq.n	800398a <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800397a:	4b1a      	ldr	r3, [pc, #104]	@ (80039e4 <prvAddCurrentTaskToDelayedList+0x94>)
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	3304      	adds	r3, #4
 8003980:	4619      	mov	r1, r3
 8003982:	4819      	ldr	r0, [pc, #100]	@ (80039e8 <prvAddCurrentTaskToDelayedList+0x98>)
 8003984:	f7fe fbab 	bl	80020de <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8003988:	e026      	b.n	80039d8 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800398a:	68fa      	ldr	r2, [r7, #12]
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	4413      	add	r3, r2
 8003990:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8003992:	4b14      	ldr	r3, [pc, #80]	@ (80039e4 <prvAddCurrentTaskToDelayedList+0x94>)
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	68ba      	ldr	r2, [r7, #8]
 8003998:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800399a:	68ba      	ldr	r2, [r7, #8]
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	429a      	cmp	r2, r3
 80039a0:	d209      	bcs.n	80039b6 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80039a2:	4b12      	ldr	r3, [pc, #72]	@ (80039ec <prvAddCurrentTaskToDelayedList+0x9c>)
 80039a4:	681a      	ldr	r2, [r3, #0]
 80039a6:	4b0f      	ldr	r3, [pc, #60]	@ (80039e4 <prvAddCurrentTaskToDelayedList+0x94>)
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	3304      	adds	r3, #4
 80039ac:	4619      	mov	r1, r3
 80039ae:	4610      	mov	r0, r2
 80039b0:	f7fe fbb9 	bl	8002126 <vListInsert>
}
 80039b4:	e010      	b.n	80039d8 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80039b6:	4b0e      	ldr	r3, [pc, #56]	@ (80039f0 <prvAddCurrentTaskToDelayedList+0xa0>)
 80039b8:	681a      	ldr	r2, [r3, #0]
 80039ba:	4b0a      	ldr	r3, [pc, #40]	@ (80039e4 <prvAddCurrentTaskToDelayedList+0x94>)
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	3304      	adds	r3, #4
 80039c0:	4619      	mov	r1, r3
 80039c2:	4610      	mov	r0, r2
 80039c4:	f7fe fbaf 	bl	8002126 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80039c8:	4b0a      	ldr	r3, [pc, #40]	@ (80039f4 <prvAddCurrentTaskToDelayedList+0xa4>)
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	68ba      	ldr	r2, [r7, #8]
 80039ce:	429a      	cmp	r2, r3
 80039d0:	d202      	bcs.n	80039d8 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 80039d2:	4a08      	ldr	r2, [pc, #32]	@ (80039f4 <prvAddCurrentTaskToDelayedList+0xa4>)
 80039d4:	68bb      	ldr	r3, [r7, #8]
 80039d6:	6013      	str	r3, [r2, #0]
}
 80039d8:	bf00      	nop
 80039da:	3710      	adds	r7, #16
 80039dc:	46bd      	mov	sp, r7
 80039de:	bd80      	pop	{r7, pc}
 80039e0:	20000c54 	.word	0x20000c54
 80039e4:	2000077c 	.word	0x2000077c
 80039e8:	20000c3c 	.word	0x20000c3c
 80039ec:	20000c0c 	.word	0x20000c0c
 80039f0:	20000c08 	.word	0x20000c08
 80039f4:	20000c70 	.word	0x20000c70

080039f8 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80039f8:	b580      	push	{r7, lr}
 80039fa:	b08a      	sub	sp, #40	@ 0x28
 80039fc:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 80039fe:	2300      	movs	r3, #0
 8003a00:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8003a02:	f000 fb13 	bl	800402c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8003a06:	4b1d      	ldr	r3, [pc, #116]	@ (8003a7c <xTimerCreateTimerTask+0x84>)
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	d021      	beq.n	8003a52 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8003a0e:	2300      	movs	r3, #0
 8003a10:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8003a12:	2300      	movs	r3, #0
 8003a14:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8003a16:	1d3a      	adds	r2, r7, #4
 8003a18:	f107 0108 	add.w	r1, r7, #8
 8003a1c:	f107 030c 	add.w	r3, r7, #12
 8003a20:	4618      	mov	r0, r3
 8003a22:	f7fe fb15 	bl	8002050 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8003a26:	6879      	ldr	r1, [r7, #4]
 8003a28:	68bb      	ldr	r3, [r7, #8]
 8003a2a:	68fa      	ldr	r2, [r7, #12]
 8003a2c:	9202      	str	r2, [sp, #8]
 8003a2e:	9301      	str	r3, [sp, #4]
 8003a30:	2302      	movs	r3, #2
 8003a32:	9300      	str	r3, [sp, #0]
 8003a34:	2300      	movs	r3, #0
 8003a36:	460a      	mov	r2, r1
 8003a38:	4911      	ldr	r1, [pc, #68]	@ (8003a80 <xTimerCreateTimerTask+0x88>)
 8003a3a:	4812      	ldr	r0, [pc, #72]	@ (8003a84 <xTimerCreateTimerTask+0x8c>)
 8003a3c:	f7ff f8d0 	bl	8002be0 <xTaskCreateStatic>
 8003a40:	4603      	mov	r3, r0
 8003a42:	4a11      	ldr	r2, [pc, #68]	@ (8003a88 <xTimerCreateTimerTask+0x90>)
 8003a44:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8003a46:	4b10      	ldr	r3, [pc, #64]	@ (8003a88 <xTimerCreateTimerTask+0x90>)
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	d001      	beq.n	8003a52 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8003a4e:	2301      	movs	r3, #1
 8003a50:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8003a52:	697b      	ldr	r3, [r7, #20]
 8003a54:	2b00      	cmp	r3, #0
 8003a56:	d10b      	bne.n	8003a70 <xTimerCreateTimerTask+0x78>
	__asm volatile
 8003a58:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003a5c:	f383 8811 	msr	BASEPRI, r3
 8003a60:	f3bf 8f6f 	isb	sy
 8003a64:	f3bf 8f4f 	dsb	sy
 8003a68:	613b      	str	r3, [r7, #16]
}
 8003a6a:	bf00      	nop
 8003a6c:	bf00      	nop
 8003a6e:	e7fd      	b.n	8003a6c <xTimerCreateTimerTask+0x74>
	return xReturn;
 8003a70:	697b      	ldr	r3, [r7, #20]
}
 8003a72:	4618      	mov	r0, r3
 8003a74:	3718      	adds	r7, #24
 8003a76:	46bd      	mov	sp, r7
 8003a78:	bd80      	pop	{r7, pc}
 8003a7a:	bf00      	nop
 8003a7c:	20000cac 	.word	0x20000cac
 8003a80:	080049c8 	.word	0x080049c8
 8003a84:	08003bc5 	.word	0x08003bc5
 8003a88:	20000cb0 	.word	0x20000cb0

08003a8c <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8003a8c:	b580      	push	{r7, lr}
 8003a8e:	b08a      	sub	sp, #40	@ 0x28
 8003a90:	af00      	add	r7, sp, #0
 8003a92:	60f8      	str	r0, [r7, #12]
 8003a94:	60b9      	str	r1, [r7, #8]
 8003a96:	607a      	str	r2, [r7, #4]
 8003a98:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8003a9a:	2300      	movs	r3, #0
 8003a9c:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	d10b      	bne.n	8003abc <xTimerGenericCommand+0x30>
	__asm volatile
 8003aa4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003aa8:	f383 8811 	msr	BASEPRI, r3
 8003aac:	f3bf 8f6f 	isb	sy
 8003ab0:	f3bf 8f4f 	dsb	sy
 8003ab4:	623b      	str	r3, [r7, #32]
}
 8003ab6:	bf00      	nop
 8003ab8:	bf00      	nop
 8003aba:	e7fd      	b.n	8003ab8 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8003abc:	4b19      	ldr	r3, [pc, #100]	@ (8003b24 <xTimerGenericCommand+0x98>)
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	d02a      	beq.n	8003b1a <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8003ac4:	68bb      	ldr	r3, [r7, #8]
 8003ac6:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8003ad0:	68bb      	ldr	r3, [r7, #8]
 8003ad2:	2b05      	cmp	r3, #5
 8003ad4:	dc18      	bgt.n	8003b08 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8003ad6:	f7ff fead 	bl	8003834 <xTaskGetSchedulerState>
 8003ada:	4603      	mov	r3, r0
 8003adc:	2b02      	cmp	r3, #2
 8003ade:	d109      	bne.n	8003af4 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8003ae0:	4b10      	ldr	r3, [pc, #64]	@ (8003b24 <xTimerGenericCommand+0x98>)
 8003ae2:	6818      	ldr	r0, [r3, #0]
 8003ae4:	f107 0110 	add.w	r1, r7, #16
 8003ae8:	2300      	movs	r3, #0
 8003aea:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003aec:	f7fe fc88 	bl	8002400 <xQueueGenericSend>
 8003af0:	6278      	str	r0, [r7, #36]	@ 0x24
 8003af2:	e012      	b.n	8003b1a <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8003af4:	4b0b      	ldr	r3, [pc, #44]	@ (8003b24 <xTimerGenericCommand+0x98>)
 8003af6:	6818      	ldr	r0, [r3, #0]
 8003af8:	f107 0110 	add.w	r1, r7, #16
 8003afc:	2300      	movs	r3, #0
 8003afe:	2200      	movs	r2, #0
 8003b00:	f7fe fc7e 	bl	8002400 <xQueueGenericSend>
 8003b04:	6278      	str	r0, [r7, #36]	@ 0x24
 8003b06:	e008      	b.n	8003b1a <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8003b08:	4b06      	ldr	r3, [pc, #24]	@ (8003b24 <xTimerGenericCommand+0x98>)
 8003b0a:	6818      	ldr	r0, [r3, #0]
 8003b0c:	f107 0110 	add.w	r1, r7, #16
 8003b10:	2300      	movs	r3, #0
 8003b12:	683a      	ldr	r2, [r7, #0]
 8003b14:	f7fe fd76 	bl	8002604 <xQueueGenericSendFromISR>
 8003b18:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8003b1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8003b1c:	4618      	mov	r0, r3
 8003b1e:	3728      	adds	r7, #40	@ 0x28
 8003b20:	46bd      	mov	sp, r7
 8003b22:	bd80      	pop	{r7, pc}
 8003b24:	20000cac 	.word	0x20000cac

08003b28 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8003b28:	b580      	push	{r7, lr}
 8003b2a:	b088      	sub	sp, #32
 8003b2c:	af02      	add	r7, sp, #8
 8003b2e:	6078      	str	r0, [r7, #4]
 8003b30:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003b32:	4b23      	ldr	r3, [pc, #140]	@ (8003bc0 <prvProcessExpiredTimer+0x98>)
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	68db      	ldr	r3, [r3, #12]
 8003b38:	68db      	ldr	r3, [r3, #12]
 8003b3a:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8003b3c:	697b      	ldr	r3, [r7, #20]
 8003b3e:	3304      	adds	r3, #4
 8003b40:	4618      	mov	r0, r3
 8003b42:	f7fe fb29 	bl	8002198 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8003b46:	697b      	ldr	r3, [r7, #20]
 8003b48:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8003b4c:	f003 0304 	and.w	r3, r3, #4
 8003b50:	2b00      	cmp	r3, #0
 8003b52:	d023      	beq.n	8003b9c <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8003b54:	697b      	ldr	r3, [r7, #20]
 8003b56:	699a      	ldr	r2, [r3, #24]
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	18d1      	adds	r1, r2, r3
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	683a      	ldr	r2, [r7, #0]
 8003b60:	6978      	ldr	r0, [r7, #20]
 8003b62:	f000 f8d5 	bl	8003d10 <prvInsertTimerInActiveList>
 8003b66:	4603      	mov	r3, r0
 8003b68:	2b00      	cmp	r3, #0
 8003b6a:	d020      	beq.n	8003bae <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8003b6c:	2300      	movs	r3, #0
 8003b6e:	9300      	str	r3, [sp, #0]
 8003b70:	2300      	movs	r3, #0
 8003b72:	687a      	ldr	r2, [r7, #4]
 8003b74:	2100      	movs	r1, #0
 8003b76:	6978      	ldr	r0, [r7, #20]
 8003b78:	f7ff ff88 	bl	8003a8c <xTimerGenericCommand>
 8003b7c:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8003b7e:	693b      	ldr	r3, [r7, #16]
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	d114      	bne.n	8003bae <prvProcessExpiredTimer+0x86>
	__asm volatile
 8003b84:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003b88:	f383 8811 	msr	BASEPRI, r3
 8003b8c:	f3bf 8f6f 	isb	sy
 8003b90:	f3bf 8f4f 	dsb	sy
 8003b94:	60fb      	str	r3, [r7, #12]
}
 8003b96:	bf00      	nop
 8003b98:	bf00      	nop
 8003b9a:	e7fd      	b.n	8003b98 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8003b9c:	697b      	ldr	r3, [r7, #20]
 8003b9e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8003ba2:	f023 0301 	bic.w	r3, r3, #1
 8003ba6:	b2da      	uxtb	r2, r3
 8003ba8:	697b      	ldr	r3, [r7, #20]
 8003baa:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8003bae:	697b      	ldr	r3, [r7, #20]
 8003bb0:	6a1b      	ldr	r3, [r3, #32]
 8003bb2:	6978      	ldr	r0, [r7, #20]
 8003bb4:	4798      	blx	r3
}
 8003bb6:	bf00      	nop
 8003bb8:	3718      	adds	r7, #24
 8003bba:	46bd      	mov	sp, r7
 8003bbc:	bd80      	pop	{r7, pc}
 8003bbe:	bf00      	nop
 8003bc0:	20000ca4 	.word	0x20000ca4

08003bc4 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8003bc4:	b580      	push	{r7, lr}
 8003bc6:	b084      	sub	sp, #16
 8003bc8:	af00      	add	r7, sp, #0
 8003bca:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8003bcc:	f107 0308 	add.w	r3, r7, #8
 8003bd0:	4618      	mov	r0, r3
 8003bd2:	f000 f859 	bl	8003c88 <prvGetNextExpireTime>
 8003bd6:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8003bd8:	68bb      	ldr	r3, [r7, #8]
 8003bda:	4619      	mov	r1, r3
 8003bdc:	68f8      	ldr	r0, [r7, #12]
 8003bde:	f000 f805 	bl	8003bec <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8003be2:	f000 f8d7 	bl	8003d94 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8003be6:	bf00      	nop
 8003be8:	e7f0      	b.n	8003bcc <prvTimerTask+0x8>
	...

08003bec <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8003bec:	b580      	push	{r7, lr}
 8003bee:	b084      	sub	sp, #16
 8003bf0:	af00      	add	r7, sp, #0
 8003bf2:	6078      	str	r0, [r7, #4]
 8003bf4:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8003bf6:	f7ff fa37 	bl	8003068 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8003bfa:	f107 0308 	add.w	r3, r7, #8
 8003bfe:	4618      	mov	r0, r3
 8003c00:	f000 f866 	bl	8003cd0 <prvSampleTimeNow>
 8003c04:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8003c06:	68bb      	ldr	r3, [r7, #8]
 8003c08:	2b00      	cmp	r3, #0
 8003c0a:	d130      	bne.n	8003c6e <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8003c0c:	683b      	ldr	r3, [r7, #0]
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	d10a      	bne.n	8003c28 <prvProcessTimerOrBlockTask+0x3c>
 8003c12:	687a      	ldr	r2, [r7, #4]
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	429a      	cmp	r2, r3
 8003c18:	d806      	bhi.n	8003c28 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8003c1a:	f7ff fa33 	bl	8003084 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8003c1e:	68f9      	ldr	r1, [r7, #12]
 8003c20:	6878      	ldr	r0, [r7, #4]
 8003c22:	f7ff ff81 	bl	8003b28 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8003c26:	e024      	b.n	8003c72 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8003c28:	683b      	ldr	r3, [r7, #0]
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	d008      	beq.n	8003c40 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8003c2e:	4b13      	ldr	r3, [pc, #76]	@ (8003c7c <prvProcessTimerOrBlockTask+0x90>)
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	d101      	bne.n	8003c3c <prvProcessTimerOrBlockTask+0x50>
 8003c38:	2301      	movs	r3, #1
 8003c3a:	e000      	b.n	8003c3e <prvProcessTimerOrBlockTask+0x52>
 8003c3c:	2300      	movs	r3, #0
 8003c3e:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8003c40:	4b0f      	ldr	r3, [pc, #60]	@ (8003c80 <prvProcessTimerOrBlockTask+0x94>)
 8003c42:	6818      	ldr	r0, [r3, #0]
 8003c44:	687a      	ldr	r2, [r7, #4]
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	1ad3      	subs	r3, r2, r3
 8003c4a:	683a      	ldr	r2, [r7, #0]
 8003c4c:	4619      	mov	r1, r3
 8003c4e:	f7fe ff93 	bl	8002b78 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8003c52:	f7ff fa17 	bl	8003084 <xTaskResumeAll>
 8003c56:	4603      	mov	r3, r0
 8003c58:	2b00      	cmp	r3, #0
 8003c5a:	d10a      	bne.n	8003c72 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8003c5c:	4b09      	ldr	r3, [pc, #36]	@ (8003c84 <prvProcessTimerOrBlockTask+0x98>)
 8003c5e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003c62:	601a      	str	r2, [r3, #0]
 8003c64:	f3bf 8f4f 	dsb	sy
 8003c68:	f3bf 8f6f 	isb	sy
}
 8003c6c:	e001      	b.n	8003c72 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8003c6e:	f7ff fa09 	bl	8003084 <xTaskResumeAll>
}
 8003c72:	bf00      	nop
 8003c74:	3710      	adds	r7, #16
 8003c76:	46bd      	mov	sp, r7
 8003c78:	bd80      	pop	{r7, pc}
 8003c7a:	bf00      	nop
 8003c7c:	20000ca8 	.word	0x20000ca8
 8003c80:	20000cac 	.word	0x20000cac
 8003c84:	e000ed04 	.word	0xe000ed04

08003c88 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8003c88:	b480      	push	{r7}
 8003c8a:	b085      	sub	sp, #20
 8003c8c:	af00      	add	r7, sp, #0
 8003c8e:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8003c90:	4b0e      	ldr	r3, [pc, #56]	@ (8003ccc <prvGetNextExpireTime+0x44>)
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d101      	bne.n	8003c9e <prvGetNextExpireTime+0x16>
 8003c9a:	2201      	movs	r2, #1
 8003c9c:	e000      	b.n	8003ca0 <prvGetNextExpireTime+0x18>
 8003c9e:	2200      	movs	r2, #0
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	2b00      	cmp	r3, #0
 8003caa:	d105      	bne.n	8003cb8 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8003cac:	4b07      	ldr	r3, [pc, #28]	@ (8003ccc <prvGetNextExpireTime+0x44>)
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	68db      	ldr	r3, [r3, #12]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	60fb      	str	r3, [r7, #12]
 8003cb6:	e001      	b.n	8003cbc <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8003cb8:	2300      	movs	r3, #0
 8003cba:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8003cbc:	68fb      	ldr	r3, [r7, #12]
}
 8003cbe:	4618      	mov	r0, r3
 8003cc0:	3714      	adds	r7, #20
 8003cc2:	46bd      	mov	sp, r7
 8003cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cc8:	4770      	bx	lr
 8003cca:	bf00      	nop
 8003ccc:	20000ca4 	.word	0x20000ca4

08003cd0 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8003cd0:	b580      	push	{r7, lr}
 8003cd2:	b084      	sub	sp, #16
 8003cd4:	af00      	add	r7, sp, #0
 8003cd6:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8003cd8:	f7ff fa72 	bl	80031c0 <xTaskGetTickCount>
 8003cdc:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8003cde:	4b0b      	ldr	r3, [pc, #44]	@ (8003d0c <prvSampleTimeNow+0x3c>)
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	68fa      	ldr	r2, [r7, #12]
 8003ce4:	429a      	cmp	r2, r3
 8003ce6:	d205      	bcs.n	8003cf4 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8003ce8:	f000 f93a 	bl	8003f60 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	2201      	movs	r2, #1
 8003cf0:	601a      	str	r2, [r3, #0]
 8003cf2:	e002      	b.n	8003cfa <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	2200      	movs	r2, #0
 8003cf8:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8003cfa:	4a04      	ldr	r2, [pc, #16]	@ (8003d0c <prvSampleTimeNow+0x3c>)
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8003d00:	68fb      	ldr	r3, [r7, #12]
}
 8003d02:	4618      	mov	r0, r3
 8003d04:	3710      	adds	r7, #16
 8003d06:	46bd      	mov	sp, r7
 8003d08:	bd80      	pop	{r7, pc}
 8003d0a:	bf00      	nop
 8003d0c:	20000cb4 	.word	0x20000cb4

08003d10 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8003d10:	b580      	push	{r7, lr}
 8003d12:	b086      	sub	sp, #24
 8003d14:	af00      	add	r7, sp, #0
 8003d16:	60f8      	str	r0, [r7, #12]
 8003d18:	60b9      	str	r1, [r7, #8]
 8003d1a:	607a      	str	r2, [r7, #4]
 8003d1c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8003d1e:	2300      	movs	r3, #0
 8003d20:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	68ba      	ldr	r2, [r7, #8]
 8003d26:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	68fa      	ldr	r2, [r7, #12]
 8003d2c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8003d2e:	68ba      	ldr	r2, [r7, #8]
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	429a      	cmp	r2, r3
 8003d34:	d812      	bhi.n	8003d5c <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003d36:	687a      	ldr	r2, [r7, #4]
 8003d38:	683b      	ldr	r3, [r7, #0]
 8003d3a:	1ad2      	subs	r2, r2, r3
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	699b      	ldr	r3, [r3, #24]
 8003d40:	429a      	cmp	r2, r3
 8003d42:	d302      	bcc.n	8003d4a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8003d44:	2301      	movs	r3, #1
 8003d46:	617b      	str	r3, [r7, #20]
 8003d48:	e01b      	b.n	8003d82 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8003d4a:	4b10      	ldr	r3, [pc, #64]	@ (8003d8c <prvInsertTimerInActiveList+0x7c>)
 8003d4c:	681a      	ldr	r2, [r3, #0]
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	3304      	adds	r3, #4
 8003d52:	4619      	mov	r1, r3
 8003d54:	4610      	mov	r0, r2
 8003d56:	f7fe f9e6 	bl	8002126 <vListInsert>
 8003d5a:	e012      	b.n	8003d82 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8003d5c:	687a      	ldr	r2, [r7, #4]
 8003d5e:	683b      	ldr	r3, [r7, #0]
 8003d60:	429a      	cmp	r2, r3
 8003d62:	d206      	bcs.n	8003d72 <prvInsertTimerInActiveList+0x62>
 8003d64:	68ba      	ldr	r2, [r7, #8]
 8003d66:	683b      	ldr	r3, [r7, #0]
 8003d68:	429a      	cmp	r2, r3
 8003d6a:	d302      	bcc.n	8003d72 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8003d6c:	2301      	movs	r3, #1
 8003d6e:	617b      	str	r3, [r7, #20]
 8003d70:	e007      	b.n	8003d82 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8003d72:	4b07      	ldr	r3, [pc, #28]	@ (8003d90 <prvInsertTimerInActiveList+0x80>)
 8003d74:	681a      	ldr	r2, [r3, #0]
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	3304      	adds	r3, #4
 8003d7a:	4619      	mov	r1, r3
 8003d7c:	4610      	mov	r0, r2
 8003d7e:	f7fe f9d2 	bl	8002126 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8003d82:	697b      	ldr	r3, [r7, #20]
}
 8003d84:	4618      	mov	r0, r3
 8003d86:	3718      	adds	r7, #24
 8003d88:	46bd      	mov	sp, r7
 8003d8a:	bd80      	pop	{r7, pc}
 8003d8c:	20000ca8 	.word	0x20000ca8
 8003d90:	20000ca4 	.word	0x20000ca4

08003d94 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8003d94:	b580      	push	{r7, lr}
 8003d96:	b08e      	sub	sp, #56	@ 0x38
 8003d98:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8003d9a:	e0ce      	b.n	8003f3a <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	da19      	bge.n	8003dd6 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8003da2:	1d3b      	adds	r3, r7, #4
 8003da4:	3304      	adds	r3, #4
 8003da6:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8003da8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	d10b      	bne.n	8003dc6 <prvProcessReceivedCommands+0x32>
	__asm volatile
 8003dae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003db2:	f383 8811 	msr	BASEPRI, r3
 8003db6:	f3bf 8f6f 	isb	sy
 8003dba:	f3bf 8f4f 	dsb	sy
 8003dbe:	61fb      	str	r3, [r7, #28]
}
 8003dc0:	bf00      	nop
 8003dc2:	bf00      	nop
 8003dc4:	e7fd      	b.n	8003dc2 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8003dc6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003dcc:	6850      	ldr	r0, [r2, #4]
 8003dce:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003dd0:	6892      	ldr	r2, [r2, #8]
 8003dd2:	4611      	mov	r1, r2
 8003dd4:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	f2c0 80ae 	blt.w	8003f3a <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8003de2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003de4:	695b      	ldr	r3, [r3, #20]
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d004      	beq.n	8003df4 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8003dea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003dec:	3304      	adds	r3, #4
 8003dee:	4618      	mov	r0, r3
 8003df0:	f7fe f9d2 	bl	8002198 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8003df4:	463b      	mov	r3, r7
 8003df6:	4618      	mov	r0, r3
 8003df8:	f7ff ff6a 	bl	8003cd0 <prvSampleTimeNow>
 8003dfc:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	2b09      	cmp	r3, #9
 8003e02:	f200 8097 	bhi.w	8003f34 <prvProcessReceivedCommands+0x1a0>
 8003e06:	a201      	add	r2, pc, #4	@ (adr r2, 8003e0c <prvProcessReceivedCommands+0x78>)
 8003e08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e0c:	08003e35 	.word	0x08003e35
 8003e10:	08003e35 	.word	0x08003e35
 8003e14:	08003e35 	.word	0x08003e35
 8003e18:	08003eab 	.word	0x08003eab
 8003e1c:	08003ebf 	.word	0x08003ebf
 8003e20:	08003f0b 	.word	0x08003f0b
 8003e24:	08003e35 	.word	0x08003e35
 8003e28:	08003e35 	.word	0x08003e35
 8003e2c:	08003eab 	.word	0x08003eab
 8003e30:	08003ebf 	.word	0x08003ebf
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8003e34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e36:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8003e3a:	f043 0301 	orr.w	r3, r3, #1
 8003e3e:	b2da      	uxtb	r2, r3
 8003e40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e42:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8003e46:	68ba      	ldr	r2, [r7, #8]
 8003e48:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e4a:	699b      	ldr	r3, [r3, #24]
 8003e4c:	18d1      	adds	r1, r2, r3
 8003e4e:	68bb      	ldr	r3, [r7, #8]
 8003e50:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003e52:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003e54:	f7ff ff5c 	bl	8003d10 <prvInsertTimerInActiveList>
 8003e58:	4603      	mov	r3, r0
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d06c      	beq.n	8003f38 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8003e5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e60:	6a1b      	ldr	r3, [r3, #32]
 8003e62:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003e64:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8003e66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e68:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8003e6c:	f003 0304 	and.w	r3, r3, #4
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	d061      	beq.n	8003f38 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8003e74:	68ba      	ldr	r2, [r7, #8]
 8003e76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e78:	699b      	ldr	r3, [r3, #24]
 8003e7a:	441a      	add	r2, r3
 8003e7c:	2300      	movs	r3, #0
 8003e7e:	9300      	str	r3, [sp, #0]
 8003e80:	2300      	movs	r3, #0
 8003e82:	2100      	movs	r1, #0
 8003e84:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003e86:	f7ff fe01 	bl	8003a8c <xTimerGenericCommand>
 8003e8a:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8003e8c:	6a3b      	ldr	r3, [r7, #32]
 8003e8e:	2b00      	cmp	r3, #0
 8003e90:	d152      	bne.n	8003f38 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8003e92:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003e96:	f383 8811 	msr	BASEPRI, r3
 8003e9a:	f3bf 8f6f 	isb	sy
 8003e9e:	f3bf 8f4f 	dsb	sy
 8003ea2:	61bb      	str	r3, [r7, #24]
}
 8003ea4:	bf00      	nop
 8003ea6:	bf00      	nop
 8003ea8:	e7fd      	b.n	8003ea6 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8003eaa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003eac:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8003eb0:	f023 0301 	bic.w	r3, r3, #1
 8003eb4:	b2da      	uxtb	r2, r3
 8003eb6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003eb8:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8003ebc:	e03d      	b.n	8003f3a <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8003ebe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003ec0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8003ec4:	f043 0301 	orr.w	r3, r3, #1
 8003ec8:	b2da      	uxtb	r2, r3
 8003eca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003ecc:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8003ed0:	68ba      	ldr	r2, [r7, #8]
 8003ed2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003ed4:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8003ed6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003ed8:	699b      	ldr	r3, [r3, #24]
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	d10b      	bne.n	8003ef6 <prvProcessReceivedCommands+0x162>
	__asm volatile
 8003ede:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003ee2:	f383 8811 	msr	BASEPRI, r3
 8003ee6:	f3bf 8f6f 	isb	sy
 8003eea:	f3bf 8f4f 	dsb	sy
 8003eee:	617b      	str	r3, [r7, #20]
}
 8003ef0:	bf00      	nop
 8003ef2:	bf00      	nop
 8003ef4:	e7fd      	b.n	8003ef2 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8003ef6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003ef8:	699a      	ldr	r2, [r3, #24]
 8003efa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003efc:	18d1      	adds	r1, r2, r3
 8003efe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f00:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003f02:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003f04:	f7ff ff04 	bl	8003d10 <prvInsertTimerInActiveList>
					break;
 8003f08:	e017      	b.n	8003f3a <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8003f0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f0c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8003f10:	f003 0302 	and.w	r3, r3, #2
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	d103      	bne.n	8003f20 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8003f18:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003f1a:	f000 fbe5 	bl	80046e8 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8003f1e:	e00c      	b.n	8003f3a <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8003f20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f22:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8003f26:	f023 0301 	bic.w	r3, r3, #1
 8003f2a:	b2da      	uxtb	r2, r3
 8003f2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f2e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8003f32:	e002      	b.n	8003f3a <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8003f34:	bf00      	nop
 8003f36:	e000      	b.n	8003f3a <prvProcessReceivedCommands+0x1a6>
					break;
 8003f38:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8003f3a:	4b08      	ldr	r3, [pc, #32]	@ (8003f5c <prvProcessReceivedCommands+0x1c8>)
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	1d39      	adds	r1, r7, #4
 8003f40:	2200      	movs	r2, #0
 8003f42:	4618      	mov	r0, r3
 8003f44:	f7fe fbfc 	bl	8002740 <xQueueReceive>
 8003f48:	4603      	mov	r3, r0
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	f47f af26 	bne.w	8003d9c <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8003f50:	bf00      	nop
 8003f52:	bf00      	nop
 8003f54:	3730      	adds	r7, #48	@ 0x30
 8003f56:	46bd      	mov	sp, r7
 8003f58:	bd80      	pop	{r7, pc}
 8003f5a:	bf00      	nop
 8003f5c:	20000cac 	.word	0x20000cac

08003f60 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8003f60:	b580      	push	{r7, lr}
 8003f62:	b088      	sub	sp, #32
 8003f64:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8003f66:	e049      	b.n	8003ffc <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8003f68:	4b2e      	ldr	r3, [pc, #184]	@ (8004024 <prvSwitchTimerLists+0xc4>)
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	68db      	ldr	r3, [r3, #12]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003f72:	4b2c      	ldr	r3, [pc, #176]	@ (8004024 <prvSwitchTimerLists+0xc4>)
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	68db      	ldr	r3, [r3, #12]
 8003f78:	68db      	ldr	r3, [r3, #12]
 8003f7a:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	3304      	adds	r3, #4
 8003f80:	4618      	mov	r0, r3
 8003f82:	f7fe f909 	bl	8002198 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	6a1b      	ldr	r3, [r3, #32]
 8003f8a:	68f8      	ldr	r0, [r7, #12]
 8003f8c:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8003f94:	f003 0304 	and.w	r3, r3, #4
 8003f98:	2b00      	cmp	r3, #0
 8003f9a:	d02f      	beq.n	8003ffc <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	699b      	ldr	r3, [r3, #24]
 8003fa0:	693a      	ldr	r2, [r7, #16]
 8003fa2:	4413      	add	r3, r2
 8003fa4:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8003fa6:	68ba      	ldr	r2, [r7, #8]
 8003fa8:	693b      	ldr	r3, [r7, #16]
 8003faa:	429a      	cmp	r2, r3
 8003fac:	d90e      	bls.n	8003fcc <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	68ba      	ldr	r2, [r7, #8]
 8003fb2:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	68fa      	ldr	r2, [r7, #12]
 8003fb8:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8003fba:	4b1a      	ldr	r3, [pc, #104]	@ (8004024 <prvSwitchTimerLists+0xc4>)
 8003fbc:	681a      	ldr	r2, [r3, #0]
 8003fbe:	68fb      	ldr	r3, [r7, #12]
 8003fc0:	3304      	adds	r3, #4
 8003fc2:	4619      	mov	r1, r3
 8003fc4:	4610      	mov	r0, r2
 8003fc6:	f7fe f8ae 	bl	8002126 <vListInsert>
 8003fca:	e017      	b.n	8003ffc <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8003fcc:	2300      	movs	r3, #0
 8003fce:	9300      	str	r3, [sp, #0]
 8003fd0:	2300      	movs	r3, #0
 8003fd2:	693a      	ldr	r2, [r7, #16]
 8003fd4:	2100      	movs	r1, #0
 8003fd6:	68f8      	ldr	r0, [r7, #12]
 8003fd8:	f7ff fd58 	bl	8003a8c <xTimerGenericCommand>
 8003fdc:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	d10b      	bne.n	8003ffc <prvSwitchTimerLists+0x9c>
	__asm volatile
 8003fe4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003fe8:	f383 8811 	msr	BASEPRI, r3
 8003fec:	f3bf 8f6f 	isb	sy
 8003ff0:	f3bf 8f4f 	dsb	sy
 8003ff4:	603b      	str	r3, [r7, #0]
}
 8003ff6:	bf00      	nop
 8003ff8:	bf00      	nop
 8003ffa:	e7fd      	b.n	8003ff8 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8003ffc:	4b09      	ldr	r3, [pc, #36]	@ (8004024 <prvSwitchTimerLists+0xc4>)
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	2b00      	cmp	r3, #0
 8004004:	d1b0      	bne.n	8003f68 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8004006:	4b07      	ldr	r3, [pc, #28]	@ (8004024 <prvSwitchTimerLists+0xc4>)
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800400c:	4b06      	ldr	r3, [pc, #24]	@ (8004028 <prvSwitchTimerLists+0xc8>)
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	4a04      	ldr	r2, [pc, #16]	@ (8004024 <prvSwitchTimerLists+0xc4>)
 8004012:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8004014:	4a04      	ldr	r2, [pc, #16]	@ (8004028 <prvSwitchTimerLists+0xc8>)
 8004016:	697b      	ldr	r3, [r7, #20]
 8004018:	6013      	str	r3, [r2, #0]
}
 800401a:	bf00      	nop
 800401c:	3718      	adds	r7, #24
 800401e:	46bd      	mov	sp, r7
 8004020:	bd80      	pop	{r7, pc}
 8004022:	bf00      	nop
 8004024:	20000ca4 	.word	0x20000ca4
 8004028:	20000ca8 	.word	0x20000ca8

0800402c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800402c:	b580      	push	{r7, lr}
 800402e:	b082      	sub	sp, #8
 8004030:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8004032:	f000 f969 	bl	8004308 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8004036:	4b15      	ldr	r3, [pc, #84]	@ (800408c <prvCheckForValidListAndQueue+0x60>)
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	2b00      	cmp	r3, #0
 800403c:	d120      	bne.n	8004080 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800403e:	4814      	ldr	r0, [pc, #80]	@ (8004090 <prvCheckForValidListAndQueue+0x64>)
 8004040:	f7fe f820 	bl	8002084 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8004044:	4813      	ldr	r0, [pc, #76]	@ (8004094 <prvCheckForValidListAndQueue+0x68>)
 8004046:	f7fe f81d 	bl	8002084 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800404a:	4b13      	ldr	r3, [pc, #76]	@ (8004098 <prvCheckForValidListAndQueue+0x6c>)
 800404c:	4a10      	ldr	r2, [pc, #64]	@ (8004090 <prvCheckForValidListAndQueue+0x64>)
 800404e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8004050:	4b12      	ldr	r3, [pc, #72]	@ (800409c <prvCheckForValidListAndQueue+0x70>)
 8004052:	4a10      	ldr	r2, [pc, #64]	@ (8004094 <prvCheckForValidListAndQueue+0x68>)
 8004054:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8004056:	2300      	movs	r3, #0
 8004058:	9300      	str	r3, [sp, #0]
 800405a:	4b11      	ldr	r3, [pc, #68]	@ (80040a0 <prvCheckForValidListAndQueue+0x74>)
 800405c:	4a11      	ldr	r2, [pc, #68]	@ (80040a4 <prvCheckForValidListAndQueue+0x78>)
 800405e:	2110      	movs	r1, #16
 8004060:	200a      	movs	r0, #10
 8004062:	f7fe f92d 	bl	80022c0 <xQueueGenericCreateStatic>
 8004066:	4603      	mov	r3, r0
 8004068:	4a08      	ldr	r2, [pc, #32]	@ (800408c <prvCheckForValidListAndQueue+0x60>)
 800406a:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800406c:	4b07      	ldr	r3, [pc, #28]	@ (800408c <prvCheckForValidListAndQueue+0x60>)
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	2b00      	cmp	r3, #0
 8004072:	d005      	beq.n	8004080 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8004074:	4b05      	ldr	r3, [pc, #20]	@ (800408c <prvCheckForValidListAndQueue+0x60>)
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	490b      	ldr	r1, [pc, #44]	@ (80040a8 <prvCheckForValidListAndQueue+0x7c>)
 800407a:	4618      	mov	r0, r3
 800407c:	f7fe fd52 	bl	8002b24 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8004080:	f000 f974 	bl	800436c <vPortExitCritical>
}
 8004084:	bf00      	nop
 8004086:	46bd      	mov	sp, r7
 8004088:	bd80      	pop	{r7, pc}
 800408a:	bf00      	nop
 800408c:	20000cac 	.word	0x20000cac
 8004090:	20000c7c 	.word	0x20000c7c
 8004094:	20000c90 	.word	0x20000c90
 8004098:	20000ca4 	.word	0x20000ca4
 800409c:	20000ca8 	.word	0x20000ca8
 80040a0:	20000d58 	.word	0x20000d58
 80040a4:	20000cb8 	.word	0x20000cb8
 80040a8:	080049d0 	.word	0x080049d0

080040ac <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80040ac:	b480      	push	{r7}
 80040ae:	b085      	sub	sp, #20
 80040b0:	af00      	add	r7, sp, #0
 80040b2:	60f8      	str	r0, [r7, #12]
 80040b4:	60b9      	str	r1, [r7, #8]
 80040b6:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	3b04      	subs	r3, #4
 80040bc:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80040be:	68fb      	ldr	r3, [r7, #12]
 80040c0:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80040c4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	3b04      	subs	r3, #4
 80040ca:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80040cc:	68bb      	ldr	r3, [r7, #8]
 80040ce:	f023 0201 	bic.w	r2, r3, #1
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	3b04      	subs	r3, #4
 80040da:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80040dc:	4a0c      	ldr	r2, [pc, #48]	@ (8004110 <pxPortInitialiseStack+0x64>)
 80040de:	68fb      	ldr	r3, [r7, #12]
 80040e0:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	3b14      	subs	r3, #20
 80040e6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80040e8:	687a      	ldr	r2, [r7, #4]
 80040ea:	68fb      	ldr	r3, [r7, #12]
 80040ec:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80040ee:	68fb      	ldr	r3, [r7, #12]
 80040f0:	3b04      	subs	r3, #4
 80040f2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	f06f 0202 	mvn.w	r2, #2
 80040fa:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	3b20      	subs	r3, #32
 8004100:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8004102:	68fb      	ldr	r3, [r7, #12]
}
 8004104:	4618      	mov	r0, r3
 8004106:	3714      	adds	r7, #20
 8004108:	46bd      	mov	sp, r7
 800410a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800410e:	4770      	bx	lr
 8004110:	08004115 	.word	0x08004115

08004114 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8004114:	b480      	push	{r7}
 8004116:	b085      	sub	sp, #20
 8004118:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800411a:	2300      	movs	r3, #0
 800411c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800411e:	4b13      	ldr	r3, [pc, #76]	@ (800416c <prvTaskExitError+0x58>)
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004126:	d00b      	beq.n	8004140 <prvTaskExitError+0x2c>
	__asm volatile
 8004128:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800412c:	f383 8811 	msr	BASEPRI, r3
 8004130:	f3bf 8f6f 	isb	sy
 8004134:	f3bf 8f4f 	dsb	sy
 8004138:	60fb      	str	r3, [r7, #12]
}
 800413a:	bf00      	nop
 800413c:	bf00      	nop
 800413e:	e7fd      	b.n	800413c <prvTaskExitError+0x28>
	__asm volatile
 8004140:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004144:	f383 8811 	msr	BASEPRI, r3
 8004148:	f3bf 8f6f 	isb	sy
 800414c:	f3bf 8f4f 	dsb	sy
 8004150:	60bb      	str	r3, [r7, #8]
}
 8004152:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8004154:	bf00      	nop
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	2b00      	cmp	r3, #0
 800415a:	d0fc      	beq.n	8004156 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800415c:	bf00      	nop
 800415e:	bf00      	nop
 8004160:	3714      	adds	r7, #20
 8004162:	46bd      	mov	sp, r7
 8004164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004168:	4770      	bx	lr
 800416a:	bf00      	nop
 800416c:	2000000c 	.word	0x2000000c

08004170 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8004170:	4b07      	ldr	r3, [pc, #28]	@ (8004190 <pxCurrentTCBConst2>)
 8004172:	6819      	ldr	r1, [r3, #0]
 8004174:	6808      	ldr	r0, [r1, #0]
 8004176:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800417a:	f380 8809 	msr	PSP, r0
 800417e:	f3bf 8f6f 	isb	sy
 8004182:	f04f 0000 	mov.w	r0, #0
 8004186:	f380 8811 	msr	BASEPRI, r0
 800418a:	4770      	bx	lr
 800418c:	f3af 8000 	nop.w

08004190 <pxCurrentTCBConst2>:
 8004190:	2000077c 	.word	0x2000077c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8004194:	bf00      	nop
 8004196:	bf00      	nop

08004198 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8004198:	4808      	ldr	r0, [pc, #32]	@ (80041bc <prvPortStartFirstTask+0x24>)
 800419a:	6800      	ldr	r0, [r0, #0]
 800419c:	6800      	ldr	r0, [r0, #0]
 800419e:	f380 8808 	msr	MSP, r0
 80041a2:	f04f 0000 	mov.w	r0, #0
 80041a6:	f380 8814 	msr	CONTROL, r0
 80041aa:	b662      	cpsie	i
 80041ac:	b661      	cpsie	f
 80041ae:	f3bf 8f4f 	dsb	sy
 80041b2:	f3bf 8f6f 	isb	sy
 80041b6:	df00      	svc	0
 80041b8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80041ba:	bf00      	nop
 80041bc:	e000ed08 	.word	0xe000ed08

080041c0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80041c0:	b580      	push	{r7, lr}
 80041c2:	b086      	sub	sp, #24
 80041c4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80041c6:	4b47      	ldr	r3, [pc, #284]	@ (80042e4 <xPortStartScheduler+0x124>)
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	4a47      	ldr	r2, [pc, #284]	@ (80042e8 <xPortStartScheduler+0x128>)
 80041cc:	4293      	cmp	r3, r2
 80041ce:	d10b      	bne.n	80041e8 <xPortStartScheduler+0x28>
	__asm volatile
 80041d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80041d4:	f383 8811 	msr	BASEPRI, r3
 80041d8:	f3bf 8f6f 	isb	sy
 80041dc:	f3bf 8f4f 	dsb	sy
 80041e0:	60fb      	str	r3, [r7, #12]
}
 80041e2:	bf00      	nop
 80041e4:	bf00      	nop
 80041e6:	e7fd      	b.n	80041e4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80041e8:	4b3e      	ldr	r3, [pc, #248]	@ (80042e4 <xPortStartScheduler+0x124>)
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	4a3f      	ldr	r2, [pc, #252]	@ (80042ec <xPortStartScheduler+0x12c>)
 80041ee:	4293      	cmp	r3, r2
 80041f0:	d10b      	bne.n	800420a <xPortStartScheduler+0x4a>
	__asm volatile
 80041f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80041f6:	f383 8811 	msr	BASEPRI, r3
 80041fa:	f3bf 8f6f 	isb	sy
 80041fe:	f3bf 8f4f 	dsb	sy
 8004202:	613b      	str	r3, [r7, #16]
}
 8004204:	bf00      	nop
 8004206:	bf00      	nop
 8004208:	e7fd      	b.n	8004206 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800420a:	4b39      	ldr	r3, [pc, #228]	@ (80042f0 <xPortStartScheduler+0x130>)
 800420c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800420e:	697b      	ldr	r3, [r7, #20]
 8004210:	781b      	ldrb	r3, [r3, #0]
 8004212:	b2db      	uxtb	r3, r3
 8004214:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8004216:	697b      	ldr	r3, [r7, #20]
 8004218:	22ff      	movs	r2, #255	@ 0xff
 800421a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800421c:	697b      	ldr	r3, [r7, #20]
 800421e:	781b      	ldrb	r3, [r3, #0]
 8004220:	b2db      	uxtb	r3, r3
 8004222:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8004224:	78fb      	ldrb	r3, [r7, #3]
 8004226:	b2db      	uxtb	r3, r3
 8004228:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800422c:	b2da      	uxtb	r2, r3
 800422e:	4b31      	ldr	r3, [pc, #196]	@ (80042f4 <xPortStartScheduler+0x134>)
 8004230:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8004232:	4b31      	ldr	r3, [pc, #196]	@ (80042f8 <xPortStartScheduler+0x138>)
 8004234:	2207      	movs	r2, #7
 8004236:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004238:	e009      	b.n	800424e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800423a:	4b2f      	ldr	r3, [pc, #188]	@ (80042f8 <xPortStartScheduler+0x138>)
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	3b01      	subs	r3, #1
 8004240:	4a2d      	ldr	r2, [pc, #180]	@ (80042f8 <xPortStartScheduler+0x138>)
 8004242:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8004244:	78fb      	ldrb	r3, [r7, #3]
 8004246:	b2db      	uxtb	r3, r3
 8004248:	005b      	lsls	r3, r3, #1
 800424a:	b2db      	uxtb	r3, r3
 800424c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800424e:	78fb      	ldrb	r3, [r7, #3]
 8004250:	b2db      	uxtb	r3, r3
 8004252:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004256:	2b80      	cmp	r3, #128	@ 0x80
 8004258:	d0ef      	beq.n	800423a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800425a:	4b27      	ldr	r3, [pc, #156]	@ (80042f8 <xPortStartScheduler+0x138>)
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	f1c3 0307 	rsb	r3, r3, #7
 8004262:	2b04      	cmp	r3, #4
 8004264:	d00b      	beq.n	800427e <xPortStartScheduler+0xbe>
	__asm volatile
 8004266:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800426a:	f383 8811 	msr	BASEPRI, r3
 800426e:	f3bf 8f6f 	isb	sy
 8004272:	f3bf 8f4f 	dsb	sy
 8004276:	60bb      	str	r3, [r7, #8]
}
 8004278:	bf00      	nop
 800427a:	bf00      	nop
 800427c:	e7fd      	b.n	800427a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800427e:	4b1e      	ldr	r3, [pc, #120]	@ (80042f8 <xPortStartScheduler+0x138>)
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	021b      	lsls	r3, r3, #8
 8004284:	4a1c      	ldr	r2, [pc, #112]	@ (80042f8 <xPortStartScheduler+0x138>)
 8004286:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8004288:	4b1b      	ldr	r3, [pc, #108]	@ (80042f8 <xPortStartScheduler+0x138>)
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8004290:	4a19      	ldr	r2, [pc, #100]	@ (80042f8 <xPortStartScheduler+0x138>)
 8004292:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	b2da      	uxtb	r2, r3
 8004298:	697b      	ldr	r3, [r7, #20]
 800429a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800429c:	4b17      	ldr	r3, [pc, #92]	@ (80042fc <xPortStartScheduler+0x13c>)
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	4a16      	ldr	r2, [pc, #88]	@ (80042fc <xPortStartScheduler+0x13c>)
 80042a2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80042a6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80042a8:	4b14      	ldr	r3, [pc, #80]	@ (80042fc <xPortStartScheduler+0x13c>)
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	4a13      	ldr	r2, [pc, #76]	@ (80042fc <xPortStartScheduler+0x13c>)
 80042ae:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 80042b2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80042b4:	f000 f8da 	bl	800446c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80042b8:	4b11      	ldr	r3, [pc, #68]	@ (8004300 <xPortStartScheduler+0x140>)
 80042ba:	2200      	movs	r2, #0
 80042bc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80042be:	f000 f8f9 	bl	80044b4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80042c2:	4b10      	ldr	r3, [pc, #64]	@ (8004304 <xPortStartScheduler+0x144>)
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	4a0f      	ldr	r2, [pc, #60]	@ (8004304 <xPortStartScheduler+0x144>)
 80042c8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 80042cc:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80042ce:	f7ff ff63 	bl	8004198 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80042d2:	f7ff f83f 	bl	8003354 <vTaskSwitchContext>
	prvTaskExitError();
 80042d6:	f7ff ff1d 	bl	8004114 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80042da:	2300      	movs	r3, #0
}
 80042dc:	4618      	mov	r0, r3
 80042de:	3718      	adds	r7, #24
 80042e0:	46bd      	mov	sp, r7
 80042e2:	bd80      	pop	{r7, pc}
 80042e4:	e000ed00 	.word	0xe000ed00
 80042e8:	410fc271 	.word	0x410fc271
 80042ec:	410fc270 	.word	0x410fc270
 80042f0:	e000e400 	.word	0xe000e400
 80042f4:	20000da8 	.word	0x20000da8
 80042f8:	20000dac 	.word	0x20000dac
 80042fc:	e000ed20 	.word	0xe000ed20
 8004300:	2000000c 	.word	0x2000000c
 8004304:	e000ef34 	.word	0xe000ef34

08004308 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8004308:	b480      	push	{r7}
 800430a:	b083      	sub	sp, #12
 800430c:	af00      	add	r7, sp, #0
	__asm volatile
 800430e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004312:	f383 8811 	msr	BASEPRI, r3
 8004316:	f3bf 8f6f 	isb	sy
 800431a:	f3bf 8f4f 	dsb	sy
 800431e:	607b      	str	r3, [r7, #4]
}
 8004320:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8004322:	4b10      	ldr	r3, [pc, #64]	@ (8004364 <vPortEnterCritical+0x5c>)
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	3301      	adds	r3, #1
 8004328:	4a0e      	ldr	r2, [pc, #56]	@ (8004364 <vPortEnterCritical+0x5c>)
 800432a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800432c:	4b0d      	ldr	r3, [pc, #52]	@ (8004364 <vPortEnterCritical+0x5c>)
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	2b01      	cmp	r3, #1
 8004332:	d110      	bne.n	8004356 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8004334:	4b0c      	ldr	r3, [pc, #48]	@ (8004368 <vPortEnterCritical+0x60>)
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	b2db      	uxtb	r3, r3
 800433a:	2b00      	cmp	r3, #0
 800433c:	d00b      	beq.n	8004356 <vPortEnterCritical+0x4e>
	__asm volatile
 800433e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004342:	f383 8811 	msr	BASEPRI, r3
 8004346:	f3bf 8f6f 	isb	sy
 800434a:	f3bf 8f4f 	dsb	sy
 800434e:	603b      	str	r3, [r7, #0]
}
 8004350:	bf00      	nop
 8004352:	bf00      	nop
 8004354:	e7fd      	b.n	8004352 <vPortEnterCritical+0x4a>
	}
}
 8004356:	bf00      	nop
 8004358:	370c      	adds	r7, #12
 800435a:	46bd      	mov	sp, r7
 800435c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004360:	4770      	bx	lr
 8004362:	bf00      	nop
 8004364:	2000000c 	.word	0x2000000c
 8004368:	e000ed04 	.word	0xe000ed04

0800436c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800436c:	b480      	push	{r7}
 800436e:	b083      	sub	sp, #12
 8004370:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8004372:	4b12      	ldr	r3, [pc, #72]	@ (80043bc <vPortExitCritical+0x50>)
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	2b00      	cmp	r3, #0
 8004378:	d10b      	bne.n	8004392 <vPortExitCritical+0x26>
	__asm volatile
 800437a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800437e:	f383 8811 	msr	BASEPRI, r3
 8004382:	f3bf 8f6f 	isb	sy
 8004386:	f3bf 8f4f 	dsb	sy
 800438a:	607b      	str	r3, [r7, #4]
}
 800438c:	bf00      	nop
 800438e:	bf00      	nop
 8004390:	e7fd      	b.n	800438e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8004392:	4b0a      	ldr	r3, [pc, #40]	@ (80043bc <vPortExitCritical+0x50>)
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	3b01      	subs	r3, #1
 8004398:	4a08      	ldr	r2, [pc, #32]	@ (80043bc <vPortExitCritical+0x50>)
 800439a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800439c:	4b07      	ldr	r3, [pc, #28]	@ (80043bc <vPortExitCritical+0x50>)
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	d105      	bne.n	80043b0 <vPortExitCritical+0x44>
 80043a4:	2300      	movs	r3, #0
 80043a6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80043a8:	683b      	ldr	r3, [r7, #0]
 80043aa:	f383 8811 	msr	BASEPRI, r3
}
 80043ae:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80043b0:	bf00      	nop
 80043b2:	370c      	adds	r7, #12
 80043b4:	46bd      	mov	sp, r7
 80043b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043ba:	4770      	bx	lr
 80043bc:	2000000c 	.word	0x2000000c

080043c0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80043c0:	f3ef 8009 	mrs	r0, PSP
 80043c4:	f3bf 8f6f 	isb	sy
 80043c8:	4b15      	ldr	r3, [pc, #84]	@ (8004420 <pxCurrentTCBConst>)
 80043ca:	681a      	ldr	r2, [r3, #0]
 80043cc:	f01e 0f10 	tst.w	lr, #16
 80043d0:	bf08      	it	eq
 80043d2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80043d6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80043da:	6010      	str	r0, [r2, #0]
 80043dc:	e92d 0009 	stmdb	sp!, {r0, r3}
 80043e0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 80043e4:	f380 8811 	msr	BASEPRI, r0
 80043e8:	f3bf 8f4f 	dsb	sy
 80043ec:	f3bf 8f6f 	isb	sy
 80043f0:	f7fe ffb0 	bl	8003354 <vTaskSwitchContext>
 80043f4:	f04f 0000 	mov.w	r0, #0
 80043f8:	f380 8811 	msr	BASEPRI, r0
 80043fc:	bc09      	pop	{r0, r3}
 80043fe:	6819      	ldr	r1, [r3, #0]
 8004400:	6808      	ldr	r0, [r1, #0]
 8004402:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004406:	f01e 0f10 	tst.w	lr, #16
 800440a:	bf08      	it	eq
 800440c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8004410:	f380 8809 	msr	PSP, r0
 8004414:	f3bf 8f6f 	isb	sy
 8004418:	4770      	bx	lr
 800441a:	bf00      	nop
 800441c:	f3af 8000 	nop.w

08004420 <pxCurrentTCBConst>:
 8004420:	2000077c 	.word	0x2000077c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8004424:	bf00      	nop
 8004426:	bf00      	nop

08004428 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8004428:	b580      	push	{r7, lr}
 800442a:	b082      	sub	sp, #8
 800442c:	af00      	add	r7, sp, #0
	__asm volatile
 800442e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004432:	f383 8811 	msr	BASEPRI, r3
 8004436:	f3bf 8f6f 	isb	sy
 800443a:	f3bf 8f4f 	dsb	sy
 800443e:	607b      	str	r3, [r7, #4]
}
 8004440:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8004442:	f7fe fecd 	bl	80031e0 <xTaskIncrementTick>
 8004446:	4603      	mov	r3, r0
 8004448:	2b00      	cmp	r3, #0
 800444a:	d003      	beq.n	8004454 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800444c:	4b06      	ldr	r3, [pc, #24]	@ (8004468 <xPortSysTickHandler+0x40>)
 800444e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004452:	601a      	str	r2, [r3, #0]
 8004454:	2300      	movs	r3, #0
 8004456:	603b      	str	r3, [r7, #0]
	__asm volatile
 8004458:	683b      	ldr	r3, [r7, #0]
 800445a:	f383 8811 	msr	BASEPRI, r3
}
 800445e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8004460:	bf00      	nop
 8004462:	3708      	adds	r7, #8
 8004464:	46bd      	mov	sp, r7
 8004466:	bd80      	pop	{r7, pc}
 8004468:	e000ed04 	.word	0xe000ed04

0800446c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800446c:	b480      	push	{r7}
 800446e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8004470:	4b0b      	ldr	r3, [pc, #44]	@ (80044a0 <vPortSetupTimerInterrupt+0x34>)
 8004472:	2200      	movs	r2, #0
 8004474:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8004476:	4b0b      	ldr	r3, [pc, #44]	@ (80044a4 <vPortSetupTimerInterrupt+0x38>)
 8004478:	2200      	movs	r2, #0
 800447a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800447c:	4b0a      	ldr	r3, [pc, #40]	@ (80044a8 <vPortSetupTimerInterrupt+0x3c>)
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	4a0a      	ldr	r2, [pc, #40]	@ (80044ac <vPortSetupTimerInterrupt+0x40>)
 8004482:	fba2 2303 	umull	r2, r3, r2, r3
 8004486:	099b      	lsrs	r3, r3, #6
 8004488:	4a09      	ldr	r2, [pc, #36]	@ (80044b0 <vPortSetupTimerInterrupt+0x44>)
 800448a:	3b01      	subs	r3, #1
 800448c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800448e:	4b04      	ldr	r3, [pc, #16]	@ (80044a0 <vPortSetupTimerInterrupt+0x34>)
 8004490:	2207      	movs	r2, #7
 8004492:	601a      	str	r2, [r3, #0]
}
 8004494:	bf00      	nop
 8004496:	46bd      	mov	sp, r7
 8004498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800449c:	4770      	bx	lr
 800449e:	bf00      	nop
 80044a0:	e000e010 	.word	0xe000e010
 80044a4:	e000e018 	.word	0xe000e018
 80044a8:	20000000 	.word	0x20000000
 80044ac:	10624dd3 	.word	0x10624dd3
 80044b0:	e000e014 	.word	0xe000e014

080044b4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80044b4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 80044c4 <vPortEnableVFP+0x10>
 80044b8:	6801      	ldr	r1, [r0, #0]
 80044ba:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80044be:	6001      	str	r1, [r0, #0]
 80044c0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80044c2:	bf00      	nop
 80044c4:	e000ed88 	.word	0xe000ed88

080044c8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80044c8:	b480      	push	{r7}
 80044ca:	b085      	sub	sp, #20
 80044cc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80044ce:	f3ef 8305 	mrs	r3, IPSR
 80044d2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	2b0f      	cmp	r3, #15
 80044d8:	d915      	bls.n	8004506 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80044da:	4a18      	ldr	r2, [pc, #96]	@ (800453c <vPortValidateInterruptPriority+0x74>)
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	4413      	add	r3, r2
 80044e0:	781b      	ldrb	r3, [r3, #0]
 80044e2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80044e4:	4b16      	ldr	r3, [pc, #88]	@ (8004540 <vPortValidateInterruptPriority+0x78>)
 80044e6:	781b      	ldrb	r3, [r3, #0]
 80044e8:	7afa      	ldrb	r2, [r7, #11]
 80044ea:	429a      	cmp	r2, r3
 80044ec:	d20b      	bcs.n	8004506 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 80044ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80044f2:	f383 8811 	msr	BASEPRI, r3
 80044f6:	f3bf 8f6f 	isb	sy
 80044fa:	f3bf 8f4f 	dsb	sy
 80044fe:	607b      	str	r3, [r7, #4]
}
 8004500:	bf00      	nop
 8004502:	bf00      	nop
 8004504:	e7fd      	b.n	8004502 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8004506:	4b0f      	ldr	r3, [pc, #60]	@ (8004544 <vPortValidateInterruptPriority+0x7c>)
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800450e:	4b0e      	ldr	r3, [pc, #56]	@ (8004548 <vPortValidateInterruptPriority+0x80>)
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	429a      	cmp	r2, r3
 8004514:	d90b      	bls.n	800452e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8004516:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800451a:	f383 8811 	msr	BASEPRI, r3
 800451e:	f3bf 8f6f 	isb	sy
 8004522:	f3bf 8f4f 	dsb	sy
 8004526:	603b      	str	r3, [r7, #0]
}
 8004528:	bf00      	nop
 800452a:	bf00      	nop
 800452c:	e7fd      	b.n	800452a <vPortValidateInterruptPriority+0x62>
	}
 800452e:	bf00      	nop
 8004530:	3714      	adds	r7, #20
 8004532:	46bd      	mov	sp, r7
 8004534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004538:	4770      	bx	lr
 800453a:	bf00      	nop
 800453c:	e000e3f0 	.word	0xe000e3f0
 8004540:	20000da8 	.word	0x20000da8
 8004544:	e000ed0c 	.word	0xe000ed0c
 8004548:	20000dac 	.word	0x20000dac

0800454c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800454c:	b580      	push	{r7, lr}
 800454e:	b08a      	sub	sp, #40	@ 0x28
 8004550:	af00      	add	r7, sp, #0
 8004552:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8004554:	2300      	movs	r3, #0
 8004556:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8004558:	f7fe fd86 	bl	8003068 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800455c:	4b5c      	ldr	r3, [pc, #368]	@ (80046d0 <pvPortMalloc+0x184>)
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	2b00      	cmp	r3, #0
 8004562:	d101      	bne.n	8004568 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8004564:	f000 f924 	bl	80047b0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8004568:	4b5a      	ldr	r3, [pc, #360]	@ (80046d4 <pvPortMalloc+0x188>)
 800456a:	681a      	ldr	r2, [r3, #0]
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	4013      	ands	r3, r2
 8004570:	2b00      	cmp	r3, #0
 8004572:	f040 8095 	bne.w	80046a0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	2b00      	cmp	r3, #0
 800457a:	d01e      	beq.n	80045ba <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800457c:	2208      	movs	r2, #8
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	4413      	add	r3, r2
 8004582:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	f003 0307 	and.w	r3, r3, #7
 800458a:	2b00      	cmp	r3, #0
 800458c:	d015      	beq.n	80045ba <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	f023 0307 	bic.w	r3, r3, #7
 8004594:	3308      	adds	r3, #8
 8004596:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	f003 0307 	and.w	r3, r3, #7
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d00b      	beq.n	80045ba <pvPortMalloc+0x6e>
	__asm volatile
 80045a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80045a6:	f383 8811 	msr	BASEPRI, r3
 80045aa:	f3bf 8f6f 	isb	sy
 80045ae:	f3bf 8f4f 	dsb	sy
 80045b2:	617b      	str	r3, [r7, #20]
}
 80045b4:	bf00      	nop
 80045b6:	bf00      	nop
 80045b8:	e7fd      	b.n	80045b6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	2b00      	cmp	r3, #0
 80045be:	d06f      	beq.n	80046a0 <pvPortMalloc+0x154>
 80045c0:	4b45      	ldr	r3, [pc, #276]	@ (80046d8 <pvPortMalloc+0x18c>)
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	687a      	ldr	r2, [r7, #4]
 80045c6:	429a      	cmp	r2, r3
 80045c8:	d86a      	bhi.n	80046a0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80045ca:	4b44      	ldr	r3, [pc, #272]	@ (80046dc <pvPortMalloc+0x190>)
 80045cc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80045ce:	4b43      	ldr	r3, [pc, #268]	@ (80046dc <pvPortMalloc+0x190>)
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80045d4:	e004      	b.n	80045e0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 80045d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045d8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80045da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80045e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045e2:	685b      	ldr	r3, [r3, #4]
 80045e4:	687a      	ldr	r2, [r7, #4]
 80045e6:	429a      	cmp	r2, r3
 80045e8:	d903      	bls.n	80045f2 <pvPortMalloc+0xa6>
 80045ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	2b00      	cmp	r3, #0
 80045f0:	d1f1      	bne.n	80045d6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80045f2:	4b37      	ldr	r3, [pc, #220]	@ (80046d0 <pvPortMalloc+0x184>)
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80045f8:	429a      	cmp	r2, r3
 80045fa:	d051      	beq.n	80046a0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80045fc:	6a3b      	ldr	r3, [r7, #32]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	2208      	movs	r2, #8
 8004602:	4413      	add	r3, r2
 8004604:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8004606:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004608:	681a      	ldr	r2, [r3, #0]
 800460a:	6a3b      	ldr	r3, [r7, #32]
 800460c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800460e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004610:	685a      	ldr	r2, [r3, #4]
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	1ad2      	subs	r2, r2, r3
 8004616:	2308      	movs	r3, #8
 8004618:	005b      	lsls	r3, r3, #1
 800461a:	429a      	cmp	r2, r3
 800461c:	d920      	bls.n	8004660 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800461e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	4413      	add	r3, r2
 8004624:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004626:	69bb      	ldr	r3, [r7, #24]
 8004628:	f003 0307 	and.w	r3, r3, #7
 800462c:	2b00      	cmp	r3, #0
 800462e:	d00b      	beq.n	8004648 <pvPortMalloc+0xfc>
	__asm volatile
 8004630:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004634:	f383 8811 	msr	BASEPRI, r3
 8004638:	f3bf 8f6f 	isb	sy
 800463c:	f3bf 8f4f 	dsb	sy
 8004640:	613b      	str	r3, [r7, #16]
}
 8004642:	bf00      	nop
 8004644:	bf00      	nop
 8004646:	e7fd      	b.n	8004644 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8004648:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800464a:	685a      	ldr	r2, [r3, #4]
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	1ad2      	subs	r2, r2, r3
 8004650:	69bb      	ldr	r3, [r7, #24]
 8004652:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8004654:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004656:	687a      	ldr	r2, [r7, #4]
 8004658:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800465a:	69b8      	ldr	r0, [r7, #24]
 800465c:	f000 f90a 	bl	8004874 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8004660:	4b1d      	ldr	r3, [pc, #116]	@ (80046d8 <pvPortMalloc+0x18c>)
 8004662:	681a      	ldr	r2, [r3, #0]
 8004664:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004666:	685b      	ldr	r3, [r3, #4]
 8004668:	1ad3      	subs	r3, r2, r3
 800466a:	4a1b      	ldr	r2, [pc, #108]	@ (80046d8 <pvPortMalloc+0x18c>)
 800466c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800466e:	4b1a      	ldr	r3, [pc, #104]	@ (80046d8 <pvPortMalloc+0x18c>)
 8004670:	681a      	ldr	r2, [r3, #0]
 8004672:	4b1b      	ldr	r3, [pc, #108]	@ (80046e0 <pvPortMalloc+0x194>)
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	429a      	cmp	r2, r3
 8004678:	d203      	bcs.n	8004682 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800467a:	4b17      	ldr	r3, [pc, #92]	@ (80046d8 <pvPortMalloc+0x18c>)
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	4a18      	ldr	r2, [pc, #96]	@ (80046e0 <pvPortMalloc+0x194>)
 8004680:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8004682:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004684:	685a      	ldr	r2, [r3, #4]
 8004686:	4b13      	ldr	r3, [pc, #76]	@ (80046d4 <pvPortMalloc+0x188>)
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	431a      	orrs	r2, r3
 800468c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800468e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8004690:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004692:	2200      	movs	r2, #0
 8004694:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8004696:	4b13      	ldr	r3, [pc, #76]	@ (80046e4 <pvPortMalloc+0x198>)
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	3301      	adds	r3, #1
 800469c:	4a11      	ldr	r2, [pc, #68]	@ (80046e4 <pvPortMalloc+0x198>)
 800469e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80046a0:	f7fe fcf0 	bl	8003084 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80046a4:	69fb      	ldr	r3, [r7, #28]
 80046a6:	f003 0307 	and.w	r3, r3, #7
 80046aa:	2b00      	cmp	r3, #0
 80046ac:	d00b      	beq.n	80046c6 <pvPortMalloc+0x17a>
	__asm volatile
 80046ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80046b2:	f383 8811 	msr	BASEPRI, r3
 80046b6:	f3bf 8f6f 	isb	sy
 80046ba:	f3bf 8f4f 	dsb	sy
 80046be:	60fb      	str	r3, [r7, #12]
}
 80046c0:	bf00      	nop
 80046c2:	bf00      	nop
 80046c4:	e7fd      	b.n	80046c2 <pvPortMalloc+0x176>
	return pvReturn;
 80046c6:	69fb      	ldr	r3, [r7, #28]
}
 80046c8:	4618      	mov	r0, r3
 80046ca:	3728      	adds	r7, #40	@ 0x28
 80046cc:	46bd      	mov	sp, r7
 80046ce:	bd80      	pop	{r7, pc}
 80046d0:	20001970 	.word	0x20001970
 80046d4:	20001984 	.word	0x20001984
 80046d8:	20001974 	.word	0x20001974
 80046dc:	20001968 	.word	0x20001968
 80046e0:	20001978 	.word	0x20001978
 80046e4:	2000197c 	.word	0x2000197c

080046e8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80046e8:	b580      	push	{r7, lr}
 80046ea:	b086      	sub	sp, #24
 80046ec:	af00      	add	r7, sp, #0
 80046ee:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	d04f      	beq.n	800479a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80046fa:	2308      	movs	r3, #8
 80046fc:	425b      	negs	r3, r3
 80046fe:	697a      	ldr	r2, [r7, #20]
 8004700:	4413      	add	r3, r2
 8004702:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8004704:	697b      	ldr	r3, [r7, #20]
 8004706:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8004708:	693b      	ldr	r3, [r7, #16]
 800470a:	685a      	ldr	r2, [r3, #4]
 800470c:	4b25      	ldr	r3, [pc, #148]	@ (80047a4 <vPortFree+0xbc>)
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	4013      	ands	r3, r2
 8004712:	2b00      	cmp	r3, #0
 8004714:	d10b      	bne.n	800472e <vPortFree+0x46>
	__asm volatile
 8004716:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800471a:	f383 8811 	msr	BASEPRI, r3
 800471e:	f3bf 8f6f 	isb	sy
 8004722:	f3bf 8f4f 	dsb	sy
 8004726:	60fb      	str	r3, [r7, #12]
}
 8004728:	bf00      	nop
 800472a:	bf00      	nop
 800472c:	e7fd      	b.n	800472a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800472e:	693b      	ldr	r3, [r7, #16]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	2b00      	cmp	r3, #0
 8004734:	d00b      	beq.n	800474e <vPortFree+0x66>
	__asm volatile
 8004736:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800473a:	f383 8811 	msr	BASEPRI, r3
 800473e:	f3bf 8f6f 	isb	sy
 8004742:	f3bf 8f4f 	dsb	sy
 8004746:	60bb      	str	r3, [r7, #8]
}
 8004748:	bf00      	nop
 800474a:	bf00      	nop
 800474c:	e7fd      	b.n	800474a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800474e:	693b      	ldr	r3, [r7, #16]
 8004750:	685a      	ldr	r2, [r3, #4]
 8004752:	4b14      	ldr	r3, [pc, #80]	@ (80047a4 <vPortFree+0xbc>)
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	4013      	ands	r3, r2
 8004758:	2b00      	cmp	r3, #0
 800475a:	d01e      	beq.n	800479a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800475c:	693b      	ldr	r3, [r7, #16]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	2b00      	cmp	r3, #0
 8004762:	d11a      	bne.n	800479a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8004764:	693b      	ldr	r3, [r7, #16]
 8004766:	685a      	ldr	r2, [r3, #4]
 8004768:	4b0e      	ldr	r3, [pc, #56]	@ (80047a4 <vPortFree+0xbc>)
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	43db      	mvns	r3, r3
 800476e:	401a      	ands	r2, r3
 8004770:	693b      	ldr	r3, [r7, #16]
 8004772:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8004774:	f7fe fc78 	bl	8003068 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8004778:	693b      	ldr	r3, [r7, #16]
 800477a:	685a      	ldr	r2, [r3, #4]
 800477c:	4b0a      	ldr	r3, [pc, #40]	@ (80047a8 <vPortFree+0xc0>)
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	4413      	add	r3, r2
 8004782:	4a09      	ldr	r2, [pc, #36]	@ (80047a8 <vPortFree+0xc0>)
 8004784:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8004786:	6938      	ldr	r0, [r7, #16]
 8004788:	f000 f874 	bl	8004874 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800478c:	4b07      	ldr	r3, [pc, #28]	@ (80047ac <vPortFree+0xc4>)
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	3301      	adds	r3, #1
 8004792:	4a06      	ldr	r2, [pc, #24]	@ (80047ac <vPortFree+0xc4>)
 8004794:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8004796:	f7fe fc75 	bl	8003084 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800479a:	bf00      	nop
 800479c:	3718      	adds	r7, #24
 800479e:	46bd      	mov	sp, r7
 80047a0:	bd80      	pop	{r7, pc}
 80047a2:	bf00      	nop
 80047a4:	20001984 	.word	0x20001984
 80047a8:	20001974 	.word	0x20001974
 80047ac:	20001980 	.word	0x20001980

080047b0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80047b0:	b480      	push	{r7}
 80047b2:	b085      	sub	sp, #20
 80047b4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80047b6:	f640 33b8 	movw	r3, #3000	@ 0xbb8
 80047ba:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80047bc:	4b27      	ldr	r3, [pc, #156]	@ (800485c <prvHeapInit+0xac>)
 80047be:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	f003 0307 	and.w	r3, r3, #7
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	d00c      	beq.n	80047e4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	3307      	adds	r3, #7
 80047ce:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	f023 0307 	bic.w	r3, r3, #7
 80047d6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80047d8:	68ba      	ldr	r2, [r7, #8]
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	1ad3      	subs	r3, r2, r3
 80047de:	4a1f      	ldr	r2, [pc, #124]	@ (800485c <prvHeapInit+0xac>)
 80047e0:	4413      	add	r3, r2
 80047e2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80047e8:	4a1d      	ldr	r2, [pc, #116]	@ (8004860 <prvHeapInit+0xb0>)
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80047ee:	4b1c      	ldr	r3, [pc, #112]	@ (8004860 <prvHeapInit+0xb0>)
 80047f0:	2200      	movs	r2, #0
 80047f2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	68ba      	ldr	r2, [r7, #8]
 80047f8:	4413      	add	r3, r2
 80047fa:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80047fc:	2208      	movs	r2, #8
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	1a9b      	subs	r3, r3, r2
 8004802:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	f023 0307 	bic.w	r3, r3, #7
 800480a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	4a15      	ldr	r2, [pc, #84]	@ (8004864 <prvHeapInit+0xb4>)
 8004810:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8004812:	4b14      	ldr	r3, [pc, #80]	@ (8004864 <prvHeapInit+0xb4>)
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	2200      	movs	r2, #0
 8004818:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800481a:	4b12      	ldr	r3, [pc, #72]	@ (8004864 <prvHeapInit+0xb4>)
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	2200      	movs	r2, #0
 8004820:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8004826:	683b      	ldr	r3, [r7, #0]
 8004828:	68fa      	ldr	r2, [r7, #12]
 800482a:	1ad2      	subs	r2, r2, r3
 800482c:	683b      	ldr	r3, [r7, #0]
 800482e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8004830:	4b0c      	ldr	r3, [pc, #48]	@ (8004864 <prvHeapInit+0xb4>)
 8004832:	681a      	ldr	r2, [r3, #0]
 8004834:	683b      	ldr	r3, [r7, #0]
 8004836:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004838:	683b      	ldr	r3, [r7, #0]
 800483a:	685b      	ldr	r3, [r3, #4]
 800483c:	4a0a      	ldr	r2, [pc, #40]	@ (8004868 <prvHeapInit+0xb8>)
 800483e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004840:	683b      	ldr	r3, [r7, #0]
 8004842:	685b      	ldr	r3, [r3, #4]
 8004844:	4a09      	ldr	r2, [pc, #36]	@ (800486c <prvHeapInit+0xbc>)
 8004846:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8004848:	4b09      	ldr	r3, [pc, #36]	@ (8004870 <prvHeapInit+0xc0>)
 800484a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800484e:	601a      	str	r2, [r3, #0]
}
 8004850:	bf00      	nop
 8004852:	3714      	adds	r7, #20
 8004854:	46bd      	mov	sp, r7
 8004856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800485a:	4770      	bx	lr
 800485c:	20000db0 	.word	0x20000db0
 8004860:	20001968 	.word	0x20001968
 8004864:	20001970 	.word	0x20001970
 8004868:	20001978 	.word	0x20001978
 800486c:	20001974 	.word	0x20001974
 8004870:	20001984 	.word	0x20001984

08004874 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8004874:	b480      	push	{r7}
 8004876:	b085      	sub	sp, #20
 8004878:	af00      	add	r7, sp, #0
 800487a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800487c:	4b28      	ldr	r3, [pc, #160]	@ (8004920 <prvInsertBlockIntoFreeList+0xac>)
 800487e:	60fb      	str	r3, [r7, #12]
 8004880:	e002      	b.n	8004888 <prvInsertBlockIntoFreeList+0x14>
 8004882:	68fb      	ldr	r3, [r7, #12]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	60fb      	str	r3, [r7, #12]
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	687a      	ldr	r2, [r7, #4]
 800488e:	429a      	cmp	r2, r3
 8004890:	d8f7      	bhi.n	8004882 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8004892:	68fb      	ldr	r3, [r7, #12]
 8004894:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8004896:	68fb      	ldr	r3, [r7, #12]
 8004898:	685b      	ldr	r3, [r3, #4]
 800489a:	68ba      	ldr	r2, [r7, #8]
 800489c:	4413      	add	r3, r2
 800489e:	687a      	ldr	r2, [r7, #4]
 80048a0:	429a      	cmp	r2, r3
 80048a2:	d108      	bne.n	80048b6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	685a      	ldr	r2, [r3, #4]
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	685b      	ldr	r3, [r3, #4]
 80048ac:	441a      	add	r2, r3
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80048b2:	68fb      	ldr	r3, [r7, #12]
 80048b4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	685b      	ldr	r3, [r3, #4]
 80048be:	68ba      	ldr	r2, [r7, #8]
 80048c0:	441a      	add	r2, r3
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	429a      	cmp	r2, r3
 80048c8:	d118      	bne.n	80048fc <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80048ca:	68fb      	ldr	r3, [r7, #12]
 80048cc:	681a      	ldr	r2, [r3, #0]
 80048ce:	4b15      	ldr	r3, [pc, #84]	@ (8004924 <prvInsertBlockIntoFreeList+0xb0>)
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	429a      	cmp	r2, r3
 80048d4:	d00d      	beq.n	80048f2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	685a      	ldr	r2, [r3, #4]
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	685b      	ldr	r3, [r3, #4]
 80048e0:	441a      	add	r2, r3
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	681a      	ldr	r2, [r3, #0]
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	601a      	str	r2, [r3, #0]
 80048f0:	e008      	b.n	8004904 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80048f2:	4b0c      	ldr	r3, [pc, #48]	@ (8004924 <prvInsertBlockIntoFreeList+0xb0>)
 80048f4:	681a      	ldr	r2, [r3, #0]
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	601a      	str	r2, [r3, #0]
 80048fa:	e003      	b.n	8004904 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	681a      	ldr	r2, [r3, #0]
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8004904:	68fa      	ldr	r2, [r7, #12]
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	429a      	cmp	r2, r3
 800490a:	d002      	beq.n	8004912 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	687a      	ldr	r2, [r7, #4]
 8004910:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004912:	bf00      	nop
 8004914:	3714      	adds	r7, #20
 8004916:	46bd      	mov	sp, r7
 8004918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800491c:	4770      	bx	lr
 800491e:	bf00      	nop
 8004920:	20001968 	.word	0x20001968
 8004924:	20001970 	.word	0x20001970

08004928 <memset>:
 8004928:	4402      	add	r2, r0
 800492a:	4603      	mov	r3, r0
 800492c:	4293      	cmp	r3, r2
 800492e:	d100      	bne.n	8004932 <memset+0xa>
 8004930:	4770      	bx	lr
 8004932:	f803 1b01 	strb.w	r1, [r3], #1
 8004936:	e7f9      	b.n	800492c <memset+0x4>

08004938 <__libc_init_array>:
 8004938:	b570      	push	{r4, r5, r6, lr}
 800493a:	4d0d      	ldr	r5, [pc, #52]	@ (8004970 <__libc_init_array+0x38>)
 800493c:	4c0d      	ldr	r4, [pc, #52]	@ (8004974 <__libc_init_array+0x3c>)
 800493e:	1b64      	subs	r4, r4, r5
 8004940:	10a4      	asrs	r4, r4, #2
 8004942:	2600      	movs	r6, #0
 8004944:	42a6      	cmp	r6, r4
 8004946:	d109      	bne.n	800495c <__libc_init_array+0x24>
 8004948:	4d0b      	ldr	r5, [pc, #44]	@ (8004978 <__libc_init_array+0x40>)
 800494a:	4c0c      	ldr	r4, [pc, #48]	@ (800497c <__libc_init_array+0x44>)
 800494c:	f000 f826 	bl	800499c <_init>
 8004950:	1b64      	subs	r4, r4, r5
 8004952:	10a4      	asrs	r4, r4, #2
 8004954:	2600      	movs	r6, #0
 8004956:	42a6      	cmp	r6, r4
 8004958:	d105      	bne.n	8004966 <__libc_init_array+0x2e>
 800495a:	bd70      	pop	{r4, r5, r6, pc}
 800495c:	f855 3b04 	ldr.w	r3, [r5], #4
 8004960:	4798      	blx	r3
 8004962:	3601      	adds	r6, #1
 8004964:	e7ee      	b.n	8004944 <__libc_init_array+0xc>
 8004966:	f855 3b04 	ldr.w	r3, [r5], #4
 800496a:	4798      	blx	r3
 800496c:	3601      	adds	r6, #1
 800496e:	e7f2      	b.n	8004956 <__libc_init_array+0x1e>
 8004970:	08004a44 	.word	0x08004a44
 8004974:	08004a44 	.word	0x08004a44
 8004978:	08004a44 	.word	0x08004a44
 800497c:	08004a48 	.word	0x08004a48

08004980 <memcpy>:
 8004980:	440a      	add	r2, r1
 8004982:	4291      	cmp	r1, r2
 8004984:	f100 33ff 	add.w	r3, r0, #4294967295
 8004988:	d100      	bne.n	800498c <memcpy+0xc>
 800498a:	4770      	bx	lr
 800498c:	b510      	push	{r4, lr}
 800498e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004992:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004996:	4291      	cmp	r1, r2
 8004998:	d1f9      	bne.n	800498e <memcpy+0xe>
 800499a:	bd10      	pop	{r4, pc}

0800499c <_init>:
 800499c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800499e:	bf00      	nop
 80049a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80049a2:	bc08      	pop	{r3}
 80049a4:	469e      	mov	lr, r3
 80049a6:	4770      	bx	lr

080049a8 <_fini>:
 80049a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80049aa:	bf00      	nop
 80049ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80049ae:	bc08      	pop	{r3}
 80049b0:	469e      	mov	lr, r3
 80049b2:	4770      	bx	lr
