Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Dec  8 14:00:38 2022
| Host         : DESKTOP-OJK9U19 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file proj_top_control_sets_placed.rpt
| Design       : proj_top
| Device       : xc7a35t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    16 |
|    Minimum number of control sets                        |    16 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    63 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    16 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     6 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              68 |           21 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             100 |           29 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               9 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------------+-----------------------------+------------------+----------------+--------------+
|  Clock Signal  |          Enable Signal          |       Set/Reset Signal      | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+---------------------------------+-----------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | reset_deb/held_i_1__0_n_0       |                             |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | StateLogic/COUNT_MAX[3]_i_1_n_0 | StateLogic/logic_sub_1      |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | go_deb/held_i_1_n_0             |                             |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | StateLogic/COUNT_MAX[3]_i_1_n_0 |                             |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | StateLogic/mult_count           |                             |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | SEG_CTL/bcd/B[3]_i_1_n_0        |                             |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | SEG_CTL/bcd/C[3]_i_1_n_0        |                             |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | SEG_CTL/bcd/A[3]_i_1_n_0        |                             |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | SEG_CTL/bcd/D[3]_i_1_n_0        |                             |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | StateLogic/StateLogic/          |                             |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG | StateLogic/adderOut[7]_i_1_n_0  |                             |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | StateLogic/reg_A[7]_i_2_n_0     | StateLogic/reg_A[7]_i_1_n_0 |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | StateLogic/logic_switches_0     |                             |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | go_IBUF                         |                             |                7 |             25 |         3.57 |
|  clk_IBUF_BUFG | reset_IBUF                      |                             |                7 |             25 |         3.57 |
|  clk_IBUF_BUFG |                                 |                             |               21 |             68 |         3.24 |
+----------------+---------------------------------+-----------------------------+------------------+----------------+--------------+


