INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexandra.chirita98/Documents/project_ufcache/project_ufcache.srcs/sources_1/imports/sources_1/imports/Pipeline-With-Hazard-And-Forwarding/ARM_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ARM_CPU
INFO: [VRFC 10-2458] undeclared symbol MEMWB_mem2reg, assumed default net type wire [C:/Users/alexandra.chirita98/Documents/project_ufcache/project_ufcache.srcs/sources_1/imports/sources_1/imports/Pipeline-With-Hazard-And-Forwarding/ARM_CPU.v:139]
WARNING: [VRFC 10-3380] identifier 'PCSrc_wire' is used before its declaration [C:/Users/alexandra.chirita98/Documents/project_ufcache/project_ufcache.srcs/sources_1/imports/sources_1/imports/Pipeline-With-Hazard-And-Forwarding/ARM_CPU.v:27]
WARNING: [VRFC 10-3380] identifier 'jump_PC_wire' is used before its declaration [C:/Users/alexandra.chirita98/Documents/project_ufcache/project_ufcache.srcs/sources_1/imports/sources_1/imports/Pipeline-With-Hazard-And-Forwarding/ARM_CPU.v:28]
INFO: [VRFC 10-311] analyzing module ForwardingUnit
INFO: [VRFC 10-311] analyzing module HazardDetection
INFO: [VRFC 10-311] analyzing module IFID
INFO: [VRFC 10-311] analyzing module IDEX
INFO: [VRFC 10-311] analyzing module EXMEM
INFO: [VRFC 10-311] analyzing module MEMWB
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-311] analyzing module IC
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module ALU_Control
INFO: [VRFC 10-311] analyzing module Control_Mux
INFO: [VRFC 10-311] analyzing module Forward_ALU_Mux
INFO: [VRFC 10-311] analyzing module ALU_Mux
INFO: [VRFC 10-311] analyzing module ID_Mux
INFO: [VRFC 10-311] analyzing module WB_Mux
INFO: [VRFC 10-311] analyzing module Shift_Left
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-311] analyzing module Branch
INFO: [VRFC 10-311] analyzing module ARM_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexandra.chirita98/Documents/project_ufcache/project_ufcache.srcs/sources_1/imports/sources_1/new/check.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module check
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexandra.chirita98/Documents/project_ufcache/project_ufcache.srcs/sources_1/new/hcm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hcm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexandra.chirita98/Documents/project_ufcache/project_ufcache.srcs/sources_1/imports/sources_1/new/C.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module C
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexandra.chirita98/Documents/project_ufcache/project_ufcache.ip_user_files/bd/design_ufcache/ip/design_ufcache_ARM_CPU_0_0/sim/design_ufcache_ARM_CPU_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_ufcache_ARM_CPU_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexandra.chirita98/Documents/project_ufcache/project_ufcache.ip_user_files/bd/design_ufcache/ip/design_ufcache_Data_Memory_0_0/sim/design_ufcache_Data_Memory_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_ufcache_Data_Memory_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexandra.chirita98/Documents/project_ufcache/project_ufcache.ip_user_files/bd/design_ufcache/ip/design_ufcache_IC_0_0/sim/design_ufcache_IC_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_ufcache_IC_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexandra.chirita98/Documents/project_ufcache/project_ufcache.ip_user_files/bd/design_ufcache/sim/design_ufcache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_ufcache
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexandra.chirita98/Documents/project_ufcache/project_ufcache.ip_user_files/bd/design_ufcache/ip/design_ufcache_check_0_0/sim/design_ufcache_check_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_ufcache_check_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexandra.chirita98/Documents/project_ufcache/project_ufcache.ip_user_files/bd/design_ufcache/ip/design_ufcache_hcm_0_1/sim/design_ufcache_hcm_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_ufcache_hcm_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexandra.chirita98/Documents/project_ufcache/project_ufcache.ip_user_files/bd/design_ufcache/ip/design_ufcache_C_0_0/sim/design_ufcache_C_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_ufcache_C_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexandra.chirita98/Documents/project_ufcache/project_ufcache.ip_user_files/bd/design_ufcache/ip/design_ufcache_C_1_0/sim/design_ufcache_C_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_ufcache_C_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexandra.chirita98/Documents/project_ufcache/project_ufcache.ip_user_files/bd/design_ufcache/ip/design_ufcache_C_2_0/sim/design_ufcache_C_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_ufcache_C_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexandra.chirita98/Documents/project_ufcache/project_ufcache.ip_user_files/bd/design_ufcache/ip/design_ufcache_C_3_0/sim/design_ufcache_C_3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_ufcache_C_3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexandra.chirita98/Documents/project_ufcache/project_ufcache.srcs/sources_1/bd/design_ufcache/hdl/design_ufcache_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_ufcache_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexandra.chirita98/Documents/project_ufcache/project_ufcache.srcs/sim_1/imports/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
