0.7
2020.2
Nov 18 2020
09:47:47
E:/STM32SSC/FPGA/Code/4_Full_Adder_Demo/4_Full_Adder_Demo.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,,,,,,,
E:/STM32SSC/FPGA/Code/4_Full_Adder_Demo/4_Full_Adder_Demo.srcs/sim_1/new/full_adder_test.v,1716391807,verilog,,,,tb_full_adder,,,,,,,,
E:/STM32SSC/FPGA/Code/4_Full_Adder_Demo/4_Full_Adder_Demo.srcs/sources_1/new/full_adder.v,1716391914,verilog,,E:/STM32SSC/FPGA/Code/4_Full_Adder_Demo/4_Full_Adder_Demo.srcs/sim_1/new/full_adder_test.v,,full_adder,,,,,,,,
