{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II " "Info: Running Quartus II TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 04 06:45:51 2014 " "Info: Processing started: Sat Jan 04 06:45:51 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta WH4574_MOUSE_CONNECT -c WH4574_MOUSE_CONNECT " "Info: Command: quartus_sta WH4574_MOUSE_CONNECT -c WH4574_MOUSE_CONNECT" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info: Core supply voltage is 1.2V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "WH4574_MOUSE_CONNECT.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'WH4574_MOUSE_CONNECT.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "Info: No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 0 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Info: Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name WH4574_DIV4K:inst5\|COUNT2 WH4574_DIV4K:inst5\|COUNT2 " "Info: create_clock -period 1.000 -name WH4574_DIV4K:inst5\|COUNT2 WH4574_DIV4K:inst5\|COUNT2" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name WH4574_DIV4K:inst5\|Q1 WH4574_DIV4K:inst5\|Q1 " "Info: create_clock -period 1.000 -name WH4574_DIV4K:inst5\|Q1 WH4574_DIV4K:inst5\|Q1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK_50MHZ CLK_50MHZ " "Info: create_clock -period 1.000 -name CLK_50MHZ CLK_50MHZ" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name WH4574_DIV1K:inst4\|COUNT2 WH4574_DIV1K:inst4\|COUNT2 " "Info: create_clock -period 1.000 -name WH4574_DIV1K:inst4\|COUNT2 WH4574_DIV1K:inst4\|COUNT2" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name WH4574_DIV1K:inst4\|CO WH4574_DIV1K:inst4\|CO " "Info: create_clock -period 1.000 -name WH4574_DIV1K:inst4\|CO WH4574_DIV1K:inst4\|CO" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name WH4574_DIV2K_CTRL:inst9\|CO WH4574_DIV2K_CTRL:inst9\|CO " "Info: create_clock -period 1.000 -name WH4574_DIV2K_CTRL:inst9\|CO WH4574_DIV2K_CTRL:inst9\|CO" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Critical Warning: The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "WH4574_DIV4K:inst5\|COUNT2 (Rise) WH4574_DIV4K:inst5\|COUNT2 (Rise) setup and hold " "Critical Warning: From WH4574_DIV4K:inst5\|COUNT2 (Rise) to WH4574_DIV4K:inst5\|COUNT2 (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "WH4574_DIV4K:inst5\|COUNT2 (Fall) WH4574_DIV4K:inst5\|COUNT2 (Rise) setup and hold " "Critical Warning: From WH4574_DIV4K:inst5\|COUNT2 (Fall) to WH4574_DIV4K:inst5\|COUNT2 (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "WH4574_DIV4K:inst5\|COUNT2 (Rise) WH4574_DIV4K:inst5\|COUNT2 (Fall) setup and hold " "Critical Warning: From WH4574_DIV4K:inst5\|COUNT2 (Rise) to WH4574_DIV4K:inst5\|COUNT2 (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "WH4574_DIV4K:inst5\|COUNT2 (Fall) WH4574_DIV4K:inst5\|COUNT2 (Fall) setup and hold " "Critical Warning: From WH4574_DIV4K:inst5\|COUNT2 (Fall) to WH4574_DIV4K:inst5\|COUNT2 (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "WH4574_DIV4K:inst5\|COUNT2 (Rise) WH4574_DIV4K:inst5\|Q1 (Rise) setup and hold " "Critical Warning: From WH4574_DIV4K:inst5\|COUNT2 (Rise) to WH4574_DIV4K:inst5\|Q1 (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "WH4574_DIV4K:inst5\|COUNT2 (Fall) WH4574_DIV4K:inst5\|Q1 (Rise) setup and hold " "Critical Warning: From WH4574_DIV4K:inst5\|COUNT2 (Fall) to WH4574_DIV4K:inst5\|Q1 (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK_50MHZ (Rise) WH4574_DIV4K:inst5\|Q1 (Rise) setup and hold " "Critical Warning: From CLK_50MHZ (Rise) to WH4574_DIV4K:inst5\|Q1 (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK_50MHZ (Rise) WH4574_DIV4K:inst5\|Q1 (Fall) setup and hold " "Critical Warning: From CLK_50MHZ (Rise) to WH4574_DIV4K:inst5\|Q1 (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK_50MHZ (Rise) CLK_50MHZ (Rise) setup and hold " "Critical Warning: From CLK_50MHZ (Rise) to CLK_50MHZ (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "WH4574_DIV1K:inst4\|COUNT2 (Rise) WH4574_DIV1K:inst4\|COUNT2 (Rise) setup and hold " "Critical Warning: From WH4574_DIV1K:inst4\|COUNT2 (Rise) to WH4574_DIV1K:inst4\|COUNT2 (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "WH4574_DIV1K:inst4\|COUNT2 (Fall) WH4574_DIV1K:inst4\|COUNT2 (Rise) setup and hold " "Critical Warning: From WH4574_DIV1K:inst4\|COUNT2 (Fall) to WH4574_DIV1K:inst4\|COUNT2 (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "WH4574_DIV1K:inst4\|COUNT2 (Rise) WH4574_DIV1K:inst4\|COUNT2 (Fall) setup and hold " "Critical Warning: From WH4574_DIV1K:inst4\|COUNT2 (Rise) to WH4574_DIV1K:inst4\|COUNT2 (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "WH4574_DIV1K:inst4\|COUNT2 (Fall) WH4574_DIV1K:inst4\|COUNT2 (Fall) setup and hold " "Critical Warning: From WH4574_DIV1K:inst4\|COUNT2 (Fall) to WH4574_DIV1K:inst4\|COUNT2 (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK_50MHZ (Rise) WH4574_DIV1K:inst4\|CO (Rise) setup and hold " "Critical Warning: From CLK_50MHZ (Rise) to WH4574_DIV1K:inst4\|CO (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "WH4574_DIV1K:inst4\|COUNT2 (Rise) WH4574_DIV1K:inst4\|CO (Rise) setup and hold " "Critical Warning: From WH4574_DIV1K:inst4\|COUNT2 (Rise) to WH4574_DIV1K:inst4\|CO (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "WH4574_DIV1K:inst4\|COUNT2 (Fall) WH4574_DIV1K:inst4\|CO (Rise) setup and hold " "Critical Warning: From WH4574_DIV1K:inst4\|COUNT2 (Fall) to WH4574_DIV1K:inst4\|CO (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK_50MHZ (Rise) WH4574_DIV1K:inst4\|CO (Fall) setup and hold " "Critical Warning: From CLK_50MHZ (Rise) to WH4574_DIV1K:inst4\|CO (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK_50MHZ (Rise) WH4574_DIV2K_CTRL:inst9\|CO (Rise) setup and hold " "Critical Warning: From CLK_50MHZ (Rise) to WH4574_DIV2K_CTRL:inst9\|CO (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "WH4574_DIV2K_CTRL:inst9\|CO (Rise) WH4574_DIV2K_CTRL:inst9\|CO (Rise) setup and hold " "Critical Warning: From WH4574_DIV2K_CTRL:inst9\|CO (Rise) to WH4574_DIV2K_CTRL:inst9\|CO (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK_50MHZ (Rise) WH4574_DIV2K_CTRL:inst9\|CO (Fall) setup and hold " "Critical Warning: From CLK_50MHZ (Rise) to WH4574_DIV2K_CTRL:inst9\|CO (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1}  } {  } 1 0 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.162 " "Info: Worst-case setup slack is -5.162" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.162      -273.067 WH4574_DIV4K:inst5\|COUNT2  " "Info:    -5.162      -273.067 WH4574_DIV4K:inst5\|COUNT2 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.104       -76.326 CLK_50MHZ  " "Info:    -3.104       -76.326 CLK_50MHZ " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.347        -0.462 WH4574_DIV1K:inst4\|COUNT2  " "Info:    -0.347        -0.462 WH4574_DIV1K:inst4\|COUNT2 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.268        -0.268 WH4574_DIV4K:inst5\|Q1  " "Info:    -0.268        -0.268 WH4574_DIV4K:inst5\|Q1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.182        -0.182 WH4574_DIV1K:inst4\|CO  " "Info:    -0.182        -0.182 WH4574_DIV1K:inst4\|CO " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.100         0.000 WH4574_DIV2K_CTRL:inst9\|CO  " "Info:     0.100         0.000 WH4574_DIV2K_CTRL:inst9\|CO " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.130 " "Info: Worst-case hold slack is 0.130" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.130         0.000 WH4574_DIV1K:inst4\|CO  " "Info:     0.130         0.000 WH4574_DIV1K:inst4\|CO " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.231         0.000 WH4574_DIV4K:inst5\|Q1  " "Info:     0.231         0.000 WH4574_DIV4K:inst5\|Q1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453         0.000 WH4574_DIV4K:inst5\|COUNT2  " "Info:     0.453         0.000 WH4574_DIV4K:inst5\|COUNT2 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.454         0.000 WH4574_DIV1K:inst4\|COUNT2  " "Info:     0.454         0.000 WH4574_DIV1K:inst4\|COUNT2 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.483         0.000 WH4574_DIV2K_CTRL:inst9\|CO  " "Info:     0.483         0.000 WH4574_DIV2K_CTRL:inst9\|CO " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.746         0.000 CLK_50MHZ  " "Info:     0.746         0.000 CLK_50MHZ " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "recovery " "Info: No recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "removal " "Info: No removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_MIN_PULSE_WIDTH_TIMING_NOT_MET" "" "Critical Warning: Found minimum pulse width or period violations. See Report Minimum Pulse Width for details." {  } {  } 1 0 "Found minimum pulse width or period violations. See Report Minimum Pulse Width for details." 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_HAS_DISABLED_SETTINGS" "" "Info: The Metastability Analysis global option is set to OFF." {  } {  } 0 0 "The Metastability Analysis global option is set to OFF." 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_IS_EMPTY" "" "Info: No synchronizer chains to report." {  } {  } 0 0 "No synchronizer chains to report." 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Critical Warning: The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "WH4574_DIV4K:inst5\|COUNT2 (Rise) WH4574_DIV4K:inst5\|COUNT2 (Rise) setup and hold " "Critical Warning: From WH4574_DIV4K:inst5\|COUNT2 (Rise) to WH4574_DIV4K:inst5\|COUNT2 (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "WH4574_DIV4K:inst5\|COUNT2 (Fall) WH4574_DIV4K:inst5\|COUNT2 (Rise) setup and hold " "Critical Warning: From WH4574_DIV4K:inst5\|COUNT2 (Fall) to WH4574_DIV4K:inst5\|COUNT2 (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "WH4574_DIV4K:inst5\|COUNT2 (Rise) WH4574_DIV4K:inst5\|COUNT2 (Fall) setup and hold " "Critical Warning: From WH4574_DIV4K:inst5\|COUNT2 (Rise) to WH4574_DIV4K:inst5\|COUNT2 (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "WH4574_DIV4K:inst5\|COUNT2 (Fall) WH4574_DIV4K:inst5\|COUNT2 (Fall) setup and hold " "Critical Warning: From WH4574_DIV4K:inst5\|COUNT2 (Fall) to WH4574_DIV4K:inst5\|COUNT2 (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "WH4574_DIV4K:inst5\|COUNT2 (Rise) WH4574_DIV4K:inst5\|Q1 (Rise) setup and hold " "Critical Warning: From WH4574_DIV4K:inst5\|COUNT2 (Rise) to WH4574_DIV4K:inst5\|Q1 (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "WH4574_DIV4K:inst5\|COUNT2 (Fall) WH4574_DIV4K:inst5\|Q1 (Rise) setup and hold " "Critical Warning: From WH4574_DIV4K:inst5\|COUNT2 (Fall) to WH4574_DIV4K:inst5\|Q1 (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK_50MHZ (Rise) WH4574_DIV4K:inst5\|Q1 (Rise) setup and hold " "Critical Warning: From CLK_50MHZ (Rise) to WH4574_DIV4K:inst5\|Q1 (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK_50MHZ (Rise) WH4574_DIV4K:inst5\|Q1 (Fall) setup and hold " "Critical Warning: From CLK_50MHZ (Rise) to WH4574_DIV4K:inst5\|Q1 (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK_50MHZ (Rise) CLK_50MHZ (Rise) setup and hold " "Critical Warning: From CLK_50MHZ (Rise) to CLK_50MHZ (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "WH4574_DIV1K:inst4\|COUNT2 (Rise) WH4574_DIV1K:inst4\|COUNT2 (Rise) setup and hold " "Critical Warning: From WH4574_DIV1K:inst4\|COUNT2 (Rise) to WH4574_DIV1K:inst4\|COUNT2 (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "WH4574_DIV1K:inst4\|COUNT2 (Fall) WH4574_DIV1K:inst4\|COUNT2 (Rise) setup and hold " "Critical Warning: From WH4574_DIV1K:inst4\|COUNT2 (Fall) to WH4574_DIV1K:inst4\|COUNT2 (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "WH4574_DIV1K:inst4\|COUNT2 (Rise) WH4574_DIV1K:inst4\|COUNT2 (Fall) setup and hold " "Critical Warning: From WH4574_DIV1K:inst4\|COUNT2 (Rise) to WH4574_DIV1K:inst4\|COUNT2 (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "WH4574_DIV1K:inst4\|COUNT2 (Fall) WH4574_DIV1K:inst4\|COUNT2 (Fall) setup and hold " "Critical Warning: From WH4574_DIV1K:inst4\|COUNT2 (Fall) to WH4574_DIV1K:inst4\|COUNT2 (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK_50MHZ (Rise) WH4574_DIV1K:inst4\|CO (Rise) setup and hold " "Critical Warning: From CLK_50MHZ (Rise) to WH4574_DIV1K:inst4\|CO (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "WH4574_DIV1K:inst4\|COUNT2 (Rise) WH4574_DIV1K:inst4\|CO (Rise) setup and hold " "Critical Warning: From WH4574_DIV1K:inst4\|COUNT2 (Rise) to WH4574_DIV1K:inst4\|CO (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "WH4574_DIV1K:inst4\|COUNT2 (Fall) WH4574_DIV1K:inst4\|CO (Rise) setup and hold " "Critical Warning: From WH4574_DIV1K:inst4\|COUNT2 (Fall) to WH4574_DIV1K:inst4\|CO (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK_50MHZ (Rise) WH4574_DIV1K:inst4\|CO (Fall) setup and hold " "Critical Warning: From CLK_50MHZ (Rise) to WH4574_DIV1K:inst4\|CO (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK_50MHZ (Rise) WH4574_DIV2K_CTRL:inst9\|CO (Rise) setup and hold " "Critical Warning: From CLK_50MHZ (Rise) to WH4574_DIV2K_CTRL:inst9\|CO (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "WH4574_DIV2K_CTRL:inst9\|CO (Rise) WH4574_DIV2K_CTRL:inst9\|CO (Rise) setup and hold " "Critical Warning: From WH4574_DIV2K_CTRL:inst9\|CO (Rise) to WH4574_DIV2K_CTRL:inst9\|CO (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK_50MHZ (Rise) WH4574_DIV2K_CTRL:inst9\|CO (Fall) setup and hold " "Critical Warning: From CLK_50MHZ (Rise) to WH4574_DIV2K_CTRL:inst9\|CO (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1}  } {  } 1 0 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.715 " "Info: Worst-case setup slack is -4.715" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.715      -252.345 WH4574_DIV4K:inst5\|COUNT2  " "Info:    -4.715      -252.345 WH4574_DIV4K:inst5\|COUNT2 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.783       -68.502 CLK_50MHZ  " "Info:    -2.783       -68.502 CLK_50MHZ " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.207        -0.207 WH4574_DIV1K:inst4\|COUNT2  " "Info:    -0.207        -0.207 WH4574_DIV1K:inst4\|COUNT2 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.199        -0.199 WH4574_DIV4K:inst5\|Q1  " "Info:    -0.199        -0.199 WH4574_DIV4K:inst5\|Q1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.129        -0.129 WH4574_DIV1K:inst4\|CO  " "Info:    -0.129        -0.129 WH4574_DIV1K:inst4\|CO " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.195         0.000 WH4574_DIV2K_CTRL:inst9\|CO  " "Info:     0.195         0.000 WH4574_DIV2K_CTRL:inst9\|CO " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.107 " "Info: Worst-case hold slack is 0.107" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.107         0.000 WH4574_DIV1K:inst4\|CO  " "Info:     0.107         0.000 WH4574_DIV1K:inst4\|CO " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.204         0.000 WH4574_DIV4K:inst5\|Q1  " "Info:     0.204         0.000 WH4574_DIV4K:inst5\|Q1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402         0.000 WH4574_DIV1K:inst4\|COUNT2  " "Info:     0.402         0.000 WH4574_DIV1K:inst4\|COUNT2 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402         0.000 WH4574_DIV4K:inst5\|COUNT2  " "Info:     0.402         0.000 WH4574_DIV4K:inst5\|COUNT2 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.432         0.000 WH4574_DIV2K_CTRL:inst9\|CO  " "Info:     0.432         0.000 WH4574_DIV2K_CTRL:inst9\|CO " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.693         0.000 CLK_50MHZ  " "Info:     0.693         0.000 CLK_50MHZ " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "recovery " "Info: No recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "removal " "Info: No removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_MIN_PULSE_WIDTH_TIMING_NOT_MET" "" "Critical Warning: Found minimum pulse width or period violations. See Report Minimum Pulse Width for details." {  } {  } 1 0 "Found minimum pulse width or period violations. See Report Minimum Pulse Width for details." 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_HAS_DISABLED_SETTINGS" "" "Info: The Metastability Analysis global option is set to OFF." {  } {  } 0 0 "The Metastability Analysis global option is set to OFF." 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_IS_EMPTY" "" "Info: No synchronizer chains to report." {  } {  } 0 0 "No synchronizer chains to report." 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Critical Warning: The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "WH4574_DIV4K:inst5\|COUNT2 (Rise) WH4574_DIV4K:inst5\|COUNT2 (Rise) setup and hold " "Critical Warning: From WH4574_DIV4K:inst5\|COUNT2 (Rise) to WH4574_DIV4K:inst5\|COUNT2 (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "WH4574_DIV4K:inst5\|COUNT2 (Fall) WH4574_DIV4K:inst5\|COUNT2 (Rise) setup and hold " "Critical Warning: From WH4574_DIV4K:inst5\|COUNT2 (Fall) to WH4574_DIV4K:inst5\|COUNT2 (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "WH4574_DIV4K:inst5\|COUNT2 (Rise) WH4574_DIV4K:inst5\|COUNT2 (Fall) setup and hold " "Critical Warning: From WH4574_DIV4K:inst5\|COUNT2 (Rise) to WH4574_DIV4K:inst5\|COUNT2 (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "WH4574_DIV4K:inst5\|COUNT2 (Fall) WH4574_DIV4K:inst5\|COUNT2 (Fall) setup and hold " "Critical Warning: From WH4574_DIV4K:inst5\|COUNT2 (Fall) to WH4574_DIV4K:inst5\|COUNT2 (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "WH4574_DIV4K:inst5\|COUNT2 (Rise) WH4574_DIV4K:inst5\|Q1 (Rise) setup and hold " "Critical Warning: From WH4574_DIV4K:inst5\|COUNT2 (Rise) to WH4574_DIV4K:inst5\|Q1 (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "WH4574_DIV4K:inst5\|COUNT2 (Fall) WH4574_DIV4K:inst5\|Q1 (Rise) setup and hold " "Critical Warning: From WH4574_DIV4K:inst5\|COUNT2 (Fall) to WH4574_DIV4K:inst5\|Q1 (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK_50MHZ (Rise) WH4574_DIV4K:inst5\|Q1 (Rise) setup and hold " "Critical Warning: From CLK_50MHZ (Rise) to WH4574_DIV4K:inst5\|Q1 (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK_50MHZ (Rise) WH4574_DIV4K:inst5\|Q1 (Fall) setup and hold " "Critical Warning: From CLK_50MHZ (Rise) to WH4574_DIV4K:inst5\|Q1 (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK_50MHZ (Rise) CLK_50MHZ (Rise) setup and hold " "Critical Warning: From CLK_50MHZ (Rise) to CLK_50MHZ (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "WH4574_DIV1K:inst4\|COUNT2 (Rise) WH4574_DIV1K:inst4\|COUNT2 (Rise) setup and hold " "Critical Warning: From WH4574_DIV1K:inst4\|COUNT2 (Rise) to WH4574_DIV1K:inst4\|COUNT2 (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "WH4574_DIV1K:inst4\|COUNT2 (Fall) WH4574_DIV1K:inst4\|COUNT2 (Rise) setup and hold " "Critical Warning: From WH4574_DIV1K:inst4\|COUNT2 (Fall) to WH4574_DIV1K:inst4\|COUNT2 (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "WH4574_DIV1K:inst4\|COUNT2 (Rise) WH4574_DIV1K:inst4\|COUNT2 (Fall) setup and hold " "Critical Warning: From WH4574_DIV1K:inst4\|COUNT2 (Rise) to WH4574_DIV1K:inst4\|COUNT2 (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "WH4574_DIV1K:inst4\|COUNT2 (Fall) WH4574_DIV1K:inst4\|COUNT2 (Fall) setup and hold " "Critical Warning: From WH4574_DIV1K:inst4\|COUNT2 (Fall) to WH4574_DIV1K:inst4\|COUNT2 (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK_50MHZ (Rise) WH4574_DIV1K:inst4\|CO (Rise) setup and hold " "Critical Warning: From CLK_50MHZ (Rise) to WH4574_DIV1K:inst4\|CO (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "WH4574_DIV1K:inst4\|COUNT2 (Rise) WH4574_DIV1K:inst4\|CO (Rise) setup and hold " "Critical Warning: From WH4574_DIV1K:inst4\|COUNT2 (Rise) to WH4574_DIV1K:inst4\|CO (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "WH4574_DIV1K:inst4\|COUNT2 (Fall) WH4574_DIV1K:inst4\|CO (Rise) setup and hold " "Critical Warning: From WH4574_DIV1K:inst4\|COUNT2 (Fall) to WH4574_DIV1K:inst4\|CO (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK_50MHZ (Rise) WH4574_DIV1K:inst4\|CO (Fall) setup and hold " "Critical Warning: From CLK_50MHZ (Rise) to WH4574_DIV1K:inst4\|CO (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK_50MHZ (Rise) WH4574_DIV2K_CTRL:inst9\|CO (Rise) setup and hold " "Critical Warning: From CLK_50MHZ (Rise) to WH4574_DIV2K_CTRL:inst9\|CO (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "WH4574_DIV2K_CTRL:inst9\|CO (Rise) WH4574_DIV2K_CTRL:inst9\|CO (Rise) setup and hold " "Critical Warning: From WH4574_DIV2K_CTRL:inst9\|CO (Rise) to WH4574_DIV2K_CTRL:inst9\|CO (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK_50MHZ (Rise) WH4574_DIV2K_CTRL:inst9\|CO (Fall) setup and hold " "Critical Warning: From CLK_50MHZ (Rise) to WH4574_DIV2K_CTRL:inst9\|CO (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1}  } {  } 1 0 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.618 " "Info: Worst-case setup slack is -1.618" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.618       -73.222 WH4574_DIV4K:inst5\|COUNT2  " "Info:    -1.618       -73.222 WH4574_DIV4K:inst5\|COUNT2 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.709       -11.993 CLK_50MHZ  " "Info:    -0.709       -11.993 CLK_50MHZ " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.188         0.000 WH4574_DIV4K:inst5\|Q1  " "Info:     0.188         0.000 WH4574_DIV4K:inst5\|Q1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.237         0.000 WH4574_DIV1K:inst4\|CO  " "Info:     0.237         0.000 WH4574_DIV1K:inst4\|CO " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.421         0.000 WH4574_DIV1K:inst4\|COUNT2  " "Info:     0.421         0.000 WH4574_DIV1K:inst4\|COUNT2 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.620         0.000 WH4574_DIV2K_CTRL:inst9\|CO  " "Info:     0.620         0.000 WH4574_DIV2K_CTRL:inst9\|CO " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.057 " "Info: Worst-case hold slack is 0.057" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.057         0.000 WH4574_DIV1K:inst4\|CO  " "Info:     0.057         0.000 WH4574_DIV1K:inst4\|CO " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.119         0.000 WH4574_DIV4K:inst5\|Q1  " "Info:     0.119         0.000 WH4574_DIV4K:inst5\|Q1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.184         0.000 WH4574_DIV4K:inst5\|COUNT2  " "Info:     0.184         0.000 WH4574_DIV4K:inst5\|COUNT2 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187         0.000 WH4574_DIV1K:inst4\|COUNT2  " "Info:     0.187         0.000 WH4574_DIV1K:inst4\|COUNT2 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.202         0.000 WH4574_DIV2K_CTRL:inst9\|CO  " "Info:     0.202         0.000 WH4574_DIV2K_CTRL:inst9\|CO " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.298         0.000 CLK_50MHZ  " "Info:     0.298         0.000 CLK_50MHZ " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "recovery " "Info: No recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "removal " "Info: No removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_MIN_PULSE_WIDTH_TIMING_NOT_MET" "" "Critical Warning: Found minimum pulse width or period violations. See Report Minimum Pulse Width for details." {  } {  } 1 0 "Found minimum pulse width or period violations. See Report Minimum Pulse Width for details." 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_HAS_DISABLED_SETTINGS" "" "Info: The Metastability Analysis global option is set to OFF." {  } {  } 0 0 "The Metastability Analysis global option is set to OFF." 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_IS_EMPTY" "" "Info: No synchronizer chains to report." {  } {  } 0 0 "No synchronizer chains to report." 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Info: Design is not fully constrained for setup requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Info: Design is not fully constrained for hold requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 70 s Quartus II " "Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 70 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "251 " "Info: Peak virtual memory: 251 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 04 06:45:59 2014 " "Info: Processing ended: Sat Jan 04 06:45:59 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Info: Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
