<stg><name>conv_ref</name>


<trans_list>

<trans id="370" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="371" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="376" from="2" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="372" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="375" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="373" from="4" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="374" from="4" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="377" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="384" from="5" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="378" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="383" from="6" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="379" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="382" from="7" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="381" from="8" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="410" from="9" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="411" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="403" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="404" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="405" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="406" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="407" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="408" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="409" from="16" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit:0  call void (...)* @_ssdm_op_SpecBitsMap([1228800 x i8]* %image_V), !map !114

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit:1  call void (...)* @_ssdm_op_SpecBitsMap([648 x i8]* %weights_V), !map !121

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit:2  call void (...)* @_ssdm_op_SpecBitsMap([9830400 x i8]* %output_conv_V), !map !127

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit:3  call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @conv_ref_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="8" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit:4  %image_padded_V = alloca [1236492 x i8], align 1

]]></Node>
<StgValue><ssdm name="image_padded_V"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="21" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit:5  %image_padded_V_addr = getelementptr [1236492 x i8]* %image_padded_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="image_padded_V_addr"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="8" op_1_bw="21">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit:6  store i8 0, i8* %image_padded_V_addr, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit:7  br label %.preheader311

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader311:0  %m = phi i2 [ %m_1, %1 ], [ 0, %_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit ]

]]></Node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader311:1  %exitcond1 = icmp eq i2 %m, -1

]]></Node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader311:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader311:3  %m_1 = add i2 %m, 1

]]></Node>
<StgValue><ssdm name="m_1"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader311:4  br i1 %exitcond1, label %.preheader309.preheader, label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str31) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str31)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="22" op_0_bw="2">
<![CDATA[
:2  %tmp_cast = zext i2 %m to i22

]]></Node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %.loopexit38

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0">
<![CDATA[
.preheader309.preheader:0  br label %.preheader309

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
.loopexit38:0  %i = phi i10 [ 0, %0 ], [ %i_2, %.loopexit38.loopexit ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="19" op_0_bw="19" op_1_bw="0">
<![CDATA[
.loopexit38:1  %phi_mul = phi i19 [ 0, %0 ], [ %next_mul, %.loopexit38.loopexit ]

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
.loopexit38:2  %next_mul = add i19 %phi_mul, 642

]]></Node>
<StgValue><ssdm name="next_mul"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.loopexit38:3  %exitcond3 = icmp eq i10 %i, -382

]]></Node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit38:4  %empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 642, i64 642, i64 642)

]]></Node>
<StgValue><ssdm name="empty_5"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.loopexit38:5  %i_2 = add i10 %i, 1

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit38:6  br i1 %exitcond3, label %1, label %.preheader310.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0">
<![CDATA[
.preheader310.preheader:0  br label %.preheader310

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str31, i32 %tmp_9)

]]></Node>
<StgValue><ssdm name="empty_8"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader311

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="46" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
.preheader310:0  %j = phi i10 [ %j_1, %_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit60 ], [ 0, %.preheader310.preheader ]

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader310:1  %exitcond6 = icmp eq i10 %j, -382

]]></Node>
<StgValue><ssdm name="exitcond6"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader310:2  %empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 642, i64 642, i64 642)

]]></Node>
<StgValue><ssdm name="empty_6"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader310:3  %j_1 = add i10 %j, 1

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader310:4  br i1 %exitcond6, label %.loopexit38.loopexit, label %_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit60

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit60:0  call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str132) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="19" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit60:1  %tmp_cast_7 = zext i10 %j to i19

]]></Node>
<StgValue><ssdm name="tmp_cast_7"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit60:2  %tmp_59 = add i19 %tmp_cast_7, %phi_mul

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="22" op_0_bw="19">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit60:3  %tmp_78_cast = zext i19 %tmp_59 to i22

]]></Node>
<StgValue><ssdm name="tmp_78_cast"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="21" op_0_bw="21" op_1_bw="19" op_2_bw="2">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit60:4  %tmp_60 = call i21 @_ssdm_op_BitConcatenate.i21.i19.i2(i19 %tmp_59, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="22" op_0_bw="21">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit60:5  %p_shl_cast = zext i21 %tmp_60 to i22

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit60:6  %tmp_61 = sub i22 %p_shl_cast, %tmp_78_cast

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit60:7  %tmp_62 = add i22 %tmp_cast, %tmp_61

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="22">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit60:8  %tmp_81_cast = zext i22 %tmp_62 to i64

]]></Node>
<StgValue><ssdm name="tmp_81_cast"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="21" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit60:9  %image_padded_V_addr_1 = getelementptr [1236492 x i8]* %image_padded_V, i64 0, i64 %tmp_81_cast

]]></Node>
<StgValue><ssdm name="image_padded_V_addr_1"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="8" op_1_bw="21">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit60:10  store i8 0, i8* %image_padded_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit60:11  br label %.preheader310

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0">
<![CDATA[
.loopexit38.loopexit:0  br label %.loopexit38

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="64" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader309:0  %m5 = phi i2 [ %m_2, %4 ], [ 0, %.preheader309.preheader ]

]]></Node>
<StgValue><ssdm name="m5"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader309:1  %exitcond2 = icmp eq i2 %m5, -1

]]></Node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader309:2  %empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty_9"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader309:3  %m_2 = add i2 %m5, 1

]]></Node>
<StgValue><ssdm name="m_2"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader309:4  br i1 %exitcond2, label %_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit38.preheader, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="69" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str233) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="70" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str233)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="22" op_0_bw="2">
<![CDATA[
:2  %tmp_1_cast = zext i2 %m5 to i22

]]></Node>
<StgValue><ssdm name="tmp_1_cast"/></StgValue>
</operation>

<operation id="72" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="73" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit38.preheader:0  br label %_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit38

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="74" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
.loopexit:0  %i6 = phi i10 [ 0, %2 ], [ %i_1, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="i6"/></StgValue>
</operation>

<operation id="75" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.loopexit:1  %exitcond5 = icmp eq i10 %i6, -384

]]></Node>
<StgValue><ssdm name="exitcond5"/></StgValue>
</operation>

<operation id="76" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:2  %empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 640, i64 640, i64 640)

]]></Node>
<StgValue><ssdm name="empty_10"/></StgValue>
</operation>

<operation id="77" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.loopexit:3  %i_1 = add i10 %i6, 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="78" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:4  br i1 %exitcond5, label %4, label %.preheader308.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="79" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="19" op_0_bw="10">
<![CDATA[
.preheader308.preheader:0  %tmp_7_cast = zext i10 %i_1 to i19

]]></Node>
<StgValue><ssdm name="tmp_7_cast"/></StgValue>
</operation>

<operation id="80" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
.preheader308.preheader:1  %tmp_55 = mul i19 %tmp_7_cast, 642

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="81" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="19" op_0_bw="19" op_1_bw="10" op_2_bw="9">
<![CDATA[
.preheader308.preheader:2  %tmp_56 = call i19 @_ssdm_op_BitConcatenate.i19.i10.i9(i10 %i6, i9 0)

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="82" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="20" op_0_bw="19">
<![CDATA[
.preheader308.preheader:3  %p_shl2_cast = zext i19 %tmp_56 to i20

]]></Node>
<StgValue><ssdm name="p_shl2_cast"/></StgValue>
</operation>

<operation id="83" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="17" op_0_bw="17" op_1_bw="10" op_2_bw="7">
<![CDATA[
.preheader308.preheader:4  %tmp_57 = call i17 @_ssdm_op_BitConcatenate.i17.i10.i7(i10 %i6, i7 0)

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="84" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="20" op_0_bw="17">
<![CDATA[
.preheader308.preheader:5  %p_shl3_cast = zext i17 %tmp_57 to i20

]]></Node>
<StgValue><ssdm name="p_shl3_cast"/></StgValue>
</operation>

<operation id="85" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader308.preheader:6  %tmp_58 = add i20 %p_shl3_cast, %p_shl2_cast

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="86" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0">
<![CDATA[
.preheader308.preheader:7  br label %.preheader308

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="87" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str233, i32 %tmp_4)

]]></Node>
<StgValue><ssdm name="empty_12"/></StgValue>
</operation>

<operation id="88" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader309

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="89" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
.preheader308:0  %j7 = phi i10 [ %j_2, %3 ], [ 0, %.preheader308.preheader ]

]]></Node>
<StgValue><ssdm name="j7"/></StgValue>
</operation>

<operation id="90" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader308:1  %exitcond8 = icmp eq i10 %j7, -384

]]></Node>
<StgValue><ssdm name="exitcond8"/></StgValue>
</operation>

<operation id="91" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader308:2  %empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 640, i64 640, i64 640)

]]></Node>
<StgValue><ssdm name="empty_11"/></StgValue>
</operation>

<operation id="92" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader308:3  %j_2 = add i10 %j7, 1

]]></Node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="93" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader308:4  br i1 %exitcond8, label %.loopexit.loopexit, label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="94" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="19" op_0_bw="10">
<![CDATA[
:1  %tmp_5_cast = zext i10 %j_2 to i19

]]></Node>
<StgValue><ssdm name="tmp_5_cast"/></StgValue>
</operation>

<operation id="95" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:2  %tmp_63 = add i19 %tmp_5_cast, %tmp_55

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="96" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="22" op_0_bw="19">
<![CDATA[
:3  %tmp_83_cast = zext i19 %tmp_63 to i22

]]></Node>
<StgValue><ssdm name="tmp_83_cast"/></StgValue>
</operation>

<operation id="97" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="21" op_0_bw="21" op_1_bw="19" op_2_bw="2">
<![CDATA[
:4  %tmp_64 = call i21 @_ssdm_op_BitConcatenate.i21.i19.i2(i19 %tmp_63, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="98" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="22" op_0_bw="21">
<![CDATA[
:5  %p_shl5_cast = zext i21 %tmp_64 to i22

]]></Node>
<StgValue><ssdm name="p_shl5_cast"/></StgValue>
</operation>

<operation id="99" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
:6  %tmp_65 = sub i22 %p_shl5_cast, %tmp_83_cast

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="100" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
:7  %tmp_66 = add i22 %tmp_1_cast, %tmp_65

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="101" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="20" op_0_bw="10">
<![CDATA[
:10  %tmp_6_cast = zext i10 %j7 to i20

]]></Node>
<StgValue><ssdm name="tmp_6_cast"/></StgValue>
</operation>

<operation id="102" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
:11  %tmp_67 = add i20 %tmp_6_cast, %tmp_58

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="103" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="22" op_0_bw="20">
<![CDATA[
:12  %tmp_87_cast = zext i20 %tmp_67 to i22

]]></Node>
<StgValue><ssdm name="tmp_87_cast"/></StgValue>
</operation>

<operation id="104" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="22" op_0_bw="22" op_1_bw="20" op_2_bw="2">
<![CDATA[
:13  %p_shl4_cast = call i22 @_ssdm_op_BitConcatenate.i22.i20.i2(i20 %tmp_67, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl4_cast"/></StgValue>
</operation>

<operation id="105" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
:14  %tmp_68 = sub i22 %p_shl4_cast, %tmp_87_cast

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="106" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
:15  %tmp_69 = add i22 %tmp_1_cast, %tmp_68

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="107" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="22">
<![CDATA[
:16  %tmp_90_cast = zext i22 %tmp_69 to i64

]]></Node>
<StgValue><ssdm name="tmp_90_cast"/></StgValue>
</operation>

<operation id="108" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="21" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %image_V_addr = getelementptr [1228800 x i8]* %image_V, i64 0, i64 %tmp_90_cast

]]></Node>
<StgValue><ssdm name="image_V_addr"/></StgValue>
</operation>

<operation id="109" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="8" op_0_bw="21">
<![CDATA[
:18  %image_V_load = load i8* %image_V_addr, align 1

]]></Node>
<StgValue><ssdm name="image_V_load"/></StgValue>
</operation>

<operation id="110" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="111" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str334) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="112" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="22">
<![CDATA[
:8  %tmp_86_cast = zext i22 %tmp_66 to i64

]]></Node>
<StgValue><ssdm name="tmp_86_cast"/></StgValue>
</operation>

<operation id="113" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="21" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %image_padded_V_addr_2 = getelementptr [1236492 x i8]* %image_padded_V, i64 0, i64 %tmp_86_cast

]]></Node>
<StgValue><ssdm name="image_padded_V_addr_2"/></StgValue>
</operation>

<operation id="114" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="8" op_0_bw="21">
<![CDATA[
:18  %image_V_load = load i8* %image_V_addr, align 1

]]></Node>
<StgValue><ssdm name="image_V_load"/></StgValue>
</operation>

<operation id="115" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="8" op_1_bw="21">
<![CDATA[
:19  store i8 %image_V_load, i8* %image_padded_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="116" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0">
<![CDATA[
:20  br label %.preheader308

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="117" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="25" op_0_bw="25" op_1_bw="0">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit38:0  %indvar_flatten1 = phi i25 [ %indvar_flatten_next2, %ifFalse ], [ 0, %_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit38.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten1"/></StgValue>
</operation>

<operation id="118" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit38:1  %p = phi i5 [ %tmp_4_mid2_v, %ifFalse ], [ 0, %_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit38.preheader ]

]]></Node>
<StgValue><ssdm name="p"/></StgValue>
</operation>

<operation id="119" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="21" op_0_bw="21" op_1_bw="0">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit38:2  %indvar_flatten2 = phi i21 [ %indvar_flatten_next1, %ifFalse ], [ 0, %_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit38.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten2"/></StgValue>
</operation>

<operation id="120" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit38:3  %i8 = phi i10 [ %tmp_2_mid2, %ifFalse ], [ 0, %_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit38.preheader ]

]]></Node>
<StgValue><ssdm name="i8"/></StgValue>
</operation>

<operation id="121" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit38:4  %indvar_flatten = phi i12 [ %indvar_flatten_next, %ifFalse ], [ 0, %_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit38.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="122" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit38:5  %j9 = phi i10 [ %tmp_15_mid2, %ifFalse ], [ 0, %_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit38.preheader ]

]]></Node>
<StgValue><ssdm name="j9"/></StgValue>
</operation>

<operation id="123" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit38:6  %p_Val2_1 = phi i8 [ %sum_V_2_2, %ifFalse ], [ 0, %_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit38.preheader ]

]]></Node>
<StgValue><ssdm name="p_Val2_1"/></StgValue>
</operation>

<operation id="124" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit38:7  %r = phi i2 [ %r_1, %ifFalse ], [ 0, %_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit38.preheader ]

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="125" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit38:8  %j_3 = add i10 %j9, 1

]]></Node>
<StgValue><ssdm name="j_3"/></StgValue>
</operation>

<operation id="126" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit38:9  %tmp_14_2 = add i10 %j9, 2

]]></Node>
<StgValue><ssdm name="tmp_14_2"/></StgValue>
</operation>

<operation id="127" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit38:10  %exitcond_flatten2 = icmp eq i25 %indvar_flatten1, -4063232

]]></Node>
<StgValue><ssdm name="exitcond_flatten2"/></StgValue>
</operation>

<operation id="128" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit38:11  %empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 29491200, i64 29491200, i64 29491200)

]]></Node>
<StgValue><ssdm name="empty_13"/></StgValue>
</operation>

<operation id="129" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit38:12  %indvar_flatten_next2 = add i25 %indvar_flatten1, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next2"/></StgValue>
</operation>

<operation id="130" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit38:13  br i1 %exitcond_flatten2, label %5, label %_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="131" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:0  %p_1 = add i5 1, %p

]]></Node>
<StgValue><ssdm name="p_1"/></StgValue>
</operation>

<operation id="132" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:2  %exitcond_flatten = icmp eq i21 %indvar_flatten2, -868352

]]></Node>
<StgValue><ssdm name="exitcond_flatten"/></StgValue>
</operation>

<operation id="133" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:3  %i8_mid = select i1 %exitcond_flatten, i10 0, i10 %i8

]]></Node>
<StgValue><ssdm name="i8_mid"/></StgValue>
</operation>

<operation id="134" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:4  %tmp_4_mid2_v = select i1 %exitcond_flatten, i5 %p_1, i5 %p

]]></Node>
<StgValue><ssdm name="tmp_4_mid2_v"/></StgValue>
</operation>

<operation id="135" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="10" op_0_bw="5">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:5  %tmp_4_mid2_cast1 = zext i5 %tmp_4_mid2_v to i10

]]></Node>
<StgValue><ssdm name="tmp_4_mid2_cast1"/></StgValue>
</operation>

<operation id="136" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="25" op_0_bw="5">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:6  %tmp_4_mid2_cast = zext i5 %tmp_4_mid2_v to i25

]]></Node>
<StgValue><ssdm name="tmp_4_mid2_cast"/></StgValue>
</operation>

<operation id="137" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:7  %not_exitcond_flatten = xor i1 %exitcond_flatten, true

]]></Node>
<StgValue><ssdm name="not_exitcond_flatten"/></StgValue>
</operation>

<operation id="138" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:8  %exitcond = icmp eq i2 %r, -1

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="139" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:9  %exitcond_mid = and i1 %exitcond, %not_exitcond_flatten

]]></Node>
<StgValue><ssdm name="exitcond_mid"/></StgValue>
</operation>

<operation id="140" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:10  %exitcond_flatten1 = icmp eq i12 %indvar_flatten, 1920

]]></Node>
<StgValue><ssdm name="exitcond_flatten1"/></StgValue>
</operation>

<operation id="141" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:11  %exitcond_flatten_mid = and i1 %exitcond_flatten1, %not_exitcond_flatten

]]></Node>
<StgValue><ssdm name="exitcond_flatten_mid"/></StgValue>
</operation>

<operation id="142" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:12  %i_3 = add i10 1, %i8_mid

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="143" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:14  %tmp_s = or i1 %exitcond_flatten_mid, %exitcond_flatten

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="144" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:15  %j9_mid = select i1 %tmp_s, i10 0, i10 %j9

]]></Node>
<StgValue><ssdm name="j9_mid"/></StgValue>
</operation>

<operation id="145" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:16  %tmp_2_mid2 = select i1 %exitcond_flatten_mid, i10 %i_3, i10 %i8_mid

]]></Node>
<StgValue><ssdm name="tmp_2_mid2"/></StgValue>
</operation>

<operation id="146" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="19" op_0_bw="19" op_1_bw="10" op_2_bw="9">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:17  %tmp = call i19 @_ssdm_op_BitConcatenate.i19.i10.i9(i10 %tmp_2_mid2, i9 0)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="147" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="19">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:18  %p_shl1 = zext i19 %tmp to i64

]]></Node>
<StgValue><ssdm name="p_shl1"/></StgValue>
</operation>

<operation id="148" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="17" op_0_bw="17" op_1_bw="10" op_2_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:19  %tmp_1 = call i17 @_ssdm_op_BitConcatenate.i17.i10.i7(i10 %tmp_2_mid2, i7 0)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="149" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="17">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:20  %p_shl = zext i17 %tmp_1 to i64

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="150" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:21  %tmp_2 = add i64 %p_shl1, %p_shl

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="151" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:24  %exitcond_flatten_not = xor i1 %exitcond_flatten1, true

]]></Node>
<StgValue><ssdm name="exitcond_flatten_not"/></StgValue>
</operation>

<operation id="152" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:25  %not_exitcond_flatten_1 = or i1 %exitcond_flatten, %exitcond_flatten_not

]]></Node>
<StgValue><ssdm name="not_exitcond_flatten_1"/></StgValue>
</operation>

<operation id="153" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:26  %exitcond_mid1 = and i1 %exitcond_mid, %not_exitcond_flatten_1

]]></Node>
<StgValue><ssdm name="exitcond_mid1"/></StgValue>
</operation>

<operation id="154" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:27  %j_3_dup = add i10 1, %j9_mid

]]></Node>
<StgValue><ssdm name="j_3_dup"/></StgValue>
</operation>

<operation id="155" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:29  %tmp_3 = or i1 %exitcond_mid1, %exitcond_flatten_mid

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="156" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:30  %tmp_5 = or i1 %tmp_3, %exitcond_flatten

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="157" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:31  %r_mid2 = select i1 %tmp_5, i2 0, i2 %r

]]></Node>
<StgValue><ssdm name="r_mid2"/></StgValue>
</operation>

<operation id="158" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:32  %tmp_15_mid2 = select i1 %exitcond_mid1, i10 %j_3_dup, i10 %j9_mid

]]></Node>
<StgValue><ssdm name="tmp_15_mid2"/></StgValue>
</operation>

<operation id="159" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:34  %tmp_15_mid2_cast = zext i10 %tmp_15_mid2 to i64

]]></Node>
<StgValue><ssdm name="tmp_15_mid2_cast"/></StgValue>
</operation>

<operation id="160" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:35  %tmp_6 = add i64 %tmp_15_mid2_cast, %tmp_2

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="161" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="20" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:36  %tmp_7 = trunc i64 %tmp_6 to i20

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="162" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="25" op_0_bw="25" op_1_bw="20" op_2_bw="5">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:37  %p_shl9_cast = call i25 @_ssdm_op_BitConcatenate.i25.i20.i5(i20 %tmp_7, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl9_cast"/></StgValue>
</operation>

<operation id="163" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="22" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:38  %tmp_8 = trunc i64 %tmp_6 to i22

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="164" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="25" op_0_bw="25" op_1_bw="22" op_2_bw="3">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:39  %p_shl10_cast = call i25 @_ssdm_op_BitConcatenate.i25.i22.i3(i22 %tmp_8, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl10_cast"/></StgValue>
</operation>

<operation id="165" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:40  %tmp_10 = sub i25 %p_shl9_cast, %p_shl10_cast

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="166" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:41  %tmp_12 = add i25 %tmp_4_mid2_cast, %tmp_10

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="167" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="64" op_0_bw="25">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:42  %tmp_29_cast = zext i25 %tmp_12 to i64

]]></Node>
<StgValue><ssdm name="tmp_29_cast"/></StgValue>
</operation>

<operation id="168" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="24" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:43  %output_conv_V_addr = getelementptr [9830400 x i8]* %output_conv_V, i64 0, i64 %tmp_29_cast

]]></Node>
<StgValue><ssdm name="output_conv_V_addr"/></StgValue>
</operation>

<operation id="169" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="10" op_0_bw="2">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:50  %r_cast2 = zext i2 %r_mid2 to i10

]]></Node>
<StgValue><ssdm name="r_cast2"/></StgValue>
</operation>

<operation id="170" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:54  %tmp_11 = add i10 %tmp_2_mid2, %r_cast2

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="171" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="20" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:55  %tmp_12_cast = zext i10 %tmp_11 to i20

]]></Node>
<StgValue><ssdm name="tmp_12_cast"/></StgValue>
</operation>

<operation id="172" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:56  %tmp_14 = mul i20 642, %tmp_12_cast

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="173" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="10" op_0_bw="2">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:93  %tmp_13_cast = zext i2 %r_mid2 to i10

]]></Node>
<StgValue><ssdm name="tmp_13_cast"/></StgValue>
</operation>

<operation id="174" st_id="9" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:94  %tmp_28 = mul i10 216, %tmp_13_cast

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="175" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:95  %tmp_29 = add i10 %tmp_4_mid2_cast1, %tmp_28

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="176" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="64" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:96  %tmp_47_cast = zext i10 %tmp_29 to i64

]]></Node>
<StgValue><ssdm name="tmp_47_cast"/></StgValue>
</operation>

<operation id="177" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:97  %weights_V_addr = getelementptr [648 x i8]* %weights_V, i64 0, i64 %tmp_47_cast

]]></Node>
<StgValue><ssdm name="weights_V_addr"/></StgValue>
</operation>

<operation id="178" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:98  %tmp_30 = add i10 24, %tmp_28

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="179" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:99  %tmp_31 = add i10 %tmp_4_mid2_cast1, %tmp_30

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="180" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="64" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:100  %tmp_49_cast = zext i10 %tmp_31 to i64

]]></Node>
<StgValue><ssdm name="tmp_49_cast"/></StgValue>
</operation>

<operation id="181" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:101  %weights_V_addr_1 = getelementptr [648 x i8]* %weights_V, i64 0, i64 %tmp_49_cast

]]></Node>
<StgValue><ssdm name="weights_V_addr_1"/></StgValue>
</operation>

<operation id="182" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:132  %weights_V_load = load i8* %weights_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weights_V_load"/></StgValue>
</operation>

<operation id="183" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:135  %tmp_46 = select i1 %tmp_5, i8 0, i8 %p_Val2_1

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="184" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:140  %weights_V_load_1 = load i8* %weights_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="weights_V_load_1"/></StgValue>
</operation>

<operation id="185" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:204  %r_1 = add i2 1, %r_mid2

]]></Node>
<StgValue><ssdm name="r_1"/></StgValue>
</operation>

<operation id="186" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:205  %ifzero = icmp eq i2 %r_1, -1

]]></Node>
<StgValue><ssdm name="ifzero"/></StgValue>
</operation>

<operation id="187" st_id="9" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="8" op_0_bw="24">
<![CDATA[
ifTrue:0  %p_Val2_s = load i8* %output_conv_V_addr, align 1

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="188" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_mid1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:22  %tmp_15_1_mid = select i1 %tmp_s, i10 1, i10 %j_3

]]></Node>
<StgValue><ssdm name="tmp_15_1_mid"/></StgValue>
</operation>

<operation id="189" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_mid1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:23  %tmp_15_2_mid = select i1 %tmp_s, i10 2, i10 %tmp_14_2

]]></Node>
<StgValue><ssdm name="tmp_15_2_mid"/></StgValue>
</operation>

<operation id="190" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="20" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:33  %tmp_15_mid2_cast1 = zext i10 %tmp_15_mid2 to i20

]]></Node>
<StgValue><ssdm name="tmp_15_mid2_cast1"/></StgValue>
</operation>

<operation id="191" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_mid1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:44  %j_3_mid1 = add i10 2, %j9_mid

]]></Node>
<StgValue><ssdm name="j_3_mid1"/></StgValue>
</operation>

<operation id="192" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:45  %tmp_15_1_mid2 = select i1 %exitcond_mid1, i10 %j_3_mid1, i10 %tmp_15_1_mid

]]></Node>
<StgValue><ssdm name="tmp_15_1_mid2"/></StgValue>
</operation>

<operation id="193" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="20" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:46  %tmp_15_1_mid2_cast = zext i10 %tmp_15_1_mid2 to i20

]]></Node>
<StgValue><ssdm name="tmp_15_1_mid2_cast"/></StgValue>
</operation>

<operation id="194" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_mid1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:47  %tmp_14_2_mid1 = add i10 3, %j9_mid

]]></Node>
<StgValue><ssdm name="tmp_14_2_mid1"/></StgValue>
</operation>

<operation id="195" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:48  %tmp_15_2_mid2 = select i1 %exitcond_mid1, i10 %tmp_14_2_mid1, i10 %tmp_15_2_mid

]]></Node>
<StgValue><ssdm name="tmp_15_2_mid2"/></StgValue>
</operation>

<operation id="196" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="20" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:49  %tmp_15_2_mid2_cast = zext i10 %tmp_15_2_mid2 to i20

]]></Node>
<StgValue><ssdm name="tmp_15_2_mid2_cast"/></StgValue>
</operation>

<operation id="197" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:57  %tmp_15 = add i20 %tmp_15_mid2_cast1, %tmp_14

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="198" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="22" op_0_bw="20">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:58  %tmp_31_cast = zext i20 %tmp_15 to i22

]]></Node>
<StgValue><ssdm name="tmp_31_cast"/></StgValue>
</operation>

<operation id="199" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="22" op_0_bw="22" op_1_bw="20" op_2_bw="2">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:59  %p_shl8_cast = call i22 @_ssdm_op_BitConcatenate.i22.i20.i2(i20 %tmp_15, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl8_cast"/></StgValue>
</operation>

<operation id="200" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:60  %tmp_16 = sub i22 %p_shl8_cast, %tmp_31_cast

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="201" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="64" op_0_bw="22">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:61  %tmp_33_cast = zext i22 %tmp_16 to i64

]]></Node>
<StgValue><ssdm name="tmp_33_cast"/></StgValue>
</operation>

<operation id="202" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="21" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:62  %image_padded_V_addr_3 = getelementptr [1236492 x i8]* %image_padded_V, i64 0, i64 %tmp_33_cast

]]></Node>
<StgValue><ssdm name="image_padded_V_addr_3"/></StgValue>
</operation>

<operation id="203" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:63  %tmp_18 = add i22 1, %tmp_16

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="204" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="64" op_0_bw="22">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:64  %tmp_34_cast = zext i22 %tmp_18 to i64

]]></Node>
<StgValue><ssdm name="tmp_34_cast"/></StgValue>
</operation>

<operation id="205" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="21" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:65  %image_padded_V_addr_4 = getelementptr [1236492 x i8]* %image_padded_V, i64 0, i64 %tmp_34_cast

]]></Node>
<StgValue><ssdm name="image_padded_V_addr_4"/></StgValue>
</operation>

<operation id="206" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:69  %tmp_20 = add i20 %tmp_15_1_mid2_cast, %tmp_14

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="207" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:81  %tmp_24 = add i20 %tmp_15_2_mid2_cast, %tmp_14

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="208" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:102  %tmp_32 = add i10 48, %tmp_28

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="209" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:103  %tmp_33 = add i10 %tmp_4_mid2_cast1, %tmp_32

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="210" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="64" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:104  %tmp_51_cast = zext i10 %tmp_33 to i64

]]></Node>
<StgValue><ssdm name="tmp_51_cast"/></StgValue>
</operation>

<operation id="211" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:105  %weights_V_addr_2 = getelementptr [648 x i8]* %weights_V, i64 0, i64 %tmp_51_cast

]]></Node>
<StgValue><ssdm name="weights_V_addr_2"/></StgValue>
</operation>

<operation id="212" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:106  %tmp_34 = add i10 72, %tmp_28

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="213" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:107  %tmp_35 = add i10 %tmp_4_mid2_cast1, %tmp_34

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="214" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="64" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:108  %tmp_53_cast = zext i10 %tmp_35 to i64

]]></Node>
<StgValue><ssdm name="tmp_53_cast"/></StgValue>
</operation>

<operation id="215" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:109  %weights_V_addr_3 = getelementptr [648 x i8]* %weights_V, i64 0, i64 %tmp_53_cast

]]></Node>
<StgValue><ssdm name="weights_V_addr_3"/></StgValue>
</operation>

<operation id="216" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="8" op_0_bw="21">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:130  %image_padded_V_load = load i8* %image_padded_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="image_padded_V_load"/></StgValue>
</operation>

<operation id="217" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:132  %weights_V_load = load i8* %weights_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weights_V_load"/></StgValue>
</operation>

<operation id="218" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="8" op_0_bw="21">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:138  %image_padded_V_load_1 = load i8* %image_padded_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="image_padded_V_load_1"/></StgValue>
</operation>

<operation id="219" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:140  %weights_V_load_1 = load i8* %weights_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="weights_V_load_1"/></StgValue>
</operation>

<operation id="220" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:148  %weights_V_load_2 = load i8* %weights_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="weights_V_load_2"/></StgValue>
</operation>

<operation id="221" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:156  %weights_V_load_3 = load i8* %weights_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="weights_V_load_3"/></StgValue>
</operation>

<operation id="222" st_id="10" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="8" op_0_bw="24">
<![CDATA[
ifTrue:0  %p_Val2_s = load i8* %output_conv_V_addr, align 1

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="223" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:66  %tmp_19 = add i22 2, %tmp_16

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="224" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="64" op_0_bw="22">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:67  %tmp_35_cast = zext i22 %tmp_19 to i64

]]></Node>
<StgValue><ssdm name="tmp_35_cast"/></StgValue>
</operation>

<operation id="225" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="21" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:68  %image_padded_V_addr_5 = getelementptr [1236492 x i8]* %image_padded_V, i64 0, i64 %tmp_35_cast

]]></Node>
<StgValue><ssdm name="image_padded_V_addr_5"/></StgValue>
</operation>

<operation id="226" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="22" op_0_bw="20">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:70  %tmp_36_cast = zext i20 %tmp_20 to i22

]]></Node>
<StgValue><ssdm name="tmp_36_cast"/></StgValue>
</operation>

<operation id="227" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="22" op_0_bw="22" op_1_bw="20" op_2_bw="2">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:71  %p_shl7_cast = call i22 @_ssdm_op_BitConcatenate.i22.i20.i2(i20 %tmp_20, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl7_cast"/></StgValue>
</operation>

<operation id="228" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:72  %tmp_21 = sub i22 %p_shl7_cast, %tmp_36_cast

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="229" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="64" op_0_bw="22">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:73  %tmp_38_cast = zext i22 %tmp_21 to i64

]]></Node>
<StgValue><ssdm name="tmp_38_cast"/></StgValue>
</operation>

<operation id="230" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="21" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:74  %image_padded_V_addr_6 = getelementptr [1236492 x i8]* %image_padded_V, i64 0, i64 %tmp_38_cast

]]></Node>
<StgValue><ssdm name="image_padded_V_addr_6"/></StgValue>
</operation>

<operation id="231" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:110  %tmp_36 = add i10 96, %tmp_28

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="232" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:111  %tmp_37 = add i10 %tmp_4_mid2_cast1, %tmp_36

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="233" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="64" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:112  %tmp_55_cast = zext i10 %tmp_37 to i64

]]></Node>
<StgValue><ssdm name="tmp_55_cast"/></StgValue>
</operation>

<operation id="234" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:113  %weights_V_addr_4 = getelementptr [648 x i8]* %weights_V, i64 0, i64 %tmp_55_cast

]]></Node>
<StgValue><ssdm name="weights_V_addr_4"/></StgValue>
</operation>

<operation id="235" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:114  %tmp_38 = add i10 120, %tmp_28

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="236" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:115  %tmp_39 = add i10 %tmp_4_mid2_cast1, %tmp_38

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="237" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="64" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:116  %tmp_57_cast = zext i10 %tmp_39 to i64

]]></Node>
<StgValue><ssdm name="tmp_57_cast"/></StgValue>
</operation>

<operation id="238" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:117  %weights_V_addr_5 = getelementptr [648 x i8]* %weights_V, i64 0, i64 %tmp_57_cast

]]></Node>
<StgValue><ssdm name="weights_V_addr_5"/></StgValue>
</operation>

<operation id="239" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="8" op_0_bw="21">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:130  %image_padded_V_load = load i8* %image_padded_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="image_padded_V_load"/></StgValue>
</operation>

<operation id="240" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="16" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:131  %r_V = sext i8 %image_padded_V_load to i16

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="241" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="16" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:133  %tmp_17 = sext i8 %weights_V_load to i16

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="242" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:134  %r_V_2 = mul i16 %r_V, %tmp_17

]]></Node>
<StgValue><ssdm name="r_V_2"/></StgValue>
</operation>

<operation id="243" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:136  %lhs_V_2 = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %tmp_46, i8 0)

]]></Node>
<StgValue><ssdm name="lhs_V_2"/></StgValue>
</operation>

<operation id="244" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:137  %ret_V = add i16 %lhs_V_2, %r_V_2

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="245" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="8" op_0_bw="21">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:138  %image_padded_V_load_1 = load i8* %image_padded_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="image_padded_V_load_1"/></StgValue>
</operation>

<operation id="246" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="16" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:139  %r_V_0_1 = sext i8 %image_padded_V_load_1 to i16

]]></Node>
<StgValue><ssdm name="r_V_0_1"/></StgValue>
</operation>

<operation id="247" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="16" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:141  %tmp_18_0_1 = sext i8 %weights_V_load_1 to i16

]]></Node>
<StgValue><ssdm name="tmp_18_0_1"/></StgValue>
</operation>

<operation id="248" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:142  %r_V_2_0_1 = mul i16 %r_V_0_1, %tmp_18_0_1

]]></Node>
<StgValue><ssdm name="r_V_2_0_1"/></StgValue>
</operation>

<operation id="249" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:143  %tmp_47 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %ret_V, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="250" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:144  %lhs_V_2_0_1 = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %tmp_47, i8 0)

]]></Node>
<StgValue><ssdm name="lhs_V_2_0_1"/></StgValue>
</operation>

<operation id="251" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:145  %ret_V_0_1 = add i16 %lhs_V_2_0_1, %r_V_2_0_1

]]></Node>
<StgValue><ssdm name="ret_V_0_1"/></StgValue>
</operation>

<operation id="252" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="8" op_0_bw="21">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:146  %image_padded_V_load_2 = load i8* %image_padded_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="image_padded_V_load_2"/></StgValue>
</operation>

<operation id="253" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:148  %weights_V_load_2 = load i8* %weights_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="weights_V_load_2"/></StgValue>
</operation>

<operation id="254" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:151  %tmp_48 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %ret_V_0_1, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="255" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="8" op_0_bw="21">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:154  %image_padded_V_load_3 = load i8* %image_padded_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="image_padded_V_load_3"/></StgValue>
</operation>

<operation id="256" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:156  %weights_V_load_3 = load i8* %weights_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="weights_V_load_3"/></StgValue>
</operation>

<operation id="257" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:164  %weights_V_load_4 = load i8* %weights_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="weights_V_load_4"/></StgValue>
</operation>

<operation id="258" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:172  %weights_V_load_5 = load i8* %weights_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="weights_V_load_5"/></StgValue>
</operation>

<operation id="259" st_id="11" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="8" op_0_bw="24">
<![CDATA[
ifTrue:0  %p_Val2_s = load i8* %output_conv_V_addr, align 1

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="260" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:75  %tmp_22 = add i22 1, %tmp_21

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="261" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="64" op_0_bw="22">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:76  %tmp_39_cast = zext i22 %tmp_22 to i64

]]></Node>
<StgValue><ssdm name="tmp_39_cast"/></StgValue>
</operation>

<operation id="262" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="21" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:77  %image_padded_V_addr_7 = getelementptr [1236492 x i8]* %image_padded_V, i64 0, i64 %tmp_39_cast

]]></Node>
<StgValue><ssdm name="image_padded_V_addr_7"/></StgValue>
</operation>

<operation id="263" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:78  %tmp_23 = add i22 2, %tmp_21

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="264" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="64" op_0_bw="22">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:79  %tmp_40_cast = zext i22 %tmp_23 to i64

]]></Node>
<StgValue><ssdm name="tmp_40_cast"/></StgValue>
</operation>

<operation id="265" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="21" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:80  %image_padded_V_addr_8 = getelementptr [1236492 x i8]* %image_padded_V, i64 0, i64 %tmp_40_cast

]]></Node>
<StgValue><ssdm name="image_padded_V_addr_8"/></StgValue>
</operation>

<operation id="266" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:118  %tmp_40 = add i10 144, %tmp_28

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="267" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:119  %tmp_41 = add i10 %tmp_4_mid2_cast1, %tmp_40

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="268" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="64" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:120  %tmp_59_cast = zext i10 %tmp_41 to i64

]]></Node>
<StgValue><ssdm name="tmp_59_cast"/></StgValue>
</operation>

<operation id="269" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:121  %weights_V_addr_6 = getelementptr [648 x i8]* %weights_V, i64 0, i64 %tmp_59_cast

]]></Node>
<StgValue><ssdm name="weights_V_addr_6"/></StgValue>
</operation>

<operation id="270" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:122  %tmp_42 = add i10 168, %tmp_28

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="271" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:123  %tmp_43 = add i10 %tmp_4_mid2_cast1, %tmp_42

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="272" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="64" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:124  %tmp_61_cast = zext i10 %tmp_43 to i64

]]></Node>
<StgValue><ssdm name="tmp_61_cast"/></StgValue>
</operation>

<operation id="273" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:125  %weights_V_addr_7 = getelementptr [648 x i8]* %weights_V, i64 0, i64 %tmp_61_cast

]]></Node>
<StgValue><ssdm name="weights_V_addr_7"/></StgValue>
</operation>

<operation id="274" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:126  %tmp_44 = add i10 192, %tmp_28

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="275" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:127  %tmp_45 = add i10 %tmp_4_mid2_cast1, %tmp_44

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="276" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="8" op_0_bw="21">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:146  %image_padded_V_load_2 = load i8* %image_padded_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="image_padded_V_load_2"/></StgValue>
</operation>

<operation id="277" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="16" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:147  %r_V_0_2 = sext i8 %image_padded_V_load_2 to i16

]]></Node>
<StgValue><ssdm name="r_V_0_2"/></StgValue>
</operation>

<operation id="278" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="16" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:149  %tmp_18_0_2 = sext i8 %weights_V_load_2 to i16

]]></Node>
<StgValue><ssdm name="tmp_18_0_2"/></StgValue>
</operation>

<operation id="279" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:150  %r_V_2_0_2 = mul i16 %r_V_0_2, %tmp_18_0_2

]]></Node>
<StgValue><ssdm name="r_V_2_0_2"/></StgValue>
</operation>

<operation id="280" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:152  %lhs_V_2_0_2 = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %tmp_48, i8 0)

]]></Node>
<StgValue><ssdm name="lhs_V_2_0_2"/></StgValue>
</operation>

<operation id="281" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:153  %ret_V_0_2 = add i16 %lhs_V_2_0_2, %r_V_2_0_2

]]></Node>
<StgValue><ssdm name="ret_V_0_2"/></StgValue>
</operation>

<operation id="282" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="8" op_0_bw="21">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:154  %image_padded_V_load_3 = load i8* %image_padded_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="image_padded_V_load_3"/></StgValue>
</operation>

<operation id="283" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="16" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:155  %r_V_1 = sext i8 %image_padded_V_load_3 to i16

]]></Node>
<StgValue><ssdm name="r_V_1"/></StgValue>
</operation>

<operation id="284" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="16" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:157  %tmp_18_1 = sext i8 %weights_V_load_3 to i16

]]></Node>
<StgValue><ssdm name="tmp_18_1"/></StgValue>
</operation>

<operation id="285" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:158  %r_V_2_1 = mul i16 %r_V_1, %tmp_18_1

]]></Node>
<StgValue><ssdm name="r_V_2_1"/></StgValue>
</operation>

<operation id="286" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:159  %tmp_49 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %ret_V_0_2, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="287" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:160  %lhs_V_2_1 = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %tmp_49, i8 0)

]]></Node>
<StgValue><ssdm name="lhs_V_2_1"/></StgValue>
</operation>

<operation id="288" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:161  %ret_V_1 = add i16 %lhs_V_2_1, %r_V_2_1

]]></Node>
<StgValue><ssdm name="ret_V_1"/></StgValue>
</operation>

<operation id="289" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="8" op_0_bw="21">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:162  %image_padded_V_load_4 = load i8* %image_padded_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="image_padded_V_load_4"/></StgValue>
</operation>

<operation id="290" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:164  %weights_V_load_4 = load i8* %weights_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="weights_V_load_4"/></StgValue>
</operation>

<operation id="291" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:167  %tmp_50 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %ret_V_1, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="292" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="8" op_0_bw="21">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:170  %image_padded_V_load_5 = load i8* %image_padded_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="image_padded_V_load_5"/></StgValue>
</operation>

<operation id="293" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:172  %weights_V_load_5 = load i8* %weights_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="weights_V_load_5"/></StgValue>
</operation>

<operation id="294" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:180  %weights_V_load_6 = load i8* %weights_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="weights_V_load_6"/></StgValue>
</operation>

<operation id="295" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:188  %weights_V_load_7 = load i8* %weights_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="weights_V_load_7"/></StgValue>
</operation>

<operation id="296" st_id="12" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="8" op_0_bw="24">
<![CDATA[
ifTrue:0  %p_Val2_s = load i8* %output_conv_V_addr, align 1

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="297" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="22" op_0_bw="20">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:82  %tmp_41_cast = zext i20 %tmp_24 to i22

]]></Node>
<StgValue><ssdm name="tmp_41_cast"/></StgValue>
</operation>

<operation id="298" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="22" op_0_bw="22" op_1_bw="20" op_2_bw="2">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:83  %p_shl6_cast = call i22 @_ssdm_op_BitConcatenate.i22.i20.i2(i20 %tmp_24, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl6_cast"/></StgValue>
</operation>

<operation id="299" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:84  %tmp_25 = sub i22 %p_shl6_cast, %tmp_41_cast

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="300" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="64" op_0_bw="22">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:85  %tmp_43_cast = zext i22 %tmp_25 to i64

]]></Node>
<StgValue><ssdm name="tmp_43_cast"/></StgValue>
</operation>

<operation id="301" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="21" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:86  %image_padded_V_addr_9 = getelementptr [1236492 x i8]* %image_padded_V, i64 0, i64 %tmp_43_cast

]]></Node>
<StgValue><ssdm name="image_padded_V_addr_9"/></StgValue>
</operation>

<operation id="302" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:87  %tmp_26 = add i22 1, %tmp_25

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="303" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="64" op_0_bw="22">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:88  %tmp_44_cast = zext i22 %tmp_26 to i64

]]></Node>
<StgValue><ssdm name="tmp_44_cast"/></StgValue>
</operation>

<operation id="304" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="21" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:89  %image_padded_V_addr_10 = getelementptr [1236492 x i8]* %image_padded_V, i64 0, i64 %tmp_44_cast

]]></Node>
<StgValue><ssdm name="image_padded_V_addr_10"/></StgValue>
</operation>

<operation id="305" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="64" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:128  %tmp_63_cast = zext i10 %tmp_45 to i64

]]></Node>
<StgValue><ssdm name="tmp_63_cast"/></StgValue>
</operation>

<operation id="306" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:129  %weights_V_addr_8 = getelementptr [648 x i8]* %weights_V, i64 0, i64 %tmp_63_cast

]]></Node>
<StgValue><ssdm name="weights_V_addr_8"/></StgValue>
</operation>

<operation id="307" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="8" op_0_bw="21">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:162  %image_padded_V_load_4 = load i8* %image_padded_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="image_padded_V_load_4"/></StgValue>
</operation>

<operation id="308" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="16" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:163  %r_V_1_1 = sext i8 %image_padded_V_load_4 to i16

]]></Node>
<StgValue><ssdm name="r_V_1_1"/></StgValue>
</operation>

<operation id="309" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="16" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:165  %tmp_18_1_1 = sext i8 %weights_V_load_4 to i16

]]></Node>
<StgValue><ssdm name="tmp_18_1_1"/></StgValue>
</operation>

<operation id="310" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:166  %r_V_2_1_1 = mul i16 %r_V_1_1, %tmp_18_1_1

]]></Node>
<StgValue><ssdm name="r_V_2_1_1"/></StgValue>
</operation>

<operation id="311" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:168  %lhs_V_2_1_1 = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %tmp_50, i8 0)

]]></Node>
<StgValue><ssdm name="lhs_V_2_1_1"/></StgValue>
</operation>

<operation id="312" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:169  %ret_V_1_1 = add i16 %lhs_V_2_1_1, %r_V_2_1_1

]]></Node>
<StgValue><ssdm name="ret_V_1_1"/></StgValue>
</operation>

<operation id="313" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="8" op_0_bw="21">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:170  %image_padded_V_load_5 = load i8* %image_padded_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="image_padded_V_load_5"/></StgValue>
</operation>

<operation id="314" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="16" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:171  %r_V_1_2 = sext i8 %image_padded_V_load_5 to i16

]]></Node>
<StgValue><ssdm name="r_V_1_2"/></StgValue>
</operation>

<operation id="315" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="16" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:173  %tmp_18_1_2 = sext i8 %weights_V_load_5 to i16

]]></Node>
<StgValue><ssdm name="tmp_18_1_2"/></StgValue>
</operation>

<operation id="316" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:174  %r_V_2_1_2 = mul i16 %r_V_1_2, %tmp_18_1_2

]]></Node>
<StgValue><ssdm name="r_V_2_1_2"/></StgValue>
</operation>

<operation id="317" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:175  %tmp_51 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %ret_V_1_1, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="318" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:176  %lhs_V_2_1_2 = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %tmp_51, i8 0)

]]></Node>
<StgValue><ssdm name="lhs_V_2_1_2"/></StgValue>
</operation>

<operation id="319" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:177  %ret_V_1_2 = add i16 %lhs_V_2_1_2, %r_V_2_1_2

]]></Node>
<StgValue><ssdm name="ret_V_1_2"/></StgValue>
</operation>

<operation id="320" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="8" op_0_bw="21">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:178  %image_padded_V_load_6 = load i8* %image_padded_V_addr_9, align 1

]]></Node>
<StgValue><ssdm name="image_padded_V_load_6"/></StgValue>
</operation>

<operation id="321" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:180  %weights_V_load_6 = load i8* %weights_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="weights_V_load_6"/></StgValue>
</operation>

<operation id="322" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:183  %tmp_52 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %ret_V_1_2, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="323" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="8" op_0_bw="21">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:186  %image_padded_V_load_7 = load i8* %image_padded_V_addr_10, align 1

]]></Node>
<StgValue><ssdm name="image_padded_V_load_7"/></StgValue>
</operation>

<operation id="324" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:188  %weights_V_load_7 = load i8* %weights_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="weights_V_load_7"/></StgValue>
</operation>

<operation id="325" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:196  %weights_V_load_8 = load i8* %weights_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="weights_V_load_8"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="326" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:90  %tmp_27 = add i22 2, %tmp_25

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="327" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="64" op_0_bw="22">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:91  %tmp_45_cast = zext i22 %tmp_27 to i64

]]></Node>
<StgValue><ssdm name="tmp_45_cast"/></StgValue>
</operation>

<operation id="328" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="21" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:92  %image_padded_V_addr_11 = getelementptr [1236492 x i8]* %image_padded_V, i64 0, i64 %tmp_45_cast

]]></Node>
<StgValue><ssdm name="image_padded_V_addr_11"/></StgValue>
</operation>

<operation id="329" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="8" op_0_bw="21">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:178  %image_padded_V_load_6 = load i8* %image_padded_V_addr_9, align 1

]]></Node>
<StgValue><ssdm name="image_padded_V_load_6"/></StgValue>
</operation>

<operation id="330" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="16" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:179  %r_V_s = sext i8 %image_padded_V_load_6 to i16

]]></Node>
<StgValue><ssdm name="r_V_s"/></StgValue>
</operation>

<operation id="331" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="16" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:181  %tmp_18_2 = sext i8 %weights_V_load_6 to i16

]]></Node>
<StgValue><ssdm name="tmp_18_2"/></StgValue>
</operation>

<operation id="332" st_id="14" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:182  %r_V_2_2 = mul i16 %r_V_s, %tmp_18_2

]]></Node>
<StgValue><ssdm name="r_V_2_2"/></StgValue>
</operation>

<operation id="333" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:184  %lhs_V_2_2 = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %tmp_52, i8 0)

]]></Node>
<StgValue><ssdm name="lhs_V_2_2"/></StgValue>
</operation>

<operation id="334" st_id="14" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:185  %ret_V_s = add i16 %lhs_V_2_2, %r_V_2_2

]]></Node>
<StgValue><ssdm name="ret_V_s"/></StgValue>
</operation>

<operation id="335" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="8" op_0_bw="21">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:186  %image_padded_V_load_7 = load i8* %image_padded_V_addr_10, align 1

]]></Node>
<StgValue><ssdm name="image_padded_V_load_7"/></StgValue>
</operation>

<operation id="336" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="16" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:187  %r_V_210_1 = sext i8 %image_padded_V_load_7 to i16

]]></Node>
<StgValue><ssdm name="r_V_210_1"/></StgValue>
</operation>

<operation id="337" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="16" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:189  %tmp_18_2_1 = sext i8 %weights_V_load_7 to i16

]]></Node>
<StgValue><ssdm name="tmp_18_2_1"/></StgValue>
</operation>

<operation id="338" st_id="14" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:190  %r_V_2_2_1 = mul i16 %r_V_210_1, %tmp_18_2_1

]]></Node>
<StgValue><ssdm name="r_V_2_2_1"/></StgValue>
</operation>

<operation id="339" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:191  %tmp_53 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %ret_V_s, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="340" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:192  %lhs_V_2_2_1 = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %tmp_53, i8 0)

]]></Node>
<StgValue><ssdm name="lhs_V_2_2_1"/></StgValue>
</operation>

<operation id="341" st_id="14" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:193  %ret_V_211_1 = add i16 %lhs_V_2_2_1, %r_V_2_2_1

]]></Node>
<StgValue><ssdm name="ret_V_211_1"/></StgValue>
</operation>

<operation id="342" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="8" op_0_bw="21">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:194  %image_padded_V_load_8 = load i8* %image_padded_V_addr_11, align 1

]]></Node>
<StgValue><ssdm name="image_padded_V_load_8"/></StgValue>
</operation>

<operation id="343" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:196  %weights_V_load_8 = load i8* %weights_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="weights_V_load_8"/></StgValue>
</operation>

<operation id="344" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:199  %tmp_54 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %ret_V_211_1, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="345" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:1  call void (...)* @_ssdm_op_SpecLoopName([34 x i8]* @conv_ref_label3_L_co)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="346" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:13  call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @L_L_conv_ref_label2_s)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="347" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:28  call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @L_conv_ref_label2_st)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="348" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:51  call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="349" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:52  %tmp_13 = call i32 (...)* @_ssdm_op_SpecRegionBegin([16 x i8]* @p_str5)

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="350" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:53  call void (...)* @_ssdm_op_SpecPipeline(i32 9, i32 1, i32 1, i32 0, [1 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="351" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="8" op_0_bw="21">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:194  %image_padded_V_load_8 = load i8* %image_padded_V_addr_11, align 1

]]></Node>
<StgValue><ssdm name="image_padded_V_load_8"/></StgValue>
</operation>

<operation id="352" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="16" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:195  %r_V_210_2 = sext i8 %image_padded_V_load_8 to i16

]]></Node>
<StgValue><ssdm name="r_V_210_2"/></StgValue>
</operation>

<operation id="353" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="16" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:197  %tmp_18_2_2 = sext i8 %weights_V_load_8 to i16

]]></Node>
<StgValue><ssdm name="tmp_18_2_2"/></StgValue>
</operation>

<operation id="354" st_id="15" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:198  %r_V_2_2_2 = mul i16 %r_V_210_2, %tmp_18_2_2

]]></Node>
<StgValue><ssdm name="r_V_2_2_2"/></StgValue>
</operation>

<operation id="355" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:200  %lhs_V_2_2_2 = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %tmp_54, i8 0)

]]></Node>
<StgValue><ssdm name="lhs_V_2_2_2"/></StgValue>
</operation>

<operation id="356" st_id="15" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:201  %ret_V_211_2 = add i16 %lhs_V_2_2_2, %r_V_2_2_2

]]></Node>
<StgValue><ssdm name="ret_V_211_2"/></StgValue>
</operation>

<operation id="357" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:202  %sum_V_2_2 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %ret_V_211_2, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="sum_V_2_2"/></StgValue>
</operation>

<operation id="358" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:203  %empty_14 = call i32 (...)* @_ssdm_op_SpecRegionEnd([16 x i8]* @p_str5, i32 %tmp_13)

]]></Node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>

<operation id="359" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit49:206  br i1 %ifzero, label %ifTrue, label %ifFalse

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="360" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
ifTrue:1  %ret_V_2 = add i8 %p_Val2_s, %sum_V_2_2

]]></Node>
<StgValue><ssdm name="ret_V_2"/></StgValue>
</operation>

<operation id="361" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="0" op_0_bw="8" op_1_bw="24">
<![CDATA[
ifTrue:2  store i8 %ret_V_2, i8* %output_conv_V_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="362" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="0" op_0_bw="8" op_1_bw="24">
<![CDATA[
ifTrue:2  store i8 %ret_V_2, i8* %output_conv_V_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="363" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="0" op_0_bw="0">
<![CDATA[
ifTrue:3  br label %ifFalse

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="364" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
ifFalse:0  %indvar_flatten_op = add i12 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_op"/></StgValue>
</operation>

<operation id="365" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
ifFalse:1  %indvar_flatten_next = select i1 %tmp_s, i12 1, i12 %indvar_flatten_op

]]></Node>
<StgValue><ssdm name="indvar_flatten_next"/></StgValue>
</operation>

<operation id="366" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
ifFalse:2  %indvar_flatten22_op = add i21 %indvar_flatten2, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten22_op"/></StgValue>
</operation>

<operation id="367" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="21" op_0_bw="1" op_1_bw="21" op_2_bw="21">
<![CDATA[
ifFalse:3  %indvar_flatten_next1 = select i1 %exitcond_flatten, i21 1, i21 %indvar_flatten22_op

]]></Node>
<StgValue><ssdm name="indvar_flatten_next1"/></StgValue>
</operation>

<operation id="368" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="0" op_0_bw="0">
<![CDATA[
ifFalse:4  br label %_ZN8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit38

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="369" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
