
*** Running vivado
    with args -log soc_project_xbar_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source soc_project_xbar_0.tcl


****** Vivado v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:07 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source soc_project_xbar_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 1322.965 ; gain = 84.004 ; free physical = 4897 ; free virtual = 13847
INFO: [Synth 8-638] synthesizing module 'soc_project_xbar_0' [/home/adosid/SoC_Design/vivado/soc_project.srcs/sources_1/bd/soc_project/ip/soc_project_xbar_0/synth/soc_project_xbar_0.v:59]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_15_axi_crossbar' [/home/adosid/SoC_Design/vivado/soc_project.srcs/sources_1/bd/soc_project/ipshared/a1b8/hdl/axi_crossbar_v2_1_vl_rfs.v:4882]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_15_crossbar_sasd' [/home/adosid/SoC_Design/vivado/soc_project.srcs/sources_1/bd/soc_project/ipshared/a1b8/hdl/axi_crossbar_v2_1_vl_rfs.v:1240]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_15_addr_decoder' [/home/adosid/SoC_Design/vivado/soc_project.srcs/sources_1/bd/soc_project/ipshared/a1b8/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' [/home/adosid/SoC_Design/vivado/soc_project.srcs/sources_1/bd/soc_project/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_carry_and' [/home/adosid/SoC_Design/vivado/soc_project.srcs/sources_1/bd/soc_project/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_carry_and' (1#1) [/home/adosid/SoC_Design/vivado/soc_project.srcs/sources_1/bd/soc_project/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' (2#1) [/home/adosid/SoC_Design/vivado/soc_project.srcs/sources_1/bd/soc_project/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' [/home/adosid/SoC_Design/vivado/soc_project.srcs/sources_1/bd/soc_project/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' (2#1) [/home/adosid/SoC_Design/vivado/soc_project.srcs/sources_1/bd/soc_project/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_15_addr_decoder' (3#1) [/home/adosid/SoC_Design/vivado/soc_project.srcs/sources_1/bd/soc_project/ipshared/a1b8/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_15_decerr_slave' [/home/adosid/SoC_Design/vivado/soc_project.srcs/sources_1/bd/soc_project/ipshared/a1b8/hdl/axi_crossbar_v2_1_vl_rfs.v:3500]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_15_decerr_slave' (4#1) [/home/adosid/SoC_Design/vivado/soc_project.srcs/sources_1/bd/soc_project/ipshared/a1b8/hdl/axi_crossbar_v2_1_vl_rfs.v:3500]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_15_addr_arbiter_sasd' [/home/adosid/SoC_Design/vivado/soc_project.srcs/sources_1/bd/soc_project/ipshared/a1b8/hdl/axi_crossbar_v2_1_vl_rfs.v:65]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_15_addr_arbiter_sasd' (5#1) [/home/adosid/SoC_Design/vivado/soc_project.srcs/sources_1/bd/soc_project/ipshared/a1b8/hdl/axi_crossbar_v2_1_vl_rfs.v:65]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_15_splitter' [/home/adosid/SoC_Design/vivado/soc_project.srcs/sources_1/bd/soc_project/ipshared/a1b8/hdl/axi_crossbar_v2_1_vl_rfs.v:4459]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_15_splitter' (6#1) [/home/adosid/SoC_Design/vivado/soc_project.srcs/sources_1/bd/soc_project/ipshared/a1b8/hdl/axi_crossbar_v2_1_vl_rfs.v:4459]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_15_splitter__parameterized0' [/home/adosid/SoC_Design/vivado/soc_project.srcs/sources_1/bd/soc_project/ipshared/a1b8/hdl/axi_crossbar_v2_1_vl_rfs.v:4459]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_15_splitter__parameterized0' (6#1) [/home/adosid/SoC_Design/vivado/soc_project.srcs/sources_1/bd/soc_project/ipshared/a1b8/hdl/axi_crossbar_v2_1_vl_rfs.v:4459]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' [/home/adosid/SoC_Design/vivado/soc_project.srcs/sources_1/bd/soc_project/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' (7#1) [/home/adosid/SoC_Design/vivado/soc_project.srcs/sources_1/bd/soc_project/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' [/home/adosid/SoC_Design/vivado/soc_project.srcs/sources_1/bd/soc_project/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' (7#1) [/home/adosid/SoC_Design/vivado/soc_project.srcs/sources_1/bd/soc_project/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' [/home/adosid/SoC_Design/vivado/soc_project.srcs/sources_1/bd/soc_project/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' (7#1) [/home/adosid/SoC_Design/vivado/soc_project.srcs/sources_1/bd/soc_project/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_14_axic_register_slice' [/home/adosid/SoC_Design/vivado/soc_project.srcs/sources_1/bd/soc_project/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_14_axic_register_slice' (8#1) [/home/adosid/SoC_Design/vivado/soc_project.srcs/sources_1/bd/soc_project/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' [/home/adosid/SoC_Design/vivado/soc_project.srcs/sources_1/bd/soc_project/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' (8#1) [/home/adosid/SoC_Design/vivado/soc_project.srcs/sources_1/bd/soc_project/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_15_crossbar_sasd' (9#1) [/home/adosid/SoC_Design/vivado/soc_project.srcs/sources_1/bd/soc_project/ipshared/a1b8/hdl/axi_crossbar_v2_1_vl_rfs.v:1240]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_15_axi_crossbar' (10#1) [/home/adosid/SoC_Design/vivado/soc_project.srcs/sources_1/bd/soc_project/ipshared/a1b8/hdl/axi_crossbar_v2_1_vl_rfs.v:4882]
INFO: [Synth 8-256] done synthesizing module 'soc_project_xbar_0' (11#1) [/home/adosid/SoC_Design/vivado/soc_project.srcs/sources_1/bd/soc_project/ip/soc_project_xbar_0/synth/soc_project_xbar_0.v:59]
Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:38 . Memory (MB): peak = 1444.500 ; gain = 205.539 ; free physical = 4845 ; free virtual = 13795
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:39 . Memory (MB): peak = 1444.500 ; gain = 205.539 ; free physical = 4845 ; free virtual = 13795
INFO: [Device 21-403] Loading part xc7z020clg484-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1716.086 ; gain = 1.000 ; free physical = 5049 ; free virtual = 14002
Finished Constraint Validation : Time (s): cpu = 00:00:28 ; elapsed = 00:01:16 . Memory (MB): peak = 1716.086 ; gain = 477.125 ; free physical = 5131 ; free virtual = 14083
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:28 ; elapsed = 00:01:16 . Memory (MB): peak = 1716.086 ; gain = 477.125 ; free physical = 5131 ; free virtual = 14083
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:01:16 . Memory (MB): peak = 1716.086 ; gain = 477.125 ; free physical = 5133 ; free virtual = 14086
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:28 ; elapsed = 00:01:17 . Memory (MB): peak = 1716.086 ; gain = 477.125 ; free physical = 5125 ; free virtual = 14077
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:01:17 . Memory (MB): peak = 1716.086 ; gain = 477.125 ; free physical = 5113 ; free virtual = 14065
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:01:27 . Memory (MB): peak = 1716.086 ; gain = 477.125 ; free physical = 4987 ; free virtual = 13939
Finished Timing Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:01:27 . Memory (MB): peak = 1716.086 ; gain = 477.125 ; free physical = 4982 ; free virtual = 13935
Finished Technology Mapping : Time (s): cpu = 00:00:34 ; elapsed = 00:01:27 . Memory (MB): peak = 1716.086 ; gain = 477.125 ; free physical = 4981 ; free virtual = 13933
Finished IO Insertion : Time (s): cpu = 00:00:35 ; elapsed = 00:01:27 . Memory (MB): peak = 1716.086 ; gain = 477.125 ; free physical = 4981 ; free virtual = 13933
Finished Renaming Generated Instances : Time (s): cpu = 00:00:35 ; elapsed = 00:01:27 . Memory (MB): peak = 1716.086 ; gain = 477.125 ; free physical = 4981 ; free virtual = 13933
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:35 ; elapsed = 00:01:27 . Memory (MB): peak = 1716.086 ; gain = 477.125 ; free physical = 4981 ; free virtual = 13933
Finished Renaming Generated Ports : Time (s): cpu = 00:00:35 ; elapsed = 00:01:27 . Memory (MB): peak = 1716.086 ; gain = 477.125 ; free physical = 4981 ; free virtual = 13934
Finished Handling Custom Attributes : Time (s): cpu = 00:00:35 ; elapsed = 00:01:27 . Memory (MB): peak = 1716.086 ; gain = 477.125 ; free physical = 4981 ; free virtual = 13933
Finished Renaming Generated Nets : Time (s): cpu = 00:00:35 ; elapsed = 00:01:27 . Memory (MB): peak = 1716.086 ; gain = 477.125 ; free physical = 4981 ; free virtual = 13934

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     3|
|2     |LUT2 |     8|
|3     |LUT3 |     6|
|4     |LUT4 |    84|
|5     |LUT5 |    18|
|6     |LUT6 |    47|
|7     |FDRE |   130|
+------+-----+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:35 ; elapsed = 00:01:27 . Memory (MB): peak = 1716.086 ; gain = 477.125 ; free physical = 4981 ; free virtual = 13933
synth_design: Time (s): cpu = 00:00:36 ; elapsed = 00:01:29 . Memory (MB): peak = 1716.086 ; gain = 502.945 ; free physical = 5028 ; free virtual = 13980
