// Seed: 1379881300
`timescale 1ps / 1ps
module module_0 (
    output logic id_0,
    input logic id_1,
    input id_2,
    input logic id_3,
    input id_4
);
  always @(*) id_5(id_1, id_5, id_5 - 1, 1, 1 != 1 - 1'b0, id_1, id_1);
endmodule
