
---------- Begin Simulation Statistics ----------
final_tick                                23643787500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    487                       # Simulator instruction rate (inst/s)
host_mem_usage                                9727704                       # Number of bytes of host memory used
host_op_rate                                      499                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 28967.56                       # Real time elapsed on the host
host_tick_rate                                 568274                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    14099095                       # Number of instructions simulated
sim_ops                                      14459055                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.016462                       # Number of seconds simulated
sim_ticks                                 16461502500                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             96.210264                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  418328                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               434806                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                746                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              7735                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            441812                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               6729                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            7835                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1106                       # Number of indirect misses.
system.cpu.branchPred.lookups                  496837                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   19923                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1033                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2984350                       # Number of instructions committed
system.cpu.committedOps                       3046670                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.148472                       # CPI: cycles per instruction
system.cpu.discardedOps                         19706                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1660247                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            156810                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           780237                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         3100396                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.317614                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      620                       # number of quiesce instructions executed
system.cpu.numCycles                          9396143                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       620                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2073914     68.07%     68.07% # Class of committed instruction
system.cpu.op_class_0::IntMult                   2141      0.07%     68.14% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     68.14% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     68.14% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     68.14% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     68.14% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     68.14% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.14% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     68.14% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.14% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.14% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.14% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.14% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.14% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.14% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.14% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.14% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.14% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.14% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.14% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.14% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.14% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.14% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.14% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.14% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.14% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.14% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.14% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.14% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.14% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.14% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.14% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.14% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.14% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.14% # Class of committed instruction
system.cpu.op_class_0::MemRead                 163078      5.35%     73.49% # Class of committed instruction
system.cpu.op_class_0::MemWrite                807537     26.51%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  3046670                       # Class of committed instruction
system.cpu.quiesceCycles                     16942261                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6295747                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          928                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         6164                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        718050                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  23643787500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  23643787500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  23643787500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  23643787500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              262034                       # Transaction distribution
system.membus.trans_dist::ReadResp             268096                       # Transaction distribution
system.membus.trans_dist::WriteReq              97345                       # Transaction distribution
system.membus.trans_dist::WriteResp             97345                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          606                       # Transaction distribution
system.membus.trans_dist::WriteClean                4                       # Transaction distribution
system.membus.trans_dist::CleanEvict             5535                       # Transaction distribution
system.membus.trans_dist::ReadExReq               266                       # Transaction distribution
system.membus.trans_dist::ReadExResp              266                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           5314                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           749                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       352786                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        352786                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        15754                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        15754                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           64                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         2560                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       708556                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        10626                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       721806                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       705572                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       705572                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1443132                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       340032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       340032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         5120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       102272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        14085                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       123205                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     22578044                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     22578044                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                23041281                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1071422                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000884                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.029717                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1070475     99.91%     99.91% # Request fanout histogram
system.membus.snoop_fanout::1                     947      0.09%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1071422                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1699648250                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              10.3                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            13539125                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            15150640                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             2646625                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  23643787500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           13035325                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1536414815                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              9.3                       # Layer utilization (%)
system.membus.respLayer3.occupancy           27259500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  23643787500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0        65536                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        16384                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma        65536                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma          512                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        16896                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        18432                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      3981168                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma       995292                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      4976459                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0       995292                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      3981168                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      4976459                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      4976459                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      4976459                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total      9952919                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  23643787500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  23643787500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  23643787500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       194560                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       194560                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       539875                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       539875                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          100                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          196                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4746                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        10626                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        36896                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        45088                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1384450                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1392642                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1468870                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          140                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          308                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         6028                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         7458                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        14085                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       590196                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total       721268                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     22151172                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     22282244                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     23345793                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2536003625                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             15.4                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   2096895382                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         12.7                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1124323000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          6.8                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  23643787500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  23643787500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  23643787500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       180224                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        53248                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      3981168                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      2985876                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      3981168                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     10948211                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      3981168                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      2985876                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      6967043                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      3981168                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      6967043                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      6967043                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     17915254                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  23643787500                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  23643787500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  23643787500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  23643787500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  23643787500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  23643787500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  23643787500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2985876                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      6967043                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        9952919                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      2985876                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1026638                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       4012513                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2985876                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      9952919                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1026638                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      13965432                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  23643787500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       261394                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       261394                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        91392                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        91392                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        14352                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       688130                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       705572                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       459124                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     22020100                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     22578044                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       413910                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       413910    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       413910                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    875764000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          5.3                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1398351000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          8.5                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  23643787500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     11981728                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       262144                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       131072                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     12374944                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       327680                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       328052                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total       655732                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      2995432                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         8192                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      3007720                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0        81920                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        10256                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total        92176                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0    727863571                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     15924670                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma      7962335                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total    751750577                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     19905838                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     19928436                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     39834274                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0    747769409                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     35853106                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma      7962335                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total    791584851                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  23643787500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  23643787500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  23643787500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  23643787500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     31391748                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      5505024                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     37027844                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     17956864                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     16646148                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     34603012                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      7847937                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       172032                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      8024065                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4489216                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       520193                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      5009409                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma      3981168                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1906979512                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    334418076                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      3981168                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2249359923                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1090839916                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1011216807                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2102056723                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma      3981168                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2997819427                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1345634884                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      3981168                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   4351416646                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  23643787500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  23643787500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  23643787500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  23643787500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  23643787500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  23643787500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  23643787500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  23643787500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  23643787500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  23643787500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  23643787500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  23643787500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  23643787500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  23643787500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  23643787500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  23643787500                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  23643787500                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  23643787500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  23643787500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       340096                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1728                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       341824                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       340096                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       340096                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         5314                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           27                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         5341                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     20660083                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       104972                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       20765055                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     20660083                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     20660083                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     20660083                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       104972                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      20765055                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  23643787500                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  23643787500                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  23643787500                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  23643787500                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  23643787500                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  23643787500                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  23643787500                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  23643787500                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  23643787500                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  23643787500                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  23643787500                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  23643787500                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  23643787500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  23643787500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       196980                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     16515076                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          63232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           16792188                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        39040                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       262144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      5505024                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         5888128                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         3080                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       258049                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             988                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              262382                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          610                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         4096                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        86016                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              92002                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     11966101                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1003254472                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1026638                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           3841205                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1020088415                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        2371594                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     15924670                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    334418076                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      3981168                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma       995292                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            357690800                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        2371594                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     27890771                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1337672548                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      3981168                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma       995292                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1026638                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          3841205                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1377779215                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       610.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      7176.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    343789.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       988.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003255175000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          140                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          140                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              473554                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              97864                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      262382                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      92002                       # Number of write requests accepted
system.mem_ctrls.readBursts                    262382                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    92002                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    276                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             16327                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             16381                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             16371                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             16335                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             16388                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             16389                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             16351                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             16380                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             16421                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             16396                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            16416                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            16409                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            16388                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            16393                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            16378                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            16383                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5747                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              5773                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5759                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5749                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5739                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5747                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5736                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5746                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5745                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5740                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             5738                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             5752                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5762                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5762                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5754                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5758                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.13                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      20.55                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   8429523095                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1310530000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             15309805595                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32160.74                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58410.74                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       134                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   244309                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   85388                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.21                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.81                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     2                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                262380                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                92002                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1226                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     397                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     842                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1022                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  230719                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    9240                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    9067                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    9049                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      84                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     307                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     32                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     34                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     31                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     20                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    624                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6626                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  15333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  14709                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2342                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2014                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1855                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1434                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    979                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    875                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    859                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    817                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    803                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    799                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    784                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    772                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    789                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    822                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    982                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    937                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    858                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    773                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    769                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    783                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    785                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    787                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    268                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        24414                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    928.222823                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   835.439892                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   254.049739                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          781      3.20%      3.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          770      3.15%      6.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          438      1.79%      8.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          283      1.16%      9.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          364      1.49%     10.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          318      1.30%     12.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          421      1.72%     13.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          407      1.67%     15.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        20632     84.51%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        24414                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          140                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1872.250000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1938.286780                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127            55     39.29%     39.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           19     13.57%     52.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            1      0.71%     53.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.71%     54.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            7      5.00%     59.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            3      2.14%     61.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           31     22.14%     83.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            3      2.14%     85.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            8      5.71%     91.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            7      5.00%     96.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271            5      3.57%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           140                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          140                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     657.192857                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    301.455963                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    470.773768                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31             32     22.86%     22.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63             5      3.57%     26.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             8      5.71%     32.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            2      1.43%     33.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            2      1.43%     35.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            4      2.86%     37.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            1      0.71%     38.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::768-799            1      0.71%     39.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            3      2.14%     41.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           82     58.57%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           140                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               16774784                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   17664                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 5888448                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                16792188                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5888128                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1019.03                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       357.71                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1020.09                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    357.69                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.76                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.96                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.79                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   16461238125                       # Total gap between requests
system.mem_ctrls.avgGap                      46450.29                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       196980                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     16497412                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        63232                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        40320                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       262144                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      5505024                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        15424                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 11966100.907253151760                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1002181422.989790916443                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1026637.756790426676                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 3841204.653098950163                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2449351.145194674842                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 15924670.302726011723                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 334418076.357246279716                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 3981167.575681502931                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 936974.009510978824                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         3080                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       258049                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          988                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          610                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         4096                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        86016                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    174169820                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  15074563700                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     18667525                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     42404550                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  37440872000                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  35198809500                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 232689174500                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   3957798875                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma     72467750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     56548.64                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58417.45                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     70443.49                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     42919.59                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  61378478.69                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   8593459.35                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   2705184.79                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   3865037.96                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma    283077.15                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.11                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  10871770030                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    890400000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4699689470                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  23643787500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1240                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           620                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     17079302.419355                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    100556022.343746                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          620    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       891000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545315750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             620                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     13054620000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  10589167500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  23643787500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1431147                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1431147                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1431147                       # number of overall hits
system.cpu.icache.overall_hits::total         1431147                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         5314                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           5314                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         5314                       # number of overall misses
system.cpu.icache.overall_misses::total          5314                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    231515625                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    231515625                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    231515625                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    231515625                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1436461                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1436461                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1436461                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1436461                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003699                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003699                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003699                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003699                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43567.110463                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43567.110463                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43567.110463                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43567.110463                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         5314                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         5314                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         5314                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         5314                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    223313875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    223313875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    223313875                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    223313875                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003699                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003699                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003699                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003699                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42023.687429                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42023.687429                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42023.687429                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42023.687429                       # average overall mshr miss latency
system.cpu.icache.replacements                   5127                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1431147                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1431147                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         5314                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          5314                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    231515625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    231515625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1436461                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1436461                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003699                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003699                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43567.110463                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43567.110463                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         5314                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         5314                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    223313875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    223313875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003699                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003699                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42023.687429                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42023.687429                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  23643787500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           473.343549                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2336797                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              5127                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            455.782524                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   473.343549                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.924499                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.924499                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          475                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           29                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          431                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.927734                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2878235                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2878235                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  23643787500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  23643787500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  23643787500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       260592                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           260592                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       260592                       # number of overall hits
system.cpu.dcache.overall_hits::total          260592                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1262                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1262                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1262                       # number of overall misses
system.cpu.dcache.overall_misses::total          1262                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     97328625                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     97328625                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     97328625                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     97328625                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       261854                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       261854                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       261854                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       261854                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004819                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004819                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004819                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004819                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 77122.523772                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 77122.523772                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 77122.523772                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 77122.523772                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          606                       # number of writebacks
system.cpu.dcache.writebacks::total               606                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          247                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          247                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          247                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          247                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         1015                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1015                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1015                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1015                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         6593                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         6593                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     75723250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     75723250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     75723250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     75723250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     13970375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     13970375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003876                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003876                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003876                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003876                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 74604.187192                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 74604.187192                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 74604.187192                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 74604.187192                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2118.970878                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2118.970878                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   1014                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       165589                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          165589                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          751                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           751                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     56373000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     56373000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       166340                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       166340                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004515                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004515                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 75063.914780                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75063.914780                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            2                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          749                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          749                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          640                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          640                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     55095500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     55095500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     13970375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     13970375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004503                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004503                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 73558.744993                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 73558.744993                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21828.710938                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21828.710938                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        95003                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          95003                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          511                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          511                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     40955625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     40955625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        95514                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        95514                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005350                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005350                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 80147.994129                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 80147.994129                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          245                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          245                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          266                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          266                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         5953                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         5953                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     20627750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     20627750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002785                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002785                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 77547.932331                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 77547.932331                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       352786                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       352786                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   3662720500                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   3662720500                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10382.272823                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10382.272823                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data       101793                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total       101793                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       250993                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       250993                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   3566809125                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   3566809125                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 14210.791237                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 14210.791237                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  23643787500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           510.529223                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               30374                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1018                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             29.836935                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   510.529223                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.997127                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997127                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          324                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          168                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3870719                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3870719                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  23643787500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  23643787500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                23644063125                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    487                       # Simulator instruction rate (inst/s)
host_mem_usage                                9727704                       # Number of bytes of host memory used
host_op_rate                                      499                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 28967.65                       # Real time elapsed on the host
host_tick_rate                                 568282                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    14099104                       # Number of instructions simulated
sim_ops                                      14459070                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.016462                       # Number of seconds simulated
sim_ticks                                 16461778125                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             96.209839                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  418330                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               434810                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                747                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              7737                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            441812                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               6729                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            7835                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1106                       # Number of indirect misses.
system.cpu.branchPred.lookups                  496844                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   19926                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1033                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2984359                       # Number of instructions committed
system.cpu.committedOps                       3046685                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.148610                       # CPI: cycles per instruction
system.cpu.discardedOps                         19713                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1660266                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            156810                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           780240                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         3100775                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.317600                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      620                       # number of quiesce instructions executed
system.cpu.numCycles                          9396584                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       620                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2073922     68.07%     68.07% # Class of committed instruction
system.cpu.op_class_0::IntMult                   2141      0.07%     68.14% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     68.14% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     68.14% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     68.14% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     68.14% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     68.14% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.14% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     68.14% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.14% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.14% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.14% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.14% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.14% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.14% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.14% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.14% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.14% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.14% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.14% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.14% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.14% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.14% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.14% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.14% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.14% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.14% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.14% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.14% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.14% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.14% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.14% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.14% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.14% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.14% # Class of committed instruction
system.cpu.op_class_0::MemRead                 163084      5.35%     73.49% # Class of committed instruction
system.cpu.op_class_0::MemWrite                807537     26.51%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  3046685                       # Class of committed instruction
system.cpu.quiesceCycles                     16942261                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6295809                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          929                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         6168                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        718059                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  23644063125                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  23644063125                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  23644063125                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  23644063125                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              262034                       # Transaction distribution
system.membus.trans_dist::ReadResp             268101                       # Transaction distribution
system.membus.trans_dist::WriteReq              97345                       # Transaction distribution
system.membus.trans_dist::WriteResp             97345                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          607                       # Transaction distribution
system.membus.trans_dist::WriteClean                4                       # Transaction distribution
system.membus.trans_dist::CleanEvict             5539                       # Transaction distribution
system.membus.trans_dist::ReadExReq               266                       # Transaction distribution
system.membus.trans_dist::ReadExResp              266                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           5316                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           751                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       352786                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        352786                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        15762                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        15762                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           64                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         2560                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       708562                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        10626                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       721812                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       705572                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       705572                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1443146                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       340224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       340224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         5120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       102464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        14085                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       123397                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     22578044                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     22578044                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                23041665                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1071426                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000884                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.029717                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1070479     99.91%     99.91% # Request fanout histogram
system.membus.snoop_fanout::1                     947      0.09%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1071426                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1699657750                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              10.3                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            13539125                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            15157890                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             2646625                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  23644063125                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           13046825                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1536414815                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              9.3                       # Layer utilization (%)
system.membus.respLayer3.occupancy           27274500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  23644063125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0        65536                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        16384                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma        65536                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma          512                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        16896                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        18432                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      3981101                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma       995275                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      4976376                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0       995275                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      3981101                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      4976376                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      4976376                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      4976376                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total      9952752                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  23644063125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  23644063125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  23644063125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       194560                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       194560                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       539875                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       539875                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          100                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          196                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4746                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        10626                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        36896                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        45088                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1384450                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1392642                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1468870                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          140                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          308                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         6028                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         7458                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        14085                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       590196                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total       721268                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     22151172                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     22282244                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     23345793                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2536003625                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             15.4                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   2096895382                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         12.7                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1124323000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          6.8                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  23644063125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  23644063125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  23644063125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       180224                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        53248                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      3981101                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      2985826                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      3981101                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     10948028                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      3981101                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      2985826                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      6966927                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      3981101                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      6966927                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      6966927                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     17914954                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  23644063125                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  23644063125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  23644063125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  23644063125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  23644063125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  23644063125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  23644063125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2985826                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      6966927                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        9952752                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      2985826                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1026621                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       4012446                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2985826                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      9952752                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1026621                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      13965199                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  23644063125                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       261394                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       261394                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        91392                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        91392                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        14352                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       688130                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       705572                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       459124                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     22020100                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     22578044                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       413910                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       413910    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       413910                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    875764000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          5.3                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1398351000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          8.5                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  23644063125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     11981728                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       262144                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       131072                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     12374944                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       327680                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       328052                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total       655732                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      2995432                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         8192                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      3007720                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0        81920                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        10256                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total        92176                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0    727851385                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     15924404                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma      7962202                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total    751737990                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     19905505                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     19928102                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     39833607                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0    747756889                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     35852506                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma      7962202                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total    791571597                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  23644063125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  23644063125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  23644063125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  23644063125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     31391748                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      5505024                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     37027844                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     17956864                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     16646148                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     34603012                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      7847937                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       172032                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      8024065                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4489216                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       520193                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      5009409                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma      3981101                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1906947583                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    334412477                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      3981101                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2249322261                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1090821651                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1011199876                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2102021528                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma      3981101                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2997769234                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1345612353                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      3981101                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   4351343789                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  23644063125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  23644063125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  23644063125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  23644063125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  23644063125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  23644063125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  23644063125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  23644063125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  23644063125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  23644063125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  23644063125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  23644063125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  23644063125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  23644063125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  23644063125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  23644063125                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  23644063125                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  23644063125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  23644063125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       340224                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1728                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       341952                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       340224                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       340224                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         5316                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           27                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         5343                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     20667512                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       104970                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       20772483                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     20667512                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     20667512                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     20667512                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       104970                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      20772483                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  23644063125                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  23644063125                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  23644063125                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  23644063125                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  23644063125                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  23644063125                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  23644063125                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  23644063125                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  23644063125                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  23644063125                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  23644063125                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  23644063125                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  23644063125                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  23644063125                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       196980                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     16515076                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          63360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           16792316                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        39104                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       262144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      5505024                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         5888192                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         3080                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       258049                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             990                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              262384                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          611                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         4096                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        86016                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              92003                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     11965901                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1003237674                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1026621                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           3848916                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1020079111                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        2375442                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     15924404                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    334412477                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      3981101                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma       995275                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            357688699                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        2375442                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     27890304                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1337650151                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      3981101                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma       995275                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1026621                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          3848916                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1377767810                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       611.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      7176.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    343789.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       990.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003255175000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          140                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          140                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              473559                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              97864                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      262384                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      92003                       # Number of write requests accepted
system.mem_ctrls.readBursts                    262384                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    92003                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    276                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             16327                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             16381                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             16371                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             16335                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             16388                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             16389                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             16351                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             16380                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             16421                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             16396                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            16418                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            16409                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            16388                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            16393                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            16378                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            16383                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5747                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              5773                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5759                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5749                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5739                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5747                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5736                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5746                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5745                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5740                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             5738                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             5752                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5762                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5762                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5754                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5758                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.13                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      20.55                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   8429523095                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1310540000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             15309858095                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32160.50                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58410.50                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       134                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   244311                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   85388                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.21                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.81                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     2                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                262382                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                92003                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1228                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     397                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     842                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1022                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  230719                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    9240                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    9067                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    9049                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      84                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     307                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     32                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     34                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     31                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     20                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    624                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6626                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  15333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  14709                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2342                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2014                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1855                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1434                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    979                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    875                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    859                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    817                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    803                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    799                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    784                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    772                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    789                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    822                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    982                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    937                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    858                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    773                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    769                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    783                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    785                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    787                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    268                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        24414                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    928.222823                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   835.439892                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   254.049739                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          781      3.20%      3.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          770      3.15%      6.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          438      1.79%      8.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          283      1.16%      9.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          364      1.49%     10.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          318      1.30%     12.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          421      1.72%     13.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          407      1.67%     15.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        20632     84.51%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        24414                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          140                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1872.250000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1938.286780                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127            55     39.29%     39.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           19     13.57%     52.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            1      0.71%     53.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.71%     54.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            7      5.00%     59.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            3      2.14%     61.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           31     22.14%     83.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            3      2.14%     85.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            8      5.71%     91.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            7      5.00%     96.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271            5      3.57%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           140                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          140                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     657.192857                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    301.455963                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    470.773768                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31             32     22.86%     22.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63             5      3.57%     26.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             8      5.71%     32.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            2      1.43%     33.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            2      1.43%     35.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            4      2.86%     37.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            1      0.71%     38.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::768-799            1      0.71%     39.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            3      2.14%     41.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           82     58.57%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           140                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               16774912                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   17664                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 5888448                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                16792316                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5888192                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1019.02                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       357.70                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1020.08                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    357.69                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.76                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.96                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.79                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   16461810625                       # Total gap between requests
system.mem_ctrls.avgGap                      46451.51                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       196980                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     16497412                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        63360                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        40320                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       262144                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      5505024                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        15424                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 11965900.554864877835                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1002164643.134503483772                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1026620.567454647273                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 3848915.926267837640                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2449310.134897714946                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 15924403.670700063929                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 334412477.084701299667                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 3981100.917675015982                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 936958.321444998845                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         3080                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       258049                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          990                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          611                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         4096                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        86016                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    174169820                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  15074563700                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     18667525                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     42457050                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  37440872000                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  35198809500                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 232689174500                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   3957798875                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma     72467750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     56548.64                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58417.45                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     70443.49                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     42885.91                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  61278022.91                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   8593459.35                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   2705184.79                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   3865037.96                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma    283077.15                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.11                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  10871770030                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    890400000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4699965095                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  23644063125                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1240                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           620                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     17079302.419355                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    100556022.343746                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          620    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       891000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545315750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             620                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     13054895625                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  10589167500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  23644063125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1431159                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1431159                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1431159                       # number of overall hits
system.cpu.icache.overall_hits::total         1431159                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         5316                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           5316                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         5316                       # number of overall misses
system.cpu.icache.overall_misses::total          5316                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    231645625                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    231645625                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    231645625                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    231645625                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1436475                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1436475                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1436475                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1436475                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003701                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003701                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003701                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003701                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43575.174003                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43575.174003                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43575.174003                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43575.174003                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         5316                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         5316                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         5316                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         5316                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    223439250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    223439250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    223439250                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    223439250                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003701                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003701                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003701                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003701                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42031.461625                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42031.461625                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42031.461625                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42031.461625                       # average overall mshr miss latency
system.cpu.icache.replacements                   5130                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1431159                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1431159                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         5316                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          5316                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    231645625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    231645625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1436475                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1436475                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003701                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003701                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43575.174003                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43575.174003                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         5316                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         5316                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    223439250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    223439250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003701                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003701                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42031.461625                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42031.461625                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  23644063125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           473.343576                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             4593703                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              5605                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            819.572346                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   473.343576                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.924499                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.924499                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          475                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           27                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          430                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.927734                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2878266                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2878266                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  23644063125                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  23644063125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  23644063125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       260596                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           260596                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       260596                       # number of overall hits
system.cpu.dcache.overall_hits::total          260596                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1264                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1264                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1264                       # number of overall misses
system.cpu.dcache.overall_misses::total          1264                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     97448625                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     97448625                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     97448625                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     97448625                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       261860                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       261860                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       261860                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       261860                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004827                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004827                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004827                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004827                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 77095.431171                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 77095.431171                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 77095.431171                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 77095.431171                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          607                       # number of writebacks
system.cpu.dcache.writebacks::total               607                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          247                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          247                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          247                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          247                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         1017                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1017                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1017                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1017                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         6593                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         6593                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     75840250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     75840250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     75840250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     75840250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     13970375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     13970375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003884                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003884                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003884                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003884                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 74572.517207                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 74572.517207                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 74572.517207                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 74572.517207                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2118.970878                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2118.970878                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   1016                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       165593                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          165593                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          753                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           753                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     56493000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     56493000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       166346                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       166346                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004527                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004527                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 75023.904382                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75023.904382                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            2                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          751                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          751                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          640                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          640                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     55212500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     55212500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     13970375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     13970375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004515                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004515                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 73518.641811                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 73518.641811                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21828.710938                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21828.710938                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        95003                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          95003                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          511                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          511                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     40955625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     40955625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        95514                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        95514                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005350                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005350                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 80147.994129                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 80147.994129                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          245                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          245                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          266                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          266                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         5953                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         5953                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     20627750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     20627750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002785                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002785                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 77547.932331                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 77547.932331                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       352786                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       352786                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   3662720500                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   3662720500                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10382.272823                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10382.272823                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data       101793                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total       101793                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       250993                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       250993                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   3566809125                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   3566809125                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 14210.791237                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 14210.791237                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  23644063125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           510.529197                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              265002                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1529                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            173.317201                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   510.529197                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.997127                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997127                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          322                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          168                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3870745                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3870745                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  23644063125                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  23644063125                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
