

================================================================
== Vivado HLS Report for 'SysArray'
================================================================
* Date:           Tue May 12 14:14:55 2020

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        prj
* Solution:       sol
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.750 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    36911|    36911| 0.369 ms | 0.369 ms |  36911|  36911|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                     Loop Name                    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- memcpy.m00_axi_input_buffer.input_matrix        |     4097|     4097|         3|          1|          1|  4096|    yes   |
        |- Loop 2                                          |     4096|     4096|         2|          1|          1|  4096|    yes   |
        |- memcpy.input_matrix.m00_axi_output_buffer.gep   |     4097|     4097|         3|          1|          1|  4096|    yes   |
        |- memcpy.m01_axi_input_buffer.weight_matrix       |     4097|     4097|         3|          1|          1|  4096|    yes   |
        |- Loop 5                                          |     4096|     4096|         2|          1|          1|  4096|    yes   |
        |- memcpy.weight_matrix.m01_axi_output_buffer.gep  |     4097|     4097|         3|          1|          1|  4096|    yes   |
        |- memcpy.m02_axi_input_buffer.output_matrix       |     4097|     4097|         3|          1|          1|  4096|    yes   |
        |- Loop 8                                          |     4096|     4096|         2|          1|          1|  4096|    yes   |
        |- memcpy.output_matrix.m02_axi_output_buffer.gep  |     4097|     4097|         3|          1|          1|  4096|    yes   |
        +--------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 2
  * Pipeline-2: initiation interval (II) = 1, depth = 3
  * Pipeline-3: initiation interval (II) = 1, depth = 3
  * Pipeline-4: initiation interval (II) = 1, depth = 2
  * Pipeline-5: initiation interval (II) = 1, depth = 3
  * Pipeline-6: initiation interval (II) = 1, depth = 3
  * Pipeline-7: initiation interval (II) = 1, depth = 2
  * Pipeline-8: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 57
* Pipeline : 9
  Pipeline-0 : II = 1, D = 3, States = { 9 10 11 }
  Pipeline-1 : II = 1, D = 2, States = { 13 14 }
  Pipeline-2 : II = 1, D = 3, States = { 16 17 18 }
  Pipeline-3 : II = 1, D = 3, States = { 26 27 28 }
  Pipeline-4 : II = 1, D = 2, States = { 30 31 }
  Pipeline-5 : II = 1, D = 3, States = { 33 34 35 }
  Pipeline-6 : II = 1, D = 3, States = { 43 44 45 }
  Pipeline-7 : II = 1, D = 2, States = { 47 48 }
  Pipeline-8 : II = 1, D = 3, States = { 50 51 52 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 12 10 
10 --> 11 
11 --> 9 
12 --> 13 
13 --> 15 14 
14 --> 13 
15 --> 16 
16 --> 19 17 
17 --> 18 
18 --> 16 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 29 27 
27 --> 28 
28 --> 26 
29 --> 30 
30 --> 32 31 
31 --> 30 
32 --> 33 
33 --> 36 34 
34 --> 35 
35 --> 33 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 46 44 
44 --> 45 
45 --> 43 
46 --> 47 
47 --> 49 48 
48 --> 47 
49 --> 50 
50 --> 53 51 
51 --> 52 
52 --> 50 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 58 [1/1] (1.00ns)   --->   "%output_matrix_read = call i64 @_ssdm_op_Read.s_axilite.i64(i64 %output_matrix)"   --->   Operation 58 'read' 'output_matrix_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 59 [1/1] (1.00ns)   --->   "%weight_matrix_read = call i64 @_ssdm_op_Read.s_axilite.i64(i64 %weight_matrix)"   --->   Operation 59 'read' 'weight_matrix_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 60 [1/1] (1.00ns)   --->   "%input_matrix_read = call i64 @_ssdm_op_Read.s_axilite.i64(i64 %input_matrix)"   --->   Operation 60 'read' 'input_matrix_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%output_matrix5 = call i62 @_ssdm_op_PartSelect.i62.i64.i32.i32(i64 %output_matrix_read, i32 2, i32 63)"   --->   Operation 61 'partselect' 'output_matrix5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%empty = zext i62 %output_matrix5 to i64"   --->   Operation 62 'zext' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%m02_axi_addr = getelementptr i32* %m02_axi, i64 %empty"   --->   Operation 63 'getelementptr' 'm02_axi_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%weight_matrix3 = call i62 @_ssdm_op_PartSelect.i62.i64.i32.i32(i64 %weight_matrix_read, i32 2, i32 63)"   --->   Operation 64 'partselect' 'weight_matrix3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%empty_6 = zext i62 %weight_matrix3 to i64"   --->   Operation 65 'zext' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%m01_axi_addr = getelementptr i32* %m01_axi, i64 %empty_6"   --->   Operation 66 'getelementptr' 'm01_axi_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%input_matrix1 = call i62 @_ssdm_op_PartSelect.i62.i64.i32.i32(i64 %input_matrix_read, i32 2, i32 63)"   --->   Operation 67 'partselect' 'input_matrix1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%empty_7 = zext i62 %input_matrix1 to i64"   --->   Operation 68 'zext' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%m00_axi_addr = getelementptr i32* %m00_axi, i64 %empty_7"   --->   Operation 69 'getelementptr' 'm00_axi_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%m00_axi_input_buffer = alloca [8192 x i32], align 16" [../SysArray_cmodel.cpp:48]   --->   Operation 70 'alloca' 'm00_axi_input_buffer' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%m00_axi_output_buffer = alloca [8192 x i32], align 16" [../SysArray_cmodel.cpp:49]   --->   Operation 71 'alloca' 'm00_axi_output_buffer' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%m01_axi_input_buffer = alloca [8192 x i32], align 16" [../SysArray_cmodel.cpp:69]   --->   Operation 72 'alloca' 'm01_axi_input_buffer' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%m01_axi_output_buffer = alloca [8192 x i32], align 16" [../SysArray_cmodel.cpp:70]   --->   Operation 73 'alloca' 'm01_axi_output_buffer' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%m02_axi_input_buffer = alloca [8192 x i32], align 16" [../SysArray_cmodel.cpp:90]   --->   Operation 74 'alloca' 'm02_axi_input_buffer' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%m02_axi_output_buffer = alloca [8192 x i32], align 16" [../SysArray_cmodel.cpp:91]   --->   Operation 75 'alloca' 'm02_axi_output_buffer' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>

State 2 <SV = 1> <Delay = 8.75>
ST_2 : Operation 76 [7/7] (8.75ns)   --->   "%m00_axi_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %m00_axi_addr, i32 4096)" [../SysArray_cmodel.cpp:57]   --->   Operation 76 'readreq' 'm00_axi_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 8.75>
ST_3 : Operation 77 [6/7] (8.75ns)   --->   "%m00_axi_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %m00_axi_addr, i32 4096)" [../SysArray_cmodel.cpp:57]   --->   Operation 77 'readreq' 'm00_axi_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 8.75>
ST_4 : Operation 78 [5/7] (8.75ns)   --->   "%m00_axi_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %m00_axi_addr, i32 4096)" [../SysArray_cmodel.cpp:57]   --->   Operation 78 'readreq' 'm00_axi_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 8.75>
ST_5 : Operation 79 [4/7] (8.75ns)   --->   "%m00_axi_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %m00_axi_addr, i32 4096)" [../SysArray_cmodel.cpp:57]   --->   Operation 79 'readreq' 'm00_axi_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 8.75>
ST_6 : Operation 80 [3/7] (8.75ns)   --->   "%m00_axi_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %m00_axi_addr, i32 4096)" [../SysArray_cmodel.cpp:57]   --->   Operation 80 'readreq' 'm00_axi_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 8.75>
ST_7 : Operation 81 [2/7] (8.75ns)   --->   "%m00_axi_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %m00_axi_addr, i32 4096)" [../SysArray_cmodel.cpp:57]   --->   Operation 81 'readreq' 'm00_axi_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 8.75>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %m02_axi), !map !13"   --->   Operation 82 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 83 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %m01_axi), !map !19"   --->   Operation 83 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 84 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %m00_axi), !map !23"   --->   Operation 84 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %scalar00) nounwind, !map !27"   --->   Operation 85 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %scalar01) nounwind, !map !33"   --->   Operation 86 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @SysArray_str) nounwind"   --->   Operation 87 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 88 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %m00_axi, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str2, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../SysArray_cmodel.cpp:33]   --->   Operation 88 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %m01_axi, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str4, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../SysArray_cmodel.cpp:34]   --->   Operation 89 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %m02_axi, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str5, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../SysArray_cmodel.cpp:35]   --->   Operation 90 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %scalar00, [10 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str7, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../SysArray_cmodel.cpp:36]   --->   Operation 91 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %scalar01, [10 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str7, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../SysArray_cmodel.cpp:37]   --->   Operation 92 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64 %input_matrix, [10 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str7, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../SysArray_cmodel.cpp:38]   --->   Operation 93 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64 %weight_matrix, [10 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str7, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../SysArray_cmodel.cpp:39]   --->   Operation 94 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64 %output_matrix, [10 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str7, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../SysArray_cmodel.cpp:40]   --->   Operation 95 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str7, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../SysArray_cmodel.cpp:41]   --->   Operation 96 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 97 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [11 x i8]* @p_str8, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../SysArray_cmodel.cpp:42]   --->   Operation 97 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 98 [1/7] (8.75ns)   --->   "%m00_axi_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %m00_axi_addr, i32 4096)" [../SysArray_cmodel.cpp:57]   --->   Operation 98 'readreq' 'm00_axi_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 99 [1/1] (0.60ns)   --->   "br label %burst.rd.header" [../SysArray_cmodel.cpp:57]   --->   Operation 99 'br' <Predicate = true> <Delay = 0.60>

State 9 <SV = 8> <Delay = 0.64>
ST_9 : Operation 100 [1/1] (0.00ns)   --->   "%phi_ln57 = phi i13 [ 0, %0 ], [ %add_ln57, %burstread.region ]" [../SysArray_cmodel.cpp:57]   --->   Operation 100 'phi' 'phi_ln57' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 101 [1/1] (0.64ns)   --->   "%icmp_ln57 = icmp eq i13 %phi_ln57, -4096" [../SysArray_cmodel.cpp:57]   --->   Operation 101 'icmp' 'icmp_ln57' <Predicate = true> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 102 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4096, i64 4096, i64 4096) nounwind"   --->   Operation 102 'speclooptripcount' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 103 [1/1] (0.54ns)   --->   "%add_ln57 = add i13 %phi_ln57, 1" [../SysArray_cmodel.cpp:57]   --->   Operation 103 'add' 'add_ln57' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 104 [1/1] (0.00ns)   --->   "br i1 %icmp_ln57, label %burst.rd.end.preheader, label %burstread.region" [../SysArray_cmodel.cpp:57]   --->   Operation 104 'br' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 8.75>
ST_10 : Operation 105 [1/1] (8.75ns)   --->   "%m00_axi_addr_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %m00_axi_addr)" [../SysArray_cmodel.cpp:57]   --->   Operation 105 'read' 'm00_axi_addr_read' <Predicate = (!icmp_ln57)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 1.15>
ST_11 : Operation 106 [1/1] (0.00ns)   --->   "%burstread_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_str) nounwind" [../SysArray_cmodel.cpp:57]   --->   Operation 106 'specregionbegin' 'burstread_rbegin' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_11 : Operation 107 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str9) nounwind" [../SysArray_cmodel.cpp:57]   --->   Operation 107 'specpipeline' 'empty_9' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_11 : Operation 108 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecLoopName([41 x i8]* @memcpy_OC_m00_axi_input_buffer_OC_input_matrix_str) nounwind" [../SysArray_cmodel.cpp:57]   --->   Operation 108 'specloopname' 'empty_10' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_11 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln57 = zext i13 %phi_ln57 to i64" [../SysArray_cmodel.cpp:57]   --->   Operation 109 'zext' 'zext_ln57' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_11 : Operation 110 [1/1] (0.00ns)   --->   "%m00_axi_input_buffer_addr = getelementptr [8192 x i32]* %m00_axi_input_buffer, i64 0, i64 %zext_ln57" [../SysArray_cmodel.cpp:57]   --->   Operation 110 'getelementptr' 'm00_axi_input_buffer_addr' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_11 : Operation 111 [1/1] (1.15ns)   --->   "store i32 %m00_axi_addr_read, i32* %m00_axi_input_buffer_addr, align 4" [../SysArray_cmodel.cpp:57]   --->   Operation 111 'store' <Predicate = (!icmp_ln57)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_11 : Operation 112 [1/1] (0.00ns)   --->   "%burstread_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_str, i32 %burstread_rbegin) nounwind" [../SysArray_cmodel.cpp:57]   --->   Operation 112 'specregionend' 'burstread_rend' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_11 : Operation 113 [1/1] (0.00ns)   --->   "br label %burst.rd.header" [../SysArray_cmodel.cpp:57]   --->   Operation 113 'br' <Predicate = (!icmp_ln57)> <Delay = 0.00>

State 12 <SV = 9> <Delay = 0.60>
ST_12 : Operation 114 [1/1] (0.60ns)   --->   "br label %burst.rd.end"   --->   Operation 114 'br' <Predicate = true> <Delay = 0.60>

State 13 <SV = 10> <Delay = 1.15>
ST_13 : Operation 115 [1/1] (0.00ns)   --->   "%i_0 = phi i13 [ %i, %1 ], [ 0, %burst.rd.end.preheader ]"   --->   Operation 115 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 116 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str15) nounwind"   --->   Operation 116 'specpipeline' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 117 [1/1] (0.64ns)   --->   "%icmp_ln60 = icmp eq i13 %i_0, -4096" [../SysArray_cmodel.cpp:60]   --->   Operation 117 'icmp' 'icmp_ln60' <Predicate = true> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 118 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4096, i64 4096, i64 4096) nounwind"   --->   Operation 118 'speclooptripcount' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 119 [1/1] (0.54ns)   --->   "%i = add i13 %i_0, 1" [../SysArray_cmodel.cpp:60]   --->   Operation 119 'add' 'i' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 120 [1/1] (0.00ns)   --->   "br i1 %icmp_ln60, label %burst.wr.header.preheader, label %1" [../SysArray_cmodel.cpp:60]   --->   Operation 120 'br' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln61 = zext i13 %i_0 to i64" [../SysArray_cmodel.cpp:61]   --->   Operation 121 'zext' 'zext_ln61' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_13 : Operation 122 [1/1] (0.00ns)   --->   "%m00_axi_input_buffer_addr_1 = getelementptr inbounds [8192 x i32]* %m00_axi_input_buffer, i64 0, i64 %zext_ln61" [../SysArray_cmodel.cpp:61]   --->   Operation 122 'getelementptr' 'm00_axi_input_buffer_addr_1' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_13 : Operation 123 [2/2] (1.15ns)   --->   "%m00_axi_input_buffer_load = load i32* %m00_axi_input_buffer_addr_1, align 4" [../SysArray_cmodel.cpp:61]   --->   Operation 123 'load' 'm00_axi_input_buffer_load' <Predicate = (!icmp_ln60)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>

State 14 <SV = 11> <Delay = 2.98>
ST_14 : Operation 124 [1/2] (1.15ns)   --->   "%m00_axi_input_buffer_load = load i32* %m00_axi_input_buffer_addr_1, align 4" [../SysArray_cmodel.cpp:61]   --->   Operation 124 'load' 'm00_axi_input_buffer_load' <Predicate = (!icmp_ln60)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_14 : Operation 125 [1/1] (0.66ns)   --->   "%add_ln61 = add nsw i32 %m00_axi_input_buffer_load, 1" [../SysArray_cmodel.cpp:61]   --->   Operation 125 'add' 'add_ln61' <Predicate = (!icmp_ln60)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 126 [1/1] (0.00ns)   --->   "%m00_axi_output_buffer_addr = getelementptr inbounds [8192 x i32]* %m00_axi_output_buffer, i64 0, i64 %zext_ln61" [../SysArray_cmodel.cpp:61]   --->   Operation 126 'getelementptr' 'm00_axi_output_buffer_addr' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_14 : Operation 127 [1/1] (1.15ns)   --->   "store i32 %add_ln61, i32* %m00_axi_output_buffer_addr, align 4" [../SysArray_cmodel.cpp:61]   --->   Operation 127 'store' <Predicate = (!icmp_ln60)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_14 : Operation 128 [1/1] (0.00ns)   --->   "br label %burst.rd.end" [../SysArray_cmodel.cpp:60]   --->   Operation 128 'br' <Predicate = (!icmp_ln60)> <Delay = 0.00>

State 15 <SV = 11> <Delay = 8.75>
ST_15 : Operation 129 [1/1] (8.75ns)   --->   "%m00_axi_addr_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %m00_axi_addr, i32 4096)" [../SysArray_cmodel.cpp:65]   --->   Operation 129 'writereq' 'm00_axi_addr_wr_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 130 [1/1] (0.60ns)   --->   "br label %burst.wr.header" [../SysArray_cmodel.cpp:65]   --->   Operation 130 'br' <Predicate = true> <Delay = 0.60>

State 16 <SV = 12> <Delay = 1.15>
ST_16 : Operation 131 [1/1] (0.00ns)   --->   "%phi_ln65 = phi i13 [ %add_ln65, %burstwrite.region ], [ 0, %burst.wr.header.preheader ]" [../SysArray_cmodel.cpp:65]   --->   Operation 131 'phi' 'phi_ln65' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 132 [1/1] (0.64ns)   --->   "%icmp_ln65 = icmp eq i13 %phi_ln65, -4096" [../SysArray_cmodel.cpp:65]   --->   Operation 132 'icmp' 'icmp_ln65' <Predicate = true> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 133 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4096, i64 4096, i64 4096) nounwind"   --->   Operation 133 'speclooptripcount' 'empty_13' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 134 [1/1] (0.54ns)   --->   "%add_ln65 = add i13 %phi_ln65, 1" [../SysArray_cmodel.cpp:65]   --->   Operation 134 'add' 'add_ln65' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 135 [1/1] (0.00ns)   --->   "br i1 %icmp_ln65, label %burst.rd.header21.preheader, label %burstwrite.region" [../SysArray_cmodel.cpp:65]   --->   Operation 135 'br' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln65 = zext i13 %phi_ln65 to i64" [../SysArray_cmodel.cpp:65]   --->   Operation 136 'zext' 'zext_ln65' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_16 : Operation 137 [1/1] (0.00ns)   --->   "%m00_axi_output_buffer_addr_1 = getelementptr [8192 x i32]* %m00_axi_output_buffer, i64 0, i64 %zext_ln65" [../SysArray_cmodel.cpp:65]   --->   Operation 137 'getelementptr' 'm00_axi_output_buffer_addr_1' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_16 : Operation 138 [2/2] (1.15ns)   --->   "%m00_axi_output_buffer_load = load i32* %m00_axi_output_buffer_addr_1, align 4" [../SysArray_cmodel.cpp:65]   --->   Operation 138 'load' 'm00_axi_output_buffer_load' <Predicate = (!icmp_ln65)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>

State 17 <SV = 13> <Delay = 1.15>
ST_17 : Operation 139 [1/2] (1.15ns)   --->   "%m00_axi_output_buffer_load = load i32* %m00_axi_output_buffer_addr_1, align 4" [../SysArray_cmodel.cpp:65]   --->   Operation 139 'load' 'm00_axi_output_buffer_load' <Predicate = (!icmp_ln65)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>

State 18 <SV = 14> <Delay = 8.75>
ST_18 : Operation 140 [1/1] (0.00ns)   --->   "%burstwrite_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @burstwrite_OC_region_str) nounwind" [../SysArray_cmodel.cpp:65]   --->   Operation 140 'specregionbegin' 'burstwrite_rbegin' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_18 : Operation 141 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str10) nounwind" [../SysArray_cmodel.cpp:65]   --->   Operation 141 'specpipeline' 'empty_14' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_18 : Operation 142 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecLoopName([46 x i8]* @memcpy_OC_input_matrix_OC_m00_axi_output_buffer_OC_gep_str) nounwind" [../SysArray_cmodel.cpp:65]   --->   Operation 142 'specloopname' 'empty_15' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_18 : Operation 143 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %m00_axi_addr, i32 %m00_axi_output_buffer_load, i4 -1)" [../SysArray_cmodel.cpp:65]   --->   Operation 143 'write' <Predicate = (!icmp_ln65)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 144 [1/1] (0.00ns)   --->   "%burstwrite_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @burstwrite_OC_region_str, i32 %burstwrite_rbegin) nounwind" [../SysArray_cmodel.cpp:65]   --->   Operation 144 'specregionend' 'burstwrite_rend' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_18 : Operation 145 [1/1] (0.00ns)   --->   "br label %burst.wr.header" [../SysArray_cmodel.cpp:65]   --->   Operation 145 'br' <Predicate = (!icmp_ln65)> <Delay = 0.00>

State 19 <SV = 13> <Delay = 8.75>
ST_19 : Operation 146 [7/7] (8.75ns)   --->   "%m01_axi_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %m01_axi_addr, i32 4096)" [../SysArray_cmodel.cpp:78]   --->   Operation 146 'readreq' 'm01_axi_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 14> <Delay = 8.75>
ST_20 : Operation 147 [5/5] (8.75ns)   --->   "%m00_axi_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %m00_axi_addr)" [../SysArray_cmodel.cpp:65]   --->   Operation 147 'writeresp' 'm00_axi_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 148 [6/7] (8.75ns)   --->   "%m01_axi_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %m01_axi_addr, i32 4096)" [../SysArray_cmodel.cpp:78]   --->   Operation 148 'readreq' 'm01_axi_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 15> <Delay = 8.75>
ST_21 : Operation 149 [4/5] (8.75ns)   --->   "%m00_axi_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %m00_axi_addr)" [../SysArray_cmodel.cpp:65]   --->   Operation 149 'writeresp' 'm00_axi_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 150 [5/7] (8.75ns)   --->   "%m01_axi_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %m01_axi_addr, i32 4096)" [../SysArray_cmodel.cpp:78]   --->   Operation 150 'readreq' 'm01_axi_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 16> <Delay = 8.75>
ST_22 : Operation 151 [3/5] (8.75ns)   --->   "%m00_axi_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %m00_axi_addr)" [../SysArray_cmodel.cpp:65]   --->   Operation 151 'writeresp' 'm00_axi_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 152 [4/7] (8.75ns)   --->   "%m01_axi_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %m01_axi_addr, i32 4096)" [../SysArray_cmodel.cpp:78]   --->   Operation 152 'readreq' 'm01_axi_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 17> <Delay = 8.75>
ST_23 : Operation 153 [2/5] (8.75ns)   --->   "%m00_axi_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %m00_axi_addr)" [../SysArray_cmodel.cpp:65]   --->   Operation 153 'writeresp' 'm00_axi_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 154 [3/7] (8.75ns)   --->   "%m01_axi_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %m01_axi_addr, i32 4096)" [../SysArray_cmodel.cpp:78]   --->   Operation 154 'readreq' 'm01_axi_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 18> <Delay = 8.75>
ST_24 : Operation 155 [1/5] (8.75ns)   --->   "%m00_axi_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %m00_axi_addr)" [../SysArray_cmodel.cpp:65]   --->   Operation 155 'writeresp' 'm00_axi_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 156 [2/7] (8.75ns)   --->   "%m01_axi_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %m01_axi_addr, i32 4096)" [../SysArray_cmodel.cpp:78]   --->   Operation 156 'readreq' 'm01_axi_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 19> <Delay = 8.75>
ST_25 : Operation 157 [1/7] (8.75ns)   --->   "%m01_axi_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %m01_axi_addr, i32 4096)" [../SysArray_cmodel.cpp:78]   --->   Operation 157 'readreq' 'm01_axi_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 158 [1/1] (0.60ns)   --->   "br label %burst.rd.header21" [../SysArray_cmodel.cpp:78]   --->   Operation 158 'br' <Predicate = true> <Delay = 0.60>

State 26 <SV = 20> <Delay = 0.64>
ST_26 : Operation 159 [1/1] (0.00ns)   --->   "%phi_ln78 = phi i13 [ %add_ln78, %burstread.region1 ], [ 0, %burst.rd.header21.preheader ]" [../SysArray_cmodel.cpp:78]   --->   Operation 159 'phi' 'phi_ln78' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 160 [1/1] (0.64ns)   --->   "%icmp_ln78 = icmp eq i13 %phi_ln78, -4096" [../SysArray_cmodel.cpp:78]   --->   Operation 160 'icmp' 'icmp_ln78' <Predicate = true> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 161 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4096, i64 4096, i64 4096) nounwind"   --->   Operation 161 'speclooptripcount' 'empty_16' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 162 [1/1] (0.54ns)   --->   "%add_ln78 = add i13 %phi_ln78, 1" [../SysArray_cmodel.cpp:78]   --->   Operation 162 'add' 'add_ln78' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 163 [1/1] (0.00ns)   --->   "br i1 %icmp_ln78, label %burst.rd.end20.preheader, label %burstread.region1" [../SysArray_cmodel.cpp:78]   --->   Operation 163 'br' <Predicate = true> <Delay = 0.00>

State 27 <SV = 21> <Delay = 8.75>
ST_27 : Operation 164 [1/1] (8.75ns)   --->   "%m01_axi_addr_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %m01_axi_addr)" [../SysArray_cmodel.cpp:78]   --->   Operation 164 'read' 'm01_axi_addr_read' <Predicate = (!icmp_ln78)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 22> <Delay = 1.15>
ST_28 : Operation 165 [1/1] (0.00ns)   --->   "%burstread_rbegin1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_str) nounwind" [../SysArray_cmodel.cpp:78]   --->   Operation 165 'specregionbegin' 'burstread_rbegin1' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_28 : Operation 166 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str11) nounwind" [../SysArray_cmodel.cpp:78]   --->   Operation 166 'specpipeline' 'empty_17' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_28 : Operation 167 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecLoopName([42 x i8]* @memcpy_OC_m01_axi_input_buffer_OC_weight_matrix_str) nounwind" [../SysArray_cmodel.cpp:78]   --->   Operation 167 'specloopname' 'empty_18' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_28 : Operation 168 [1/1] (0.00ns)   --->   "%zext_ln78 = zext i13 %phi_ln78 to i64" [../SysArray_cmodel.cpp:78]   --->   Operation 168 'zext' 'zext_ln78' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_28 : Operation 169 [1/1] (0.00ns)   --->   "%m01_axi_input_buffer_addr = getelementptr [8192 x i32]* %m01_axi_input_buffer, i64 0, i64 %zext_ln78" [../SysArray_cmodel.cpp:78]   --->   Operation 169 'getelementptr' 'm01_axi_input_buffer_addr' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_28 : Operation 170 [1/1] (1.15ns)   --->   "store i32 %m01_axi_addr_read, i32* %m01_axi_input_buffer_addr, align 4" [../SysArray_cmodel.cpp:78]   --->   Operation 170 'store' <Predicate = (!icmp_ln78)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_28 : Operation 171 [1/1] (0.00ns)   --->   "%burstread_rend30 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_str, i32 %burstread_rbegin1) nounwind" [../SysArray_cmodel.cpp:78]   --->   Operation 171 'specregionend' 'burstread_rend30' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_28 : Operation 172 [1/1] (0.00ns)   --->   "br label %burst.rd.header21" [../SysArray_cmodel.cpp:78]   --->   Operation 172 'br' <Predicate = (!icmp_ln78)> <Delay = 0.00>

State 29 <SV = 21> <Delay = 0.60>
ST_29 : Operation 173 [1/1] (0.60ns)   --->   "br label %burst.rd.end20"   --->   Operation 173 'br' <Predicate = true> <Delay = 0.60>

State 30 <SV = 22> <Delay = 1.15>
ST_30 : Operation 174 [1/1] (0.00ns)   --->   "%i1_0 = phi i13 [ %i_1, %2 ], [ 0, %burst.rd.end20.preheader ]"   --->   Operation 174 'phi' 'i1_0' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 175 [1/1] (0.00ns)   --->   "%empty_19 = call i32 (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str16) nounwind"   --->   Operation 175 'specpipeline' 'empty_19' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 176 [1/1] (0.64ns)   --->   "%icmp_ln81 = icmp eq i13 %i1_0, -4096" [../SysArray_cmodel.cpp:81]   --->   Operation 176 'icmp' 'icmp_ln81' <Predicate = true> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 177 [1/1] (0.00ns)   --->   "%empty_20 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4096, i64 4096, i64 4096) nounwind"   --->   Operation 177 'speclooptripcount' 'empty_20' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 178 [1/1] (0.54ns)   --->   "%i_1 = add i13 %i1_0, 1" [../SysArray_cmodel.cpp:81]   --->   Operation 178 'add' 'i_1' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 179 [1/1] (0.00ns)   --->   "br i1 %icmp_ln81, label %burst.wr.header33.preheader, label %2" [../SysArray_cmodel.cpp:81]   --->   Operation 179 'br' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 180 [1/1] (0.00ns)   --->   "%zext_ln82 = zext i13 %i1_0 to i64" [../SysArray_cmodel.cpp:82]   --->   Operation 180 'zext' 'zext_ln82' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_30 : Operation 181 [1/1] (0.00ns)   --->   "%m01_axi_input_buffer_addr_1 = getelementptr inbounds [8192 x i32]* %m01_axi_input_buffer, i64 0, i64 %zext_ln82" [../SysArray_cmodel.cpp:82]   --->   Operation 181 'getelementptr' 'm01_axi_input_buffer_addr_1' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_30 : Operation 182 [2/2] (1.15ns)   --->   "%m01_axi_input_buffer_load = load i32* %m01_axi_input_buffer_addr_1, align 4" [../SysArray_cmodel.cpp:82]   --->   Operation 182 'load' 'm01_axi_input_buffer_load' <Predicate = (!icmp_ln81)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>

State 31 <SV = 23> <Delay = 2.98>
ST_31 : Operation 183 [1/2] (1.15ns)   --->   "%m01_axi_input_buffer_load = load i32* %m01_axi_input_buffer_addr_1, align 4" [../SysArray_cmodel.cpp:82]   --->   Operation 183 'load' 'm01_axi_input_buffer_load' <Predicate = (!icmp_ln81)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_31 : Operation 184 [1/1] (0.66ns)   --->   "%add_ln82 = add nsw i32 %m01_axi_input_buffer_load, 1" [../SysArray_cmodel.cpp:82]   --->   Operation 184 'add' 'add_ln82' <Predicate = (!icmp_ln81)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 185 [1/1] (0.00ns)   --->   "%m01_axi_output_buffer_addr = getelementptr inbounds [8192 x i32]* %m01_axi_output_buffer, i64 0, i64 %zext_ln82" [../SysArray_cmodel.cpp:82]   --->   Operation 185 'getelementptr' 'm01_axi_output_buffer_addr' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_31 : Operation 186 [1/1] (1.15ns)   --->   "store i32 %add_ln82, i32* %m01_axi_output_buffer_addr, align 4" [../SysArray_cmodel.cpp:82]   --->   Operation 186 'store' <Predicate = (!icmp_ln81)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_31 : Operation 187 [1/1] (0.00ns)   --->   "br label %burst.rd.end20" [../SysArray_cmodel.cpp:81]   --->   Operation 187 'br' <Predicate = (!icmp_ln81)> <Delay = 0.00>

State 32 <SV = 23> <Delay = 8.75>
ST_32 : Operation 188 [1/1] (8.75ns)   --->   "%m01_axi_addr_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %m01_axi_addr, i32 4096)" [../SysArray_cmodel.cpp:86]   --->   Operation 188 'writereq' 'm01_axi_addr_wr_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 189 [1/1] (0.60ns)   --->   "br label %burst.wr.header33" [../SysArray_cmodel.cpp:86]   --->   Operation 189 'br' <Predicate = true> <Delay = 0.60>

State 33 <SV = 24> <Delay = 1.15>
ST_33 : Operation 190 [1/1] (0.00ns)   --->   "%phi_ln86 = phi i13 [ %add_ln86, %burstwrite.region1 ], [ 0, %burst.wr.header33.preheader ]" [../SysArray_cmodel.cpp:86]   --->   Operation 190 'phi' 'phi_ln86' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 191 [1/1] (0.64ns)   --->   "%icmp_ln86 = icmp eq i13 %phi_ln86, -4096" [../SysArray_cmodel.cpp:86]   --->   Operation 191 'icmp' 'icmp_ln86' <Predicate = true> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 192 [1/1] (0.00ns)   --->   "%empty_21 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4096, i64 4096, i64 4096) nounwind"   --->   Operation 192 'speclooptripcount' 'empty_21' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 193 [1/1] (0.54ns)   --->   "%add_ln86 = add i13 %phi_ln86, 1" [../SysArray_cmodel.cpp:86]   --->   Operation 193 'add' 'add_ln86' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 194 [1/1] (0.00ns)   --->   "br i1 %icmp_ln86, label %burst.rd.header57.preheader, label %burstwrite.region1" [../SysArray_cmodel.cpp:86]   --->   Operation 194 'br' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 195 [1/1] (0.00ns)   --->   "%zext_ln86 = zext i13 %phi_ln86 to i64" [../SysArray_cmodel.cpp:86]   --->   Operation 195 'zext' 'zext_ln86' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_33 : Operation 196 [1/1] (0.00ns)   --->   "%m01_axi_output_buffer_addr_1 = getelementptr [8192 x i32]* %m01_axi_output_buffer, i64 0, i64 %zext_ln86" [../SysArray_cmodel.cpp:86]   --->   Operation 196 'getelementptr' 'm01_axi_output_buffer_addr_1' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_33 : Operation 197 [2/2] (1.15ns)   --->   "%m01_axi_output_buffer_load = load i32* %m01_axi_output_buffer_addr_1, align 4" [../SysArray_cmodel.cpp:86]   --->   Operation 197 'load' 'm01_axi_output_buffer_load' <Predicate = (!icmp_ln86)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>

State 34 <SV = 25> <Delay = 1.15>
ST_34 : Operation 198 [1/2] (1.15ns)   --->   "%m01_axi_output_buffer_load = load i32* %m01_axi_output_buffer_addr_1, align 4" [../SysArray_cmodel.cpp:86]   --->   Operation 198 'load' 'm01_axi_output_buffer_load' <Predicate = (!icmp_ln86)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>

State 35 <SV = 26> <Delay = 8.75>
ST_35 : Operation 199 [1/1] (0.00ns)   --->   "%burstwrite_rbegin1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @burstwrite_OC_region_str) nounwind" [../SysArray_cmodel.cpp:86]   --->   Operation 199 'specregionbegin' 'burstwrite_rbegin1' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_35 : Operation 200 [1/1] (0.00ns)   --->   "%empty_22 = call i32 (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str12) nounwind" [../SysArray_cmodel.cpp:86]   --->   Operation 200 'specpipeline' 'empty_22' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_35 : Operation 201 [1/1] (0.00ns)   --->   "%empty_23 = call i32 (...)* @_ssdm_op_SpecLoopName([47 x i8]* @memcpy_OC_weight_matrix_OC_m01_axi_output_buffer_OC_gep_str) nounwind" [../SysArray_cmodel.cpp:86]   --->   Operation 201 'specloopname' 'empty_23' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_35 : Operation 202 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %m01_axi_addr, i32 %m01_axi_output_buffer_load, i4 -1)" [../SysArray_cmodel.cpp:86]   --->   Operation 202 'write' <Predicate = (!icmp_ln86)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 203 [1/1] (0.00ns)   --->   "%burstwrite_rend45 = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @burstwrite_OC_region_str, i32 %burstwrite_rbegin1) nounwind" [../SysArray_cmodel.cpp:86]   --->   Operation 203 'specregionend' 'burstwrite_rend45' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_35 : Operation 204 [1/1] (0.00ns)   --->   "br label %burst.wr.header33" [../SysArray_cmodel.cpp:86]   --->   Operation 204 'br' <Predicate = (!icmp_ln86)> <Delay = 0.00>

State 36 <SV = 25> <Delay = 8.75>
ST_36 : Operation 205 [7/7] (8.75ns)   --->   "%m02_axi_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %m02_axi_addr, i32 4096)" [../SysArray_cmodel.cpp:99]   --->   Operation 205 'readreq' 'm02_axi_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 26> <Delay = 8.75>
ST_37 : Operation 206 [5/5] (8.75ns)   --->   "%m01_axi_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %m01_axi_addr)" [../SysArray_cmodel.cpp:86]   --->   Operation 206 'writeresp' 'm01_axi_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 207 [6/7] (8.75ns)   --->   "%m02_axi_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %m02_axi_addr, i32 4096)" [../SysArray_cmodel.cpp:99]   --->   Operation 207 'readreq' 'm02_axi_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 27> <Delay = 8.75>
ST_38 : Operation 208 [4/5] (8.75ns)   --->   "%m01_axi_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %m01_axi_addr)" [../SysArray_cmodel.cpp:86]   --->   Operation 208 'writeresp' 'm01_axi_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 209 [5/7] (8.75ns)   --->   "%m02_axi_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %m02_axi_addr, i32 4096)" [../SysArray_cmodel.cpp:99]   --->   Operation 209 'readreq' 'm02_axi_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 28> <Delay = 8.75>
ST_39 : Operation 210 [3/5] (8.75ns)   --->   "%m01_axi_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %m01_axi_addr)" [../SysArray_cmodel.cpp:86]   --->   Operation 210 'writeresp' 'm01_axi_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 211 [4/7] (8.75ns)   --->   "%m02_axi_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %m02_axi_addr, i32 4096)" [../SysArray_cmodel.cpp:99]   --->   Operation 211 'readreq' 'm02_axi_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 29> <Delay = 8.75>
ST_40 : Operation 212 [2/5] (8.75ns)   --->   "%m01_axi_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %m01_axi_addr)" [../SysArray_cmodel.cpp:86]   --->   Operation 212 'writeresp' 'm01_axi_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 213 [3/7] (8.75ns)   --->   "%m02_axi_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %m02_axi_addr, i32 4096)" [../SysArray_cmodel.cpp:99]   --->   Operation 213 'readreq' 'm02_axi_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 30> <Delay = 8.75>
ST_41 : Operation 214 [1/5] (8.75ns)   --->   "%m01_axi_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %m01_axi_addr)" [../SysArray_cmodel.cpp:86]   --->   Operation 214 'writeresp' 'm01_axi_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 215 [2/7] (8.75ns)   --->   "%m02_axi_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %m02_axi_addr, i32 4096)" [../SysArray_cmodel.cpp:99]   --->   Operation 215 'readreq' 'm02_axi_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 31> <Delay = 8.75>
ST_42 : Operation 216 [1/7] (8.75ns)   --->   "%m02_axi_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %m02_axi_addr, i32 4096)" [../SysArray_cmodel.cpp:99]   --->   Operation 216 'readreq' 'm02_axi_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 217 [1/1] (0.60ns)   --->   "br label %burst.rd.header57" [../SysArray_cmodel.cpp:99]   --->   Operation 217 'br' <Predicate = true> <Delay = 0.60>

State 43 <SV = 32> <Delay = 0.64>
ST_43 : Operation 218 [1/1] (0.00ns)   --->   "%phi_ln99 = phi i13 [ %add_ln99, %burstread.region2 ], [ 0, %burst.rd.header57.preheader ]" [../SysArray_cmodel.cpp:99]   --->   Operation 218 'phi' 'phi_ln99' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 219 [1/1] (0.64ns)   --->   "%icmp_ln99 = icmp eq i13 %phi_ln99, -4096" [../SysArray_cmodel.cpp:99]   --->   Operation 219 'icmp' 'icmp_ln99' <Predicate = true> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 220 [1/1] (0.00ns)   --->   "%empty_24 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4096, i64 4096, i64 4096) nounwind"   --->   Operation 220 'speclooptripcount' 'empty_24' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 221 [1/1] (0.54ns)   --->   "%add_ln99 = add i13 %phi_ln99, 1" [../SysArray_cmodel.cpp:99]   --->   Operation 221 'add' 'add_ln99' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 222 [1/1] (0.00ns)   --->   "br i1 %icmp_ln99, label %burst.rd.end56.preheader, label %burstread.region2" [../SysArray_cmodel.cpp:99]   --->   Operation 222 'br' <Predicate = true> <Delay = 0.00>

State 44 <SV = 33> <Delay = 8.75>
ST_44 : Operation 223 [1/1] (8.75ns)   --->   "%m02_axi_addr_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %m02_axi_addr)" [../SysArray_cmodel.cpp:99]   --->   Operation 223 'read' 'm02_axi_addr_read' <Predicate = (!icmp_ln99)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 34> <Delay = 1.15>
ST_45 : Operation 224 [1/1] (0.00ns)   --->   "%burstread_rbegin2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_str) nounwind" [../SysArray_cmodel.cpp:99]   --->   Operation 224 'specregionbegin' 'burstread_rbegin2' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_45 : Operation 225 [1/1] (0.00ns)   --->   "%empty_25 = call i32 (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str13) nounwind" [../SysArray_cmodel.cpp:99]   --->   Operation 225 'specpipeline' 'empty_25' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_45 : Operation 226 [1/1] (0.00ns)   --->   "%empty_26 = call i32 (...)* @_ssdm_op_SpecLoopName([42 x i8]* @memcpy_OC_m02_axi_input_buffer_OC_output_matrix_str) nounwind" [../SysArray_cmodel.cpp:99]   --->   Operation 226 'specloopname' 'empty_26' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_45 : Operation 227 [1/1] (0.00ns)   --->   "%zext_ln99 = zext i13 %phi_ln99 to i64" [../SysArray_cmodel.cpp:99]   --->   Operation 227 'zext' 'zext_ln99' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_45 : Operation 228 [1/1] (0.00ns)   --->   "%m02_axi_input_buffer_addr = getelementptr [8192 x i32]* %m02_axi_input_buffer, i64 0, i64 %zext_ln99" [../SysArray_cmodel.cpp:99]   --->   Operation 228 'getelementptr' 'm02_axi_input_buffer_addr' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_45 : Operation 229 [1/1] (1.15ns)   --->   "store i32 %m02_axi_addr_read, i32* %m02_axi_input_buffer_addr, align 4" [../SysArray_cmodel.cpp:99]   --->   Operation 229 'store' <Predicate = (!icmp_ln99)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_45 : Operation 230 [1/1] (0.00ns)   --->   "%burstread_rend66 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_str, i32 %burstread_rbegin2) nounwind" [../SysArray_cmodel.cpp:99]   --->   Operation 230 'specregionend' 'burstread_rend66' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_45 : Operation 231 [1/1] (0.00ns)   --->   "br label %burst.rd.header57" [../SysArray_cmodel.cpp:99]   --->   Operation 231 'br' <Predicate = (!icmp_ln99)> <Delay = 0.00>

State 46 <SV = 33> <Delay = 0.60>
ST_46 : Operation 232 [1/1] (0.60ns)   --->   "br label %burst.rd.end56"   --->   Operation 232 'br' <Predicate = true> <Delay = 0.60>

State 47 <SV = 34> <Delay = 1.15>
ST_47 : Operation 233 [1/1] (0.00ns)   --->   "%i2_0 = phi i13 [ %i_2, %3 ], [ 0, %burst.rd.end56.preheader ]"   --->   Operation 233 'phi' 'i2_0' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 234 [1/1] (0.00ns)   --->   "%empty_27 = call i32 (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str17) nounwind"   --->   Operation 234 'specpipeline' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 235 [1/1] (0.64ns)   --->   "%icmp_ln102 = icmp eq i13 %i2_0, -4096" [../SysArray_cmodel.cpp:102]   --->   Operation 235 'icmp' 'icmp_ln102' <Predicate = true> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 236 [1/1] (0.00ns)   --->   "%empty_28 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4096, i64 4096, i64 4096) nounwind"   --->   Operation 236 'speclooptripcount' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 237 [1/1] (0.54ns)   --->   "%i_2 = add i13 %i2_0, 1" [../SysArray_cmodel.cpp:102]   --->   Operation 237 'add' 'i_2' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 238 [1/1] (0.00ns)   --->   "br i1 %icmp_ln102, label %burst.wr.header69.preheader, label %3" [../SysArray_cmodel.cpp:102]   --->   Operation 238 'br' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 239 [1/1] (0.00ns)   --->   "%zext_ln103 = zext i13 %i2_0 to i64" [../SysArray_cmodel.cpp:103]   --->   Operation 239 'zext' 'zext_ln103' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_47 : Operation 240 [1/1] (0.00ns)   --->   "%m02_axi_input_buffer_addr_1 = getelementptr inbounds [8192 x i32]* %m02_axi_input_buffer, i64 0, i64 %zext_ln103" [../SysArray_cmodel.cpp:103]   --->   Operation 240 'getelementptr' 'm02_axi_input_buffer_addr_1' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_47 : Operation 241 [2/2] (1.15ns)   --->   "%m02_axi_input_buffer_load = load i32* %m02_axi_input_buffer_addr_1, align 4" [../SysArray_cmodel.cpp:103]   --->   Operation 241 'load' 'm02_axi_input_buffer_load' <Predicate = (!icmp_ln102)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>

State 48 <SV = 35> <Delay = 2.98>
ST_48 : Operation 242 [1/2] (1.15ns)   --->   "%m02_axi_input_buffer_load = load i32* %m02_axi_input_buffer_addr_1, align 4" [../SysArray_cmodel.cpp:103]   --->   Operation 242 'load' 'm02_axi_input_buffer_load' <Predicate = (!icmp_ln102)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_48 : Operation 243 [1/1] (0.66ns)   --->   "%add_ln103 = add nsw i32 %m02_axi_input_buffer_load, 1" [../SysArray_cmodel.cpp:103]   --->   Operation 243 'add' 'add_ln103' <Predicate = (!icmp_ln102)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 244 [1/1] (0.00ns)   --->   "%m02_axi_output_buffer_addr = getelementptr inbounds [8192 x i32]* %m02_axi_output_buffer, i64 0, i64 %zext_ln103" [../SysArray_cmodel.cpp:103]   --->   Operation 244 'getelementptr' 'm02_axi_output_buffer_addr' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_48 : Operation 245 [1/1] (1.15ns)   --->   "store i32 %add_ln103, i32* %m02_axi_output_buffer_addr, align 4" [../SysArray_cmodel.cpp:103]   --->   Operation 245 'store' <Predicate = (!icmp_ln102)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_48 : Operation 246 [1/1] (0.00ns)   --->   "br label %burst.rd.end56" [../SysArray_cmodel.cpp:102]   --->   Operation 246 'br' <Predicate = (!icmp_ln102)> <Delay = 0.00>

State 49 <SV = 35> <Delay = 8.75>
ST_49 : Operation 247 [1/1] (8.75ns)   --->   "%m02_axi_addr_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %m02_axi_addr, i32 4096)" [../SysArray_cmodel.cpp:107]   --->   Operation 247 'writereq' 'm02_axi_addr_wr_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 248 [1/1] (0.60ns)   --->   "br label %burst.wr.header69" [../SysArray_cmodel.cpp:107]   --->   Operation 248 'br' <Predicate = true> <Delay = 0.60>

State 50 <SV = 36> <Delay = 1.15>
ST_50 : Operation 249 [1/1] (0.00ns)   --->   "%phi_ln107 = phi i13 [ %add_ln107, %burstwrite.region2 ], [ 0, %burst.wr.header69.preheader ]" [../SysArray_cmodel.cpp:107]   --->   Operation 249 'phi' 'phi_ln107' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 250 [1/1] (0.64ns)   --->   "%icmp_ln107 = icmp eq i13 %phi_ln107, -4096" [../SysArray_cmodel.cpp:107]   --->   Operation 250 'icmp' 'icmp_ln107' <Predicate = true> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 251 [1/1] (0.00ns)   --->   "%empty_29 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4096, i64 4096, i64 4096) nounwind"   --->   Operation 251 'speclooptripcount' 'empty_29' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 252 [1/1] (0.54ns)   --->   "%add_ln107 = add i13 %phi_ln107, 1" [../SysArray_cmodel.cpp:107]   --->   Operation 252 'add' 'add_ln107' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 253 [1/1] (0.00ns)   --->   "br i1 %icmp_ln107, label %memcpy.tail82, label %burstwrite.region2" [../SysArray_cmodel.cpp:107]   --->   Operation 253 'br' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 254 [1/1] (0.00ns)   --->   "%zext_ln107 = zext i13 %phi_ln107 to i64" [../SysArray_cmodel.cpp:107]   --->   Operation 254 'zext' 'zext_ln107' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_50 : Operation 255 [1/1] (0.00ns)   --->   "%m02_axi_output_buffer_addr_1 = getelementptr [8192 x i32]* %m02_axi_output_buffer, i64 0, i64 %zext_ln107" [../SysArray_cmodel.cpp:107]   --->   Operation 255 'getelementptr' 'm02_axi_output_buffer_addr_1' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_50 : Operation 256 [2/2] (1.15ns)   --->   "%m02_axi_output_buffer_load = load i32* %m02_axi_output_buffer_addr_1, align 4" [../SysArray_cmodel.cpp:107]   --->   Operation 256 'load' 'm02_axi_output_buffer_load' <Predicate = (!icmp_ln107)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>

State 51 <SV = 37> <Delay = 1.15>
ST_51 : Operation 257 [1/2] (1.15ns)   --->   "%m02_axi_output_buffer_load = load i32* %m02_axi_output_buffer_addr_1, align 4" [../SysArray_cmodel.cpp:107]   --->   Operation 257 'load' 'm02_axi_output_buffer_load' <Predicate = (!icmp_ln107)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>

State 52 <SV = 38> <Delay = 8.75>
ST_52 : Operation 258 [1/1] (0.00ns)   --->   "%burstwrite_rbegin2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @burstwrite_OC_region_str) nounwind" [../SysArray_cmodel.cpp:107]   --->   Operation 258 'specregionbegin' 'burstwrite_rbegin2' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_52 : Operation 259 [1/1] (0.00ns)   --->   "%empty_30 = call i32 (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str14) nounwind" [../SysArray_cmodel.cpp:107]   --->   Operation 259 'specpipeline' 'empty_30' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_52 : Operation 260 [1/1] (0.00ns)   --->   "%empty_31 = call i32 (...)* @_ssdm_op_SpecLoopName([47 x i8]* @memcpy_OC_output_matrix_OC_m02_axi_output_buffer_OC_gep_str) nounwind" [../SysArray_cmodel.cpp:107]   --->   Operation 260 'specloopname' 'empty_31' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_52 : Operation 261 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %m02_axi_addr, i32 %m02_axi_output_buffer_load, i4 -1)" [../SysArray_cmodel.cpp:107]   --->   Operation 261 'write' <Predicate = (!icmp_ln107)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_52 : Operation 262 [1/1] (0.00ns)   --->   "%burstwrite_rend81 = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @burstwrite_OC_region_str, i32 %burstwrite_rbegin2) nounwind" [../SysArray_cmodel.cpp:107]   --->   Operation 262 'specregionend' 'burstwrite_rend81' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_52 : Operation 263 [1/1] (0.00ns)   --->   "br label %burst.wr.header69" [../SysArray_cmodel.cpp:107]   --->   Operation 263 'br' <Predicate = (!icmp_ln107)> <Delay = 0.00>

State 53 <SV = 37> <Delay = 8.75>
ST_53 : Operation 264 [5/5] (8.75ns)   --->   "%m02_axi_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %m02_axi_addr)" [../SysArray_cmodel.cpp:107]   --->   Operation 264 'writeresp' 'm02_axi_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 54 <SV = 38> <Delay = 8.75>
ST_54 : Operation 265 [4/5] (8.75ns)   --->   "%m02_axi_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %m02_axi_addr)" [../SysArray_cmodel.cpp:107]   --->   Operation 265 'writeresp' 'm02_axi_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 55 <SV = 39> <Delay = 8.75>
ST_55 : Operation 266 [3/5] (8.75ns)   --->   "%m02_axi_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %m02_axi_addr)" [../SysArray_cmodel.cpp:107]   --->   Operation 266 'writeresp' 'm02_axi_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 56 <SV = 40> <Delay = 8.75>
ST_56 : Operation 267 [2/5] (8.75ns)   --->   "%m02_axi_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %m02_axi_addr)" [../SysArray_cmodel.cpp:107]   --->   Operation 267 'writeresp' 'm02_axi_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 57 <SV = 41> <Delay = 8.75>
ST_57 : Operation 268 [1/5] (8.75ns)   --->   "%m02_axi_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %m02_axi_addr)" [../SysArray_cmodel.cpp:107]   --->   Operation 268 'writeresp' 'm02_axi_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_57 : Operation 269 [1/1] (0.00ns)   --->   "ret void" [../SysArray_cmodel.cpp:110]   --->   Operation 269 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1ns
The critical path consists of the following:
	s_axi read on port 'output_matrix' [9]  (1 ns)

 <State 2>: 8.75ns
The critical path consists of the following:
	bus request on port 'm00_axi' (../SysArray_cmodel.cpp:57) [43]  (8.75 ns)

 <State 3>: 8.75ns
The critical path consists of the following:
	bus request on port 'm00_axi' (../SysArray_cmodel.cpp:57) [43]  (8.75 ns)

 <State 4>: 8.75ns
The critical path consists of the following:
	bus request on port 'm00_axi' (../SysArray_cmodel.cpp:57) [43]  (8.75 ns)

 <State 5>: 8.75ns
The critical path consists of the following:
	bus request on port 'm00_axi' (../SysArray_cmodel.cpp:57) [43]  (8.75 ns)

 <State 6>: 8.75ns
The critical path consists of the following:
	bus request on port 'm00_axi' (../SysArray_cmodel.cpp:57) [43]  (8.75 ns)

 <State 7>: 8.75ns
The critical path consists of the following:
	bus request on port 'm00_axi' (../SysArray_cmodel.cpp:57) [43]  (8.75 ns)

 <State 8>: 8.75ns
The critical path consists of the following:
	bus request on port 'm00_axi' (../SysArray_cmodel.cpp:57) [43]  (8.75 ns)

 <State 9>: 0.64ns
The critical path consists of the following:
	'phi' operation ('phi_ln57', ../SysArray_cmodel.cpp:57) with incoming values : ('add_ln57', ../SysArray_cmodel.cpp:57) [46]  (0 ns)
	'icmp' operation ('icmp_ln57', ../SysArray_cmodel.cpp:57) [47]  (0.64 ns)

 <State 10>: 8.75ns
The critical path consists of the following:
	bus read on port 'm00_axi' (../SysArray_cmodel.cpp:57) [56]  (8.75 ns)

 <State 11>: 1.16ns
The critical path consists of the following:
	'getelementptr' operation ('m00_axi_input_buffer_addr', ../SysArray_cmodel.cpp:57) [57]  (0 ns)
	'store' operation ('store_ln57', ../SysArray_cmodel.cpp:57) of variable 'm00_axi_addr_read', ../SysArray_cmodel.cpp:57 on array 'm00_axi_input_buffer', ../SysArray_cmodel.cpp:48 [58]  (1.16 ns)

 <State 12>: 0.603ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', ../SysArray_cmodel.cpp:60) [64]  (0.603 ns)

 <State 13>: 1.16ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ../SysArray_cmodel.cpp:60) [64]  (0 ns)
	'getelementptr' operation ('m00_axi_input_buffer_addr_1', ../SysArray_cmodel.cpp:61) [72]  (0 ns)
	'load' operation ('m00_axi_input_buffer_load', ../SysArray_cmodel.cpp:61) on array 'm00_axi_input_buffer', ../SysArray_cmodel.cpp:48 [73]  (1.16 ns)

 <State 14>: 2.98ns
The critical path consists of the following:
	'load' operation ('m00_axi_input_buffer_load', ../SysArray_cmodel.cpp:61) on array 'm00_axi_input_buffer', ../SysArray_cmodel.cpp:48 [73]  (1.16 ns)
	'add' operation ('add_ln61', ../SysArray_cmodel.cpp:61) [74]  (0.669 ns)
	'store' operation ('store_ln61', ../SysArray_cmodel.cpp:61) of variable 'add_ln61', ../SysArray_cmodel.cpp:61 on array 'm00_axi_output_buffer', ../SysArray_cmodel.cpp:49 [76]  (1.16 ns)

 <State 15>: 8.75ns
The critical path consists of the following:
	bus request on port 'm00_axi' (../SysArray_cmodel.cpp:65) [79]  (8.75 ns)

 <State 16>: 1.16ns
The critical path consists of the following:
	'phi' operation ('phi_ln65', ../SysArray_cmodel.cpp:65) with incoming values : ('add_ln65', ../SysArray_cmodel.cpp:65) [82]  (0 ns)
	'getelementptr' operation ('m00_axi_output_buffer_addr_1', ../SysArray_cmodel.cpp:65) [92]  (0 ns)
	'load' operation ('m00_axi_output_buffer_load', ../SysArray_cmodel.cpp:65) on array 'm00_axi_output_buffer', ../SysArray_cmodel.cpp:49 [93]  (1.16 ns)

 <State 17>: 1.16ns
The critical path consists of the following:
	'load' operation ('m00_axi_output_buffer_load', ../SysArray_cmodel.cpp:65) on array 'm00_axi_output_buffer', ../SysArray_cmodel.cpp:49 [93]  (1.16 ns)

 <State 18>: 8.75ns
The critical path consists of the following:
	bus write on port 'm00_axi' (../SysArray_cmodel.cpp:65) [94]  (8.75 ns)

 <State 19>: 8.75ns
The critical path consists of the following:
	bus request on port 'm01_axi' (../SysArray_cmodel.cpp:78) [99]  (8.75 ns)

 <State 20>: 8.75ns
The critical path consists of the following:
	bus access on port 'm00_axi' (../SysArray_cmodel.cpp:65) [98]  (8.75 ns)

 <State 21>: 8.75ns
The critical path consists of the following:
	bus access on port 'm00_axi' (../SysArray_cmodel.cpp:65) [98]  (8.75 ns)

 <State 22>: 8.75ns
The critical path consists of the following:
	bus access on port 'm00_axi' (../SysArray_cmodel.cpp:65) [98]  (8.75 ns)

 <State 23>: 8.75ns
The critical path consists of the following:
	bus access on port 'm00_axi' (../SysArray_cmodel.cpp:65) [98]  (8.75 ns)

 <State 24>: 8.75ns
The critical path consists of the following:
	bus access on port 'm00_axi' (../SysArray_cmodel.cpp:65) [98]  (8.75 ns)

 <State 25>: 8.75ns
The critical path consists of the following:
	bus request on port 'm01_axi' (../SysArray_cmodel.cpp:78) [99]  (8.75 ns)

 <State 26>: 0.64ns
The critical path consists of the following:
	'phi' operation ('phi_ln78', ../SysArray_cmodel.cpp:78) with incoming values : ('add_ln78', ../SysArray_cmodel.cpp:78) [102]  (0 ns)
	'icmp' operation ('icmp_ln78', ../SysArray_cmodel.cpp:78) [103]  (0.64 ns)

 <State 27>: 8.75ns
The critical path consists of the following:
	bus read on port 'm01_axi' (../SysArray_cmodel.cpp:78) [112]  (8.75 ns)

 <State 28>: 1.16ns
The critical path consists of the following:
	'getelementptr' operation ('m01_axi_input_buffer_addr', ../SysArray_cmodel.cpp:78) [113]  (0 ns)
	'store' operation ('store_ln78', ../SysArray_cmodel.cpp:78) of variable 'm01_axi_addr_read', ../SysArray_cmodel.cpp:78 on array 'm01_axi_input_buffer', ../SysArray_cmodel.cpp:69 [114]  (1.16 ns)

 <State 29>: 0.603ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', ../SysArray_cmodel.cpp:81) [120]  (0.603 ns)

 <State 30>: 1.16ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ../SysArray_cmodel.cpp:81) [120]  (0 ns)
	'getelementptr' operation ('m01_axi_input_buffer_addr_1', ../SysArray_cmodel.cpp:82) [128]  (0 ns)
	'load' operation ('m01_axi_input_buffer_load', ../SysArray_cmodel.cpp:82) on array 'm01_axi_input_buffer', ../SysArray_cmodel.cpp:69 [129]  (1.16 ns)

 <State 31>: 2.98ns
The critical path consists of the following:
	'load' operation ('m01_axi_input_buffer_load', ../SysArray_cmodel.cpp:82) on array 'm01_axi_input_buffer', ../SysArray_cmodel.cpp:69 [129]  (1.16 ns)
	'add' operation ('add_ln82', ../SysArray_cmodel.cpp:82) [130]  (0.669 ns)
	'store' operation ('store_ln82', ../SysArray_cmodel.cpp:82) of variable 'add_ln82', ../SysArray_cmodel.cpp:82 on array 'm01_axi_output_buffer', ../SysArray_cmodel.cpp:70 [132]  (1.16 ns)

 <State 32>: 8.75ns
The critical path consists of the following:
	bus request on port 'm01_axi' (../SysArray_cmodel.cpp:86) [135]  (8.75 ns)

 <State 33>: 1.16ns
The critical path consists of the following:
	'phi' operation ('phi_ln86', ../SysArray_cmodel.cpp:86) with incoming values : ('add_ln86', ../SysArray_cmodel.cpp:86) [138]  (0 ns)
	'getelementptr' operation ('m01_axi_output_buffer_addr_1', ../SysArray_cmodel.cpp:86) [148]  (0 ns)
	'load' operation ('m01_axi_output_buffer_load', ../SysArray_cmodel.cpp:86) on array 'm01_axi_output_buffer', ../SysArray_cmodel.cpp:70 [149]  (1.16 ns)

 <State 34>: 1.16ns
The critical path consists of the following:
	'load' operation ('m01_axi_output_buffer_load', ../SysArray_cmodel.cpp:86) on array 'm01_axi_output_buffer', ../SysArray_cmodel.cpp:70 [149]  (1.16 ns)

 <State 35>: 8.75ns
The critical path consists of the following:
	bus write on port 'm01_axi' (../SysArray_cmodel.cpp:86) [150]  (8.75 ns)

 <State 36>: 8.75ns
The critical path consists of the following:
	bus request on port 'm02_axi' (../SysArray_cmodel.cpp:99) [155]  (8.75 ns)

 <State 37>: 8.75ns
The critical path consists of the following:
	bus access on port 'm01_axi' (../SysArray_cmodel.cpp:86) [154]  (8.75 ns)

 <State 38>: 8.75ns
The critical path consists of the following:
	bus access on port 'm01_axi' (../SysArray_cmodel.cpp:86) [154]  (8.75 ns)

 <State 39>: 8.75ns
The critical path consists of the following:
	bus access on port 'm01_axi' (../SysArray_cmodel.cpp:86) [154]  (8.75 ns)

 <State 40>: 8.75ns
The critical path consists of the following:
	bus access on port 'm01_axi' (../SysArray_cmodel.cpp:86) [154]  (8.75 ns)

 <State 41>: 8.75ns
The critical path consists of the following:
	bus access on port 'm01_axi' (../SysArray_cmodel.cpp:86) [154]  (8.75 ns)

 <State 42>: 8.75ns
The critical path consists of the following:
	bus request on port 'm02_axi' (../SysArray_cmodel.cpp:99) [155]  (8.75 ns)

 <State 43>: 0.64ns
The critical path consists of the following:
	'phi' operation ('phi_ln99', ../SysArray_cmodel.cpp:99) with incoming values : ('add_ln99', ../SysArray_cmodel.cpp:99) [158]  (0 ns)
	'icmp' operation ('icmp_ln99', ../SysArray_cmodel.cpp:99) [159]  (0.64 ns)

 <State 44>: 8.75ns
The critical path consists of the following:
	bus read on port 'm02_axi' (../SysArray_cmodel.cpp:99) [168]  (8.75 ns)

 <State 45>: 1.16ns
The critical path consists of the following:
	'getelementptr' operation ('m02_axi_input_buffer_addr', ../SysArray_cmodel.cpp:99) [169]  (0 ns)
	'store' operation ('store_ln99', ../SysArray_cmodel.cpp:99) of variable 'm02_axi_addr_read', ../SysArray_cmodel.cpp:99 on array 'm02_axi_input_buffer', ../SysArray_cmodel.cpp:90 [170]  (1.16 ns)

 <State 46>: 0.603ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', ../SysArray_cmodel.cpp:102) [176]  (0.603 ns)

 <State 47>: 1.16ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ../SysArray_cmodel.cpp:102) [176]  (0 ns)
	'getelementptr' operation ('m02_axi_input_buffer_addr_1', ../SysArray_cmodel.cpp:103) [184]  (0 ns)
	'load' operation ('m02_axi_input_buffer_load', ../SysArray_cmodel.cpp:103) on array 'm02_axi_input_buffer', ../SysArray_cmodel.cpp:90 [185]  (1.16 ns)

 <State 48>: 2.98ns
The critical path consists of the following:
	'load' operation ('m02_axi_input_buffer_load', ../SysArray_cmodel.cpp:103) on array 'm02_axi_input_buffer', ../SysArray_cmodel.cpp:90 [185]  (1.16 ns)
	'add' operation ('add_ln103', ../SysArray_cmodel.cpp:103) [186]  (0.669 ns)
	'store' operation ('store_ln103', ../SysArray_cmodel.cpp:103) of variable 'add_ln103', ../SysArray_cmodel.cpp:103 on array 'm02_axi_output_buffer', ../SysArray_cmodel.cpp:91 [188]  (1.16 ns)

 <State 49>: 8.75ns
The critical path consists of the following:
	bus request on port 'm02_axi' (../SysArray_cmodel.cpp:107) [191]  (8.75 ns)

 <State 50>: 1.16ns
The critical path consists of the following:
	'phi' operation ('phi_ln107', ../SysArray_cmodel.cpp:107) with incoming values : ('add_ln107', ../SysArray_cmodel.cpp:107) [194]  (0 ns)
	'getelementptr' operation ('m02_axi_output_buffer_addr_1', ../SysArray_cmodel.cpp:107) [204]  (0 ns)
	'load' operation ('m02_axi_output_buffer_load', ../SysArray_cmodel.cpp:107) on array 'm02_axi_output_buffer', ../SysArray_cmodel.cpp:91 [205]  (1.16 ns)

 <State 51>: 1.16ns
The critical path consists of the following:
	'load' operation ('m02_axi_output_buffer_load', ../SysArray_cmodel.cpp:107) on array 'm02_axi_output_buffer', ../SysArray_cmodel.cpp:91 [205]  (1.16 ns)

 <State 52>: 8.75ns
The critical path consists of the following:
	bus write on port 'm02_axi' (../SysArray_cmodel.cpp:107) [206]  (8.75 ns)

 <State 53>: 8.75ns
The critical path consists of the following:
	bus access on port 'm02_axi' (../SysArray_cmodel.cpp:107) [210]  (8.75 ns)

 <State 54>: 8.75ns
The critical path consists of the following:
	bus access on port 'm02_axi' (../SysArray_cmodel.cpp:107) [210]  (8.75 ns)

 <State 55>: 8.75ns
The critical path consists of the following:
	bus access on port 'm02_axi' (../SysArray_cmodel.cpp:107) [210]  (8.75 ns)

 <State 56>: 8.75ns
The critical path consists of the following:
	bus access on port 'm02_axi' (../SysArray_cmodel.cpp:107) [210]  (8.75 ns)

 <State 57>: 8.75ns
The critical path consists of the following:
	bus access on port 'm02_axi' (../SysArray_cmodel.cpp:107) [210]  (8.75 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
