TimeQuest Timing Analyzer report for breakout
Wed Jun 21 13:14:10 2017
Quartus II 32-bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'ball:ball_inst|ball_X[0]'
 12. Slow Model Setup: 'clk27M'
 13. Slow Model Setup: 'vga_controller|divider|altpll_component|pll|clk[0]'
 14. Slow Model Hold: 'clk27M'
 15. Slow Model Hold: 'ball:ball_inst|ball_X[0]'
 16. Slow Model Hold: 'vga_controller|divider|altpll_component|pll|clk[0]'
 17. Slow Model Recovery: 'clk27M'
 18. Slow Model Removal: 'clk27M'
 19. Slow Model Minimum Pulse Width: 'ball:ball_inst|ball_X[0]'
 20. Slow Model Minimum Pulse Width: 'clk27M'
 21. Slow Model Minimum Pulse Width: 'vga_controller|divider|altpll_component|pll|clk[0]'
 22. Setup Times
 23. Hold Times
 24. Clock to Output Times
 25. Minimum Clock to Output Times
 26. Fast Model Setup Summary
 27. Fast Model Hold Summary
 28. Fast Model Recovery Summary
 29. Fast Model Removal Summary
 30. Fast Model Minimum Pulse Width Summary
 31. Fast Model Setup: 'ball:ball_inst|ball_X[0]'
 32. Fast Model Setup: 'clk27M'
 33. Fast Model Setup: 'vga_controller|divider|altpll_component|pll|clk[0]'
 34. Fast Model Hold: 'clk27M'
 35. Fast Model Hold: 'ball:ball_inst|ball_X[0]'
 36. Fast Model Hold: 'vga_controller|divider|altpll_component|pll|clk[0]'
 37. Fast Model Recovery: 'clk27M'
 38. Fast Model Removal: 'clk27M'
 39. Fast Model Minimum Pulse Width: 'ball:ball_inst|ball_X[0]'
 40. Fast Model Minimum Pulse Width: 'clk27M'
 41. Fast Model Minimum Pulse Width: 'vga_controller|divider|altpll_component|pll|clk[0]'
 42. Setup Times
 43. Hold Times
 44. Clock to Output Times
 45. Minimum Clock to Output Times
 46. Multicorner Timing Analysis Summary
 47. Setup Times
 48. Hold Times
 49. Clock to Output Times
 50. Minimum Clock to Output Times
 51. Setup Transfers
 52. Hold Transfers
 53. Recovery Transfers
 54. Removal Transfers
 55. Report TCCS
 56. Report RSKM
 57. Unconstrained Paths
 58. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; breakout                                                          ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C20F484C7                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                     ;
+----------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+------------------------------------------------------+--------------------------------------------------------+
; Clock Name                                         ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                               ; Targets                                                ;
+----------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+------------------------------------------------------+--------------------------------------------------------+
; ball:ball_inst|ball_X[0]                           ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                      ; { ball:ball_inst|ball_X[0] }                           ;
; clk27M                                             ; Base      ; 37.037 ; 27.0 MHz   ; 0.000 ; 18.518 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                      ; { clk27M }                                             ;
; vga_controller|divider|altpll_component|pll|clk[0] ; Generated ; 39.682 ; 25.2 MHz   ; 0.000 ; 19.841 ; 50.00      ; 15        ; 14          ;       ;        ;           ;            ; false    ; clk27M ; vga_controller|divider|altpll_component|pll|inclk[0] ; { vga_controller|divider|altpll_component|pll|clk[0] } ;
+----------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+------------------------------------------------------+--------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                    ;
+-----------+-----------------+----------------------------------------------------+-------------------------+
; Fmax      ; Restricted Fmax ; Clock Name                                         ; Note                    ;
+-----------+-----------------+----------------------------------------------------+-------------------------+
; INF MHz   ; 341.3 MHz       ; ball:ball_inst|ball_X[0]                           ; limit due to hold check ;
; 18.44 MHz ; 18.44 MHz       ; clk27M                                             ;                         ;
; 42.11 MHz ; 42.11 MHz       ; vga_controller|divider|altpll_component|pll|clk[0] ;                         ;
+-----------+-----------------+----------------------------------------------------+-------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------------+
; Slow Model Setup Summary                                                     ;
+----------------------------------------------------+---------+---------------+
; Clock                                              ; Slack   ; End Point TNS ;
+----------------------------------------------------+---------+---------------+
; ball:ball_inst|ball_X[0]                           ; -29.605 ; -51.650       ;
; clk27M                                             ; -17.188 ; -582.036      ;
; vga_controller|divider|altpll_component|pll|clk[0] ; 15.935  ; 0.000         ;
+----------------------------------------------------+---------+---------------+


+-----------------------------------------------------------------------------+
; Slow Model Hold Summary                                                     ;
+----------------------------------------------------+--------+---------------+
; Clock                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------+--------+---------------+
; clk27M                                             ; -2.079 ; -14.134       ;
; ball:ball_inst|ball_X[0]                           ; -1.762 ; -3.227        ;
; vga_controller|divider|altpll_component|pll|clk[0] ; 0.624  ; 0.000         ;
+----------------------------------------------------+--------+---------------+


+---------------------------------+
; Slow Model Recovery Summary     ;
+--------+--------+---------------+
; Clock  ; Slack  ; End Point TNS ;
+--------+--------+---------------+
; clk27M ; 33.048 ; 0.000         ;
+--------+--------+---------------+


+--------------------------------+
; Slow Model Removal Summary     ;
+--------+-------+---------------+
; Clock  ; Slack ; End Point TNS ;
+--------+-------+---------------+
; clk27M ; 0.550 ; 0.000         ;
+--------+-------+---------------+


+-----------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                                      ;
+----------------------------------------------------+--------+---------------+
; Clock                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------+--------+---------------+
; ball:ball_inst|ball_X[0]                           ; 0.500  ; 0.000         ;
; clk27M                                             ; 15.954 ; 0.000         ;
; vga_controller|divider|altpll_component|pll|clk[0] ; 17.277 ; 0.000         ;
+----------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'ball:ball_inst|ball_X[0]'                                                                                            ;
+---------+---------------------------------+----------+--------------+--------------------------+--------------+------------+------------+
; Slack   ; From Node                       ; To Node  ; Launch Clock ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------+----------+--------------+--------------------------+--------------+------------+------------+
; -29.605 ; col[2]                          ; pixel[2] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 4.337      ; 32.887     ;
; -29.434 ; col[3]                          ; pixel[2] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 4.337      ; 32.716     ;
; -29.378 ; col[1]                          ; pixel[2] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 4.337      ; 32.660     ;
; -29.343 ; col[6]                          ; pixel[2] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 4.299      ; 32.587     ;
; -29.108 ; col[0]                          ; pixel[2] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 4.337      ; 32.390     ;
; -28.833 ; col[4]                          ; pixel[2] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 4.299      ; 32.077     ;
; -28.796 ; col[5]                          ; pixel[2] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 4.299      ; 32.040     ;
; -28.485 ; brick:brick_gen|condition3[0]   ; pixel[2] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 4.808      ; 32.238     ;
; -28.421 ; brick:brick_gen|condition3[16]  ; pixel[2] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 4.808      ; 32.174     ;
; -28.033 ; brick:brick_gen|condition3[24]  ; pixel[2] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 4.808      ; 31.786     ;
; -27.956 ; brick:brick_gen|condition3[10]  ; pixel[2] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 4.808      ; 31.709     ;
; -27.408 ; brick:brick_gen|condition3[32]  ; pixel[2] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 4.808      ; 31.161     ;
; -23.975 ; brick:brick_gen|condition3[40]  ; pixel[2] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 4.808      ; 27.728     ;
; -22.045 ; col[6]                          ; pixel[0] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 4.442      ; 25.303     ;
; -21.883 ; col[2]                          ; pixel[0] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 4.480      ; 25.179     ;
; -21.842 ; col[0]                          ; pixel[0] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 4.480      ; 25.138     ;
; -21.733 ; col[3]                          ; pixel[0] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 4.480      ; 25.029     ;
; -21.656 ; col[1]                          ; pixel[0] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 4.480      ; 24.952     ;
; -21.535 ; col[4]                          ; pixel[0] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 4.442      ; 24.793     ;
; -21.066 ; col[5]                          ; pixel[0] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 4.442      ; 24.324     ;
; -21.042 ; brick:brick_gen|condition3[48]  ; pixel[2] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 4.809      ; 24.796     ;
; -20.299 ; brick:brick_gen|condition3[56]  ; pixel[2] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 4.807      ; 24.051     ;
; -20.224 ; brick:brick_gen|condition2[10]  ; pixel[0] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 4.949      ; 23.989     ;
; -20.037 ; brick:brick_gen|condition2[16]  ; pixel[0] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 4.951      ; 23.804     ;
; -19.923 ; brick:brick_gen|condition2[0]   ; pixel[0] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 4.951      ; 23.690     ;
; -18.500 ; brick:brick_gen|condition2[24]  ; pixel[0] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 4.951      ; 22.267     ;
; -18.267 ; line[0]                         ; pixel[2] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 3.941      ; 21.153     ;
; -17.795 ; line[3]                         ; pixel[2] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 3.941      ; 20.681     ;
; -17.436 ; line[1]                         ; pixel[2] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 3.941      ; 20.322     ;
; -17.381 ; line[2]                         ; pixel[2] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 3.941      ; 20.267     ;
; -17.321 ; line[5]                         ; pixel[2] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 3.941      ; 20.207     ;
; -17.173 ; line[4]                         ; pixel[2] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 3.941      ; 20.059     ;
; -17.071 ; brick:brick_gen|condition3[64]  ; pixel[2] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 4.806      ; 20.822     ;
; -17.005 ; brick:brick_gen|condition2[32]  ; pixel[0] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 4.951      ; 20.772     ;
; -16.671 ; line[6]                         ; pixel[2] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 3.941      ; 19.557     ;
; -16.659 ; line[0]                         ; pixel[0] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 4.084      ; 19.559     ;
; -16.187 ; line[3]                         ; pixel[0] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 4.084      ; 19.087     ;
; -15.864 ; brick:brick_gen|condition3[72]  ; pixel[2] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 4.806      ; 19.615     ;
; -15.828 ; line[1]                         ; pixel[0] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 4.084      ; 18.728     ;
; -15.773 ; line[2]                         ; pixel[0] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 4.084      ; 18.673     ;
; -15.713 ; line[5]                         ; pixel[0] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 4.084      ; 18.613     ;
; -15.565 ; line[4]                         ; pixel[0] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 4.084      ; 18.465     ;
; -15.177 ; brick:brick_gen|condition2[40]  ; pixel[0] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 4.951      ; 18.944     ;
; -15.063 ; line[6]                         ; pixel[0] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 4.084      ; 17.963     ;
; -14.846 ; brick:brick_gen|condition3[80]  ; pixel[2] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 4.806      ; 18.597     ;
; -14.536 ; brick:brick_gen|condition2[48]  ; pixel[0] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 4.950      ; 18.302     ;
; -12.638 ; brick:brick_gen|condition2[56]  ; pixel[0] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 4.950      ; 16.404     ;
; -10.978 ; brick:brick_gen|condition3[88]  ; pixel[2] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 4.806      ; 14.729     ;
; -9.440  ; brick:brick_gen|condition2[64]  ; pixel[0] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 4.950      ; 13.206     ;
; -8.394  ; brick:brick_gen|condition3[100] ; pixel[2] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 4.806      ; 12.145     ;
; -7.767  ; brick:brick_gen|condition2[88]  ; pixel[0] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 4.951      ; 11.534     ;
; -7.764  ; brick:brick_gen|condition2[72]  ; pixel[0] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 4.949      ; 11.529     ;
; -7.626  ; brick:brick_gen|condition2[80]  ; pixel[0] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 4.950      ; 11.392     ;
; -7.256  ; brick:brick_gen|condition3[104] ; pixel[2] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 4.807      ; 11.008     ;
; -6.344  ; brick:brick_gen|condition[56]   ; pixel[0] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 4.950      ; 10.110     ;
; -6.335  ; brick:brick_gen|condition[32]   ; pixel[0] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 4.950      ; 10.101     ;
; -6.083  ; brick:brick_gen|condition[40]   ; pixel[0] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 4.951      ; 9.850      ;
; -5.931  ; brick:brick_gen|condition[48]   ; pixel[0] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 4.950      ; 9.697      ;
; -5.897  ; brick:brick_gen|condition[10]   ; pixel[0] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 4.949      ; 9.662      ;
; -5.696  ; pos_x[4]                        ; pixel[0] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 4.505      ; 9.017      ;
; -5.638  ; pos_x[3]                        ; pixel[0] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 4.505      ; 8.959      ;
; -5.525  ; brick:brick_gen|condition[0]    ; pixel[0] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 4.951      ; 9.292      ;
; -5.521  ; pos_x[2]                        ; pixel[0] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 4.505      ; 8.842      ;
; -5.401  ; pos_x[4]                        ; pixel[2] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 4.362      ; 8.708      ;
; -5.379  ; pos_x[1]                        ; pixel[0] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 4.505      ; 8.700      ;
; -5.343  ; pos_x[3]                        ; pixel[2] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 4.362      ; 8.650      ;
; -5.240  ; brick:brick_gen|condition[16]   ; pixel[0] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 4.951      ; 9.007      ;
; -5.226  ; pos_x[2]                        ; pixel[2] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 4.362      ; 8.533      ;
; -5.084  ; pos_x[1]                        ; pixel[2] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 4.362      ; 8.391      ;
; -4.955  ; brick:brick_gen|condition2[100] ; pixel[0] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 4.949      ; 8.720      ;
; -4.939  ; brick:brick_gen|condition[104]  ; pixel[0] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 4.950      ; 8.705      ;
; -4.928  ; brick:brick_gen|condition[24]   ; pixel[0] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 4.951      ; 8.695      ;
; -4.894  ; pos_x[5]                        ; pixel[0] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 4.493      ; 8.203      ;
; -4.857  ; brick:brick_gen|condition2[104] ; pixel[0] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 4.950      ; 8.623      ;
; -4.769  ; brick:brick_gen|condition[100]  ; pixel[0] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 4.949      ; 8.534      ;
; -4.599  ; pos_x[5]                        ; pixel[2] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 4.350      ; 7.894      ;
; -4.526  ; brick:brick_gen|condition[72]   ; pixel[0] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 4.949      ; 8.291      ;
; -4.451  ; brick:brick_gen|condition[64]   ; pixel[0] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 4.951      ; 8.218      ;
; -4.197  ; brick:brick_gen|condition[88]   ; pixel[0] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 4.951      ; 7.964      ;
; -4.166  ; pos_x[0]                        ; pixel[0] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 4.505      ; 7.487      ;
; -4.099  ; brick:brick_gen|condition[80]   ; pixel[0] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 4.949      ; 7.864      ;
; -3.871  ; pos_x[0]                        ; pixel[2] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 4.362      ; 7.178      ;
; -3.630  ; ball:ball_inst|ball_X[3]        ; pixel[0] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 4.328      ; 6.774      ;
; -3.591  ; brick:brick_gen|condition2[112] ; pixel[0] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 4.949      ; 7.356      ;
; -3.488  ; ball:ball_inst|ball_X[6]        ; pixel[0] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 4.328      ; 6.632      ;
; -3.422  ; ball:ball_inst|ball_X[2]        ; pixel[0] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 4.328      ; 6.566      ;
; -3.344  ; ball:ball_inst|ball_X[5]        ; pixel[0] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 4.328      ; 6.488      ;
; -3.335  ; ball:ball_inst|ball_X[3]        ; pixel[2] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 4.185      ; 6.465      ;
; -3.315  ; ball:ball_inst|ball_X[1]        ; pixel[0] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 4.328      ; 6.459      ;
; -3.267  ; ball:ball_inst|ball_X[4]        ; pixel[0] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 4.328      ; 6.411      ;
; -3.233  ; pos_x[6]                        ; pixel[0] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 4.492      ; 6.541      ;
; -3.193  ; ball:ball_inst|ball_X[6]        ; pixel[2] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 4.185      ; 6.323      ;
; -3.155  ; ball:ball_inst|ball_Y[0]        ; pixel[0] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 4.323      ; 6.294      ;
; -3.127  ; ball:ball_inst|ball_X[2]        ; pixel[2] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 4.185      ; 6.257      ;
; -3.090  ; brick:brick_gen|condition3[112] ; pixel[2] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 4.806      ; 6.841      ;
; -3.049  ; ball:ball_inst|ball_X[5]        ; pixel[2] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 4.185      ; 6.179      ;
; -3.020  ; ball:ball_inst|ball_X[1]        ; pixel[2] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 4.185      ; 6.150      ;
; -2.972  ; ball:ball_inst|ball_X[4]        ; pixel[2] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 4.185      ; 6.102      ;
; -2.938  ; pos_x[6]                        ; pixel[2] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 4.349      ; 6.232      ;
; -2.937  ; ball:ball_inst|ball_Y[2]        ; pixel[0] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 4.323      ; 6.076      ;
+---------+---------------------------------+----------+--------------+--------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk27M'                                                                                                                                                                                                                                                                               ;
+---------+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                 ; To Node                                                                                                                                                          ; Launch Clock             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-------------+--------------+------------+------------+
; -17.188 ; controle_pontos:controle_inst|n_pontos[2] ; contador_pontos:cont_pont_inst|BCD0[0]                                                                                                                           ; clk27M                   ; clk27M      ; 37.037       ; 0.002      ; 54.265     ;
; -17.188 ; controle_pontos:controle_inst|n_pontos[2] ; contador_pontos:cont_pont_inst|BCD0[1]                                                                                                                           ; clk27M                   ; clk27M      ; 37.037       ; 0.002      ; 54.265     ;
; -17.188 ; controle_pontos:controle_inst|n_pontos[2] ; contador_pontos:cont_pont_inst|BCD0[2]                                                                                                                           ; clk27M                   ; clk27M      ; 37.037       ; 0.002      ; 54.265     ;
; -17.188 ; controle_pontos:controle_inst|n_pontos[2] ; contador_pontos:cont_pont_inst|BCD0[3]                                                                                                                           ; clk27M                   ; clk27M      ; 37.037       ; 0.002      ; 54.265     ;
; -17.057 ; controle_pontos:controle_inst|n_pontos[1] ; contador_pontos:cont_pont_inst|BCD0[0]                                                                                                                           ; clk27M                   ; clk27M      ; 37.037       ; 0.002      ; 54.134     ;
; -17.057 ; controle_pontos:controle_inst|n_pontos[1] ; contador_pontos:cont_pont_inst|BCD0[1]                                                                                                                           ; clk27M                   ; clk27M      ; 37.037       ; 0.002      ; 54.134     ;
; -17.057 ; controle_pontos:controle_inst|n_pontos[1] ; contador_pontos:cont_pont_inst|BCD0[2]                                                                                                                           ; clk27M                   ; clk27M      ; 37.037       ; 0.002      ; 54.134     ;
; -17.057 ; controle_pontos:controle_inst|n_pontos[1] ; contador_pontos:cont_pont_inst|BCD0[3]                                                                                                                           ; clk27M                   ; clk27M      ; 37.037       ; 0.002      ; 54.134     ;
; -16.947 ; controle_pontos:controle_inst|n_pontos[2] ; contador_pontos:cont_pont_inst|BCD2[0]                                                                                                                           ; clk27M                   ; clk27M      ; 37.037       ; 0.006      ; 54.028     ;
; -16.947 ; controle_pontos:controle_inst|n_pontos[2] ; contador_pontos:cont_pont_inst|BCD2[1]                                                                                                                           ; clk27M                   ; clk27M      ; 37.037       ; 0.006      ; 54.028     ;
; -16.947 ; controle_pontos:controle_inst|n_pontos[2] ; contador_pontos:cont_pont_inst|BCD2[2]                                                                                                                           ; clk27M                   ; clk27M      ; 37.037       ; 0.006      ; 54.028     ;
; -16.947 ; controle_pontos:controle_inst|n_pontos[2] ; contador_pontos:cont_pont_inst|BCD2[3]                                                                                                                           ; clk27M                   ; clk27M      ; 37.037       ; 0.006      ; 54.028     ;
; -16.854 ; controle_pontos:controle_inst|n_pontos[0] ; contador_pontos:cont_pont_inst|BCD0[0]                                                                                                                           ; clk27M                   ; clk27M      ; 37.037       ; 0.002      ; 53.931     ;
; -16.854 ; controle_pontos:controle_inst|n_pontos[0] ; contador_pontos:cont_pont_inst|BCD0[1]                                                                                                                           ; clk27M                   ; clk27M      ; 37.037       ; 0.002      ; 53.931     ;
; -16.854 ; controle_pontos:controle_inst|n_pontos[0] ; contador_pontos:cont_pont_inst|BCD0[2]                                                                                                                           ; clk27M                   ; clk27M      ; 37.037       ; 0.002      ; 53.931     ;
; -16.854 ; controle_pontos:controle_inst|n_pontos[0] ; contador_pontos:cont_pont_inst|BCD0[3]                                                                                                                           ; clk27M                   ; clk27M      ; 37.037       ; 0.002      ; 53.931     ;
; -16.826 ; controle_pontos:controle_inst|n_pontos[2] ; contador_pontos:cont_pont_inst|BCD1[1]                                                                                                                           ; clk27M                   ; clk27M      ; 37.037       ; 0.006      ; 53.907     ;
; -16.825 ; controle_pontos:controle_inst|n_pontos[2] ; contador_pontos:cont_pont_inst|BCD1[2]                                                                                                                           ; clk27M                   ; clk27M      ; 37.037       ; 0.006      ; 53.906     ;
; -16.825 ; controle_pontos:controle_inst|n_pontos[2] ; contador_pontos:cont_pont_inst|BCD1[3]                                                                                                                           ; clk27M                   ; clk27M      ; 37.037       ; 0.006      ; 53.906     ;
; -16.816 ; controle_pontos:controle_inst|n_pontos[1] ; contador_pontos:cont_pont_inst|BCD2[0]                                                                                                                           ; clk27M                   ; clk27M      ; 37.037       ; 0.006      ; 53.897     ;
; -16.816 ; controle_pontos:controle_inst|n_pontos[1] ; contador_pontos:cont_pont_inst|BCD2[1]                                                                                                                           ; clk27M                   ; clk27M      ; 37.037       ; 0.006      ; 53.897     ;
; -16.816 ; controle_pontos:controle_inst|n_pontos[1] ; contador_pontos:cont_pont_inst|BCD2[2]                                                                                                                           ; clk27M                   ; clk27M      ; 37.037       ; 0.006      ; 53.897     ;
; -16.816 ; controle_pontos:controle_inst|n_pontos[1] ; contador_pontos:cont_pont_inst|BCD2[3]                                                                                                                           ; clk27M                   ; clk27M      ; 37.037       ; 0.006      ; 53.897     ;
; -16.695 ; controle_pontos:controle_inst|n_pontos[1] ; contador_pontos:cont_pont_inst|BCD1[1]                                                                                                                           ; clk27M                   ; clk27M      ; 37.037       ; 0.006      ; 53.776     ;
; -16.694 ; controle_pontos:controle_inst|n_pontos[1] ; contador_pontos:cont_pont_inst|BCD1[2]                                                                                                                           ; clk27M                   ; clk27M      ; 37.037       ; 0.006      ; 53.775     ;
; -16.694 ; controle_pontos:controle_inst|n_pontos[1] ; contador_pontos:cont_pont_inst|BCD1[3]                                                                                                                           ; clk27M                   ; clk27M      ; 37.037       ; 0.006      ; 53.775     ;
; -16.613 ; controle_pontos:controle_inst|n_pontos[0] ; contador_pontos:cont_pont_inst|BCD2[0]                                                                                                                           ; clk27M                   ; clk27M      ; 37.037       ; 0.006      ; 53.694     ;
; -16.613 ; controle_pontos:controle_inst|n_pontos[0] ; contador_pontos:cont_pont_inst|BCD2[1]                                                                                                                           ; clk27M                   ; clk27M      ; 37.037       ; 0.006      ; 53.694     ;
; -16.613 ; controle_pontos:controle_inst|n_pontos[0] ; contador_pontos:cont_pont_inst|BCD2[2]                                                                                                                           ; clk27M                   ; clk27M      ; 37.037       ; 0.006      ; 53.694     ;
; -16.613 ; controle_pontos:controle_inst|n_pontos[0] ; contador_pontos:cont_pont_inst|BCD2[3]                                                                                                                           ; clk27M                   ; clk27M      ; 37.037       ; 0.006      ; 53.694     ;
; -16.499 ; controle_pontos:controle_inst|n_pontos[2] ; contador_pontos:cont_pont_inst|BCD1[0]                                                                                                                           ; clk27M                   ; clk27M      ; 37.037       ; 0.006      ; 53.580     ;
; -16.492 ; controle_pontos:controle_inst|n_pontos[0] ; contador_pontos:cont_pont_inst|BCD1[1]                                                                                                                           ; clk27M                   ; clk27M      ; 37.037       ; 0.006      ; 53.573     ;
; -16.491 ; controle_pontos:controle_inst|n_pontos[0] ; contador_pontos:cont_pont_inst|BCD1[2]                                                                                                                           ; clk27M                   ; clk27M      ; 37.037       ; 0.006      ; 53.572     ;
; -16.491 ; controle_pontos:controle_inst|n_pontos[0] ; contador_pontos:cont_pont_inst|BCD1[3]                                                                                                                           ; clk27M                   ; clk27M      ; 37.037       ; 0.006      ; 53.572     ;
; -16.368 ; controle_pontos:controle_inst|n_pontos[1] ; contador_pontos:cont_pont_inst|BCD1[0]                                                                                                                           ; clk27M                   ; clk27M      ; 37.037       ; 0.006      ; 53.449     ;
; -16.317 ; controle_pontos:controle_inst|n_pontos[2] ; contador_pontos:cont_pont_inst|contador[13]                                                                                                                      ; clk27M                   ; clk27M      ; 37.037       ; 0.008      ; 53.400     ;
; -16.317 ; controle_pontos:controle_inst|n_pontos[2] ; contador_pontos:cont_pont_inst|contador[14]                                                                                                                      ; clk27M                   ; clk27M      ; 37.037       ; 0.008      ; 53.400     ;
; -16.317 ; controle_pontos:controle_inst|n_pontos[2] ; contador_pontos:cont_pont_inst|contador[18]                                                                                                                      ; clk27M                   ; clk27M      ; 37.037       ; 0.008      ; 53.400     ;
; -16.316 ; controle_pontos:controle_inst|n_pontos[2] ; contador_pontos:cont_pont_inst|contador[15]                                                                                                                      ; clk27M                   ; clk27M      ; 37.037       ; 0.008      ; 53.399     ;
; -16.316 ; controle_pontos:controle_inst|n_pontos[2] ; contador_pontos:cont_pont_inst|contador[16]                                                                                                                      ; clk27M                   ; clk27M      ; 37.037       ; 0.008      ; 53.399     ;
; -16.314 ; controle_pontos:controle_inst|n_pontos[2] ; contador_pontos:cont_pont_inst|contador[10]                                                                                                                      ; clk27M                   ; clk27M      ; 37.037       ; 0.008      ; 53.397     ;
; -16.186 ; controle_pontos:controle_inst|n_pontos[1] ; contador_pontos:cont_pont_inst|contador[13]                                                                                                                      ; clk27M                   ; clk27M      ; 37.037       ; 0.008      ; 53.269     ;
; -16.186 ; controle_pontos:controle_inst|n_pontos[1] ; contador_pontos:cont_pont_inst|contador[14]                                                                                                                      ; clk27M                   ; clk27M      ; 37.037       ; 0.008      ; 53.269     ;
; -16.186 ; controle_pontos:controle_inst|n_pontos[1] ; contador_pontos:cont_pont_inst|contador[18]                                                                                                                      ; clk27M                   ; clk27M      ; 37.037       ; 0.008      ; 53.269     ;
; -16.185 ; controle_pontos:controle_inst|n_pontos[1] ; contador_pontos:cont_pont_inst|contador[15]                                                                                                                      ; clk27M                   ; clk27M      ; 37.037       ; 0.008      ; 53.268     ;
; -16.185 ; controle_pontos:controle_inst|n_pontos[1] ; contador_pontos:cont_pont_inst|contador[16]                                                                                                                      ; clk27M                   ; clk27M      ; 37.037       ; 0.008      ; 53.268     ;
; -16.183 ; controle_pontos:controle_inst|n_pontos[1] ; contador_pontos:cont_pont_inst|contador[10]                                                                                                                      ; clk27M                   ; clk27M      ; 37.037       ; 0.008      ; 53.266     ;
; -16.165 ; controle_pontos:controle_inst|n_pontos[0] ; contador_pontos:cont_pont_inst|BCD1[0]                                                                                                                           ; clk27M                   ; clk27M      ; 37.037       ; 0.006      ; 53.246     ;
; -16.040 ; controle_pontos:controle_inst|n_pontos[2] ; contador_pontos:cont_pont_inst|contador[3]                                                                                                                       ; clk27M                   ; clk27M      ; 37.037       ; 0.006      ; 53.121     ;
; -16.039 ; controle_pontos:controle_inst|n_pontos[2] ; contador_pontos:cont_pont_inst|contador[6]                                                                                                                       ; clk27M                   ; clk27M      ; 37.037       ; 0.006      ; 53.120     ;
; -16.039 ; controle_pontos:controle_inst|n_pontos[2] ; contador_pontos:cont_pont_inst|contador[7]                                                                                                                       ; clk27M                   ; clk27M      ; 37.037       ; 0.006      ; 53.120     ;
; -16.038 ; controle_pontos:controle_inst|n_pontos[2] ; contador_pontos:cont_pont_inst|contador[0]                                                                                                                       ; clk27M                   ; clk27M      ; 37.037       ; 0.006      ; 53.119     ;
; -16.038 ; controle_pontos:controle_inst|n_pontos[2] ; contador_pontos:cont_pont_inst|contador[2]                                                                                                                       ; clk27M                   ; clk27M      ; 37.037       ; 0.006      ; 53.119     ;
; -16.038 ; controle_pontos:controle_inst|n_pontos[2] ; contador_pontos:cont_pont_inst|contador[4]                                                                                                                       ; clk27M                   ; clk27M      ; 37.037       ; 0.006      ; 53.119     ;
; -16.037 ; controle_pontos:controle_inst|n_pontos[2] ; contador_pontos:cont_pont_inst|contador[5]                                                                                                                       ; clk27M                   ; clk27M      ; 37.037       ; 0.006      ; 53.118     ;
; -15.983 ; controle_pontos:controle_inst|n_pontos[0] ; contador_pontos:cont_pont_inst|contador[13]                                                                                                                      ; clk27M                   ; clk27M      ; 37.037       ; 0.008      ; 53.066     ;
; -15.983 ; controle_pontos:controle_inst|n_pontos[0] ; contador_pontos:cont_pont_inst|contador[14]                                                                                                                      ; clk27M                   ; clk27M      ; 37.037       ; 0.008      ; 53.066     ;
; -15.983 ; controle_pontos:controle_inst|n_pontos[0] ; contador_pontos:cont_pont_inst|contador[18]                                                                                                                      ; clk27M                   ; clk27M      ; 37.037       ; 0.008      ; 53.066     ;
; -15.982 ; controle_pontos:controle_inst|n_pontos[0] ; contador_pontos:cont_pont_inst|contador[15]                                                                                                                      ; clk27M                   ; clk27M      ; 37.037       ; 0.008      ; 53.065     ;
; -15.982 ; controle_pontos:controle_inst|n_pontos[0] ; contador_pontos:cont_pont_inst|contador[16]                                                                                                                      ; clk27M                   ; clk27M      ; 37.037       ; 0.008      ; 53.065     ;
; -15.980 ; controle_pontos:controle_inst|n_pontos[0] ; contador_pontos:cont_pont_inst|contador[10]                                                                                                                      ; clk27M                   ; clk27M      ; 37.037       ; 0.008      ; 53.063     ;
; -15.909 ; controle_pontos:controle_inst|n_pontos[1] ; contador_pontos:cont_pont_inst|contador[3]                                                                                                                       ; clk27M                   ; clk27M      ; 37.037       ; 0.006      ; 52.990     ;
; -15.908 ; controle_pontos:controle_inst|n_pontos[1] ; contador_pontos:cont_pont_inst|contador[6]                                                                                                                       ; clk27M                   ; clk27M      ; 37.037       ; 0.006      ; 52.989     ;
; -15.908 ; controle_pontos:controle_inst|n_pontos[1] ; contador_pontos:cont_pont_inst|contador[7]                                                                                                                       ; clk27M                   ; clk27M      ; 37.037       ; 0.006      ; 52.989     ;
; -15.907 ; controle_pontos:controle_inst|n_pontos[1] ; contador_pontos:cont_pont_inst|contador[0]                                                                                                                       ; clk27M                   ; clk27M      ; 37.037       ; 0.006      ; 52.988     ;
; -15.907 ; controle_pontos:controle_inst|n_pontos[1] ; contador_pontos:cont_pont_inst|contador[2]                                                                                                                       ; clk27M                   ; clk27M      ; 37.037       ; 0.006      ; 52.988     ;
; -15.907 ; controle_pontos:controle_inst|n_pontos[1] ; contador_pontos:cont_pont_inst|contador[4]                                                                                                                       ; clk27M                   ; clk27M      ; 37.037       ; 0.006      ; 52.988     ;
; -15.906 ; controle_pontos:controle_inst|n_pontos[1] ; contador_pontos:cont_pont_inst|contador[5]                                                                                                                       ; clk27M                   ; clk27M      ; 37.037       ; 0.006      ; 52.987     ;
; -15.771 ; controle_pontos:controle_inst|n_pontos[2] ; contador_pontos:cont_pont_inst|contador[1]                                                                                                                       ; clk27M                   ; clk27M      ; 37.037       ; 0.006      ; 52.852     ;
; -15.770 ; controle_pontos:controle_inst|n_pontos[2] ; contador_pontos:cont_pont_inst|contador[8]                                                                                                                       ; clk27M                   ; clk27M      ; 37.037       ; 0.006      ; 52.851     ;
; -15.770 ; controle_pontos:controle_inst|n_pontos[2] ; contador_pontos:cont_pont_inst|contador[9]                                                                                                                       ; clk27M                   ; clk27M      ; 37.037       ; 0.006      ; 52.851     ;
; -15.769 ; controle_pontos:controle_inst|n_pontos[2] ; contador_pontos:cont_pont_inst|contador[11]                                                                                                                      ; clk27M                   ; clk27M      ; 37.037       ; 0.006      ; 52.850     ;
; -15.769 ; controle_pontos:controle_inst|n_pontos[2] ; contador_pontos:cont_pont_inst|contador[12]                                                                                                                      ; clk27M                   ; clk27M      ; 37.037       ; 0.006      ; 52.850     ;
; -15.766 ; controle_pontos:controle_inst|n_pontos[2] ; contador_pontos:cont_pont_inst|contador[17]                                                                                                                      ; clk27M                   ; clk27M      ; 37.037       ; 0.006      ; 52.847     ;
; -15.706 ; controle_pontos:controle_inst|n_pontos[0] ; contador_pontos:cont_pont_inst|contador[3]                                                                                                                       ; clk27M                   ; clk27M      ; 37.037       ; 0.006      ; 52.787     ;
; -15.705 ; controle_pontos:controle_inst|n_pontos[0] ; contador_pontos:cont_pont_inst|contador[6]                                                                                                                       ; clk27M                   ; clk27M      ; 37.037       ; 0.006      ; 52.786     ;
; -15.705 ; controle_pontos:controle_inst|n_pontos[0] ; contador_pontos:cont_pont_inst|contador[7]                                                                                                                       ; clk27M                   ; clk27M      ; 37.037       ; 0.006      ; 52.786     ;
; -15.704 ; controle_pontos:controle_inst|n_pontos[0] ; contador_pontos:cont_pont_inst|contador[0]                                                                                                                       ; clk27M                   ; clk27M      ; 37.037       ; 0.006      ; 52.785     ;
; -15.704 ; controle_pontos:controle_inst|n_pontos[0] ; contador_pontos:cont_pont_inst|contador[2]                                                                                                                       ; clk27M                   ; clk27M      ; 37.037       ; 0.006      ; 52.785     ;
; -15.704 ; controle_pontos:controle_inst|n_pontos[0] ; contador_pontos:cont_pont_inst|contador[4]                                                                                                                       ; clk27M                   ; clk27M      ; 37.037       ; 0.006      ; 52.785     ;
; -15.703 ; controle_pontos:controle_inst|n_pontos[0] ; contador_pontos:cont_pont_inst|contador[5]                                                                                                                       ; clk27M                   ; clk27M      ; 37.037       ; 0.006      ; 52.784     ;
; -15.640 ; controle_pontos:controle_inst|n_pontos[1] ; contador_pontos:cont_pont_inst|contador[1]                                                                                                                       ; clk27M                   ; clk27M      ; 37.037       ; 0.006      ; 52.721     ;
; -15.639 ; controle_pontos:controle_inst|n_pontos[1] ; contador_pontos:cont_pont_inst|contador[8]                                                                                                                       ; clk27M                   ; clk27M      ; 37.037       ; 0.006      ; 52.720     ;
; -15.639 ; controle_pontos:controle_inst|n_pontos[1] ; contador_pontos:cont_pont_inst|contador[9]                                                                                                                       ; clk27M                   ; clk27M      ; 37.037       ; 0.006      ; 52.720     ;
; -15.638 ; controle_pontos:controle_inst|n_pontos[1] ; contador_pontos:cont_pont_inst|contador[11]                                                                                                                      ; clk27M                   ; clk27M      ; 37.037       ; 0.006      ; 52.719     ;
; -15.638 ; controle_pontos:controle_inst|n_pontos[1] ; contador_pontos:cont_pont_inst|contador[12]                                                                                                                      ; clk27M                   ; clk27M      ; 37.037       ; 0.006      ; 52.719     ;
; -15.635 ; controle_pontos:controle_inst|n_pontos[1] ; contador_pontos:cont_pont_inst|contador[17]                                                                                                                      ; clk27M                   ; clk27M      ; 37.037       ; 0.006      ; 52.716     ;
; -15.437 ; controle_pontos:controle_inst|n_pontos[0] ; contador_pontos:cont_pont_inst|contador[1]                                                                                                                       ; clk27M                   ; clk27M      ; 37.037       ; 0.006      ; 52.518     ;
; -15.436 ; controle_pontos:controle_inst|n_pontos[0] ; contador_pontos:cont_pont_inst|contador[8]                                                                                                                       ; clk27M                   ; clk27M      ; 37.037       ; 0.006      ; 52.517     ;
; -15.436 ; controle_pontos:controle_inst|n_pontos[0] ; contador_pontos:cont_pont_inst|contador[9]                                                                                                                       ; clk27M                   ; clk27M      ; 37.037       ; 0.006      ; 52.517     ;
; -15.435 ; controle_pontos:controle_inst|n_pontos[0] ; contador_pontos:cont_pont_inst|contador[11]                                                                                                                      ; clk27M                   ; clk27M      ; 37.037       ; 0.006      ; 52.516     ;
; -15.435 ; controle_pontos:controle_inst|n_pontos[0] ; contador_pontos:cont_pont_inst|contador[12]                                                                                                                      ; clk27M                   ; clk27M      ; 37.037       ; 0.006      ; 52.516     ;
; -15.432 ; controle_pontos:controle_inst|n_pontos[0] ; contador_pontos:cont_pont_inst|contador[17]                                                                                                                      ; clk27M                   ; clk27M      ; 37.037       ; 0.006      ; 52.513     ;
; -6.693  ; pixel[0]                                  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~portb_datain_reg0 ; ball:ball_inst|ball_X[0] ; clk27M      ; 0.001        ; -4.863     ; 1.791      ;
; -6.471  ; pixel[2]                                  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~portb_datain_reg0 ; ball:ball_inst|ball_X[0] ; clk27M      ; 0.001        ; -4.716     ; 1.716      ;
; -6.439  ; pixel[2]                                  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~portb_datain_reg0 ; ball:ball_inst|ball_X[0] ; clk27M      ; 0.001        ; -4.709     ; 1.691      ;
; -6.342  ; pixel[0]                                  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a6~portb_datain_reg0 ; ball:ball_inst|ball_X[0] ; clk27M      ; 0.001        ; -4.856     ; 1.447      ;
; -6.342  ; pixel[0]                                  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~portb_datain_reg0 ; ball:ball_inst|ball_X[0] ; clk27M      ; 0.001        ; -4.859     ; 1.444      ;
; -6.102  ; pixel[2]                                  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~portb_datain_reg0 ; ball:ball_inst|ball_X[0] ; clk27M      ; 0.001        ; -4.709     ; 1.354      ;
; -3.352  ; ball:ball_inst|ball_X[0]                  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a7~portb_datain_reg0 ; ball:ball_inst|ball_X[0] ; clk27M      ; 0.001        ; 2.927      ; 6.517      ;
+---------+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'vga_controller|divider|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                            ;
+--------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                                                                                                                                                            ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 15.935 ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg11 ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.079      ; 23.786     ;
; 15.935 ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg10 ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.079      ; 23.786     ;
; 15.935 ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg9  ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.079      ; 23.786     ;
; 15.935 ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg8  ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.079      ; 23.786     ;
; 15.935 ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg7  ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.079      ; 23.786     ;
; 15.935 ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg6  ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.079      ; 23.786     ;
; 15.935 ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg5  ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.079      ; 23.786     ;
; 15.935 ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg4  ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.079      ; 23.786     ;
; 15.935 ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg3  ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.079      ; 23.786     ;
; 15.935 ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg2  ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.079      ; 23.786     ;
; 15.935 ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg1  ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.079      ; 23.786     ;
; 15.935 ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg0  ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.079      ; 23.786     ;
; 15.940 ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg11 ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.076      ; 23.778     ;
; 15.940 ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg10 ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.076      ; 23.778     ;
; 15.940 ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg9  ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.076      ; 23.778     ;
; 15.940 ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg8  ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.076      ; 23.778     ;
; 15.940 ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg7  ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.076      ; 23.778     ;
; 15.940 ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg6  ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.076      ; 23.778     ;
; 15.940 ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg5  ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.076      ; 23.778     ;
; 15.940 ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg4  ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.076      ; 23.778     ;
; 15.940 ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg3  ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.076      ; 23.778     ;
; 15.940 ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg2  ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.076      ; 23.778     ;
; 15.940 ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg1  ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.076      ; 23.778     ;
; 15.940 ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg0  ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.076      ; 23.778     ;
; 15.977 ; vgacon:vga_controller|v_count[8] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg11 ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.079      ; 23.744     ;
; 15.977 ; vgacon:vga_controller|v_count[8] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg10 ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.079      ; 23.744     ;
; 15.977 ; vgacon:vga_controller|v_count[8] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg9  ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.079      ; 23.744     ;
; 15.977 ; vgacon:vga_controller|v_count[8] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg8  ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.079      ; 23.744     ;
; 15.977 ; vgacon:vga_controller|v_count[8] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg7  ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.079      ; 23.744     ;
; 15.977 ; vgacon:vga_controller|v_count[8] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg6  ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.079      ; 23.744     ;
; 15.977 ; vgacon:vga_controller|v_count[8] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg5  ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.079      ; 23.744     ;
; 15.977 ; vgacon:vga_controller|v_count[8] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg4  ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.079      ; 23.744     ;
; 15.977 ; vgacon:vga_controller|v_count[8] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg3  ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.079      ; 23.744     ;
; 15.977 ; vgacon:vga_controller|v_count[8] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg2  ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.079      ; 23.744     ;
; 15.977 ; vgacon:vga_controller|v_count[8] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg1  ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.079      ; 23.744     ;
; 15.977 ; vgacon:vga_controller|v_count[8] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg0  ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.079      ; 23.744     ;
; 15.982 ; vgacon:vga_controller|v_count[8] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg11 ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.076      ; 23.736     ;
; 15.982 ; vgacon:vga_controller|v_count[8] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg10 ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.076      ; 23.736     ;
; 15.982 ; vgacon:vga_controller|v_count[8] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg9  ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.076      ; 23.736     ;
; 15.982 ; vgacon:vga_controller|v_count[8] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg8  ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.076      ; 23.736     ;
; 15.982 ; vgacon:vga_controller|v_count[8] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg7  ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.076      ; 23.736     ;
; 15.982 ; vgacon:vga_controller|v_count[8] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg6  ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.076      ; 23.736     ;
; 15.982 ; vgacon:vga_controller|v_count[8] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg5  ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.076      ; 23.736     ;
; 15.982 ; vgacon:vga_controller|v_count[8] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg4  ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.076      ; 23.736     ;
; 15.982 ; vgacon:vga_controller|v_count[8] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg3  ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.076      ; 23.736     ;
; 15.982 ; vgacon:vga_controller|v_count[8] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg2  ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.076      ; 23.736     ;
; 15.982 ; vgacon:vga_controller|v_count[8] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg1  ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.076      ; 23.736     ;
; 15.982 ; vgacon:vga_controller|v_count[8] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg0  ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.076      ; 23.736     ;
; 16.087 ; vgacon:vga_controller|v_count[9] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg11 ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.079      ; 23.634     ;
; 16.087 ; vgacon:vga_controller|v_count[9] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg10 ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.079      ; 23.634     ;
; 16.087 ; vgacon:vga_controller|v_count[9] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg9  ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.079      ; 23.634     ;
; 16.087 ; vgacon:vga_controller|v_count[9] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg8  ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.079      ; 23.634     ;
; 16.087 ; vgacon:vga_controller|v_count[9] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg7  ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.079      ; 23.634     ;
; 16.087 ; vgacon:vga_controller|v_count[9] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg6  ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.079      ; 23.634     ;
; 16.087 ; vgacon:vga_controller|v_count[9] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg5  ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.079      ; 23.634     ;
; 16.087 ; vgacon:vga_controller|v_count[9] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg4  ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.079      ; 23.634     ;
; 16.087 ; vgacon:vga_controller|v_count[9] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg3  ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.079      ; 23.634     ;
; 16.087 ; vgacon:vga_controller|v_count[9] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg2  ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.079      ; 23.634     ;
; 16.087 ; vgacon:vga_controller|v_count[9] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg1  ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.079      ; 23.634     ;
; 16.087 ; vgacon:vga_controller|v_count[9] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg0  ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.079      ; 23.634     ;
; 16.092 ; vgacon:vga_controller|v_count[9] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg11 ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.076      ; 23.626     ;
; 16.092 ; vgacon:vga_controller|v_count[9] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg10 ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.076      ; 23.626     ;
; 16.092 ; vgacon:vga_controller|v_count[9] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg9  ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.076      ; 23.626     ;
; 16.092 ; vgacon:vga_controller|v_count[9] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg8  ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.076      ; 23.626     ;
; 16.092 ; vgacon:vga_controller|v_count[9] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg7  ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.076      ; 23.626     ;
; 16.092 ; vgacon:vga_controller|v_count[9] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg6  ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.076      ; 23.626     ;
; 16.092 ; vgacon:vga_controller|v_count[9] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg5  ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.076      ; 23.626     ;
; 16.092 ; vgacon:vga_controller|v_count[9] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg4  ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.076      ; 23.626     ;
; 16.092 ; vgacon:vga_controller|v_count[9] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg3  ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.076      ; 23.626     ;
; 16.092 ; vgacon:vga_controller|v_count[9] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg2  ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.076      ; 23.626     ;
; 16.092 ; vgacon:vga_controller|v_count[9] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg1  ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.076      ; 23.626     ;
; 16.092 ; vgacon:vga_controller|v_count[9] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg0  ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.076      ; 23.626     ;
; 16.252 ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg11 ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.081      ; 23.471     ;
; 16.252 ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg10 ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.081      ; 23.471     ;
; 16.252 ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg9  ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.081      ; 23.471     ;
; 16.252 ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg8  ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.081      ; 23.471     ;
; 16.252 ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg7  ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.081      ; 23.471     ;
; 16.252 ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg6  ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.081      ; 23.471     ;
; 16.252 ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg5  ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.081      ; 23.471     ;
; 16.252 ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg4  ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.081      ; 23.471     ;
; 16.252 ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg3  ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.081      ; 23.471     ;
; 16.252 ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg2  ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.081      ; 23.471     ;
; 16.252 ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg1  ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.081      ; 23.471     ;
; 16.252 ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg0  ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.081      ; 23.471     ;
; 16.273 ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg11 ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.072      ; 23.441     ;
; 16.273 ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg10 ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.072      ; 23.441     ;
; 16.273 ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg9  ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.072      ; 23.441     ;
; 16.273 ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg8  ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.072      ; 23.441     ;
; 16.273 ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg7  ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.072      ; 23.441     ;
; 16.273 ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg6  ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.072      ; 23.441     ;
; 16.273 ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg5  ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.072      ; 23.441     ;
; 16.273 ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg4  ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.072      ; 23.441     ;
; 16.273 ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg3  ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.072      ; 23.441     ;
; 16.273 ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg2  ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.072      ; 23.441     ;
; 16.273 ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg1  ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.072      ; 23.441     ;
; 16.273 ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg0  ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.072      ; 23.441     ;
; 16.281 ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~porta_address_reg11 ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.083      ; 23.444     ;
; 16.281 ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~porta_address_reg10 ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.083      ; 23.444     ;
; 16.281 ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~porta_address_reg9  ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.083      ; 23.444     ;
; 16.281 ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~porta_address_reg8  ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.083      ; 23.444     ;
+--------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk27M'                                                                                                                                                                      ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                          ; Launch Clock             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------------------+-------------+--------------+------------+------------+
; -2.079 ; ball:ball_inst|ball_X[0]                         ; ball:ball_inst|ball_X[1]                         ; ball:ball_inst|ball_X[0] ; clk27M      ; 0.000        ; 3.453      ; 1.937      ;
; -2.079 ; ball:ball_inst|ball_X[0]                         ; ball:ball_inst|ball_X[1]                         ; ball:ball_inst|ball_X[0] ; clk27M      ; 0.000        ; 3.453      ; 1.937      ;
; -1.999 ; ball:ball_inst|ball_X[0]                         ; ball:ball_inst|ball_X[2]                         ; ball:ball_inst|ball_X[0] ; clk27M      ; 0.000        ; 3.453      ; 2.017      ;
; -1.999 ; ball:ball_inst|ball_X[0]                         ; ball:ball_inst|ball_X[2]                         ; ball:ball_inst|ball_X[0] ; clk27M      ; 0.000        ; 3.453      ; 2.017      ;
; -1.919 ; ball:ball_inst|ball_X[0]                         ; ball:ball_inst|ball_X[3]                         ; ball:ball_inst|ball_X[0] ; clk27M      ; 0.000        ; 3.453      ; 2.097      ;
; -1.919 ; ball:ball_inst|ball_X[0]                         ; ball:ball_inst|ball_X[3]                         ; ball:ball_inst|ball_X[0] ; clk27M      ; 0.000        ; 3.453      ; 2.097      ;
; -1.886 ; ball:ball_inst|ball_X[0]                         ; ball:ball_inst|ball_X[0]                         ; ball:ball_inst|ball_X[0] ; clk27M      ; 0.000        ; 2.828      ; 1.505      ;
; -1.886 ; ball:ball_inst|ball_X[0]                         ; ball:ball_inst|ball_X[0]                         ; ball:ball_inst|ball_X[0] ; clk27M      ; 0.000        ; 2.828      ; 1.505      ;
; -1.839 ; ball:ball_inst|ball_X[0]                         ; ball:ball_inst|ball_X[4]                         ; ball:ball_inst|ball_X[0] ; clk27M      ; 0.000        ; 3.453      ; 2.177      ;
; -1.839 ; ball:ball_inst|ball_X[0]                         ; ball:ball_inst|ball_X[4]                         ; ball:ball_inst|ball_X[0] ; clk27M      ; 0.000        ; 3.453      ; 2.177      ;
; -1.759 ; ball:ball_inst|ball_X[0]                         ; ball:ball_inst|ball_X[5]                         ; ball:ball_inst|ball_X[0] ; clk27M      ; 0.000        ; 3.453      ; 2.257      ;
; -1.759 ; ball:ball_inst|ball_X[0]                         ; ball:ball_inst|ball_X[5]                         ; ball:ball_inst|ball_X[0] ; clk27M      ; 0.000        ; 3.453      ; 2.257      ;
; -1.679 ; ball:ball_inst|ball_X[0]                         ; ball:ball_inst|ball_X[6]                         ; ball:ball_inst|ball_X[0] ; clk27M      ; 0.000        ; 3.453      ; 2.337      ;
; -1.679 ; ball:ball_inst|ball_X[0]                         ; ball:ball_inst|ball_X[6]                         ; ball:ball_inst|ball_X[0] ; clk27M      ; 0.000        ; 3.453      ; 2.337      ;
; -0.974 ; ball:ball_inst|ball_X[0]                         ; ball:ball_inst|ball_X[7]                         ; ball:ball_inst|ball_X[0] ; clk27M      ; 0.000        ; 2.828      ; 2.417      ;
; -0.974 ; ball:ball_inst|ball_X[0]                         ; ball:ball_inst|ball_X[7]                         ; ball:ball_inst|ball_X[0] ; clk27M      ; 0.000        ; 2.828      ; 2.417      ;
; 0.041  ; ball:ball_inst|ball_X[0]                         ; ball:ball_inst|direcaoX                          ; ball:ball_inst|ball_X[0] ; clk27M      ; 0.000        ; 2.828      ; 3.432      ;
; 0.041  ; ball:ball_inst|ball_X[0]                         ; ball:ball_inst|direcaoX                          ; ball:ball_inst|ball_X[0] ; clk27M      ; 0.000        ; 2.828      ; 3.432      ;
; 0.445  ; controle_pontos:controle_inst|jogo_espera        ; controle_pontos:controle_inst|jogo_espera        ; clk27M                   ; clk27M      ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; controle_pontos:controle_inst|reset_brick        ; controle_pontos:controle_inst|reset_brick        ; clk27M                   ; clk27M      ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; brick:brick_gen|condition[80]                    ; brick:brick_gen|condition[80]                    ; clk27M                   ; clk27M      ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; brick:brick_gen|condition[88]                    ; brick:brick_gen|condition[88]                    ; clk27M                   ; clk27M      ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; brick:brick_gen|condition[72]                    ; brick:brick_gen|condition[72]                    ; clk27M                   ; clk27M      ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; brick:brick_gen|condition[64]                    ; brick:brick_gen|condition[64]                    ; clk27M                   ; clk27M      ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; brick:brick_gen|condition[104]                   ; brick:brick_gen|condition[104]                   ; clk27M                   ; clk27M      ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; brick:brick_gen|condition[100]                   ; brick:brick_gen|condition[100]                   ; clk27M                   ; clk27M      ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; brick:brick_gen|condition[120]                   ; brick:brick_gen|condition[120]                   ; clk27M                   ; clk27M      ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; brick:brick_gen|condition[112]                   ; brick:brick_gen|condition[112]                   ; clk27M                   ; clk27M      ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; brick:brick_gen|condition[40]                    ; brick:brick_gen|condition[40]                    ; clk27M                   ; clk27M      ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; brick:brick_gen|condition[56]                    ; brick:brick_gen|condition[56]                    ; clk27M                   ; clk27M      ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; brick:brick_gen|condition[48]                    ; brick:brick_gen|condition[48]                    ; clk27M                   ; clk27M      ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; brick:brick_gen|condition[32]                    ; brick:brick_gen|condition[32]                    ; clk27M                   ; clk27M      ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; brick:brick_gen|condition[0]                     ; brick:brick_gen|condition[0]                     ; clk27M                   ; clk27M      ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; brick:brick_gen|condition[10]                    ; brick:brick_gen|condition[10]                    ; clk27M                   ; clk27M      ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; brick:brick_gen|condition[16]                    ; brick:brick_gen|condition[16]                    ; clk27M                   ; clk27M      ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; brick:brick_gen|condition[24]                    ; brick:brick_gen|condition[24]                    ; clk27M                   ; clk27M      ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; brick:brick_gen|contadorDelay[19]                ; brick:brick_gen|contadorDelay[19]                ; clk27M                   ; clk27M      ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; brick:brick_gen|contadorDelay[20]                ; brick:brick_gen|contadorDelay[20]                ; clk27M                   ; clk27M      ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; brick:brick_gen|contadorDelay[22]                ; brick:brick_gen|contadorDelay[22]                ; clk27M                   ; clk27M      ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; brick:brick_gen|condition3[100]                  ; brick:brick_gen|condition3[100]                  ; clk27M                   ; clk27M      ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; brick:brick_gen|condition3[104]                  ; brick:brick_gen|condition3[104]                  ; clk27M                   ; clk27M      ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; brick:brick_gen|condition3[120]                  ; brick:brick_gen|condition3[120]                  ; clk27M                   ; clk27M      ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; brick:brick_gen|condition3[112]                  ; brick:brick_gen|condition3[112]                  ; clk27M                   ; clk27M      ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; brick:brick_gen|condition3[48]                   ; brick:brick_gen|condition3[48]                   ; clk27M                   ; clk27M      ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; brick:brick_gen|condition3[40]                   ; brick:brick_gen|condition3[40]                   ; clk27M                   ; clk27M      ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; brick:brick_gen|condition3[56]                   ; brick:brick_gen|condition3[56]                   ; clk27M                   ; clk27M      ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; brick:brick_gen|condition3[88]                   ; brick:brick_gen|condition3[88]                   ; clk27M                   ; clk27M      ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; brick:brick_gen|condition3[72]                   ; brick:brick_gen|condition3[72]                   ; clk27M                   ; clk27M      ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; brick:brick_gen|condition3[80]                   ; brick:brick_gen|condition3[80]                   ; clk27M                   ; clk27M      ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; brick:brick_gen|condition3[64]                   ; brick:brick_gen|condition3[64]                   ; clk27M                   ; clk27M      ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; brick:brick_gen|condition3[0]                    ; brick:brick_gen|condition3[0]                    ; clk27M                   ; clk27M      ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; brick:brick_gen|condition2[112]                  ; brick:brick_gen|condition2[112]                  ; clk27M                   ; clk27M      ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; brick:brick_gen|condition2[48]                   ; brick:brick_gen|condition2[48]                   ; clk27M                   ; clk27M      ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; brick:brick_gen|condition2[80]                   ; brick:brick_gen|condition2[80]                   ; clk27M                   ; clk27M      ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; brick:brick_gen|condition2[16]                   ; brick:brick_gen|condition2[16]                   ; clk27M                   ; clk27M      ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; brick:brick_gen|condition2[0]                    ; brick:brick_gen|condition2[0]                    ; clk27M                   ; clk27M      ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; brick:brick_gen|condition2[64]                   ; brick:brick_gen|condition2[64]                   ; clk27M                   ; clk27M      ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; brick:brick_gen|condition2[100]                  ; brick:brick_gen|condition2[100]                  ; clk27M                   ; clk27M      ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; brick:brick_gen|condition2[72]                   ; brick:brick_gen|condition2[72]                   ; clk27M                   ; clk27M      ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; brick:brick_gen|condition2[104]                  ; brick:brick_gen|condition2[104]                  ; clk27M                   ; clk27M      ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; brick:brick_gen|condition2[40]                   ; brick:brick_gen|condition2[40]                   ; clk27M                   ; clk27M      ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; brick:brick_gen|condition2[120]                  ; brick:brick_gen|condition2[120]                  ; clk27M                   ; clk27M      ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; brick:brick_gen|condition2[88]                   ; brick:brick_gen|condition2[88]                   ; clk27M                   ; clk27M      ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; brick:brick_gen|condition2[24]                   ; brick:brick_gen|condition2[24]                   ; clk27M                   ; clk27M      ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; brick:brick_gen|condition2[56]                   ; brick:brick_gen|condition2[56]                   ; clk27M                   ; clk27M      ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; brick:brick_gen|condition2[10]                   ; brick:brick_gen|condition2[10]                   ; clk27M                   ; clk27M      ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; controle_pontos:controle_inst|speed_control      ; controle_pontos:controle_inst|speed_control      ; clk27M                   ; clk27M      ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; controle_pontos:controle_inst|vidas_restantes[0] ; controle_pontos:controle_inst|vidas_restantes[0] ; clk27M                   ; clk27M      ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; controle_pontos:controle_inst|vidas_restantes[1] ; controle_pontos:controle_inst|vidas_restantes[1] ; clk27M                   ; clk27M      ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; controle_pontos:controle_inst|vidas_restantes[2] ; controle_pontos:controle_inst|vidas_restantes[2] ; clk27M                   ; clk27M      ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; ball:ball_inst|direcaoY                          ; ball:ball_inst|direcaoY                          ; clk27M                   ; clk27M      ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; ball:ball_inst|direcaoX                          ; ball:ball_inst|direcaoX                          ; clk27M                   ; clk27M      ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; ball:ball_inst|speed_flag                        ; ball:ball_inst|speed_flag                        ; clk27M                   ; clk27M      ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; brick:brick_gen|temp                             ; brick:brick_gen|temp                             ; clk27M                   ; clk27M      ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; controle_pontos:controle_inst|n_pontos[2]        ; controle_pontos:controle_inst|n_pontos[2]        ; clk27M                   ; clk27M      ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; contador_pontos:cont_pont_inst|BCD0[0]           ; contador_pontos:cont_pont_inst|BCD0[0]           ; clk27M                   ; clk27M      ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; contador_pontos:cont_pont_inst|BCD0[1]           ; contador_pontos:cont_pont_inst|BCD0[1]           ; clk27M                   ; clk27M      ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; contador_pontos:cont_pont_inst|BCD1[0]           ; contador_pontos:cont_pont_inst|BCD1[0]           ; clk27M                   ; clk27M      ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; contador_pontos:cont_pont_inst|BCD1[1]           ; contador_pontos:cont_pont_inst|BCD1[1]           ; clk27M                   ; clk27M      ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; contador_pontos:cont_pont_inst|BCD1[2]           ; contador_pontos:cont_pont_inst|BCD1[2]           ; clk27M                   ; clk27M      ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; contador_pontos:cont_pont_inst|BCD1[3]           ; contador_pontos:cont_pont_inst|BCD1[3]           ; clk27M                   ; clk27M      ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; contador_pontos:cont_pont_inst|BCD2[0]           ; contador_pontos:cont_pont_inst|BCD2[0]           ; clk27M                   ; clk27M      ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; controle_pontos:controle_inst|LEDR[2]            ; controle_pontos:controle_inst|LEDR[2]            ; clk27M                   ; clk27M      ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; estado.inicio                                    ; estado.inicio                                    ; clk27M                   ; clk27M      ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; controle_pontos:controle_inst|LEDR[1]            ; controle_pontos:controle_inst|LEDR[1]            ; clk27M                   ; clk27M      ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; pos_x[6]                                         ; pos_x[6]                                         ; clk27M                   ; clk27M      ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; controle_pontos:controle_inst|win_game_control   ; controle_pontos:controle_inst|win_game_control   ; clk27M                   ; clk27M      ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; controle_pontos:controle_inst|game_over_control  ; controle_pontos:controle_inst|game_over_control  ; clk27M                   ; clk27M      ; 0.000        ; 0.000      ; 0.731      ;
; 0.626  ; estado.inicio                                    ; estado.constroi_quadro                           ; clk27M                   ; clk27M      ; 0.000        ; 0.000      ; 0.912      ;
; 0.635  ; controle_pontos:controle_inst|vidas_restantes[1] ; controle_pontos:controle_inst|vidas_restantes[2] ; clk27M                   ; clk27M      ; 0.000        ; 0.000      ; 0.921      ;
; 0.640  ; estado.move_bola                                 ; estado.inicio                                    ; clk27M                   ; clk27M      ; 0.000        ; 0.000      ; 0.926      ;
; 0.643  ; controle_pontos:controle_inst|vidas_restantes[0] ; controle_pontos:controle_inst|vidas_restantes[1] ; clk27M                   ; clk27M      ; 0.000        ; 0.000      ; 0.929      ;
; 0.665  ; brick:brick_gen|contadorDelayFlag                ; brick:brick_gen|contadorDelay[22]                ; clk27M                   ; clk27M      ; 0.000        ; 0.000      ; 0.951      ;
; 0.666  ; estado.constroi_quadro                           ; estado.move_bola                                 ; clk27M                   ; clk27M      ; 0.000        ; 0.000      ; 0.952      ;
; 0.685  ; controle_pontos:controle_inst|speed_control      ; controle_pontos:controle_inst|win_game_control   ; clk27M                   ; clk27M      ; 0.000        ; 0.509      ; 1.480      ;
; 0.772  ; ball:ball_inst|ball_X[0]                         ; ball:ball_inst|ball_Y[6]                         ; ball:ball_inst|ball_X[0] ; clk27M      ; 0.000        ; 3.458      ; 4.793      ;
; 0.772  ; ball:ball_inst|ball_X[0]                         ; ball:ball_inst|ball_Y[6]                         ; ball:ball_inst|ball_X[0] ; clk27M      ; 0.000        ; 3.458      ; 4.793      ;
; 0.791  ; brick:brick_gen|contadorDelay[22]                ; brick:brick_gen|contadorDelay[21]                ; clk27M                   ; clk27M      ; 0.000        ; 0.000      ; 1.077      ;
; 0.831  ; controle_pontos:controle_inst|vidas_restantes[2] ; controle_pontos:controle_inst|LEDR[0]            ; clk27M                   ; clk27M      ; 0.000        ; 0.000      ; 1.117      ;
; 0.842  ; \build_rstn:temp                                 ; rstn                                             ; clk27M                   ; clk27M      ; 0.000        ; 0.003      ; 1.131      ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'ball:ball_inst|ball_X[0]'                                                                                                                        ;
+--------+-------------------------------------------------+----------+--------------------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node  ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+----------+--------------------------+--------------------------+--------------+------------+------------+
; -1.762 ; controle_pontos:controle_inst|game_over_control ; pixel[0] ; clk27M                   ; ball:ball_inst|ball_X[0] ; 0.000        ; 4.444      ; 2.682      ;
; -1.716 ; controle_pontos:controle_inst|win_game_control  ; pixel[0] ; clk27M                   ; ball:ball_inst|ball_X[0] ; 0.000        ; 4.444      ; 2.728      ;
; -1.465 ; ball:ball_inst|ball_X[0]                        ; pixel[2] ; ball:ball_inst|ball_X[0] ; ball:ball_inst|ball_X[0] ; 0.000        ; 7.638      ; 6.450      ;
; -1.299 ; ball:ball_inst|ball_X[0]                        ; pixel[0] ; ball:ball_inst|ball_X[0] ; ball:ball_inst|ball_X[0] ; 0.000        ; 7.781      ; 6.759      ;
; -1.067 ; controle_pontos:controle_inst|win_game_control  ; pixel[2] ; clk27M                   ; ball:ball_inst|ball_X[0] ; 0.000        ; 4.301      ; 3.234      ;
; -0.965 ; ball:ball_inst|ball_X[0]                        ; pixel[2] ; ball:ball_inst|ball_X[0] ; ball:ball_inst|ball_X[0] ; -0.500       ; 7.638      ; 6.450      ;
; -0.824 ; brick:brick_gen|condition3[120]                 ; pixel[2] ; clk27M                   ; ball:ball_inst|ball_X[0] ; 0.000        ; 4.808      ; 3.984      ;
; -0.799 ; ball:ball_inst|ball_X[0]                        ; pixel[0] ; ball:ball_inst|ball_X[0] ; ball:ball_inst|ball_X[0] ; -0.500       ; 7.781      ; 6.759      ;
; -0.730 ; controle_pontos:controle_inst|game_over_control ; pixel[2] ; clk27M                   ; ball:ball_inst|ball_X[0] ; 0.000        ; 4.301      ; 3.571      ;
; -0.516 ; line[3]                                         ; pixel[2] ; clk27M                   ; ball:ball_inst|ball_X[0] ; 0.000        ; 3.941      ; 3.425      ;
; -0.373 ; line[1]                                         ; pixel[2] ; clk27M                   ; ball:ball_inst|ball_X[0] ; 0.000        ; 3.941      ; 3.568      ;
; -0.207 ; line[1]                                         ; pixel[0] ; clk27M                   ; ball:ball_inst|ball_X[0] ; 0.000        ; 4.084      ; 3.877      ;
; -0.190 ; line[0]                                         ; pixel[2] ; clk27M                   ; ball:ball_inst|ball_X[0] ; 0.000        ; 3.941      ; 3.751      ;
; -0.176 ; col[2]                                          ; pixel[2] ; clk27M                   ; ball:ball_inst|ball_X[0] ; 0.000        ; 4.337      ; 4.161      ;
; -0.024 ; line[0]                                         ; pixel[0] ; clk27M                   ; ball:ball_inst|ball_X[0] ; 0.000        ; 4.084      ; 4.060      ;
; 0.007  ; brick:brick_gen|condition2[120]                 ; pixel[0] ; clk27M                   ; ball:ball_inst|ball_X[0] ; 0.000        ; 4.951      ; 4.958      ;
; 0.071  ; line[4]                                         ; pixel[2] ; clk27M                   ; ball:ball_inst|ball_X[0] ; 0.000        ; 3.941      ; 4.012      ;
; 0.073  ; col[1]                                          ; pixel[2] ; clk27M                   ; ball:ball_inst|ball_X[0] ; 0.000        ; 4.337      ; 4.410      ;
; 0.113  ; line[2]                                         ; pixel[2] ; clk27M                   ; ball:ball_inst|ball_X[0] ; 0.000        ; 3.941      ; 4.054      ;
; 0.136  ; brick:brick_gen|condition[112]                  ; pixel[0] ; clk27M                   ; ball:ball_inst|ball_X[0] ; 0.000        ; 4.949      ; 5.085      ;
; 0.150  ; pos_x[6]                                        ; pixel[2] ; clk27M                   ; ball:ball_inst|ball_X[0] ; 0.000        ; 4.349      ; 4.499      ;
; 0.200  ; line[6]                                         ; pixel[2] ; clk27M                   ; ball:ball_inst|ball_X[0] ; 0.000        ; 3.941      ; 4.141      ;
; 0.252  ; pos_x[5]                                        ; pixel[2] ; clk27M                   ; ball:ball_inst|ball_X[0] ; 0.000        ; 4.350      ; 4.602      ;
; 0.266  ; line[4]                                         ; pixel[0] ; clk27M                   ; ball:ball_inst|ball_X[0] ; 0.000        ; 4.084      ; 4.350      ;
; 0.279  ; line[2]                                         ; pixel[0] ; clk27M                   ; ball:ball_inst|ball_X[0] ; 0.000        ; 4.084      ; 4.363      ;
; 0.316  ; pos_x[6]                                        ; pixel[0] ; clk27M                   ; ball:ball_inst|ball_X[0] ; 0.000        ; 4.492      ; 4.808      ;
; 0.328  ; col[0]                                          ; pixel[2] ; clk27M                   ; ball:ball_inst|ball_X[0] ; 0.000        ; 4.337      ; 4.665      ;
; 0.335  ; brick:brick_gen|condition3[112]                 ; pixel[2] ; clk27M                   ; ball:ball_inst|ball_X[0] ; 0.000        ; 4.806      ; 5.141      ;
; 0.366  ; line[6]                                         ; pixel[0] ; clk27M                   ; ball:ball_inst|ball_X[0] ; 0.000        ; 4.084      ; 4.450      ;
; 0.418  ; pos_x[5]                                        ; pixel[0] ; clk27M                   ; ball:ball_inst|ball_X[0] ; 0.000        ; 4.493      ; 4.911      ;
; 0.484  ; col[3]                                          ; pixel[2] ; clk27M                   ; ball:ball_inst|ball_X[0] ; 0.000        ; 4.337      ; 4.821      ;
; 0.591  ; brick:brick_gen|condition[120]                  ; pixel[0] ; clk27M                   ; ball:ball_inst|ball_X[0] ; 0.000        ; 4.951      ; 5.542      ;
; 0.594  ; pos_x[1]                                        ; pixel[2] ; clk27M                   ; ball:ball_inst|ball_X[0] ; 0.000        ; 4.362      ; 4.956      ;
; 0.688  ; line[5]                                         ; pixel[2] ; clk27M                   ; ball:ball_inst|ball_X[0] ; 0.000        ; 3.941      ; 4.629      ;
; 0.734  ; ball:ball_inst|ball_Y[6]                        ; pixel[2] ; clk27M                   ; ball:ball_inst|ball_X[0] ; 0.000        ; 4.180      ; 4.914      ;
; 0.760  ; pos_x[1]                                        ; pixel[0] ; clk27M                   ; ball:ball_inst|ball_X[0] ; 0.000        ; 4.505      ; 5.265      ;
; 0.854  ; line[5]                                         ; pixel[0] ; clk27M                   ; ball:ball_inst|ball_X[0] ; 0.000        ; 4.084      ; 4.938      ;
; 0.900  ; ball:ball_inst|ball_Y[6]                        ; pixel[0] ; clk27M                   ; ball:ball_inst|ball_X[0] ; 0.000        ; 4.323      ; 5.223      ;
; 0.971  ; brick:brick_gen|condition2[112]                 ; pixel[0] ; clk27M                   ; ball:ball_inst|ball_X[0] ; 0.000        ; 4.949      ; 5.920      ;
; 0.980  ; ball:ball_inst|ball_Y[3]                        ; pixel[2] ; clk27M                   ; ball:ball_inst|ball_X[0] ; 0.000        ; 4.180      ; 5.160      ;
; 1.019  ; ball:ball_inst|ball_Y[4]                        ; pixel[2] ; clk27M                   ; ball:ball_inst|ball_X[0] ; 0.000        ; 4.180      ; 5.199      ;
; 1.033  ; pos_x[2]                                        ; pixel[2] ; clk27M                   ; ball:ball_inst|ball_X[0] ; 0.000        ; 4.362      ; 5.395      ;
; 1.040  ; line[3]                                         ; pixel[0] ; clk27M                   ; ball:ball_inst|ball_X[0] ; 0.000        ; 4.084      ; 5.124      ;
; 1.109  ; ball:ball_inst|ball_Y[5]                        ; pixel[2] ; clk27M                   ; ball:ball_inst|ball_X[0] ; 0.000        ; 4.180      ; 5.289      ;
; 1.125  ; col[5]                                          ; pixel[2] ; clk27M                   ; ball:ball_inst|ball_X[0] ; 0.000        ; 4.299      ; 5.424      ;
; 1.146  ; ball:ball_inst|ball_Y[3]                        ; pixel[0] ; clk27M                   ; ball:ball_inst|ball_X[0] ; 0.000        ; 4.323      ; 5.469      ;
; 1.150  ; pos_x[3]                                        ; pixel[2] ; clk27M                   ; ball:ball_inst|ball_X[0] ; 0.000        ; 4.362      ; 5.512      ;
; 1.181  ; col[6]                                          ; pixel[0] ; clk27M                   ; ball:ball_inst|ball_X[0] ; 0.000        ; 4.442      ; 5.623      ;
; 1.182  ; ball:ball_inst|ball_Y[1]                        ; pixel[2] ; clk27M                   ; ball:ball_inst|ball_X[0] ; 0.000        ; 4.180      ; 5.362      ;
; 1.185  ; ball:ball_inst|ball_Y[4]                        ; pixel[0] ; clk27M                   ; ball:ball_inst|ball_X[0] ; 0.000        ; 4.323      ; 5.508      ;
; 1.199  ; pos_x[2]                                        ; pixel[0] ; clk27M                   ; ball:ball_inst|ball_X[0] ; 0.000        ; 4.505      ; 5.704      ;
; 1.208  ; pos_x[4]                                        ; pixel[2] ; clk27M                   ; ball:ball_inst|ball_X[0] ; 0.000        ; 4.362      ; 5.570      ;
; 1.208  ; col[6]                                          ; pixel[2] ; clk27M                   ; ball:ball_inst|ball_X[0] ; 0.000        ; 4.299      ; 5.507      ;
; 1.275  ; ball:ball_inst|ball_Y[5]                        ; pixel[0] ; clk27M                   ; ball:ball_inst|ball_X[0] ; 0.000        ; 4.323      ; 5.598      ;
; 1.316  ; pos_x[3]                                        ; pixel[0] ; clk27M                   ; ball:ball_inst|ball_X[0] ; 0.000        ; 4.505      ; 5.821      ;
; 1.346  ; col[4]                                          ; pixel[0] ; clk27M                   ; ball:ball_inst|ball_X[0] ; 0.000        ; 4.442      ; 5.788      ;
; 1.348  ; ball:ball_inst|ball_Y[1]                        ; pixel[0] ; clk27M                   ; ball:ball_inst|ball_X[0] ; 0.000        ; 4.323      ; 5.671      ;
; 1.374  ; pos_x[4]                                        ; pixel[0] ; clk27M                   ; ball:ball_inst|ball_X[0] ; 0.000        ; 4.505      ; 5.879      ;
; 1.441  ; col[5]                                          ; pixel[0] ; clk27M                   ; ball:ball_inst|ball_X[0] ; 0.000        ; 4.442      ; 5.883      ;
; 1.486  ; col[4]                                          ; pixel[2] ; clk27M                   ; ball:ball_inst|ball_X[0] ; 0.000        ; 4.299      ; 5.785      ;
; 1.535  ; col[3]                                          ; pixel[0] ; clk27M                   ; ball:ball_inst|ball_X[0] ; 0.000        ; 4.480      ; 6.015      ;
; 1.587  ; ball:ball_inst|ball_Y[2]                        ; pixel[2] ; clk27M                   ; ball:ball_inst|ball_X[0] ; 0.000        ; 4.180      ; 5.767      ;
; 1.753  ; ball:ball_inst|ball_Y[2]                        ; pixel[0] ; clk27M                   ; ball:ball_inst|ball_X[0] ; 0.000        ; 4.323      ; 6.076      ;
; 1.805  ; ball:ball_inst|ball_Y[0]                        ; pixel[2] ; clk27M                   ; ball:ball_inst|ball_X[0] ; 0.000        ; 4.180      ; 5.985      ;
; 1.917  ; ball:ball_inst|ball_X[4]                        ; pixel[2] ; clk27M                   ; ball:ball_inst|ball_X[0] ; 0.000        ; 4.185      ; 6.102      ;
; 1.965  ; ball:ball_inst|ball_X[1]                        ; pixel[2] ; clk27M                   ; ball:ball_inst|ball_X[0] ; 0.000        ; 4.185      ; 6.150      ;
; 1.968  ; col[1]                                          ; pixel[0] ; clk27M                   ; ball:ball_inst|ball_X[0] ; 0.000        ; 4.480      ; 6.448      ;
; 1.971  ; ball:ball_inst|ball_Y[0]                        ; pixel[0] ; clk27M                   ; ball:ball_inst|ball_X[0] ; 0.000        ; 4.323      ; 6.294      ;
; 1.980  ; col[2]                                          ; pixel[0] ; clk27M                   ; ball:ball_inst|ball_X[0] ; 0.000        ; 4.480      ; 6.460      ;
; 1.994  ; ball:ball_inst|ball_X[5]                        ; pixel[2] ; clk27M                   ; ball:ball_inst|ball_X[0] ; 0.000        ; 4.185      ; 6.179      ;
; 2.072  ; ball:ball_inst|ball_X[2]                        ; pixel[2] ; clk27M                   ; ball:ball_inst|ball_X[0] ; 0.000        ; 4.185      ; 6.257      ;
; 2.083  ; ball:ball_inst|ball_X[4]                        ; pixel[0] ; clk27M                   ; ball:ball_inst|ball_X[0] ; 0.000        ; 4.328      ; 6.411      ;
; 2.131  ; ball:ball_inst|ball_X[1]                        ; pixel[0] ; clk27M                   ; ball:ball_inst|ball_X[0] ; 0.000        ; 4.328      ; 6.459      ;
; 2.138  ; ball:ball_inst|ball_X[6]                        ; pixel[2] ; clk27M                   ; ball:ball_inst|ball_X[0] ; 0.000        ; 4.185      ; 6.323      ;
; 2.160  ; ball:ball_inst|ball_X[5]                        ; pixel[0] ; clk27M                   ; ball:ball_inst|ball_X[0] ; 0.000        ; 4.328      ; 6.488      ;
; 2.197  ; brick:brick_gen|condition3[104]                 ; pixel[2] ; clk27M                   ; ball:ball_inst|ball_X[0] ; 0.000        ; 4.807      ; 7.004      ;
; 2.238  ; ball:ball_inst|ball_X[2]                        ; pixel[0] ; clk27M                   ; ball:ball_inst|ball_X[0] ; 0.000        ; 4.328      ; 6.566      ;
; 2.280  ; ball:ball_inst|ball_X[3]                        ; pixel[2] ; clk27M                   ; ball:ball_inst|ball_X[0] ; 0.000        ; 4.185      ; 6.465      ;
; 2.304  ; ball:ball_inst|ball_X[6]                        ; pixel[0] ; clk27M                   ; ball:ball_inst|ball_X[0] ; 0.000        ; 4.328      ; 6.632      ;
; 2.368  ; col[0]                                          ; pixel[0] ; clk27M                   ; ball:ball_inst|ball_X[0] ; 0.000        ; 4.480      ; 6.848      ;
; 2.393  ; pos_x[0]                                        ; pixel[2] ; clk27M                   ; ball:ball_inst|ball_X[0] ; 0.000        ; 4.362      ; 6.755      ;
; 2.446  ; ball:ball_inst|ball_X[3]                        ; pixel[0] ; clk27M                   ; ball:ball_inst|ball_X[0] ; 0.000        ; 4.328      ; 6.774      ;
; 2.519  ; brick:brick_gen|condition2[100]                 ; pixel[0] ; clk27M                   ; ball:ball_inst|ball_X[0] ; 0.000        ; 4.949      ; 7.468      ;
; 2.559  ; pos_x[0]                                        ; pixel[0] ; clk27M                   ; ball:ball_inst|ball_X[0] ; 0.000        ; 4.505      ; 7.064      ;
; 2.598  ; brick:brick_gen|condition2[104]                 ; pixel[0] ; clk27M                   ; ball:ball_inst|ball_X[0] ; 0.000        ; 4.950      ; 7.548      ;
; 2.915  ; brick:brick_gen|condition[80]                   ; pixel[0] ; clk27M                   ; ball:ball_inst|ball_X[0] ; 0.000        ; 4.949      ; 7.864      ;
; 3.013  ; brick:brick_gen|condition[88]                   ; pixel[0] ; clk27M                   ; ball:ball_inst|ball_X[0] ; 0.000        ; 4.951      ; 7.964      ;
; 3.267  ; brick:brick_gen|condition[64]                   ; pixel[0] ; clk27M                   ; ball:ball_inst|ball_X[0] ; 0.000        ; 4.951      ; 8.218      ;
; 3.342  ; brick:brick_gen|condition[72]                   ; pixel[0] ; clk27M                   ; ball:ball_inst|ball_X[0] ; 0.000        ; 4.949      ; 8.291      ;
; 3.585  ; brick:brick_gen|condition[100]                  ; pixel[0] ; clk27M                   ; ball:ball_inst|ball_X[0] ; 0.000        ; 4.949      ; 8.534      ;
; 3.744  ; brick:brick_gen|condition[24]                   ; pixel[0] ; clk27M                   ; ball:ball_inst|ball_X[0] ; 0.000        ; 4.951      ; 8.695      ;
; 3.755  ; brick:brick_gen|condition[104]                  ; pixel[0] ; clk27M                   ; ball:ball_inst|ball_X[0] ; 0.000        ; 4.950      ; 8.705      ;
; 3.832  ; brick:brick_gen|condition2[88]                  ; pixel[0] ; clk27M                   ; ball:ball_inst|ball_X[0] ; 0.000        ; 4.951      ; 8.783      ;
; 3.961  ; brick:brick_gen|condition3[100]                 ; pixel[2] ; clk27M                   ; ball:ball_inst|ball_X[0] ; 0.000        ; 4.806      ; 8.767      ;
; 4.056  ; brick:brick_gen|condition[16]                   ; pixel[0] ; clk27M                   ; ball:ball_inst|ball_X[0] ; 0.000        ; 4.951      ; 9.007      ;
; 4.341  ; brick:brick_gen|condition[0]                    ; pixel[0] ; clk27M                   ; ball:ball_inst|ball_X[0] ; 0.000        ; 4.951      ; 9.292      ;
; 4.713  ; brick:brick_gen|condition[10]                   ; pixel[0] ; clk27M                   ; ball:ball_inst|ball_X[0] ; 0.000        ; 4.949      ; 9.662      ;
; 4.747  ; brick:brick_gen|condition[48]                   ; pixel[0] ; clk27M                   ; ball:ball_inst|ball_X[0] ; 0.000        ; 4.950      ; 9.697      ;
; 4.899  ; brick:brick_gen|condition[40]                   ; pixel[0] ; clk27M                   ; ball:ball_inst|ball_X[0] ; 0.000        ; 4.951      ; 9.850      ;
; 4.924  ; brick:brick_gen|condition2[80]                  ; pixel[0] ; clk27M                   ; ball:ball_inst|ball_X[0] ; 0.000        ; 4.950      ; 9.874      ;
+--------+-------------------------------------------------+----------+--------------------------+--------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'vga_controller|divider|altpll_component|pll|clk[0]'                                                                                                                                                            ;
+-------+----------------------------------+------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                            ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 0.624 ; vgacon:vga_controller|v_count[2] ; vgacon:vga_controller|v_count_d[2] ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.910      ;
; 0.641 ; vgacon:vga_controller|v_count[0] ; vgacon:vga_controller|v_count_d[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.927      ;
; 0.776 ; vgacon:vga_controller|v_count[5] ; vgacon:vga_controller|v_count_d[5] ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.062      ;
; 0.777 ; vgacon:vga_controller|v_count[3] ; vgacon:vga_controller|v_count_d[3] ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.063      ;
; 0.891 ; vgacon:vga_controller|v_count[1] ; vgacon:vga_controller|v_count_d[1] ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.176      ;
; 0.976 ; vgacon:vga_controller|v_count[5] ; vgacon:vga_controller|v_count[5]   ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.262      ;
; 0.992 ; vgacon:vga_controller|h_count[1] ; vgacon:vga_controller|h_count[1]   ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.278      ;
; 0.992 ; vgacon:vga_controller|h_count[4] ; vgacon:vga_controller|h_count[4]   ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.278      ;
; 1.010 ; vgacon:vga_controller|v_count[4] ; vgacon:vga_controller|v_count_d[4] ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.295      ;
; 1.011 ; vgacon:vga_controller|v_count[1] ; vgacon:vga_controller|v_count[1]   ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.297      ;
; 1.019 ; vgacon:vga_controller|v_count[8] ; vgacon:vga_controller|v_count[8]   ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.305      ;
; 1.021 ; vgacon:vga_controller|v_count[4] ; vgacon:vga_controller|v_count[4]   ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.307      ;
; 1.021 ; vgacon:vga_controller|h_count[2] ; vgacon:vga_controller|h_count_d[2] ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.307      ;
; 1.024 ; vgacon:vga_controller|v_count[6] ; vgacon:vga_controller|v_count[6]   ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.310      ;
; 1.026 ; vgacon:vga_controller|v_count[9] ; vgacon:vga_controller|v_count_d[9] ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.311      ;
; 1.031 ; vgacon:vga_controller|h_count[3] ; vgacon:vga_controller|h_count[3]   ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.317      ;
; 1.034 ; vgacon:vga_controller|h_count[0] ; vgacon:vga_controller|h_count[0]   ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.320      ;
; 1.034 ; vgacon:vga_controller|v_count[6] ; vgacon:vga_controller|v_count_d[6] ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.319      ;
; 1.040 ; vgacon:vga_controller|h_count[2] ; vgacon:vga_controller|h_count[2]   ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.326      ;
; 1.120 ; vgacon:vga_controller|v_count[9] ; vgacon:vga_controller|v_count[9]   ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.406      ;
; 1.142 ; vgacon:vga_controller|h_count[0] ; vgacon:vga_controller|h_count[9]   ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.428      ;
; 1.177 ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|v_count_d[7] ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.462      ;
; 1.258 ; vgacon:vga_controller|h_count[9] ; vgacon:vga_controller|h_count[9]   ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.544      ;
; 1.275 ; vgacon:vga_controller|h_count[0] ; vgacon:vga_controller|h_count_d[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.561      ;
; 1.282 ; vgacon:vga_controller|h_count[6] ; vgacon:vga_controller|h_count_d[6] ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.568      ;
; 1.288 ; vgacon:vga_controller|h_count[1] ; vgacon:vga_controller|h_count_d[1] ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.574      ;
; 1.292 ; vgacon:vga_controller|h_count[5] ; vgacon:vga_controller|h_count_d[5] ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.578      ;
; 1.293 ; vgacon:vga_controller|h_count[1] ; vgacon:vga_controller|h_count[9]   ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.579      ;
; 1.304 ; vgacon:vga_controller|v_count[8] ; vgacon:vga_controller|v_count_d[8] ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.589      ;
; 1.305 ; vgacon:vga_controller|h_count[3] ; vgacon:vga_controller|h_count_d[3] ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.591      ;
; 1.331 ; vgacon:vga_controller|h_count[4] ; vgacon:vga_controller|h_count_d[4] ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.617      ;
; 1.334 ; vgacon:vga_controller|h_count[9] ; vgacon:vga_controller|h_count_d[9] ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 1.618      ;
; 1.379 ; vgacon:vga_controller|v_count[1] ; vgacon:vga_controller|v_count[2]   ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.664      ;
; 1.382 ; vgacon:vga_controller|v_count[1] ; vgacon:vga_controller|v_count[3]   ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.667      ;
; 1.396 ; vgacon:vga_controller|h_count[0] ; vgacon:vga_controller|h_count[8]   ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.682      ;
; 1.417 ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|v_count[8]   ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.703      ;
; 1.424 ; vgacon:vga_controller|h_count[1] ; vgacon:vga_controller|h_count[2]   ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.710      ;
; 1.424 ; vgacon:vga_controller|v_count[0] ; vgacon:vga_controller|v_count[2]   ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.710      ;
; 1.427 ; vgacon:vga_controller|v_count[0] ; vgacon:vga_controller|v_count[3]   ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.713      ;
; 1.454 ; vgacon:vga_controller|v_count[4] ; vgacon:vga_controller|v_count[5]   ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.740      ;
; 1.464 ; vgacon:vga_controller|h_count[0] ; vgacon:vga_controller|h_count[1]   ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.750      ;
; 1.464 ; vgacon:vga_controller|h_count[3] ; vgacon:vga_controller|h_count[4]   ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.750      ;
; 1.473 ; vgacon:vga_controller|h_count[2] ; vgacon:vga_controller|h_count[3]   ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.759      ;
; 1.475 ; vgacon:vga_controller|h_count[8] ; vgacon:vga_controller|h_count[8]   ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.761      ;
; 1.490 ; vgacon:vga_controller|h_count[7] ; vgacon:vga_controller|h_count_d[7] ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 1.774      ;
; 1.504 ; vgacon:vga_controller|h_count[1] ; vgacon:vga_controller|h_count[3]   ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.790      ;
; 1.509 ; vgacon:vga_controller|v_count[5] ; vgacon:vga_controller|v_count[6]   ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.795      ;
; 1.537 ; vgacon:vga_controller|v_count[6] ; vgacon:vga_controller|v_count[8]   ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.823      ;
; 1.544 ; vgacon:vga_controller|h_count[0] ; vgacon:vga_controller|h_count[2]   ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.830      ;
; 1.547 ; vgacon:vga_controller|h_count[1] ; vgacon:vga_controller|h_count[8]   ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.833      ;
; 1.553 ; vgacon:vga_controller|h_count[2] ; vgacon:vga_controller|h_count[4]   ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.839      ;
; 1.584 ; vgacon:vga_controller|h_count[1] ; vgacon:vga_controller|h_count[4]   ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.870      ;
; 1.604 ; vgacon:vga_controller|v_count[1] ; vgacon:vga_controller|v_count[4]   ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.890      ;
; 1.615 ; vgacon:vga_controller|h_count[7] ; vgacon:vga_controller|h_count[7]   ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.901      ;
; 1.616 ; vgacon:vga_controller|h_count[8] ; vgacon:vga_controller|h_count_d[8] ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 1.900      ;
; 1.617 ; vgacon:vga_controller|v_count[3] ; vgacon:vga_controller|v_count[4]   ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.904      ;
; 1.624 ; vgacon:vga_controller|h_count[0] ; vgacon:vga_controller|h_count[3]   ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.910      ;
; 1.628 ; vgacon:vga_controller|v_count[4] ; vgacon:vga_controller|v_count[6]   ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.914      ;
; 1.657 ; vgacon:vga_controller|v_count[0] ; vgacon:vga_controller|v_count[1]   ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.944      ;
; 1.669 ; vgacon:vga_controller|v_count[5] ; vgacon:vga_controller|v_count[8]   ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.955      ;
; 1.679 ; vgacon:vga_controller|v_count[1] ; vgacon:vga_controller|v_count[0]   ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.964      ;
; 1.684 ; vgacon:vga_controller|v_count[1] ; vgacon:vga_controller|v_count[5]   ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.970      ;
; 1.697 ; vgacon:vga_controller|v_count[3] ; vgacon:vga_controller|v_count[5]   ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.984      ;
; 1.704 ; vgacon:vga_controller|h_count[0] ; vgacon:vga_controller|h_count[4]   ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.990      ;
; 1.724 ; vgacon:vga_controller|v_count[0] ; vgacon:vga_controller|v_count[0]   ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.010      ;
; 1.752 ; vgacon:vga_controller|v_count[2] ; vgacon:vga_controller|v_count[4]   ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 2.039      ;
; 1.788 ; vgacon:vga_controller|v_count[4] ; vgacon:vga_controller|v_count[8]   ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.074      ;
; 1.815 ; vgacon:vga_controller|h_count[6] ; vgacon:vga_controller|h_count[6]   ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.101      ;
; 1.824 ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|v_count[7]   ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.110      ;
; 1.832 ; vgacon:vga_controller|v_count[2] ; vgacon:vga_controller|v_count[5]   ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 2.119      ;
; 1.858 ; vgacon:vga_controller|v_count[1] ; vgacon:vga_controller|v_count[6]   ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.144      ;
; 1.871 ; vgacon:vga_controller|v_count[3] ; vgacon:vga_controller|v_count[6]   ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 2.158      ;
; 1.896 ; vgacon:vga_controller|h_count[7] ; vgacon:vga_controller|h_count[8]   ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.182      ;
; 1.897 ; vgacon:vga_controller|v_count[0] ; vgacon:vga_controller|v_count[4]   ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 2.184      ;
; 1.927 ; vgacon:vga_controller|v_count[8] ; vgacon:vga_controller|v_count[9]   ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.213      ;
; 1.931 ; vgacon:vga_controller|h_count[0] ; vgacon:vga_controller|h_count[5]   ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.217      ;
; 1.940 ; vgacon:vga_controller|h_count[7] ; vgacon:vga_controller|h_count[9]   ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.226      ;
; 1.957 ; vgacon:vga_controller|h_count[6] ; vgacon:vga_controller|h_count[8]   ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.243      ;
; 1.972 ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|v_count[9]   ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.258      ;
; 1.977 ; vgacon:vga_controller|v_count[0] ; vgacon:vga_controller|v_count[5]   ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 2.264      ;
; 1.995 ; vgacon:vga_controller|h_count[6] ; vgacon:vga_controller|h_count[9]   ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.281      ;
; 2.006 ; vgacon:vga_controller|v_count[2] ; vgacon:vga_controller|v_count[6]   ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 2.293      ;
; 2.011 ; vgacon:vga_controller|v_count[1] ; vgacon:vga_controller|v_count[9]   ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.297      ;
; 2.018 ; vgacon:vga_controller|v_count[1] ; vgacon:vga_controller|v_count[8]   ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.304      ;
; 2.028 ; vgacon:vga_controller|h_count[6] ; vgacon:vga_controller|h_count[7]   ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.314      ;
; 2.031 ; vgacon:vga_controller|v_count[3] ; vgacon:vga_controller|v_count[8]   ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 2.318      ;
; 2.051 ; vgacon:vga_controller|v_count[3] ; vgacon:vga_controller|v_count[3]   ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.337      ;
; 2.056 ; vgacon:vga_controller|v_count[0] ; vgacon:vga_controller|v_count[9]   ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 2.343      ;
; 2.064 ; vgacon:vga_controller|h_count[8] ; vgacon:vga_controller|h_count[9]   ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.350      ;
; 2.082 ; vgacon:vga_controller|h_count[1] ; vgacon:vga_controller|h_count[5]   ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.368      ;
; 2.092 ; vgacon:vga_controller|v_count[6] ; vgacon:vga_controller|v_count[9]   ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.378      ;
; 2.151 ; vgacon:vga_controller|v_count[0] ; vgacon:vga_controller|v_count[6]   ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 2.438      ;
; 2.166 ; vgacon:vga_controller|v_count[2] ; vgacon:vga_controller|v_count[8]   ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 2.453      ;
; 2.224 ; vgacon:vga_controller|v_count[5] ; vgacon:vga_controller|v_count[9]   ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.510      ;
; 2.234 ; vgacon:vga_controller|h_count[4] ; vgacon:vga_controller|h_count[8]   ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.520      ;
; 2.268 ; vgacon:vga_controller|h_count[5] ; vgacon:vga_controller|h_count[8]   ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.554      ;
; 2.296 ; vgacon:vga_controller|v_count[6] ; vgacon:vga_controller|v_count[7]   ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.582      ;
; 2.305 ; vgacon:vga_controller|h_count[4] ; vgacon:vga_controller|h_count[7]   ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.591      ;
; 2.311 ; vgacon:vga_controller|v_count[0] ; vgacon:vga_controller|v_count[8]   ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 2.598      ;
; 2.339 ; vgacon:vga_controller|h_count[5] ; vgacon:vga_controller|h_count[7]   ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.625      ;
+-------+----------------------------------+------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'clk27M'                                                                                                 ;
+--------+---------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node     ; To Node                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; 33.048 ; rstn          ; \p_atualiza_pos_x:contador[17] ; clk27M       ; clk27M      ; 37.037       ; -0.014     ; 4.013      ;
; 33.048 ; rstn          ; \p_atualiza_pos_x:contador[18] ; clk27M       ; clk27M      ; 37.037       ; -0.014     ; 4.013      ;
; 33.048 ; rstn          ; \p_atualiza_pos_x:contador[4]  ; clk27M       ; clk27M      ; 37.037       ; -0.014     ; 4.013      ;
; 33.048 ; rstn          ; \p_atualiza_pos_x:contador[5]  ; clk27M       ; clk27M      ; 37.037       ; -0.014     ; 4.013      ;
; 33.048 ; rstn          ; \p_atualiza_pos_x:contador[7]  ; clk27M       ; clk27M      ; 37.037       ; -0.014     ; 4.013      ;
; 33.048 ; rstn          ; \p_atualiza_pos_x:contador[6]  ; clk27M       ; clk27M      ; 37.037       ; -0.014     ; 4.013      ;
; 33.048 ; rstn          ; \p_atualiza_pos_x:contador[8]  ; clk27M       ; clk27M      ; 37.037       ; -0.014     ; 4.013      ;
; 33.048 ; rstn          ; \p_atualiza_pos_x:contador[2]  ; clk27M       ; clk27M      ; 37.037       ; -0.014     ; 4.013      ;
; 33.048 ; rstn          ; \p_atualiza_pos_x:contador[3]  ; clk27M       ; clk27M      ; 37.037       ; -0.014     ; 4.013      ;
; 33.048 ; rstn          ; \p_atualiza_pos_x:contador[1]  ; clk27M       ; clk27M      ; 37.037       ; -0.014     ; 4.013      ;
; 33.048 ; rstn          ; \p_atualiza_pos_x:contador[13] ; clk27M       ; clk27M      ; 37.037       ; -0.014     ; 4.013      ;
; 33.048 ; rstn          ; \p_atualiza_pos_x:contador[0]  ; clk27M       ; clk27M      ; 37.037       ; -0.014     ; 4.013      ;
; 33.359 ; rstn          ; \p_atualiza_pos_x:contador[9]  ; clk27M       ; clk27M      ; 37.037       ; -0.010     ; 3.706      ;
; 33.359 ; rstn          ; \p_atualiza_pos_x:contador[10] ; clk27M       ; clk27M      ; 37.037       ; -0.010     ; 3.706      ;
; 33.359 ; rstn          ; \p_atualiza_pos_x:contador[11] ; clk27M       ; clk27M      ; 37.037       ; -0.010     ; 3.706      ;
; 33.359 ; rstn          ; \p_atualiza_pos_x:contador[12] ; clk27M       ; clk27M      ; 37.037       ; -0.010     ; 3.706      ;
; 33.583 ; rstn          ; \p_atualiza_pos_x:contador[16] ; clk27M       ; clk27M      ; 37.037       ; -0.010     ; 3.482      ;
; 33.583 ; rstn          ; \p_atualiza_pos_x:contador[15] ; clk27M       ; clk27M      ; 37.037       ; -0.010     ; 3.482      ;
; 33.583 ; rstn          ; \p_atualiza_pos_x:contador[14] ; clk27M       ; clk27M      ; 37.037       ; -0.010     ; 3.482      ;
; 33.810 ; rstn          ; estado.move_bola               ; clk27M       ; clk27M      ; 37.037       ; -0.002     ; 3.263      ;
; 33.810 ; rstn          ; estado.inicio                  ; clk27M       ; clk27M      ; 37.037       ; -0.002     ; 3.263      ;
; 33.810 ; rstn          ; estado.constroi_quadro         ; clk27M       ; clk27M      ; 37.037       ; -0.002     ; 3.263      ;
; 34.028 ; estado.inicio ; col[4]                         ; clk27M       ; clk27M      ; 37.037       ; 0.514      ; 3.561      ;
; 34.028 ; estado.inicio ; col[5]                         ; clk27M       ; clk27M      ; 37.037       ; 0.514      ; 3.561      ;
; 34.028 ; estado.inicio ; col[6]                         ; clk27M       ; clk27M      ; 37.037       ; 0.514      ; 3.561      ;
; 34.608 ; rstn          ; pos_x[5]                       ; clk27M       ; clk27M      ; 37.037       ; 0.461      ; 2.928      ;
; 34.609 ; rstn          ; pos_x[6]                       ; clk27M       ; clk27M      ; 37.037       ; 0.462      ; 2.928      ;
; 34.668 ; estado.inicio ; col[0]                         ; clk27M       ; clk27M      ; 37.037       ; 0.476      ; 2.883      ;
; 34.668 ; estado.inicio ; col[1]                         ; clk27M       ; clk27M      ; 37.037       ; 0.476      ; 2.883      ;
; 34.668 ; estado.inicio ; col[2]                         ; clk27M       ; clk27M      ; 37.037       ; 0.476      ; 2.883      ;
; 34.668 ; estado.inicio ; col[3]                         ; clk27M       ; clk27M      ; 37.037       ; 0.476      ; 2.883      ;
; 34.700 ; estado.inicio ; contador[9]                    ; clk27M       ; clk27M      ; 37.037       ; -0.004     ; 2.371      ;
; 34.700 ; estado.inicio ; contador[10]                   ; clk27M       ; clk27M      ; 37.037       ; -0.004     ; 2.371      ;
; 34.700 ; estado.inicio ; contador[11]                   ; clk27M       ; clk27M      ; 37.037       ; -0.004     ; 2.371      ;
; 34.700 ; estado.inicio ; contador[12]                   ; clk27M       ; clk27M      ; 37.037       ; -0.004     ; 2.371      ;
; 34.700 ; estado.inicio ; contador[13]                   ; clk27M       ; clk27M      ; 37.037       ; -0.004     ; 2.371      ;
; 34.700 ; estado.inicio ; contador[14]                   ; clk27M       ; clk27M      ; 37.037       ; -0.004     ; 2.371      ;
; 34.700 ; estado.inicio ; contador[15]                   ; clk27M       ; clk27M      ; 37.037       ; -0.004     ; 2.371      ;
; 34.700 ; estado.inicio ; contador[16]                   ; clk27M       ; clk27M      ; 37.037       ; -0.004     ; 2.371      ;
; 34.700 ; estado.inicio ; contador[17]                   ; clk27M       ; clk27M      ; 37.037       ; -0.004     ; 2.371      ;
; 34.700 ; estado.inicio ; contador[18]                   ; clk27M       ; clk27M      ; 37.037       ; -0.004     ; 2.371      ;
; 34.710 ; estado.inicio ; contador[0]                    ; clk27M       ; clk27M      ; 37.037       ; 0.000      ; 2.365      ;
; 34.710 ; estado.inicio ; contador[1]                    ; clk27M       ; clk27M      ; 37.037       ; 0.000      ; 2.365      ;
; 34.710 ; estado.inicio ; contador[2]                    ; clk27M       ; clk27M      ; 37.037       ; 0.000      ; 2.365      ;
; 34.710 ; estado.inicio ; contador[3]                    ; clk27M       ; clk27M      ; 37.037       ; 0.000      ; 2.365      ;
; 34.710 ; estado.inicio ; contador[4]                    ; clk27M       ; clk27M      ; 37.037       ; 0.000      ; 2.365      ;
; 34.710 ; estado.inicio ; contador[5]                    ; clk27M       ; clk27M      ; 37.037       ; 0.000      ; 2.365      ;
; 34.710 ; estado.inicio ; contador[6]                    ; clk27M       ; clk27M      ; 37.037       ; 0.000      ; 2.365      ;
; 34.710 ; estado.inicio ; contador[7]                    ; clk27M       ; clk27M      ; 37.037       ; 0.000      ; 2.365      ;
; 34.710 ; estado.inicio ; contador[8]                    ; clk27M       ; clk27M      ; 37.037       ; 0.000      ; 2.365      ;
; 35.502 ; rstn          ; pos_x[1]                       ; clk27M       ; clk27M      ; 37.037       ; 0.449      ; 2.022      ;
; 35.502 ; rstn          ; pos_x[2]                       ; clk27M       ; clk27M      ; 37.037       ; 0.449      ; 2.022      ;
; 35.502 ; rstn          ; pos_x[3]                       ; clk27M       ; clk27M      ; 37.037       ; 0.449      ; 2.022      ;
; 35.502 ; rstn          ; pos_x[4]                       ; clk27M       ; clk27M      ; 37.037       ; 0.449      ; 2.022      ;
; 35.502 ; rstn          ; pos_x[0]                       ; clk27M       ; clk27M      ; 37.037       ; 0.449      ; 2.022      ;
; 36.239 ; estado.inicio ; line[0]                        ; clk27M       ; clk27M      ; 37.037       ; 0.872      ; 1.708      ;
; 36.239 ; estado.inicio ; line[1]                        ; clk27M       ; clk27M      ; 37.037       ; 0.872      ; 1.708      ;
; 36.239 ; estado.inicio ; line[2]                        ; clk27M       ; clk27M      ; 37.037       ; 0.872      ; 1.708      ;
; 36.239 ; estado.inicio ; line[3]                        ; clk27M       ; clk27M      ; 37.037       ; 0.872      ; 1.708      ;
; 36.239 ; estado.inicio ; line[4]                        ; clk27M       ; clk27M      ; 37.037       ; 0.872      ; 1.708      ;
; 36.239 ; estado.inicio ; line[6]                        ; clk27M       ; clk27M      ; 37.037       ; 0.872      ; 1.708      ;
; 36.239 ; estado.inicio ; line[5]                        ; clk27M       ; clk27M      ; 37.037       ; 0.872      ; 1.708      ;
+--------+---------------+--------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'clk27M'                                                                                                 ;
+-------+---------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node     ; To Node                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; 0.550 ; estado.inicio ; line[0]                        ; clk27M       ; clk27M      ; 0.000        ; 0.872      ; 1.708      ;
; 0.550 ; estado.inicio ; line[1]                        ; clk27M       ; clk27M      ; 0.000        ; 0.872      ; 1.708      ;
; 0.550 ; estado.inicio ; line[2]                        ; clk27M       ; clk27M      ; 0.000        ; 0.872      ; 1.708      ;
; 0.550 ; estado.inicio ; line[3]                        ; clk27M       ; clk27M      ; 0.000        ; 0.872      ; 1.708      ;
; 0.550 ; estado.inicio ; line[4]                        ; clk27M       ; clk27M      ; 0.000        ; 0.872      ; 1.708      ;
; 0.550 ; estado.inicio ; line[6]                        ; clk27M       ; clk27M      ; 0.000        ; 0.872      ; 1.708      ;
; 0.550 ; estado.inicio ; line[5]                        ; clk27M       ; clk27M      ; 0.000        ; 0.872      ; 1.708      ;
; 1.287 ; rstn          ; pos_x[1]                       ; clk27M       ; clk27M      ; 0.000        ; 0.449      ; 2.022      ;
; 1.287 ; rstn          ; pos_x[2]                       ; clk27M       ; clk27M      ; 0.000        ; 0.449      ; 2.022      ;
; 1.287 ; rstn          ; pos_x[3]                       ; clk27M       ; clk27M      ; 0.000        ; 0.449      ; 2.022      ;
; 1.287 ; rstn          ; pos_x[4]                       ; clk27M       ; clk27M      ; 0.000        ; 0.449      ; 2.022      ;
; 1.287 ; rstn          ; pos_x[0]                       ; clk27M       ; clk27M      ; 0.000        ; 0.449      ; 2.022      ;
; 2.079 ; estado.inicio ; contador[0]                    ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 2.365      ;
; 2.079 ; estado.inicio ; contador[1]                    ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 2.365      ;
; 2.079 ; estado.inicio ; contador[2]                    ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 2.365      ;
; 2.079 ; estado.inicio ; contador[3]                    ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 2.365      ;
; 2.079 ; estado.inicio ; contador[4]                    ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 2.365      ;
; 2.079 ; estado.inicio ; contador[5]                    ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 2.365      ;
; 2.079 ; estado.inicio ; contador[6]                    ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 2.365      ;
; 2.079 ; estado.inicio ; contador[7]                    ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 2.365      ;
; 2.079 ; estado.inicio ; contador[8]                    ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 2.365      ;
; 2.089 ; estado.inicio ; contador[9]                    ; clk27M       ; clk27M      ; 0.000        ; -0.004     ; 2.371      ;
; 2.089 ; estado.inicio ; contador[10]                   ; clk27M       ; clk27M      ; 0.000        ; -0.004     ; 2.371      ;
; 2.089 ; estado.inicio ; contador[11]                   ; clk27M       ; clk27M      ; 0.000        ; -0.004     ; 2.371      ;
; 2.089 ; estado.inicio ; contador[12]                   ; clk27M       ; clk27M      ; 0.000        ; -0.004     ; 2.371      ;
; 2.089 ; estado.inicio ; contador[13]                   ; clk27M       ; clk27M      ; 0.000        ; -0.004     ; 2.371      ;
; 2.089 ; estado.inicio ; contador[14]                   ; clk27M       ; clk27M      ; 0.000        ; -0.004     ; 2.371      ;
; 2.089 ; estado.inicio ; contador[15]                   ; clk27M       ; clk27M      ; 0.000        ; -0.004     ; 2.371      ;
; 2.089 ; estado.inicio ; contador[16]                   ; clk27M       ; clk27M      ; 0.000        ; -0.004     ; 2.371      ;
; 2.089 ; estado.inicio ; contador[17]                   ; clk27M       ; clk27M      ; 0.000        ; -0.004     ; 2.371      ;
; 2.089 ; estado.inicio ; contador[18]                   ; clk27M       ; clk27M      ; 0.000        ; -0.004     ; 2.371      ;
; 2.121 ; estado.inicio ; col[0]                         ; clk27M       ; clk27M      ; 0.000        ; 0.476      ; 2.883      ;
; 2.121 ; estado.inicio ; col[1]                         ; clk27M       ; clk27M      ; 0.000        ; 0.476      ; 2.883      ;
; 2.121 ; estado.inicio ; col[2]                         ; clk27M       ; clk27M      ; 0.000        ; 0.476      ; 2.883      ;
; 2.121 ; estado.inicio ; col[3]                         ; clk27M       ; clk27M      ; 0.000        ; 0.476      ; 2.883      ;
; 2.180 ; rstn          ; pos_x[6]                       ; clk27M       ; clk27M      ; 0.000        ; 0.462      ; 2.928      ;
; 2.181 ; rstn          ; pos_x[5]                       ; clk27M       ; clk27M      ; 0.000        ; 0.461      ; 2.928      ;
; 2.761 ; estado.inicio ; col[4]                         ; clk27M       ; clk27M      ; 0.000        ; 0.514      ; 3.561      ;
; 2.761 ; estado.inicio ; col[5]                         ; clk27M       ; clk27M      ; 0.000        ; 0.514      ; 3.561      ;
; 2.761 ; estado.inicio ; col[6]                         ; clk27M       ; clk27M      ; 0.000        ; 0.514      ; 3.561      ;
; 2.979 ; rstn          ; estado.move_bola               ; clk27M       ; clk27M      ; 0.000        ; -0.002     ; 3.263      ;
; 2.979 ; rstn          ; estado.inicio                  ; clk27M       ; clk27M      ; 0.000        ; -0.002     ; 3.263      ;
; 2.979 ; rstn          ; estado.constroi_quadro         ; clk27M       ; clk27M      ; 0.000        ; -0.002     ; 3.263      ;
; 3.206 ; rstn          ; \p_atualiza_pos_x:contador[16] ; clk27M       ; clk27M      ; 0.000        ; -0.010     ; 3.482      ;
; 3.206 ; rstn          ; \p_atualiza_pos_x:contador[15] ; clk27M       ; clk27M      ; 0.000        ; -0.010     ; 3.482      ;
; 3.206 ; rstn          ; \p_atualiza_pos_x:contador[14] ; clk27M       ; clk27M      ; 0.000        ; -0.010     ; 3.482      ;
; 3.430 ; rstn          ; \p_atualiza_pos_x:contador[9]  ; clk27M       ; clk27M      ; 0.000        ; -0.010     ; 3.706      ;
; 3.430 ; rstn          ; \p_atualiza_pos_x:contador[10] ; clk27M       ; clk27M      ; 0.000        ; -0.010     ; 3.706      ;
; 3.430 ; rstn          ; \p_atualiza_pos_x:contador[11] ; clk27M       ; clk27M      ; 0.000        ; -0.010     ; 3.706      ;
; 3.430 ; rstn          ; \p_atualiza_pos_x:contador[12] ; clk27M       ; clk27M      ; 0.000        ; -0.010     ; 3.706      ;
; 3.741 ; rstn          ; \p_atualiza_pos_x:contador[17] ; clk27M       ; clk27M      ; 0.000        ; -0.014     ; 4.013      ;
; 3.741 ; rstn          ; \p_atualiza_pos_x:contador[18] ; clk27M       ; clk27M      ; 0.000        ; -0.014     ; 4.013      ;
; 3.741 ; rstn          ; \p_atualiza_pos_x:contador[4]  ; clk27M       ; clk27M      ; 0.000        ; -0.014     ; 4.013      ;
; 3.741 ; rstn          ; \p_atualiza_pos_x:contador[5]  ; clk27M       ; clk27M      ; 0.000        ; -0.014     ; 4.013      ;
; 3.741 ; rstn          ; \p_atualiza_pos_x:contador[7]  ; clk27M       ; clk27M      ; 0.000        ; -0.014     ; 4.013      ;
; 3.741 ; rstn          ; \p_atualiza_pos_x:contador[6]  ; clk27M       ; clk27M      ; 0.000        ; -0.014     ; 4.013      ;
; 3.741 ; rstn          ; \p_atualiza_pos_x:contador[8]  ; clk27M       ; clk27M      ; 0.000        ; -0.014     ; 4.013      ;
; 3.741 ; rstn          ; \p_atualiza_pos_x:contador[2]  ; clk27M       ; clk27M      ; 0.000        ; -0.014     ; 4.013      ;
; 3.741 ; rstn          ; \p_atualiza_pos_x:contador[3]  ; clk27M       ; clk27M      ; 0.000        ; -0.014     ; 4.013      ;
; 3.741 ; rstn          ; \p_atualiza_pos_x:contador[1]  ; clk27M       ; clk27M      ; 0.000        ; -0.014     ; 4.013      ;
; 3.741 ; rstn          ; \p_atualiza_pos_x:contador[13] ; clk27M       ; clk27M      ; 0.000        ; -0.014     ; 4.013      ;
; 3.741 ; rstn          ; \p_atualiza_pos_x:contador[0]  ; clk27M       ; clk27M      ; 0.000        ; -0.014     ; 4.013      ;
+-------+---------------+--------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'ball:ball_inst|ball_X[0]'                                                                      ;
+-------+--------------+----------------+------------------+--------------------------+------------+------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                       ;
+-------+--------------+----------------+------------------+--------------------------+------------+------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ball:ball_inst|ball_X[0] ; Rise       ; ball_inst|ball_X[0]|regout   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ball:ball_inst|ball_X[0] ; Rise       ; ball_inst|ball_X[0]|regout   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ball:ball_inst|ball_X[0] ; Fall       ; pixel[0]                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ball:ball_inst|ball_X[0] ; Fall       ; pixel[0]                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ball:ball_inst|ball_X[0] ; Rise       ; pixel[0]|datac               ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ball:ball_inst|ball_X[0] ; Rise       ; pixel[0]|datac               ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ball:ball_inst|ball_X[0] ; Fall       ; pixel[0]~346|combout         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ball:ball_inst|ball_X[0] ; Fall       ; pixel[0]~346|combout         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ball:ball_inst|ball_X[0] ; Rise       ; pixel[0]~346|dataa           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ball:ball_inst|ball_X[0] ; Rise       ; pixel[0]~346|dataa           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ball:ball_inst|ball_X[0] ; Rise       ; pixel[0]~464clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ball:ball_inst|ball_X[0] ; Rise       ; pixel[0]~464clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ball:ball_inst|ball_X[0] ; Rise       ; pixel[0]~464clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ball:ball_inst|ball_X[0] ; Rise       ; pixel[0]~464clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ball:ball_inst|ball_X[0] ; Rise       ; pixel[0]~464|combout         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ball:ball_inst|ball_X[0] ; Rise       ; pixel[0]~464|combout         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ball:ball_inst|ball_X[0] ; Fall       ; pixel[0]~464|datad           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ball:ball_inst|ball_X[0] ; Fall       ; pixel[0]~464|datad           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ball:ball_inst|ball_X[0] ; Fall       ; pixel[2]                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ball:ball_inst|ball_X[0] ; Fall       ; pixel[2]                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ball:ball_inst|ball_X[0] ; Rise       ; pixel[2]|datad               ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ball:ball_inst|ball_X[0] ; Rise       ; pixel[2]|datad               ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ball:ball_inst|ball_X[0] ; Rise       ; pixel_process~13|combout     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ball:ball_inst|ball_X[0] ; Rise       ; pixel_process~13|combout     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ball:ball_inst|ball_X[0] ; Rise       ; pixel_process~13|datab       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ball:ball_inst|ball_X[0] ; Rise       ; pixel_process~13|datab       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ball:ball_inst|ball_X[0] ; Rise       ; pixel_process~17|combout     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ball:ball_inst|ball_X[0] ; Rise       ; pixel_process~17|combout     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ball:ball_inst|ball_X[0] ; Rise       ; pixel_process~17|datab       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ball:ball_inst|ball_X[0] ; Rise       ; pixel_process~17|datab       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ball:ball_inst|ball_X[0] ; Rise       ; pixel_process~9|combout      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ball:ball_inst|ball_X[0] ; Rise       ; pixel_process~9|combout      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ball:ball_inst|ball_X[0] ; Rise       ; pixel_process~9|dataa        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ball:ball_inst|ball_X[0] ; Rise       ; pixel_process~9|dataa        ;
+-------+--------------+----------------+------------------+--------------------------+------------+------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk27M'                                                                                                                                                                                                             ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                                                                                                             ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~portb_address_reg0  ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~portb_address_reg1  ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~portb_address_reg10 ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~portb_address_reg11 ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~portb_address_reg2  ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~portb_address_reg3  ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~portb_address_reg4  ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~portb_address_reg5  ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~portb_address_reg6  ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~portb_address_reg7  ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~portb_address_reg8  ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~portb_address_reg9  ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~portb_datain_reg0   ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~portb_memory_reg0   ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~portb_we_reg        ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~portb_address_reg0  ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~portb_address_reg1  ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~portb_address_reg10 ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~portb_address_reg11 ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~portb_address_reg2  ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~portb_address_reg3  ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~portb_address_reg4  ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~portb_address_reg5  ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~portb_address_reg6  ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~portb_address_reg7  ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~portb_address_reg8  ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~portb_address_reg9  ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~portb_datain_reg0   ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~portb_memory_reg0   ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~portb_we_reg        ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~portb_address_reg0  ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~portb_address_reg1  ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~portb_address_reg10 ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~portb_address_reg11 ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~portb_address_reg2  ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~portb_address_reg3  ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~portb_address_reg4  ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~portb_address_reg5  ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~portb_address_reg6  ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~portb_address_reg7  ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~portb_address_reg8  ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~portb_address_reg9  ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~portb_datain_reg0   ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~portb_memory_reg0   ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~portb_we_reg        ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~portb_address_reg0  ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~portb_address_reg1  ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~portb_address_reg10 ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~portb_address_reg11 ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~portb_address_reg2  ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~portb_address_reg3  ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~portb_address_reg4  ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~portb_address_reg5  ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~portb_address_reg6  ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~portb_address_reg7  ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~portb_address_reg8  ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~portb_address_reg9  ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~portb_datain_reg0   ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~portb_memory_reg0   ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~portb_we_reg        ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~portb_address_reg0  ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~portb_address_reg1  ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~portb_address_reg10 ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~portb_address_reg11 ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~portb_address_reg2  ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~portb_address_reg3  ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~portb_address_reg4  ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~portb_address_reg5  ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~portb_address_reg6  ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~portb_address_reg7  ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~portb_address_reg8  ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~portb_address_reg9  ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~portb_datain_reg0   ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~portb_memory_reg0   ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~portb_we_reg        ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~portb_address_reg0  ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~portb_address_reg1  ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~portb_address_reg10 ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~portb_address_reg11 ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~portb_address_reg2  ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~portb_address_reg3  ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~portb_address_reg4  ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~portb_address_reg5  ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~portb_address_reg6  ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~portb_address_reg7  ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~portb_address_reg8  ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~portb_address_reg9  ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~portb_datain_reg0   ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~portb_memory_reg0   ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~portb_we_reg        ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a6~portb_address_reg0  ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a6~portb_address_reg1  ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a6~portb_address_reg10 ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a6~portb_address_reg11 ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a6~portb_address_reg2  ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a6~portb_address_reg3  ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a6~portb_address_reg4  ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a6~portb_address_reg5  ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a6~portb_address_reg6  ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a6~portb_address_reg7  ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'vga_controller|divider|altpll_component|pll|clk[0]'                                                                                                                                                                                                             ;
+--------+--------------+----------------+------------------+----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                              ; Clock Edge ; Target                                                                                                                                                             ;
+--------+--------------+----------------+------------------+----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 17.277 ; 19.841       ; 2.564          ; High Pulse Width ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg0  ;
; 17.277 ; 19.841       ; 2.564          ; Low Pulse Width  ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg0  ;
; 17.277 ; 19.841       ; 2.564          ; High Pulse Width ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg1  ;
; 17.277 ; 19.841       ; 2.564          ; Low Pulse Width  ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg1  ;
; 17.277 ; 19.841       ; 2.564          ; High Pulse Width ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg10 ;
; 17.277 ; 19.841       ; 2.564          ; Low Pulse Width  ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg10 ;
; 17.277 ; 19.841       ; 2.564          ; High Pulse Width ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg11 ;
; 17.277 ; 19.841       ; 2.564          ; Low Pulse Width  ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg11 ;
; 17.277 ; 19.841       ; 2.564          ; High Pulse Width ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg2  ;
; 17.277 ; 19.841       ; 2.564          ; Low Pulse Width  ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg2  ;
; 17.277 ; 19.841       ; 2.564          ; High Pulse Width ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg3  ;
; 17.277 ; 19.841       ; 2.564          ; Low Pulse Width  ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg3  ;
; 17.277 ; 19.841       ; 2.564          ; High Pulse Width ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg4  ;
; 17.277 ; 19.841       ; 2.564          ; Low Pulse Width  ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg4  ;
; 17.277 ; 19.841       ; 2.564          ; High Pulse Width ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg5  ;
; 17.277 ; 19.841       ; 2.564          ; Low Pulse Width  ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg5  ;
; 17.277 ; 19.841       ; 2.564          ; High Pulse Width ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg6  ;
; 17.277 ; 19.841       ; 2.564          ; Low Pulse Width  ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg6  ;
; 17.277 ; 19.841       ; 2.564          ; High Pulse Width ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg7  ;
; 17.277 ; 19.841       ; 2.564          ; Low Pulse Width  ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg7  ;
; 17.277 ; 19.841       ; 2.564          ; High Pulse Width ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg8  ;
; 17.277 ; 19.841       ; 2.564          ; Low Pulse Width  ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg8  ;
; 17.277 ; 19.841       ; 2.564          ; High Pulse Width ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg9  ;
; 17.277 ; 19.841       ; 2.564          ; Low Pulse Width  ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg9  ;
; 17.277 ; 19.841       ; 2.564          ; High Pulse Width ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg0  ;
; 17.277 ; 19.841       ; 2.564          ; Low Pulse Width  ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg0  ;
; 17.277 ; 19.841       ; 2.564          ; High Pulse Width ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg1  ;
; 17.277 ; 19.841       ; 2.564          ; Low Pulse Width  ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg1  ;
; 17.277 ; 19.841       ; 2.564          ; High Pulse Width ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg10 ;
; 17.277 ; 19.841       ; 2.564          ; Low Pulse Width  ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg10 ;
; 17.277 ; 19.841       ; 2.564          ; High Pulse Width ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg11 ;
; 17.277 ; 19.841       ; 2.564          ; Low Pulse Width  ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg11 ;
; 17.277 ; 19.841       ; 2.564          ; High Pulse Width ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg2  ;
; 17.277 ; 19.841       ; 2.564          ; Low Pulse Width  ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg2  ;
; 17.277 ; 19.841       ; 2.564          ; High Pulse Width ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg3  ;
; 17.277 ; 19.841       ; 2.564          ; Low Pulse Width  ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg3  ;
; 17.277 ; 19.841       ; 2.564          ; High Pulse Width ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg4  ;
; 17.277 ; 19.841       ; 2.564          ; Low Pulse Width  ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg4  ;
; 17.277 ; 19.841       ; 2.564          ; High Pulse Width ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg5  ;
; 17.277 ; 19.841       ; 2.564          ; Low Pulse Width  ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg5  ;
; 17.277 ; 19.841       ; 2.564          ; High Pulse Width ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg6  ;
; 17.277 ; 19.841       ; 2.564          ; Low Pulse Width  ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg6  ;
; 17.277 ; 19.841       ; 2.564          ; High Pulse Width ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg7  ;
; 17.277 ; 19.841       ; 2.564          ; Low Pulse Width  ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg7  ;
; 17.277 ; 19.841       ; 2.564          ; High Pulse Width ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg8  ;
; 17.277 ; 19.841       ; 2.564          ; Low Pulse Width  ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg8  ;
; 17.277 ; 19.841       ; 2.564          ; High Pulse Width ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg9  ;
; 17.277 ; 19.841       ; 2.564          ; Low Pulse Width  ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg9  ;
; 17.277 ; 19.841       ; 2.564          ; High Pulse Width ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~porta_address_reg0  ;
; 17.277 ; 19.841       ; 2.564          ; Low Pulse Width  ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~porta_address_reg0  ;
; 17.277 ; 19.841       ; 2.564          ; High Pulse Width ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~porta_address_reg1  ;
; 17.277 ; 19.841       ; 2.564          ; Low Pulse Width  ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~porta_address_reg1  ;
; 17.277 ; 19.841       ; 2.564          ; High Pulse Width ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~porta_address_reg10 ;
; 17.277 ; 19.841       ; 2.564          ; Low Pulse Width  ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~porta_address_reg10 ;
; 17.277 ; 19.841       ; 2.564          ; High Pulse Width ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~porta_address_reg11 ;
; 17.277 ; 19.841       ; 2.564          ; Low Pulse Width  ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~porta_address_reg11 ;
; 17.277 ; 19.841       ; 2.564          ; High Pulse Width ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~porta_address_reg2  ;
; 17.277 ; 19.841       ; 2.564          ; Low Pulse Width  ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~porta_address_reg2  ;
; 17.277 ; 19.841       ; 2.564          ; High Pulse Width ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~porta_address_reg3  ;
; 17.277 ; 19.841       ; 2.564          ; Low Pulse Width  ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~porta_address_reg3  ;
; 17.277 ; 19.841       ; 2.564          ; High Pulse Width ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~porta_address_reg4  ;
; 17.277 ; 19.841       ; 2.564          ; Low Pulse Width  ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~porta_address_reg4  ;
; 17.277 ; 19.841       ; 2.564          ; High Pulse Width ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~porta_address_reg5  ;
; 17.277 ; 19.841       ; 2.564          ; Low Pulse Width  ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~porta_address_reg5  ;
; 17.277 ; 19.841       ; 2.564          ; High Pulse Width ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~porta_address_reg6  ;
; 17.277 ; 19.841       ; 2.564          ; Low Pulse Width  ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~porta_address_reg6  ;
; 17.277 ; 19.841       ; 2.564          ; High Pulse Width ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~porta_address_reg7  ;
; 17.277 ; 19.841       ; 2.564          ; Low Pulse Width  ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~porta_address_reg7  ;
; 17.277 ; 19.841       ; 2.564          ; High Pulse Width ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~porta_address_reg8  ;
; 17.277 ; 19.841       ; 2.564          ; Low Pulse Width  ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~porta_address_reg8  ;
; 17.277 ; 19.841       ; 2.564          ; High Pulse Width ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~porta_address_reg9  ;
; 17.277 ; 19.841       ; 2.564          ; Low Pulse Width  ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~porta_address_reg9  ;
; 17.277 ; 19.841       ; 2.564          ; High Pulse Width ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg0  ;
; 17.277 ; 19.841       ; 2.564          ; Low Pulse Width  ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg0  ;
; 17.277 ; 19.841       ; 2.564          ; High Pulse Width ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg1  ;
; 17.277 ; 19.841       ; 2.564          ; Low Pulse Width  ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg1  ;
; 17.277 ; 19.841       ; 2.564          ; High Pulse Width ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg10 ;
; 17.277 ; 19.841       ; 2.564          ; Low Pulse Width  ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg10 ;
; 17.277 ; 19.841       ; 2.564          ; High Pulse Width ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg11 ;
; 17.277 ; 19.841       ; 2.564          ; Low Pulse Width  ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg11 ;
; 17.277 ; 19.841       ; 2.564          ; High Pulse Width ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg2  ;
; 17.277 ; 19.841       ; 2.564          ; Low Pulse Width  ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg2  ;
; 17.277 ; 19.841       ; 2.564          ; High Pulse Width ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg3  ;
; 17.277 ; 19.841       ; 2.564          ; Low Pulse Width  ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg3  ;
; 17.277 ; 19.841       ; 2.564          ; High Pulse Width ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg4  ;
; 17.277 ; 19.841       ; 2.564          ; Low Pulse Width  ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg4  ;
; 17.277 ; 19.841       ; 2.564          ; High Pulse Width ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg5  ;
; 17.277 ; 19.841       ; 2.564          ; Low Pulse Width  ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg5  ;
; 17.277 ; 19.841       ; 2.564          ; High Pulse Width ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg6  ;
; 17.277 ; 19.841       ; 2.564          ; Low Pulse Width  ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg6  ;
; 17.277 ; 19.841       ; 2.564          ; High Pulse Width ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg7  ;
; 17.277 ; 19.841       ; 2.564          ; Low Pulse Width  ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg7  ;
; 17.277 ; 19.841       ; 2.564          ; High Pulse Width ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg8  ;
; 17.277 ; 19.841       ; 2.564          ; Low Pulse Width  ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg8  ;
; 17.277 ; 19.841       ; 2.564          ; High Pulse Width ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg9  ;
; 17.277 ; 19.841       ; 2.564          ; Low Pulse Width  ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg9  ;
; 17.277 ; 19.841       ; 2.564          ; High Pulse Width ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg0  ;
; 17.277 ; 19.841       ; 2.564          ; Low Pulse Width  ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg0  ;
; 17.277 ; 19.841       ; 2.564          ; High Pulse Width ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg1  ;
; 17.277 ; 19.841       ; 2.564          ; Low Pulse Width  ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg1  ;
+--------+--------------+----------------+------------------+----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Setup Times                                                              ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; KEY[*]       ; clk27M     ; 9.579 ; 9.579 ; Rise       ; clk27M          ;
;  KEY[1]      ; clk27M     ; 3.912 ; 3.912 ; Rise       ; clk27M          ;
;  KEY[2]      ; clk27M     ; 9.579 ; 9.579 ; Rise       ; clk27M          ;
;  KEY[3]      ; clk27M     ; 7.066 ; 7.066 ; Rise       ; clk27M          ;
; SW[*]        ; clk27M     ; 3.048 ; 3.048 ; Rise       ; clk27M          ;
;  SW[8]       ; clk27M     ; 3.048 ; 3.048 ; Rise       ; clk27M          ;
;  SW[9]       ; clk27M     ; 0.476 ; 0.476 ; Rise       ; clk27M          ;
; reset_button ; clk27M     ; 3.853 ; 3.853 ; Rise       ; clk27M          ;
+--------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Hold Times                                                                 ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; KEY[*]       ; clk27M     ; -3.664 ; -3.664 ; Rise       ; clk27M          ;
;  KEY[1]      ; clk27M     ; -3.664 ; -3.664 ; Rise       ; clk27M          ;
;  KEY[2]      ; clk27M     ; -4.857 ; -4.857 ; Rise       ; clk27M          ;
;  KEY[3]      ; clk27M     ; -6.411 ; -6.411 ; Rise       ; clk27M          ;
; SW[*]        ; clk27M     ; -0.228 ; -0.228 ; Rise       ; clk27M          ;
;  SW[8]       ; clk27M     ; -1.899 ; -1.899 ; Rise       ; clk27M          ;
;  SW[9]       ; clk27M     ; -0.228 ; -0.228 ; Rise       ; clk27M          ;
; reset_button ; clk27M     ; -3.605 ; -3.605 ; Rise       ; clk27M          ;
+--------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                      ;
+-----------+------------+--------+--------+------------+----------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                    ;
+-----------+------------+--------+--------+------------+----------------------------------------------------+
; HEX0[*]   ; clk27M     ; 10.228 ; 10.228 ; Rise       ; clk27M                                             ;
;  HEX0[0]  ; clk27M     ; 9.673  ; 9.673  ; Rise       ; clk27M                                             ;
;  HEX0[1]  ; clk27M     ; 9.231  ; 9.231  ; Rise       ; clk27M                                             ;
;  HEX0[2]  ; clk27M     ; 9.684  ; 9.684  ; Rise       ; clk27M                                             ;
;  HEX0[3]  ; clk27M     ; 9.435  ; 9.435  ; Rise       ; clk27M                                             ;
;  HEX0[4]  ; clk27M     ; 9.779  ; 9.779  ; Rise       ; clk27M                                             ;
;  HEX0[5]  ; clk27M     ; 9.287  ; 9.287  ; Rise       ; clk27M                                             ;
;  HEX0[6]  ; clk27M     ; 10.228 ; 10.228 ; Rise       ; clk27M                                             ;
; HEX1[*]   ; clk27M     ; 10.110 ; 10.110 ; Rise       ; clk27M                                             ;
;  HEX1[0]  ; clk27M     ; 9.770  ; 9.770  ; Rise       ; clk27M                                             ;
;  HEX1[1]  ; clk27M     ; 9.658  ; 9.658  ; Rise       ; clk27M                                             ;
;  HEX1[2]  ; clk27M     ; 10.006 ; 10.006 ; Rise       ; clk27M                                             ;
;  HEX1[3]  ; clk27M     ; 9.439  ; 9.439  ; Rise       ; clk27M                                             ;
;  HEX1[4]  ; clk27M     ; 9.945  ; 9.945  ; Rise       ; clk27M                                             ;
;  HEX1[5]  ; clk27M     ; 9.701  ; 9.701  ; Rise       ; clk27M                                             ;
;  HEX1[6]  ; clk27M     ; 10.110 ; 10.110 ; Rise       ; clk27M                                             ;
; HEX2[*]   ; clk27M     ; 10.561 ; 10.561 ; Rise       ; clk27M                                             ;
;  HEX2[0]  ; clk27M     ; 10.016 ; 10.016 ; Rise       ; clk27M                                             ;
;  HEX2[1]  ; clk27M     ; 10.024 ; 10.024 ; Rise       ; clk27M                                             ;
;  HEX2[2]  ; clk27M     ; 9.505  ; 9.505  ; Rise       ; clk27M                                             ;
;  HEX2[3]  ; clk27M     ; 10.073 ; 10.073 ; Rise       ; clk27M                                             ;
;  HEX2[4]  ; clk27M     ; 10.092 ; 10.092 ; Rise       ; clk27M                                             ;
;  HEX2[5]  ; clk27M     ; 9.621  ; 9.621  ; Rise       ; clk27M                                             ;
;  HEX2[6]  ; clk27M     ; 10.561 ; 10.561 ; Rise       ; clk27M                                             ;
; LEDR[*]   ; clk27M     ; 8.399  ; 8.399  ; Rise       ; clk27M                                             ;
;  LEDR[0]  ; clk27M     ; 8.077  ; 8.077  ; Rise       ; clk27M                                             ;
;  LEDR[1]  ; clk27M     ; 7.937  ; 7.937  ; Rise       ; clk27M                                             ;
;  LEDR[2]  ; clk27M     ; 8.399  ; 8.399  ; Rise       ; clk27M                                             ;
; blue[*]   ; clk27M     ; 12.618 ; 12.618 ; Rise       ; vga_controller|divider|altpll_component|pll|clk[0] ;
;  blue[0]  ; clk27M     ; 12.618 ; 12.618 ; Rise       ; vga_controller|divider|altpll_component|pll|clk[0] ;
;  blue[1]  ; clk27M     ; 12.295 ; 12.295 ; Rise       ; vga_controller|divider|altpll_component|pll|clk[0] ;
;  blue[2]  ; clk27M     ; 12.317 ; 12.317 ; Rise       ; vga_controller|divider|altpll_component|pll|clk[0] ;
;  blue[3]  ; clk27M     ; 12.277 ; 12.277 ; Rise       ; vga_controller|divider|altpll_component|pll|clk[0] ;
; green[*]  ; clk27M     ; 11.942 ; 11.942 ; Rise       ; vga_controller|divider|altpll_component|pll|clk[0] ;
;  green[0] ; clk27M     ; 11.942 ; 11.942 ; Rise       ; vga_controller|divider|altpll_component|pll|clk[0] ;
;  green[1] ; clk27M     ; 11.922 ; 11.922 ; Rise       ; vga_controller|divider|altpll_component|pll|clk[0] ;
;  green[2] ; clk27M     ; 11.940 ; 11.940 ; Rise       ; vga_controller|divider|altpll_component|pll|clk[0] ;
;  green[3] ; clk27M     ; 11.942 ; 11.942 ; Rise       ; vga_controller|divider|altpll_component|pll|clk[0] ;
; hsync     ; clk27M     ; 9.292  ; 9.292  ; Rise       ; vga_controller|divider|altpll_component|pll|clk[0] ;
; red[*]    ; clk27M     ; 11.943 ; 11.943 ; Rise       ; vga_controller|divider|altpll_component|pll|clk[0] ;
;  red[0]   ; clk27M     ; 11.708 ; 11.708 ; Rise       ; vga_controller|divider|altpll_component|pll|clk[0] ;
;  red[1]   ; clk27M     ; 11.925 ; 11.925 ; Rise       ; vga_controller|divider|altpll_component|pll|clk[0] ;
;  red[2]   ; clk27M     ; 11.943 ; 11.943 ; Rise       ; vga_controller|divider|altpll_component|pll|clk[0] ;
;  red[3]   ; clk27M     ; 11.913 ; 11.913 ; Rise       ; vga_controller|divider|altpll_component|pll|clk[0] ;
; vsync     ; clk27M     ; 8.079  ; 8.079  ; Rise       ; vga_controller|divider|altpll_component|pll|clk[0] ;
+-----------+------------+--------+--------+------------+----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                              ;
+-----------+------------+--------+--------+------------+----------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                    ;
+-----------+------------+--------+--------+------------+----------------------------------------------------+
; HEX0[*]   ; clk27M     ; 8.839  ; 8.839  ; Rise       ; clk27M                                             ;
;  HEX0[0]  ; clk27M     ; 9.371  ; 9.371  ; Rise       ; clk27M                                             ;
;  HEX0[1]  ; clk27M     ; 8.839  ; 8.839  ; Rise       ; clk27M                                             ;
;  HEX0[2]  ; clk27M     ; 9.307  ; 9.307  ; Rise       ; clk27M                                             ;
;  HEX0[3]  ; clk27M     ; 9.075  ; 9.075  ; Rise       ; clk27M                                             ;
;  HEX0[4]  ; clk27M     ; 9.431  ; 9.431  ; Rise       ; clk27M                                             ;
;  HEX0[5]  ; clk27M     ; 8.898  ; 8.898  ; Rise       ; clk27M                                             ;
;  HEX0[6]  ; clk27M     ; 9.842  ; 9.842  ; Rise       ; clk27M                                             ;
; HEX1[*]   ; clk27M     ; 9.086  ; 9.086  ; Rise       ; clk27M                                             ;
;  HEX1[0]  ; clk27M     ; 9.454  ; 9.454  ; Rise       ; clk27M                                             ;
;  HEX1[1]  ; clk27M     ; 9.322  ; 9.322  ; Rise       ; clk27M                                             ;
;  HEX1[2]  ; clk27M     ; 9.670  ; 9.670  ; Rise       ; clk27M                                             ;
;  HEX1[3]  ; clk27M     ; 9.086  ; 9.086  ; Rise       ; clk27M                                             ;
;  HEX1[4]  ; clk27M     ; 9.580  ; 9.580  ; Rise       ; clk27M                                             ;
;  HEX1[5]  ; clk27M     ; 9.358  ; 9.358  ; Rise       ; clk27M                                             ;
;  HEX1[6]  ; clk27M     ; 9.723  ; 9.723  ; Rise       ; clk27M                                             ;
; HEX2[*]   ; clk27M     ; 9.124  ; 9.124  ; Rise       ; clk27M                                             ;
;  HEX2[0]  ; clk27M     ; 9.652  ; 9.652  ; Rise       ; clk27M                                             ;
;  HEX2[1]  ; clk27M     ; 9.643  ; 9.643  ; Rise       ; clk27M                                             ;
;  HEX2[2]  ; clk27M     ; 9.124  ; 9.124  ; Rise       ; clk27M                                             ;
;  HEX2[3]  ; clk27M     ; 9.694  ; 9.694  ; Rise       ; clk27M                                             ;
;  HEX2[4]  ; clk27M     ; 9.710  ; 9.710  ; Rise       ; clk27M                                             ;
;  HEX2[5]  ; clk27M     ; 9.236  ; 9.236  ; Rise       ; clk27M                                             ;
;  HEX2[6]  ; clk27M     ; 10.178 ; 10.178 ; Rise       ; clk27M                                             ;
; LEDR[*]   ; clk27M     ; 7.937  ; 7.937  ; Rise       ; clk27M                                             ;
;  LEDR[0]  ; clk27M     ; 8.077  ; 8.077  ; Rise       ; clk27M                                             ;
;  LEDR[1]  ; clk27M     ; 7.937  ; 7.937  ; Rise       ; clk27M                                             ;
;  LEDR[2]  ; clk27M     ; 8.399  ; 8.399  ; Rise       ; clk27M                                             ;
; blue[*]   ; clk27M     ; 7.953  ; 7.953  ; Rise       ; vga_controller|divider|altpll_component|pll|clk[0] ;
;  blue[0]  ; clk27M     ; 8.294  ; 8.294  ; Rise       ; vga_controller|divider|altpll_component|pll|clk[0] ;
;  blue[1]  ; clk27M     ; 7.971  ; 7.971  ; Rise       ; vga_controller|divider|altpll_component|pll|clk[0] ;
;  blue[2]  ; clk27M     ; 7.993  ; 7.993  ; Rise       ; vga_controller|divider|altpll_component|pll|clk[0] ;
;  blue[3]  ; clk27M     ; 7.953  ; 7.953  ; Rise       ; vga_controller|divider|altpll_component|pll|clk[0] ;
; green[*]  ; clk27M     ; 7.744  ; 7.744  ; Rise       ; vga_controller|divider|altpll_component|pll|clk[0] ;
;  green[0] ; clk27M     ; 7.764  ; 7.764  ; Rise       ; vga_controller|divider|altpll_component|pll|clk[0] ;
;  green[1] ; clk27M     ; 7.744  ; 7.744  ; Rise       ; vga_controller|divider|altpll_component|pll|clk[0] ;
;  green[2] ; clk27M     ; 7.762  ; 7.762  ; Rise       ; vga_controller|divider|altpll_component|pll|clk[0] ;
;  green[3] ; clk27M     ; 7.764  ; 7.764  ; Rise       ; vga_controller|divider|altpll_component|pll|clk[0] ;
; hsync     ; clk27M     ; 6.898  ; 6.898  ; Rise       ; vga_controller|divider|altpll_component|pll|clk[0] ;
; red[*]    ; clk27M     ; 7.868  ; 7.868  ; Rise       ; vga_controller|divider|altpll_component|pll|clk[0] ;
;  red[0]   ; clk27M     ; 7.868  ; 7.868  ; Rise       ; vga_controller|divider|altpll_component|pll|clk[0] ;
;  red[1]   ; clk27M     ; 8.085  ; 8.085  ; Rise       ; vga_controller|divider|altpll_component|pll|clk[0] ;
;  red[2]   ; clk27M     ; 8.103  ; 8.103  ; Rise       ; vga_controller|divider|altpll_component|pll|clk[0] ;
;  red[3]   ; clk27M     ; 8.073  ; 8.073  ; Rise       ; vga_controller|divider|altpll_component|pll|clk[0] ;
; vsync     ; clk27M     ; 6.539  ; 6.539  ; Rise       ; vga_controller|divider|altpll_component|pll|clk[0] ;
+-----------+------------+--------+--------+------------+----------------------------------------------------+


+------------------------------------------------------------------------------+
; Fast Model Setup Summary                                                     ;
+----------------------------------------------------+---------+---------------+
; Clock                                              ; Slack   ; End Point TNS ;
+----------------------------------------------------+---------+---------------+
; ball:ball_inst|ball_X[0]                           ; -10.295 ; -17.977       ;
; clk27M                                             ; -2.338  ; -17.463       ;
; vga_controller|divider|altpll_component|pll|clk[0] ; 31.034  ; 0.000         ;
+----------------------------------------------------+---------+---------------+


+-----------------------------------------------------------------------------+
; Fast Model Hold Summary                                                     ;
+----------------------------------------------------+--------+---------------+
; Clock                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------+--------+---------------+
; clk27M                                             ; -1.460 ; -11.118       ;
; ball:ball_inst|ball_X[0]                           ; -1.159 ; -2.243        ;
; vga_controller|divider|altpll_component|pll|clk[0] ; 0.241  ; 0.000         ;
+----------------------------------------------------+--------+---------------+


+---------------------------------+
; Fast Model Recovery Summary     ;
+--------+--------+---------------+
; Clock  ; Slack  ; End Point TNS ;
+--------+--------+---------------+
; clk27M ; 35.269 ; 0.000         ;
+--------+--------+---------------+


+--------------------------------+
; Fast Model Removal Summary     ;
+--------+-------+---------------+
; Clock  ; Slack ; End Point TNS ;
+--------+-------+---------------+
; clk27M ; 0.716 ; 0.000         ;
+--------+-------+---------------+


+-----------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                                      ;
+----------------------------------------------------+--------+---------------+
; Clock                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------+--------+---------------+
; ball:ball_inst|ball_X[0]                           ; 0.500  ; 0.000         ;
; clk27M                                             ; 16.138 ; 0.000         ;
; vga_controller|divider|altpll_component|pll|clk[0] ; 17.714 ; 0.000         ;
+----------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'ball:ball_inst|ball_X[0]'                                                                                            ;
+---------+---------------------------------+----------+--------------+--------------------------+--------------+------------+------------+
; Slack   ; From Node                       ; To Node  ; Launch Clock ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------+----------+--------------+--------------------------+--------------+------------+------------+
; -10.295 ; col[2]                          ; pixel[2] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 1.789      ; 11.727     ;
; -10.274 ; col[3]                          ; pixel[2] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 1.789      ; 11.706     ;
; -10.237 ; col[1]                          ; pixel[2] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 1.789      ; 11.669     ;
; -10.221 ; col[6]                          ; pixel[2] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 1.769      ; 11.633     ;
; -10.175 ; brick:brick_gen|condition3[0]   ; pixel[2] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 1.654      ; 11.472     ;
; -10.169 ; brick:brick_gen|condition3[16]  ; pixel[2] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 1.654      ; 11.466     ;
; -10.137 ; col[0]                          ; pixel[2] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 1.789      ; 11.569     ;
; -10.061 ; col[5]                          ; pixel[2] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 1.769      ; 11.473     ;
; -10.027 ; brick:brick_gen|condition3[10]  ; pixel[2] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 1.654      ; 11.324     ;
; -10.017 ; brick:brick_gen|condition3[24]  ; pixel[2] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 1.654      ; 11.314     ;
; -10.012 ; col[4]                          ; pixel[2] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 1.769      ; 11.424     ;
; -9.853  ; brick:brick_gen|condition3[32]  ; pixel[2] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 1.654      ; 11.150     ;
; -8.597  ; brick:brick_gen|condition3[40]  ; pixel[2] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 1.654      ; 9.894      ;
; -7.682  ; col[6]                          ; pixel[0] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 1.818      ; 9.098      ;
; -7.630  ; col[2]                          ; pixel[0] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 1.838      ; 9.066      ;
; -7.616  ; col[0]                          ; pixel[0] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 1.838      ; 9.052      ;
; -7.578  ; col[3]                          ; pixel[0] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 1.838      ; 9.014      ;
; -7.577  ; brick:brick_gen|condition3[48]  ; pixel[2] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 1.655      ; 8.875      ;
; -7.541  ; col[1]                          ; pixel[0] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 1.838      ; 8.977      ;
; -7.473  ; col[4]                          ; pixel[0] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 1.818      ; 8.889      ;
; -7.333  ; col[5]                          ; pixel[0] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 1.818      ; 8.749      ;
; -7.322  ; brick:brick_gen|condition3[56]  ; pixel[2] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 1.653      ; 8.618      ;
; -7.257  ; brick:brick_gen|condition2[10]  ; pixel[0] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 1.701      ; 8.556      ;
; -7.212  ; brick:brick_gen|condition2[16]  ; pixel[0] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 1.703      ; 8.513      ;
; -7.154  ; brick:brick_gen|condition2[0]   ; pixel[0] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 1.703      ; 8.455      ;
; -6.660  ; brick:brick_gen|condition2[24]  ; pixel[0] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 1.703      ; 7.961      ;
; -6.336  ; line[0]                         ; pixel[2] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 1.701      ; 7.680      ;
; -6.213  ; brick:brick_gen|condition3[64]  ; pixel[2] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 1.653      ; 7.509      ;
; -6.156  ; line[3]                         ; pixel[2] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 1.701      ; 7.500      ;
; -6.146  ; brick:brick_gen|condition2[32]  ; pixel[0] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 1.703      ; 7.447      ;
; -6.024  ; line[1]                         ; pixel[2] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 1.701      ; 7.368      ;
; -6.002  ; line[2]                         ; pixel[2] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 1.701      ; 7.346      ;
; -5.952  ; line[5]                         ; pixel[2] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 1.701      ; 7.296      ;
; -5.918  ; line[4]                         ; pixel[2] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 1.701      ; 7.262      ;
; -5.772  ; brick:brick_gen|condition3[72]  ; pixel[2] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 1.653      ; 7.068      ;
; -5.767  ; line[0]                         ; pixel[0] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 1.750      ; 7.115      ;
; -5.750  ; line[6]                         ; pixel[2] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 1.701      ; 7.094      ;
; -5.587  ; line[3]                         ; pixel[0] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 1.750      ; 6.935      ;
; -5.490  ; brick:brick_gen|condition2[40]  ; pixel[0] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 1.703      ; 6.791      ;
; -5.461  ; brick:brick_gen|condition3[80]  ; pixel[2] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 1.653      ; 6.757      ;
; -5.455  ; line[1]                         ; pixel[0] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 1.750      ; 6.803      ;
; -5.433  ; line[2]                         ; pixel[0] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 1.750      ; 6.781      ;
; -5.383  ; line[5]                         ; pixel[0] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 1.750      ; 6.731      ;
; -5.349  ; line[4]                         ; pixel[0] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 1.750      ; 6.697      ;
; -5.274  ; brick:brick_gen|condition2[48]  ; pixel[0] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 1.702      ; 6.574      ;
; -5.181  ; line[6]                         ; pixel[0] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 1.750      ; 6.529      ;
; -4.608  ; brick:brick_gen|condition2[56]  ; pixel[0] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 1.702      ; 5.908      ;
; -4.030  ; brick:brick_gen|condition3[88]  ; pixel[2] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 1.653      ; 5.326      ;
; -3.495  ; brick:brick_gen|condition2[64]  ; pixel[0] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 1.702      ; 4.795      ;
; -3.119  ; brick:brick_gen|condition3[100] ; pixel[2] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 1.652      ; 4.414      ;
; -2.944  ; brick:brick_gen|condition2[88]  ; pixel[0] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 1.703      ; 4.245      ;
; -2.911  ; brick:brick_gen|condition2[72]  ; pixel[0] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 1.702      ; 4.211      ;
; -2.830  ; brick:brick_gen|condition2[80]  ; pixel[0] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 1.702      ; 4.130      ;
; -2.690  ; brick:brick_gen|condition3[104] ; pixel[2] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 1.653      ; 3.986      ;
; -2.442  ; brick:brick_gen|condition[56]   ; pixel[0] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 1.702      ; 3.742      ;
; -2.407  ; brick:brick_gen|condition[32]   ; pixel[0] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 1.702      ; 3.707      ;
; -2.324  ; brick:brick_gen|condition[40]   ; pixel[0] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 1.703      ; 3.625      ;
; -2.265  ; brick:brick_gen|condition[48]   ; pixel[0] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 1.702      ; 3.565      ;
; -2.262  ; brick:brick_gen|condition[10]   ; pixel[0] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 1.701      ; 3.561      ;
; -2.114  ; brick:brick_gen|condition[0]    ; pixel[0] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 1.703      ; 3.415      ;
; -2.004  ; brick:brick_gen|condition[16]   ; pixel[0] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 1.703      ; 3.305      ;
; -1.894  ; brick:brick_gen|condition[24]   ; pixel[0] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 1.703      ; 3.195      ;
; -1.890  ; brick:brick_gen|condition2[100] ; pixel[0] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 1.701      ; 3.189      ;
; -1.884  ; brick:brick_gen|condition[104]  ; pixel[0] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 1.702      ; 3.184      ;
; -1.881  ; brick:brick_gen|condition2[104] ; pixel[0] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 1.702      ; 3.181      ;
; -1.829  ; brick:brick_gen|condition[100]  ; pixel[0] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 1.701      ; 3.128      ;
; -1.812  ; pos_x[4]                        ; pixel[0] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 1.853      ; 3.263      ;
; -1.795  ; pos_x[3]                        ; pixel[0] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 1.853      ; 3.246      ;
; -1.753  ; pos_x[2]                        ; pixel[0] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 1.853      ; 3.204      ;
; -1.742  ; brick:brick_gen|condition[72]   ; pixel[0] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 1.702      ; 3.042      ;
; -1.736  ; pos_x[1]                        ; pixel[0] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 1.853      ; 3.187      ;
; -1.703  ; brick:brick_gen|condition[64]   ; pixel[0] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 1.703      ; 3.004      ;
; -1.692  ; pos_x[4]                        ; pixel[2] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 1.804      ; 3.139      ;
; -1.675  ; pos_x[3]                        ; pixel[2] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 1.804      ; 3.122      ;
; -1.633  ; pos_x[2]                        ; pixel[2] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 1.804      ; 3.080      ;
; -1.616  ; pos_x[1]                        ; pixel[2] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 1.804      ; 3.063      ;
; -1.611  ; brick:brick_gen|condition[88]   ; pixel[0] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 1.703      ; 2.912      ;
; -1.590  ; brick:brick_gen|condition[80]   ; pixel[0] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 1.702      ; 2.890      ;
; -1.530  ; pos_x[5]                        ; pixel[0] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 1.846      ; 2.974      ;
; -1.410  ; pos_x[5]                        ; pixel[2] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 1.797      ; 2.850      ;
; -1.405  ; brick:brick_gen|condition2[112] ; pixel[0] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 1.701      ; 2.704      ;
; -1.317  ; pos_x[0]                        ; pixel[0] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 1.853      ; 2.768      ;
; -1.197  ; brick:brick_gen|condition3[112] ; pixel[2] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 1.652      ; 2.492      ;
; -1.197  ; pos_x[0]                        ; pixel[2] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 1.804      ; 2.644      ;
; -1.147  ; ball:ball_inst|ball_X[3]        ; pixel[0] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 1.791      ; 2.536      ;
; -1.089  ; ball:ball_inst|ball_X[6]        ; pixel[0] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 1.791      ; 2.478      ;
; -1.059  ; ball:ball_inst|ball_X[2]        ; pixel[0] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 1.791      ; 2.448      ;
; -1.042  ; ball:ball_inst|ball_X[5]        ; pixel[0] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 1.791      ; 2.431      ;
; -1.036  ; ball:ball_inst|ball_X[1]        ; pixel[0] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 1.791      ; 2.425      ;
; -1.027  ; ball:ball_inst|ball_X[3]        ; pixel[2] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 1.742      ; 2.412      ;
; -1.008  ; brick:brick_gen|condition3[120] ; pixel[2] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 1.654      ; 2.305      ;
; -1.006  ; ball:ball_inst|ball_X[4]        ; pixel[0] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 1.791      ; 2.395      ;
; -0.993  ; ball:ball_inst|ball_Y[0]        ; pixel[0] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 1.785      ; 2.376      ;
; -0.980  ; brick:brick_gen|condition2[120] ; pixel[0] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 1.703      ; 2.281      ;
; -0.969  ; ball:ball_inst|ball_X[6]        ; pixel[2] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 1.742      ; 2.354      ;
; -0.966  ; pos_x[6]                        ; pixel[0] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 1.846      ; 2.410      ;
; -0.939  ; ball:ball_inst|ball_X[2]        ; pixel[2] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 1.742      ; 2.324      ;
; -0.922  ; ball:ball_inst|ball_X[5]        ; pixel[2] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 1.742      ; 2.307      ;
; -0.916  ; ball:ball_inst|ball_X[1]        ; pixel[2] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 1.742      ; 2.301      ;
; -0.886  ; ball:ball_inst|ball_X[4]        ; pixel[2] ; clk27M       ; ball:ball_inst|ball_X[0] ; 0.001        ; 1.742      ; 2.271      ;
+---------+---------------------------------+----------+--------------+--------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk27M'                                                                                                                                                                                                                                                                              ;
+--------+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                                                                                                                                          ; Launch Clock             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-------------+--------------+------------+------------+
; -2.338 ; pixel[0]                                  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~portb_datain_reg0 ; ball:ball_inst|ball_X[0] ; clk27M      ; 0.001        ; -1.643     ; 0.695      ;
; -2.238 ; pixel[2]                                  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~portb_datain_reg0 ; ball:ball_inst|ball_X[0] ; clk27M      ; 0.001        ; -1.590     ; 0.648      ;
; -2.214 ; pixel[2]                                  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~portb_datain_reg0 ; ball:ball_inst|ball_X[0] ; clk27M      ; 0.001        ; -1.583     ; 0.631      ;
; -2.193 ; pixel[0]                                  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a6~portb_datain_reg0 ; ball:ball_inst|ball_X[0] ; clk27M      ; 0.001        ; -1.636     ; 0.557      ;
; -2.184 ; pixel[0]                                  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~portb_datain_reg0 ; ball:ball_inst|ball_X[0] ; clk27M      ; 0.001        ; -1.639     ; 0.545      ;
; -2.082 ; pixel[2]                                  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~portb_datain_reg0 ; ball:ball_inst|ball_X[0] ; clk27M      ; 0.001        ; -1.583     ; 0.499      ;
; -0.486 ; ball:ball_inst|ball_X[0]                  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a7~portb_datain_reg0 ; ball:ball_inst|ball_X[0] ; clk27M      ; 0.001        ; 1.836      ; 2.463      ;
; -0.486 ; ball:ball_inst|ball_X[0]                  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a7~portb_datain_reg0 ; ball:ball_inst|ball_X[0] ; clk27M      ; 0.001        ; 1.836      ; 2.463      ;
; -0.465 ; ball:ball_inst|ball_X[0]                  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~portb_datain_reg0 ; ball:ball_inst|ball_X[0] ; clk27M      ; 0.001        ; 1.834      ; 2.440      ;
; -0.465 ; ball:ball_inst|ball_X[0]                  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~portb_datain_reg0 ; ball:ball_inst|ball_X[0] ; clk27M      ; 0.001        ; 1.834      ; 2.440      ;
; -0.416 ; ball:ball_inst|ball_X[0]                  ; ball:ball_inst|ball_Y[0]                                                                                                                                         ; ball:ball_inst|ball_X[0] ; clk27M      ; 0.001        ; 1.685      ; 2.275      ;
; -0.416 ; ball:ball_inst|ball_X[0]                  ; ball:ball_inst|ball_Y[4]                                                                                                                                         ; ball:ball_inst|ball_X[0] ; clk27M      ; 0.001        ; 1.685      ; 2.275      ;
; -0.416 ; ball:ball_inst|ball_X[0]                  ; ball:ball_inst|ball_Y[2]                                                                                                                                         ; ball:ball_inst|ball_X[0] ; clk27M      ; 0.001        ; 1.685      ; 2.275      ;
; -0.416 ; ball:ball_inst|ball_X[0]                  ; ball:ball_inst|ball_Y[1]                                                                                                                                         ; ball:ball_inst|ball_X[0] ; clk27M      ; 0.001        ; 1.685      ; 2.275      ;
; -0.416 ; ball:ball_inst|ball_X[0]                  ; ball:ball_inst|ball_Y[3]                                                                                                                                         ; ball:ball_inst|ball_X[0] ; clk27M      ; 0.001        ; 1.685      ; 2.275      ;
; -0.416 ; ball:ball_inst|ball_X[0]                  ; ball:ball_inst|ball_Y[6]                                                                                                                                         ; ball:ball_inst|ball_X[0] ; clk27M      ; 0.001        ; 1.685      ; 2.275      ;
; -0.416 ; ball:ball_inst|ball_X[0]                  ; ball:ball_inst|ball_Y[5]                                                                                                                                         ; ball:ball_inst|ball_X[0] ; clk27M      ; 0.001        ; 1.685      ; 2.275      ;
; -0.416 ; ball:ball_inst|ball_X[0]                  ; ball:ball_inst|ball_Y[0]                                                                                                                                         ; ball:ball_inst|ball_X[0] ; clk27M      ; 0.001        ; 1.685      ; 2.275      ;
; -0.416 ; ball:ball_inst|ball_X[0]                  ; ball:ball_inst|ball_Y[4]                                                                                                                                         ; ball:ball_inst|ball_X[0] ; clk27M      ; 0.001        ; 1.685      ; 2.275      ;
; -0.416 ; ball:ball_inst|ball_X[0]                  ; ball:ball_inst|ball_Y[2]                                                                                                                                         ; ball:ball_inst|ball_X[0] ; clk27M      ; 0.001        ; 1.685      ; 2.275      ;
; -0.416 ; ball:ball_inst|ball_X[0]                  ; ball:ball_inst|ball_Y[1]                                                                                                                                         ; ball:ball_inst|ball_X[0] ; clk27M      ; 0.001        ; 1.685      ; 2.275      ;
; -0.416 ; ball:ball_inst|ball_X[0]                  ; ball:ball_inst|ball_Y[3]                                                                                                                                         ; ball:ball_inst|ball_X[0] ; clk27M      ; 0.001        ; 1.685      ; 2.275      ;
; -0.416 ; ball:ball_inst|ball_X[0]                  ; ball:ball_inst|ball_Y[6]                                                                                                                                         ; ball:ball_inst|ball_X[0] ; clk27M      ; 0.001        ; 1.685      ; 2.275      ;
; -0.416 ; ball:ball_inst|ball_X[0]                  ; ball:ball_inst|ball_Y[5]                                                                                                                                         ; ball:ball_inst|ball_X[0] ; clk27M      ; 0.001        ; 1.685      ; 2.275      ;
; -0.341 ; ball:ball_inst|ball_X[0]                  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~portb_datain_reg0 ; ball:ball_inst|ball_X[0] ; clk27M      ; 0.001        ; 1.836      ; 2.318      ;
; -0.341 ; ball:ball_inst|ball_X[0]                  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~portb_datain_reg0 ; ball:ball_inst|ball_X[0] ; clk27M      ; 0.001        ; 1.836      ; 2.318      ;
; -0.010 ; ball:ball_inst|ball_X[0]                  ; ball:ball_inst|direcaoX                                                                                                                                          ; ball:ball_inst|ball_X[0] ; clk27M      ; 0.001        ; 1.765      ; 1.949      ;
; -0.010 ; ball:ball_inst|ball_X[0]                  ; ball:ball_inst|direcaoX                                                                                                                                          ; ball:ball_inst|ball_X[0] ; clk27M      ; 0.001        ; 1.765      ; 1.949      ;
; 0.005  ; ball:ball_inst|ball_X[0]                  ; ball:ball_inst|ball_X[2]                                                                                                                                         ; ball:ball_inst|ball_X[0] ; clk27M      ; 0.001        ; 1.679      ; 1.848      ;
; 0.005  ; ball:ball_inst|ball_X[0]                  ; ball:ball_inst|ball_X[4]                                                                                                                                         ; ball:ball_inst|ball_X[0] ; clk27M      ; 0.001        ; 1.679      ; 1.848      ;
; 0.005  ; ball:ball_inst|ball_X[0]                  ; ball:ball_inst|ball_X[5]                                                                                                                                         ; ball:ball_inst|ball_X[0] ; clk27M      ; 0.001        ; 1.679      ; 1.848      ;
; 0.005  ; ball:ball_inst|ball_X[0]                  ; ball:ball_inst|ball_X[1]                                                                                                                                         ; ball:ball_inst|ball_X[0] ; clk27M      ; 0.001        ; 1.679      ; 1.848      ;
; 0.005  ; ball:ball_inst|ball_X[0]                  ; ball:ball_inst|ball_X[6]                                                                                                                                         ; ball:ball_inst|ball_X[0] ; clk27M      ; 0.001        ; 1.679      ; 1.848      ;
; 0.005  ; ball:ball_inst|ball_X[0]                  ; ball:ball_inst|ball_X[3]                                                                                                                                         ; ball:ball_inst|ball_X[0] ; clk27M      ; 0.001        ; 1.679      ; 1.848      ;
; 0.005  ; ball:ball_inst|ball_X[0]                  ; ball:ball_inst|ball_X[2]                                                                                                                                         ; ball:ball_inst|ball_X[0] ; clk27M      ; 0.001        ; 1.679      ; 1.848      ;
; 0.005  ; ball:ball_inst|ball_X[0]                  ; ball:ball_inst|ball_X[4]                                                                                                                                         ; ball:ball_inst|ball_X[0] ; clk27M      ; 0.001        ; 1.679      ; 1.848      ;
; 0.005  ; ball:ball_inst|ball_X[0]                  ; ball:ball_inst|ball_X[5]                                                                                                                                         ; ball:ball_inst|ball_X[0] ; clk27M      ; 0.001        ; 1.679      ; 1.848      ;
; 0.005  ; ball:ball_inst|ball_X[0]                  ; ball:ball_inst|ball_X[1]                                                                                                                                         ; ball:ball_inst|ball_X[0] ; clk27M      ; 0.001        ; 1.679      ; 1.848      ;
; 0.005  ; ball:ball_inst|ball_X[0]                  ; ball:ball_inst|ball_X[6]                                                                                                                                         ; ball:ball_inst|ball_X[0] ; clk27M      ; 0.001        ; 1.679      ; 1.848      ;
; 0.005  ; ball:ball_inst|ball_X[0]                  ; ball:ball_inst|ball_X[3]                                                                                                                                         ; ball:ball_inst|ball_X[0] ; clk27M      ; 0.001        ; 1.679      ; 1.848      ;
; 0.018  ; ball:ball_inst|ball_X[0]                  ; ball:ball_inst|direcaoY                                                                                                                                          ; ball:ball_inst|ball_X[0] ; clk27M      ; 0.001        ; 1.765      ; 1.921      ;
; 0.018  ; ball:ball_inst|ball_X[0]                  ; ball:ball_inst|direcaoY                                                                                                                                          ; ball:ball_inst|ball_X[0] ; clk27M      ; 0.001        ; 1.765      ; 1.921      ;
; 0.091  ; ball:ball_inst|ball_X[0]                  ; ball:ball_inst|ball_X[0]                                                                                                                                         ; ball:ball_inst|ball_X[0] ; clk27M      ; 0.001        ; 1.766      ; 1.849      ;
; 0.091  ; ball:ball_inst|ball_X[0]                  ; ball:ball_inst|ball_X[7]                                                                                                                                         ; ball:ball_inst|ball_X[0] ; clk27M      ; 0.001        ; 1.766      ; 1.849      ;
; 0.091  ; ball:ball_inst|ball_X[0]                  ; ball:ball_inst|ball_X[0]                                                                                                                                         ; ball:ball_inst|ball_X[0] ; clk27M      ; 0.001        ; 1.766      ; 1.849      ;
; 0.091  ; ball:ball_inst|ball_X[0]                  ; ball:ball_inst|ball_X[7]                                                                                                                                         ; ball:ball_inst|ball_X[0] ; clk27M      ; 0.001        ; 1.766      ; 1.849      ;
; 16.746 ; controle_pontos:controle_inst|n_pontos[2] ; contador_pontos:cont_pont_inst|BCD0[0]                                                                                                                           ; clk27M                   ; clk27M      ; 37.037       ; 0.000      ; 20.323     ;
; 16.746 ; controle_pontos:controle_inst|n_pontos[2] ; contador_pontos:cont_pont_inst|BCD0[1]                                                                                                                           ; clk27M                   ; clk27M      ; 37.037       ; 0.000      ; 20.323     ;
; 16.746 ; controle_pontos:controle_inst|n_pontos[2] ; contador_pontos:cont_pont_inst|BCD0[2]                                                                                                                           ; clk27M                   ; clk27M      ; 37.037       ; 0.000      ; 20.323     ;
; 16.746 ; controle_pontos:controle_inst|n_pontos[2] ; contador_pontos:cont_pont_inst|BCD0[3]                                                                                                                           ; clk27M                   ; clk27M      ; 37.037       ; 0.000      ; 20.323     ;
; 16.830 ; controle_pontos:controle_inst|n_pontos[2] ; contador_pontos:cont_pont_inst|BCD2[0]                                                                                                                           ; clk27M                   ; clk27M      ; 37.037       ; 0.005      ; 20.244     ;
; 16.830 ; controle_pontos:controle_inst|n_pontos[2] ; contador_pontos:cont_pont_inst|BCD2[1]                                                                                                                           ; clk27M                   ; clk27M      ; 37.037       ; 0.005      ; 20.244     ;
; 16.830 ; controle_pontos:controle_inst|n_pontos[2] ; contador_pontos:cont_pont_inst|BCD2[2]                                                                                                                           ; clk27M                   ; clk27M      ; 37.037       ; 0.005      ; 20.244     ;
; 16.830 ; controle_pontos:controle_inst|n_pontos[2] ; contador_pontos:cont_pont_inst|BCD2[3]                                                                                                                           ; clk27M                   ; clk27M      ; 37.037       ; 0.005      ; 20.244     ;
; 16.830 ; controle_pontos:controle_inst|n_pontos[1] ; contador_pontos:cont_pont_inst|BCD0[0]                                                                                                                           ; clk27M                   ; clk27M      ; 37.037       ; -0.001     ; 20.238     ;
; 16.830 ; controle_pontos:controle_inst|n_pontos[1] ; contador_pontos:cont_pont_inst|BCD0[1]                                                                                                                           ; clk27M                   ; clk27M      ; 37.037       ; -0.001     ; 20.238     ;
; 16.830 ; controle_pontos:controle_inst|n_pontos[1] ; contador_pontos:cont_pont_inst|BCD0[2]                                                                                                                           ; clk27M                   ; clk27M      ; 37.037       ; -0.001     ; 20.238     ;
; 16.830 ; controle_pontos:controle_inst|n_pontos[1] ; contador_pontos:cont_pont_inst|BCD0[3]                                                                                                                           ; clk27M                   ; clk27M      ; 37.037       ; -0.001     ; 20.238     ;
; 16.862 ; controle_pontos:controle_inst|n_pontos[0] ; contador_pontos:cont_pont_inst|BCD0[0]                                                                                                                           ; clk27M                   ; clk27M      ; 37.037       ; -0.001     ; 20.206     ;
; 16.862 ; controle_pontos:controle_inst|n_pontos[0] ; contador_pontos:cont_pont_inst|BCD0[1]                                                                                                                           ; clk27M                   ; clk27M      ; 37.037       ; -0.001     ; 20.206     ;
; 16.862 ; controle_pontos:controle_inst|n_pontos[0] ; contador_pontos:cont_pont_inst|BCD0[2]                                                                                                                           ; clk27M                   ; clk27M      ; 37.037       ; -0.001     ; 20.206     ;
; 16.862 ; controle_pontos:controle_inst|n_pontos[0] ; contador_pontos:cont_pont_inst|BCD0[3]                                                                                                                           ; clk27M                   ; clk27M      ; 37.037       ; -0.001     ; 20.206     ;
; 16.914 ; controle_pontos:controle_inst|n_pontos[1] ; contador_pontos:cont_pont_inst|BCD2[0]                                                                                                                           ; clk27M                   ; clk27M      ; 37.037       ; 0.004      ; 20.159     ;
; 16.914 ; controle_pontos:controle_inst|n_pontos[1] ; contador_pontos:cont_pont_inst|BCD2[1]                                                                                                                           ; clk27M                   ; clk27M      ; 37.037       ; 0.004      ; 20.159     ;
; 16.914 ; controle_pontos:controle_inst|n_pontos[1] ; contador_pontos:cont_pont_inst|BCD2[2]                                                                                                                           ; clk27M                   ; clk27M      ; 37.037       ; 0.004      ; 20.159     ;
; 16.914 ; controle_pontos:controle_inst|n_pontos[1] ; contador_pontos:cont_pont_inst|BCD2[3]                                                                                                                           ; clk27M                   ; clk27M      ; 37.037       ; 0.004      ; 20.159     ;
; 16.946 ; controle_pontos:controle_inst|n_pontos[0] ; contador_pontos:cont_pont_inst|BCD2[0]                                                                                                                           ; clk27M                   ; clk27M      ; 37.037       ; 0.004      ; 20.127     ;
; 16.946 ; controle_pontos:controle_inst|n_pontos[0] ; contador_pontos:cont_pont_inst|BCD2[1]                                                                                                                           ; clk27M                   ; clk27M      ; 37.037       ; 0.004      ; 20.127     ;
; 16.946 ; controle_pontos:controle_inst|n_pontos[0] ; contador_pontos:cont_pont_inst|BCD2[2]                                                                                                                           ; clk27M                   ; clk27M      ; 37.037       ; 0.004      ; 20.127     ;
; 16.946 ; controle_pontos:controle_inst|n_pontos[0] ; contador_pontos:cont_pont_inst|BCD2[3]                                                                                                                           ; clk27M                   ; clk27M      ; 37.037       ; 0.004      ; 20.127     ;
; 16.990 ; controle_pontos:controle_inst|n_pontos[2] ; contador_pontos:cont_pont_inst|BCD1[1]                                                                                                                           ; clk27M                   ; clk27M      ; 37.037       ; 0.005      ; 20.084     ;
; 16.991 ; controle_pontos:controle_inst|n_pontos[2] ; contador_pontos:cont_pont_inst|BCD1[2]                                                                                                                           ; clk27M                   ; clk27M      ; 37.037       ; 0.005      ; 20.083     ;
; 16.991 ; controle_pontos:controle_inst|n_pontos[2] ; contador_pontos:cont_pont_inst|BCD1[3]                                                                                                                           ; clk27M                   ; clk27M      ; 37.037       ; 0.005      ; 20.083     ;
; 17.074 ; controle_pontos:controle_inst|n_pontos[1] ; contador_pontos:cont_pont_inst|BCD1[1]                                                                                                                           ; clk27M                   ; clk27M      ; 37.037       ; 0.004      ; 19.999     ;
; 17.075 ; controle_pontos:controle_inst|n_pontos[1] ; contador_pontos:cont_pont_inst|BCD1[2]                                                                                                                           ; clk27M                   ; clk27M      ; 37.037       ; 0.004      ; 19.998     ;
; 17.075 ; controle_pontos:controle_inst|n_pontos[1] ; contador_pontos:cont_pont_inst|BCD1[3]                                                                                                                           ; clk27M                   ; clk27M      ; 37.037       ; 0.004      ; 19.998     ;
; 17.098 ; controle_pontos:controle_inst|n_pontos[2] ; contador_pontos:cont_pont_inst|BCD1[0]                                                                                                                           ; clk27M                   ; clk27M      ; 37.037       ; 0.005      ; 19.976     ;
; 17.106 ; controle_pontos:controle_inst|n_pontos[0] ; contador_pontos:cont_pont_inst|BCD1[1]                                                                                                                           ; clk27M                   ; clk27M      ; 37.037       ; 0.004      ; 19.967     ;
; 17.107 ; controle_pontos:controle_inst|n_pontos[0] ; contador_pontos:cont_pont_inst|BCD1[2]                                                                                                                           ; clk27M                   ; clk27M      ; 37.037       ; 0.004      ; 19.966     ;
; 17.107 ; controle_pontos:controle_inst|n_pontos[0] ; contador_pontos:cont_pont_inst|BCD1[3]                                                                                                                           ; clk27M                   ; clk27M      ; 37.037       ; 0.004      ; 19.966     ;
; 17.141 ; controle_pontos:controle_inst|n_pontos[2] ; contador_pontos:cont_pont_inst|contador[13]                                                                                                                      ; clk27M                   ; clk27M      ; 37.037       ; 0.007      ; 19.935     ;
; 17.141 ; controle_pontos:controle_inst|n_pontos[2] ; contador_pontos:cont_pont_inst|contador[14]                                                                                                                      ; clk27M                   ; clk27M      ; 37.037       ; 0.007      ; 19.935     ;
; 17.141 ; controle_pontos:controle_inst|n_pontos[2] ; contador_pontos:cont_pont_inst|contador[18]                                                                                                                      ; clk27M                   ; clk27M      ; 37.037       ; 0.007      ; 19.935     ;
; 17.142 ; controle_pontos:controle_inst|n_pontos[2] ; contador_pontos:cont_pont_inst|contador[15]                                                                                                                      ; clk27M                   ; clk27M      ; 37.037       ; 0.007      ; 19.934     ;
; 17.142 ; controle_pontos:controle_inst|n_pontos[2] ; contador_pontos:cont_pont_inst|contador[16]                                                                                                                      ; clk27M                   ; clk27M      ; 37.037       ; 0.007      ; 19.934     ;
; 17.144 ; controle_pontos:controle_inst|n_pontos[2] ; contador_pontos:cont_pont_inst|contador[10]                                                                                                                      ; clk27M                   ; clk27M      ; 37.037       ; 0.007      ; 19.932     ;
; 17.182 ; controle_pontos:controle_inst|n_pontos[1] ; contador_pontos:cont_pont_inst|BCD1[0]                                                                                                                           ; clk27M                   ; clk27M      ; 37.037       ; 0.004      ; 19.891     ;
; 17.214 ; controle_pontos:controle_inst|n_pontos[0] ; contador_pontos:cont_pont_inst|BCD1[0]                                                                                                                           ; clk27M                   ; clk27M      ; 37.037       ; 0.004      ; 19.859     ;
; 17.225 ; controle_pontos:controle_inst|n_pontos[1] ; contador_pontos:cont_pont_inst|contador[13]                                                                                                                      ; clk27M                   ; clk27M      ; 37.037       ; 0.006      ; 19.850     ;
; 17.225 ; controle_pontos:controle_inst|n_pontos[1] ; contador_pontos:cont_pont_inst|contador[14]                                                                                                                      ; clk27M                   ; clk27M      ; 37.037       ; 0.006      ; 19.850     ;
; 17.225 ; controle_pontos:controle_inst|n_pontos[1] ; contador_pontos:cont_pont_inst|contador[18]                                                                                                                      ; clk27M                   ; clk27M      ; 37.037       ; 0.006      ; 19.850     ;
; 17.226 ; controle_pontos:controle_inst|n_pontos[1] ; contador_pontos:cont_pont_inst|contador[15]                                                                                                                      ; clk27M                   ; clk27M      ; 37.037       ; 0.006      ; 19.849     ;
; 17.226 ; controle_pontos:controle_inst|n_pontos[1] ; contador_pontos:cont_pont_inst|contador[16]                                                                                                                      ; clk27M                   ; clk27M      ; 37.037       ; 0.006      ; 19.849     ;
; 17.228 ; controle_pontos:controle_inst|n_pontos[1] ; contador_pontos:cont_pont_inst|contador[10]                                                                                                                      ; clk27M                   ; clk27M      ; 37.037       ; 0.006      ; 19.847     ;
; 17.253 ; controle_pontos:controle_inst|n_pontos[2] ; contador_pontos:cont_pont_inst|contador[3]                                                                                                                       ; clk27M                   ; clk27M      ; 37.037       ; 0.005      ; 19.821     ;
; 17.254 ; controle_pontos:controle_inst|n_pontos[2] ; contador_pontos:cont_pont_inst|contador[2]                                                                                                                       ; clk27M                   ; clk27M      ; 37.037       ; 0.005      ; 19.820     ;
; 17.254 ; controle_pontos:controle_inst|n_pontos[2] ; contador_pontos:cont_pont_inst|contador[6]                                                                                                                       ; clk27M                   ; clk27M      ; 37.037       ; 0.005      ; 19.820     ;
; 17.254 ; controle_pontos:controle_inst|n_pontos[2] ; contador_pontos:cont_pont_inst|contador[7]                                                                                                                       ; clk27M                   ; clk27M      ; 37.037       ; 0.005      ; 19.820     ;
; 17.255 ; controle_pontos:controle_inst|n_pontos[2] ; contador_pontos:cont_pont_inst|contador[0]                                                                                                                       ; clk27M                   ; clk27M      ; 37.037       ; 0.005      ; 19.819     ;
; 17.255 ; controle_pontos:controle_inst|n_pontos[2] ; contador_pontos:cont_pont_inst|contador[4]                                                                                                                       ; clk27M                   ; clk27M      ; 37.037       ; 0.005      ; 19.819     ;
+--------+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'vga_controller|divider|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                            ;
+--------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                                                                                                                                                            ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 31.034 ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg11 ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.067      ; 8.714      ;
; 31.034 ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg10 ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.067      ; 8.714      ;
; 31.034 ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg9  ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.067      ; 8.714      ;
; 31.034 ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg8  ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.067      ; 8.714      ;
; 31.034 ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg7  ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.067      ; 8.714      ;
; 31.034 ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg6  ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.067      ; 8.714      ;
; 31.034 ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg5  ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.067      ; 8.714      ;
; 31.034 ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg4  ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.067      ; 8.714      ;
; 31.034 ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg3  ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.067      ; 8.714      ;
; 31.034 ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg2  ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.067      ; 8.714      ;
; 31.034 ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg1  ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.067      ; 8.714      ;
; 31.034 ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg0  ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.067      ; 8.714      ;
; 31.037 ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg11 ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.064      ; 8.708      ;
; 31.037 ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg10 ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.064      ; 8.708      ;
; 31.037 ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg9  ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.064      ; 8.708      ;
; 31.037 ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg8  ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.064      ; 8.708      ;
; 31.037 ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg7  ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.064      ; 8.708      ;
; 31.037 ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg6  ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.064      ; 8.708      ;
; 31.037 ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg5  ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.064      ; 8.708      ;
; 31.037 ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg4  ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.064      ; 8.708      ;
; 31.037 ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg3  ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.064      ; 8.708      ;
; 31.037 ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg2  ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.064      ; 8.708      ;
; 31.037 ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg1  ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.064      ; 8.708      ;
; 31.037 ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg0  ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.064      ; 8.708      ;
; 31.059 ; vgacon:vga_controller|v_count[8] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg11 ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.067      ; 8.689      ;
; 31.059 ; vgacon:vga_controller|v_count[8] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg10 ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.067      ; 8.689      ;
; 31.059 ; vgacon:vga_controller|v_count[8] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg9  ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.067      ; 8.689      ;
; 31.059 ; vgacon:vga_controller|v_count[8] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg8  ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.067      ; 8.689      ;
; 31.059 ; vgacon:vga_controller|v_count[8] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg7  ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.067      ; 8.689      ;
; 31.059 ; vgacon:vga_controller|v_count[8] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg6  ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.067      ; 8.689      ;
; 31.059 ; vgacon:vga_controller|v_count[8] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg5  ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.067      ; 8.689      ;
; 31.059 ; vgacon:vga_controller|v_count[8] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg4  ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.067      ; 8.689      ;
; 31.059 ; vgacon:vga_controller|v_count[8] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg3  ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.067      ; 8.689      ;
; 31.059 ; vgacon:vga_controller|v_count[8] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg2  ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.067      ; 8.689      ;
; 31.059 ; vgacon:vga_controller|v_count[8] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg1  ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.067      ; 8.689      ;
; 31.059 ; vgacon:vga_controller|v_count[8] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg0  ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.067      ; 8.689      ;
; 31.062 ; vgacon:vga_controller|v_count[8] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg11 ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.064      ; 8.683      ;
; 31.062 ; vgacon:vga_controller|v_count[8] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg10 ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.064      ; 8.683      ;
; 31.062 ; vgacon:vga_controller|v_count[8] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg9  ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.064      ; 8.683      ;
; 31.062 ; vgacon:vga_controller|v_count[8] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg8  ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.064      ; 8.683      ;
; 31.062 ; vgacon:vga_controller|v_count[8] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg7  ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.064      ; 8.683      ;
; 31.062 ; vgacon:vga_controller|v_count[8] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg6  ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.064      ; 8.683      ;
; 31.062 ; vgacon:vga_controller|v_count[8] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg5  ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.064      ; 8.683      ;
; 31.062 ; vgacon:vga_controller|v_count[8] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg4  ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.064      ; 8.683      ;
; 31.062 ; vgacon:vga_controller|v_count[8] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg3  ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.064      ; 8.683      ;
; 31.062 ; vgacon:vga_controller|v_count[8] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg2  ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.064      ; 8.683      ;
; 31.062 ; vgacon:vga_controller|v_count[8] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg1  ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.064      ; 8.683      ;
; 31.062 ; vgacon:vga_controller|v_count[8] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg0  ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.064      ; 8.683      ;
; 31.100 ; vgacon:vga_controller|v_count[9] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg11 ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.067      ; 8.648      ;
; 31.100 ; vgacon:vga_controller|v_count[9] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg10 ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.067      ; 8.648      ;
; 31.100 ; vgacon:vga_controller|v_count[9] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg9  ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.067      ; 8.648      ;
; 31.100 ; vgacon:vga_controller|v_count[9] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg8  ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.067      ; 8.648      ;
; 31.100 ; vgacon:vga_controller|v_count[9] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg7  ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.067      ; 8.648      ;
; 31.100 ; vgacon:vga_controller|v_count[9] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg6  ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.067      ; 8.648      ;
; 31.100 ; vgacon:vga_controller|v_count[9] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg5  ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.067      ; 8.648      ;
; 31.100 ; vgacon:vga_controller|v_count[9] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg4  ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.067      ; 8.648      ;
; 31.100 ; vgacon:vga_controller|v_count[9] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg3  ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.067      ; 8.648      ;
; 31.100 ; vgacon:vga_controller|v_count[9] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg2  ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.067      ; 8.648      ;
; 31.100 ; vgacon:vga_controller|v_count[9] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg1  ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.067      ; 8.648      ;
; 31.100 ; vgacon:vga_controller|v_count[9] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg0  ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.067      ; 8.648      ;
; 31.103 ; vgacon:vga_controller|v_count[9] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg11 ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.064      ; 8.642      ;
; 31.103 ; vgacon:vga_controller|v_count[9] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg10 ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.064      ; 8.642      ;
; 31.103 ; vgacon:vga_controller|v_count[9] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg9  ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.064      ; 8.642      ;
; 31.103 ; vgacon:vga_controller|v_count[9] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg8  ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.064      ; 8.642      ;
; 31.103 ; vgacon:vga_controller|v_count[9] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg7  ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.064      ; 8.642      ;
; 31.103 ; vgacon:vga_controller|v_count[9] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg6  ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.064      ; 8.642      ;
; 31.103 ; vgacon:vga_controller|v_count[9] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg5  ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.064      ; 8.642      ;
; 31.103 ; vgacon:vga_controller|v_count[9] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg4  ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.064      ; 8.642      ;
; 31.103 ; vgacon:vga_controller|v_count[9] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg3  ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.064      ; 8.642      ;
; 31.103 ; vgacon:vga_controller|v_count[9] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg2  ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.064      ; 8.642      ;
; 31.103 ; vgacon:vga_controller|v_count[9] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg1  ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.064      ; 8.642      ;
; 31.103 ; vgacon:vga_controller|v_count[9] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg0  ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.064      ; 8.642      ;
; 31.165 ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg11 ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.069      ; 8.585      ;
; 31.165 ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg10 ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.069      ; 8.585      ;
; 31.165 ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg9  ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.069      ; 8.585      ;
; 31.165 ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg8  ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.069      ; 8.585      ;
; 31.165 ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg7  ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.069      ; 8.585      ;
; 31.165 ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg6  ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.069      ; 8.585      ;
; 31.165 ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg5  ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.069      ; 8.585      ;
; 31.165 ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg4  ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.069      ; 8.585      ;
; 31.165 ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg3  ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.069      ; 8.585      ;
; 31.165 ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg2  ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.069      ; 8.585      ;
; 31.165 ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg1  ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.069      ; 8.585      ;
; 31.165 ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg0  ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.069      ; 8.585      ;
; 31.171 ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a7~porta_address_reg11 ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.069      ; 8.579      ;
; 31.171 ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a7~porta_address_reg10 ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.069      ; 8.579      ;
; 31.171 ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a7~porta_address_reg9  ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.069      ; 8.579      ;
; 31.171 ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a7~porta_address_reg8  ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.069      ; 8.579      ;
; 31.171 ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a7~porta_address_reg7  ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.069      ; 8.579      ;
; 31.171 ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a7~porta_address_reg6  ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.069      ; 8.579      ;
; 31.171 ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a7~porta_address_reg5  ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.069      ; 8.579      ;
; 31.171 ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a7~porta_address_reg4  ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.069      ; 8.579      ;
; 31.171 ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a7~porta_address_reg3  ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.069      ; 8.579      ;
; 31.171 ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a7~porta_address_reg2  ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.069      ; 8.579      ;
; 31.171 ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a7~porta_address_reg1  ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.069      ; 8.579      ;
; 31.171 ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a7~porta_address_reg0  ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.069      ; 8.579      ;
; 31.177 ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg11 ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.060      ; 8.564      ;
; 31.177 ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg10 ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.060      ; 8.564      ;
; 31.177 ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg9  ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.060      ; 8.564      ;
; 31.177 ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg8  ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.060      ; 8.564      ;
+--------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk27M'                                                                                                                                                                                                                                                                                      ;
+--------+--------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                                                                                                                                          ; Launch Clock             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-------------+--------------+------------+------------+
; -1.460 ; ball:ball_inst|ball_X[0]                         ; ball:ball_inst|ball_X[0]                                                                                                                                         ; ball:ball_inst|ball_X[0] ; clk27M      ; 0.000        ; 1.766      ; 0.599      ;
; -1.460 ; ball:ball_inst|ball_X[0]                         ; ball:ball_inst|ball_X[0]                                                                                                                                         ; ball:ball_inst|ball_X[0] ; clk27M      ; 0.000        ; 1.766      ; 0.599      ;
; -1.235 ; ball:ball_inst|ball_X[0]                         ; ball:ball_inst|ball_X[1]                                                                                                                                         ; ball:ball_inst|ball_X[0] ; clk27M      ; 0.000        ; 1.679      ; 0.737      ;
; -1.235 ; ball:ball_inst|ball_X[0]                         ; ball:ball_inst|ball_X[1]                                                                                                                                         ; ball:ball_inst|ball_X[0] ; clk27M      ; 0.000        ; 1.679      ; 0.737      ;
; -1.200 ; ball:ball_inst|ball_X[0]                         ; ball:ball_inst|ball_X[2]                                                                                                                                         ; ball:ball_inst|ball_X[0] ; clk27M      ; 0.000        ; 1.679      ; 0.772      ;
; -1.200 ; ball:ball_inst|ball_X[0]                         ; ball:ball_inst|ball_X[2]                                                                                                                                         ; ball:ball_inst|ball_X[0] ; clk27M      ; 0.000        ; 1.679      ; 0.772      ;
; -1.165 ; ball:ball_inst|ball_X[0]                         ; ball:ball_inst|ball_X[3]                                                                                                                                         ; ball:ball_inst|ball_X[0] ; clk27M      ; 0.000        ; 1.679      ; 0.807      ;
; -1.165 ; ball:ball_inst|ball_X[0]                         ; ball:ball_inst|ball_X[3]                                                                                                                                         ; ball:ball_inst|ball_X[0] ; clk27M      ; 0.000        ; 1.679      ; 0.807      ;
; -1.130 ; ball:ball_inst|ball_X[0]                         ; ball:ball_inst|ball_X[4]                                                                                                                                         ; ball:ball_inst|ball_X[0] ; clk27M      ; 0.000        ; 1.679      ; 0.842      ;
; -1.130 ; ball:ball_inst|ball_X[0]                         ; ball:ball_inst|ball_X[4]                                                                                                                                         ; ball:ball_inst|ball_X[0] ; clk27M      ; 0.000        ; 1.679      ; 0.842      ;
; -1.112 ; ball:ball_inst|ball_X[0]                         ; ball:ball_inst|ball_X[7]                                                                                                                                         ; ball:ball_inst|ball_X[0] ; clk27M      ; 0.000        ; 1.766      ; 0.947      ;
; -1.112 ; ball:ball_inst|ball_X[0]                         ; ball:ball_inst|ball_X[7]                                                                                                                                         ; ball:ball_inst|ball_X[0] ; clk27M      ; 0.000        ; 1.766      ; 0.947      ;
; -1.095 ; ball:ball_inst|ball_X[0]                         ; ball:ball_inst|ball_X[5]                                                                                                                                         ; ball:ball_inst|ball_X[0] ; clk27M      ; 0.000        ; 1.679      ; 0.877      ;
; -1.095 ; ball:ball_inst|ball_X[0]                         ; ball:ball_inst|ball_X[5]                                                                                                                                         ; ball:ball_inst|ball_X[0] ; clk27M      ; 0.000        ; 1.679      ; 0.877      ;
; -1.060 ; ball:ball_inst|ball_X[0]                         ; ball:ball_inst|ball_X[6]                                                                                                                                         ; ball:ball_inst|ball_X[0] ; clk27M      ; 0.000        ; 1.679      ; 0.912      ;
; -1.060 ; ball:ball_inst|ball_X[0]                         ; ball:ball_inst|ball_X[6]                                                                                                                                         ; ball:ball_inst|ball_X[0] ; clk27M      ; 0.000        ; 1.679      ; 0.912      ;
; -0.736 ; ball:ball_inst|ball_X[0]                         ; ball:ball_inst|direcaoX                                                                                                                                          ; ball:ball_inst|ball_X[0] ; clk27M      ; 0.000        ; 1.765      ; 1.322      ;
; -0.736 ; ball:ball_inst|ball_X[0]                         ; ball:ball_inst|direcaoX                                                                                                                                          ; ball:ball_inst|ball_X[0] ; clk27M      ; 0.000        ; 1.765      ; 1.322      ;
; -0.250 ; ball:ball_inst|ball_X[0]                         ; ball:ball_inst|direcaoY                                                                                                                                          ; ball:ball_inst|ball_X[0] ; clk27M      ; 0.000        ; 1.765      ; 1.808      ;
; -0.250 ; ball:ball_inst|ball_X[0]                         ; ball:ball_inst|direcaoY                                                                                                                                          ; ball:ball_inst|ball_X[0] ; clk27M      ; 0.000        ; 1.765      ; 1.808      ;
; -0.159 ; ball:ball_inst|ball_X[0]                         ; ball:ball_inst|ball_Y[6]                                                                                                                                         ; ball:ball_inst|ball_X[0] ; clk27M      ; 0.000        ; 1.685      ; 1.819      ;
; -0.159 ; ball:ball_inst|ball_X[0]                         ; ball:ball_inst|ball_Y[6]                                                                                                                                         ; ball:ball_inst|ball_X[0] ; clk27M      ; 0.000        ; 1.685      ; 1.819      ;
; -0.104 ; ball:ball_inst|ball_X[0]                         ; ball:ball_inst|ball_Y[5]                                                                                                                                         ; ball:ball_inst|ball_X[0] ; clk27M      ; 0.000        ; 1.685      ; 1.874      ;
; -0.104 ; ball:ball_inst|ball_X[0]                         ; ball:ball_inst|ball_Y[5]                                                                                                                                         ; ball:ball_inst|ball_X[0] ; clk27M      ; 0.000        ; 1.685      ; 1.874      ;
; -0.103 ; ball:ball_inst|ball_X[0]                         ; ball:ball_inst|ball_Y[4]                                                                                                                                         ; ball:ball_inst|ball_X[0] ; clk27M      ; 0.000        ; 1.685      ; 1.875      ;
; -0.103 ; ball:ball_inst|ball_X[0]                         ; ball:ball_inst|ball_Y[2]                                                                                                                                         ; ball:ball_inst|ball_X[0] ; clk27M      ; 0.000        ; 1.685      ; 1.875      ;
; -0.103 ; ball:ball_inst|ball_X[0]                         ; ball:ball_inst|ball_Y[1]                                                                                                                                         ; ball:ball_inst|ball_X[0] ; clk27M      ; 0.000        ; 1.685      ; 1.875      ;
; -0.103 ; ball:ball_inst|ball_X[0]                         ; ball:ball_inst|ball_Y[3]                                                                                                                                         ; ball:ball_inst|ball_X[0] ; clk27M      ; 0.000        ; 1.685      ; 1.875      ;
; -0.103 ; ball:ball_inst|ball_X[0]                         ; ball:ball_inst|ball_Y[4]                                                                                                                                         ; ball:ball_inst|ball_X[0] ; clk27M      ; 0.000        ; 1.685      ; 1.875      ;
; -0.103 ; ball:ball_inst|ball_X[0]                         ; ball:ball_inst|ball_Y[2]                                                                                                                                         ; ball:ball_inst|ball_X[0] ; clk27M      ; 0.000        ; 1.685      ; 1.875      ;
; -0.103 ; ball:ball_inst|ball_X[0]                         ; ball:ball_inst|ball_Y[1]                                                                                                                                         ; ball:ball_inst|ball_X[0] ; clk27M      ; 0.000        ; 1.685      ; 1.875      ;
; -0.103 ; ball:ball_inst|ball_X[0]                         ; ball:ball_inst|ball_Y[3]                                                                                                                                         ; ball:ball_inst|ball_X[0] ; clk27M      ; 0.000        ; 1.685      ; 1.875      ;
; 0.140  ; ball:ball_inst|ball_X[0]                         ; ball:ball_inst|ball_Y[0]                                                                                                                                         ; ball:ball_inst|ball_X[0] ; clk27M      ; 0.000        ; 1.685      ; 2.118      ;
; 0.140  ; ball:ball_inst|ball_X[0]                         ; ball:ball_inst|ball_Y[0]                                                                                                                                         ; ball:ball_inst|ball_X[0] ; clk27M      ; 0.000        ; 1.685      ; 2.118      ;
; 0.203  ; ball:ball_inst|ball_X[0]                         ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~portb_datain_reg0 ; ball:ball_inst|ball_X[0] ; clk27M      ; 0.000        ; 1.836      ; 2.318      ;
; 0.203  ; ball:ball_inst|ball_X[0]                         ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~portb_datain_reg0 ; ball:ball_inst|ball_X[0] ; clk27M      ; 0.000        ; 1.836      ; 2.318      ;
; 0.215  ; controle_pontos:controle_inst|jogo_espera        ; controle_pontos:controle_inst|jogo_espera                                                                                                                        ; clk27M                   ; clk27M      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; controle_pontos:controle_inst|reset_brick        ; controle_pontos:controle_inst|reset_brick                                                                                                                        ; clk27M                   ; clk27M      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; brick:brick_gen|condition[80]                    ; brick:brick_gen|condition[80]                                                                                                                                    ; clk27M                   ; clk27M      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; brick:brick_gen|condition[88]                    ; brick:brick_gen|condition[88]                                                                                                                                    ; clk27M                   ; clk27M      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; brick:brick_gen|condition[72]                    ; brick:brick_gen|condition[72]                                                                                                                                    ; clk27M                   ; clk27M      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; brick:brick_gen|condition[64]                    ; brick:brick_gen|condition[64]                                                                                                                                    ; clk27M                   ; clk27M      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; brick:brick_gen|condition[104]                   ; brick:brick_gen|condition[104]                                                                                                                                   ; clk27M                   ; clk27M      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; brick:brick_gen|condition[100]                   ; brick:brick_gen|condition[100]                                                                                                                                   ; clk27M                   ; clk27M      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; brick:brick_gen|condition[120]                   ; brick:brick_gen|condition[120]                                                                                                                                   ; clk27M                   ; clk27M      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; brick:brick_gen|condition[112]                   ; brick:brick_gen|condition[112]                                                                                                                                   ; clk27M                   ; clk27M      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; brick:brick_gen|condition[40]                    ; brick:brick_gen|condition[40]                                                                                                                                    ; clk27M                   ; clk27M      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; brick:brick_gen|condition[56]                    ; brick:brick_gen|condition[56]                                                                                                                                    ; clk27M                   ; clk27M      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; brick:brick_gen|condition[48]                    ; brick:brick_gen|condition[48]                                                                                                                                    ; clk27M                   ; clk27M      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; brick:brick_gen|condition[32]                    ; brick:brick_gen|condition[32]                                                                                                                                    ; clk27M                   ; clk27M      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; brick:brick_gen|condition[0]                     ; brick:brick_gen|condition[0]                                                                                                                                     ; clk27M                   ; clk27M      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; brick:brick_gen|condition[10]                    ; brick:brick_gen|condition[10]                                                                                                                                    ; clk27M                   ; clk27M      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; brick:brick_gen|condition[16]                    ; brick:brick_gen|condition[16]                                                                                                                                    ; clk27M                   ; clk27M      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; brick:brick_gen|condition[24]                    ; brick:brick_gen|condition[24]                                                                                                                                    ; clk27M                   ; clk27M      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; brick:brick_gen|contadorDelay[19]                ; brick:brick_gen|contadorDelay[19]                                                                                                                                ; clk27M                   ; clk27M      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; brick:brick_gen|contadorDelay[20]                ; brick:brick_gen|contadorDelay[20]                                                                                                                                ; clk27M                   ; clk27M      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; brick:brick_gen|contadorDelay[22]                ; brick:brick_gen|contadorDelay[22]                                                                                                                                ; clk27M                   ; clk27M      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; brick:brick_gen|condition3[100]                  ; brick:brick_gen|condition3[100]                                                                                                                                  ; clk27M                   ; clk27M      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; brick:brick_gen|condition3[104]                  ; brick:brick_gen|condition3[104]                                                                                                                                  ; clk27M                   ; clk27M      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; brick:brick_gen|condition3[120]                  ; brick:brick_gen|condition3[120]                                                                                                                                  ; clk27M                   ; clk27M      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; brick:brick_gen|condition3[112]                  ; brick:brick_gen|condition3[112]                                                                                                                                  ; clk27M                   ; clk27M      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; brick:brick_gen|condition3[48]                   ; brick:brick_gen|condition3[48]                                                                                                                                   ; clk27M                   ; clk27M      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; brick:brick_gen|condition3[40]                   ; brick:brick_gen|condition3[40]                                                                                                                                   ; clk27M                   ; clk27M      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; brick:brick_gen|condition3[56]                   ; brick:brick_gen|condition3[56]                                                                                                                                   ; clk27M                   ; clk27M      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; brick:brick_gen|condition3[88]                   ; brick:brick_gen|condition3[88]                                                                                                                                   ; clk27M                   ; clk27M      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; brick:brick_gen|condition3[72]                   ; brick:brick_gen|condition3[72]                                                                                                                                   ; clk27M                   ; clk27M      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; brick:brick_gen|condition3[80]                   ; brick:brick_gen|condition3[80]                                                                                                                                   ; clk27M                   ; clk27M      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; brick:brick_gen|condition3[64]                   ; brick:brick_gen|condition3[64]                                                                                                                                   ; clk27M                   ; clk27M      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; brick:brick_gen|condition3[0]                    ; brick:brick_gen|condition3[0]                                                                                                                                    ; clk27M                   ; clk27M      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; brick:brick_gen|condition2[112]                  ; brick:brick_gen|condition2[112]                                                                                                                                  ; clk27M                   ; clk27M      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; brick:brick_gen|condition2[48]                   ; brick:brick_gen|condition2[48]                                                                                                                                   ; clk27M                   ; clk27M      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; brick:brick_gen|condition2[80]                   ; brick:brick_gen|condition2[80]                                                                                                                                   ; clk27M                   ; clk27M      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; brick:brick_gen|condition2[16]                   ; brick:brick_gen|condition2[16]                                                                                                                                   ; clk27M                   ; clk27M      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; brick:brick_gen|condition2[0]                    ; brick:brick_gen|condition2[0]                                                                                                                                    ; clk27M                   ; clk27M      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; brick:brick_gen|condition2[64]                   ; brick:brick_gen|condition2[64]                                                                                                                                   ; clk27M                   ; clk27M      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; brick:brick_gen|condition2[100]                  ; brick:brick_gen|condition2[100]                                                                                                                                  ; clk27M                   ; clk27M      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; brick:brick_gen|condition2[72]                   ; brick:brick_gen|condition2[72]                                                                                                                                   ; clk27M                   ; clk27M      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; brick:brick_gen|condition2[104]                  ; brick:brick_gen|condition2[104]                                                                                                                                  ; clk27M                   ; clk27M      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; brick:brick_gen|condition2[40]                   ; brick:brick_gen|condition2[40]                                                                                                                                   ; clk27M                   ; clk27M      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; brick:brick_gen|condition2[120]                  ; brick:brick_gen|condition2[120]                                                                                                                                  ; clk27M                   ; clk27M      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; brick:brick_gen|condition2[88]                   ; brick:brick_gen|condition2[88]                                                                                                                                   ; clk27M                   ; clk27M      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; brick:brick_gen|condition2[24]                   ; brick:brick_gen|condition2[24]                                                                                                                                   ; clk27M                   ; clk27M      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; brick:brick_gen|condition2[56]                   ; brick:brick_gen|condition2[56]                                                                                                                                   ; clk27M                   ; clk27M      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; brick:brick_gen|condition2[10]                   ; brick:brick_gen|condition2[10]                                                                                                                                   ; clk27M                   ; clk27M      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; controle_pontos:controle_inst|speed_control      ; controle_pontos:controle_inst|speed_control                                                                                                                      ; clk27M                   ; clk27M      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; controle_pontos:controle_inst|vidas_restantes[0] ; controle_pontos:controle_inst|vidas_restantes[0]                                                                                                                 ; clk27M                   ; clk27M      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; controle_pontos:controle_inst|vidas_restantes[1] ; controle_pontos:controle_inst|vidas_restantes[1]                                                                                                                 ; clk27M                   ; clk27M      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; controle_pontos:controle_inst|vidas_restantes[2] ; controle_pontos:controle_inst|vidas_restantes[2]                                                                                                                 ; clk27M                   ; clk27M      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; ball:ball_inst|direcaoY                          ; ball:ball_inst|direcaoY                                                                                                                                          ; clk27M                   ; clk27M      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; ball:ball_inst|direcaoX                          ; ball:ball_inst|direcaoX                                                                                                                                          ; clk27M                   ; clk27M      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; ball:ball_inst|speed_flag                        ; ball:ball_inst|speed_flag                                                                                                                                        ; clk27M                   ; clk27M      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; brick:brick_gen|temp                             ; brick:brick_gen|temp                                                                                                                                             ; clk27M                   ; clk27M      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; controle_pontos:controle_inst|n_pontos[2]        ; controle_pontos:controle_inst|n_pontos[2]                                                                                                                        ; clk27M                   ; clk27M      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; contador_pontos:cont_pont_inst|BCD0[0]           ; contador_pontos:cont_pont_inst|BCD0[0]                                                                                                                           ; clk27M                   ; clk27M      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; contador_pontos:cont_pont_inst|BCD0[1]           ; contador_pontos:cont_pont_inst|BCD0[1]                                                                                                                           ; clk27M                   ; clk27M      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; contador_pontos:cont_pont_inst|BCD1[0]           ; contador_pontos:cont_pont_inst|BCD1[0]                                                                                                                           ; clk27M                   ; clk27M      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; contador_pontos:cont_pont_inst|BCD1[1]           ; contador_pontos:cont_pont_inst|BCD1[1]                                                                                                                           ; clk27M                   ; clk27M      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; contador_pontos:cont_pont_inst|BCD1[2]           ; contador_pontos:cont_pont_inst|BCD1[2]                                                                                                                           ; clk27M                   ; clk27M      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; contador_pontos:cont_pont_inst|BCD1[3]           ; contador_pontos:cont_pont_inst|BCD1[3]                                                                                                                           ; clk27M                   ; clk27M      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; contador_pontos:cont_pont_inst|BCD2[0]           ; contador_pontos:cont_pont_inst|BCD2[0]                                                                                                                           ; clk27M                   ; clk27M      ; 0.000        ; 0.000      ; 0.367      ;
+--------+--------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'ball:ball_inst|ball_X[0]'                                                                                                                        ;
+--------+-------------------------------------------------+----------+--------------------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node  ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+----------+--------------------------+--------------------------+--------------+------------+------------+
; -1.159 ; ball:ball_inst|ball_X[0]                        ; pixel[2] ; ball:ball_inst|ball_X[0] ; ball:ball_inst|ball_X[0] ; 0.000        ; 3.421      ; 2.403      ;
; -1.084 ; ball:ball_inst|ball_X[0]                        ; pixel[0] ; ball:ball_inst|ball_X[0] ; ball:ball_inst|ball_X[0] ; 0.000        ; 3.470      ; 2.527      ;
; -0.816 ; controle_pontos:controle_inst|win_game_control  ; pixel[0] ; clk27M                   ; ball:ball_inst|ball_X[0] ; 0.000        ; 1.869      ; 1.053      ;
; -0.803 ; controle_pontos:controle_inst|game_over_control ; pixel[0] ; clk27M                   ; ball:ball_inst|ball_X[0] ; 0.000        ; 1.869      ; 1.066      ;
; -0.659 ; ball:ball_inst|ball_X[0]                        ; pixel[2] ; ball:ball_inst|ball_X[0] ; ball:ball_inst|ball_X[0] ; -0.500       ; 3.421      ; 2.403      ;
; -0.584 ; ball:ball_inst|ball_X[0]                        ; pixel[0] ; ball:ball_inst|ball_X[0] ; ball:ball_inst|ball_X[0] ; -0.500       ; 3.470      ; 2.527      ;
; -0.559 ; controle_pontos:controle_inst|win_game_control  ; pixel[2] ; clk27M                   ; ball:ball_inst|ball_X[0] ; 0.000        ; 1.820      ; 1.261      ;
; -0.444 ; controle_pontos:controle_inst|game_over_control ; pixel[2] ; clk27M                   ; ball:ball_inst|ball_X[0] ; 0.000        ; 1.820      ; 1.376      ;
; -0.374 ; line[3]                                         ; pixel[2] ; clk27M                   ; ball:ball_inst|ball_X[0] ; 0.000        ; 1.701      ; 1.327      ;
; -0.341 ; line[1]                                         ; pixel[2] ; clk27M                   ; ball:ball_inst|ball_X[0] ; 0.000        ; 1.701      ; 1.360      ;
; -0.313 ; line[0]                                         ; pixel[2] ; clk27M                   ; ball:ball_inst|ball_X[0] ; 0.000        ; 1.701      ; 1.388      ;
; -0.266 ; line[1]                                         ; pixel[0] ; clk27M                   ; ball:ball_inst|ball_X[0] ; 0.000        ; 1.750      ; 1.484      ;
; -0.238 ; line[0]                                         ; pixel[0] ; clk27M                   ; ball:ball_inst|ball_X[0] ; 0.000        ; 1.750      ; 1.512      ;
; -0.202 ; col[2]                                          ; pixel[2] ; clk27M                   ; ball:ball_inst|ball_X[0] ; 0.000        ; 1.789      ; 1.587      ;
; -0.201 ; line[4]                                         ; pixel[2] ; clk27M                   ; ball:ball_inst|ball_X[0] ; 0.000        ; 1.701      ; 1.500      ;
; -0.183 ; line[2]                                         ; pixel[2] ; clk27M                   ; ball:ball_inst|ball_X[0] ; 0.000        ; 1.701      ; 1.518      ;
; -0.155 ; brick:brick_gen|condition3[120]                 ; pixel[2] ; clk27M                   ; ball:ball_inst|ball_X[0] ; 0.000        ; 1.654      ; 1.499      ;
; -0.136 ; pos_x[6]                                        ; pixel[2] ; clk27M                   ; ball:ball_inst|ball_X[0] ; 0.000        ; 1.797      ; 1.661      ;
; -0.135 ; col[1]                                          ; pixel[2] ; clk27M                   ; ball:ball_inst|ball_X[0] ; 0.000        ; 1.789      ; 1.654      ;
; -0.127 ; line[4]                                         ; pixel[0] ; clk27M                   ; ball:ball_inst|ball_X[0] ; 0.000        ; 1.750      ; 1.623      ;
; -0.108 ; line[2]                                         ; pixel[0] ; clk27M                   ; ball:ball_inst|ball_X[0] ; 0.000        ; 1.750      ; 1.642      ;
; -0.103 ; line[6]                                         ; pixel[2] ; clk27M                   ; ball:ball_inst|ball_X[0] ; 0.000        ; 1.701      ; 1.598      ;
; -0.085 ; pos_x[5]                                        ; pixel[2] ; clk27M                   ; ball:ball_inst|ball_X[0] ; 0.000        ; 1.797      ; 1.712      ;
; -0.061 ; pos_x[6]                                        ; pixel[0] ; clk27M                   ; ball:ball_inst|ball_X[0] ; 0.000        ; 1.846      ; 1.785      ;
; -0.031 ; col[0]                                          ; pixel[2] ; clk27M                   ; ball:ball_inst|ball_X[0] ; 0.000        ; 1.789      ; 1.758      ;
; -0.028 ; line[6]                                         ; pixel[0] ; clk27M                   ; ball:ball_inst|ball_X[0] ; 0.000        ; 1.750      ; 1.722      ;
; -0.010 ; pos_x[5]                                        ; pixel[0] ; clk27M                   ; ball:ball_inst|ball_X[0] ; 0.000        ; 1.846      ; 1.836      ;
; 0.000  ; line[5]                                         ; pixel[2] ; clk27M                   ; ball:ball_inst|ball_X[0] ; 0.000        ; 1.701      ; 1.701      ;
; 0.012  ; col[3]                                          ; pixel[2] ; clk27M                   ; ball:ball_inst|ball_X[0] ; 0.000        ; 1.789      ; 1.801      ;
; 0.067  ; pos_x[1]                                        ; pixel[2] ; clk27M                   ; ball:ball_inst|ball_X[0] ; 0.000        ; 1.804      ; 1.871      ;
; 0.075  ; line[5]                                         ; pixel[0] ; clk27M                   ; ball:ball_inst|ball_X[0] ; 0.000        ; 1.750      ; 1.825      ;
; 0.110  ; ball:ball_inst|ball_Y[6]                        ; pixel[2] ; clk27M                   ; ball:ball_inst|ball_X[0] ; 0.000        ; 1.736      ; 1.846      ;
; 0.142  ; pos_x[1]                                        ; pixel[0] ; clk27M                   ; ball:ball_inst|ball_X[0] ; 0.000        ; 1.853      ; 1.995      ;
; 0.152  ; line[3]                                         ; pixel[0] ; clk27M                   ; ball:ball_inst|ball_X[0] ; 0.000        ; 1.750      ; 1.902      ;
; 0.153  ; brick:brick_gen|condition2[120]                 ; pixel[0] ; clk27M                   ; ball:ball_inst|ball_X[0] ; 0.000        ; 1.703      ; 1.856      ;
; 0.185  ; ball:ball_inst|ball_Y[6]                        ; pixel[0] ; clk27M                   ; ball:ball_inst|ball_X[0] ; 0.000        ; 1.785      ; 1.970      ;
; 0.188  ; pos_x[2]                                        ; pixel[2] ; clk27M                   ; ball:ball_inst|ball_X[0] ; 0.000        ; 1.804      ; 1.992      ;
; 0.193  ; brick:brick_gen|condition[112]                  ; pixel[0] ; clk27M                   ; ball:ball_inst|ball_X[0] ; 0.000        ; 1.701      ; 1.894      ;
; 0.205  ; ball:ball_inst|ball_Y[3]                        ; pixel[2] ; clk27M                   ; ball:ball_inst|ball_X[0] ; 0.000        ; 1.736      ; 1.941      ;
; 0.230  ; pos_x[3]                                        ; pixel[2] ; clk27M                   ; ball:ball_inst|ball_X[0] ; 0.000        ; 1.804      ; 2.034      ;
; 0.234  ; ball:ball_inst|ball_Y[4]                        ; pixel[2] ; clk27M                   ; ball:ball_inst|ball_X[0] ; 0.000        ; 1.736      ; 1.970      ;
; 0.246  ; brick:brick_gen|condition3[112]                 ; pixel[2] ; clk27M                   ; ball:ball_inst|ball_X[0] ; 0.000        ; 1.652      ; 1.898      ;
; 0.247  ; pos_x[4]                                        ; pixel[2] ; clk27M                   ; ball:ball_inst|ball_X[0] ; 0.000        ; 1.804      ; 2.051      ;
; 0.250  ; ball:ball_inst|ball_Y[5]                        ; pixel[2] ; clk27M                   ; ball:ball_inst|ball_X[0] ; 0.000        ; 1.736      ; 1.986      ;
; 0.263  ; pos_x[2]                                        ; pixel[0] ; clk27M                   ; ball:ball_inst|ball_X[0] ; 0.000        ; 1.853      ; 2.116      ;
; 0.269  ; ball:ball_inst|ball_Y[1]                        ; pixel[2] ; clk27M                   ; ball:ball_inst|ball_X[0] ; 0.000        ; 1.736      ; 2.005      ;
; 0.280  ; ball:ball_inst|ball_Y[3]                        ; pixel[0] ; clk27M                   ; ball:ball_inst|ball_X[0] ; 0.000        ; 1.785      ; 2.065      ;
; 0.291  ; col[5]                                          ; pixel[2] ; clk27M                   ; ball:ball_inst|ball_X[0] ; 0.000        ; 1.769      ; 2.060      ;
; 0.296  ; col[6]                                          ; pixel[0] ; clk27M                   ; ball:ball_inst|ball_X[0] ; 0.000        ; 1.818      ; 2.114      ;
; 0.305  ; pos_x[3]                                        ; pixel[0] ; clk27M                   ; ball:ball_inst|ball_X[0] ; 0.000        ; 1.853      ; 2.158      ;
; 0.309  ; ball:ball_inst|ball_Y[4]                        ; pixel[0] ; clk27M                   ; ball:ball_inst|ball_X[0] ; 0.000        ; 1.785      ; 2.094      ;
; 0.312  ; col[6]                                          ; pixel[2] ; clk27M                   ; ball:ball_inst|ball_X[0] ; 0.000        ; 1.769      ; 2.081      ;
; 0.322  ; pos_x[4]                                        ; pixel[0] ; clk27M                   ; ball:ball_inst|ball_X[0] ; 0.000        ; 1.853      ; 2.175      ;
; 0.325  ; ball:ball_inst|ball_Y[5]                        ; pixel[0] ; clk27M                   ; ball:ball_inst|ball_X[0] ; 0.000        ; 1.785      ; 2.110      ;
; 0.339  ; col[4]                                          ; pixel[0] ; clk27M                   ; ball:ball_inst|ball_X[0] ; 0.000        ; 1.818      ; 2.157      ;
; 0.344  ; ball:ball_inst|ball_Y[1]                        ; pixel[0] ; clk27M                   ; ball:ball_inst|ball_X[0] ; 0.000        ; 1.785      ; 2.129      ;
; 0.352  ; brick:brick_gen|condition[120]                  ; pixel[0] ; clk27M                   ; ball:ball_inst|ball_X[0] ; 0.000        ; 1.703      ; 2.055      ;
; 0.395  ; col[5]                                          ; pixel[0] ; clk27M                   ; ball:ball_inst|ball_X[0] ; 0.000        ; 1.818      ; 2.213      ;
; 0.407  ; ball:ball_inst|ball_Y[2]                        ; pixel[2] ; clk27M                   ; ball:ball_inst|ball_X[0] ; 0.000        ; 1.736      ; 2.143      ;
; 0.407  ; col[4]                                          ; pixel[2] ; clk27M                   ; ball:ball_inst|ball_X[0] ; 0.000        ; 1.769      ; 2.176      ;
; 0.409  ; col[3]                                          ; pixel[0] ; clk27M                   ; ball:ball_inst|ball_X[0] ; 0.000        ; 1.838      ; 2.247      ;
; 0.482  ; ball:ball_inst|ball_Y[2]                        ; pixel[0] ; clk27M                   ; ball:ball_inst|ball_X[0] ; 0.000        ; 1.785      ; 2.267      ;
; 0.484  ; brick:brick_gen|condition2[112]                 ; pixel[0] ; clk27M                   ; ball:ball_inst|ball_X[0] ; 0.000        ; 1.701      ; 2.185      ;
; 0.516  ; ball:ball_inst|ball_Y[0]                        ; pixel[2] ; clk27M                   ; ball:ball_inst|ball_X[0] ; 0.000        ; 1.736      ; 2.252      ;
; 0.529  ; ball:ball_inst|ball_X[4]                        ; pixel[2] ; clk27M                   ; ball:ball_inst|ball_X[0] ; 0.000        ; 1.742      ; 2.271      ;
; 0.559  ; ball:ball_inst|ball_X[1]                        ; pixel[2] ; clk27M                   ; ball:ball_inst|ball_X[0] ; 0.000        ; 1.742      ; 2.301      ;
; 0.565  ; ball:ball_inst|ball_X[5]                        ; pixel[2] ; clk27M                   ; ball:ball_inst|ball_X[0] ; 0.000        ; 1.742      ; 2.307      ;
; 0.582  ; ball:ball_inst|ball_X[2]                        ; pixel[2] ; clk27M                   ; ball:ball_inst|ball_X[0] ; 0.000        ; 1.742      ; 2.324      ;
; 0.591  ; ball:ball_inst|ball_Y[0]                        ; pixel[0] ; clk27M                   ; ball:ball_inst|ball_X[0] ; 0.000        ; 1.785      ; 2.376      ;
; 0.604  ; ball:ball_inst|ball_X[4]                        ; pixel[0] ; clk27M                   ; ball:ball_inst|ball_X[0] ; 0.000        ; 1.791      ; 2.395      ;
; 0.612  ; ball:ball_inst|ball_X[6]                        ; pixel[2] ; clk27M                   ; ball:ball_inst|ball_X[0] ; 0.000        ; 1.742      ; 2.354      ;
; 0.618  ; col[2]                                          ; pixel[0] ; clk27M                   ; ball:ball_inst|ball_X[0] ; 0.000        ; 1.838      ; 2.456      ;
; 0.634  ; ball:ball_inst|ball_X[1]                        ; pixel[0] ; clk27M                   ; ball:ball_inst|ball_X[0] ; 0.000        ; 1.791      ; 2.425      ;
; 0.640  ; ball:ball_inst|ball_X[5]                        ; pixel[0] ; clk27M                   ; ball:ball_inst|ball_X[0] ; 0.000        ; 1.791      ; 2.431      ;
; 0.655  ; col[1]                                          ; pixel[0] ; clk27M                   ; ball:ball_inst|ball_X[0] ; 0.000        ; 1.838      ; 2.493      ;
; 0.657  ; ball:ball_inst|ball_X[2]                        ; pixel[0] ; clk27M                   ; ball:ball_inst|ball_X[0] ; 0.000        ; 1.791      ; 2.448      ;
; 0.670  ; ball:ball_inst|ball_X[3]                        ; pixel[2] ; clk27M                   ; ball:ball_inst|ball_X[0] ; 0.000        ; 1.742      ; 2.412      ;
; 0.684  ; pos_x[0]                                        ; pixel[2] ; clk27M                   ; ball:ball_inst|ball_X[0] ; 0.000        ; 1.804      ; 2.488      ;
; 0.687  ; ball:ball_inst|ball_X[6]                        ; pixel[0] ; clk27M                   ; ball:ball_inst|ball_X[0] ; 0.000        ; 1.791      ; 2.478      ;
; 0.719  ; col[0]                                          ; pixel[0] ; clk27M                   ; ball:ball_inst|ball_X[0] ; 0.000        ; 1.838      ; 2.557      ;
; 0.745  ; ball:ball_inst|ball_X[3]                        ; pixel[0] ; clk27M                   ; ball:ball_inst|ball_X[0] ; 0.000        ; 1.791      ; 2.536      ;
; 0.759  ; pos_x[0]                                        ; pixel[0] ; clk27M                   ; ball:ball_inst|ball_X[0] ; 0.000        ; 1.853      ; 2.612      ;
; 0.921  ; brick:brick_gen|condition3[104]                 ; pixel[2] ; clk27M                   ; ball:ball_inst|ball_X[0] ; 0.000        ; 1.653      ; 2.574      ;
; 1.034  ; brick:brick_gen|condition2[100]                 ; pixel[0] ; clk27M                   ; ball:ball_inst|ball_X[0] ; 0.000        ; 1.701      ; 2.735      ;
; 1.104  ; brick:brick_gen|condition2[104]                 ; pixel[0] ; clk27M                   ; ball:ball_inst|ball_X[0] ; 0.000        ; 1.702      ; 2.806      ;
; 1.188  ; brick:brick_gen|condition[80]                   ; pixel[0] ; clk27M                   ; ball:ball_inst|ball_X[0] ; 0.000        ; 1.702      ; 2.890      ;
; 1.209  ; brick:brick_gen|condition[88]                   ; pixel[0] ; clk27M                   ; ball:ball_inst|ball_X[0] ; 0.000        ; 1.703      ; 2.912      ;
; 1.301  ; brick:brick_gen|condition[64]                   ; pixel[0] ; clk27M                   ; ball:ball_inst|ball_X[0] ; 0.000        ; 1.703      ; 3.004      ;
; 1.340  ; brick:brick_gen|condition[72]                   ; pixel[0] ; clk27M                   ; ball:ball_inst|ball_X[0] ; 0.000        ; 1.702      ; 3.042      ;
; 1.427  ; brick:brick_gen|condition[100]                  ; pixel[0] ; clk27M                   ; ball:ball_inst|ball_X[0] ; 0.000        ; 1.701      ; 3.128      ;
; 1.482  ; brick:brick_gen|condition[104]                  ; pixel[0] ; clk27M                   ; ball:ball_inst|ball_X[0] ; 0.000        ; 1.702      ; 3.184      ;
; 1.492  ; brick:brick_gen|condition[24]                   ; pixel[0] ; clk27M                   ; ball:ball_inst|ball_X[0] ; 0.000        ; 1.703      ; 3.195      ;
; 1.501  ; brick:brick_gen|condition2[88]                  ; pixel[0] ; clk27M                   ; ball:ball_inst|ball_X[0] ; 0.000        ; 1.703      ; 3.204      ;
; 1.552  ; brick:brick_gen|condition3[100]                 ; pixel[2] ; clk27M                   ; ball:ball_inst|ball_X[0] ; 0.000        ; 1.652      ; 3.204      ;
; 1.602  ; brick:brick_gen|condition[16]                   ; pixel[0] ; clk27M                   ; ball:ball_inst|ball_X[0] ; 0.000        ; 1.703      ; 3.305      ;
; 1.712  ; brick:brick_gen|condition[0]                    ; pixel[0] ; clk27M                   ; ball:ball_inst|ball_X[0] ; 0.000        ; 1.703      ; 3.415      ;
; 1.860  ; brick:brick_gen|condition[10]                   ; pixel[0] ; clk27M                   ; ball:ball_inst|ball_X[0] ; 0.000        ; 1.701      ; 3.561      ;
; 1.863  ; brick:brick_gen|condition[48]                   ; pixel[0] ; clk27M                   ; ball:ball_inst|ball_X[0] ; 0.000        ; 1.702      ; 3.565      ;
; 1.898  ; brick:brick_gen|condition2[80]                  ; pixel[0] ; clk27M                   ; ball:ball_inst|ball_X[0] ; 0.000        ; 1.702      ; 3.600      ;
; 1.922  ; brick:brick_gen|condition[40]                   ; pixel[0] ; clk27M                   ; ball:ball_inst|ball_X[0] ; 0.000        ; 1.703      ; 3.625      ;
+--------+-------------------------------------------------+----------+--------------------------+--------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'vga_controller|divider|altpll_component|pll|clk[0]'                                                                                                                                                            ;
+-------+----------------------------------+------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                            ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 0.241 ; vgacon:vga_controller|v_count[2] ; vgacon:vga_controller|v_count_d[2] ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.247 ; vgacon:vga_controller|v_count[0] ; vgacon:vga_controller|v_count_d[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.399      ;
; 0.330 ; vgacon:vga_controller|v_count[5] ; vgacon:vga_controller|v_count_d[5] ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.482      ;
; 0.330 ; vgacon:vga_controller|v_count[3] ; vgacon:vga_controller|v_count_d[3] ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.482      ;
; 0.342 ; vgacon:vga_controller|v_count[1] ; vgacon:vga_controller|v_count_d[1] ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.493      ;
; 0.361 ; vgacon:vga_controller|v_count[5] ; vgacon:vga_controller|v_count[5]   ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.369 ; vgacon:vga_controller|v_count[1] ; vgacon:vga_controller|v_count[1]   ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.521      ;
; 0.370 ; vgacon:vga_controller|h_count[1] ; vgacon:vga_controller|h_count[1]   ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.522      ;
; 0.370 ; vgacon:vga_controller|h_count[4] ; vgacon:vga_controller|h_count[4]   ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.522      ;
; 0.372 ; vgacon:vga_controller|v_count[4] ; vgacon:vga_controller|v_count[4]   ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.524      ;
; 0.373 ; vgacon:vga_controller|v_count[8] ; vgacon:vga_controller|v_count[8]   ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.525      ;
; 0.374 ; vgacon:vga_controller|v_count[6] ; vgacon:vga_controller|v_count[6]   ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.526      ;
; 0.380 ; vgacon:vga_controller|h_count[0] ; vgacon:vga_controller|h_count[0]   ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.532      ;
; 0.380 ; vgacon:vga_controller|h_count[3] ; vgacon:vga_controller|h_count[3]   ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.532      ;
; 0.383 ; vgacon:vga_controller|h_count[2] ; vgacon:vga_controller|h_count[2]   ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.535      ;
; 0.412 ; vgacon:vga_controller|v_count[4] ; vgacon:vga_controller|v_count_d[4] ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.563      ;
; 0.418 ; vgacon:vga_controller|h_count[2] ; vgacon:vga_controller|h_count_d[2] ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.570      ;
; 0.422 ; vgacon:vga_controller|v_count[9] ; vgacon:vga_controller|v_count[9]   ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.574      ;
; 0.426 ; vgacon:vga_controller|v_count[9] ; vgacon:vga_controller|v_count_d[9] ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.577      ;
; 0.427 ; vgacon:vga_controller|v_count[6] ; vgacon:vga_controller|v_count_d[6] ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.578      ;
; 0.434 ; vgacon:vga_controller|h_count[0] ; vgacon:vga_controller|h_count[9]   ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.586      ;
; 0.448 ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|v_count_d[7] ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.599      ;
; 0.492 ; vgacon:vga_controller|h_count[9] ; vgacon:vga_controller|h_count[9]   ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.644      ;
; 0.506 ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|v_count[8]   ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.658      ;
; 0.507 ; vgacon:vga_controller|h_count[0] ; vgacon:vga_controller|h_count_d[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.659      ;
; 0.508 ; vgacon:vga_controller|h_count[1] ; vgacon:vga_controller|h_count[2]   ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.660      ;
; 0.509 ; vgacon:vga_controller|h_count[1] ; vgacon:vga_controller|h_count[9]   ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.661      ;
; 0.512 ; vgacon:vga_controller|v_count[4] ; vgacon:vga_controller|v_count[5]   ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.664      ;
; 0.514 ; vgacon:vga_controller|v_count[1] ; vgacon:vga_controller|v_count[2]   ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.665      ;
; 0.516 ; vgacon:vga_controller|v_count[1] ; vgacon:vga_controller|v_count[3]   ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.667      ;
; 0.516 ; vgacon:vga_controller|h_count[6] ; vgacon:vga_controller|h_count_d[6] ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.668      ;
; 0.516 ; vgacon:vga_controller|h_count[5] ; vgacon:vga_controller|h_count_d[5] ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.668      ;
; 0.516 ; vgacon:vga_controller|h_count[1] ; vgacon:vga_controller|h_count_d[1] ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.668      ;
; 0.520 ; vgacon:vga_controller|h_count[0] ; vgacon:vga_controller|h_count[1]   ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.672      ;
; 0.520 ; vgacon:vga_controller|h_count[3] ; vgacon:vga_controller|h_count[4]   ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.672      ;
; 0.523 ; vgacon:vga_controller|h_count[2] ; vgacon:vga_controller|h_count[3]   ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.675      ;
; 0.525 ; vgacon:vga_controller|v_count[8] ; vgacon:vga_controller|v_count_d[8] ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.676      ;
; 0.534 ; vgacon:vga_controller|h_count[9] ; vgacon:vga_controller|h_count_d[9] ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.685      ;
; 0.543 ; vgacon:vga_controller|h_count[8] ; vgacon:vga_controller|h_count[8]   ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.695      ;
; 0.543 ; vgacon:vga_controller|h_count[1] ; vgacon:vga_controller|h_count[3]   ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.695      ;
; 0.545 ; vgacon:vga_controller|h_count[3] ; vgacon:vga_controller|h_count_d[3] ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.697      ;
; 0.549 ; vgacon:vga_controller|v_count[6] ; vgacon:vga_controller|v_count[8]   ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.701      ;
; 0.549 ; vgacon:vga_controller|v_count[0] ; vgacon:vga_controller|v_count[2]   ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.701      ;
; 0.551 ; vgacon:vga_controller|v_count[0] ; vgacon:vga_controller|v_count[3]   ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.703      ;
; 0.552 ; vgacon:vga_controller|h_count[0] ; vgacon:vga_controller|h_count[8]   ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.704      ;
; 0.554 ; vgacon:vga_controller|v_count[5] ; vgacon:vga_controller|v_count[6]   ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.706      ;
; 0.555 ; vgacon:vga_controller|h_count[0] ; vgacon:vga_controller|h_count[2]   ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.707      ;
; 0.558 ; vgacon:vga_controller|h_count[2] ; vgacon:vga_controller|h_count[4]   ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.710      ;
; 0.560 ; vgacon:vga_controller|h_count[4] ; vgacon:vga_controller|h_count_d[4] ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.712      ;
; 0.565 ; vgacon:vga_controller|h_count[7] ; vgacon:vga_controller|h_count_d[7] ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 0.715      ;
; 0.578 ; vgacon:vga_controller|h_count[1] ; vgacon:vga_controller|h_count[4]   ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.730      ;
; 0.579 ; vgacon:vga_controller|v_count[1] ; vgacon:vga_controller|v_count[4]   ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.581 ; vgacon:vga_controller|v_count[3] ; vgacon:vga_controller|v_count[4]   ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.734      ;
; 0.590 ; vgacon:vga_controller|v_count[0] ; vgacon:vga_controller|v_count[1]   ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.743      ;
; 0.590 ; vgacon:vga_controller|h_count[0] ; vgacon:vga_controller|h_count[3]   ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.742      ;
; 0.606 ; vgacon:vga_controller|v_count[4] ; vgacon:vga_controller|v_count[6]   ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.758      ;
; 0.614 ; vgacon:vga_controller|v_count[1] ; vgacon:vga_controller|v_count[5]   ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.766      ;
; 0.616 ; vgacon:vga_controller|v_count[3] ; vgacon:vga_controller|v_count[5]   ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.769      ;
; 0.624 ; vgacon:vga_controller|h_count[7] ; vgacon:vga_controller|h_count[7]   ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.776      ;
; 0.624 ; vgacon:vga_controller|v_count[5] ; vgacon:vga_controller|v_count[8]   ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.776      ;
; 0.625 ; vgacon:vga_controller|h_count[0] ; vgacon:vga_controller|h_count[4]   ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.777      ;
; 0.625 ; vgacon:vga_controller|v_count[2] ; vgacon:vga_controller|v_count[4]   ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.778      ;
; 0.627 ; vgacon:vga_controller|h_count[1] ; vgacon:vga_controller|h_count[8]   ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.779      ;
; 0.641 ; vgacon:vga_controller|h_count[8] ; vgacon:vga_controller|h_count_d[8] ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 0.791      ;
; 0.647 ; vgacon:vga_controller|v_count[1] ; vgacon:vga_controller|v_count[0]   ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.798      ;
; 0.660 ; vgacon:vga_controller|v_count[2] ; vgacon:vga_controller|v_count[5]   ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.813      ;
; 0.674 ; vgacon:vga_controller|h_count[7] ; vgacon:vga_controller|h_count[8]   ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.826      ;
; 0.676 ; vgacon:vga_controller|v_count[4] ; vgacon:vga_controller|v_count[8]   ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.828      ;
; 0.681 ; vgacon:vga_controller|v_count[8] ; vgacon:vga_controller|v_count[9]   ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.833      ;
; 0.682 ; vgacon:vga_controller|v_count[0] ; vgacon:vga_controller|v_count[0]   ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.834      ;
; 0.693 ; vgacon:vga_controller|h_count[6] ; vgacon:vga_controller|h_count[6]   ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.845      ;
; 0.695 ; vgacon:vga_controller|v_count[0] ; vgacon:vga_controller|v_count[4]   ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.848      ;
; 0.699 ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|v_count[7]   ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.851      ;
; 0.700 ; vgacon:vga_controller|h_count[6] ; vgacon:vga_controller|h_count[8]   ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.852      ;
; 0.708 ; vgacon:vga_controller|v_count[1] ; vgacon:vga_controller|v_count[6]   ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.860      ;
; 0.709 ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|v_count[9]   ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.861      ;
; 0.710 ; vgacon:vga_controller|v_count[3] ; vgacon:vga_controller|v_count[6]   ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.863      ;
; 0.726 ; vgacon:vga_controller|h_count[7] ; vgacon:vga_controller|h_count[9]   ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.878      ;
; 0.730 ; vgacon:vga_controller|v_count[0] ; vgacon:vga_controller|v_count[5]   ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.883      ;
; 0.732 ; vgacon:vga_controller|v_count[1] ; vgacon:vga_controller|v_count[9]   ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.884      ;
; 0.752 ; vgacon:vga_controller|v_count[6] ; vgacon:vga_controller|v_count[9]   ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.904      ;
; 0.753 ; vgacon:vga_controller|h_count[6] ; vgacon:vga_controller|h_count[7]   ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.905      ;
; 0.754 ; vgacon:vga_controller|v_count[2] ; vgacon:vga_controller|v_count[6]   ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.907      ;
; 0.755 ; vgacon:vga_controller|h_count[0] ; vgacon:vga_controller|h_count[5]   ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.907      ;
; 0.762 ; vgacon:vga_controller|h_count[8] ; vgacon:vga_controller|h_count[9]   ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.914      ;
; 0.767 ; vgacon:vga_controller|v_count[0] ; vgacon:vga_controller|v_count[9]   ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.920      ;
; 0.774 ; vgacon:vga_controller|v_count[3] ; vgacon:vga_controller|v_count[3]   ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.926      ;
; 0.778 ; vgacon:vga_controller|h_count[6] ; vgacon:vga_controller|h_count[9]   ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.930      ;
; 0.778 ; vgacon:vga_controller|v_count[1] ; vgacon:vga_controller|v_count[8]   ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.930      ;
; 0.780 ; vgacon:vga_controller|v_count[3] ; vgacon:vga_controller|v_count[8]   ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.933      ;
; 0.816 ; vgacon:vga_controller|h_count[5] ; vgacon:vga_controller|h_count[8]   ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.968      ;
; 0.824 ; vgacon:vga_controller|v_count[0] ; vgacon:vga_controller|v_count[6]   ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.977      ;
; 0.824 ; vgacon:vga_controller|v_count[2] ; vgacon:vga_controller|v_count[8]   ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.977      ;
; 0.827 ; vgacon:vga_controller|v_count[5] ; vgacon:vga_controller|v_count[9]   ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.979      ;
; 0.830 ; vgacon:vga_controller|h_count[1] ; vgacon:vga_controller|h_count[5]   ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.982      ;
; 0.833 ; vgacon:vga_controller|h_count[4] ; vgacon:vga_controller|h_count[8]   ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.985      ;
; 0.845 ; vgacon:vga_controller|v_count[6] ; vgacon:vga_controller|v_count[7]   ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.997      ;
; 0.866 ; vgacon:vga_controller|h_count[2] ; vgacon:vga_controller|h_count[9]   ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.018      ;
; 0.869 ; vgacon:vga_controller|h_count[5] ; vgacon:vga_controller|h_count[7]   ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.021      ;
; 0.873 ; vgacon:vga_controller|v_count[2] ; vgacon:vga_controller|v_count[2]   ; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.025      ;
+-------+----------------------------------+------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'clk27M'                                                                                                 ;
+--------+---------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node     ; To Node                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; 35.269 ; rstn          ; \p_atualiza_pos_x:contador[17] ; clk27M       ; clk27M      ; 37.037       ; -0.012     ; 1.788      ;
; 35.269 ; rstn          ; \p_atualiza_pos_x:contador[18] ; clk27M       ; clk27M      ; 37.037       ; -0.012     ; 1.788      ;
; 35.269 ; rstn          ; \p_atualiza_pos_x:contador[4]  ; clk27M       ; clk27M      ; 37.037       ; -0.012     ; 1.788      ;
; 35.269 ; rstn          ; \p_atualiza_pos_x:contador[5]  ; clk27M       ; clk27M      ; 37.037       ; -0.012     ; 1.788      ;
; 35.269 ; rstn          ; \p_atualiza_pos_x:contador[7]  ; clk27M       ; clk27M      ; 37.037       ; -0.012     ; 1.788      ;
; 35.269 ; rstn          ; \p_atualiza_pos_x:contador[6]  ; clk27M       ; clk27M      ; 37.037       ; -0.012     ; 1.788      ;
; 35.269 ; rstn          ; \p_atualiza_pos_x:contador[8]  ; clk27M       ; clk27M      ; 37.037       ; -0.012     ; 1.788      ;
; 35.269 ; rstn          ; \p_atualiza_pos_x:contador[2]  ; clk27M       ; clk27M      ; 37.037       ; -0.012     ; 1.788      ;
; 35.269 ; rstn          ; \p_atualiza_pos_x:contador[3]  ; clk27M       ; clk27M      ; 37.037       ; -0.012     ; 1.788      ;
; 35.269 ; rstn          ; \p_atualiza_pos_x:contador[1]  ; clk27M       ; clk27M      ; 37.037       ; -0.012     ; 1.788      ;
; 35.269 ; rstn          ; \p_atualiza_pos_x:contador[13] ; clk27M       ; clk27M      ; 37.037       ; -0.012     ; 1.788      ;
; 35.269 ; rstn          ; \p_atualiza_pos_x:contador[0]  ; clk27M       ; clk27M      ; 37.037       ; -0.012     ; 1.788      ;
; 35.384 ; rstn          ; \p_atualiza_pos_x:contador[9]  ; clk27M       ; clk27M      ; 37.037       ; -0.008     ; 1.677      ;
; 35.384 ; rstn          ; \p_atualiza_pos_x:contador[10] ; clk27M       ; clk27M      ; 37.037       ; -0.008     ; 1.677      ;
; 35.384 ; rstn          ; \p_atualiza_pos_x:contador[11] ; clk27M       ; clk27M      ; 37.037       ; -0.008     ; 1.677      ;
; 35.384 ; rstn          ; \p_atualiza_pos_x:contador[12] ; clk27M       ; clk27M      ; 37.037       ; -0.008     ; 1.677      ;
; 35.424 ; estado.inicio ; col[4]                         ; clk27M       ; clk27M      ; 37.037       ; -0.110     ; 1.535      ;
; 35.424 ; estado.inicio ; col[5]                         ; clk27M       ; clk27M      ; 37.037       ; -0.110     ; 1.535      ;
; 35.424 ; estado.inicio ; col[6]                         ; clk27M       ; clk27M      ; 37.037       ; -0.110     ; 1.535      ;
; 35.458 ; rstn          ; \p_atualiza_pos_x:contador[16] ; clk27M       ; clk27M      ; 37.037       ; -0.008     ; 1.603      ;
; 35.458 ; rstn          ; \p_atualiza_pos_x:contador[15] ; clk27M       ; clk27M      ; 37.037       ; -0.008     ; 1.603      ;
; 35.458 ; rstn          ; \p_atualiza_pos_x:contador[14] ; clk27M       ; clk27M      ; 37.037       ; -0.008     ; 1.603      ;
; 35.644 ; rstn          ; estado.move_bola               ; clk27M       ; clk27M      ; 37.037       ; -0.002     ; 1.423      ;
; 35.644 ; rstn          ; estado.inicio                  ; clk27M       ; clk27M      ; 37.037       ; -0.002     ; 1.423      ;
; 35.644 ; rstn          ; estado.constroi_quadro         ; clk27M       ; clk27M      ; 37.037       ; -0.002     ; 1.423      ;
; 35.647 ; rstn          ; pos_x[5]                       ; clk27M       ; clk27M      ; 37.037       ; -0.140     ; 1.282      ;
; 35.647 ; rstn          ; pos_x[6]                       ; clk27M       ; clk27M      ; 37.037       ; -0.140     ; 1.282      ;
; 35.676 ; estado.inicio ; col[0]                         ; clk27M       ; clk27M      ; 37.037       ; -0.130     ; 1.263      ;
; 35.676 ; estado.inicio ; col[1]                         ; clk27M       ; clk27M      ; 37.037       ; -0.130     ; 1.263      ;
; 35.676 ; estado.inicio ; col[2]                         ; clk27M       ; clk27M      ; 37.037       ; -0.130     ; 1.263      ;
; 35.676 ; estado.inicio ; col[3]                         ; clk27M       ; clk27M      ; 37.037       ; -0.130     ; 1.263      ;
; 35.967 ; rstn          ; pos_x[1]                       ; clk27M       ; clk27M      ; 37.037       ; -0.147     ; 0.955      ;
; 35.967 ; rstn          ; pos_x[2]                       ; clk27M       ; clk27M      ; 37.037       ; -0.147     ; 0.955      ;
; 35.967 ; rstn          ; pos_x[3]                       ; clk27M       ; clk27M      ; 37.037       ; -0.147     ; 0.955      ;
; 35.967 ; rstn          ; pos_x[4]                       ; clk27M       ; clk27M      ; 37.037       ; -0.147     ; 0.955      ;
; 35.967 ; rstn          ; pos_x[0]                       ; clk27M       ; clk27M      ; 37.037       ; -0.147     ; 0.955      ;
; 35.973 ; estado.inicio ; contador[9]                    ; clk27M       ; clk27M      ; 37.037       ; -0.003     ; 1.093      ;
; 35.973 ; estado.inicio ; contador[10]                   ; clk27M       ; clk27M      ; 37.037       ; -0.003     ; 1.093      ;
; 35.973 ; estado.inicio ; contador[11]                   ; clk27M       ; clk27M      ; 37.037       ; -0.003     ; 1.093      ;
; 35.973 ; estado.inicio ; contador[12]                   ; clk27M       ; clk27M      ; 37.037       ; -0.003     ; 1.093      ;
; 35.973 ; estado.inicio ; contador[13]                   ; clk27M       ; clk27M      ; 37.037       ; -0.003     ; 1.093      ;
; 35.973 ; estado.inicio ; contador[14]                   ; clk27M       ; clk27M      ; 37.037       ; -0.003     ; 1.093      ;
; 35.973 ; estado.inicio ; contador[15]                   ; clk27M       ; clk27M      ; 37.037       ; -0.003     ; 1.093      ;
; 35.973 ; estado.inicio ; contador[16]                   ; clk27M       ; clk27M      ; 37.037       ; -0.003     ; 1.093      ;
; 35.973 ; estado.inicio ; contador[17]                   ; clk27M       ; clk27M      ; 37.037       ; -0.003     ; 1.093      ;
; 35.973 ; estado.inicio ; contador[18]                   ; clk27M       ; clk27M      ; 37.037       ; -0.003     ; 1.093      ;
; 35.984 ; estado.inicio ; contador[0]                    ; clk27M       ; clk27M      ; 37.037       ; 0.001      ; 1.086      ;
; 35.984 ; estado.inicio ; contador[1]                    ; clk27M       ; clk27M      ; 37.037       ; 0.001      ; 1.086      ;
; 35.984 ; estado.inicio ; contador[2]                    ; clk27M       ; clk27M      ; 37.037       ; 0.001      ; 1.086      ;
; 35.984 ; estado.inicio ; contador[3]                    ; clk27M       ; clk27M      ; 37.037       ; 0.001      ; 1.086      ;
; 35.984 ; estado.inicio ; contador[4]                    ; clk27M       ; clk27M      ; 37.037       ; 0.001      ; 1.086      ;
; 35.984 ; estado.inicio ; contador[5]                    ; clk27M       ; clk27M      ; 37.037       ; 0.001      ; 1.086      ;
; 35.984 ; estado.inicio ; contador[6]                    ; clk27M       ; clk27M      ; 37.037       ; 0.001      ; 1.086      ;
; 35.984 ; estado.inicio ; contador[7]                    ; clk27M       ; clk27M      ; 37.037       ; 0.001      ; 1.086      ;
; 35.984 ; estado.inicio ; contador[8]                    ; clk27M       ; clk27M      ; 37.037       ; 0.001      ; 1.086      ;
; 36.201 ; estado.inicio ; line[0]                        ; clk27M       ; clk27M      ; 37.037       ; -0.042     ; 0.826      ;
; 36.201 ; estado.inicio ; line[1]                        ; clk27M       ; clk27M      ; 37.037       ; -0.042     ; 0.826      ;
; 36.201 ; estado.inicio ; line[2]                        ; clk27M       ; clk27M      ; 37.037       ; -0.042     ; 0.826      ;
; 36.201 ; estado.inicio ; line[3]                        ; clk27M       ; clk27M      ; 37.037       ; -0.042     ; 0.826      ;
; 36.201 ; estado.inicio ; line[4]                        ; clk27M       ; clk27M      ; 37.037       ; -0.042     ; 0.826      ;
; 36.201 ; estado.inicio ; line[6]                        ; clk27M       ; clk27M      ; 37.037       ; -0.042     ; 0.826      ;
; 36.201 ; estado.inicio ; line[5]                        ; clk27M       ; clk27M      ; 37.037       ; -0.042     ; 0.826      ;
+--------+---------------+--------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'clk27M'                                                                                                 ;
+-------+---------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node     ; To Node                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; 0.716 ; estado.inicio ; line[0]                        ; clk27M       ; clk27M      ; 0.000        ; -0.042     ; 0.826      ;
; 0.716 ; estado.inicio ; line[1]                        ; clk27M       ; clk27M      ; 0.000        ; -0.042     ; 0.826      ;
; 0.716 ; estado.inicio ; line[2]                        ; clk27M       ; clk27M      ; 0.000        ; -0.042     ; 0.826      ;
; 0.716 ; estado.inicio ; line[3]                        ; clk27M       ; clk27M      ; 0.000        ; -0.042     ; 0.826      ;
; 0.716 ; estado.inicio ; line[4]                        ; clk27M       ; clk27M      ; 0.000        ; -0.042     ; 0.826      ;
; 0.716 ; estado.inicio ; line[6]                        ; clk27M       ; clk27M      ; 0.000        ; -0.042     ; 0.826      ;
; 0.716 ; estado.inicio ; line[5]                        ; clk27M       ; clk27M      ; 0.000        ; -0.042     ; 0.826      ;
; 0.933 ; estado.inicio ; contador[0]                    ; clk27M       ; clk27M      ; 0.000        ; 0.001      ; 1.086      ;
; 0.933 ; estado.inicio ; contador[1]                    ; clk27M       ; clk27M      ; 0.000        ; 0.001      ; 1.086      ;
; 0.933 ; estado.inicio ; contador[2]                    ; clk27M       ; clk27M      ; 0.000        ; 0.001      ; 1.086      ;
; 0.933 ; estado.inicio ; contador[3]                    ; clk27M       ; clk27M      ; 0.000        ; 0.001      ; 1.086      ;
; 0.933 ; estado.inicio ; contador[4]                    ; clk27M       ; clk27M      ; 0.000        ; 0.001      ; 1.086      ;
; 0.933 ; estado.inicio ; contador[5]                    ; clk27M       ; clk27M      ; 0.000        ; 0.001      ; 1.086      ;
; 0.933 ; estado.inicio ; contador[6]                    ; clk27M       ; clk27M      ; 0.000        ; 0.001      ; 1.086      ;
; 0.933 ; estado.inicio ; contador[7]                    ; clk27M       ; clk27M      ; 0.000        ; 0.001      ; 1.086      ;
; 0.933 ; estado.inicio ; contador[8]                    ; clk27M       ; clk27M      ; 0.000        ; 0.001      ; 1.086      ;
; 0.944 ; estado.inicio ; contador[9]                    ; clk27M       ; clk27M      ; 0.000        ; -0.003     ; 1.093      ;
; 0.944 ; estado.inicio ; contador[10]                   ; clk27M       ; clk27M      ; 0.000        ; -0.003     ; 1.093      ;
; 0.944 ; estado.inicio ; contador[11]                   ; clk27M       ; clk27M      ; 0.000        ; -0.003     ; 1.093      ;
; 0.944 ; estado.inicio ; contador[12]                   ; clk27M       ; clk27M      ; 0.000        ; -0.003     ; 1.093      ;
; 0.944 ; estado.inicio ; contador[13]                   ; clk27M       ; clk27M      ; 0.000        ; -0.003     ; 1.093      ;
; 0.944 ; estado.inicio ; contador[14]                   ; clk27M       ; clk27M      ; 0.000        ; -0.003     ; 1.093      ;
; 0.944 ; estado.inicio ; contador[15]                   ; clk27M       ; clk27M      ; 0.000        ; -0.003     ; 1.093      ;
; 0.944 ; estado.inicio ; contador[16]                   ; clk27M       ; clk27M      ; 0.000        ; -0.003     ; 1.093      ;
; 0.944 ; estado.inicio ; contador[17]                   ; clk27M       ; clk27M      ; 0.000        ; -0.003     ; 1.093      ;
; 0.944 ; estado.inicio ; contador[18]                   ; clk27M       ; clk27M      ; 0.000        ; -0.003     ; 1.093      ;
; 0.950 ; rstn          ; pos_x[1]                       ; clk27M       ; clk27M      ; 0.000        ; -0.147     ; 0.955      ;
; 0.950 ; rstn          ; pos_x[2]                       ; clk27M       ; clk27M      ; 0.000        ; -0.147     ; 0.955      ;
; 0.950 ; rstn          ; pos_x[3]                       ; clk27M       ; clk27M      ; 0.000        ; -0.147     ; 0.955      ;
; 0.950 ; rstn          ; pos_x[4]                       ; clk27M       ; clk27M      ; 0.000        ; -0.147     ; 0.955      ;
; 0.950 ; rstn          ; pos_x[0]                       ; clk27M       ; clk27M      ; 0.000        ; -0.147     ; 0.955      ;
; 1.241 ; estado.inicio ; col[0]                         ; clk27M       ; clk27M      ; 0.000        ; -0.130     ; 1.263      ;
; 1.241 ; estado.inicio ; col[1]                         ; clk27M       ; clk27M      ; 0.000        ; -0.130     ; 1.263      ;
; 1.241 ; estado.inicio ; col[2]                         ; clk27M       ; clk27M      ; 0.000        ; -0.130     ; 1.263      ;
; 1.241 ; estado.inicio ; col[3]                         ; clk27M       ; clk27M      ; 0.000        ; -0.130     ; 1.263      ;
; 1.270 ; rstn          ; pos_x[5]                       ; clk27M       ; clk27M      ; 0.000        ; -0.140     ; 1.282      ;
; 1.270 ; rstn          ; pos_x[6]                       ; clk27M       ; clk27M      ; 0.000        ; -0.140     ; 1.282      ;
; 1.273 ; rstn          ; estado.move_bola               ; clk27M       ; clk27M      ; 0.000        ; -0.002     ; 1.423      ;
; 1.273 ; rstn          ; estado.inicio                  ; clk27M       ; clk27M      ; 0.000        ; -0.002     ; 1.423      ;
; 1.273 ; rstn          ; estado.constroi_quadro         ; clk27M       ; clk27M      ; 0.000        ; -0.002     ; 1.423      ;
; 1.459 ; rstn          ; \p_atualiza_pos_x:contador[16] ; clk27M       ; clk27M      ; 0.000        ; -0.008     ; 1.603      ;
; 1.459 ; rstn          ; \p_atualiza_pos_x:contador[15] ; clk27M       ; clk27M      ; 0.000        ; -0.008     ; 1.603      ;
; 1.459 ; rstn          ; \p_atualiza_pos_x:contador[14] ; clk27M       ; clk27M      ; 0.000        ; -0.008     ; 1.603      ;
; 1.493 ; estado.inicio ; col[4]                         ; clk27M       ; clk27M      ; 0.000        ; -0.110     ; 1.535      ;
; 1.493 ; estado.inicio ; col[5]                         ; clk27M       ; clk27M      ; 0.000        ; -0.110     ; 1.535      ;
; 1.493 ; estado.inicio ; col[6]                         ; clk27M       ; clk27M      ; 0.000        ; -0.110     ; 1.535      ;
; 1.533 ; rstn          ; \p_atualiza_pos_x:contador[9]  ; clk27M       ; clk27M      ; 0.000        ; -0.008     ; 1.677      ;
; 1.533 ; rstn          ; \p_atualiza_pos_x:contador[10] ; clk27M       ; clk27M      ; 0.000        ; -0.008     ; 1.677      ;
; 1.533 ; rstn          ; \p_atualiza_pos_x:contador[11] ; clk27M       ; clk27M      ; 0.000        ; -0.008     ; 1.677      ;
; 1.533 ; rstn          ; \p_atualiza_pos_x:contador[12] ; clk27M       ; clk27M      ; 0.000        ; -0.008     ; 1.677      ;
; 1.648 ; rstn          ; \p_atualiza_pos_x:contador[17] ; clk27M       ; clk27M      ; 0.000        ; -0.012     ; 1.788      ;
; 1.648 ; rstn          ; \p_atualiza_pos_x:contador[18] ; clk27M       ; clk27M      ; 0.000        ; -0.012     ; 1.788      ;
; 1.648 ; rstn          ; \p_atualiza_pos_x:contador[4]  ; clk27M       ; clk27M      ; 0.000        ; -0.012     ; 1.788      ;
; 1.648 ; rstn          ; \p_atualiza_pos_x:contador[5]  ; clk27M       ; clk27M      ; 0.000        ; -0.012     ; 1.788      ;
; 1.648 ; rstn          ; \p_atualiza_pos_x:contador[7]  ; clk27M       ; clk27M      ; 0.000        ; -0.012     ; 1.788      ;
; 1.648 ; rstn          ; \p_atualiza_pos_x:contador[6]  ; clk27M       ; clk27M      ; 0.000        ; -0.012     ; 1.788      ;
; 1.648 ; rstn          ; \p_atualiza_pos_x:contador[8]  ; clk27M       ; clk27M      ; 0.000        ; -0.012     ; 1.788      ;
; 1.648 ; rstn          ; \p_atualiza_pos_x:contador[2]  ; clk27M       ; clk27M      ; 0.000        ; -0.012     ; 1.788      ;
; 1.648 ; rstn          ; \p_atualiza_pos_x:contador[3]  ; clk27M       ; clk27M      ; 0.000        ; -0.012     ; 1.788      ;
; 1.648 ; rstn          ; \p_atualiza_pos_x:contador[1]  ; clk27M       ; clk27M      ; 0.000        ; -0.012     ; 1.788      ;
; 1.648 ; rstn          ; \p_atualiza_pos_x:contador[13] ; clk27M       ; clk27M      ; 0.000        ; -0.012     ; 1.788      ;
; 1.648 ; rstn          ; \p_atualiza_pos_x:contador[0]  ; clk27M       ; clk27M      ; 0.000        ; -0.012     ; 1.788      ;
+-------+---------------+--------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'ball:ball_inst|ball_X[0]'                                                                      ;
+-------+--------------+----------------+------------------+--------------------------+------------+------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                       ;
+-------+--------------+----------------+------------------+--------------------------+------------+------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ball:ball_inst|ball_X[0] ; Rise       ; ball_inst|ball_X[0]|regout   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ball:ball_inst|ball_X[0] ; Rise       ; ball_inst|ball_X[0]|regout   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ball:ball_inst|ball_X[0] ; Fall       ; pixel[0]                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ball:ball_inst|ball_X[0] ; Fall       ; pixel[0]                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ball:ball_inst|ball_X[0] ; Rise       ; pixel[0]|datac               ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ball:ball_inst|ball_X[0] ; Rise       ; pixel[0]|datac               ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ball:ball_inst|ball_X[0] ; Fall       ; pixel[0]~346|combout         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ball:ball_inst|ball_X[0] ; Fall       ; pixel[0]~346|combout         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ball:ball_inst|ball_X[0] ; Rise       ; pixel[0]~346|dataa           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ball:ball_inst|ball_X[0] ; Rise       ; pixel[0]~346|dataa           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ball:ball_inst|ball_X[0] ; Rise       ; pixel[0]~464clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ball:ball_inst|ball_X[0] ; Rise       ; pixel[0]~464clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ball:ball_inst|ball_X[0] ; Rise       ; pixel[0]~464clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ball:ball_inst|ball_X[0] ; Rise       ; pixel[0]~464clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ball:ball_inst|ball_X[0] ; Rise       ; pixel[0]~464|combout         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ball:ball_inst|ball_X[0] ; Rise       ; pixel[0]~464|combout         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ball:ball_inst|ball_X[0] ; Fall       ; pixel[0]~464|datad           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ball:ball_inst|ball_X[0] ; Fall       ; pixel[0]~464|datad           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ball:ball_inst|ball_X[0] ; Fall       ; pixel[2]                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ball:ball_inst|ball_X[0] ; Fall       ; pixel[2]                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ball:ball_inst|ball_X[0] ; Rise       ; pixel[2]|datad               ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ball:ball_inst|ball_X[0] ; Rise       ; pixel[2]|datad               ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ball:ball_inst|ball_X[0] ; Rise       ; pixel_process~13|combout     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ball:ball_inst|ball_X[0] ; Rise       ; pixel_process~13|combout     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ball:ball_inst|ball_X[0] ; Rise       ; pixel_process~13|datab       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ball:ball_inst|ball_X[0] ; Rise       ; pixel_process~13|datab       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ball:ball_inst|ball_X[0] ; Rise       ; pixel_process~17|combout     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ball:ball_inst|ball_X[0] ; Rise       ; pixel_process~17|combout     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ball:ball_inst|ball_X[0] ; Rise       ; pixel_process~17|datab       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ball:ball_inst|ball_X[0] ; Rise       ; pixel_process~17|datab       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ball:ball_inst|ball_X[0] ; Rise       ; pixel_process~9|combout      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ball:ball_inst|ball_X[0] ; Rise       ; pixel_process~9|combout      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ball:ball_inst|ball_X[0] ; Rise       ; pixel_process~9|dataa        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ball:ball_inst|ball_X[0] ; Rise       ; pixel_process~9|dataa        ;
+-------+--------------+----------------+------------------+--------------------------+------------+------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk27M'                                                                                                                                                                                                             ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                                                                                                             ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~portb_address_reg0  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~portb_address_reg1  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~portb_address_reg10 ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~portb_address_reg11 ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~portb_address_reg2  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~portb_address_reg3  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~portb_address_reg4  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~portb_address_reg5  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~portb_address_reg6  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~portb_address_reg7  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~portb_address_reg8  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~portb_address_reg9  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~portb_datain_reg0   ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~portb_memory_reg0   ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~portb_we_reg        ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~portb_address_reg0  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~portb_address_reg1  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~portb_address_reg10 ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~portb_address_reg11 ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~portb_address_reg2  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~portb_address_reg3  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~portb_address_reg4  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~portb_address_reg5  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~portb_address_reg6  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~portb_address_reg7  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~portb_address_reg8  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~portb_address_reg9  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~portb_datain_reg0   ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~portb_memory_reg0   ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~portb_we_reg        ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~portb_address_reg0  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~portb_address_reg1  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~portb_address_reg10 ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~portb_address_reg11 ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~portb_address_reg2  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~portb_address_reg3  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~portb_address_reg4  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~portb_address_reg5  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~portb_address_reg6  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~portb_address_reg7  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~portb_address_reg8  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~portb_address_reg9  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~portb_datain_reg0   ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~portb_memory_reg0   ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~portb_we_reg        ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~portb_address_reg0  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~portb_address_reg1  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~portb_address_reg10 ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~portb_address_reg11 ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~portb_address_reg2  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~portb_address_reg3  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~portb_address_reg4  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~portb_address_reg5  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~portb_address_reg6  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~portb_address_reg7  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~portb_address_reg8  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~portb_address_reg9  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~portb_datain_reg0   ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~portb_memory_reg0   ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~portb_we_reg        ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~portb_address_reg0  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~portb_address_reg1  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~portb_address_reg10 ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~portb_address_reg11 ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~portb_address_reg2  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~portb_address_reg3  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~portb_address_reg4  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~portb_address_reg5  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~portb_address_reg6  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~portb_address_reg7  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~portb_address_reg8  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~portb_address_reg9  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~portb_datain_reg0   ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~portb_memory_reg0   ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~portb_we_reg        ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~portb_address_reg0  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~portb_address_reg1  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~portb_address_reg10 ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~portb_address_reg11 ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~portb_address_reg2  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~portb_address_reg3  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~portb_address_reg4  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~portb_address_reg5  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~portb_address_reg6  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~portb_address_reg7  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~portb_address_reg8  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~portb_address_reg9  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~portb_datain_reg0   ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~portb_memory_reg0   ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~portb_we_reg        ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a6~portb_address_reg0  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a6~portb_address_reg1  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a6~portb_address_reg10 ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a6~portb_address_reg11 ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a6~portb_address_reg2  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a6~portb_address_reg3  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a6~portb_address_reg4  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a6~portb_address_reg5  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a6~portb_address_reg6  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a6~portb_address_reg7  ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'vga_controller|divider|altpll_component|pll|clk[0]'                                                                                                                                                                                                             ;
+--------+--------------+----------------+------------------+----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                              ; Clock Edge ; Target                                                                                                                                                             ;
+--------+--------------+----------------+------------------+----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg0  ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg0  ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg1  ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg1  ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg10 ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg10 ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg11 ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg11 ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg2  ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg2  ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg3  ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg3  ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg4  ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg4  ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg5  ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg5  ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg6  ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg6  ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg7  ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg7  ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg8  ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg8  ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg9  ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg9  ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg0  ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg0  ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg1  ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg1  ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg10 ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg10 ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg11 ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg11 ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg2  ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg2  ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg3  ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg3  ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg4  ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg4  ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg5  ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg5  ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg6  ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg6  ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg7  ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg7  ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg8  ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg8  ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg9  ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg9  ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~porta_address_reg0  ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~porta_address_reg0  ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~porta_address_reg1  ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~porta_address_reg1  ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~porta_address_reg10 ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~porta_address_reg10 ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~porta_address_reg11 ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~porta_address_reg11 ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~porta_address_reg2  ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~porta_address_reg2  ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~porta_address_reg3  ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~porta_address_reg3  ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~porta_address_reg4  ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~porta_address_reg4  ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~porta_address_reg5  ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~porta_address_reg5  ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~porta_address_reg6  ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~porta_address_reg6  ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~porta_address_reg7  ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~porta_address_reg7  ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~porta_address_reg8  ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~porta_address_reg8  ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~porta_address_reg9  ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~porta_address_reg9  ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg0  ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg0  ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg1  ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg1  ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg10 ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg10 ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg11 ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg11 ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg2  ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg2  ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg3  ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg3  ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg4  ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg4  ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg5  ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg5  ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg6  ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg6  ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg7  ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg7  ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg8  ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg8  ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg9  ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg9  ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg0  ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg0  ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg1  ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; vga_controller|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg1  ;
+--------+--------------+----------------+------------------+----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Setup Times                                                              ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; KEY[*]       ; clk27M     ; 4.367 ; 4.367 ; Rise       ; clk27M          ;
;  KEY[1]      ; clk27M     ; 1.812 ; 1.812 ; Rise       ; clk27M          ;
;  KEY[2]      ; clk27M     ; 4.367 ; 4.367 ; Rise       ; clk27M          ;
;  KEY[3]      ; clk27M     ; 3.469 ; 3.469 ; Rise       ; clk27M          ;
; SW[*]        ; clk27M     ; 0.991 ; 0.991 ; Rise       ; clk27M          ;
;  SW[8]       ; clk27M     ; 0.991 ; 0.991 ; Rise       ; clk27M          ;
;  SW[9]       ; clk27M     ; 0.042 ; 0.042 ; Rise       ; clk27M          ;
; reset_button ; clk27M     ; 1.781 ; 1.781 ; Rise       ; clk27M          ;
+--------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Hold Times                                                                 ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; KEY[*]       ; clk27M     ; -1.692 ; -1.692 ; Rise       ; clk27M          ;
;  KEY[1]      ; clk27M     ; -1.692 ; -1.692 ; Rise       ; clk27M          ;
;  KEY[2]      ; clk27M     ; -2.482 ; -2.482 ; Rise       ; clk27M          ;
;  KEY[3]      ; clk27M     ; -3.083 ; -3.083 ; Rise       ; clk27M          ;
; SW[*]        ; clk27M     ; 0.078  ; 0.078  ; Rise       ; clk27M          ;
;  SW[8]       ; clk27M     ; -0.437 ; -0.437 ; Rise       ; clk27M          ;
;  SW[9]       ; clk27M     ; 0.078  ; 0.078  ; Rise       ; clk27M          ;
; reset_button ; clk27M     ; -1.661 ; -1.661 ; Rise       ; clk27M          ;
+--------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                    ;
+-----------+------------+-------+-------+------------+----------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                    ;
+-----------+------------+-------+-------+------------+----------------------------------------------------+
; HEX0[*]   ; clk27M     ; 4.982 ; 4.982 ; Rise       ; clk27M                                             ;
;  HEX0[0]  ; clk27M     ; 4.770 ; 4.770 ; Rise       ; clk27M                                             ;
;  HEX0[1]  ; clk27M     ; 4.632 ; 4.632 ; Rise       ; clk27M                                             ;
;  HEX0[2]  ; clk27M     ; 4.778 ; 4.778 ; Rise       ; clk27M                                             ;
;  HEX0[3]  ; clk27M     ; 4.706 ; 4.706 ; Rise       ; clk27M                                             ;
;  HEX0[4]  ; clk27M     ; 4.809 ; 4.809 ; Rise       ; clk27M                                             ;
;  HEX0[5]  ; clk27M     ; 4.674 ; 4.674 ; Rise       ; clk27M                                             ;
;  HEX0[6]  ; clk27M     ; 4.982 ; 4.982 ; Rise       ; clk27M                                             ;
; HEX1[*]   ; clk27M     ; 4.938 ; 4.938 ; Rise       ; clk27M                                             ;
;  HEX1[0]  ; clk27M     ; 4.883 ; 4.883 ; Rise       ; clk27M                                             ;
;  HEX1[1]  ; clk27M     ; 4.789 ; 4.789 ; Rise       ; clk27M                                             ;
;  HEX1[2]  ; clk27M     ; 4.903 ; 4.903 ; Rise       ; clk27M                                             ;
;  HEX1[3]  ; clk27M     ; 4.717 ; 4.717 ; Rise       ; clk27M                                             ;
;  HEX1[4]  ; clk27M     ; 4.892 ; 4.892 ; Rise       ; clk27M                                             ;
;  HEX1[5]  ; clk27M     ; 4.837 ; 4.837 ; Rise       ; clk27M                                             ;
;  HEX1[6]  ; clk27M     ; 4.938 ; 4.938 ; Rise       ; clk27M                                             ;
; HEX2[*]   ; clk27M     ; 5.133 ; 5.133 ; Rise       ; clk27M                                             ;
;  HEX2[0]  ; clk27M     ; 4.890 ; 4.890 ; Rise       ; clk27M                                             ;
;  HEX2[1]  ; clk27M     ; 4.887 ; 4.887 ; Rise       ; clk27M                                             ;
;  HEX2[2]  ; clk27M     ; 4.759 ; 4.759 ; Rise       ; clk27M                                             ;
;  HEX2[3]  ; clk27M     ; 4.927 ; 4.927 ; Rise       ; clk27M                                             ;
;  HEX2[4]  ; clk27M     ; 4.926 ; 4.926 ; Rise       ; clk27M                                             ;
;  HEX2[5]  ; clk27M     ; 4.801 ; 4.801 ; Rise       ; clk27M                                             ;
;  HEX2[6]  ; clk27M     ; 5.133 ; 5.133 ; Rise       ; clk27M                                             ;
; LEDR[*]   ; clk27M     ; 4.358 ; 4.358 ; Rise       ; clk27M                                             ;
;  LEDR[0]  ; clk27M     ; 4.181 ; 4.181 ; Rise       ; clk27M                                             ;
;  LEDR[1]  ; clk27M     ; 4.144 ; 4.144 ; Rise       ; clk27M                                             ;
;  LEDR[2]  ; clk27M     ; 4.358 ; 4.358 ; Rise       ; clk27M                                             ;
; blue[*]   ; clk27M     ; 5.585 ; 5.585 ; Rise       ; vga_controller|divider|altpll_component|pll|clk[0] ;
;  blue[0]  ; clk27M     ; 5.585 ; 5.585 ; Rise       ; vga_controller|divider|altpll_component|pll|clk[0] ;
;  blue[1]  ; clk27M     ; 5.443 ; 5.443 ; Rise       ; vga_controller|divider|altpll_component|pll|clk[0] ;
;  blue[2]  ; clk27M     ; 5.466 ; 5.466 ; Rise       ; vga_controller|divider|altpll_component|pll|clk[0] ;
;  blue[3]  ; clk27M     ; 5.426 ; 5.426 ; Rise       ; vga_controller|divider|altpll_component|pll|clk[0] ;
; green[*]  ; clk27M     ; 5.388 ; 5.388 ; Rise       ; vga_controller|divider|altpll_component|pll|clk[0] ;
;  green[0] ; clk27M     ; 5.388 ; 5.388 ; Rise       ; vga_controller|divider|altpll_component|pll|clk[0] ;
;  green[1] ; clk27M     ; 5.367 ; 5.367 ; Rise       ; vga_controller|divider|altpll_component|pll|clk[0] ;
;  green[2] ; clk27M     ; 5.386 ; 5.386 ; Rise       ; vga_controller|divider|altpll_component|pll|clk[0] ;
;  green[3] ; clk27M     ; 5.388 ; 5.388 ; Rise       ; vga_controller|divider|altpll_component|pll|clk[0] ;
; hsync     ; clk27M     ; 3.619 ; 3.619 ; Rise       ; vga_controller|divider|altpll_component|pll|clk[0] ;
; red[*]    ; clk27M     ; 5.382 ; 5.382 ; Rise       ; vga_controller|divider|altpll_component|pll|clk[0] ;
;  red[0]   ; clk27M     ; 5.290 ; 5.290 ; Rise       ; vga_controller|divider|altpll_component|pll|clk[0] ;
;  red[1]   ; clk27M     ; 5.365 ; 5.365 ; Rise       ; vga_controller|divider|altpll_component|pll|clk[0] ;
;  red[2]   ; clk27M     ; 5.382 ; 5.382 ; Rise       ; vga_controller|divider|altpll_component|pll|clk[0] ;
;  red[3]   ; clk27M     ; 5.352 ; 5.352 ; Rise       ; vga_controller|divider|altpll_component|pll|clk[0] ;
; vsync     ; clk27M     ; 3.190 ; 3.190 ; Rise       ; vga_controller|divider|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                            ;
+-----------+------------+-------+-------+------------+----------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                    ;
+-----------+------------+-------+-------+------------+----------------------------------------------------+
; HEX0[*]   ; clk27M     ; 4.503 ; 4.503 ; Rise       ; clk27M                                             ;
;  HEX0[0]  ; clk27M     ; 4.641 ; 4.641 ; Rise       ; clk27M                                             ;
;  HEX0[1]  ; clk27M     ; 4.503 ; 4.503 ; Rise       ; clk27M                                             ;
;  HEX0[2]  ; clk27M     ; 4.652 ; 4.652 ; Rise       ; clk27M                                             ;
;  HEX0[3]  ; clk27M     ; 4.577 ; 4.577 ; Rise       ; clk27M                                             ;
;  HEX0[4]  ; clk27M     ; 4.690 ; 4.690 ; Rise       ; clk27M                                             ;
;  HEX0[5]  ; clk27M     ; 4.545 ; 4.545 ; Rise       ; clk27M                                             ;
;  HEX0[6]  ; clk27M     ; 4.858 ; 4.858 ; Rise       ; clk27M                                             ;
; HEX1[*]   ; clk27M     ; 4.582 ; 4.582 ; Rise       ; clk27M                                             ;
;  HEX1[0]  ; clk27M     ; 4.738 ; 4.738 ; Rise       ; clk27M                                             ;
;  HEX1[1]  ; clk27M     ; 4.653 ; 4.653 ; Rise       ; clk27M                                             ;
;  HEX1[2]  ; clk27M     ; 4.760 ; 4.760 ; Rise       ; clk27M                                             ;
;  HEX1[3]  ; clk27M     ; 4.582 ; 4.582 ; Rise       ; clk27M                                             ;
;  HEX1[4]  ; clk27M     ; 4.750 ; 4.750 ; Rise       ; clk27M                                             ;
;  HEX1[5]  ; clk27M     ; 4.694 ; 4.694 ; Rise       ; clk27M                                             ;
;  HEX1[6]  ; clk27M     ; 4.804 ; 4.804 ; Rise       ; clk27M                                             ;
; HEX2[*]   ; clk27M     ; 4.624 ; 4.624 ; Rise       ; clk27M                                             ;
;  HEX2[0]  ; clk27M     ; 4.754 ; 4.754 ; Rise       ; clk27M                                             ;
;  HEX2[1]  ; clk27M     ; 4.752 ; 4.752 ; Rise       ; clk27M                                             ;
;  HEX2[2]  ; clk27M     ; 4.624 ; 4.624 ; Rise       ; clk27M                                             ;
;  HEX2[3]  ; clk27M     ; 4.793 ; 4.793 ; Rise       ; clk27M                                             ;
;  HEX2[4]  ; clk27M     ; 4.798 ; 4.798 ; Rise       ; clk27M                                             ;
;  HEX2[5]  ; clk27M     ; 4.664 ; 4.664 ; Rise       ; clk27M                                             ;
;  HEX2[6]  ; clk27M     ; 5.006 ; 5.006 ; Rise       ; clk27M                                             ;
; LEDR[*]   ; clk27M     ; 4.144 ; 4.144 ; Rise       ; clk27M                                             ;
;  LEDR[0]  ; clk27M     ; 4.181 ; 4.181 ; Rise       ; clk27M                                             ;
;  LEDR[1]  ; clk27M     ; 4.144 ; 4.144 ; Rise       ; clk27M                                             ;
;  LEDR[2]  ; clk27M     ; 4.358 ; 4.358 ; Rise       ; clk27M                                             ;
; blue[*]   ; clk27M     ; 3.135 ; 3.135 ; Rise       ; vga_controller|divider|altpll_component|pll|clk[0] ;
;  blue[0]  ; clk27M     ; 3.294 ; 3.294 ; Rise       ; vga_controller|divider|altpll_component|pll|clk[0] ;
;  blue[1]  ; clk27M     ; 3.152 ; 3.152 ; Rise       ; vga_controller|divider|altpll_component|pll|clk[0] ;
;  blue[2]  ; clk27M     ; 3.175 ; 3.175 ; Rise       ; vga_controller|divider|altpll_component|pll|clk[0] ;
;  blue[3]  ; clk27M     ; 3.135 ; 3.135 ; Rise       ; vga_controller|divider|altpll_component|pll|clk[0] ;
; green[*]  ; clk27M     ; 3.122 ; 3.122 ; Rise       ; vga_controller|divider|altpll_component|pll|clk[0] ;
;  green[0] ; clk27M     ; 3.143 ; 3.143 ; Rise       ; vga_controller|divider|altpll_component|pll|clk[0] ;
;  green[1] ; clk27M     ; 3.122 ; 3.122 ; Rise       ; vga_controller|divider|altpll_component|pll|clk[0] ;
;  green[2] ; clk27M     ; 3.141 ; 3.141 ; Rise       ; vga_controller|divider|altpll_component|pll|clk[0] ;
;  green[3] ; clk27M     ; 3.143 ; 3.143 ; Rise       ; vga_controller|divider|altpll_component|pll|clk[0] ;
; hsync     ; clk27M     ; 2.817 ; 2.817 ; Rise       ; vga_controller|divider|altpll_component|pll|clk[0] ;
; red[*]    ; clk27M     ; 3.171 ; 3.171 ; Rise       ; vga_controller|divider|altpll_component|pll|clk[0] ;
;  red[0]   ; clk27M     ; 3.171 ; 3.171 ; Rise       ; vga_controller|divider|altpll_component|pll|clk[0] ;
;  red[1]   ; clk27M     ; 3.246 ; 3.246 ; Rise       ; vga_controller|divider|altpll_component|pll|clk[0] ;
;  red[2]   ; clk27M     ; 3.263 ; 3.263 ; Rise       ; vga_controller|divider|altpll_component|pll|clk[0] ;
;  red[3]   ; clk27M     ; 3.233 ; 3.233 ; Rise       ; vga_controller|divider|altpll_component|pll|clk[0] ;
; vsync     ; clk27M     ; 2.647 ; 2.647 ; Rise       ; vga_controller|divider|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                 ;
+-----------------------------------------------------+----------+---------+----------+---------+---------------------+
; Clock                                               ; Setup    ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------------------+----------+---------+----------+---------+---------------------+
; Worst-case Slack                                    ; -29.605  ; -2.079  ; 33.048   ; 0.550   ; 0.500               ;
;  ball:ball_inst|ball_X[0]                           ; -29.605  ; -1.762  ; N/A      ; N/A     ; 0.500               ;
;  clk27M                                             ; -17.188  ; -2.079  ; 33.048   ; 0.550   ; 15.954              ;
;  vga_controller|divider|altpll_component|pll|clk[0] ; 15.935   ; 0.241   ; N/A      ; N/A     ; 17.277              ;
; Design-wide TNS                                     ; -633.686 ; -17.361 ; 0.0      ; 0.0     ; 0.0                 ;
;  ball:ball_inst|ball_X[0]                           ; -51.650  ; -3.227  ; N/A      ; N/A     ; 0.000               ;
;  clk27M                                             ; -582.036 ; -14.134 ; 0.000    ; 0.000   ; 0.000               ;
;  vga_controller|divider|altpll_component|pll|clk[0] ; 0.000    ; 0.000   ; N/A      ; N/A     ; 0.000               ;
+-----------------------------------------------------+----------+---------+----------+---------+---------------------+


+--------------------------------------------------------------------------+
; Setup Times                                                              ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; KEY[*]       ; clk27M     ; 9.579 ; 9.579 ; Rise       ; clk27M          ;
;  KEY[1]      ; clk27M     ; 3.912 ; 3.912 ; Rise       ; clk27M          ;
;  KEY[2]      ; clk27M     ; 9.579 ; 9.579 ; Rise       ; clk27M          ;
;  KEY[3]      ; clk27M     ; 7.066 ; 7.066 ; Rise       ; clk27M          ;
; SW[*]        ; clk27M     ; 3.048 ; 3.048 ; Rise       ; clk27M          ;
;  SW[8]       ; clk27M     ; 3.048 ; 3.048 ; Rise       ; clk27M          ;
;  SW[9]       ; clk27M     ; 0.476 ; 0.476 ; Rise       ; clk27M          ;
; reset_button ; clk27M     ; 3.853 ; 3.853 ; Rise       ; clk27M          ;
+--------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Hold Times                                                                 ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; KEY[*]       ; clk27M     ; -1.692 ; -1.692 ; Rise       ; clk27M          ;
;  KEY[1]      ; clk27M     ; -1.692 ; -1.692 ; Rise       ; clk27M          ;
;  KEY[2]      ; clk27M     ; -2.482 ; -2.482 ; Rise       ; clk27M          ;
;  KEY[3]      ; clk27M     ; -3.083 ; -3.083 ; Rise       ; clk27M          ;
; SW[*]        ; clk27M     ; 0.078  ; 0.078  ; Rise       ; clk27M          ;
;  SW[8]       ; clk27M     ; -0.437 ; -0.437 ; Rise       ; clk27M          ;
;  SW[9]       ; clk27M     ; 0.078  ; 0.078  ; Rise       ; clk27M          ;
; reset_button ; clk27M     ; -1.661 ; -1.661 ; Rise       ; clk27M          ;
+--------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                      ;
+-----------+------------+--------+--------+------------+----------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                    ;
+-----------+------------+--------+--------+------------+----------------------------------------------------+
; HEX0[*]   ; clk27M     ; 10.228 ; 10.228 ; Rise       ; clk27M                                             ;
;  HEX0[0]  ; clk27M     ; 9.673  ; 9.673  ; Rise       ; clk27M                                             ;
;  HEX0[1]  ; clk27M     ; 9.231  ; 9.231  ; Rise       ; clk27M                                             ;
;  HEX0[2]  ; clk27M     ; 9.684  ; 9.684  ; Rise       ; clk27M                                             ;
;  HEX0[3]  ; clk27M     ; 9.435  ; 9.435  ; Rise       ; clk27M                                             ;
;  HEX0[4]  ; clk27M     ; 9.779  ; 9.779  ; Rise       ; clk27M                                             ;
;  HEX0[5]  ; clk27M     ; 9.287  ; 9.287  ; Rise       ; clk27M                                             ;
;  HEX0[6]  ; clk27M     ; 10.228 ; 10.228 ; Rise       ; clk27M                                             ;
; HEX1[*]   ; clk27M     ; 10.110 ; 10.110 ; Rise       ; clk27M                                             ;
;  HEX1[0]  ; clk27M     ; 9.770  ; 9.770  ; Rise       ; clk27M                                             ;
;  HEX1[1]  ; clk27M     ; 9.658  ; 9.658  ; Rise       ; clk27M                                             ;
;  HEX1[2]  ; clk27M     ; 10.006 ; 10.006 ; Rise       ; clk27M                                             ;
;  HEX1[3]  ; clk27M     ; 9.439  ; 9.439  ; Rise       ; clk27M                                             ;
;  HEX1[4]  ; clk27M     ; 9.945  ; 9.945  ; Rise       ; clk27M                                             ;
;  HEX1[5]  ; clk27M     ; 9.701  ; 9.701  ; Rise       ; clk27M                                             ;
;  HEX1[6]  ; clk27M     ; 10.110 ; 10.110 ; Rise       ; clk27M                                             ;
; HEX2[*]   ; clk27M     ; 10.561 ; 10.561 ; Rise       ; clk27M                                             ;
;  HEX2[0]  ; clk27M     ; 10.016 ; 10.016 ; Rise       ; clk27M                                             ;
;  HEX2[1]  ; clk27M     ; 10.024 ; 10.024 ; Rise       ; clk27M                                             ;
;  HEX2[2]  ; clk27M     ; 9.505  ; 9.505  ; Rise       ; clk27M                                             ;
;  HEX2[3]  ; clk27M     ; 10.073 ; 10.073 ; Rise       ; clk27M                                             ;
;  HEX2[4]  ; clk27M     ; 10.092 ; 10.092 ; Rise       ; clk27M                                             ;
;  HEX2[5]  ; clk27M     ; 9.621  ; 9.621  ; Rise       ; clk27M                                             ;
;  HEX2[6]  ; clk27M     ; 10.561 ; 10.561 ; Rise       ; clk27M                                             ;
; LEDR[*]   ; clk27M     ; 8.399  ; 8.399  ; Rise       ; clk27M                                             ;
;  LEDR[0]  ; clk27M     ; 8.077  ; 8.077  ; Rise       ; clk27M                                             ;
;  LEDR[1]  ; clk27M     ; 7.937  ; 7.937  ; Rise       ; clk27M                                             ;
;  LEDR[2]  ; clk27M     ; 8.399  ; 8.399  ; Rise       ; clk27M                                             ;
; blue[*]   ; clk27M     ; 12.618 ; 12.618 ; Rise       ; vga_controller|divider|altpll_component|pll|clk[0] ;
;  blue[0]  ; clk27M     ; 12.618 ; 12.618 ; Rise       ; vga_controller|divider|altpll_component|pll|clk[0] ;
;  blue[1]  ; clk27M     ; 12.295 ; 12.295 ; Rise       ; vga_controller|divider|altpll_component|pll|clk[0] ;
;  blue[2]  ; clk27M     ; 12.317 ; 12.317 ; Rise       ; vga_controller|divider|altpll_component|pll|clk[0] ;
;  blue[3]  ; clk27M     ; 12.277 ; 12.277 ; Rise       ; vga_controller|divider|altpll_component|pll|clk[0] ;
; green[*]  ; clk27M     ; 11.942 ; 11.942 ; Rise       ; vga_controller|divider|altpll_component|pll|clk[0] ;
;  green[0] ; clk27M     ; 11.942 ; 11.942 ; Rise       ; vga_controller|divider|altpll_component|pll|clk[0] ;
;  green[1] ; clk27M     ; 11.922 ; 11.922 ; Rise       ; vga_controller|divider|altpll_component|pll|clk[0] ;
;  green[2] ; clk27M     ; 11.940 ; 11.940 ; Rise       ; vga_controller|divider|altpll_component|pll|clk[0] ;
;  green[3] ; clk27M     ; 11.942 ; 11.942 ; Rise       ; vga_controller|divider|altpll_component|pll|clk[0] ;
; hsync     ; clk27M     ; 9.292  ; 9.292  ; Rise       ; vga_controller|divider|altpll_component|pll|clk[0] ;
; red[*]    ; clk27M     ; 11.943 ; 11.943 ; Rise       ; vga_controller|divider|altpll_component|pll|clk[0] ;
;  red[0]   ; clk27M     ; 11.708 ; 11.708 ; Rise       ; vga_controller|divider|altpll_component|pll|clk[0] ;
;  red[1]   ; clk27M     ; 11.925 ; 11.925 ; Rise       ; vga_controller|divider|altpll_component|pll|clk[0] ;
;  red[2]   ; clk27M     ; 11.943 ; 11.943 ; Rise       ; vga_controller|divider|altpll_component|pll|clk[0] ;
;  red[3]   ; clk27M     ; 11.913 ; 11.913 ; Rise       ; vga_controller|divider|altpll_component|pll|clk[0] ;
; vsync     ; clk27M     ; 8.079  ; 8.079  ; Rise       ; vga_controller|divider|altpll_component|pll|clk[0] ;
+-----------+------------+--------+--------+------------+----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                            ;
+-----------+------------+-------+-------+------------+----------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                    ;
+-----------+------------+-------+-------+------------+----------------------------------------------------+
; HEX0[*]   ; clk27M     ; 4.503 ; 4.503 ; Rise       ; clk27M                                             ;
;  HEX0[0]  ; clk27M     ; 4.641 ; 4.641 ; Rise       ; clk27M                                             ;
;  HEX0[1]  ; clk27M     ; 4.503 ; 4.503 ; Rise       ; clk27M                                             ;
;  HEX0[2]  ; clk27M     ; 4.652 ; 4.652 ; Rise       ; clk27M                                             ;
;  HEX0[3]  ; clk27M     ; 4.577 ; 4.577 ; Rise       ; clk27M                                             ;
;  HEX0[4]  ; clk27M     ; 4.690 ; 4.690 ; Rise       ; clk27M                                             ;
;  HEX0[5]  ; clk27M     ; 4.545 ; 4.545 ; Rise       ; clk27M                                             ;
;  HEX0[6]  ; clk27M     ; 4.858 ; 4.858 ; Rise       ; clk27M                                             ;
; HEX1[*]   ; clk27M     ; 4.582 ; 4.582 ; Rise       ; clk27M                                             ;
;  HEX1[0]  ; clk27M     ; 4.738 ; 4.738 ; Rise       ; clk27M                                             ;
;  HEX1[1]  ; clk27M     ; 4.653 ; 4.653 ; Rise       ; clk27M                                             ;
;  HEX1[2]  ; clk27M     ; 4.760 ; 4.760 ; Rise       ; clk27M                                             ;
;  HEX1[3]  ; clk27M     ; 4.582 ; 4.582 ; Rise       ; clk27M                                             ;
;  HEX1[4]  ; clk27M     ; 4.750 ; 4.750 ; Rise       ; clk27M                                             ;
;  HEX1[5]  ; clk27M     ; 4.694 ; 4.694 ; Rise       ; clk27M                                             ;
;  HEX1[6]  ; clk27M     ; 4.804 ; 4.804 ; Rise       ; clk27M                                             ;
; HEX2[*]   ; clk27M     ; 4.624 ; 4.624 ; Rise       ; clk27M                                             ;
;  HEX2[0]  ; clk27M     ; 4.754 ; 4.754 ; Rise       ; clk27M                                             ;
;  HEX2[1]  ; clk27M     ; 4.752 ; 4.752 ; Rise       ; clk27M                                             ;
;  HEX2[2]  ; clk27M     ; 4.624 ; 4.624 ; Rise       ; clk27M                                             ;
;  HEX2[3]  ; clk27M     ; 4.793 ; 4.793 ; Rise       ; clk27M                                             ;
;  HEX2[4]  ; clk27M     ; 4.798 ; 4.798 ; Rise       ; clk27M                                             ;
;  HEX2[5]  ; clk27M     ; 4.664 ; 4.664 ; Rise       ; clk27M                                             ;
;  HEX2[6]  ; clk27M     ; 5.006 ; 5.006 ; Rise       ; clk27M                                             ;
; LEDR[*]   ; clk27M     ; 4.144 ; 4.144 ; Rise       ; clk27M                                             ;
;  LEDR[0]  ; clk27M     ; 4.181 ; 4.181 ; Rise       ; clk27M                                             ;
;  LEDR[1]  ; clk27M     ; 4.144 ; 4.144 ; Rise       ; clk27M                                             ;
;  LEDR[2]  ; clk27M     ; 4.358 ; 4.358 ; Rise       ; clk27M                                             ;
; blue[*]   ; clk27M     ; 3.135 ; 3.135 ; Rise       ; vga_controller|divider|altpll_component|pll|clk[0] ;
;  blue[0]  ; clk27M     ; 3.294 ; 3.294 ; Rise       ; vga_controller|divider|altpll_component|pll|clk[0] ;
;  blue[1]  ; clk27M     ; 3.152 ; 3.152 ; Rise       ; vga_controller|divider|altpll_component|pll|clk[0] ;
;  blue[2]  ; clk27M     ; 3.175 ; 3.175 ; Rise       ; vga_controller|divider|altpll_component|pll|clk[0] ;
;  blue[3]  ; clk27M     ; 3.135 ; 3.135 ; Rise       ; vga_controller|divider|altpll_component|pll|clk[0] ;
; green[*]  ; clk27M     ; 3.122 ; 3.122 ; Rise       ; vga_controller|divider|altpll_component|pll|clk[0] ;
;  green[0] ; clk27M     ; 3.143 ; 3.143 ; Rise       ; vga_controller|divider|altpll_component|pll|clk[0] ;
;  green[1] ; clk27M     ; 3.122 ; 3.122 ; Rise       ; vga_controller|divider|altpll_component|pll|clk[0] ;
;  green[2] ; clk27M     ; 3.141 ; 3.141 ; Rise       ; vga_controller|divider|altpll_component|pll|clk[0] ;
;  green[3] ; clk27M     ; 3.143 ; 3.143 ; Rise       ; vga_controller|divider|altpll_component|pll|clk[0] ;
; hsync     ; clk27M     ; 2.817 ; 2.817 ; Rise       ; vga_controller|divider|altpll_component|pll|clk[0] ;
; red[*]    ; clk27M     ; 3.171 ; 3.171 ; Rise       ; vga_controller|divider|altpll_component|pll|clk[0] ;
;  red[0]   ; clk27M     ; 3.171 ; 3.171 ; Rise       ; vga_controller|divider|altpll_component|pll|clk[0] ;
;  red[1]   ; clk27M     ; 3.246 ; 3.246 ; Rise       ; vga_controller|divider|altpll_component|pll|clk[0] ;
;  red[2]   ; clk27M     ; 3.263 ; 3.263 ; Rise       ; vga_controller|divider|altpll_component|pll|clk[0] ;
;  red[3]   ; clk27M     ; 3.233 ; 3.233 ; Rise       ; vga_controller|divider|altpll_component|pll|clk[0] ;
; vsync     ; clk27M     ; 2.647 ; 2.647 ; Rise       ; vga_controller|divider|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                         ;
+----------------------------------------------------+----------------------------------------------------+--------------+----------+----------+----------+
; From Clock                                         ; To Clock                                           ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------+----------------------------------------------------+--------------+----------+----------+----------+
; ball:ball_inst|ball_X[0]                           ; ball:ball_inst|ball_X[0]                           ; 0            ; 0        ; 2        ; 2        ;
; clk27M                                             ; ball:ball_inst|ball_X[0]                           ; 0            ; 0        ; 605878   ; 0        ;
; ball:ball_inst|ball_X[0]                           ; clk27M                                             ; 148          ; 154      ; 0        ; 0        ;
; clk27M                                             ; clk27M                                             ; > 2147483647 ; 0        ; 0        ; 0        ;
; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 1403789333   ; 0        ; 0        ; 0        ;
+----------------------------------------------------+----------------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                          ;
+----------------------------------------------------+----------------------------------------------------+--------------+----------+----------+----------+
; From Clock                                         ; To Clock                                           ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------+----------------------------------------------------+--------------+----------+----------+----------+
; ball:ball_inst|ball_X[0]                           ; ball:ball_inst|ball_X[0]                           ; 0            ; 0        ; 2        ; 2        ;
; clk27M                                             ; ball:ball_inst|ball_X[0]                           ; 0            ; 0        ; 605878   ; 0        ;
; ball:ball_inst|ball_X[0]                           ; clk27M                                             ; 148          ; 154      ; 0        ; 0        ;
; clk27M                                             ; clk27M                                             ; > 2147483647 ; 0        ; 0        ; 0        ;
; vga_controller|divider|altpll_component|pll|clk[0] ; vga_controller|divider|altpll_component|pll|clk[0] ; 1403789333   ; 0        ; 0        ; 0        ;
+----------------------------------------------------+----------------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk27M     ; clk27M   ; 62       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk27M     ; clk27M   ; 62       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 6     ; 6    ;
; Unconstrained Input Port Paths  ; 25    ; 25   ;
; Unconstrained Output Ports      ; 38    ; 38   ;
; Unconstrained Output Port Paths ; 659   ; 659  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Wed Jun 21 13:14:06 2017
Info: Command: quartus_sta breakout -c breakout
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 2 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'breakout.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 37.037 -waveform {0.000 18.518} -name clk27M clk27M
    Info (332110): create_generated_clock -source {vga_controller|divider|altpll_component|pll|inclk[0]} -divide_by 15 -multiply_by 14 -duty_cycle 50.00 -name {vga_controller|divider|altpll_component|pll|clk[0]} {vga_controller|divider|altpll_component|pll|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name ball:ball_inst|ball_X[0] ball:ball_inst|ball_X[0]
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "pixel[1]|combout"
    Warning (332126): Node "pixel[1]~524|datad"
    Warning (332126): Node "pixel[1]~524|combout"
    Warning (332126): Node "pixel[1]|datab"
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: pixel_process~9  from: dataa  to: combout
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -29.605
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -29.605       -51.650 ball:ball_inst|ball_X[0] 
    Info (332119):   -17.188      -582.036 clk27M 
    Info (332119):    15.935         0.000 vga_controller|divider|altpll_component|pll|clk[0] 
Info (332146): Worst-case hold slack is -2.079
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.079       -14.134 clk27M 
    Info (332119):    -1.762        -3.227 ball:ball_inst|ball_X[0] 
    Info (332119):     0.624         0.000 vga_controller|divider|altpll_component|pll|clk[0] 
Info (332146): Worst-case recovery slack is 33.048
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    33.048         0.000 clk27M 
Info (332146): Worst-case removal slack is 0.550
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.550         0.000 clk27M 
Info (332146): Worst-case minimum pulse width slack is 0.500
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.500         0.000 ball:ball_inst|ball_X[0] 
    Info (332119):    15.954         0.000 clk27M 
    Info (332119):    17.277         0.000 vga_controller|divider|altpll_component|pll|clk[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: pixel_process~9  from: dataa  to: combout
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -10.295
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -10.295       -17.977 ball:ball_inst|ball_X[0] 
    Info (332119):    -2.338       -17.463 clk27M 
    Info (332119):    31.034         0.000 vga_controller|divider|altpll_component|pll|clk[0] 
Info (332146): Worst-case hold slack is -1.460
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.460       -11.118 clk27M 
    Info (332119):    -1.159        -2.243 ball:ball_inst|ball_X[0] 
    Info (332119):     0.241         0.000 vga_controller|divider|altpll_component|pll|clk[0] 
Info (332146): Worst-case recovery slack is 35.269
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    35.269         0.000 clk27M 
Info (332146): Worst-case removal slack is 0.716
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.716         0.000 clk27M 
Info (332146): Worst-case minimum pulse width slack is 0.500
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.500         0.000 ball:ball_inst|ball_X[0] 
    Info (332119):    16.138         0.000 clk27M 
    Info (332119):    17.714         0.000 vga_controller|divider|altpll_component|pll|clk[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 10 warnings
    Info: Peak virtual memory: 340 megabytes
    Info: Processing ended: Wed Jun 21 13:14:10 2017
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:05


