Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Thu Dec 31 19:01:38 2020
| Host         : LAPTOP-44GD87I2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file UART_controller_timing_summary_routed.rpt -rpx UART_controller_timing_summary_routed.rpx
| Design       : UART_controller
| Device       : xa7a35t-cpg236
| Speed File   : -1I  PRODUCTION 1.11 2017-05-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.696        0.000                      0                  118        0.174        0.000                      0                  118        4.500        0.000                       0                    79  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)         Period(ns)      Frequency(MHz)
-----          ------------         ----------      --------------
clk            {0.000 5.000}        10.000          100.000         
virtual_clock  {0.000 0.500}        1.000           1000.000        


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 6.696        0.000                      0                  118        0.174        0.000                      0                  118        4.500        0.000                       0                    79  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        6.696ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.174ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.696ns  (required time - arrival time)
  Source:                 tx_button_controller/flipflop_2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_button_controller/count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.815ns  (logic 0.642ns (22.806%)  route 2.173ns (77.194%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.633     5.154    tx_button_controller/CLK
    SLICE_X2Y13          FDRE                                         r  tx_button_controller/flipflop_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.518     5.672 r  tx_button_controller/flipflop_2_reg/Q
                         net (fo=2, routed)           0.807     6.480    tx_button_controller/flipflop_2
    SLICE_X2Y13          LUT3 (Prop_lut3_I1_O)        0.124     6.604 r  tx_button_controller/count[0]_i_1/O
                         net (fo=14, routed)          1.366     7.969    tx_button_controller/count[0]_i_1_n_0
    SLICE_X0Y13          FDRE                                         r  tx_button_controller/count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.514    14.855    tx_button_controller/CLK
    SLICE_X0Y13          FDRE                                         r  tx_button_controller/count_reg[12]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X0Y13          FDRE (Setup_fdre_C_R)       -0.429    14.665    tx_button_controller/count_reg[12]
  -------------------------------------------------------------------
                         required time                         14.665    
                         arrival time                          -7.969    
  -------------------------------------------------------------------
                         slack                                  6.696    

Slack (MET) :             6.696ns  (required time - arrival time)
  Source:                 tx_button_controller/flipflop_2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_button_controller/count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.815ns  (logic 0.642ns (22.806%)  route 2.173ns (77.194%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.633     5.154    tx_button_controller/CLK
    SLICE_X2Y13          FDRE                                         r  tx_button_controller/flipflop_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.518     5.672 r  tx_button_controller/flipflop_2_reg/Q
                         net (fo=2, routed)           0.807     6.480    tx_button_controller/flipflop_2
    SLICE_X2Y13          LUT3 (Prop_lut3_I1_O)        0.124     6.604 r  tx_button_controller/count[0]_i_1/O
                         net (fo=14, routed)          1.366     7.969    tx_button_controller/count[0]_i_1_n_0
    SLICE_X0Y13          FDRE                                         r  tx_button_controller/count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.514    14.855    tx_button_controller/CLK
    SLICE_X0Y13          FDRE                                         r  tx_button_controller/count_reg[13]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X0Y13          FDRE (Setup_fdre_C_R)       -0.429    14.665    tx_button_controller/count_reg[13]
  -------------------------------------------------------------------
                         required time                         14.665    
                         arrival time                          -7.969    
  -------------------------------------------------------------------
                         slack                                  6.696    

Slack (MET) :             6.697ns  (required time - arrival time)
  Source:                 tx_button_controller/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_button_controller/count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.790ns  (logic 1.401ns (50.219%)  route 1.389ns (49.781%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.635     5.156    tx_button_controller/CLK
    SLICE_X0Y11          FDRE                                         r  tx_button_controller/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.456     5.612 f  tx_button_controller/count_reg[6]/Q
                         net (fo=2, routed)           0.859     6.471    tx_button_controller/count_reg[6]
    SLICE_X1Y11          LUT2 (Prop_lut2_I0_O)        0.124     6.595 r  tx_button_controller/count0_carry_i_6/O
                         net (fo=1, routed)           0.000     6.595    tx_button_controller/count0_carry_i_6_n_0
    SLICE_X1Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.145 r  tx_button_controller/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.145    tx_button_controller/count0_carry_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.416 r  tx_button_controller/count0_carry__0/CO[0]
                         net (fo=15, routed)          0.530     7.946    tx_button_controller/count0_carry__0_n_3
    SLICE_X0Y10          FDRE                                         r  tx_button_controller/count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.517    14.858    tx_button_controller/CLK
    SLICE_X0Y10          FDRE                                         r  tx_button_controller/count_reg[0]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X0Y10          FDRE (Setup_fdre_C_CE)      -0.454    14.643    tx_button_controller/count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.643    
                         arrival time                          -7.946    
  -------------------------------------------------------------------
                         slack                                  6.697    

Slack (MET) :             6.697ns  (required time - arrival time)
  Source:                 tx_button_controller/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_button_controller/count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.790ns  (logic 1.401ns (50.219%)  route 1.389ns (49.781%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.635     5.156    tx_button_controller/CLK
    SLICE_X0Y11          FDRE                                         r  tx_button_controller/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.456     5.612 f  tx_button_controller/count_reg[6]/Q
                         net (fo=2, routed)           0.859     6.471    tx_button_controller/count_reg[6]
    SLICE_X1Y11          LUT2 (Prop_lut2_I0_O)        0.124     6.595 r  tx_button_controller/count0_carry_i_6/O
                         net (fo=1, routed)           0.000     6.595    tx_button_controller/count0_carry_i_6_n_0
    SLICE_X1Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.145 r  tx_button_controller/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.145    tx_button_controller/count0_carry_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.416 r  tx_button_controller/count0_carry__0/CO[0]
                         net (fo=15, routed)          0.530     7.946    tx_button_controller/count0_carry__0_n_3
    SLICE_X0Y10          FDRE                                         r  tx_button_controller/count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.517    14.858    tx_button_controller/CLK
    SLICE_X0Y10          FDRE                                         r  tx_button_controller/count_reg[1]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X0Y10          FDRE (Setup_fdre_C_CE)      -0.454    14.643    tx_button_controller/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.643    
                         arrival time                          -7.946    
  -------------------------------------------------------------------
                         slack                                  6.697    

Slack (MET) :             6.697ns  (required time - arrival time)
  Source:                 tx_button_controller/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_button_controller/count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.790ns  (logic 1.401ns (50.219%)  route 1.389ns (49.781%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.635     5.156    tx_button_controller/CLK
    SLICE_X0Y11          FDRE                                         r  tx_button_controller/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.456     5.612 f  tx_button_controller/count_reg[6]/Q
                         net (fo=2, routed)           0.859     6.471    tx_button_controller/count_reg[6]
    SLICE_X1Y11          LUT2 (Prop_lut2_I0_O)        0.124     6.595 r  tx_button_controller/count0_carry_i_6/O
                         net (fo=1, routed)           0.000     6.595    tx_button_controller/count0_carry_i_6_n_0
    SLICE_X1Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.145 r  tx_button_controller/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.145    tx_button_controller/count0_carry_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.416 r  tx_button_controller/count0_carry__0/CO[0]
                         net (fo=15, routed)          0.530     7.946    tx_button_controller/count0_carry__0_n_3
    SLICE_X0Y10          FDRE                                         r  tx_button_controller/count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.517    14.858    tx_button_controller/CLK
    SLICE_X0Y10          FDRE                                         r  tx_button_controller/count_reg[2]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X0Y10          FDRE (Setup_fdre_C_CE)      -0.454    14.643    tx_button_controller/count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.643    
                         arrival time                          -7.946    
  -------------------------------------------------------------------
                         slack                                  6.697    

Slack (MET) :             6.697ns  (required time - arrival time)
  Source:                 tx_button_controller/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_button_controller/count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.790ns  (logic 1.401ns (50.219%)  route 1.389ns (49.781%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.635     5.156    tx_button_controller/CLK
    SLICE_X0Y11          FDRE                                         r  tx_button_controller/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.456     5.612 f  tx_button_controller/count_reg[6]/Q
                         net (fo=2, routed)           0.859     6.471    tx_button_controller/count_reg[6]
    SLICE_X1Y11          LUT2 (Prop_lut2_I0_O)        0.124     6.595 r  tx_button_controller/count0_carry_i_6/O
                         net (fo=1, routed)           0.000     6.595    tx_button_controller/count0_carry_i_6_n_0
    SLICE_X1Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.145 r  tx_button_controller/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.145    tx_button_controller/count0_carry_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.416 r  tx_button_controller/count0_carry__0/CO[0]
                         net (fo=15, routed)          0.530     7.946    tx_button_controller/count0_carry__0_n_3
    SLICE_X0Y10          FDRE                                         r  tx_button_controller/count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.517    14.858    tx_button_controller/CLK
    SLICE_X0Y10          FDRE                                         r  tx_button_controller/count_reg[3]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X0Y10          FDRE (Setup_fdre_C_CE)      -0.454    14.643    tx_button_controller/count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.643    
                         arrival time                          -7.946    
  -------------------------------------------------------------------
                         slack                                  6.697    

Slack (MET) :             6.712ns  (required time - arrival time)
  Source:                 UART_transceiver/receiver/baud_rate_x16_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_transceiver/receiver/rx_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.260ns  (logic 1.058ns (32.455%)  route 2.202ns (67.545%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.627     5.148    UART_transceiver/receiver/CLK
    SLICE_X4Y16          FDRE                                         r  UART_transceiver/receiver/baud_rate_x16_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  UART_transceiver/receiver/baud_rate_x16_clk_reg/Q
                         net (fo=9, routed)           1.178     6.782    UART_transceiver/receiver/baud_rate_x16_clk
    SLICE_X3Y14          LUT5 (Prop_lut5_I0_O)        0.152     6.934 r  UART_transceiver/receiver/rx_state[1]_i_6/O
                         net (fo=1, routed)           0.433     7.368    UART_transceiver/receiver/rx_state[1]_i_6_n_0
    SLICE_X3Y14          LUT6 (Prop_lut6_I5_O)        0.326     7.694 r  UART_transceiver/receiver/rx_state[1]_i_2/O
                         net (fo=2, routed)           0.590     8.284    UART_transceiver/receiver/rx_state[1]_i_2_n_0
    SLICE_X4Y14          LUT2 (Prop_lut2_I0_O)        0.124     8.408 r  UART_transceiver/receiver/rx_state[0]_i_1/O
                         net (fo=1, routed)           0.000     8.408    UART_transceiver/receiver/rx_state[0]_i_1_n_0
    SLICE_X4Y14          FDRE                                         r  UART_transceiver/receiver/rx_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.512    14.853    UART_transceiver/receiver/CLK
    SLICE_X4Y14          FDRE                                         r  UART_transceiver/receiver/rx_state_reg[0]/C
                         clock pessimism              0.273    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X4Y14          FDRE (Setup_fdre_C_D)        0.029    15.120    UART_transceiver/receiver/rx_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.120    
                         arrival time                          -8.408    
  -------------------------------------------------------------------
                         slack                                  6.712    

Slack (MET) :             6.732ns  (required time - arrival time)
  Source:                 UART_transceiver/receiver/baud_rate_x16_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_transceiver/receiver/rx_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.286ns  (logic 1.084ns (32.989%)  route 2.202ns (67.011%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.627     5.148    UART_transceiver/receiver/CLK
    SLICE_X4Y16          FDRE                                         r  UART_transceiver/receiver/baud_rate_x16_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  UART_transceiver/receiver/baud_rate_x16_clk_reg/Q
                         net (fo=9, routed)           1.178     6.782    UART_transceiver/receiver/baud_rate_x16_clk
    SLICE_X3Y14          LUT5 (Prop_lut5_I0_O)        0.152     6.934 r  UART_transceiver/receiver/rx_state[1]_i_6/O
                         net (fo=1, routed)           0.433     7.368    UART_transceiver/receiver/rx_state[1]_i_6_n_0
    SLICE_X3Y14          LUT6 (Prop_lut6_I5_O)        0.326     7.694 r  UART_transceiver/receiver/rx_state[1]_i_2/O
                         net (fo=2, routed)           0.590     8.284    UART_transceiver/receiver/rx_state[1]_i_2_n_0
    SLICE_X4Y14          LUT4 (Prop_lut4_I2_O)        0.150     8.434 r  UART_transceiver/receiver/rx_state[1]_i_1/O
                         net (fo=1, routed)           0.000     8.434    UART_transceiver/receiver/rx_state[1]_i_1_n_0
    SLICE_X4Y14          FDRE                                         r  UART_transceiver/receiver/rx_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.512    14.853    UART_transceiver/receiver/CLK
    SLICE_X4Y14          FDRE                                         r  UART_transceiver/receiver/rx_state_reg[1]/C
                         clock pessimism              0.273    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X4Y14          FDRE (Setup_fdre_C_D)        0.075    15.166    UART_transceiver/receiver/rx_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.166    
                         arrival time                          -8.434    
  -------------------------------------------------------------------
                         slack                                  6.732    

Slack (MET) :             6.795ns  (required time - arrival time)
  Source:                 tx_button_controller/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_button_controller/count_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.689ns  (logic 1.401ns (52.093%)  route 1.288ns (47.907%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.635     5.156    tx_button_controller/CLK
    SLICE_X0Y11          FDRE                                         r  tx_button_controller/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.456     5.612 f  tx_button_controller/count_reg[6]/Q
                         net (fo=2, routed)           0.859     6.471    tx_button_controller/count_reg[6]
    SLICE_X1Y11          LUT2 (Prop_lut2_I0_O)        0.124     6.595 r  tx_button_controller/count0_carry_i_6/O
                         net (fo=1, routed)           0.000     6.595    tx_button_controller/count0_carry_i_6_n_0
    SLICE_X1Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.145 r  tx_button_controller/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.145    tx_button_controller/count0_carry_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.416 r  tx_button_controller/count0_carry__0/CO[0]
                         net (fo=15, routed)          0.430     7.846    tx_button_controller/count0_carry__0_n_3
    SLICE_X0Y12          FDRE                                         r  tx_button_controller/count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.515    14.856    tx_button_controller/CLK
    SLICE_X0Y12          FDRE                                         r  tx_button_controller/count_reg[10]/C
                         clock pessimism              0.274    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X0Y12          FDRE (Setup_fdre_C_CE)      -0.454    14.641    tx_button_controller/count_reg[10]
  -------------------------------------------------------------------
                         required time                         14.641    
                         arrival time                          -7.846    
  -------------------------------------------------------------------
                         slack                                  6.795    

Slack (MET) :             6.795ns  (required time - arrival time)
  Source:                 tx_button_controller/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_button_controller/count_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.689ns  (logic 1.401ns (52.093%)  route 1.288ns (47.907%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.635     5.156    tx_button_controller/CLK
    SLICE_X0Y11          FDRE                                         r  tx_button_controller/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.456     5.612 f  tx_button_controller/count_reg[6]/Q
                         net (fo=2, routed)           0.859     6.471    tx_button_controller/count_reg[6]
    SLICE_X1Y11          LUT2 (Prop_lut2_I0_O)        0.124     6.595 r  tx_button_controller/count0_carry_i_6/O
                         net (fo=1, routed)           0.000     6.595    tx_button_controller/count0_carry_i_6_n_0
    SLICE_X1Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.145 r  tx_button_controller/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.145    tx_button_controller/count0_carry_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.416 r  tx_button_controller/count0_carry__0/CO[0]
                         net (fo=15, routed)          0.430     7.846    tx_button_controller/count0_carry__0_n_3
    SLICE_X0Y12          FDRE                                         r  tx_button_controller/count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.515    14.856    tx_button_controller/CLK
    SLICE_X0Y12          FDRE                                         r  tx_button_controller/count_reg[11]/C
                         clock pessimism              0.274    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X0Y12          FDRE (Setup_fdre_C_CE)      -0.454    14.641    tx_button_controller/count_reg[11]
  -------------------------------------------------------------------
                         required time                         14.641    
                         arrival time                          -7.846    
  -------------------------------------------------------------------
                         slack                                  6.795    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 UART_transceiver/receiver/rx_stored_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_transceiver/receiver/rx_data_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.799%)  route 0.126ns (47.201%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.591     1.474    UART_transceiver/receiver/CLK
    SLICE_X1Y13          FDRE                                         r  UART_transceiver/receiver/rx_stored_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  UART_transceiver/receiver/rx_stored_data_reg[7]/Q
                         net (fo=2, routed)           0.126     1.741    UART_transceiver/receiver/rx_stored_data[7]
    SLICE_X0Y14          FDRE                                         r  UART_transceiver/receiver/rx_data_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.861     1.988    UART_transceiver/receiver/CLK
    SLICE_X0Y14          FDRE                                         r  UART_transceiver/receiver/rx_data_out_reg[7]/C
                         clock pessimism             -0.499     1.489    
    SLICE_X0Y14          FDRE (Hold_fdre_C_D)         0.078     1.567    UART_transceiver/receiver/rx_data_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 UART_transceiver/receiver/rx_stored_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_transceiver/receiver/rx_data_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.559%)  route 0.127ns (47.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.591     1.474    UART_transceiver/receiver/CLK
    SLICE_X1Y14          FDRE                                         r  UART_transceiver/receiver/rx_stored_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  UART_transceiver/receiver/rx_stored_data_reg[6]/Q
                         net (fo=2, routed)           0.127     1.742    UART_transceiver/receiver/rx_stored_data[6]
    SLICE_X0Y14          FDRE                                         r  UART_transceiver/receiver/rx_data_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.861     1.988    UART_transceiver/receiver/CLK
    SLICE_X0Y14          FDRE                                         r  UART_transceiver/receiver/rx_data_out_reg[6]/C
                         clock pessimism             -0.501     1.487    
    SLICE_X0Y14          FDRE (Hold_fdre_C_D)         0.076     1.563    UART_transceiver/receiver/rx_data_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 UART_transceiver/receiver/baud_x16_count_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_transceiver/receiver/baud_x16_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (62.031%)  route 0.114ns (37.969%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.588     1.471    UART_transceiver/receiver/CLK
    SLICE_X5Y16          FDSE                                         r  UART_transceiver/receiver/baud_x16_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y16          FDSE (Prop_fdse_C_Q)         0.141     1.612 r  UART_transceiver/receiver/baud_x16_count_reg[0]/Q
                         net (fo=7, routed)           0.114     1.726    UART_transceiver/receiver/baud_x16_count_reg_n_0_[0]
    SLICE_X4Y16          LUT6 (Prop_lut6_I2_O)        0.045     1.771 r  UART_transceiver/receiver/baud_x16_count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.771    UART_transceiver/receiver/baud_x16_count[3]_i_1_n_0
    SLICE_X4Y16          FDRE                                         r  UART_transceiver/receiver/baud_x16_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.857     1.984    UART_transceiver/receiver/CLK
    SLICE_X4Y16          FDRE                                         r  UART_transceiver/receiver/baud_x16_count_reg[3]/C
                         clock pessimism             -0.500     1.484    
    SLICE_X4Y16          FDRE (Hold_fdre_C_D)         0.092     1.576    UART_transceiver/receiver/baud_x16_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 UART_transceiver/receiver/baud_x16_count_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_transceiver/receiver/baud_x16_count_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.793%)  route 0.115ns (38.207%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.588     1.471    UART_transceiver/receiver/CLK
    SLICE_X5Y16          FDSE                                         r  UART_transceiver/receiver/baud_x16_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y16          FDSE (Prop_fdse_C_Q)         0.141     1.612 r  UART_transceiver/receiver/baud_x16_count_reg[0]/Q
                         net (fo=7, routed)           0.115     1.727    UART_transceiver/receiver/baud_x16_count_reg_n_0_[0]
    SLICE_X4Y16          LUT6 (Prop_lut6_I3_O)        0.045     1.772 r  UART_transceiver/receiver/baud_x16_count[5]_i_1/O
                         net (fo=1, routed)           0.000     1.772    UART_transceiver/receiver/baud_x16_count[5]_i_1_n_0
    SLICE_X4Y16          FDSE                                         r  UART_transceiver/receiver/baud_x16_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.857     1.984    UART_transceiver/receiver/CLK
    SLICE_X4Y16          FDSE                                         r  UART_transceiver/receiver/baud_x16_count_reg[5]/C
                         clock pessimism             -0.500     1.484    
    SLICE_X4Y16          FDSE (Hold_fdse_C_D)         0.092     1.576    UART_transceiver/receiver/baud_x16_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 UART_transceiver/transmitter/start_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_transceiver/transmitter/start_detected_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.209ns (61.960%)  route 0.128ns (38.040%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.593     1.476    UART_transceiver/transmitter/CLK
    SLICE_X2Y11          FDSE                                         r  UART_transceiver/transmitter/start_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y11          FDSE (Prop_fdse_C_Q)         0.164     1.640 f  UART_transceiver/transmitter/start_reset_reg/Q
                         net (fo=3, routed)           0.128     1.768    UART_transceiver/transmitter/start_reset_reg_n_0
    SLICE_X2Y10          LUT5 (Prop_lut5_I3_O)        0.045     1.813 r  UART_transceiver/transmitter/start_detected_i_1/O
                         net (fo=1, routed)           0.000     1.813    UART_transceiver/transmitter/start_detected_i_1_n_0
    SLICE_X2Y10          FDRE                                         r  UART_transceiver/transmitter/start_detected_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.864     1.991    UART_transceiver/transmitter/CLK
    SLICE_X2Y10          FDRE                                         r  UART_transceiver/transmitter/start_detected_reg/C
                         clock pessimism             -0.499     1.492    
    SLICE_X2Y10          FDRE (Hold_fdre_C_D)         0.121     1.613    UART_transceiver/transmitter/start_detected_reg
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 UART_transceiver/receiver/bit_duration_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_transceiver/receiver/bit_duration_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.227ns (77.066%)  route 0.068ns (22.934%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.591     1.474    UART_transceiver/receiver/CLK
    SLICE_X3Y13          FDRE                                         r  UART_transceiver/receiver/bit_duration_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDRE (Prop_fdre_C_Q)         0.128     1.602 r  UART_transceiver/receiver/bit_duration_count_reg[2]/Q
                         net (fo=6, routed)           0.068     1.670    UART_transceiver/receiver/bit_duration_count_reg_n_0_[2]
    SLICE_X3Y13          LUT6 (Prop_lut6_I3_O)        0.099     1.769 r  UART_transceiver/receiver/bit_duration_count[3]_i_2/O
                         net (fo=1, routed)           0.000     1.769    UART_transceiver/receiver/bit_duration_count[3]_i_2_n_0
    SLICE_X3Y13          FDRE                                         r  UART_transceiver/receiver/bit_duration_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.861     1.988    UART_transceiver/receiver/CLK
    SLICE_X3Y13          FDRE                                         r  UART_transceiver/receiver/bit_duration_count_reg[3]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X3Y13          FDRE (Hold_fdre_C_D)         0.092     1.566    UART_transceiver/receiver/bit_duration_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 UART_transceiver/receiver/rx_stored_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_transceiver/receiver/rx_data_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.465%)  route 0.128ns (47.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.591     1.474    UART_transceiver/receiver/CLK
    SLICE_X1Y13          FDRE                                         r  UART_transceiver/receiver/rx_stored_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  UART_transceiver/receiver/rx_stored_data_reg[3]/Q
                         net (fo=2, routed)           0.128     1.743    UART_transceiver/receiver/rx_stored_data[3]
    SLICE_X0Y14          FDRE                                         r  UART_transceiver/receiver/rx_data_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.861     1.988    UART_transceiver/receiver/CLK
    SLICE_X0Y14          FDRE                                         r  UART_transceiver/receiver/rx_data_out_reg[3]/C
                         clock pessimism             -0.499     1.489    
    SLICE_X0Y14          FDRE (Hold_fdre_C_D)         0.047     1.536    UART_transceiver/receiver/rx_data_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 UART_transceiver/transmitter/baud_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_transceiver/transmitter/baud_count_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.209ns (60.507%)  route 0.136ns (39.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.585     1.468    UART_transceiver/transmitter/CLK
    SLICE_X6Y19          FDRE                                         r  UART_transceiver/transmitter/baud_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y19          FDRE (Prop_fdre_C_Q)         0.164     1.632 r  UART_transceiver/transmitter/baud_count_reg[4]/Q
                         net (fo=5, routed)           0.136     1.769    UART_transceiver/transmitter/baud_count[4]
    SLICE_X6Y21          LUT6 (Prop_lut6_I5_O)        0.045     1.814 r  UART_transceiver/transmitter/baud_count[5]_i_1/O
                         net (fo=1, routed)           0.000     1.814    UART_transceiver/transmitter/baud_count_0[5]
    SLICE_X6Y21          FDSE                                         r  UART_transceiver/transmitter/baud_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.852     1.979    UART_transceiver/transmitter/CLK
    SLICE_X6Y21          FDSE                                         r  UART_transceiver/transmitter/baud_count_reg[5]/C
                         clock pessimism             -0.499     1.480    
    SLICE_X6Y21          FDSE (Hold_fdse_C_D)         0.121     1.601    UART_transceiver/transmitter/baud_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 UART_transceiver/receiver/rx_stored_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_transceiver/receiver/rx_data_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.858%)  route 0.131ns (48.142%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.591     1.474    UART_transceiver/receiver/CLK
    SLICE_X1Y14          FDRE                                         r  UART_transceiver/receiver/rx_stored_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  UART_transceiver/receiver/rx_stored_data_reg[0]/Q
                         net (fo=2, routed)           0.131     1.746    UART_transceiver/receiver/rx_stored_data[0]
    SLICE_X0Y14          FDRE                                         r  UART_transceiver/receiver/rx_data_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.861     1.988    UART_transceiver/receiver/CLK
    SLICE_X0Y14          FDRE                                         r  UART_transceiver/receiver/rx_data_out_reg[0]/C
                         clock pessimism             -0.501     1.487    
    SLICE_X0Y14          FDRE (Hold_fdre_C_D)         0.046     1.533    UART_transceiver/receiver/rx_data_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 UART_transceiver/transmitter/data_index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_transceiver/transmitter/tx_data_out_reg/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.209ns (64.246%)  route 0.116ns (35.754%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.593     1.476    UART_transceiver/transmitter/CLK
    SLICE_X2Y10          FDRE                                         r  UART_transceiver/transmitter/data_index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10          FDRE (Prop_fdre_C_Q)         0.164     1.640 r  UART_transceiver/transmitter/data_index_reg[2]/Q
                         net (fo=3, routed)           0.116     1.756    UART_transceiver/transmitter/data_index[2]
    SLICE_X1Y10          LUT5 (Prop_lut5_I1_O)        0.045     1.801 r  UART_transceiver/transmitter/tx_data_out_i_1/O
                         net (fo=1, routed)           0.000     1.801    UART_transceiver/transmitter/tx_data_out_i_1_n_0
    SLICE_X1Y10          FDSE                                         r  UART_transceiver/transmitter/tx_data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.864     1.991    UART_transceiver/transmitter/CLK
    SLICE_X1Y10          FDSE                                         r  UART_transceiver/transmitter/tx_data_out_reg/C
                         clock pessimism             -0.499     1.492    
    SLICE_X1Y10          FDSE (Hold_fdse_C_D)         0.091     1.583    UART_transceiver/transmitter/tx_data_out_reg
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.218    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y16    UART_transceiver/receiver/baud_rate_x16_clk_reg/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X5Y16    UART_transceiver/receiver/baud_x16_count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y16    UART_transceiver/receiver/baud_x16_count_reg[1]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X5Y16    UART_transceiver/receiver/baud_x16_count_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y16    UART_transceiver/receiver/baud_x16_count_reg[3]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X5Y16    UART_transceiver/receiver/baud_x16_count_reg[4]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X4Y16    UART_transceiver/receiver/baud_x16_count_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y15    UART_transceiver/receiver/bit_count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y15    UART_transceiver/receiver/bit_count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y16    UART_transceiver/receiver/baud_rate_x16_clk_reg/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X5Y16    UART_transceiver/receiver/baud_x16_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y16    UART_transceiver/receiver/baud_x16_count_reg[1]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X5Y16    UART_transceiver/receiver/baud_x16_count_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y16    UART_transceiver/receiver/baud_x16_count_reg[3]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X5Y16    UART_transceiver/receiver/baud_x16_count_reg[4]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X4Y16    UART_transceiver/receiver/baud_x16_count_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y15    UART_transceiver/receiver/bit_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y15    UART_transceiver/receiver/bit_count_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y14    UART_transceiver/receiver/bit_count_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y15    UART_transceiver/receiver/bit_count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y15    UART_transceiver/receiver/bit_count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y14    UART_transceiver/receiver/rx_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y14    UART_transceiver/receiver/rx_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y16    UART_transceiver/receiver/baud_rate_x16_clk_reg/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X5Y16    UART_transceiver/receiver/baud_x16_count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y16    UART_transceiver/receiver/baud_x16_count_reg[1]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X5Y16    UART_transceiver/receiver/baud_x16_count_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y16    UART_transceiver/receiver/baud_x16_count_reg[3]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X5Y16    UART_transceiver/receiver/baud_x16_count_reg[4]/C



