Loading db file '/mnt/hgfs/Courses/System/UART/std_cells/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -hier
        -analysis_effort low
        -verbose
Design : UART
Version: K-2015.06
Date   : Wed Aug 17 02:28:21 2022
****************************************


Library(s) Used:

    scmetro_tsmc_cl013g_rvt_tt_1p2v_25c (File: /mnt/hgfs/Courses/System/UART/std_cells/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db)


Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
UART                   tsmc13_wl10       scmetro_tsmc_cl013g_rvt_ss_1p08v_125c


Global Operating Voltage = 1.08 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1pW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
UART                                   7.91e-02 7.62e-03 6.84e+05 8.74e-02 100.0
  u_UART_TX_Top1 (UART_TX_Top)         2.09e-02 2.72e-03 1.84e+05 2.38e-02  27.2
    u_Mux_4 (Mux_4)                    2.49e-05 1.26e-05 4.57e+03 4.21e-05   0.0
    u_Parity_Unit (Parity_Unit)        1.43e-04 4.15e-04 3.89e+04 5.97e-04   0.7
    u_FSM (FSM)                        2.03e-02 5.53e-04 3.38e+04 2.09e-02  23.9
    u_Serializer_Top (Serializer_Top)  3.97e-04 1.74e-03 1.07e+05 2.24e-03   2.6
      u_Serializer (Serializer)        3.16e-04 1.30e-03 8.23e+04 1.70e-03   1.9
      u_Counter (Counter)              6.73e-05 4.36e-04 2.32e+04 5.26e-04   0.6
  u_RX1 (RX)                           1.42e-03 4.02e-03 4.54e+05 5.90e-03   6.8
    u_Deserializer (Deserializer)      2.85e-06 1.16e-03 8.86e+04 1.25e-03   1.4
    u_Data_Sampling (Data_Sampling)    2.49e-05 3.32e-04 2.47e+04 3.82e-04   0.4
    u_Counter_Unit (Counter_Unit)      5.11e-04 1.45e-03 1.41e+05 2.11e-03   2.4
      u_Edge_Bit_Counter (Edge_Bit_Counter)
                                       5.10e-04 1.10e-03 1.04e+05 1.71e-03   2.0
      u_Bits_Counter (Bits_Counter)    7.98e-07 3.60e-04 3.59e+04 3.96e-04   0.5
    u_Stop_Check (Stop_Check)             0.000 9.65e-05 8.66e+03 1.05e-04   0.1
    u_Parity_Check (Parity_Check)      1.75e-05 1.20e-04 4.77e+04 1.85e-04   0.2
    u_Start_Check (Start_Check)        8.11e-07 9.83e-05 6.10e+03 1.05e-04   0.1
    u_FSM (RX_FSM)                     2.25e-04 7.59e-04 1.04e+05 1.09e-03   1.2
  u_MUX2_RST (MUX2_0)                  4.73e-04 3.03e-05 4.82e+03 5.08e-04   0.6
  u_MUX2_RX_CLOCK (MUX2_1)             2.13e-03 1.60e-04 4.27e+03 2.29e-03   2.6
  u_MUX2_TX_CLOCK (MUX2_2)             1.02e-03 1.34e-04 3.98e+03 1.15e-03   1.3
1
