/* autogenerated with parsecfg: do not edit. */

union vo_vxp_scaler_vertical_panel_sizesReg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_vertical_panel_sizes__0_v_SHIFT 0
#define vo_vxp_scaler_vertical_panel_sizes__0_v_WIDTH 12
#define vo_vxp_scaler_vertical_panel_sizes__1_v_SHIFT 16
#define vo_vxp_scaler_vertical_panel_sizes__1_v_WIDTH 12

 _0_v:12, /*[11:0]  */
 hole0:4,
 _1_v:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_vertical_output_sizeReg {
 struct { uint32_t

 /* sorting 1 */
#define vo_vxp_scaler_vertical_output_size_vo_vxp_scaler_out_size_v_SHIFT 0
#define vo_vxp_scaler_vertical_output_size_vo_vxp_scaler_out_size_v_WIDTH 12

 vo_vxp_scaler_out_size_v:12, /*[11:0]  */
 hole0:20;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_vert_panel_o_step_sizeReg {
 struct { uint32_t

 /* sorting 1 */
#define vo_vxp_scaler_vert_panel_o_step_size_vo_vxp_scaler_step_size_init_0_v_SHIFT 0
#define vo_vxp_scaler_vert_panel_o_step_size_vo_vxp_scaler_step_size_init_0_v_WIDTH 25

 vo_vxp_scaler_step_size_init_0_v:25, /*[24:0]  */
 hole0:7;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_vert_panel_o_large_dReg {
 struct { uint32_t

 /* sorting 1 */
#define vo_vxp_scaler_vert_panel_o_large_d_vo_vxp_scaler_large_d_0_v_SHIFT 0
#define vo_vxp_scaler_vert_panel_o_large_d_vo_vxp_scaler_large_d_0_v_WIDTH 24

 vo_vxp_scaler_large_d_0_v:24, /*[23:0]  */
 hole0:8;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_vert_panel_2_step_sizeReg {
 struct { uint32_t

 /* sorting 1 */
#define vo_vxp_scaler_vert_panel_2_step_size_vo_vxp_scaler_step_size_init_2_v_SHIFT 0
#define vo_vxp_scaler_vert_panel_2_step_size_vo_vxp_scaler_step_size_init_2_v_WIDTH 25

 vo_vxp_scaler_step_size_init_2_v:25, /*[24:0]  */
 hole0:7;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_vert_panel_2_large_dReg {
 struct { uint32_t

 /* sorting 1 */
#define vo_vxp_scaler_vert_panel_2_large_d_vo_vxp_scaler_large_d_2_v_SHIFT 0
#define vo_vxp_scaler_vert_panel_2_large_d_vo_vxp_scaler_large_d_2_v_WIDTH 24

 vo_vxp_scaler_large_d_2_v:24, /*[23:0]  */
 hole0:8;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_vert_panel_1_step_sizeReg {
 struct { uint32_t

 /* sorting 1 */
#define vo_vxp_scaler_vert_panel_1_step_size_vo_vxp_scaler_step_size_init_1_v_SHIFT 0
#define vo_vxp_scaler_vert_panel_1_step_size_vo_vxp_scaler_step_size_init_1_v_WIDTH 25

 vo_vxp_scaler_step_size_init_1_v:25, /*[24:0]  */
 hole0:7;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph9_tap8Reg {
 struct { uint32_t

 /* sorting 1 */
#define vo_vxp_scaler_v_coef_ph9_tap8_vo_vxp_scaler_v_coef_ph9_tap8_SHIFT 0
#define vo_vxp_scaler_v_coef_ph9_tap8_vo_vxp_scaler_v_coef_ph9_tap8_WIDTH 12

 vo_vxp_scaler_v_coef_ph9_tap8:12, /*[11:0]  */
 hole0:20;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph9_tap7_tap6Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph9_tap7_tap6_p6_SHIFT 0
#define vo_vxp_scaler_v_coef_ph9_tap7_tap6_p6_WIDTH 12
#define vo_vxp_scaler_v_coef_ph9_tap7_tap6_p7_SHIFT 16
#define vo_vxp_scaler_v_coef_ph9_tap7_tap6_p7_WIDTH 12

 p6:12, /*[11:0]  */
 hole0:4,
 p7:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph9_tap5_tap4Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph9_tap5_tap4_p4_SHIFT 0
#define vo_vxp_scaler_v_coef_ph9_tap5_tap4_p4_WIDTH 12
#define vo_vxp_scaler_v_coef_ph9_tap5_tap4_p5_SHIFT 16
#define vo_vxp_scaler_v_coef_ph9_tap5_tap4_p5_WIDTH 12

 p4:12, /*[11:0]  */
 hole0:4,
 p5:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph9_tap3_tap2Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph9_tap3_tap2_p2_SHIFT 0
#define vo_vxp_scaler_v_coef_ph9_tap3_tap2_p2_WIDTH 12
#define vo_vxp_scaler_v_coef_ph9_tap3_tap2_p3_SHIFT 16
#define vo_vxp_scaler_v_coef_ph9_tap3_tap2_p3_WIDTH 12

 p2:12, /*[11:0]  */
 hole0:4,
 p3:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph9_tap1_tap0Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph9_tap1_tap0_p0_SHIFT 0
#define vo_vxp_scaler_v_coef_ph9_tap1_tap0_p0_WIDTH 12
#define vo_vxp_scaler_v_coef_ph9_tap1_tap0_p1_SHIFT 16
#define vo_vxp_scaler_v_coef_ph9_tap1_tap0_p1_WIDTH 12

 p0:12, /*[11:0]  */
 hole0:4,
 p1:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph8_tap8Reg {
 struct { uint32_t

 /* sorting 1 */
#define vo_vxp_scaler_v_coef_ph8_tap8_vo_vxp_scaler_v_coef_ph8_tap8_SHIFT 0
#define vo_vxp_scaler_v_coef_ph8_tap8_vo_vxp_scaler_v_coef_ph8_tap8_WIDTH 12

 vo_vxp_scaler_v_coef_ph8_tap8:12, /*[11:0]  */
 hole0:20;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph8_tap7_tap6Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph8_tap7_tap6_p6_SHIFT 0
#define vo_vxp_scaler_v_coef_ph8_tap7_tap6_p6_WIDTH 12
#define vo_vxp_scaler_v_coef_ph8_tap7_tap6_p7_SHIFT 16
#define vo_vxp_scaler_v_coef_ph8_tap7_tap6_p7_WIDTH 12

 p6:12, /*[11:0]  */
 hole0:4,
 p7:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph8_tap5_tap4Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph8_tap5_tap4_p4_SHIFT 0
#define vo_vxp_scaler_v_coef_ph8_tap5_tap4_p4_WIDTH 12
#define vo_vxp_scaler_v_coef_ph8_tap5_tap4_p5_SHIFT 16
#define vo_vxp_scaler_v_coef_ph8_tap5_tap4_p5_WIDTH 12

 p4:12, /*[11:0]  */
 hole0:4,
 p5:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph8_tap3_tap2Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph8_tap3_tap2_p2_SHIFT 0
#define vo_vxp_scaler_v_coef_ph8_tap3_tap2_p2_WIDTH 12
#define vo_vxp_scaler_v_coef_ph8_tap3_tap2_p3_SHIFT 16
#define vo_vxp_scaler_v_coef_ph8_tap3_tap2_p3_WIDTH 12

 p2:12, /*[11:0]  */
 hole0:4,
 p3:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph8_tap1_tap0Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph8_tap1_tap0_p0_SHIFT 0
#define vo_vxp_scaler_v_coef_ph8_tap1_tap0_p0_WIDTH 12
#define vo_vxp_scaler_v_coef_ph8_tap1_tap0_p1_SHIFT 16
#define vo_vxp_scaler_v_coef_ph8_tap1_tap0_p1_WIDTH 12

 p0:12, /*[11:0]  */
 hole0:4,
 p1:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph7_tap8Reg {
 struct { uint32_t

 /* sorting 1 */
#define vo_vxp_scaler_v_coef_ph7_tap8_vo_vxp_scaler_v_coef_ph7_tap8_SHIFT 0
#define vo_vxp_scaler_v_coef_ph7_tap8_vo_vxp_scaler_v_coef_ph7_tap8_WIDTH 12

 vo_vxp_scaler_v_coef_ph7_tap8:12, /*[11:0]  */
 hole0:20;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph7_tap7_tap6Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph7_tap7_tap6_p6_SHIFT 0
#define vo_vxp_scaler_v_coef_ph7_tap7_tap6_p6_WIDTH 12
#define vo_vxp_scaler_v_coef_ph7_tap7_tap6_p7_SHIFT 16
#define vo_vxp_scaler_v_coef_ph7_tap7_tap6_p7_WIDTH 12

 p6:12, /*[11:0]  */
 hole0:4,
 p7:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph7_tap5_tap4Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph7_tap5_tap4_p4_SHIFT 0
#define vo_vxp_scaler_v_coef_ph7_tap5_tap4_p4_WIDTH 12
#define vo_vxp_scaler_v_coef_ph7_tap5_tap4_p5_SHIFT 16
#define vo_vxp_scaler_v_coef_ph7_tap5_tap4_p5_WIDTH 12

 p4:12, /*[11:0]  */
 hole0:4,
 p5:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph7_tap3_tap2Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph7_tap3_tap2_p2_SHIFT 0
#define vo_vxp_scaler_v_coef_ph7_tap3_tap2_p2_WIDTH 12
#define vo_vxp_scaler_v_coef_ph7_tap3_tap2_p3_SHIFT 16
#define vo_vxp_scaler_v_coef_ph7_tap3_tap2_p3_WIDTH 12

 p2:12, /*[11:0]  */
 hole0:4,
 p3:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph7_tap1_tap0Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph7_tap1_tap0_p0_SHIFT 0
#define vo_vxp_scaler_v_coef_ph7_tap1_tap0_p0_WIDTH 12
#define vo_vxp_scaler_v_coef_ph7_tap1_tap0_p1_SHIFT 16
#define vo_vxp_scaler_v_coef_ph7_tap1_tap0_p1_WIDTH 12

 p0:12, /*[11:0]  */
 hole0:4,
 p1:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph6_tap8Reg {
 struct { uint32_t

 /* sorting 1 */
#define vo_vxp_scaler_v_coef_ph6_tap8_vo_vxp_scaler_v_coef_ph6_tap8_SHIFT 0
#define vo_vxp_scaler_v_coef_ph6_tap8_vo_vxp_scaler_v_coef_ph6_tap8_WIDTH 12

 vo_vxp_scaler_v_coef_ph6_tap8:12, /*[11:0]  */
 hole0:20;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph6_tap7_tap6Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph6_tap7_tap6_p6_SHIFT 0
#define vo_vxp_scaler_v_coef_ph6_tap7_tap6_p6_WIDTH 12
#define vo_vxp_scaler_v_coef_ph6_tap7_tap6_p7_SHIFT 16
#define vo_vxp_scaler_v_coef_ph6_tap7_tap6_p7_WIDTH 12

 p6:12, /*[11:0]  */
 hole0:4,
 p7:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph6_tap5_tap4Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph6_tap5_tap4_p4_SHIFT 0
#define vo_vxp_scaler_v_coef_ph6_tap5_tap4_p4_WIDTH 12
#define vo_vxp_scaler_v_coef_ph6_tap5_tap4_p5_SHIFT 16
#define vo_vxp_scaler_v_coef_ph6_tap5_tap4_p5_WIDTH 12

 p4:12, /*[11:0]  */
 hole0:4,
 p5:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph6_tap3_tap2Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph6_tap3_tap2_p2_SHIFT 0
#define vo_vxp_scaler_v_coef_ph6_tap3_tap2_p2_WIDTH 12
#define vo_vxp_scaler_v_coef_ph6_tap3_tap2_p3_SHIFT 16
#define vo_vxp_scaler_v_coef_ph6_tap3_tap2_p3_WIDTH 12

 p2:12, /*[11:0]  */
 hole0:4,
 p3:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph6_tap1_tap0Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph6_tap1_tap0_p0_SHIFT 0
#define vo_vxp_scaler_v_coef_ph6_tap1_tap0_p0_WIDTH 12
#define vo_vxp_scaler_v_coef_ph6_tap1_tap0_p1_SHIFT 16
#define vo_vxp_scaler_v_coef_ph6_tap1_tap0_p1_WIDTH 12

 p0:12, /*[11:0]  */
 hole0:4,
 p1:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph64_tap8Reg {
 struct { uint32_t

 /* sorting 1 */
#define vo_vxp_scaler_v_coef_ph64_tap8_vo_vxp_scaler_v_coef_ph64_tap8_SHIFT 0
#define vo_vxp_scaler_v_coef_ph64_tap8_vo_vxp_scaler_v_coef_ph64_tap8_WIDTH 12

 vo_vxp_scaler_v_coef_ph64_tap8:12, /*[11:0]  */
 hole0:20;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph64_tap7_tap6Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph64_tap7_tap6_p6_SHIFT 0
#define vo_vxp_scaler_v_coef_ph64_tap7_tap6_p6_WIDTH 12
#define vo_vxp_scaler_v_coef_ph64_tap7_tap6_p7_SHIFT 16
#define vo_vxp_scaler_v_coef_ph64_tap7_tap6_p7_WIDTH 12

 p6:12, /*[11:0]  */
 hole0:4,
 p7:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph64_tap5_tap4Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph64_tap5_tap4_p4_SHIFT 0
#define vo_vxp_scaler_v_coef_ph64_tap5_tap4_p4_WIDTH 12
#define vo_vxp_scaler_v_coef_ph64_tap5_tap4_p5_SHIFT 16
#define vo_vxp_scaler_v_coef_ph64_tap5_tap4_p5_WIDTH 12

 p4:12, /*[11:0]  */
 hole0:4,
 p5:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph64_tap3_tap2Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph64_tap3_tap2_p2_SHIFT 0
#define vo_vxp_scaler_v_coef_ph64_tap3_tap2_p2_WIDTH 12
#define vo_vxp_scaler_v_coef_ph64_tap3_tap2_p3_SHIFT 16
#define vo_vxp_scaler_v_coef_ph64_tap3_tap2_p3_WIDTH 12

 p2:12, /*[11:0]  */
 hole0:4,
 p3:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph64_tap1_tap0Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph64_tap1_tap0_p0_SHIFT 0
#define vo_vxp_scaler_v_coef_ph64_tap1_tap0_p0_WIDTH 12
#define vo_vxp_scaler_v_coef_ph64_tap1_tap0_p1_SHIFT 16
#define vo_vxp_scaler_v_coef_ph64_tap1_tap0_p1_WIDTH 12

 p0:12, /*[11:0]  */
 hole0:4,
 p1:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph63_tap8Reg {
 struct { uint32_t

 /* sorting 1 */
#define vo_vxp_scaler_v_coef_ph63_tap8_vo_vxp_scaler_v_coef_ph63_tap8_SHIFT 0
#define vo_vxp_scaler_v_coef_ph63_tap8_vo_vxp_scaler_v_coef_ph63_tap8_WIDTH 12

 vo_vxp_scaler_v_coef_ph63_tap8:12, /*[11:0]  */
 hole0:20;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph63_tap7_tap6Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph63_tap7_tap6_p6_SHIFT 0
#define vo_vxp_scaler_v_coef_ph63_tap7_tap6_p6_WIDTH 12
#define vo_vxp_scaler_v_coef_ph63_tap7_tap6_p7_SHIFT 16
#define vo_vxp_scaler_v_coef_ph63_tap7_tap6_p7_WIDTH 12

 p6:12, /*[11:0]  */
 hole0:4,
 p7:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph63_tap5_tap4Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph63_tap5_tap4_p4_SHIFT 0
#define vo_vxp_scaler_v_coef_ph63_tap5_tap4_p4_WIDTH 12
#define vo_vxp_scaler_v_coef_ph63_tap5_tap4_p5_SHIFT 16
#define vo_vxp_scaler_v_coef_ph63_tap5_tap4_p5_WIDTH 12

 p4:12, /*[11:0]  */
 hole0:4,
 p5:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph63_tap3_tap2Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph63_tap3_tap2_p2_SHIFT 0
#define vo_vxp_scaler_v_coef_ph63_tap3_tap2_p2_WIDTH 12
#define vo_vxp_scaler_v_coef_ph63_tap3_tap2_p3_SHIFT 16
#define vo_vxp_scaler_v_coef_ph63_tap3_tap2_p3_WIDTH 12

 p2:12, /*[11:0]  */
 hole0:4,
 p3:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph63_tap1_tap0Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph63_tap1_tap0_p0_SHIFT 0
#define vo_vxp_scaler_v_coef_ph63_tap1_tap0_p0_WIDTH 12
#define vo_vxp_scaler_v_coef_ph63_tap1_tap0_p1_SHIFT 16
#define vo_vxp_scaler_v_coef_ph63_tap1_tap0_p1_WIDTH 12

 p0:12, /*[11:0]  */
 hole0:4,
 p1:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph62_tap8Reg {
 struct { uint32_t

 /* sorting 1 */
#define vo_vxp_scaler_v_coef_ph62_tap8_vo_vxp_scaler_v_coef_ph62_tap8_SHIFT 0
#define vo_vxp_scaler_v_coef_ph62_tap8_vo_vxp_scaler_v_coef_ph62_tap8_WIDTH 12

 vo_vxp_scaler_v_coef_ph62_tap8:12, /*[11:0]  */
 hole0:20;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph62_tap7_tap6Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph62_tap7_tap6_p6_SHIFT 0
#define vo_vxp_scaler_v_coef_ph62_tap7_tap6_p6_WIDTH 12
#define vo_vxp_scaler_v_coef_ph62_tap7_tap6_p7_SHIFT 16
#define vo_vxp_scaler_v_coef_ph62_tap7_tap6_p7_WIDTH 12

 p6:12, /*[11:0]  */
 hole0:4,
 p7:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph62_tap5_tap4Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph62_tap5_tap4_p4_SHIFT 0
#define vo_vxp_scaler_v_coef_ph62_tap5_tap4_p4_WIDTH 12
#define vo_vxp_scaler_v_coef_ph62_tap5_tap4_p5_SHIFT 16
#define vo_vxp_scaler_v_coef_ph62_tap5_tap4_p5_WIDTH 12

 p4:12, /*[11:0]  */
 hole0:4,
 p5:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph62_tap3_tap2Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph62_tap3_tap2_p2_SHIFT 0
#define vo_vxp_scaler_v_coef_ph62_tap3_tap2_p2_WIDTH 12
#define vo_vxp_scaler_v_coef_ph62_tap3_tap2_p3_SHIFT 16
#define vo_vxp_scaler_v_coef_ph62_tap3_tap2_p3_WIDTH 12

 p2:12, /*[11:0]  */
 hole0:4,
 p3:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph62_tap1_tap0Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph62_tap1_tap0_p0_SHIFT 0
#define vo_vxp_scaler_v_coef_ph62_tap1_tap0_p0_WIDTH 12
#define vo_vxp_scaler_v_coef_ph62_tap1_tap0_p1_SHIFT 16
#define vo_vxp_scaler_v_coef_ph62_tap1_tap0_p1_WIDTH 12

 p0:12, /*[11:0]  */
 hole0:4,
 p1:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph61_tap8Reg {
 struct { uint32_t

 /* sorting 1 */
#define vo_vxp_scaler_v_coef_ph61_tap8_vo_vxp_scaler_v_coef_ph61_tap8_SHIFT 0
#define vo_vxp_scaler_v_coef_ph61_tap8_vo_vxp_scaler_v_coef_ph61_tap8_WIDTH 12

 vo_vxp_scaler_v_coef_ph61_tap8:12, /*[11:0]  */
 hole0:20;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph61_tap7_tap6Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph61_tap7_tap6_p6_SHIFT 0
#define vo_vxp_scaler_v_coef_ph61_tap7_tap6_p6_WIDTH 12
#define vo_vxp_scaler_v_coef_ph61_tap7_tap6_p7_SHIFT 16
#define vo_vxp_scaler_v_coef_ph61_tap7_tap6_p7_WIDTH 12

 p6:12, /*[11:0]  */
 hole0:4,
 p7:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph61_tap5_tap4Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph61_tap5_tap4_p4_SHIFT 0
#define vo_vxp_scaler_v_coef_ph61_tap5_tap4_p4_WIDTH 12
#define vo_vxp_scaler_v_coef_ph61_tap5_tap4_p5_SHIFT 16
#define vo_vxp_scaler_v_coef_ph61_tap5_tap4_p5_WIDTH 12

 p4:12, /*[11:0]  */
 hole0:4,
 p5:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph61_tap3_tap2Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph61_tap3_tap2_p2_SHIFT 0
#define vo_vxp_scaler_v_coef_ph61_tap3_tap2_p2_WIDTH 12
#define vo_vxp_scaler_v_coef_ph61_tap3_tap2_p3_SHIFT 16
#define vo_vxp_scaler_v_coef_ph61_tap3_tap2_p3_WIDTH 12

 p2:12, /*[11:0]  */
 hole0:4,
 p3:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph61_tap1_tap0Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph61_tap1_tap0_p0_SHIFT 0
#define vo_vxp_scaler_v_coef_ph61_tap1_tap0_p0_WIDTH 12
#define vo_vxp_scaler_v_coef_ph61_tap1_tap0_p1_SHIFT 16
#define vo_vxp_scaler_v_coef_ph61_tap1_tap0_p1_WIDTH 12

 p0:12, /*[11:0]  */
 hole0:4,
 p1:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph60_tap8Reg {
 struct { uint32_t

 /* sorting 1 */
#define vo_vxp_scaler_v_coef_ph60_tap8_vo_vxp_scaler_v_coef_ph60_tap8_SHIFT 0
#define vo_vxp_scaler_v_coef_ph60_tap8_vo_vxp_scaler_v_coef_ph60_tap8_WIDTH 12

 vo_vxp_scaler_v_coef_ph60_tap8:12, /*[11:0]  */
 hole0:20;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph60_tap7_tap6Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph60_tap7_tap6_p6_SHIFT 0
#define vo_vxp_scaler_v_coef_ph60_tap7_tap6_p6_WIDTH 12
#define vo_vxp_scaler_v_coef_ph60_tap7_tap6_p7_SHIFT 16
#define vo_vxp_scaler_v_coef_ph60_tap7_tap6_p7_WIDTH 12

 p6:12, /*[11:0]  */
 hole0:4,
 p7:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph60_tap5_tap4Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph60_tap5_tap4_p4_SHIFT 0
#define vo_vxp_scaler_v_coef_ph60_tap5_tap4_p4_WIDTH 12
#define vo_vxp_scaler_v_coef_ph60_tap5_tap4_p5_SHIFT 16
#define vo_vxp_scaler_v_coef_ph60_tap5_tap4_p5_WIDTH 12

 p4:12, /*[11:0]  */
 hole0:4,
 p5:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph60_tap3_tap2Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph60_tap3_tap2_p2_SHIFT 0
#define vo_vxp_scaler_v_coef_ph60_tap3_tap2_p2_WIDTH 12
#define vo_vxp_scaler_v_coef_ph60_tap3_tap2_p3_SHIFT 16
#define vo_vxp_scaler_v_coef_ph60_tap3_tap2_p3_WIDTH 12

 p2:12, /*[11:0]  */
 hole0:4,
 p3:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph60_tap1_tap0Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph60_tap1_tap0_p0_SHIFT 0
#define vo_vxp_scaler_v_coef_ph60_tap1_tap0_p0_WIDTH 12
#define vo_vxp_scaler_v_coef_ph60_tap1_tap0_p1_SHIFT 16
#define vo_vxp_scaler_v_coef_ph60_tap1_tap0_p1_WIDTH 12

 p0:12, /*[11:0]  */
 hole0:4,
 p1:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph5_tap8Reg {
 struct { uint32_t

 /* sorting 1 */
#define vo_vxp_scaler_v_coef_ph5_tap8_vo_vxp_scaler_v_coef_ph5_tap8_SHIFT 0
#define vo_vxp_scaler_v_coef_ph5_tap8_vo_vxp_scaler_v_coef_ph5_tap8_WIDTH 12

 vo_vxp_scaler_v_coef_ph5_tap8:12, /*[11:0]  */
 hole0:20;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph5_tap7_tap6Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph5_tap7_tap6_p6_SHIFT 0
#define vo_vxp_scaler_v_coef_ph5_tap7_tap6_p6_WIDTH 12
#define vo_vxp_scaler_v_coef_ph5_tap7_tap6_p7_SHIFT 16
#define vo_vxp_scaler_v_coef_ph5_tap7_tap6_p7_WIDTH 12

 p6:12, /*[11:0]  */
 hole0:4,
 p7:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph5_tap5_tap4Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph5_tap5_tap4_p4_SHIFT 0
#define vo_vxp_scaler_v_coef_ph5_tap5_tap4_p4_WIDTH 12
#define vo_vxp_scaler_v_coef_ph5_tap5_tap4_p5_SHIFT 16
#define vo_vxp_scaler_v_coef_ph5_tap5_tap4_p5_WIDTH 12

 p4:12, /*[11:0]  */
 hole0:4,
 p5:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph5_tap3_tap2Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph5_tap3_tap2_p2_SHIFT 0
#define vo_vxp_scaler_v_coef_ph5_tap3_tap2_p2_WIDTH 12
#define vo_vxp_scaler_v_coef_ph5_tap3_tap2_p3_SHIFT 16
#define vo_vxp_scaler_v_coef_ph5_tap3_tap2_p3_WIDTH 12

 p2:12, /*[11:0]  */
 hole0:4,
 p3:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph5_tap1_tap0Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph5_tap1_tap0_p0_SHIFT 0
#define vo_vxp_scaler_v_coef_ph5_tap1_tap0_p0_WIDTH 12
#define vo_vxp_scaler_v_coef_ph5_tap1_tap0_p1_SHIFT 16
#define vo_vxp_scaler_v_coef_ph5_tap1_tap0_p1_WIDTH 12

 p0:12, /*[11:0]  */
 hole0:4,
 p1:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph59_tap8Reg {
 struct { uint32_t

 /* sorting 1 */
#define vo_vxp_scaler_v_coef_ph59_tap8_vo_vxp_scaler_v_coef_ph59_tap8_SHIFT 0
#define vo_vxp_scaler_v_coef_ph59_tap8_vo_vxp_scaler_v_coef_ph59_tap8_WIDTH 12

 vo_vxp_scaler_v_coef_ph59_tap8:12, /*[11:0]  */
 hole0:20;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph59_tap7_tap6Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph59_tap7_tap6_p6_SHIFT 0
#define vo_vxp_scaler_v_coef_ph59_tap7_tap6_p6_WIDTH 12
#define vo_vxp_scaler_v_coef_ph59_tap7_tap6_p7_SHIFT 16
#define vo_vxp_scaler_v_coef_ph59_tap7_tap6_p7_WIDTH 12

 p6:12, /*[11:0]  */
 hole0:4,
 p7:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph59_tap5_tap4Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph59_tap5_tap4_p4_SHIFT 0
#define vo_vxp_scaler_v_coef_ph59_tap5_tap4_p4_WIDTH 12
#define vo_vxp_scaler_v_coef_ph59_tap5_tap4_p5_SHIFT 16
#define vo_vxp_scaler_v_coef_ph59_tap5_tap4_p5_WIDTH 12

 p4:12, /*[11:0]  */
 hole0:4,
 p5:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph59_tap3_tap2Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph59_tap3_tap2_p2_SHIFT 0
#define vo_vxp_scaler_v_coef_ph59_tap3_tap2_p2_WIDTH 12
#define vo_vxp_scaler_v_coef_ph59_tap3_tap2_p3_SHIFT 16
#define vo_vxp_scaler_v_coef_ph59_tap3_tap2_p3_WIDTH 12

 p2:12, /*[11:0]  */
 hole0:4,
 p3:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph59_tap1_tap0Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph59_tap1_tap0_p0_SHIFT 0
#define vo_vxp_scaler_v_coef_ph59_tap1_tap0_p0_WIDTH 12
#define vo_vxp_scaler_v_coef_ph59_tap1_tap0_p1_SHIFT 16
#define vo_vxp_scaler_v_coef_ph59_tap1_tap0_p1_WIDTH 12

 p0:12, /*[11:0]  */
 hole0:4,
 p1:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph58_tap8Reg {
 struct { uint32_t

 /* sorting 1 */
#define vo_vxp_scaler_v_coef_ph58_tap8_vo_vxp_scaler_v_coef_ph58_tap8_SHIFT 0
#define vo_vxp_scaler_v_coef_ph58_tap8_vo_vxp_scaler_v_coef_ph58_tap8_WIDTH 12

 vo_vxp_scaler_v_coef_ph58_tap8:12, /*[11:0]  */
 hole0:20;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph58_tap7_tap6Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph58_tap7_tap6_p6_SHIFT 0
#define vo_vxp_scaler_v_coef_ph58_tap7_tap6_p6_WIDTH 12
#define vo_vxp_scaler_v_coef_ph58_tap7_tap6_p7_SHIFT 16
#define vo_vxp_scaler_v_coef_ph58_tap7_tap6_p7_WIDTH 12

 p6:12, /*[11:0]  */
 hole0:4,
 p7:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph58_tap5_tap4Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph58_tap5_tap4_p4_SHIFT 0
#define vo_vxp_scaler_v_coef_ph58_tap5_tap4_p4_WIDTH 12
#define vo_vxp_scaler_v_coef_ph58_tap5_tap4_p5_SHIFT 16
#define vo_vxp_scaler_v_coef_ph58_tap5_tap4_p5_WIDTH 12

 p4:12, /*[11:0]  */
 hole0:4,
 p5:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph58_tap3_tap2Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph58_tap3_tap2_p2_SHIFT 0
#define vo_vxp_scaler_v_coef_ph58_tap3_tap2_p2_WIDTH 12
#define vo_vxp_scaler_v_coef_ph58_tap3_tap2_p3_SHIFT 16
#define vo_vxp_scaler_v_coef_ph58_tap3_tap2_p3_WIDTH 12

 p2:12, /*[11:0]  */
 hole0:4,
 p3:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph58_tap1_tap0Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph58_tap1_tap0_p0_SHIFT 0
#define vo_vxp_scaler_v_coef_ph58_tap1_tap0_p0_WIDTH 12
#define vo_vxp_scaler_v_coef_ph58_tap1_tap0_p1_SHIFT 16
#define vo_vxp_scaler_v_coef_ph58_tap1_tap0_p1_WIDTH 12

 p0:12, /*[11:0]  */
 hole0:4,
 p1:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph57_tap8Reg {
 struct { uint32_t

 /* sorting 1 */
#define vo_vxp_scaler_v_coef_ph57_tap8_vo_vxp_scaler_v_coef_ph57_tap8_SHIFT 0
#define vo_vxp_scaler_v_coef_ph57_tap8_vo_vxp_scaler_v_coef_ph57_tap8_WIDTH 12

 vo_vxp_scaler_v_coef_ph57_tap8:12, /*[11:0]  */
 hole0:20;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph57_tap7_tap6Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph57_tap7_tap6_p6_SHIFT 0
#define vo_vxp_scaler_v_coef_ph57_tap7_tap6_p6_WIDTH 12
#define vo_vxp_scaler_v_coef_ph57_tap7_tap6_p7_SHIFT 16
#define vo_vxp_scaler_v_coef_ph57_tap7_tap6_p7_WIDTH 12

 p6:12, /*[11:0]  */
 hole0:4,
 p7:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph57_tap5_tap4Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph57_tap5_tap4_p4_SHIFT 0
#define vo_vxp_scaler_v_coef_ph57_tap5_tap4_p4_WIDTH 12
#define vo_vxp_scaler_v_coef_ph57_tap5_tap4_p5_SHIFT 16
#define vo_vxp_scaler_v_coef_ph57_tap5_tap4_p5_WIDTH 12

 p4:12, /*[11:0]  */
 hole0:4,
 p5:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph57_tap3_tap2Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph57_tap3_tap2_p2_SHIFT 0
#define vo_vxp_scaler_v_coef_ph57_tap3_tap2_p2_WIDTH 12
#define vo_vxp_scaler_v_coef_ph57_tap3_tap2_p3_SHIFT 16
#define vo_vxp_scaler_v_coef_ph57_tap3_tap2_p3_WIDTH 12

 p2:12, /*[11:0]  */
 hole0:4,
 p3:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph57_tap1_tap0Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph57_tap1_tap0_p0_SHIFT 0
#define vo_vxp_scaler_v_coef_ph57_tap1_tap0_p0_WIDTH 12
#define vo_vxp_scaler_v_coef_ph57_tap1_tap0_p1_SHIFT 16
#define vo_vxp_scaler_v_coef_ph57_tap1_tap0_p1_WIDTH 12

 p0:12, /*[11:0]  */
 hole0:4,
 p1:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph56_tap8Reg {
 struct { uint32_t

 /* sorting 1 */
#define vo_vxp_scaler_v_coef_ph56_tap8_vo_vxp_scaler_v_coef_ph56_tap8_SHIFT 0
#define vo_vxp_scaler_v_coef_ph56_tap8_vo_vxp_scaler_v_coef_ph56_tap8_WIDTH 12

 vo_vxp_scaler_v_coef_ph56_tap8:12, /*[11:0]  */
 hole0:20;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph56_tap7_tap6Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph56_tap7_tap6_p6_SHIFT 0
#define vo_vxp_scaler_v_coef_ph56_tap7_tap6_p6_WIDTH 12
#define vo_vxp_scaler_v_coef_ph56_tap7_tap6_p7_SHIFT 16
#define vo_vxp_scaler_v_coef_ph56_tap7_tap6_p7_WIDTH 12

 p6:12, /*[11:0]  */
 hole0:4,
 p7:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph56_tap5_tap4Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph56_tap5_tap4_p4_SHIFT 0
#define vo_vxp_scaler_v_coef_ph56_tap5_tap4_p4_WIDTH 12
#define vo_vxp_scaler_v_coef_ph56_tap5_tap4_p5_SHIFT 16
#define vo_vxp_scaler_v_coef_ph56_tap5_tap4_p5_WIDTH 12

 p4:12, /*[11:0]  */
 hole0:4,
 p5:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph56_tap3_tap2Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph56_tap3_tap2_p2_SHIFT 0
#define vo_vxp_scaler_v_coef_ph56_tap3_tap2_p2_WIDTH 12
#define vo_vxp_scaler_v_coef_ph56_tap3_tap2_p3_SHIFT 16
#define vo_vxp_scaler_v_coef_ph56_tap3_tap2_p3_WIDTH 12

 p2:12, /*[11:0]  */
 hole0:4,
 p3:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph56_tap1_tap0Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph56_tap1_tap0_p0_SHIFT 0
#define vo_vxp_scaler_v_coef_ph56_tap1_tap0_p0_WIDTH 12
#define vo_vxp_scaler_v_coef_ph56_tap1_tap0_p1_SHIFT 16
#define vo_vxp_scaler_v_coef_ph56_tap1_tap0_p1_WIDTH 12

 p0:12, /*[11:0]  */
 hole0:4,
 p1:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph55_tap8Reg {
 struct { uint32_t

 /* sorting 1 */
#define vo_vxp_scaler_v_coef_ph55_tap8_vo_vxp_scaler_v_coef_ph55_tap8_SHIFT 0
#define vo_vxp_scaler_v_coef_ph55_tap8_vo_vxp_scaler_v_coef_ph55_tap8_WIDTH 12

 vo_vxp_scaler_v_coef_ph55_tap8:12, /*[11:0]  */
 hole0:20;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph55_tap7_tap6Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph55_tap7_tap6_p6_SHIFT 0
#define vo_vxp_scaler_v_coef_ph55_tap7_tap6_p6_WIDTH 12
#define vo_vxp_scaler_v_coef_ph55_tap7_tap6_p7_SHIFT 16
#define vo_vxp_scaler_v_coef_ph55_tap7_tap6_p7_WIDTH 12

 p6:12, /*[11:0]  */
 hole0:4,
 p7:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph55_tap5_tap4Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph55_tap5_tap4_p4_SHIFT 0
#define vo_vxp_scaler_v_coef_ph55_tap5_tap4_p4_WIDTH 12
#define vo_vxp_scaler_v_coef_ph55_tap5_tap4_p5_SHIFT 16
#define vo_vxp_scaler_v_coef_ph55_tap5_tap4_p5_WIDTH 12

 p4:12, /*[11:0]  */
 hole0:4,
 p5:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph55_tap3_tap2Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph55_tap3_tap2_p2_SHIFT 0
#define vo_vxp_scaler_v_coef_ph55_tap3_tap2_p2_WIDTH 12
#define vo_vxp_scaler_v_coef_ph55_tap3_tap2_p3_SHIFT 16
#define vo_vxp_scaler_v_coef_ph55_tap3_tap2_p3_WIDTH 12

 p2:12, /*[11:0]  */
 hole0:4,
 p3:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph55_tap1_tap0Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph55_tap1_tap0_p0_SHIFT 0
#define vo_vxp_scaler_v_coef_ph55_tap1_tap0_p0_WIDTH 12
#define vo_vxp_scaler_v_coef_ph55_tap1_tap0_p1_SHIFT 16
#define vo_vxp_scaler_v_coef_ph55_tap1_tap0_p1_WIDTH 12

 p0:12, /*[11:0]  */
 hole0:4,
 p1:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph54_tap8Reg {
 struct { uint32_t

 /* sorting 1 */
#define vo_vxp_scaler_v_coef_ph54_tap8_vo_vxp_scaler_v_coef_ph54_tap8_SHIFT 0
#define vo_vxp_scaler_v_coef_ph54_tap8_vo_vxp_scaler_v_coef_ph54_tap8_WIDTH 12

 vo_vxp_scaler_v_coef_ph54_tap8:12, /*[11:0]  */
 hole0:20;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph54_tap7_tap6Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph54_tap7_tap6_p6_SHIFT 0
#define vo_vxp_scaler_v_coef_ph54_tap7_tap6_p6_WIDTH 12
#define vo_vxp_scaler_v_coef_ph54_tap7_tap6_p7_SHIFT 16
#define vo_vxp_scaler_v_coef_ph54_tap7_tap6_p7_WIDTH 12

 p6:12, /*[11:0]  */
 hole0:4,
 p7:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph54_tap5_tap4Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph54_tap5_tap4_p4_SHIFT 0
#define vo_vxp_scaler_v_coef_ph54_tap5_tap4_p4_WIDTH 12
#define vo_vxp_scaler_v_coef_ph54_tap5_tap4_p5_SHIFT 16
#define vo_vxp_scaler_v_coef_ph54_tap5_tap4_p5_WIDTH 12

 p4:12, /*[11:0]  */
 hole0:4,
 p5:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph54_tap3_tap2Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph54_tap3_tap2_p2_SHIFT 0
#define vo_vxp_scaler_v_coef_ph54_tap3_tap2_p2_WIDTH 12
#define vo_vxp_scaler_v_coef_ph54_tap3_tap2_p3_SHIFT 16
#define vo_vxp_scaler_v_coef_ph54_tap3_tap2_p3_WIDTH 12

 p2:12, /*[11:0]  */
 hole0:4,
 p3:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph54_tap1_tap0Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph54_tap1_tap0_p0_SHIFT 0
#define vo_vxp_scaler_v_coef_ph54_tap1_tap0_p0_WIDTH 12
#define vo_vxp_scaler_v_coef_ph54_tap1_tap0_p1_SHIFT 16
#define vo_vxp_scaler_v_coef_ph54_tap1_tap0_p1_WIDTH 12

 p0:12, /*[11:0]  */
 hole0:4,
 p1:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph53_tap8Reg {
 struct { uint32_t

 /* sorting 1 */
#define vo_vxp_scaler_v_coef_ph53_tap8_vo_vxp_scaler_v_coef_ph53_tap8_SHIFT 0
#define vo_vxp_scaler_v_coef_ph53_tap8_vo_vxp_scaler_v_coef_ph53_tap8_WIDTH 12

 vo_vxp_scaler_v_coef_ph53_tap8:12, /*[11:0]  */
 hole0:20;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph53_tap7_tap6Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph53_tap7_tap6_p6_SHIFT 0
#define vo_vxp_scaler_v_coef_ph53_tap7_tap6_p6_WIDTH 12
#define vo_vxp_scaler_v_coef_ph53_tap7_tap6_p7_SHIFT 16
#define vo_vxp_scaler_v_coef_ph53_tap7_tap6_p7_WIDTH 12

 p6:12, /*[11:0]  */
 hole0:4,
 p7:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph53_tap5_tap4Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph53_tap5_tap4_p4_SHIFT 0
#define vo_vxp_scaler_v_coef_ph53_tap5_tap4_p4_WIDTH 12
#define vo_vxp_scaler_v_coef_ph53_tap5_tap4_p5_SHIFT 16
#define vo_vxp_scaler_v_coef_ph53_tap5_tap4_p5_WIDTH 12

 p4:12, /*[11:0]  */
 hole0:4,
 p5:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph53_tap3_tap2Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph53_tap3_tap2_p2_SHIFT 0
#define vo_vxp_scaler_v_coef_ph53_tap3_tap2_p2_WIDTH 12
#define vo_vxp_scaler_v_coef_ph53_tap3_tap2_p3_SHIFT 16
#define vo_vxp_scaler_v_coef_ph53_tap3_tap2_p3_WIDTH 12

 p2:12, /*[11:0]  */
 hole0:4,
 p3:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph53_tap1_tap0Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph53_tap1_tap0_p0_SHIFT 0
#define vo_vxp_scaler_v_coef_ph53_tap1_tap0_p0_WIDTH 12
#define vo_vxp_scaler_v_coef_ph53_tap1_tap0_p1_SHIFT 16
#define vo_vxp_scaler_v_coef_ph53_tap1_tap0_p1_WIDTH 12

 p0:12, /*[11:0]  */
 hole0:4,
 p1:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph52_tap8Reg {
 struct { uint32_t

 /* sorting 1 */
#define vo_vxp_scaler_v_coef_ph52_tap8_vo_vxp_scaler_v_coef_ph52_tap8_SHIFT 0
#define vo_vxp_scaler_v_coef_ph52_tap8_vo_vxp_scaler_v_coef_ph52_tap8_WIDTH 12

 vo_vxp_scaler_v_coef_ph52_tap8:12, /*[11:0]  */
 hole0:20;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph52_tap7_tap6Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph52_tap7_tap6_p6_SHIFT 0
#define vo_vxp_scaler_v_coef_ph52_tap7_tap6_p6_WIDTH 12
#define vo_vxp_scaler_v_coef_ph52_tap7_tap6_p7_SHIFT 16
#define vo_vxp_scaler_v_coef_ph52_tap7_tap6_p7_WIDTH 12

 p6:12, /*[11:0]  */
 hole0:4,
 p7:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph52_tap5_tap4Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph52_tap5_tap4_p4_SHIFT 0
#define vo_vxp_scaler_v_coef_ph52_tap5_tap4_p4_WIDTH 12
#define vo_vxp_scaler_v_coef_ph52_tap5_tap4_p5_SHIFT 16
#define vo_vxp_scaler_v_coef_ph52_tap5_tap4_p5_WIDTH 12

 p4:12, /*[11:0]  */
 hole0:4,
 p5:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph52_tap3_tap2Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph52_tap3_tap2_p2_SHIFT 0
#define vo_vxp_scaler_v_coef_ph52_tap3_tap2_p2_WIDTH 12
#define vo_vxp_scaler_v_coef_ph52_tap3_tap2_p3_SHIFT 16
#define vo_vxp_scaler_v_coef_ph52_tap3_tap2_p3_WIDTH 12

 p2:12, /*[11:0]  */
 hole0:4,
 p3:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph52_tap1_tap0Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph52_tap1_tap0_p0_SHIFT 0
#define vo_vxp_scaler_v_coef_ph52_tap1_tap0_p0_WIDTH 12
#define vo_vxp_scaler_v_coef_ph52_tap1_tap0_p1_SHIFT 16
#define vo_vxp_scaler_v_coef_ph52_tap1_tap0_p1_WIDTH 12

 p0:12, /*[11:0]  */
 hole0:4,
 p1:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph51_tap8Reg {
 struct { uint32_t

 /* sorting 1 */
#define vo_vxp_scaler_v_coef_ph51_tap8_vo_vxp_scaler_v_coef_ph51_tap8_SHIFT 0
#define vo_vxp_scaler_v_coef_ph51_tap8_vo_vxp_scaler_v_coef_ph51_tap8_WIDTH 12

 vo_vxp_scaler_v_coef_ph51_tap8:12, /*[11:0]  */
 hole0:20;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph51_tap7_tap6Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph51_tap7_tap6_p6_SHIFT 0
#define vo_vxp_scaler_v_coef_ph51_tap7_tap6_p6_WIDTH 12
#define vo_vxp_scaler_v_coef_ph51_tap7_tap6_p7_SHIFT 16
#define vo_vxp_scaler_v_coef_ph51_tap7_tap6_p7_WIDTH 12

 p6:12, /*[11:0]  */
 hole0:4,
 p7:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph51_tap5_tap4Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph51_tap5_tap4_p4_SHIFT 0
#define vo_vxp_scaler_v_coef_ph51_tap5_tap4_p4_WIDTH 12
#define vo_vxp_scaler_v_coef_ph51_tap5_tap4_p5_SHIFT 16
#define vo_vxp_scaler_v_coef_ph51_tap5_tap4_p5_WIDTH 12

 p4:12, /*[11:0]  */
 hole0:4,
 p5:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph51_tap3_tap2Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph51_tap3_tap2_p2_SHIFT 0
#define vo_vxp_scaler_v_coef_ph51_tap3_tap2_p2_WIDTH 12
#define vo_vxp_scaler_v_coef_ph51_tap3_tap2_p3_SHIFT 16
#define vo_vxp_scaler_v_coef_ph51_tap3_tap2_p3_WIDTH 12

 p2:12, /*[11:0]  */
 hole0:4,
 p3:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph51_tap1_tap0Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph51_tap1_tap0_p0_SHIFT 0
#define vo_vxp_scaler_v_coef_ph51_tap1_tap0_p0_WIDTH 12
#define vo_vxp_scaler_v_coef_ph51_tap1_tap0_p1_SHIFT 16
#define vo_vxp_scaler_v_coef_ph51_tap1_tap0_p1_WIDTH 12

 p0:12, /*[11:0]  */
 hole0:4,
 p1:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph50_tap8Reg {
 struct { uint32_t

 /* sorting 1 */
#define vo_vxp_scaler_v_coef_ph50_tap8_vo_vxp_scaler_v_coef_ph50_tap8_SHIFT 0
#define vo_vxp_scaler_v_coef_ph50_tap8_vo_vxp_scaler_v_coef_ph50_tap8_WIDTH 12

 vo_vxp_scaler_v_coef_ph50_tap8:12, /*[11:0]  */
 hole0:20;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph50_tap7_tap6Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph50_tap7_tap6_p6_SHIFT 0
#define vo_vxp_scaler_v_coef_ph50_tap7_tap6_p6_WIDTH 12
#define vo_vxp_scaler_v_coef_ph50_tap7_tap6_p7_SHIFT 16
#define vo_vxp_scaler_v_coef_ph50_tap7_tap6_p7_WIDTH 12

 p6:12, /*[11:0]  */
 hole0:4,
 p7:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph50_tap5_tap4Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph50_tap5_tap4_p4_SHIFT 0
#define vo_vxp_scaler_v_coef_ph50_tap5_tap4_p4_WIDTH 12
#define vo_vxp_scaler_v_coef_ph50_tap5_tap4_p5_SHIFT 16
#define vo_vxp_scaler_v_coef_ph50_tap5_tap4_p5_WIDTH 12

 p4:12, /*[11:0]  */
 hole0:4,
 p5:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph50_tap3_tap2Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph50_tap3_tap2_p2_SHIFT 0
#define vo_vxp_scaler_v_coef_ph50_tap3_tap2_p2_WIDTH 12
#define vo_vxp_scaler_v_coef_ph50_tap3_tap2_p3_SHIFT 16
#define vo_vxp_scaler_v_coef_ph50_tap3_tap2_p3_WIDTH 12

 p2:12, /*[11:0]  */
 hole0:4,
 p3:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph50_tap1_tap0Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph50_tap1_tap0_p0_SHIFT 0
#define vo_vxp_scaler_v_coef_ph50_tap1_tap0_p0_WIDTH 12
#define vo_vxp_scaler_v_coef_ph50_tap1_tap0_p1_SHIFT 16
#define vo_vxp_scaler_v_coef_ph50_tap1_tap0_p1_WIDTH 12

 p0:12, /*[11:0]  */
 hole0:4,
 p1:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph4_tap8Reg {
 struct { uint32_t

 /* sorting 1 */
#define vo_vxp_scaler_v_coef_ph4_tap8_vo_vxp_scaler_v_coef_ph4_tap8_SHIFT 0
#define vo_vxp_scaler_v_coef_ph4_tap8_vo_vxp_scaler_v_coef_ph4_tap8_WIDTH 12

 vo_vxp_scaler_v_coef_ph4_tap8:12, /*[11:0]  */
 hole0:20;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph4_tap7_tap6Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph4_tap7_tap6_p6_SHIFT 0
#define vo_vxp_scaler_v_coef_ph4_tap7_tap6_p6_WIDTH 12
#define vo_vxp_scaler_v_coef_ph4_tap7_tap6_p7_SHIFT 16
#define vo_vxp_scaler_v_coef_ph4_tap7_tap6_p7_WIDTH 12

 p6:12, /*[11:0]  */
 hole0:4,
 p7:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph4_tap5_tap4Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph4_tap5_tap4_p4_SHIFT 0
#define vo_vxp_scaler_v_coef_ph4_tap5_tap4_p4_WIDTH 12
#define vo_vxp_scaler_v_coef_ph4_tap5_tap4_p5_SHIFT 16
#define vo_vxp_scaler_v_coef_ph4_tap5_tap4_p5_WIDTH 12

 p4:12, /*[11:0]  */
 hole0:4,
 p5:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph4_tap3_tap2Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph4_tap3_tap2_p2_SHIFT 0
#define vo_vxp_scaler_v_coef_ph4_tap3_tap2_p2_WIDTH 12
#define vo_vxp_scaler_v_coef_ph4_tap3_tap2_p3_SHIFT 16
#define vo_vxp_scaler_v_coef_ph4_tap3_tap2_p3_WIDTH 12

 p2:12, /*[11:0]  */
 hole0:4,
 p3:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph4_tap1_tap0Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph4_tap1_tap0_p0_SHIFT 0
#define vo_vxp_scaler_v_coef_ph4_tap1_tap0_p0_WIDTH 12
#define vo_vxp_scaler_v_coef_ph4_tap1_tap0_p1_SHIFT 16
#define vo_vxp_scaler_v_coef_ph4_tap1_tap0_p1_WIDTH 12

 p0:12, /*[11:0]  */
 hole0:4,
 p1:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph49_tap8Reg {
 struct { uint32_t

 /* sorting 1 */
#define vo_vxp_scaler_v_coef_ph49_tap8_vo_vxp_scaler_v_coef_ph49_tap8_SHIFT 0
#define vo_vxp_scaler_v_coef_ph49_tap8_vo_vxp_scaler_v_coef_ph49_tap8_WIDTH 12

 vo_vxp_scaler_v_coef_ph49_tap8:12, /*[11:0]  */
 hole0:20;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph49_tap7_tap6Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph49_tap7_tap6_p6_SHIFT 0
#define vo_vxp_scaler_v_coef_ph49_tap7_tap6_p6_WIDTH 12
#define vo_vxp_scaler_v_coef_ph49_tap7_tap6_p7_SHIFT 16
#define vo_vxp_scaler_v_coef_ph49_tap7_tap6_p7_WIDTH 12

 p6:12, /*[11:0]  */
 hole0:4,
 p7:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph49_tap5_tap4Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph49_tap5_tap4_p4_SHIFT 0
#define vo_vxp_scaler_v_coef_ph49_tap5_tap4_p4_WIDTH 12
#define vo_vxp_scaler_v_coef_ph49_tap5_tap4_p5_SHIFT 16
#define vo_vxp_scaler_v_coef_ph49_tap5_tap4_p5_WIDTH 12

 p4:12, /*[11:0]  */
 hole0:4,
 p5:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph49_tap3_tap2Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph49_tap3_tap2_p2_SHIFT 0
#define vo_vxp_scaler_v_coef_ph49_tap3_tap2_p2_WIDTH 12
#define vo_vxp_scaler_v_coef_ph49_tap3_tap2_p3_SHIFT 16
#define vo_vxp_scaler_v_coef_ph49_tap3_tap2_p3_WIDTH 12

 p2:12, /*[11:0]  */
 hole0:4,
 p3:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph49_tap1_tap0Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph49_tap1_tap0_p0_SHIFT 0
#define vo_vxp_scaler_v_coef_ph49_tap1_tap0_p0_WIDTH 12
#define vo_vxp_scaler_v_coef_ph49_tap1_tap0_p1_SHIFT 16
#define vo_vxp_scaler_v_coef_ph49_tap1_tap0_p1_WIDTH 12

 p0:12, /*[11:0]  */
 hole0:4,
 p1:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph48_tap8Reg {
 struct { uint32_t

 /* sorting 1 */
#define vo_vxp_scaler_v_coef_ph48_tap8_vo_vxp_scaler_v_coef_ph48_tap8_SHIFT 0
#define vo_vxp_scaler_v_coef_ph48_tap8_vo_vxp_scaler_v_coef_ph48_tap8_WIDTH 12

 vo_vxp_scaler_v_coef_ph48_tap8:12, /*[11:0]  */
 hole0:20;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph48_tap7_tap6Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph48_tap7_tap6_p6_SHIFT 0
#define vo_vxp_scaler_v_coef_ph48_tap7_tap6_p6_WIDTH 12
#define vo_vxp_scaler_v_coef_ph48_tap7_tap6_p7_SHIFT 16
#define vo_vxp_scaler_v_coef_ph48_tap7_tap6_p7_WIDTH 12

 p6:12, /*[11:0]  */
 hole0:4,
 p7:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph48_tap5_tap4Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph48_tap5_tap4_p4_SHIFT 0
#define vo_vxp_scaler_v_coef_ph48_tap5_tap4_p4_WIDTH 12
#define vo_vxp_scaler_v_coef_ph48_tap5_tap4_p5_SHIFT 16
#define vo_vxp_scaler_v_coef_ph48_tap5_tap4_p5_WIDTH 12

 p4:12, /*[11:0]  */
 hole0:4,
 p5:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph48_tap3_tap2Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph48_tap3_tap2_p2_SHIFT 0
#define vo_vxp_scaler_v_coef_ph48_tap3_tap2_p2_WIDTH 12
#define vo_vxp_scaler_v_coef_ph48_tap3_tap2_p3_SHIFT 16
#define vo_vxp_scaler_v_coef_ph48_tap3_tap2_p3_WIDTH 12

 p2:12, /*[11:0]  */
 hole0:4,
 p3:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph48_tap1_tap0Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph48_tap1_tap0_p0_SHIFT 0
#define vo_vxp_scaler_v_coef_ph48_tap1_tap0_p0_WIDTH 12
#define vo_vxp_scaler_v_coef_ph48_tap1_tap0_p1_SHIFT 16
#define vo_vxp_scaler_v_coef_ph48_tap1_tap0_p1_WIDTH 12

 p0:12, /*[11:0]  */
 hole0:4,
 p1:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph47_tap8Reg {
 struct { uint32_t

 /* sorting 1 */
#define vo_vxp_scaler_v_coef_ph47_tap8_vo_vxp_scaler_v_coef_ph47_tap8_SHIFT 0
#define vo_vxp_scaler_v_coef_ph47_tap8_vo_vxp_scaler_v_coef_ph47_tap8_WIDTH 12

 vo_vxp_scaler_v_coef_ph47_tap8:12, /*[11:0]  */
 hole0:20;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph47_tap7_tap6Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph47_tap7_tap6_p6_SHIFT 0
#define vo_vxp_scaler_v_coef_ph47_tap7_tap6_p6_WIDTH 12
#define vo_vxp_scaler_v_coef_ph47_tap7_tap6_p7_SHIFT 16
#define vo_vxp_scaler_v_coef_ph47_tap7_tap6_p7_WIDTH 12

 p6:12, /*[11:0]  */
 hole0:4,
 p7:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph47_tap5_tap4Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph47_tap5_tap4_p4_SHIFT 0
#define vo_vxp_scaler_v_coef_ph47_tap5_tap4_p4_WIDTH 12
#define vo_vxp_scaler_v_coef_ph47_tap5_tap4_p5_SHIFT 16
#define vo_vxp_scaler_v_coef_ph47_tap5_tap4_p5_WIDTH 12

 p4:12, /*[11:0]  */
 hole0:4,
 p5:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph47_tap3_tap2Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph47_tap3_tap2_p2_SHIFT 0
#define vo_vxp_scaler_v_coef_ph47_tap3_tap2_p2_WIDTH 12
#define vo_vxp_scaler_v_coef_ph47_tap3_tap2_p3_SHIFT 16
#define vo_vxp_scaler_v_coef_ph47_tap3_tap2_p3_WIDTH 12

 p2:12, /*[11:0]  */
 hole0:4,
 p3:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph47_tap1_tap0Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph47_tap1_tap0_p0_SHIFT 0
#define vo_vxp_scaler_v_coef_ph47_tap1_tap0_p0_WIDTH 12
#define vo_vxp_scaler_v_coef_ph47_tap1_tap0_p1_SHIFT 16
#define vo_vxp_scaler_v_coef_ph47_tap1_tap0_p1_WIDTH 12

 p0:12, /*[11:0]  */
 hole0:4,
 p1:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph46_tap8Reg {
 struct { uint32_t

 /* sorting 1 */
#define vo_vxp_scaler_v_coef_ph46_tap8_vo_vxp_scaler_v_coef_ph46_tap8_SHIFT 0
#define vo_vxp_scaler_v_coef_ph46_tap8_vo_vxp_scaler_v_coef_ph46_tap8_WIDTH 12

 vo_vxp_scaler_v_coef_ph46_tap8:12, /*[11:0]  */
 hole0:20;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph46_tap7_tap6Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph46_tap7_tap6_p6_SHIFT 0
#define vo_vxp_scaler_v_coef_ph46_tap7_tap6_p6_WIDTH 12
#define vo_vxp_scaler_v_coef_ph46_tap7_tap6_p7_SHIFT 16
#define vo_vxp_scaler_v_coef_ph46_tap7_tap6_p7_WIDTH 12

 p6:12, /*[11:0]  */
 hole0:4,
 p7:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph46_tap5_tap4Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph46_tap5_tap4_p4_SHIFT 0
#define vo_vxp_scaler_v_coef_ph46_tap5_tap4_p4_WIDTH 12
#define vo_vxp_scaler_v_coef_ph46_tap5_tap4_p5_SHIFT 16
#define vo_vxp_scaler_v_coef_ph46_tap5_tap4_p5_WIDTH 12

 p4:12, /*[11:0]  */
 hole0:4,
 p5:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph46_tap3_tap2Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph46_tap3_tap2_p2_SHIFT 0
#define vo_vxp_scaler_v_coef_ph46_tap3_tap2_p2_WIDTH 12
#define vo_vxp_scaler_v_coef_ph46_tap3_tap2_p3_SHIFT 16
#define vo_vxp_scaler_v_coef_ph46_tap3_tap2_p3_WIDTH 12

 p2:12, /*[11:0]  */
 hole0:4,
 p3:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph46_tap1_tap0Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph46_tap1_tap0_p0_SHIFT 0
#define vo_vxp_scaler_v_coef_ph46_tap1_tap0_p0_WIDTH 12
#define vo_vxp_scaler_v_coef_ph46_tap1_tap0_p1_SHIFT 16
#define vo_vxp_scaler_v_coef_ph46_tap1_tap0_p1_WIDTH 12

 p0:12, /*[11:0]  */
 hole0:4,
 p1:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph45_tap8Reg {
 struct { uint32_t

 /* sorting 1 */
#define vo_vxp_scaler_v_coef_ph45_tap8_vo_vxp_scaler_v_coef_ph45_tap8_SHIFT 0
#define vo_vxp_scaler_v_coef_ph45_tap8_vo_vxp_scaler_v_coef_ph45_tap8_WIDTH 12

 vo_vxp_scaler_v_coef_ph45_tap8:12, /*[11:0]  */
 hole0:20;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph45_tap7_tap6Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph45_tap7_tap6_p6_SHIFT 0
#define vo_vxp_scaler_v_coef_ph45_tap7_tap6_p6_WIDTH 12
#define vo_vxp_scaler_v_coef_ph45_tap7_tap6_p7_SHIFT 16
#define vo_vxp_scaler_v_coef_ph45_tap7_tap6_p7_WIDTH 12

 p6:12, /*[11:0]  */
 hole0:4,
 p7:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph45_tap5_tap4Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph45_tap5_tap4_p4_SHIFT 0
#define vo_vxp_scaler_v_coef_ph45_tap5_tap4_p4_WIDTH 12
#define vo_vxp_scaler_v_coef_ph45_tap5_tap4_p5_SHIFT 16
#define vo_vxp_scaler_v_coef_ph45_tap5_tap4_p5_WIDTH 12

 p4:12, /*[11:0]  */
 hole0:4,
 p5:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph45_tap3_tap2Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph45_tap3_tap2_p2_SHIFT 0
#define vo_vxp_scaler_v_coef_ph45_tap3_tap2_p2_WIDTH 12
#define vo_vxp_scaler_v_coef_ph45_tap3_tap2_p3_SHIFT 16
#define vo_vxp_scaler_v_coef_ph45_tap3_tap2_p3_WIDTH 12

 p2:12, /*[11:0]  */
 hole0:4,
 p3:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph45_tap1_tap0Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph45_tap1_tap0_p0_SHIFT 0
#define vo_vxp_scaler_v_coef_ph45_tap1_tap0_p0_WIDTH 12
#define vo_vxp_scaler_v_coef_ph45_tap1_tap0_p1_SHIFT 16
#define vo_vxp_scaler_v_coef_ph45_tap1_tap0_p1_WIDTH 12

 p0:12, /*[11:0]  */
 hole0:4,
 p1:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph44_tap8Reg {
 struct { uint32_t

 /* sorting 1 */
#define vo_vxp_scaler_v_coef_ph44_tap8_vo_vxp_scaler_v_coef_ph44_tap8_SHIFT 0
#define vo_vxp_scaler_v_coef_ph44_tap8_vo_vxp_scaler_v_coef_ph44_tap8_WIDTH 12

 vo_vxp_scaler_v_coef_ph44_tap8:12, /*[11:0]  */
 hole0:20;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph44_tap7_tap6Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph44_tap7_tap6_p6_SHIFT 0
#define vo_vxp_scaler_v_coef_ph44_tap7_tap6_p6_WIDTH 12
#define vo_vxp_scaler_v_coef_ph44_tap7_tap6_p7_SHIFT 16
#define vo_vxp_scaler_v_coef_ph44_tap7_tap6_p7_WIDTH 12

 p6:12, /*[11:0]  */
 hole0:4,
 p7:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph44_tap5_tap4Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph44_tap5_tap4_p4_SHIFT 0
#define vo_vxp_scaler_v_coef_ph44_tap5_tap4_p4_WIDTH 12
#define vo_vxp_scaler_v_coef_ph44_tap5_tap4_p5_SHIFT 16
#define vo_vxp_scaler_v_coef_ph44_tap5_tap4_p5_WIDTH 12

 p4:12, /*[11:0]  */
 hole0:4,
 p5:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph44_tap3_tap2Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph44_tap3_tap2_p2_SHIFT 0
#define vo_vxp_scaler_v_coef_ph44_tap3_tap2_p2_WIDTH 12
#define vo_vxp_scaler_v_coef_ph44_tap3_tap2_p3_SHIFT 16
#define vo_vxp_scaler_v_coef_ph44_tap3_tap2_p3_WIDTH 12

 p2:12, /*[11:0]  */
 hole0:4,
 p3:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph44_tap1_tap0Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph44_tap1_tap0_p0_SHIFT 0
#define vo_vxp_scaler_v_coef_ph44_tap1_tap0_p0_WIDTH 12
#define vo_vxp_scaler_v_coef_ph44_tap1_tap0_p1_SHIFT 16
#define vo_vxp_scaler_v_coef_ph44_tap1_tap0_p1_WIDTH 12

 p0:12, /*[11:0]  */
 hole0:4,
 p1:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph43_tap8Reg {
 struct { uint32_t

 /* sorting 1 */
#define vo_vxp_scaler_v_coef_ph43_tap8_vo_vxp_scaler_v_coef_ph43_tap8_SHIFT 0
#define vo_vxp_scaler_v_coef_ph43_tap8_vo_vxp_scaler_v_coef_ph43_tap8_WIDTH 12

 vo_vxp_scaler_v_coef_ph43_tap8:12, /*[11:0]  */
 hole0:20;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph43_tap7_tap6Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph43_tap7_tap6_p6_SHIFT 0
#define vo_vxp_scaler_v_coef_ph43_tap7_tap6_p6_WIDTH 12
#define vo_vxp_scaler_v_coef_ph43_tap7_tap6_p7_SHIFT 16
#define vo_vxp_scaler_v_coef_ph43_tap7_tap6_p7_WIDTH 12

 p6:12, /*[11:0]  */
 hole0:4,
 p7:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph43_tap5_tap4Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph43_tap5_tap4_p4_SHIFT 0
#define vo_vxp_scaler_v_coef_ph43_tap5_tap4_p4_WIDTH 12
#define vo_vxp_scaler_v_coef_ph43_tap5_tap4_p5_SHIFT 16
#define vo_vxp_scaler_v_coef_ph43_tap5_tap4_p5_WIDTH 12

 p4:12, /*[11:0]  */
 hole0:4,
 p5:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph43_tap3_tap2Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph43_tap3_tap2_p2_SHIFT 0
#define vo_vxp_scaler_v_coef_ph43_tap3_tap2_p2_WIDTH 12
#define vo_vxp_scaler_v_coef_ph43_tap3_tap2_p3_SHIFT 16
#define vo_vxp_scaler_v_coef_ph43_tap3_tap2_p3_WIDTH 12

 p2:12, /*[11:0]  */
 hole0:4,
 p3:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph43_tap1_tap0Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph43_tap1_tap0_p0_SHIFT 0
#define vo_vxp_scaler_v_coef_ph43_tap1_tap0_p0_WIDTH 12
#define vo_vxp_scaler_v_coef_ph43_tap1_tap0_p1_SHIFT 16
#define vo_vxp_scaler_v_coef_ph43_tap1_tap0_p1_WIDTH 12

 p0:12, /*[11:0]  */
 hole0:4,
 p1:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph42_tap8Reg {
 struct { uint32_t

 /* sorting 1 */
#define vo_vxp_scaler_v_coef_ph42_tap8_vo_vxp_scaler_v_coef_ph42_tap8_SHIFT 0
#define vo_vxp_scaler_v_coef_ph42_tap8_vo_vxp_scaler_v_coef_ph42_tap8_WIDTH 12

 vo_vxp_scaler_v_coef_ph42_tap8:12, /*[11:0]  */
 hole0:20;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph42_tap7_tap6Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph42_tap7_tap6_p6_SHIFT 0
#define vo_vxp_scaler_v_coef_ph42_tap7_tap6_p6_WIDTH 12
#define vo_vxp_scaler_v_coef_ph42_tap7_tap6_p7_SHIFT 16
#define vo_vxp_scaler_v_coef_ph42_tap7_tap6_p7_WIDTH 12

 p6:12, /*[11:0]  */
 hole0:4,
 p7:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph42_tap5_tap4Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph42_tap5_tap4_p4_SHIFT 0
#define vo_vxp_scaler_v_coef_ph42_tap5_tap4_p4_WIDTH 12
#define vo_vxp_scaler_v_coef_ph42_tap5_tap4_p5_SHIFT 16
#define vo_vxp_scaler_v_coef_ph42_tap5_tap4_p5_WIDTH 12

 p4:12, /*[11:0]  */
 hole0:4,
 p5:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph42_tap3_tap2Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph42_tap3_tap2_p2_SHIFT 0
#define vo_vxp_scaler_v_coef_ph42_tap3_tap2_p2_WIDTH 12
#define vo_vxp_scaler_v_coef_ph42_tap3_tap2_p3_SHIFT 16
#define vo_vxp_scaler_v_coef_ph42_tap3_tap2_p3_WIDTH 12

 p2:12, /*[11:0]  */
 hole0:4,
 p3:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph42_tap1_tap0Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph42_tap1_tap0_p0_SHIFT 0
#define vo_vxp_scaler_v_coef_ph42_tap1_tap0_p0_WIDTH 12
#define vo_vxp_scaler_v_coef_ph42_tap1_tap0_p1_SHIFT 16
#define vo_vxp_scaler_v_coef_ph42_tap1_tap0_p1_WIDTH 12

 p0:12, /*[11:0]  */
 hole0:4,
 p1:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph41_tap8Reg {
 struct { uint32_t

 /* sorting 1 */
#define vo_vxp_scaler_v_coef_ph41_tap8_vo_vxp_scaler_v_coef_ph41_tap8_SHIFT 0
#define vo_vxp_scaler_v_coef_ph41_tap8_vo_vxp_scaler_v_coef_ph41_tap8_WIDTH 12

 vo_vxp_scaler_v_coef_ph41_tap8:12, /*[11:0]  */
 hole0:20;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph41_tap7_tap6Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph41_tap7_tap6_p6_SHIFT 0
#define vo_vxp_scaler_v_coef_ph41_tap7_tap6_p6_WIDTH 12
#define vo_vxp_scaler_v_coef_ph41_tap7_tap6_p7_SHIFT 16
#define vo_vxp_scaler_v_coef_ph41_tap7_tap6_p7_WIDTH 12

 p6:12, /*[11:0]  */
 hole0:4,
 p7:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph41_tap5_tap4Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph41_tap5_tap4_p4_SHIFT 0
#define vo_vxp_scaler_v_coef_ph41_tap5_tap4_p4_WIDTH 12
#define vo_vxp_scaler_v_coef_ph41_tap5_tap4_p5_SHIFT 16
#define vo_vxp_scaler_v_coef_ph41_tap5_tap4_p5_WIDTH 12

 p4:12, /*[11:0]  */
 hole0:4,
 p5:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph41_tap3_tap2Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph41_tap3_tap2_p2_SHIFT 0
#define vo_vxp_scaler_v_coef_ph41_tap3_tap2_p2_WIDTH 12
#define vo_vxp_scaler_v_coef_ph41_tap3_tap2_p3_SHIFT 16
#define vo_vxp_scaler_v_coef_ph41_tap3_tap2_p3_WIDTH 12

 p2:12, /*[11:0]  */
 hole0:4,
 p3:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph41_tap1_tap0Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph41_tap1_tap0_p0_SHIFT 0
#define vo_vxp_scaler_v_coef_ph41_tap1_tap0_p0_WIDTH 12
#define vo_vxp_scaler_v_coef_ph41_tap1_tap0_p1_SHIFT 16
#define vo_vxp_scaler_v_coef_ph41_tap1_tap0_p1_WIDTH 12

 p0:12, /*[11:0]  */
 hole0:4,
 p1:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph40_tap8Reg {
 struct { uint32_t

 /* sorting 1 */
#define vo_vxp_scaler_v_coef_ph40_tap8_vo_vxp_scaler_v_coef_ph40_tap8_SHIFT 0
#define vo_vxp_scaler_v_coef_ph40_tap8_vo_vxp_scaler_v_coef_ph40_tap8_WIDTH 12

 vo_vxp_scaler_v_coef_ph40_tap8:12, /*[11:0]  */
 hole0:20;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph40_tap7_tap6Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph40_tap7_tap6_p6_SHIFT 0
#define vo_vxp_scaler_v_coef_ph40_tap7_tap6_p6_WIDTH 12
#define vo_vxp_scaler_v_coef_ph40_tap7_tap6_p7_SHIFT 16
#define vo_vxp_scaler_v_coef_ph40_tap7_tap6_p7_WIDTH 12

 p6:12, /*[11:0]  */
 hole0:4,
 p7:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph40_tap5_tap4Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph40_tap5_tap4_p4_SHIFT 0
#define vo_vxp_scaler_v_coef_ph40_tap5_tap4_p4_WIDTH 12
#define vo_vxp_scaler_v_coef_ph40_tap5_tap4_p5_SHIFT 16
#define vo_vxp_scaler_v_coef_ph40_tap5_tap4_p5_WIDTH 12

 p4:12, /*[11:0]  */
 hole0:4,
 p5:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph40_tap3_tap2Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph40_tap3_tap2_p2_SHIFT 0
#define vo_vxp_scaler_v_coef_ph40_tap3_tap2_p2_WIDTH 12
#define vo_vxp_scaler_v_coef_ph40_tap3_tap2_p3_SHIFT 16
#define vo_vxp_scaler_v_coef_ph40_tap3_tap2_p3_WIDTH 12

 p2:12, /*[11:0]  */
 hole0:4,
 p3:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph40_tap1_tap0Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph40_tap1_tap0_p0_SHIFT 0
#define vo_vxp_scaler_v_coef_ph40_tap1_tap0_p0_WIDTH 12
#define vo_vxp_scaler_v_coef_ph40_tap1_tap0_p1_SHIFT 16
#define vo_vxp_scaler_v_coef_ph40_tap1_tap0_p1_WIDTH 12

 p0:12, /*[11:0]  */
 hole0:4,
 p1:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph3_tap8Reg {
 struct { uint32_t

 /* sorting 1 */
#define vo_vxp_scaler_v_coef_ph3_tap8_vo_vxp_scaler_v_coef_ph3_tap8_SHIFT 0
#define vo_vxp_scaler_v_coef_ph3_tap8_vo_vxp_scaler_v_coef_ph3_tap8_WIDTH 12

 vo_vxp_scaler_v_coef_ph3_tap8:12, /*[11:0]  */
 hole0:20;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph3_tap7_tap6Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph3_tap7_tap6_p6_SHIFT 0
#define vo_vxp_scaler_v_coef_ph3_tap7_tap6_p6_WIDTH 12
#define vo_vxp_scaler_v_coef_ph3_tap7_tap6_p7_SHIFT 16
#define vo_vxp_scaler_v_coef_ph3_tap7_tap6_p7_WIDTH 12

 p6:12, /*[11:0]  */
 hole0:4,
 p7:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph3_tap5_tap4Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph3_tap5_tap4_p4_SHIFT 0
#define vo_vxp_scaler_v_coef_ph3_tap5_tap4_p4_WIDTH 12
#define vo_vxp_scaler_v_coef_ph3_tap5_tap4_p5_SHIFT 16
#define vo_vxp_scaler_v_coef_ph3_tap5_tap4_p5_WIDTH 12

 p4:12, /*[11:0]  */
 hole0:4,
 p5:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph3_tap3_tap2Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph3_tap3_tap2_p2_SHIFT 0
#define vo_vxp_scaler_v_coef_ph3_tap3_tap2_p2_WIDTH 12
#define vo_vxp_scaler_v_coef_ph3_tap3_tap2_p3_SHIFT 16
#define vo_vxp_scaler_v_coef_ph3_tap3_tap2_p3_WIDTH 12

 p2:12, /*[11:0]  */
 hole0:4,
 p3:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph3_tap1_tap0Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph3_tap1_tap0_p0_SHIFT 0
#define vo_vxp_scaler_v_coef_ph3_tap1_tap0_p0_WIDTH 12
#define vo_vxp_scaler_v_coef_ph3_tap1_tap0_p1_SHIFT 16
#define vo_vxp_scaler_v_coef_ph3_tap1_tap0_p1_WIDTH 12

 p0:12, /*[11:0]  */
 hole0:4,
 p1:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph39_tap8Reg {
 struct { uint32_t

 /* sorting 1 */
#define vo_vxp_scaler_v_coef_ph39_tap8_vo_vxp_scaler_v_coef_ph39_tap8_SHIFT 0
#define vo_vxp_scaler_v_coef_ph39_tap8_vo_vxp_scaler_v_coef_ph39_tap8_WIDTH 12

 vo_vxp_scaler_v_coef_ph39_tap8:12, /*[11:0]  */
 hole0:20;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph39_tap7_tap6Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph39_tap7_tap6_p6_SHIFT 0
#define vo_vxp_scaler_v_coef_ph39_tap7_tap6_p6_WIDTH 12
#define vo_vxp_scaler_v_coef_ph39_tap7_tap6_p7_SHIFT 16
#define vo_vxp_scaler_v_coef_ph39_tap7_tap6_p7_WIDTH 12

 p6:12, /*[11:0]  */
 hole0:4,
 p7:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph39_tap5_tap4Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph39_tap5_tap4_p4_SHIFT 0
#define vo_vxp_scaler_v_coef_ph39_tap5_tap4_p4_WIDTH 12
#define vo_vxp_scaler_v_coef_ph39_tap5_tap4_p5_SHIFT 16
#define vo_vxp_scaler_v_coef_ph39_tap5_tap4_p5_WIDTH 12

 p4:12, /*[11:0]  */
 hole0:4,
 p5:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph39_tap3_tap2Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph39_tap3_tap2_p2_SHIFT 0
#define vo_vxp_scaler_v_coef_ph39_tap3_tap2_p2_WIDTH 12
#define vo_vxp_scaler_v_coef_ph39_tap3_tap2_p3_SHIFT 16
#define vo_vxp_scaler_v_coef_ph39_tap3_tap2_p3_WIDTH 12

 p2:12, /*[11:0]  */
 hole0:4,
 p3:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph39_tap1_tap0Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph39_tap1_tap0_p0_SHIFT 0
#define vo_vxp_scaler_v_coef_ph39_tap1_tap0_p0_WIDTH 12
#define vo_vxp_scaler_v_coef_ph39_tap1_tap0_p1_SHIFT 16
#define vo_vxp_scaler_v_coef_ph39_tap1_tap0_p1_WIDTH 12

 p0:12, /*[11:0]  */
 hole0:4,
 p1:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph38_tap8Reg {
 struct { uint32_t

 /* sorting 1 */
#define vo_vxp_scaler_v_coef_ph38_tap8_vo_vxp_scaler_v_coef_ph38_tap8_SHIFT 0
#define vo_vxp_scaler_v_coef_ph38_tap8_vo_vxp_scaler_v_coef_ph38_tap8_WIDTH 12

 vo_vxp_scaler_v_coef_ph38_tap8:12, /*[11:0]  */
 hole0:20;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph38_tap7_tap6Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph38_tap7_tap6_p6_SHIFT 0
#define vo_vxp_scaler_v_coef_ph38_tap7_tap6_p6_WIDTH 12
#define vo_vxp_scaler_v_coef_ph38_tap7_tap6_p7_SHIFT 16
#define vo_vxp_scaler_v_coef_ph38_tap7_tap6_p7_WIDTH 12

 p6:12, /*[11:0]  */
 hole0:4,
 p7:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph38_tap5_tap4Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph38_tap5_tap4_p4_SHIFT 0
#define vo_vxp_scaler_v_coef_ph38_tap5_tap4_p4_WIDTH 12
#define vo_vxp_scaler_v_coef_ph38_tap5_tap4_p5_SHIFT 16
#define vo_vxp_scaler_v_coef_ph38_tap5_tap4_p5_WIDTH 12

 p4:12, /*[11:0]  */
 hole0:4,
 p5:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph38_tap3_tap2Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph38_tap3_tap2_p2_SHIFT 0
#define vo_vxp_scaler_v_coef_ph38_tap3_tap2_p2_WIDTH 12
#define vo_vxp_scaler_v_coef_ph38_tap3_tap2_p3_SHIFT 16
#define vo_vxp_scaler_v_coef_ph38_tap3_tap2_p3_WIDTH 12

 p2:12, /*[11:0]  */
 hole0:4,
 p3:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph38_tap1_tap0Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph38_tap1_tap0_p0_SHIFT 0
#define vo_vxp_scaler_v_coef_ph38_tap1_tap0_p0_WIDTH 12
#define vo_vxp_scaler_v_coef_ph38_tap1_tap0_p1_SHIFT 16
#define vo_vxp_scaler_v_coef_ph38_tap1_tap0_p1_WIDTH 12

 p0:12, /*[11:0]  */
 hole0:4,
 p1:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph37_tap8Reg {
 struct { uint32_t

 /* sorting 1 */
#define vo_vxp_scaler_v_coef_ph37_tap8_vo_vxp_scaler_v_coef_ph37_tap8_SHIFT 0
#define vo_vxp_scaler_v_coef_ph37_tap8_vo_vxp_scaler_v_coef_ph37_tap8_WIDTH 12

 vo_vxp_scaler_v_coef_ph37_tap8:12, /*[11:0]  */
 hole0:20;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph37_tap7_tap6Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph37_tap7_tap6_p6_SHIFT 0
#define vo_vxp_scaler_v_coef_ph37_tap7_tap6_p6_WIDTH 12
#define vo_vxp_scaler_v_coef_ph37_tap7_tap6_p7_SHIFT 16
#define vo_vxp_scaler_v_coef_ph37_tap7_tap6_p7_WIDTH 12

 p6:12, /*[11:0]  */
 hole0:4,
 p7:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph37_tap5_tap4Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph37_tap5_tap4_p4_SHIFT 0
#define vo_vxp_scaler_v_coef_ph37_tap5_tap4_p4_WIDTH 12
#define vo_vxp_scaler_v_coef_ph37_tap5_tap4_p5_SHIFT 16
#define vo_vxp_scaler_v_coef_ph37_tap5_tap4_p5_WIDTH 12

 p4:12, /*[11:0]  */
 hole0:4,
 p5:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph37_tap3_tap2Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph37_tap3_tap2_p2_SHIFT 0
#define vo_vxp_scaler_v_coef_ph37_tap3_tap2_p2_WIDTH 12
#define vo_vxp_scaler_v_coef_ph37_tap3_tap2_p3_SHIFT 16
#define vo_vxp_scaler_v_coef_ph37_tap3_tap2_p3_WIDTH 12

 p2:12, /*[11:0]  */
 hole0:4,
 p3:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph37_tap1_tap0Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph37_tap1_tap0_p0_SHIFT 0
#define vo_vxp_scaler_v_coef_ph37_tap1_tap0_p0_WIDTH 12
#define vo_vxp_scaler_v_coef_ph37_tap1_tap0_p1_SHIFT 16
#define vo_vxp_scaler_v_coef_ph37_tap1_tap0_p1_WIDTH 12

 p0:12, /*[11:0]  */
 hole0:4,
 p1:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph36_tap8Reg {
 struct { uint32_t

 /* sorting 1 */
#define vo_vxp_scaler_v_coef_ph36_tap8_vo_vxp_scaler_v_coef_ph36_tap8_SHIFT 0
#define vo_vxp_scaler_v_coef_ph36_tap8_vo_vxp_scaler_v_coef_ph36_tap8_WIDTH 12

 vo_vxp_scaler_v_coef_ph36_tap8:12, /*[11:0]  */
 hole0:20;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph36_tap7_tap6Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph36_tap7_tap6_p6_SHIFT 0
#define vo_vxp_scaler_v_coef_ph36_tap7_tap6_p6_WIDTH 12
#define vo_vxp_scaler_v_coef_ph36_tap7_tap6_p7_SHIFT 16
#define vo_vxp_scaler_v_coef_ph36_tap7_tap6_p7_WIDTH 12

 p6:12, /*[11:0]  */
 hole0:4,
 p7:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph36_tap5_tap4Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph36_tap5_tap4_p4_SHIFT 0
#define vo_vxp_scaler_v_coef_ph36_tap5_tap4_p4_WIDTH 12
#define vo_vxp_scaler_v_coef_ph36_tap5_tap4_p5_SHIFT 16
#define vo_vxp_scaler_v_coef_ph36_tap5_tap4_p5_WIDTH 12

 p4:12, /*[11:0]  */
 hole0:4,
 p5:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph36_tap3_tap2Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph36_tap3_tap2_p2_SHIFT 0
#define vo_vxp_scaler_v_coef_ph36_tap3_tap2_p2_WIDTH 12
#define vo_vxp_scaler_v_coef_ph36_tap3_tap2_p3_SHIFT 16
#define vo_vxp_scaler_v_coef_ph36_tap3_tap2_p3_WIDTH 12

 p2:12, /*[11:0]  */
 hole0:4,
 p3:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph36_tap1_tap0Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph36_tap1_tap0_p0_SHIFT 0
#define vo_vxp_scaler_v_coef_ph36_tap1_tap0_p0_WIDTH 12
#define vo_vxp_scaler_v_coef_ph36_tap1_tap0_p1_SHIFT 16
#define vo_vxp_scaler_v_coef_ph36_tap1_tap0_p1_WIDTH 12

 p0:12, /*[11:0]  */
 hole0:4,
 p1:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph35_tap8Reg {
 struct { uint32_t

 /* sorting 1 */
#define vo_vxp_scaler_v_coef_ph35_tap8_vo_vxp_scaler_v_coef_ph35_tap8_SHIFT 0
#define vo_vxp_scaler_v_coef_ph35_tap8_vo_vxp_scaler_v_coef_ph35_tap8_WIDTH 12

 vo_vxp_scaler_v_coef_ph35_tap8:12, /*[11:0]  */
 hole0:20;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph35_tap7_tap6Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph35_tap7_tap6_p6_SHIFT 0
#define vo_vxp_scaler_v_coef_ph35_tap7_tap6_p6_WIDTH 12
#define vo_vxp_scaler_v_coef_ph35_tap7_tap6_p7_SHIFT 16
#define vo_vxp_scaler_v_coef_ph35_tap7_tap6_p7_WIDTH 12

 p6:12, /*[11:0]  */
 hole0:4,
 p7:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph35_tap5_tap4Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph35_tap5_tap4_p4_SHIFT 0
#define vo_vxp_scaler_v_coef_ph35_tap5_tap4_p4_WIDTH 12
#define vo_vxp_scaler_v_coef_ph35_tap5_tap4_p5_SHIFT 16
#define vo_vxp_scaler_v_coef_ph35_tap5_tap4_p5_WIDTH 12

 p4:12, /*[11:0]  */
 hole0:4,
 p5:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph35_tap3_tap2Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph35_tap3_tap2_p2_SHIFT 0
#define vo_vxp_scaler_v_coef_ph35_tap3_tap2_p2_WIDTH 12
#define vo_vxp_scaler_v_coef_ph35_tap3_tap2_p3_SHIFT 16
#define vo_vxp_scaler_v_coef_ph35_tap3_tap2_p3_WIDTH 12

 p2:12, /*[11:0]  */
 hole0:4,
 p3:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph35_tap1_tap0Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph35_tap1_tap0_p0_SHIFT 0
#define vo_vxp_scaler_v_coef_ph35_tap1_tap0_p0_WIDTH 12
#define vo_vxp_scaler_v_coef_ph35_tap1_tap0_p1_SHIFT 16
#define vo_vxp_scaler_v_coef_ph35_tap1_tap0_p1_WIDTH 12

 p0:12, /*[11:0]  */
 hole0:4,
 p1:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph34_tap8Reg {
 struct { uint32_t

 /* sorting 1 */
#define vo_vxp_scaler_v_coef_ph34_tap8_vo_vxp_scaler_v_coef_ph34_tap8_SHIFT 0
#define vo_vxp_scaler_v_coef_ph34_tap8_vo_vxp_scaler_v_coef_ph34_tap8_WIDTH 12

 vo_vxp_scaler_v_coef_ph34_tap8:12, /*[11:0]  */
 hole0:20;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph34_tap7_tap6Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph34_tap7_tap6_p6_SHIFT 0
#define vo_vxp_scaler_v_coef_ph34_tap7_tap6_p6_WIDTH 12
#define vo_vxp_scaler_v_coef_ph34_tap7_tap6_p7_SHIFT 16
#define vo_vxp_scaler_v_coef_ph34_tap7_tap6_p7_WIDTH 12

 p6:12, /*[11:0]  */
 hole0:4,
 p7:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph34_tap5_tap4Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph34_tap5_tap4_p4_SHIFT 0
#define vo_vxp_scaler_v_coef_ph34_tap5_tap4_p4_WIDTH 12
#define vo_vxp_scaler_v_coef_ph34_tap5_tap4_p5_SHIFT 16
#define vo_vxp_scaler_v_coef_ph34_tap5_tap4_p5_WIDTH 12

 p4:12, /*[11:0]  */
 hole0:4,
 p5:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph34_tap3_tap2Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph34_tap3_tap2_p2_SHIFT 0
#define vo_vxp_scaler_v_coef_ph34_tap3_tap2_p2_WIDTH 12
#define vo_vxp_scaler_v_coef_ph34_tap3_tap2_p3_SHIFT 16
#define vo_vxp_scaler_v_coef_ph34_tap3_tap2_p3_WIDTH 12

 p2:12, /*[11:0]  */
 hole0:4,
 p3:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph34_tap1_tap0Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph34_tap1_tap0_p0_SHIFT 0
#define vo_vxp_scaler_v_coef_ph34_tap1_tap0_p0_WIDTH 12
#define vo_vxp_scaler_v_coef_ph34_tap1_tap0_p1_SHIFT 16
#define vo_vxp_scaler_v_coef_ph34_tap1_tap0_p1_WIDTH 12

 p0:12, /*[11:0]  */
 hole0:4,
 p1:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph33_tap8Reg {
 struct { uint32_t

 /* sorting 1 */
#define vo_vxp_scaler_v_coef_ph33_tap8_vo_vxp_scaler_v_coef_ph33_tap8_SHIFT 0
#define vo_vxp_scaler_v_coef_ph33_tap8_vo_vxp_scaler_v_coef_ph33_tap8_WIDTH 12

 vo_vxp_scaler_v_coef_ph33_tap8:12, /*[11:0]  */
 hole0:20;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph33_tap7_tap6Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph33_tap7_tap6_p6_SHIFT 0
#define vo_vxp_scaler_v_coef_ph33_tap7_tap6_p6_WIDTH 12
#define vo_vxp_scaler_v_coef_ph33_tap7_tap6_p7_SHIFT 16
#define vo_vxp_scaler_v_coef_ph33_tap7_tap6_p7_WIDTH 12

 p6:12, /*[11:0]  */
 hole0:4,
 p7:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph33_tap5_tap4Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph33_tap5_tap4_p4_SHIFT 0
#define vo_vxp_scaler_v_coef_ph33_tap5_tap4_p4_WIDTH 12
#define vo_vxp_scaler_v_coef_ph33_tap5_tap4_p5_SHIFT 16
#define vo_vxp_scaler_v_coef_ph33_tap5_tap4_p5_WIDTH 12

 p4:12, /*[11:0]  */
 hole0:4,
 p5:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph33_tap3_tap2Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph33_tap3_tap2_p2_SHIFT 0
#define vo_vxp_scaler_v_coef_ph33_tap3_tap2_p2_WIDTH 12
#define vo_vxp_scaler_v_coef_ph33_tap3_tap2_p3_SHIFT 16
#define vo_vxp_scaler_v_coef_ph33_tap3_tap2_p3_WIDTH 12

 p2:12, /*[11:0]  */
 hole0:4,
 p3:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph33_tap1_tap0Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph33_tap1_tap0_p0_SHIFT 0
#define vo_vxp_scaler_v_coef_ph33_tap1_tap0_p0_WIDTH 12
#define vo_vxp_scaler_v_coef_ph33_tap1_tap0_p1_SHIFT 16
#define vo_vxp_scaler_v_coef_ph33_tap1_tap0_p1_WIDTH 12

 p0:12, /*[11:0]  */
 hole0:4,
 p1:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph32_tap8Reg {
 struct { uint32_t

 /* sorting 1 */
#define vo_vxp_scaler_v_coef_ph32_tap8_vo_vxp_scaler_v_coef_ph32_tap8_SHIFT 0
#define vo_vxp_scaler_v_coef_ph32_tap8_vo_vxp_scaler_v_coef_ph32_tap8_WIDTH 12

 vo_vxp_scaler_v_coef_ph32_tap8:12, /*[11:0]  */
 hole0:20;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph32_tap7_tap6Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph32_tap7_tap6_p6_SHIFT 0
#define vo_vxp_scaler_v_coef_ph32_tap7_tap6_p6_WIDTH 12
#define vo_vxp_scaler_v_coef_ph32_tap7_tap6_p7_SHIFT 16
#define vo_vxp_scaler_v_coef_ph32_tap7_tap6_p7_WIDTH 12

 p6:12, /*[11:0]  */
 hole0:4,
 p7:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph32_tap5_tap4Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph32_tap5_tap4_p4_SHIFT 0
#define vo_vxp_scaler_v_coef_ph32_tap5_tap4_p4_WIDTH 12
#define vo_vxp_scaler_v_coef_ph32_tap5_tap4_p5_SHIFT 16
#define vo_vxp_scaler_v_coef_ph32_tap5_tap4_p5_WIDTH 12

 p4:12, /*[11:0]  */
 hole0:4,
 p5:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph32_tap3_tap2Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph32_tap3_tap2_p2_SHIFT 0
#define vo_vxp_scaler_v_coef_ph32_tap3_tap2_p2_WIDTH 12
#define vo_vxp_scaler_v_coef_ph32_tap3_tap2_p3_SHIFT 16
#define vo_vxp_scaler_v_coef_ph32_tap3_tap2_p3_WIDTH 12

 p2:12, /*[11:0]  */
 hole0:4,
 p3:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph32_tap1_tap0Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph32_tap1_tap0_p0_SHIFT 0
#define vo_vxp_scaler_v_coef_ph32_tap1_tap0_p0_WIDTH 12
#define vo_vxp_scaler_v_coef_ph32_tap1_tap0_p1_SHIFT 16
#define vo_vxp_scaler_v_coef_ph32_tap1_tap0_p1_WIDTH 12

 p0:12, /*[11:0]  */
 hole0:4,
 p1:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph31_tap8Reg {
 struct { uint32_t

 /* sorting 1 */
#define vo_vxp_scaler_v_coef_ph31_tap8_vo_vxp_scaler_v_coef_ph31_tap8_SHIFT 0
#define vo_vxp_scaler_v_coef_ph31_tap8_vo_vxp_scaler_v_coef_ph31_tap8_WIDTH 12

 vo_vxp_scaler_v_coef_ph31_tap8:12, /*[11:0]  */
 hole0:20;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph31_tap7_tap6Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph31_tap7_tap6_p6_SHIFT 0
#define vo_vxp_scaler_v_coef_ph31_tap7_tap6_p6_WIDTH 12
#define vo_vxp_scaler_v_coef_ph31_tap7_tap6_p7_SHIFT 16
#define vo_vxp_scaler_v_coef_ph31_tap7_tap6_p7_WIDTH 12

 p6:12, /*[11:0]  */
 hole0:4,
 p7:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph31_tap5_tap4Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph31_tap5_tap4_p4_SHIFT 0
#define vo_vxp_scaler_v_coef_ph31_tap5_tap4_p4_WIDTH 12
#define vo_vxp_scaler_v_coef_ph31_tap5_tap4_p5_SHIFT 16
#define vo_vxp_scaler_v_coef_ph31_tap5_tap4_p5_WIDTH 12

 p4:12, /*[11:0]  */
 hole0:4,
 p5:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph31_tap3_tap2Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph31_tap3_tap2_p2_SHIFT 0
#define vo_vxp_scaler_v_coef_ph31_tap3_tap2_p2_WIDTH 12
#define vo_vxp_scaler_v_coef_ph31_tap3_tap2_p3_SHIFT 16
#define vo_vxp_scaler_v_coef_ph31_tap3_tap2_p3_WIDTH 12

 p2:12, /*[11:0]  */
 hole0:4,
 p3:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph31_tap1_tap0Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph31_tap1_tap0_p0_SHIFT 0
#define vo_vxp_scaler_v_coef_ph31_tap1_tap0_p0_WIDTH 12
#define vo_vxp_scaler_v_coef_ph31_tap1_tap0_p1_SHIFT 16
#define vo_vxp_scaler_v_coef_ph31_tap1_tap0_p1_WIDTH 12

 p0:12, /*[11:0]  */
 hole0:4,
 p1:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph30_tap8Reg {
 struct { uint32_t

 /* sorting 1 */
#define vo_vxp_scaler_v_coef_ph30_tap8_vo_vxp_scaler_v_coef_ph30_tap8_SHIFT 0
#define vo_vxp_scaler_v_coef_ph30_tap8_vo_vxp_scaler_v_coef_ph30_tap8_WIDTH 12

 vo_vxp_scaler_v_coef_ph30_tap8:12, /*[11:0]  */
 hole0:20;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph30_tap7_tap6Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph30_tap7_tap6_p6_SHIFT 0
#define vo_vxp_scaler_v_coef_ph30_tap7_tap6_p6_WIDTH 12
#define vo_vxp_scaler_v_coef_ph30_tap7_tap6_p7_SHIFT 16
#define vo_vxp_scaler_v_coef_ph30_tap7_tap6_p7_WIDTH 12

 p6:12, /*[11:0]  */
 hole0:4,
 p7:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph30_tap5_tap4Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph30_tap5_tap4_p4_SHIFT 0
#define vo_vxp_scaler_v_coef_ph30_tap5_tap4_p4_WIDTH 12
#define vo_vxp_scaler_v_coef_ph30_tap5_tap4_p5_SHIFT 16
#define vo_vxp_scaler_v_coef_ph30_tap5_tap4_p5_WIDTH 12

 p4:12, /*[11:0]  */
 hole0:4,
 p5:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph30_tap3_tap2Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph30_tap3_tap2_p2_SHIFT 0
#define vo_vxp_scaler_v_coef_ph30_tap3_tap2_p2_WIDTH 12
#define vo_vxp_scaler_v_coef_ph30_tap3_tap2_p3_SHIFT 16
#define vo_vxp_scaler_v_coef_ph30_tap3_tap2_p3_WIDTH 12

 p2:12, /*[11:0]  */
 hole0:4,
 p3:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph30_tap1_tap0Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph30_tap1_tap0_p0_SHIFT 0
#define vo_vxp_scaler_v_coef_ph30_tap1_tap0_p0_WIDTH 12
#define vo_vxp_scaler_v_coef_ph30_tap1_tap0_p1_SHIFT 16
#define vo_vxp_scaler_v_coef_ph30_tap1_tap0_p1_WIDTH 12

 p0:12, /*[11:0]  */
 hole0:4,
 p1:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph2_tap8Reg {
 struct { uint32_t

 /* sorting 1 */
#define vo_vxp_scaler_v_coef_ph2_tap8_vo_vxp_scaler_v_coef_ph2_tap8_SHIFT 0
#define vo_vxp_scaler_v_coef_ph2_tap8_vo_vxp_scaler_v_coef_ph2_tap8_WIDTH 12

 vo_vxp_scaler_v_coef_ph2_tap8:12, /*[11:0]  */
 hole0:20;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph2_tap7_tap6Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph2_tap7_tap6_p6_SHIFT 0
#define vo_vxp_scaler_v_coef_ph2_tap7_tap6_p6_WIDTH 12
#define vo_vxp_scaler_v_coef_ph2_tap7_tap6_p7_SHIFT 16
#define vo_vxp_scaler_v_coef_ph2_tap7_tap6_p7_WIDTH 12

 p6:12, /*[11:0]  */
 hole0:4,
 p7:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph2_tap5_tap4Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph2_tap5_tap4_p4_SHIFT 0
#define vo_vxp_scaler_v_coef_ph2_tap5_tap4_p4_WIDTH 12
#define vo_vxp_scaler_v_coef_ph2_tap5_tap4_p5_SHIFT 16
#define vo_vxp_scaler_v_coef_ph2_tap5_tap4_p5_WIDTH 12

 p4:12, /*[11:0]  */
 hole0:4,
 p5:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph2_tap3_tap2Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph2_tap3_tap2_p2_SHIFT 0
#define vo_vxp_scaler_v_coef_ph2_tap3_tap2_p2_WIDTH 12
#define vo_vxp_scaler_v_coef_ph2_tap3_tap2_p3_SHIFT 16
#define vo_vxp_scaler_v_coef_ph2_tap3_tap2_p3_WIDTH 12

 p2:12, /*[11:0]  */
 hole0:4,
 p3:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph2_tap1_tap0Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph2_tap1_tap0_p0_SHIFT 0
#define vo_vxp_scaler_v_coef_ph2_tap1_tap0_p0_WIDTH 12
#define vo_vxp_scaler_v_coef_ph2_tap1_tap0_p1_SHIFT 16
#define vo_vxp_scaler_v_coef_ph2_tap1_tap0_p1_WIDTH 12

 p0:12, /*[11:0]  */
 hole0:4,
 p1:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph29_tap8Reg {
 struct { uint32_t

 /* sorting 1 */
#define vo_vxp_scaler_v_coef_ph29_tap8_vo_vxp_scaler_v_coef_ph29_tap8_SHIFT 0
#define vo_vxp_scaler_v_coef_ph29_tap8_vo_vxp_scaler_v_coef_ph29_tap8_WIDTH 12

 vo_vxp_scaler_v_coef_ph29_tap8:12, /*[11:0]  */
 hole0:20;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph29_tap7_tap6Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph29_tap7_tap6_p6_SHIFT 0
#define vo_vxp_scaler_v_coef_ph29_tap7_tap6_p6_WIDTH 12
#define vo_vxp_scaler_v_coef_ph29_tap7_tap6_p7_SHIFT 16
#define vo_vxp_scaler_v_coef_ph29_tap7_tap6_p7_WIDTH 12

 p6:12, /*[11:0]  */
 hole0:4,
 p7:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph29_tap5_tap4Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph29_tap5_tap4_p4_SHIFT 0
#define vo_vxp_scaler_v_coef_ph29_tap5_tap4_p4_WIDTH 12
#define vo_vxp_scaler_v_coef_ph29_tap5_tap4_p5_SHIFT 16
#define vo_vxp_scaler_v_coef_ph29_tap5_tap4_p5_WIDTH 12

 p4:12, /*[11:0]  */
 hole0:4,
 p5:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph29_tap3_tap2Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph29_tap3_tap2_p2_SHIFT 0
#define vo_vxp_scaler_v_coef_ph29_tap3_tap2_p2_WIDTH 12
#define vo_vxp_scaler_v_coef_ph29_tap3_tap2_p3_SHIFT 16
#define vo_vxp_scaler_v_coef_ph29_tap3_tap2_p3_WIDTH 12

 p2:12, /*[11:0]  */
 hole0:4,
 p3:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph29_tap1_tap0Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph29_tap1_tap0_p0_SHIFT 0
#define vo_vxp_scaler_v_coef_ph29_tap1_tap0_p0_WIDTH 12
#define vo_vxp_scaler_v_coef_ph29_tap1_tap0_p1_SHIFT 16
#define vo_vxp_scaler_v_coef_ph29_tap1_tap0_p1_WIDTH 12

 p0:12, /*[11:0]  */
 hole0:4,
 p1:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph28_tap8Reg {
 struct { uint32_t

 /* sorting 1 */
#define vo_vxp_scaler_v_coef_ph28_tap8_vo_vxp_scaler_v_coef_ph28_tap8_SHIFT 0
#define vo_vxp_scaler_v_coef_ph28_tap8_vo_vxp_scaler_v_coef_ph28_tap8_WIDTH 12

 vo_vxp_scaler_v_coef_ph28_tap8:12, /*[11:0]  */
 hole0:20;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph28_tap7_tap6Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph28_tap7_tap6_p6_SHIFT 0
#define vo_vxp_scaler_v_coef_ph28_tap7_tap6_p6_WIDTH 12
#define vo_vxp_scaler_v_coef_ph28_tap7_tap6_p7_SHIFT 16
#define vo_vxp_scaler_v_coef_ph28_tap7_tap6_p7_WIDTH 12

 p6:12, /*[11:0]  */
 hole0:4,
 p7:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph28_tap5_tap4Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph28_tap5_tap4_p4_SHIFT 0
#define vo_vxp_scaler_v_coef_ph28_tap5_tap4_p4_WIDTH 12
#define vo_vxp_scaler_v_coef_ph28_tap5_tap4_p5_SHIFT 16
#define vo_vxp_scaler_v_coef_ph28_tap5_tap4_p5_WIDTH 12

 p4:12, /*[11:0]  */
 hole0:4,
 p5:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph28_tap3_tap2Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph28_tap3_tap2_p2_SHIFT 0
#define vo_vxp_scaler_v_coef_ph28_tap3_tap2_p2_WIDTH 12
#define vo_vxp_scaler_v_coef_ph28_tap3_tap2_p3_SHIFT 16
#define vo_vxp_scaler_v_coef_ph28_tap3_tap2_p3_WIDTH 12

 p2:12, /*[11:0]  */
 hole0:4,
 p3:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph28_tap1_tap0Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph28_tap1_tap0_p0_SHIFT 0
#define vo_vxp_scaler_v_coef_ph28_tap1_tap0_p0_WIDTH 12
#define vo_vxp_scaler_v_coef_ph28_tap1_tap0_p1_SHIFT 16
#define vo_vxp_scaler_v_coef_ph28_tap1_tap0_p1_WIDTH 12

 p0:12, /*[11:0]  */
 hole0:4,
 p1:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph27_tap8Reg {
 struct { uint32_t

 /* sorting 1 */
#define vo_vxp_scaler_v_coef_ph27_tap8_vo_vxp_scaler_v_coef_ph27_tap8_SHIFT 0
#define vo_vxp_scaler_v_coef_ph27_tap8_vo_vxp_scaler_v_coef_ph27_tap8_WIDTH 12

 vo_vxp_scaler_v_coef_ph27_tap8:12, /*[11:0]  */
 hole0:20;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph27_tap7_tap6Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph27_tap7_tap6_p6_SHIFT 0
#define vo_vxp_scaler_v_coef_ph27_tap7_tap6_p6_WIDTH 12
#define vo_vxp_scaler_v_coef_ph27_tap7_tap6_p7_SHIFT 16
#define vo_vxp_scaler_v_coef_ph27_tap7_tap6_p7_WIDTH 12

 p6:12, /*[11:0]  */
 hole0:4,
 p7:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph27_tap5_tap4Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph27_tap5_tap4_p4_SHIFT 0
#define vo_vxp_scaler_v_coef_ph27_tap5_tap4_p4_WIDTH 12
#define vo_vxp_scaler_v_coef_ph27_tap5_tap4_p5_SHIFT 16
#define vo_vxp_scaler_v_coef_ph27_tap5_tap4_p5_WIDTH 12

 p4:12, /*[11:0]  */
 hole0:4,
 p5:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph27_tap3_tap2Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph27_tap3_tap2_p2_SHIFT 0
#define vo_vxp_scaler_v_coef_ph27_tap3_tap2_p2_WIDTH 12
#define vo_vxp_scaler_v_coef_ph27_tap3_tap2_p3_SHIFT 16
#define vo_vxp_scaler_v_coef_ph27_tap3_tap2_p3_WIDTH 12

 p2:12, /*[11:0]  */
 hole0:4,
 p3:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph27_tap1_tap0Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph27_tap1_tap0_p0_SHIFT 0
#define vo_vxp_scaler_v_coef_ph27_tap1_tap0_p0_WIDTH 12
#define vo_vxp_scaler_v_coef_ph27_tap1_tap0_p1_SHIFT 16
#define vo_vxp_scaler_v_coef_ph27_tap1_tap0_p1_WIDTH 12

 p0:12, /*[11:0]  */
 hole0:4,
 p1:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph26_tap8Reg {
 struct { uint32_t

 /* sorting 1 */
#define vo_vxp_scaler_v_coef_ph26_tap8_vo_vxp_scaler_v_coef_ph26_tap8_SHIFT 0
#define vo_vxp_scaler_v_coef_ph26_tap8_vo_vxp_scaler_v_coef_ph26_tap8_WIDTH 12

 vo_vxp_scaler_v_coef_ph26_tap8:12, /*[11:0]  */
 hole0:20;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph26_tap7_tap6Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph26_tap7_tap6_p6_SHIFT 0
#define vo_vxp_scaler_v_coef_ph26_tap7_tap6_p6_WIDTH 12
#define vo_vxp_scaler_v_coef_ph26_tap7_tap6_p7_SHIFT 16
#define vo_vxp_scaler_v_coef_ph26_tap7_tap6_p7_WIDTH 12

 p6:12, /*[11:0]  */
 hole0:4,
 p7:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph26_tap5_tap4Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph26_tap5_tap4_p4_SHIFT 0
#define vo_vxp_scaler_v_coef_ph26_tap5_tap4_p4_WIDTH 12
#define vo_vxp_scaler_v_coef_ph26_tap5_tap4_p5_SHIFT 16
#define vo_vxp_scaler_v_coef_ph26_tap5_tap4_p5_WIDTH 12

 p4:12, /*[11:0]  */
 hole0:4,
 p5:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph26_tap3_tap2Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph26_tap3_tap2_p2_SHIFT 0
#define vo_vxp_scaler_v_coef_ph26_tap3_tap2_p2_WIDTH 12
#define vo_vxp_scaler_v_coef_ph26_tap3_tap2_p3_SHIFT 16
#define vo_vxp_scaler_v_coef_ph26_tap3_tap2_p3_WIDTH 12

 p2:12, /*[11:0]  */
 hole0:4,
 p3:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph26_tap1_tap0Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph26_tap1_tap0_p0_SHIFT 0
#define vo_vxp_scaler_v_coef_ph26_tap1_tap0_p0_WIDTH 12
#define vo_vxp_scaler_v_coef_ph26_tap1_tap0_p1_SHIFT 16
#define vo_vxp_scaler_v_coef_ph26_tap1_tap0_p1_WIDTH 12

 p0:12, /*[11:0]  */
 hole0:4,
 p1:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph25_tap8Reg {
 struct { uint32_t

 /* sorting 1 */
#define vo_vxp_scaler_v_coef_ph25_tap8_vo_vxp_scaler_v_coef_ph25_tap8_SHIFT 0
#define vo_vxp_scaler_v_coef_ph25_tap8_vo_vxp_scaler_v_coef_ph25_tap8_WIDTH 12

 vo_vxp_scaler_v_coef_ph25_tap8:12, /*[11:0]  */
 hole0:20;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph25_tap7_tap6Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph25_tap7_tap6_p6_SHIFT 0
#define vo_vxp_scaler_v_coef_ph25_tap7_tap6_p6_WIDTH 12
#define vo_vxp_scaler_v_coef_ph25_tap7_tap6_p7_SHIFT 16
#define vo_vxp_scaler_v_coef_ph25_tap7_tap6_p7_WIDTH 12

 p6:12, /*[11:0]  */
 hole0:4,
 p7:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph25_tap5_tap4Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph25_tap5_tap4_p4_SHIFT 0
#define vo_vxp_scaler_v_coef_ph25_tap5_tap4_p4_WIDTH 12
#define vo_vxp_scaler_v_coef_ph25_tap5_tap4_p5_SHIFT 16
#define vo_vxp_scaler_v_coef_ph25_tap5_tap4_p5_WIDTH 12

 p4:12, /*[11:0]  */
 hole0:4,
 p5:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph25_tap3_tap2Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph25_tap3_tap2_p2_SHIFT 0
#define vo_vxp_scaler_v_coef_ph25_tap3_tap2_p2_WIDTH 12
#define vo_vxp_scaler_v_coef_ph25_tap3_tap2_p3_SHIFT 16
#define vo_vxp_scaler_v_coef_ph25_tap3_tap2_p3_WIDTH 12

 p2:12, /*[11:0]  */
 hole0:4,
 p3:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph25_tap1_tap0Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph25_tap1_tap0_p0_SHIFT 0
#define vo_vxp_scaler_v_coef_ph25_tap1_tap0_p0_WIDTH 12
#define vo_vxp_scaler_v_coef_ph25_tap1_tap0_p1_SHIFT 16
#define vo_vxp_scaler_v_coef_ph25_tap1_tap0_p1_WIDTH 12

 p0:12, /*[11:0]  */
 hole0:4,
 p1:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph24_tap8Reg {
 struct { uint32_t

 /* sorting 1 */
#define vo_vxp_scaler_v_coef_ph24_tap8_vo_vxp_scaler_v_coef_ph24_tap8_SHIFT 0
#define vo_vxp_scaler_v_coef_ph24_tap8_vo_vxp_scaler_v_coef_ph24_tap8_WIDTH 12

 vo_vxp_scaler_v_coef_ph24_tap8:12, /*[11:0]  */
 hole0:20;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph24_tap7_tap6Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph24_tap7_tap6_p6_SHIFT 0
#define vo_vxp_scaler_v_coef_ph24_tap7_tap6_p6_WIDTH 12
#define vo_vxp_scaler_v_coef_ph24_tap7_tap6_p7_SHIFT 16
#define vo_vxp_scaler_v_coef_ph24_tap7_tap6_p7_WIDTH 12

 p6:12, /*[11:0]  */
 hole0:4,
 p7:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph24_tap5_tap4Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph24_tap5_tap4_p4_SHIFT 0
#define vo_vxp_scaler_v_coef_ph24_tap5_tap4_p4_WIDTH 12
#define vo_vxp_scaler_v_coef_ph24_tap5_tap4_p5_SHIFT 16
#define vo_vxp_scaler_v_coef_ph24_tap5_tap4_p5_WIDTH 12

 p4:12, /*[11:0]  */
 hole0:4,
 p5:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph24_tap3_tap2Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph24_tap3_tap2_p2_SHIFT 0
#define vo_vxp_scaler_v_coef_ph24_tap3_tap2_p2_WIDTH 12
#define vo_vxp_scaler_v_coef_ph24_tap3_tap2_p3_SHIFT 16
#define vo_vxp_scaler_v_coef_ph24_tap3_tap2_p3_WIDTH 12

 p2:12, /*[11:0]  */
 hole0:4,
 p3:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph24_tap1_tap0Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph24_tap1_tap0_p0_SHIFT 0
#define vo_vxp_scaler_v_coef_ph24_tap1_tap0_p0_WIDTH 12
#define vo_vxp_scaler_v_coef_ph24_tap1_tap0_p1_SHIFT 16
#define vo_vxp_scaler_v_coef_ph24_tap1_tap0_p1_WIDTH 12

 p0:12, /*[11:0]  */
 hole0:4,
 p1:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph23_tap8Reg {
 struct { uint32_t

 /* sorting 1 */
#define vo_vxp_scaler_v_coef_ph23_tap8_vo_vxp_scaler_v_coef_ph23_tap8_SHIFT 0
#define vo_vxp_scaler_v_coef_ph23_tap8_vo_vxp_scaler_v_coef_ph23_tap8_WIDTH 12

 vo_vxp_scaler_v_coef_ph23_tap8:12, /*[11:0]  */
 hole0:20;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph23_tap7_tap6Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph23_tap7_tap6_p6_SHIFT 0
#define vo_vxp_scaler_v_coef_ph23_tap7_tap6_p6_WIDTH 12
#define vo_vxp_scaler_v_coef_ph23_tap7_tap6_p7_SHIFT 16
#define vo_vxp_scaler_v_coef_ph23_tap7_tap6_p7_WIDTH 12

 p6:12, /*[11:0]  */
 hole0:4,
 p7:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph23_tap5_tap4Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph23_tap5_tap4_p4_SHIFT 0
#define vo_vxp_scaler_v_coef_ph23_tap5_tap4_p4_WIDTH 12
#define vo_vxp_scaler_v_coef_ph23_tap5_tap4_p5_SHIFT 16
#define vo_vxp_scaler_v_coef_ph23_tap5_tap4_p5_WIDTH 12

 p4:12, /*[11:0]  */
 hole0:4,
 p5:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph23_tap3_tap2Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph23_tap3_tap2_p2_SHIFT 0
#define vo_vxp_scaler_v_coef_ph23_tap3_tap2_p2_WIDTH 12
#define vo_vxp_scaler_v_coef_ph23_tap3_tap2_p3_SHIFT 16
#define vo_vxp_scaler_v_coef_ph23_tap3_tap2_p3_WIDTH 12

 p2:12, /*[11:0]  */
 hole0:4,
 p3:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph23_tap1_tap0Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph23_tap1_tap0_p0_SHIFT 0
#define vo_vxp_scaler_v_coef_ph23_tap1_tap0_p0_WIDTH 12
#define vo_vxp_scaler_v_coef_ph23_tap1_tap0_p1_SHIFT 16
#define vo_vxp_scaler_v_coef_ph23_tap1_tap0_p1_WIDTH 12

 p0:12, /*[11:0]  */
 hole0:4,
 p1:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph22_tap8Reg {
 struct { uint32_t

 /* sorting 1 */
#define vo_vxp_scaler_v_coef_ph22_tap8_vo_vxp_scaler_v_coef_ph22_tap8_SHIFT 0
#define vo_vxp_scaler_v_coef_ph22_tap8_vo_vxp_scaler_v_coef_ph22_tap8_WIDTH 12

 vo_vxp_scaler_v_coef_ph22_tap8:12, /*[11:0]  */
 hole0:20;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph22_tap7_tap6Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph22_tap7_tap6_p6_SHIFT 0
#define vo_vxp_scaler_v_coef_ph22_tap7_tap6_p6_WIDTH 12
#define vo_vxp_scaler_v_coef_ph22_tap7_tap6_p7_SHIFT 16
#define vo_vxp_scaler_v_coef_ph22_tap7_tap6_p7_WIDTH 12

 p6:12, /*[11:0]  */
 hole0:4,
 p7:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph22_tap5_tap4Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph22_tap5_tap4_p4_SHIFT 0
#define vo_vxp_scaler_v_coef_ph22_tap5_tap4_p4_WIDTH 12
#define vo_vxp_scaler_v_coef_ph22_tap5_tap4_p5_SHIFT 16
#define vo_vxp_scaler_v_coef_ph22_tap5_tap4_p5_WIDTH 12

 p4:12, /*[11:0]  */
 hole0:4,
 p5:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph22_tap3_tap2Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph22_tap3_tap2_p2_SHIFT 0
#define vo_vxp_scaler_v_coef_ph22_tap3_tap2_p2_WIDTH 12
#define vo_vxp_scaler_v_coef_ph22_tap3_tap2_p3_SHIFT 16
#define vo_vxp_scaler_v_coef_ph22_tap3_tap2_p3_WIDTH 12

 p2:12, /*[11:0]  */
 hole0:4,
 p3:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph22_tap1_tap0Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph22_tap1_tap0_p0_SHIFT 0
#define vo_vxp_scaler_v_coef_ph22_tap1_tap0_p0_WIDTH 12
#define vo_vxp_scaler_v_coef_ph22_tap1_tap0_p1_SHIFT 16
#define vo_vxp_scaler_v_coef_ph22_tap1_tap0_p1_WIDTH 12

 p0:12, /*[11:0]  */
 hole0:4,
 p1:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph21_tap8Reg {
 struct { uint32_t

 /* sorting 1 */
#define vo_vxp_scaler_v_coef_ph21_tap8_vo_vxp_scaler_v_coef_ph21_tap8_SHIFT 0
#define vo_vxp_scaler_v_coef_ph21_tap8_vo_vxp_scaler_v_coef_ph21_tap8_WIDTH 12

 vo_vxp_scaler_v_coef_ph21_tap8:12, /*[11:0]  */
 hole0:20;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph21_tap7_tap6Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph21_tap7_tap6_p6_SHIFT 0
#define vo_vxp_scaler_v_coef_ph21_tap7_tap6_p6_WIDTH 12
#define vo_vxp_scaler_v_coef_ph21_tap7_tap6_p7_SHIFT 16
#define vo_vxp_scaler_v_coef_ph21_tap7_tap6_p7_WIDTH 12

 p6:12, /*[11:0]  */
 hole0:4,
 p7:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph21_tap5_tap4Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph21_tap5_tap4_p4_SHIFT 0
#define vo_vxp_scaler_v_coef_ph21_tap5_tap4_p4_WIDTH 12
#define vo_vxp_scaler_v_coef_ph21_tap5_tap4_p5_SHIFT 16
#define vo_vxp_scaler_v_coef_ph21_tap5_tap4_p5_WIDTH 12

 p4:12, /*[11:0]  */
 hole0:4,
 p5:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph21_tap3_tap2Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph21_tap3_tap2_p2_SHIFT 0
#define vo_vxp_scaler_v_coef_ph21_tap3_tap2_p2_WIDTH 12
#define vo_vxp_scaler_v_coef_ph21_tap3_tap2_p3_SHIFT 16
#define vo_vxp_scaler_v_coef_ph21_tap3_tap2_p3_WIDTH 12

 p2:12, /*[11:0]  */
 hole0:4,
 p3:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph21_tap1_tap0Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph21_tap1_tap0_p0_SHIFT 0
#define vo_vxp_scaler_v_coef_ph21_tap1_tap0_p0_WIDTH 12
#define vo_vxp_scaler_v_coef_ph21_tap1_tap0_p1_SHIFT 16
#define vo_vxp_scaler_v_coef_ph21_tap1_tap0_p1_WIDTH 12

 p0:12, /*[11:0]  */
 hole0:4,
 p1:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph20_tap8Reg {
 struct { uint32_t

 /* sorting 1 */
#define vo_vxp_scaler_v_coef_ph20_tap8_vo_vxp_scaler_v_coef_ph20_tap8_SHIFT 0
#define vo_vxp_scaler_v_coef_ph20_tap8_vo_vxp_scaler_v_coef_ph20_tap8_WIDTH 12

 vo_vxp_scaler_v_coef_ph20_tap8:12, /*[11:0]  */
 hole0:20;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph20_tap7_tap6Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph20_tap7_tap6_p6_SHIFT 0
#define vo_vxp_scaler_v_coef_ph20_tap7_tap6_p6_WIDTH 12
#define vo_vxp_scaler_v_coef_ph20_tap7_tap6_p7_SHIFT 16
#define vo_vxp_scaler_v_coef_ph20_tap7_tap6_p7_WIDTH 12

 p6:12, /*[11:0]  */
 hole0:4,
 p7:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph20_tap5_tap4Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph20_tap5_tap4_p4_SHIFT 0
#define vo_vxp_scaler_v_coef_ph20_tap5_tap4_p4_WIDTH 12
#define vo_vxp_scaler_v_coef_ph20_tap5_tap4_p5_SHIFT 16
#define vo_vxp_scaler_v_coef_ph20_tap5_tap4_p5_WIDTH 12

 p4:12, /*[11:0]  */
 hole0:4,
 p5:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph20_tap3_tap2Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph20_tap3_tap2_p2_SHIFT 0
#define vo_vxp_scaler_v_coef_ph20_tap3_tap2_p2_WIDTH 12
#define vo_vxp_scaler_v_coef_ph20_tap3_tap2_p3_SHIFT 16
#define vo_vxp_scaler_v_coef_ph20_tap3_tap2_p3_WIDTH 12

 p2:12, /*[11:0]  */
 hole0:4,
 p3:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph20_tap1_tap0Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph20_tap1_tap0_p0_SHIFT 0
#define vo_vxp_scaler_v_coef_ph20_tap1_tap0_p0_WIDTH 12
#define vo_vxp_scaler_v_coef_ph20_tap1_tap0_p1_SHIFT 16
#define vo_vxp_scaler_v_coef_ph20_tap1_tap0_p1_WIDTH 12

 p0:12, /*[11:0]  */
 hole0:4,
 p1:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph1_tap8Reg {
 struct { uint32_t

 /* sorting 1 */
#define vo_vxp_scaler_v_coef_ph1_tap8_vo_vxp_scaler_v_coef_ph1_tap8_SHIFT 0
#define vo_vxp_scaler_v_coef_ph1_tap8_vo_vxp_scaler_v_coef_ph1_tap8_WIDTH 12

 vo_vxp_scaler_v_coef_ph1_tap8:12, /*[11:0]  */
 hole0:20;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph1_tap7_tap6Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph1_tap7_tap6_p6_SHIFT 0
#define vo_vxp_scaler_v_coef_ph1_tap7_tap6_p6_WIDTH 12
#define vo_vxp_scaler_v_coef_ph1_tap7_tap6_p7_SHIFT 16
#define vo_vxp_scaler_v_coef_ph1_tap7_tap6_p7_WIDTH 12

 p6:12, /*[11:0]  */
 hole0:4,
 p7:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph1_tap5_tap4Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph1_tap5_tap4_p4_SHIFT 0
#define vo_vxp_scaler_v_coef_ph1_tap5_tap4_p4_WIDTH 12
#define vo_vxp_scaler_v_coef_ph1_tap5_tap4_p5_SHIFT 16
#define vo_vxp_scaler_v_coef_ph1_tap5_tap4_p5_WIDTH 12

 p4:12, /*[11:0]  */
 hole0:4,
 p5:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph1_tap3_tap2Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph1_tap3_tap2_p2_SHIFT 0
#define vo_vxp_scaler_v_coef_ph1_tap3_tap2_p2_WIDTH 12
#define vo_vxp_scaler_v_coef_ph1_tap3_tap2_p3_SHIFT 16
#define vo_vxp_scaler_v_coef_ph1_tap3_tap2_p3_WIDTH 12

 p2:12, /*[11:0]  */
 hole0:4,
 p3:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph1_tap1_tap0Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph1_tap1_tap0_p0_SHIFT 0
#define vo_vxp_scaler_v_coef_ph1_tap1_tap0_p0_WIDTH 12
#define vo_vxp_scaler_v_coef_ph1_tap1_tap0_p1_SHIFT 16
#define vo_vxp_scaler_v_coef_ph1_tap1_tap0_p1_WIDTH 12

 p0:12, /*[11:0]  */
 hole0:4,
 p1:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph19_tap8Reg {
 struct { uint32_t

 /* sorting 1 */
#define vo_vxp_scaler_v_coef_ph19_tap8_vo_vxp_scaler_v_coef_ph19_tap8_SHIFT 0
#define vo_vxp_scaler_v_coef_ph19_tap8_vo_vxp_scaler_v_coef_ph19_tap8_WIDTH 12

 vo_vxp_scaler_v_coef_ph19_tap8:12, /*[11:0]  */
 hole0:20;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph19_tap7_tap6Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph19_tap7_tap6_p6_SHIFT 0
#define vo_vxp_scaler_v_coef_ph19_tap7_tap6_p6_WIDTH 12
#define vo_vxp_scaler_v_coef_ph19_tap7_tap6_p7_SHIFT 16
#define vo_vxp_scaler_v_coef_ph19_tap7_tap6_p7_WIDTH 12

 p6:12, /*[11:0]  */
 hole0:4,
 p7:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph19_tap5_tap4Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph19_tap5_tap4_p4_SHIFT 0
#define vo_vxp_scaler_v_coef_ph19_tap5_tap4_p4_WIDTH 12
#define vo_vxp_scaler_v_coef_ph19_tap5_tap4_p5_SHIFT 16
#define vo_vxp_scaler_v_coef_ph19_tap5_tap4_p5_WIDTH 12

 p4:12, /*[11:0]  */
 hole0:4,
 p5:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph19_tap3_tap2Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph19_tap3_tap2_p2_SHIFT 0
#define vo_vxp_scaler_v_coef_ph19_tap3_tap2_p2_WIDTH 12
#define vo_vxp_scaler_v_coef_ph19_tap3_tap2_p3_SHIFT 16
#define vo_vxp_scaler_v_coef_ph19_tap3_tap2_p3_WIDTH 12

 p2:12, /*[11:0]  */
 hole0:4,
 p3:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph19_tap1_tap0Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph19_tap1_tap0_p0_SHIFT 0
#define vo_vxp_scaler_v_coef_ph19_tap1_tap0_p0_WIDTH 12
#define vo_vxp_scaler_v_coef_ph19_tap1_tap0_p1_SHIFT 16
#define vo_vxp_scaler_v_coef_ph19_tap1_tap0_p1_WIDTH 12

 p0:12, /*[11:0]  */
 hole0:4,
 p1:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph18_tap8Reg {
 struct { uint32_t

 /* sorting 1 */
#define vo_vxp_scaler_v_coef_ph18_tap8_vo_vxp_scaler_v_coef_ph18_tap8_SHIFT 0
#define vo_vxp_scaler_v_coef_ph18_tap8_vo_vxp_scaler_v_coef_ph18_tap8_WIDTH 12

 vo_vxp_scaler_v_coef_ph18_tap8:12, /*[11:0]  */
 hole0:20;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph18_tap7_tap6Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph18_tap7_tap6_p6_SHIFT 0
#define vo_vxp_scaler_v_coef_ph18_tap7_tap6_p6_WIDTH 12
#define vo_vxp_scaler_v_coef_ph18_tap7_tap6_p7_SHIFT 16
#define vo_vxp_scaler_v_coef_ph18_tap7_tap6_p7_WIDTH 12

 p6:12, /*[11:0]  */
 hole0:4,
 p7:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph18_tap5_tap4Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph18_tap5_tap4_p4_SHIFT 0
#define vo_vxp_scaler_v_coef_ph18_tap5_tap4_p4_WIDTH 12
#define vo_vxp_scaler_v_coef_ph18_tap5_tap4_p5_SHIFT 16
#define vo_vxp_scaler_v_coef_ph18_tap5_tap4_p5_WIDTH 12

 p4:12, /*[11:0]  */
 hole0:4,
 p5:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph18_tap3_tap2Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph18_tap3_tap2_p2_SHIFT 0
#define vo_vxp_scaler_v_coef_ph18_tap3_tap2_p2_WIDTH 12
#define vo_vxp_scaler_v_coef_ph18_tap3_tap2_p3_SHIFT 16
#define vo_vxp_scaler_v_coef_ph18_tap3_tap2_p3_WIDTH 12

 p2:12, /*[11:0]  */
 hole0:4,
 p3:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph18_tap1_tap0Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph18_tap1_tap0_p0_SHIFT 0
#define vo_vxp_scaler_v_coef_ph18_tap1_tap0_p0_WIDTH 12
#define vo_vxp_scaler_v_coef_ph18_tap1_tap0_p1_SHIFT 16
#define vo_vxp_scaler_v_coef_ph18_tap1_tap0_p1_WIDTH 12

 p0:12, /*[11:0]  */
 hole0:4,
 p1:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph17_tap8Reg {
 struct { uint32_t

 /* sorting 1 */
#define vo_vxp_scaler_v_coef_ph17_tap8_vo_vxp_scaler_v_coef_ph17_tap8_SHIFT 0
#define vo_vxp_scaler_v_coef_ph17_tap8_vo_vxp_scaler_v_coef_ph17_tap8_WIDTH 12

 vo_vxp_scaler_v_coef_ph17_tap8:12, /*[11:0]  */
 hole0:20;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph17_tap7_tap6Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph17_tap7_tap6_p6_SHIFT 0
#define vo_vxp_scaler_v_coef_ph17_tap7_tap6_p6_WIDTH 12
#define vo_vxp_scaler_v_coef_ph17_tap7_tap6_p7_SHIFT 16
#define vo_vxp_scaler_v_coef_ph17_tap7_tap6_p7_WIDTH 12

 p6:12, /*[11:0]  */
 hole0:4,
 p7:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph17_tap5_tap4Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph17_tap5_tap4_p4_SHIFT 0
#define vo_vxp_scaler_v_coef_ph17_tap5_tap4_p4_WIDTH 12
#define vo_vxp_scaler_v_coef_ph17_tap5_tap4_p5_SHIFT 16
#define vo_vxp_scaler_v_coef_ph17_tap5_tap4_p5_WIDTH 12

 p4:12, /*[11:0]  */
 hole0:4,
 p5:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph17_tap3_tap2Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph17_tap3_tap2_p2_SHIFT 0
#define vo_vxp_scaler_v_coef_ph17_tap3_tap2_p2_WIDTH 12
#define vo_vxp_scaler_v_coef_ph17_tap3_tap2_p3_SHIFT 16
#define vo_vxp_scaler_v_coef_ph17_tap3_tap2_p3_WIDTH 12

 p2:12, /*[11:0]  */
 hole0:4,
 p3:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph17_tap1_tap0Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph17_tap1_tap0_p0_SHIFT 0
#define vo_vxp_scaler_v_coef_ph17_tap1_tap0_p0_WIDTH 12
#define vo_vxp_scaler_v_coef_ph17_tap1_tap0_p1_SHIFT 16
#define vo_vxp_scaler_v_coef_ph17_tap1_tap0_p1_WIDTH 12

 p0:12, /*[11:0]  */
 hole0:4,
 p1:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph16_tap8Reg {
 struct { uint32_t

 /* sorting 1 */
#define vo_vxp_scaler_v_coef_ph16_tap8_vo_vxp_scaler_v_coef_ph16_tap8_SHIFT 0
#define vo_vxp_scaler_v_coef_ph16_tap8_vo_vxp_scaler_v_coef_ph16_tap8_WIDTH 12

 vo_vxp_scaler_v_coef_ph16_tap8:12, /*[11:0]  */
 hole0:20;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph16_tap7_tap6Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph16_tap7_tap6_p6_SHIFT 0
#define vo_vxp_scaler_v_coef_ph16_tap7_tap6_p6_WIDTH 12
#define vo_vxp_scaler_v_coef_ph16_tap7_tap6_p7_SHIFT 16
#define vo_vxp_scaler_v_coef_ph16_tap7_tap6_p7_WIDTH 12

 p6:12, /*[11:0]  */
 hole0:4,
 p7:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph16_tap5_tap4Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph16_tap5_tap4_p4_SHIFT 0
#define vo_vxp_scaler_v_coef_ph16_tap5_tap4_p4_WIDTH 12
#define vo_vxp_scaler_v_coef_ph16_tap5_tap4_p5_SHIFT 16
#define vo_vxp_scaler_v_coef_ph16_tap5_tap4_p5_WIDTH 12

 p4:12, /*[11:0]  */
 hole0:4,
 p5:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph16_tap3_tap2Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph16_tap3_tap2_p2_SHIFT 0
#define vo_vxp_scaler_v_coef_ph16_tap3_tap2_p2_WIDTH 12
#define vo_vxp_scaler_v_coef_ph16_tap3_tap2_p3_SHIFT 16
#define vo_vxp_scaler_v_coef_ph16_tap3_tap2_p3_WIDTH 12

 p2:12, /*[11:0]  */
 hole0:4,
 p3:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph16_tap1_tap0Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph16_tap1_tap0_p0_SHIFT 0
#define vo_vxp_scaler_v_coef_ph16_tap1_tap0_p0_WIDTH 12
#define vo_vxp_scaler_v_coef_ph16_tap1_tap0_p1_SHIFT 16
#define vo_vxp_scaler_v_coef_ph16_tap1_tap0_p1_WIDTH 12

 p0:12, /*[11:0]  */
 hole0:4,
 p1:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph15_tap8Reg {
 struct { uint32_t

 /* sorting 1 */
#define vo_vxp_scaler_v_coef_ph15_tap8_vo_vxp_scaler_v_coef_ph15_tap8_SHIFT 0
#define vo_vxp_scaler_v_coef_ph15_tap8_vo_vxp_scaler_v_coef_ph15_tap8_WIDTH 12

 vo_vxp_scaler_v_coef_ph15_tap8:12, /*[11:0]  */
 hole0:20;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph15_tap7_tap6Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph15_tap7_tap6_p6_SHIFT 0
#define vo_vxp_scaler_v_coef_ph15_tap7_tap6_p6_WIDTH 12
#define vo_vxp_scaler_v_coef_ph15_tap7_tap6_p7_SHIFT 16
#define vo_vxp_scaler_v_coef_ph15_tap7_tap6_p7_WIDTH 12

 p6:12, /*[11:0]  */
 hole0:4,
 p7:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph15_tap5_tap4Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph15_tap5_tap4_p4_SHIFT 0
#define vo_vxp_scaler_v_coef_ph15_tap5_tap4_p4_WIDTH 12
#define vo_vxp_scaler_v_coef_ph15_tap5_tap4_p5_SHIFT 16
#define vo_vxp_scaler_v_coef_ph15_tap5_tap4_p5_WIDTH 12

 p4:12, /*[11:0]  */
 hole0:4,
 p5:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph15_tap3_tap2Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph15_tap3_tap2_p2_SHIFT 0
#define vo_vxp_scaler_v_coef_ph15_tap3_tap2_p2_WIDTH 12
#define vo_vxp_scaler_v_coef_ph15_tap3_tap2_p3_SHIFT 16
#define vo_vxp_scaler_v_coef_ph15_tap3_tap2_p3_WIDTH 12

 p2:12, /*[11:0]  */
 hole0:4,
 p3:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph15_tap1_tap0Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph15_tap1_tap0_p0_SHIFT 0
#define vo_vxp_scaler_v_coef_ph15_tap1_tap0_p0_WIDTH 12
#define vo_vxp_scaler_v_coef_ph15_tap1_tap0_p1_SHIFT 16
#define vo_vxp_scaler_v_coef_ph15_tap1_tap0_p1_WIDTH 12

 p0:12, /*[11:0]  */
 hole0:4,
 p1:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph14_tap8Reg {
 struct { uint32_t

 /* sorting 1 */
#define vo_vxp_scaler_v_coef_ph14_tap8_vo_vxp_scaler_v_coef_ph14_tap8_SHIFT 0
#define vo_vxp_scaler_v_coef_ph14_tap8_vo_vxp_scaler_v_coef_ph14_tap8_WIDTH 12

 vo_vxp_scaler_v_coef_ph14_tap8:12, /*[11:0]  */
 hole0:20;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph14_tap7_tap6Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph14_tap7_tap6_p6_SHIFT 0
#define vo_vxp_scaler_v_coef_ph14_tap7_tap6_p6_WIDTH 12
#define vo_vxp_scaler_v_coef_ph14_tap7_tap6_p7_SHIFT 16
#define vo_vxp_scaler_v_coef_ph14_tap7_tap6_p7_WIDTH 12

 p6:12, /*[11:0]  */
 hole0:4,
 p7:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph14_tap5_tap4Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph14_tap5_tap4_p4_SHIFT 0
#define vo_vxp_scaler_v_coef_ph14_tap5_tap4_p4_WIDTH 12
#define vo_vxp_scaler_v_coef_ph14_tap5_tap4_p5_SHIFT 16
#define vo_vxp_scaler_v_coef_ph14_tap5_tap4_p5_WIDTH 12

 p4:12, /*[11:0]  */
 hole0:4,
 p5:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph14_tap3_tap2Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph14_tap3_tap2_p2_SHIFT 0
#define vo_vxp_scaler_v_coef_ph14_tap3_tap2_p2_WIDTH 12
#define vo_vxp_scaler_v_coef_ph14_tap3_tap2_p3_SHIFT 16
#define vo_vxp_scaler_v_coef_ph14_tap3_tap2_p3_WIDTH 12

 p2:12, /*[11:0]  */
 hole0:4,
 p3:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph14_tap1_tap0Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph14_tap1_tap0_p0_SHIFT 0
#define vo_vxp_scaler_v_coef_ph14_tap1_tap0_p0_WIDTH 12
#define vo_vxp_scaler_v_coef_ph14_tap1_tap0_p1_SHIFT 16
#define vo_vxp_scaler_v_coef_ph14_tap1_tap0_p1_WIDTH 12

 p0:12, /*[11:0]  */
 hole0:4,
 p1:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph13_tap8Reg {
 struct { uint32_t

 /* sorting 1 */
#define vo_vxp_scaler_v_coef_ph13_tap8_vo_vxp_scaler_v_coef_ph13_tap8_SHIFT 0
#define vo_vxp_scaler_v_coef_ph13_tap8_vo_vxp_scaler_v_coef_ph13_tap8_WIDTH 12

 vo_vxp_scaler_v_coef_ph13_tap8:12, /*[11:0]  */
 hole0:20;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph13_tap7_tap6Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph13_tap7_tap6_p6_SHIFT 0
#define vo_vxp_scaler_v_coef_ph13_tap7_tap6_p6_WIDTH 12
#define vo_vxp_scaler_v_coef_ph13_tap7_tap6_p7_SHIFT 16
#define vo_vxp_scaler_v_coef_ph13_tap7_tap6_p7_WIDTH 12

 p6:12, /*[11:0]  */
 hole0:4,
 p7:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph13_tap5_tap4Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph13_tap5_tap4_p4_SHIFT 0
#define vo_vxp_scaler_v_coef_ph13_tap5_tap4_p4_WIDTH 12
#define vo_vxp_scaler_v_coef_ph13_tap5_tap4_p5_SHIFT 16
#define vo_vxp_scaler_v_coef_ph13_tap5_tap4_p5_WIDTH 12

 p4:12, /*[11:0]  */
 hole0:4,
 p5:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph13_tap3_tap2Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph13_tap3_tap2_p2_SHIFT 0
#define vo_vxp_scaler_v_coef_ph13_tap3_tap2_p2_WIDTH 12
#define vo_vxp_scaler_v_coef_ph13_tap3_tap2_p3_SHIFT 16
#define vo_vxp_scaler_v_coef_ph13_tap3_tap2_p3_WIDTH 12

 p2:12, /*[11:0]  */
 hole0:4,
 p3:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph13_tap1_tap0Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph13_tap1_tap0_p0_SHIFT 0
#define vo_vxp_scaler_v_coef_ph13_tap1_tap0_p0_WIDTH 12
#define vo_vxp_scaler_v_coef_ph13_tap1_tap0_p1_SHIFT 16
#define vo_vxp_scaler_v_coef_ph13_tap1_tap0_p1_WIDTH 12

 p0:12, /*[11:0]  */
 hole0:4,
 p1:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph12_tap8Reg {
 struct { uint32_t

 /* sorting 1 */
#define vo_vxp_scaler_v_coef_ph12_tap8_vo_vxp_scaler_v_coef_ph12_tap8_SHIFT 0
#define vo_vxp_scaler_v_coef_ph12_tap8_vo_vxp_scaler_v_coef_ph12_tap8_WIDTH 12

 vo_vxp_scaler_v_coef_ph12_tap8:12, /*[11:0]  */
 hole0:20;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph12_tap7_tap6Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph12_tap7_tap6_p6_SHIFT 0
#define vo_vxp_scaler_v_coef_ph12_tap7_tap6_p6_WIDTH 12
#define vo_vxp_scaler_v_coef_ph12_tap7_tap6_p7_SHIFT 16
#define vo_vxp_scaler_v_coef_ph12_tap7_tap6_p7_WIDTH 12

 p6:12, /*[11:0]  */
 hole0:4,
 p7:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph12_tap5_tap4Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph12_tap5_tap4_p4_SHIFT 0
#define vo_vxp_scaler_v_coef_ph12_tap5_tap4_p4_WIDTH 12
#define vo_vxp_scaler_v_coef_ph12_tap5_tap4_p5_SHIFT 16
#define vo_vxp_scaler_v_coef_ph12_tap5_tap4_p5_WIDTH 12

 p4:12, /*[11:0]  */
 hole0:4,
 p5:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph12_tap3_tap2Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph12_tap3_tap2_p2_SHIFT 0
#define vo_vxp_scaler_v_coef_ph12_tap3_tap2_p2_WIDTH 12
#define vo_vxp_scaler_v_coef_ph12_tap3_tap2_p3_SHIFT 16
#define vo_vxp_scaler_v_coef_ph12_tap3_tap2_p3_WIDTH 12

 p2:12, /*[11:0]  */
 hole0:4,
 p3:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph12_tap1_tap0Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph12_tap1_tap0_p0_SHIFT 0
#define vo_vxp_scaler_v_coef_ph12_tap1_tap0_p0_WIDTH 12
#define vo_vxp_scaler_v_coef_ph12_tap1_tap0_p1_SHIFT 16
#define vo_vxp_scaler_v_coef_ph12_tap1_tap0_p1_WIDTH 12

 p0:12, /*[11:0]  */
 hole0:4,
 p1:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph11_tap8Reg {
 struct { uint32_t

 /* sorting 1 */
#define vo_vxp_scaler_v_coef_ph11_tap8_vo_vxp_scaler_v_coef_ph11_tap8_SHIFT 0
#define vo_vxp_scaler_v_coef_ph11_tap8_vo_vxp_scaler_v_coef_ph11_tap8_WIDTH 12

 vo_vxp_scaler_v_coef_ph11_tap8:12, /*[11:0]  */
 hole0:20;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph11_tap7_tap6Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph11_tap7_tap6_p6_SHIFT 0
#define vo_vxp_scaler_v_coef_ph11_tap7_tap6_p6_WIDTH 12
#define vo_vxp_scaler_v_coef_ph11_tap7_tap6_p7_SHIFT 16
#define vo_vxp_scaler_v_coef_ph11_tap7_tap6_p7_WIDTH 12

 p6:12, /*[11:0]  */
 hole0:4,
 p7:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph11_tap5_tap4Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph11_tap5_tap4_p4_SHIFT 0
#define vo_vxp_scaler_v_coef_ph11_tap5_tap4_p4_WIDTH 12
#define vo_vxp_scaler_v_coef_ph11_tap5_tap4_p5_SHIFT 16
#define vo_vxp_scaler_v_coef_ph11_tap5_tap4_p5_WIDTH 12

 p4:12, /*[11:0]  */
 hole0:4,
 p5:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph11_tap3_tap2Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph11_tap3_tap2_p2_SHIFT 0
#define vo_vxp_scaler_v_coef_ph11_tap3_tap2_p2_WIDTH 12
#define vo_vxp_scaler_v_coef_ph11_tap3_tap2_p3_SHIFT 16
#define vo_vxp_scaler_v_coef_ph11_tap3_tap2_p3_WIDTH 12

 p2:12, /*[11:0]  */
 hole0:4,
 p3:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph11_tap1_tap0Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph11_tap1_tap0_p0_SHIFT 0
#define vo_vxp_scaler_v_coef_ph11_tap1_tap0_p0_WIDTH 12
#define vo_vxp_scaler_v_coef_ph11_tap1_tap0_p1_SHIFT 16
#define vo_vxp_scaler_v_coef_ph11_tap1_tap0_p1_WIDTH 12

 p0:12, /*[11:0]  */
 hole0:4,
 p1:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph10_tap8Reg {
 struct { uint32_t

 /* sorting 1 */
#define vo_vxp_scaler_v_coef_ph10_tap8_vo_vxp_scaler_v_coef_ph10_tap8_SHIFT 0
#define vo_vxp_scaler_v_coef_ph10_tap8_vo_vxp_scaler_v_coef_ph10_tap8_WIDTH 12

 vo_vxp_scaler_v_coef_ph10_tap8:12, /*[11:0]  */
 hole0:20;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph10_tap7_tap6Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph10_tap7_tap6_p6_SHIFT 0
#define vo_vxp_scaler_v_coef_ph10_tap7_tap6_p6_WIDTH 12
#define vo_vxp_scaler_v_coef_ph10_tap7_tap6_p7_SHIFT 16
#define vo_vxp_scaler_v_coef_ph10_tap7_tap6_p7_WIDTH 12

 p6:12, /*[11:0]  */
 hole0:4,
 p7:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph10_tap5_tap4Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph10_tap5_tap4_p4_SHIFT 0
#define vo_vxp_scaler_v_coef_ph10_tap5_tap4_p4_WIDTH 12
#define vo_vxp_scaler_v_coef_ph10_tap5_tap4_p5_SHIFT 16
#define vo_vxp_scaler_v_coef_ph10_tap5_tap4_p5_WIDTH 12

 p4:12, /*[11:0]  */
 hole0:4,
 p5:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph10_tap3_tap2Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph10_tap3_tap2_p2_SHIFT 0
#define vo_vxp_scaler_v_coef_ph10_tap3_tap2_p2_WIDTH 12
#define vo_vxp_scaler_v_coef_ph10_tap3_tap2_p3_SHIFT 16
#define vo_vxp_scaler_v_coef_ph10_tap3_tap2_p3_WIDTH 12

 p2:12, /*[11:0]  */
 hole0:4,
 p3:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph10_tap1_tap0Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph10_tap1_tap0_p0_SHIFT 0
#define vo_vxp_scaler_v_coef_ph10_tap1_tap0_p0_WIDTH 12
#define vo_vxp_scaler_v_coef_ph10_tap1_tap0_p1_SHIFT 16
#define vo_vxp_scaler_v_coef_ph10_tap1_tap0_p1_WIDTH 12

 p0:12, /*[11:0]  */
 hole0:4,
 p1:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph0_tap8Reg {
 struct { uint32_t

 /* sorting 1 */
#define vo_vxp_scaler_v_coef_ph0_tap8_vo_vxp_scaler_v_coef_ph0_tap8_SHIFT 0
#define vo_vxp_scaler_v_coef_ph0_tap8_vo_vxp_scaler_v_coef_ph0_tap8_WIDTH 12

 vo_vxp_scaler_v_coef_ph0_tap8:12, /*[11:0]  */
 hole0:20;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph0_tap7_tap6Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph0_tap7_tap6_p6_SHIFT 0
#define vo_vxp_scaler_v_coef_ph0_tap7_tap6_p6_WIDTH 12
#define vo_vxp_scaler_v_coef_ph0_tap7_tap6_p7_SHIFT 16
#define vo_vxp_scaler_v_coef_ph0_tap7_tap6_p7_WIDTH 12

 p6:12, /*[11:0]  */
 hole0:4,
 p7:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph0_tap5_tap4Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph0_tap5_tap4_p4_SHIFT 0
#define vo_vxp_scaler_v_coef_ph0_tap5_tap4_p4_WIDTH 12
#define vo_vxp_scaler_v_coef_ph0_tap5_tap4_p5_SHIFT 16
#define vo_vxp_scaler_v_coef_ph0_tap5_tap4_p5_WIDTH 12

 p4:12, /*[11:0]  */
 hole0:4,
 p5:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph0_tap3_tap2Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph0_tap3_tap2_p2_SHIFT 0
#define vo_vxp_scaler_v_coef_ph0_tap3_tap2_p2_WIDTH 12
#define vo_vxp_scaler_v_coef_ph0_tap3_tap2_p3_SHIFT 16
#define vo_vxp_scaler_v_coef_ph0_tap3_tap2_p3_WIDTH 12

 p2:12, /*[11:0]  */
 hole0:4,
 p3:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_v_coef_ph0_tap1_tap0Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_v_coef_ph0_tap1_tap0_p0_SHIFT 0
#define vo_vxp_scaler_v_coef_ph0_tap1_tap0_p0_WIDTH 12
#define vo_vxp_scaler_v_coef_ph0_tap1_tap0_p1_SHIFT 16
#define vo_vxp_scaler_v_coef_ph0_tap1_tap0_p1_WIDTH 12

 p0:12, /*[11:0]  */
 hole0:4,
 p1:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_input_formatReg {
 struct { uint32_t

 /* sorting 1 */
#define vo_vxp_scaler_input_format_vo_vxp_scaler_in_sub_mode_SHIFT 0
#define vo_vxp_scaler_input_format_vo_vxp_scaler_in_sub_mode_WIDTH 2

 vo_vxp_scaler_in_sub_mode:2, /*[1:0]  */
 hole0:30;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_horz_panel_o_step_sizeReg {
 struct { uint32_t

 /* sorting 1 */
#define vo_vxp_scaler_horz_panel_o_step_size_vo_vxp_scaler_step_size_init_0_h_SHIFT 0
#define vo_vxp_scaler_horz_panel_o_step_size_vo_vxp_scaler_step_size_init_0_h_WIDTH 25

 vo_vxp_scaler_step_size_init_0_h:25, /*[24:0]  */
 hole0:7;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_horz_panel_o_large_dReg {
 struct { uint32_t

 /* sorting 1 */
#define vo_vxp_scaler_horz_panel_o_large_d_vo_vxp_scaler_large_d_0_h_SHIFT 0
#define vo_vxp_scaler_horz_panel_o_large_d_vo_vxp_scaler_large_d_0_h_WIDTH 24

 vo_vxp_scaler_large_d_0_h:24, /*[23:0]  */
 hole0:8;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_horz_panel_2_step_sizeReg {
 struct { uint32_t

 /* sorting 1 */
#define vo_vxp_scaler_horz_panel_2_step_size_vo_vxp_scaler_step_size_init_2_h_SHIFT 0
#define vo_vxp_scaler_horz_panel_2_step_size_vo_vxp_scaler_step_size_init_2_h_WIDTH 25

 vo_vxp_scaler_step_size_init_2_h:25, /*[24:0]  */
 hole0:7;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_horz_panel_2_large_dReg {
 struct { uint32_t

 /* sorting 1 */
#define vo_vxp_scaler_horz_panel_2_large_d_vo_vxp_scaler_large_d_2_h_SHIFT 0
#define vo_vxp_scaler_horz_panel_2_large_d_vo_vxp_scaler_large_d_2_h_WIDTH 24

 vo_vxp_scaler_large_d_2_h:24, /*[23:0]  */
 hole0:8;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_horz_panel_1_step_sizeReg {
 struct { uint32_t

 /* sorting 1 */
#define vo_vxp_scaler_horz_panel_1_step_size_vo_vxp_scaler_step_size_init_1_h_SHIFT 0
#define vo_vxp_scaler_horz_panel_1_step_size_vo_vxp_scaler_step_size_init_1_h_WIDTH 25

 vo_vxp_scaler_step_size_init_1_h:25, /*[24:0]  */
 hole0:7;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_horizontal_panel_sizesReg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_horizontal_panel_sizes__0_h_SHIFT 0
#define vo_vxp_scaler_horizontal_panel_sizes__0_h_WIDTH 12
#define vo_vxp_scaler_horizontal_panel_sizes__1_h_SHIFT 16
#define vo_vxp_scaler_horizontal_panel_sizes__1_h_WIDTH 12

 _0_h:12, /*[11:0]  */
 hole0:4,
 _1_h:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_horizontal_output_sizeReg {
 struct { uint32_t

 /* sorting 1 */
#define vo_vxp_scaler_horizontal_output_size_vo_vxp_scaler_out_size_h_SHIFT 0
#define vo_vxp_scaler_horizontal_output_size_vo_vxp_scaler_out_size_h_WIDTH 12

 vo_vxp_scaler_out_size_h:12, /*[11:0]  */
 hole0:20;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph9_tap9_tap8Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph9_tap9_tap8_p8_SHIFT 0
#define vo_vxp_scaler_h_coef_ph9_tap9_tap8_p8_WIDTH 12
#define vo_vxp_scaler_h_coef_ph9_tap9_tap8_p9_SHIFT 16
#define vo_vxp_scaler_h_coef_ph9_tap9_tap8_p9_WIDTH 12

 p8:12, /*[11:0]  */
 hole0:4,
 p9:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph9_tap7_tap6Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph9_tap7_tap6_p6_SHIFT 0
#define vo_vxp_scaler_h_coef_ph9_tap7_tap6_p6_WIDTH 12
#define vo_vxp_scaler_h_coef_ph9_tap7_tap6_p7_SHIFT 16
#define vo_vxp_scaler_h_coef_ph9_tap7_tap6_p7_WIDTH 12

 p6:12, /*[11:0]  */
 hole0:4,
 p7:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph9_tap5_tap4Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph9_tap5_tap4_p4_SHIFT 0
#define vo_vxp_scaler_h_coef_ph9_tap5_tap4_p4_WIDTH 12
#define vo_vxp_scaler_h_coef_ph9_tap5_tap4_p5_SHIFT 16
#define vo_vxp_scaler_h_coef_ph9_tap5_tap4_p5_WIDTH 12

 p4:12, /*[11:0]  */
 hole0:4,
 p5:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph9_tap3_tap2Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph9_tap3_tap2_p2_SHIFT 0
#define vo_vxp_scaler_h_coef_ph9_tap3_tap2_p2_WIDTH 12
#define vo_vxp_scaler_h_coef_ph9_tap3_tap2_p3_SHIFT 16
#define vo_vxp_scaler_h_coef_ph9_tap3_tap2_p3_WIDTH 12

 p2:12, /*[11:0]  */
 hole0:4,
 p3:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph9_tap1_tap0Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph9_tap1_tap0_p0_SHIFT 0
#define vo_vxp_scaler_h_coef_ph9_tap1_tap0_p0_WIDTH 12
#define vo_vxp_scaler_h_coef_ph9_tap1_tap0_p1_SHIFT 16
#define vo_vxp_scaler_h_coef_ph9_tap1_tap0_p1_WIDTH 12

 p0:12, /*[11:0]  */
 hole0:4,
 p1:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph9_tap12Reg {
 struct { uint32_t

 /* sorting 1 */
#define vo_vxp_scaler_h_coef_ph9_tap12_vo_vxp_scaler_h_coef_ph9_tap12_SHIFT 0
#define vo_vxp_scaler_h_coef_ph9_tap12_vo_vxp_scaler_h_coef_ph9_tap12_WIDTH 12

 vo_vxp_scaler_h_coef_ph9_tap12:12, /*[11:0]  */
 hole0:20;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph9_tap11_tap10Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph9_tap11_tap10_p10_SHIFT 0
#define vo_vxp_scaler_h_coef_ph9_tap11_tap10_p10_WIDTH 12
#define vo_vxp_scaler_h_coef_ph9_tap11_tap10_p11_SHIFT 16
#define vo_vxp_scaler_h_coef_ph9_tap11_tap10_p11_WIDTH 12

 p10:12, /*[11:0]  */
 hole0:4,
 p11:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph8_tap9_tap8Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph8_tap9_tap8_p8_SHIFT 0
#define vo_vxp_scaler_h_coef_ph8_tap9_tap8_p8_WIDTH 12
#define vo_vxp_scaler_h_coef_ph8_tap9_tap8_p9_SHIFT 16
#define vo_vxp_scaler_h_coef_ph8_tap9_tap8_p9_WIDTH 12

 p8:12, /*[11:0]  */
 hole0:4,
 p9:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph8_tap7_tap6Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph8_tap7_tap6_p6_SHIFT 0
#define vo_vxp_scaler_h_coef_ph8_tap7_tap6_p6_WIDTH 12
#define vo_vxp_scaler_h_coef_ph8_tap7_tap6_p7_SHIFT 16
#define vo_vxp_scaler_h_coef_ph8_tap7_tap6_p7_WIDTH 12

 p6:12, /*[11:0]  */
 hole0:4,
 p7:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph8_tap5_tap4Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph8_tap5_tap4_p4_SHIFT 0
#define vo_vxp_scaler_h_coef_ph8_tap5_tap4_p4_WIDTH 12
#define vo_vxp_scaler_h_coef_ph8_tap5_tap4_p5_SHIFT 16
#define vo_vxp_scaler_h_coef_ph8_tap5_tap4_p5_WIDTH 12

 p4:12, /*[11:0]  */
 hole0:4,
 p5:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph8_tap3_tap2Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph8_tap3_tap2_p2_SHIFT 0
#define vo_vxp_scaler_h_coef_ph8_tap3_tap2_p2_WIDTH 12
#define vo_vxp_scaler_h_coef_ph8_tap3_tap2_p3_SHIFT 16
#define vo_vxp_scaler_h_coef_ph8_tap3_tap2_p3_WIDTH 12

 p2:12, /*[11:0]  */
 hole0:4,
 p3:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph8_tap1_tap0Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph8_tap1_tap0_p0_SHIFT 0
#define vo_vxp_scaler_h_coef_ph8_tap1_tap0_p0_WIDTH 12
#define vo_vxp_scaler_h_coef_ph8_tap1_tap0_p1_SHIFT 16
#define vo_vxp_scaler_h_coef_ph8_tap1_tap0_p1_WIDTH 12

 p0:12, /*[11:0]  */
 hole0:4,
 p1:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph8_tap12Reg {
 struct { uint32_t

 /* sorting 1 */
#define vo_vxp_scaler_h_coef_ph8_tap12_vo_vxp_scaler_h_coef_ph8_tap12_SHIFT 0
#define vo_vxp_scaler_h_coef_ph8_tap12_vo_vxp_scaler_h_coef_ph8_tap12_WIDTH 12

 vo_vxp_scaler_h_coef_ph8_tap12:12, /*[11:0]  */
 hole0:20;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph8_tap11_tap10Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph8_tap11_tap10_p10_SHIFT 0
#define vo_vxp_scaler_h_coef_ph8_tap11_tap10_p10_WIDTH 12
#define vo_vxp_scaler_h_coef_ph8_tap11_tap10_p11_SHIFT 16
#define vo_vxp_scaler_h_coef_ph8_tap11_tap10_p11_WIDTH 12

 p10:12, /*[11:0]  */
 hole0:4,
 p11:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph7_tap9_tap8Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph7_tap9_tap8_p8_SHIFT 0
#define vo_vxp_scaler_h_coef_ph7_tap9_tap8_p8_WIDTH 12
#define vo_vxp_scaler_h_coef_ph7_tap9_tap8_p9_SHIFT 16
#define vo_vxp_scaler_h_coef_ph7_tap9_tap8_p9_WIDTH 12

 p8:12, /*[11:0]  */
 hole0:4,
 p9:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph7_tap7_tap6Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph7_tap7_tap6_p6_SHIFT 0
#define vo_vxp_scaler_h_coef_ph7_tap7_tap6_p6_WIDTH 12
#define vo_vxp_scaler_h_coef_ph7_tap7_tap6_p7_SHIFT 16
#define vo_vxp_scaler_h_coef_ph7_tap7_tap6_p7_WIDTH 12

 p6:12, /*[11:0]  */
 hole0:4,
 p7:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph7_tap5_tap4Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph7_tap5_tap4_p4_SHIFT 0
#define vo_vxp_scaler_h_coef_ph7_tap5_tap4_p4_WIDTH 12
#define vo_vxp_scaler_h_coef_ph7_tap5_tap4_p5_SHIFT 16
#define vo_vxp_scaler_h_coef_ph7_tap5_tap4_p5_WIDTH 12

 p4:12, /*[11:0]  */
 hole0:4,
 p5:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph7_tap3_tap2Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph7_tap3_tap2_p2_SHIFT 0
#define vo_vxp_scaler_h_coef_ph7_tap3_tap2_p2_WIDTH 12
#define vo_vxp_scaler_h_coef_ph7_tap3_tap2_p3_SHIFT 16
#define vo_vxp_scaler_h_coef_ph7_tap3_tap2_p3_WIDTH 12

 p2:12, /*[11:0]  */
 hole0:4,
 p3:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph7_tap1_tap0Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph7_tap1_tap0_p0_SHIFT 0
#define vo_vxp_scaler_h_coef_ph7_tap1_tap0_p0_WIDTH 12
#define vo_vxp_scaler_h_coef_ph7_tap1_tap0_p1_SHIFT 16
#define vo_vxp_scaler_h_coef_ph7_tap1_tap0_p1_WIDTH 12

 p0:12, /*[11:0]  */
 hole0:4,
 p1:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph7_tap12Reg {
 struct { uint32_t

 /* sorting 1 */
#define vo_vxp_scaler_h_coef_ph7_tap12_vo_vxp_scaler_h_coef_ph7_tap12_SHIFT 0
#define vo_vxp_scaler_h_coef_ph7_tap12_vo_vxp_scaler_h_coef_ph7_tap12_WIDTH 12

 vo_vxp_scaler_h_coef_ph7_tap12:12, /*[11:0]  */
 hole0:20;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph7_tap11_tap10Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph7_tap11_tap10_p10_SHIFT 0
#define vo_vxp_scaler_h_coef_ph7_tap11_tap10_p10_WIDTH 12
#define vo_vxp_scaler_h_coef_ph7_tap11_tap10_p11_SHIFT 16
#define vo_vxp_scaler_h_coef_ph7_tap11_tap10_p11_WIDTH 12

 p10:12, /*[11:0]  */
 hole0:4,
 p11:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph6_tap9_tap8Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph6_tap9_tap8_p8_SHIFT 0
#define vo_vxp_scaler_h_coef_ph6_tap9_tap8_p8_WIDTH 12
#define vo_vxp_scaler_h_coef_ph6_tap9_tap8_p9_SHIFT 16
#define vo_vxp_scaler_h_coef_ph6_tap9_tap8_p9_WIDTH 12

 p8:12, /*[11:0]  */
 hole0:4,
 p9:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph6_tap7_tap6Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph6_tap7_tap6_p6_SHIFT 0
#define vo_vxp_scaler_h_coef_ph6_tap7_tap6_p6_WIDTH 12
#define vo_vxp_scaler_h_coef_ph6_tap7_tap6_p7_SHIFT 16
#define vo_vxp_scaler_h_coef_ph6_tap7_tap6_p7_WIDTH 12

 p6:12, /*[11:0]  */
 hole0:4,
 p7:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph6_tap5_tap4Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph6_tap5_tap4_p4_SHIFT 0
#define vo_vxp_scaler_h_coef_ph6_tap5_tap4_p4_WIDTH 12
#define vo_vxp_scaler_h_coef_ph6_tap5_tap4_p5_SHIFT 16
#define vo_vxp_scaler_h_coef_ph6_tap5_tap4_p5_WIDTH 12

 p4:12, /*[11:0]  */
 hole0:4,
 p5:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph6_tap3_tap2Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph6_tap3_tap2_p2_SHIFT 0
#define vo_vxp_scaler_h_coef_ph6_tap3_tap2_p2_WIDTH 12
#define vo_vxp_scaler_h_coef_ph6_tap3_tap2_p3_SHIFT 16
#define vo_vxp_scaler_h_coef_ph6_tap3_tap2_p3_WIDTH 12

 p2:12, /*[11:0]  */
 hole0:4,
 p3:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph6_tap1_tap0Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph6_tap1_tap0_p0_SHIFT 0
#define vo_vxp_scaler_h_coef_ph6_tap1_tap0_p0_WIDTH 12
#define vo_vxp_scaler_h_coef_ph6_tap1_tap0_p1_SHIFT 16
#define vo_vxp_scaler_h_coef_ph6_tap1_tap0_p1_WIDTH 12

 p0:12, /*[11:0]  */
 hole0:4,
 p1:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph6_tap12Reg {
 struct { uint32_t

 /* sorting 1 */
#define vo_vxp_scaler_h_coef_ph6_tap12_vo_vxp_scaler_h_coef_ph6_tap12_SHIFT 0
#define vo_vxp_scaler_h_coef_ph6_tap12_vo_vxp_scaler_h_coef_ph6_tap12_WIDTH 12

 vo_vxp_scaler_h_coef_ph6_tap12:12, /*[11:0]  */
 hole0:20;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph6_tap11_tap10Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph6_tap11_tap10_p10_SHIFT 0
#define vo_vxp_scaler_h_coef_ph6_tap11_tap10_p10_WIDTH 12
#define vo_vxp_scaler_h_coef_ph6_tap11_tap10_p11_SHIFT 16
#define vo_vxp_scaler_h_coef_ph6_tap11_tap10_p11_WIDTH 12

 p10:12, /*[11:0]  */
 hole0:4,
 p11:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph64_tap9_tap8Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph64_tap9_tap8_p8_SHIFT 0
#define vo_vxp_scaler_h_coef_ph64_tap9_tap8_p8_WIDTH 12
#define vo_vxp_scaler_h_coef_ph64_tap9_tap8_p9_SHIFT 16
#define vo_vxp_scaler_h_coef_ph64_tap9_tap8_p9_WIDTH 12

 p8:12, /*[11:0]  */
 hole0:4,
 p9:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph64_tap7_tap6Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph64_tap7_tap6_p6_SHIFT 0
#define vo_vxp_scaler_h_coef_ph64_tap7_tap6_p6_WIDTH 12
#define vo_vxp_scaler_h_coef_ph64_tap7_tap6_p7_SHIFT 16
#define vo_vxp_scaler_h_coef_ph64_tap7_tap6_p7_WIDTH 12

 p6:12, /*[11:0]  */
 hole0:4,
 p7:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph64_tap5_tap4Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph64_tap5_tap4_p4_SHIFT 0
#define vo_vxp_scaler_h_coef_ph64_tap5_tap4_p4_WIDTH 12
#define vo_vxp_scaler_h_coef_ph64_tap5_tap4_p5_SHIFT 16
#define vo_vxp_scaler_h_coef_ph64_tap5_tap4_p5_WIDTH 12

 p4:12, /*[11:0]  */
 hole0:4,
 p5:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph64_tap3_tap2Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph64_tap3_tap2_p2_SHIFT 0
#define vo_vxp_scaler_h_coef_ph64_tap3_tap2_p2_WIDTH 12
#define vo_vxp_scaler_h_coef_ph64_tap3_tap2_p3_SHIFT 16
#define vo_vxp_scaler_h_coef_ph64_tap3_tap2_p3_WIDTH 12

 p2:12, /*[11:0]  */
 hole0:4,
 p3:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph64_tap1_tap0Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph64_tap1_tap0_p0_SHIFT 0
#define vo_vxp_scaler_h_coef_ph64_tap1_tap0_p0_WIDTH 12
#define vo_vxp_scaler_h_coef_ph64_tap1_tap0_p1_SHIFT 16
#define vo_vxp_scaler_h_coef_ph64_tap1_tap0_p1_WIDTH 12

 p0:12, /*[11:0]  */
 hole0:4,
 p1:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph64_tap12Reg {
 struct { uint32_t

 /* sorting 1 */
#define vo_vxp_scaler_h_coef_ph64_tap12_vo_vxp_scaler_h_coef_ph64_tap12_SHIFT 0
#define vo_vxp_scaler_h_coef_ph64_tap12_vo_vxp_scaler_h_coef_ph64_tap12_WIDTH 12

 vo_vxp_scaler_h_coef_ph64_tap12:12, /*[11:0]  */
 hole0:20;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph64_tap11_tap10Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph64_tap11_tap10_p10_SHIFT 0
#define vo_vxp_scaler_h_coef_ph64_tap11_tap10_p10_WIDTH 12
#define vo_vxp_scaler_h_coef_ph64_tap11_tap10_p11_SHIFT 16
#define vo_vxp_scaler_h_coef_ph64_tap11_tap10_p11_WIDTH 12

 p10:12, /*[11:0]  */
 hole0:4,
 p11:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph63_tap9_tap8Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph63_tap9_tap8_p8_SHIFT 0
#define vo_vxp_scaler_h_coef_ph63_tap9_tap8_p8_WIDTH 12
#define vo_vxp_scaler_h_coef_ph63_tap9_tap8_p9_SHIFT 16
#define vo_vxp_scaler_h_coef_ph63_tap9_tap8_p9_WIDTH 12

 p8:12, /*[11:0]  */
 hole0:4,
 p9:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph63_tap7_tap6Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph63_tap7_tap6_p6_SHIFT 0
#define vo_vxp_scaler_h_coef_ph63_tap7_tap6_p6_WIDTH 12
#define vo_vxp_scaler_h_coef_ph63_tap7_tap6_p7_SHIFT 16
#define vo_vxp_scaler_h_coef_ph63_tap7_tap6_p7_WIDTH 12

 p6:12, /*[11:0]  */
 hole0:4,
 p7:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph63_tap5_tap4Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph63_tap5_tap4_p4_SHIFT 0
#define vo_vxp_scaler_h_coef_ph63_tap5_tap4_p4_WIDTH 12
#define vo_vxp_scaler_h_coef_ph63_tap5_tap4_p5_SHIFT 16
#define vo_vxp_scaler_h_coef_ph63_tap5_tap4_p5_WIDTH 12

 p4:12, /*[11:0]  */
 hole0:4,
 p5:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph63_tap3_tap2Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph63_tap3_tap2_p2_SHIFT 0
#define vo_vxp_scaler_h_coef_ph63_tap3_tap2_p2_WIDTH 12
#define vo_vxp_scaler_h_coef_ph63_tap3_tap2_p3_SHIFT 16
#define vo_vxp_scaler_h_coef_ph63_tap3_tap2_p3_WIDTH 12

 p2:12, /*[11:0]  */
 hole0:4,
 p3:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph63_tap1_tap0Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph63_tap1_tap0_p0_SHIFT 0
#define vo_vxp_scaler_h_coef_ph63_tap1_tap0_p0_WIDTH 12
#define vo_vxp_scaler_h_coef_ph63_tap1_tap0_p1_SHIFT 16
#define vo_vxp_scaler_h_coef_ph63_tap1_tap0_p1_WIDTH 12

 p0:12, /*[11:0]  */
 hole0:4,
 p1:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph63_tap12Reg {
 struct { uint32_t

 /* sorting 1 */
#define vo_vxp_scaler_h_coef_ph63_tap12_vo_vxp_scaler_h_coef_ph63_tap12_SHIFT 0
#define vo_vxp_scaler_h_coef_ph63_tap12_vo_vxp_scaler_h_coef_ph63_tap12_WIDTH 12

 vo_vxp_scaler_h_coef_ph63_tap12:12, /*[11:0]  */
 hole0:20;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph63_tap11_tap10Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph63_tap11_tap10_p10_SHIFT 0
#define vo_vxp_scaler_h_coef_ph63_tap11_tap10_p10_WIDTH 12
#define vo_vxp_scaler_h_coef_ph63_tap11_tap10_p11_SHIFT 16
#define vo_vxp_scaler_h_coef_ph63_tap11_tap10_p11_WIDTH 12

 p10:12, /*[11:0]  */
 hole0:4,
 p11:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph62_tap9_tap8Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph62_tap9_tap8_p8_SHIFT 0
#define vo_vxp_scaler_h_coef_ph62_tap9_tap8_p8_WIDTH 12
#define vo_vxp_scaler_h_coef_ph62_tap9_tap8_p9_SHIFT 16
#define vo_vxp_scaler_h_coef_ph62_tap9_tap8_p9_WIDTH 12

 p8:12, /*[11:0]  */
 hole0:4,
 p9:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph62_tap7_tap6Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph62_tap7_tap6_p6_SHIFT 0
#define vo_vxp_scaler_h_coef_ph62_tap7_tap6_p6_WIDTH 12
#define vo_vxp_scaler_h_coef_ph62_tap7_tap6_p7_SHIFT 16
#define vo_vxp_scaler_h_coef_ph62_tap7_tap6_p7_WIDTH 12

 p6:12, /*[11:0]  */
 hole0:4,
 p7:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph62_tap5_tap4Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph62_tap5_tap4_p4_SHIFT 0
#define vo_vxp_scaler_h_coef_ph62_tap5_tap4_p4_WIDTH 12
#define vo_vxp_scaler_h_coef_ph62_tap5_tap4_p5_SHIFT 16
#define vo_vxp_scaler_h_coef_ph62_tap5_tap4_p5_WIDTH 12

 p4:12, /*[11:0]  */
 hole0:4,
 p5:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph62_tap3_tap2Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph62_tap3_tap2_p2_SHIFT 0
#define vo_vxp_scaler_h_coef_ph62_tap3_tap2_p2_WIDTH 12
#define vo_vxp_scaler_h_coef_ph62_tap3_tap2_p3_SHIFT 16
#define vo_vxp_scaler_h_coef_ph62_tap3_tap2_p3_WIDTH 12

 p2:12, /*[11:0]  */
 hole0:4,
 p3:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph62_tap1_tap0Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph62_tap1_tap0_p0_SHIFT 0
#define vo_vxp_scaler_h_coef_ph62_tap1_tap0_p0_WIDTH 12
#define vo_vxp_scaler_h_coef_ph62_tap1_tap0_p1_SHIFT 16
#define vo_vxp_scaler_h_coef_ph62_tap1_tap0_p1_WIDTH 12

 p0:12, /*[11:0]  */
 hole0:4,
 p1:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph62_tap12Reg {
 struct { uint32_t

 /* sorting 1 */
#define vo_vxp_scaler_h_coef_ph62_tap12_vo_vxp_scaler_h_coef_ph62_tap12_SHIFT 0
#define vo_vxp_scaler_h_coef_ph62_tap12_vo_vxp_scaler_h_coef_ph62_tap12_WIDTH 12

 vo_vxp_scaler_h_coef_ph62_tap12:12, /*[11:0]  */
 hole0:20;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph62_tap11_tap10Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph62_tap11_tap10_p10_SHIFT 0
#define vo_vxp_scaler_h_coef_ph62_tap11_tap10_p10_WIDTH 12
#define vo_vxp_scaler_h_coef_ph62_tap11_tap10_p11_SHIFT 16
#define vo_vxp_scaler_h_coef_ph62_tap11_tap10_p11_WIDTH 12

 p10:12, /*[11:0]  */
 hole0:4,
 p11:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph61_tap9_tap8Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph61_tap9_tap8_p8_SHIFT 0
#define vo_vxp_scaler_h_coef_ph61_tap9_tap8_p8_WIDTH 12
#define vo_vxp_scaler_h_coef_ph61_tap9_tap8_p9_SHIFT 16
#define vo_vxp_scaler_h_coef_ph61_tap9_tap8_p9_WIDTH 12

 p8:12, /*[11:0]  */
 hole0:4,
 p9:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph61_tap7_tap6Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph61_tap7_tap6_p6_SHIFT 0
#define vo_vxp_scaler_h_coef_ph61_tap7_tap6_p6_WIDTH 12
#define vo_vxp_scaler_h_coef_ph61_tap7_tap6_p7_SHIFT 16
#define vo_vxp_scaler_h_coef_ph61_tap7_tap6_p7_WIDTH 12

 p6:12, /*[11:0]  */
 hole0:4,
 p7:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph61_tap5_tap4Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph61_tap5_tap4_p4_SHIFT 0
#define vo_vxp_scaler_h_coef_ph61_tap5_tap4_p4_WIDTH 12
#define vo_vxp_scaler_h_coef_ph61_tap5_tap4_p5_SHIFT 16
#define vo_vxp_scaler_h_coef_ph61_tap5_tap4_p5_WIDTH 12

 p4:12, /*[11:0]  */
 hole0:4,
 p5:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph61_tap3_tap2Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph61_tap3_tap2_p2_SHIFT 0
#define vo_vxp_scaler_h_coef_ph61_tap3_tap2_p2_WIDTH 12
#define vo_vxp_scaler_h_coef_ph61_tap3_tap2_p3_SHIFT 16
#define vo_vxp_scaler_h_coef_ph61_tap3_tap2_p3_WIDTH 12

 p2:12, /*[11:0]  */
 hole0:4,
 p3:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph61_tap1_tap0Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph61_tap1_tap0_p0_SHIFT 0
#define vo_vxp_scaler_h_coef_ph61_tap1_tap0_p0_WIDTH 12
#define vo_vxp_scaler_h_coef_ph61_tap1_tap0_p1_SHIFT 16
#define vo_vxp_scaler_h_coef_ph61_tap1_tap0_p1_WIDTH 12

 p0:12, /*[11:0]  */
 hole0:4,
 p1:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph61_tap12Reg {
 struct { uint32_t

 /* sorting 1 */
#define vo_vxp_scaler_h_coef_ph61_tap12_vo_vxp_scaler_h_coef_ph61_tap12_SHIFT 0
#define vo_vxp_scaler_h_coef_ph61_tap12_vo_vxp_scaler_h_coef_ph61_tap12_WIDTH 12

 vo_vxp_scaler_h_coef_ph61_tap12:12, /*[11:0]  */
 hole0:20;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph61_tap11_tap10Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph61_tap11_tap10_p10_SHIFT 0
#define vo_vxp_scaler_h_coef_ph61_tap11_tap10_p10_WIDTH 12
#define vo_vxp_scaler_h_coef_ph61_tap11_tap10_p11_SHIFT 16
#define vo_vxp_scaler_h_coef_ph61_tap11_tap10_p11_WIDTH 12

 p10:12, /*[11:0]  */
 hole0:4,
 p11:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph60_tap9_tap8Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph60_tap9_tap8_p8_SHIFT 0
#define vo_vxp_scaler_h_coef_ph60_tap9_tap8_p8_WIDTH 12
#define vo_vxp_scaler_h_coef_ph60_tap9_tap8_p9_SHIFT 16
#define vo_vxp_scaler_h_coef_ph60_tap9_tap8_p9_WIDTH 12

 p8:12, /*[11:0]  */
 hole0:4,
 p9:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph60_tap7_tap6Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph60_tap7_tap6_p6_SHIFT 0
#define vo_vxp_scaler_h_coef_ph60_tap7_tap6_p6_WIDTH 12
#define vo_vxp_scaler_h_coef_ph60_tap7_tap6_p7_SHIFT 16
#define vo_vxp_scaler_h_coef_ph60_tap7_tap6_p7_WIDTH 12

 p6:12, /*[11:0]  */
 hole0:4,
 p7:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph60_tap5_tap4Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph60_tap5_tap4_p4_SHIFT 0
#define vo_vxp_scaler_h_coef_ph60_tap5_tap4_p4_WIDTH 12
#define vo_vxp_scaler_h_coef_ph60_tap5_tap4_p5_SHIFT 16
#define vo_vxp_scaler_h_coef_ph60_tap5_tap4_p5_WIDTH 12

 p4:12, /*[11:0]  */
 hole0:4,
 p5:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph60_tap3_tap2Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph60_tap3_tap2_p2_SHIFT 0
#define vo_vxp_scaler_h_coef_ph60_tap3_tap2_p2_WIDTH 12
#define vo_vxp_scaler_h_coef_ph60_tap3_tap2_p3_SHIFT 16
#define vo_vxp_scaler_h_coef_ph60_tap3_tap2_p3_WIDTH 12

 p2:12, /*[11:0]  */
 hole0:4,
 p3:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph60_tap1_tap0Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph60_tap1_tap0_p0_SHIFT 0
#define vo_vxp_scaler_h_coef_ph60_tap1_tap0_p0_WIDTH 12
#define vo_vxp_scaler_h_coef_ph60_tap1_tap0_p1_SHIFT 16
#define vo_vxp_scaler_h_coef_ph60_tap1_tap0_p1_WIDTH 12

 p0:12, /*[11:0]  */
 hole0:4,
 p1:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph60_tap12Reg {
 struct { uint32_t

 /* sorting 1 */
#define vo_vxp_scaler_h_coef_ph60_tap12_vo_vxp_scaler_h_coef_ph60_tap12_SHIFT 0
#define vo_vxp_scaler_h_coef_ph60_tap12_vo_vxp_scaler_h_coef_ph60_tap12_WIDTH 12

 vo_vxp_scaler_h_coef_ph60_tap12:12, /*[11:0]  */
 hole0:20;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph60_tap11_tap10Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph60_tap11_tap10_p10_SHIFT 0
#define vo_vxp_scaler_h_coef_ph60_tap11_tap10_p10_WIDTH 12
#define vo_vxp_scaler_h_coef_ph60_tap11_tap10_p11_SHIFT 16
#define vo_vxp_scaler_h_coef_ph60_tap11_tap10_p11_WIDTH 12

 p10:12, /*[11:0]  */
 hole0:4,
 p11:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph5_tap9_tap8Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph5_tap9_tap8_p8_SHIFT 0
#define vo_vxp_scaler_h_coef_ph5_tap9_tap8_p8_WIDTH 12
#define vo_vxp_scaler_h_coef_ph5_tap9_tap8_p9_SHIFT 16
#define vo_vxp_scaler_h_coef_ph5_tap9_tap8_p9_WIDTH 12

 p8:12, /*[11:0]  */
 hole0:4,
 p9:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph5_tap7_tap6Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph5_tap7_tap6_p6_SHIFT 0
#define vo_vxp_scaler_h_coef_ph5_tap7_tap6_p6_WIDTH 12
#define vo_vxp_scaler_h_coef_ph5_tap7_tap6_p7_SHIFT 16
#define vo_vxp_scaler_h_coef_ph5_tap7_tap6_p7_WIDTH 12

 p6:12, /*[11:0]  */
 hole0:4,
 p7:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph5_tap5_tap4Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph5_tap5_tap4_p4_SHIFT 0
#define vo_vxp_scaler_h_coef_ph5_tap5_tap4_p4_WIDTH 12
#define vo_vxp_scaler_h_coef_ph5_tap5_tap4_p5_SHIFT 16
#define vo_vxp_scaler_h_coef_ph5_tap5_tap4_p5_WIDTH 12

 p4:12, /*[11:0]  */
 hole0:4,
 p5:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph5_tap3_tap2Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph5_tap3_tap2_p2_SHIFT 0
#define vo_vxp_scaler_h_coef_ph5_tap3_tap2_p2_WIDTH 12
#define vo_vxp_scaler_h_coef_ph5_tap3_tap2_p3_SHIFT 16
#define vo_vxp_scaler_h_coef_ph5_tap3_tap2_p3_WIDTH 12

 p2:12, /*[11:0]  */
 hole0:4,
 p3:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph5_tap1_tap0Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph5_tap1_tap0_p0_SHIFT 0
#define vo_vxp_scaler_h_coef_ph5_tap1_tap0_p0_WIDTH 12
#define vo_vxp_scaler_h_coef_ph5_tap1_tap0_p1_SHIFT 16
#define vo_vxp_scaler_h_coef_ph5_tap1_tap0_p1_WIDTH 12

 p0:12, /*[11:0]  */
 hole0:4,
 p1:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph5_tap12Reg {
 struct { uint32_t

 /* sorting 1 */
#define vo_vxp_scaler_h_coef_ph5_tap12_vo_vxp_scaler_h_coef_ph5_tap12_SHIFT 0
#define vo_vxp_scaler_h_coef_ph5_tap12_vo_vxp_scaler_h_coef_ph5_tap12_WIDTH 12

 vo_vxp_scaler_h_coef_ph5_tap12:12, /*[11:0]  */
 hole0:20;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph5_tap11_tap10Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph5_tap11_tap10_p10_SHIFT 0
#define vo_vxp_scaler_h_coef_ph5_tap11_tap10_p10_WIDTH 12
#define vo_vxp_scaler_h_coef_ph5_tap11_tap10_p11_SHIFT 16
#define vo_vxp_scaler_h_coef_ph5_tap11_tap10_p11_WIDTH 12

 p10:12, /*[11:0]  */
 hole0:4,
 p11:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph59_tap9_tap8Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph59_tap9_tap8_p8_SHIFT 0
#define vo_vxp_scaler_h_coef_ph59_tap9_tap8_p8_WIDTH 12
#define vo_vxp_scaler_h_coef_ph59_tap9_tap8_p9_SHIFT 16
#define vo_vxp_scaler_h_coef_ph59_tap9_tap8_p9_WIDTH 12

 p8:12, /*[11:0]  */
 hole0:4,
 p9:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph59_tap7_tap6Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph59_tap7_tap6_p6_SHIFT 0
#define vo_vxp_scaler_h_coef_ph59_tap7_tap6_p6_WIDTH 12
#define vo_vxp_scaler_h_coef_ph59_tap7_tap6_p7_SHIFT 16
#define vo_vxp_scaler_h_coef_ph59_tap7_tap6_p7_WIDTH 12

 p6:12, /*[11:0]  */
 hole0:4,
 p7:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph59_tap5_tap4Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph59_tap5_tap4_p4_SHIFT 0
#define vo_vxp_scaler_h_coef_ph59_tap5_tap4_p4_WIDTH 12
#define vo_vxp_scaler_h_coef_ph59_tap5_tap4_p5_SHIFT 16
#define vo_vxp_scaler_h_coef_ph59_tap5_tap4_p5_WIDTH 12

 p4:12, /*[11:0]  */
 hole0:4,
 p5:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph59_tap3_tap2Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph59_tap3_tap2_p2_SHIFT 0
#define vo_vxp_scaler_h_coef_ph59_tap3_tap2_p2_WIDTH 12
#define vo_vxp_scaler_h_coef_ph59_tap3_tap2_p3_SHIFT 16
#define vo_vxp_scaler_h_coef_ph59_tap3_tap2_p3_WIDTH 12

 p2:12, /*[11:0]  */
 hole0:4,
 p3:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph59_tap1_tap0Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph59_tap1_tap0_p0_SHIFT 0
#define vo_vxp_scaler_h_coef_ph59_tap1_tap0_p0_WIDTH 12
#define vo_vxp_scaler_h_coef_ph59_tap1_tap0_p1_SHIFT 16
#define vo_vxp_scaler_h_coef_ph59_tap1_tap0_p1_WIDTH 12

 p0:12, /*[11:0]  */
 hole0:4,
 p1:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph59_tap12Reg {
 struct { uint32_t

 /* sorting 1 */
#define vo_vxp_scaler_h_coef_ph59_tap12_vo_vxp_scaler_h_coef_ph59_tap12_SHIFT 0
#define vo_vxp_scaler_h_coef_ph59_tap12_vo_vxp_scaler_h_coef_ph59_tap12_WIDTH 12

 vo_vxp_scaler_h_coef_ph59_tap12:12, /*[11:0]  */
 hole0:20;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph59_tap11_tap10Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph59_tap11_tap10_p10_SHIFT 0
#define vo_vxp_scaler_h_coef_ph59_tap11_tap10_p10_WIDTH 12
#define vo_vxp_scaler_h_coef_ph59_tap11_tap10_p11_SHIFT 16
#define vo_vxp_scaler_h_coef_ph59_tap11_tap10_p11_WIDTH 12

 p10:12, /*[11:0]  */
 hole0:4,
 p11:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph58_tap9_tap8Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph58_tap9_tap8_p8_SHIFT 0
#define vo_vxp_scaler_h_coef_ph58_tap9_tap8_p8_WIDTH 12
#define vo_vxp_scaler_h_coef_ph58_tap9_tap8_p9_SHIFT 16
#define vo_vxp_scaler_h_coef_ph58_tap9_tap8_p9_WIDTH 12

 p8:12, /*[11:0]  */
 hole0:4,
 p9:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph58_tap7_tap6Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph58_tap7_tap6_p6_SHIFT 0
#define vo_vxp_scaler_h_coef_ph58_tap7_tap6_p6_WIDTH 12
#define vo_vxp_scaler_h_coef_ph58_tap7_tap6_p7_SHIFT 16
#define vo_vxp_scaler_h_coef_ph58_tap7_tap6_p7_WIDTH 12

 p6:12, /*[11:0]  */
 hole0:4,
 p7:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph58_tap5_tap4Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph58_tap5_tap4_p4_SHIFT 0
#define vo_vxp_scaler_h_coef_ph58_tap5_tap4_p4_WIDTH 12
#define vo_vxp_scaler_h_coef_ph58_tap5_tap4_p5_SHIFT 16
#define vo_vxp_scaler_h_coef_ph58_tap5_tap4_p5_WIDTH 12

 p4:12, /*[11:0]  */
 hole0:4,
 p5:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph58_tap3_tap2Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph58_tap3_tap2_p2_SHIFT 0
#define vo_vxp_scaler_h_coef_ph58_tap3_tap2_p2_WIDTH 12
#define vo_vxp_scaler_h_coef_ph58_tap3_tap2_p3_SHIFT 16
#define vo_vxp_scaler_h_coef_ph58_tap3_tap2_p3_WIDTH 12

 p2:12, /*[11:0]  */
 hole0:4,
 p3:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph58_tap1_tap0Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph58_tap1_tap0_p0_SHIFT 0
#define vo_vxp_scaler_h_coef_ph58_tap1_tap0_p0_WIDTH 12
#define vo_vxp_scaler_h_coef_ph58_tap1_tap0_p1_SHIFT 16
#define vo_vxp_scaler_h_coef_ph58_tap1_tap0_p1_WIDTH 12

 p0:12, /*[11:0]  */
 hole0:4,
 p1:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph58_tap12Reg {
 struct { uint32_t

 /* sorting 1 */
#define vo_vxp_scaler_h_coef_ph58_tap12_vo_vxp_scaler_h_coef_ph58_tap12_SHIFT 0
#define vo_vxp_scaler_h_coef_ph58_tap12_vo_vxp_scaler_h_coef_ph58_tap12_WIDTH 12

 vo_vxp_scaler_h_coef_ph58_tap12:12, /*[11:0]  */
 hole0:20;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph58_tap11_tap10Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph58_tap11_tap10_p10_SHIFT 0
#define vo_vxp_scaler_h_coef_ph58_tap11_tap10_p10_WIDTH 12
#define vo_vxp_scaler_h_coef_ph58_tap11_tap10_p11_SHIFT 16
#define vo_vxp_scaler_h_coef_ph58_tap11_tap10_p11_WIDTH 12

 p10:12, /*[11:0]  */
 hole0:4,
 p11:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph57_tap9_tap8Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph57_tap9_tap8_p8_SHIFT 0
#define vo_vxp_scaler_h_coef_ph57_tap9_tap8_p8_WIDTH 12
#define vo_vxp_scaler_h_coef_ph57_tap9_tap8_p9_SHIFT 16
#define vo_vxp_scaler_h_coef_ph57_tap9_tap8_p9_WIDTH 12

 p8:12, /*[11:0]  */
 hole0:4,
 p9:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph57_tap7_tap6Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph57_tap7_tap6_p6_SHIFT 0
#define vo_vxp_scaler_h_coef_ph57_tap7_tap6_p6_WIDTH 12
#define vo_vxp_scaler_h_coef_ph57_tap7_tap6_p7_SHIFT 16
#define vo_vxp_scaler_h_coef_ph57_tap7_tap6_p7_WIDTH 12

 p6:12, /*[11:0]  */
 hole0:4,
 p7:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph57_tap5_tap4Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph57_tap5_tap4_p4_SHIFT 0
#define vo_vxp_scaler_h_coef_ph57_tap5_tap4_p4_WIDTH 12
#define vo_vxp_scaler_h_coef_ph57_tap5_tap4_p5_SHIFT 16
#define vo_vxp_scaler_h_coef_ph57_tap5_tap4_p5_WIDTH 12

 p4:12, /*[11:0]  */
 hole0:4,
 p5:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph57_tap3_tap2Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph57_tap3_tap2_p2_SHIFT 0
#define vo_vxp_scaler_h_coef_ph57_tap3_tap2_p2_WIDTH 12
#define vo_vxp_scaler_h_coef_ph57_tap3_tap2_p3_SHIFT 16
#define vo_vxp_scaler_h_coef_ph57_tap3_tap2_p3_WIDTH 12

 p2:12, /*[11:0]  */
 hole0:4,
 p3:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph57_tap1_tap0Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph57_tap1_tap0_p0_SHIFT 0
#define vo_vxp_scaler_h_coef_ph57_tap1_tap0_p0_WIDTH 12
#define vo_vxp_scaler_h_coef_ph57_tap1_tap0_p1_SHIFT 16
#define vo_vxp_scaler_h_coef_ph57_tap1_tap0_p1_WIDTH 12

 p0:12, /*[11:0]  */
 hole0:4,
 p1:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph57_tap12Reg {
 struct { uint32_t

 /* sorting 1 */
#define vo_vxp_scaler_h_coef_ph57_tap12_vo_vxp_scaler_h_coef_ph57_tap12_SHIFT 0
#define vo_vxp_scaler_h_coef_ph57_tap12_vo_vxp_scaler_h_coef_ph57_tap12_WIDTH 12

 vo_vxp_scaler_h_coef_ph57_tap12:12, /*[11:0]  */
 hole0:20;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph57_tap11_tap10Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph57_tap11_tap10_p10_SHIFT 0
#define vo_vxp_scaler_h_coef_ph57_tap11_tap10_p10_WIDTH 12
#define vo_vxp_scaler_h_coef_ph57_tap11_tap10_p11_SHIFT 16
#define vo_vxp_scaler_h_coef_ph57_tap11_tap10_p11_WIDTH 12

 p10:12, /*[11:0]  */
 hole0:4,
 p11:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph56_tap9_tap8Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph56_tap9_tap8_p8_SHIFT 0
#define vo_vxp_scaler_h_coef_ph56_tap9_tap8_p8_WIDTH 12
#define vo_vxp_scaler_h_coef_ph56_tap9_tap8_p9_SHIFT 16
#define vo_vxp_scaler_h_coef_ph56_tap9_tap8_p9_WIDTH 12

 p8:12, /*[11:0]  */
 hole0:4,
 p9:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph56_tap7_tap6Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph56_tap7_tap6_p6_SHIFT 0
#define vo_vxp_scaler_h_coef_ph56_tap7_tap6_p6_WIDTH 12
#define vo_vxp_scaler_h_coef_ph56_tap7_tap6_p7_SHIFT 16
#define vo_vxp_scaler_h_coef_ph56_tap7_tap6_p7_WIDTH 12

 p6:12, /*[11:0]  */
 hole0:4,
 p7:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph56_tap5_tap4Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph56_tap5_tap4_p4_SHIFT 0
#define vo_vxp_scaler_h_coef_ph56_tap5_tap4_p4_WIDTH 12
#define vo_vxp_scaler_h_coef_ph56_tap5_tap4_p5_SHIFT 16
#define vo_vxp_scaler_h_coef_ph56_tap5_tap4_p5_WIDTH 12

 p4:12, /*[11:0]  */
 hole0:4,
 p5:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph56_tap3_tap2Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph56_tap3_tap2_p2_SHIFT 0
#define vo_vxp_scaler_h_coef_ph56_tap3_tap2_p2_WIDTH 12
#define vo_vxp_scaler_h_coef_ph56_tap3_tap2_p3_SHIFT 16
#define vo_vxp_scaler_h_coef_ph56_tap3_tap2_p3_WIDTH 12

 p2:12, /*[11:0]  */
 hole0:4,
 p3:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph56_tap1_tap0Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph56_tap1_tap0_p0_SHIFT 0
#define vo_vxp_scaler_h_coef_ph56_tap1_tap0_p0_WIDTH 12
#define vo_vxp_scaler_h_coef_ph56_tap1_tap0_p1_SHIFT 16
#define vo_vxp_scaler_h_coef_ph56_tap1_tap0_p1_WIDTH 12

 p0:12, /*[11:0]  */
 hole0:4,
 p1:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph56_tap12Reg {
 struct { uint32_t

 /* sorting 1 */
#define vo_vxp_scaler_h_coef_ph56_tap12_vo_vxp_scaler_h_coef_ph56_tap12_SHIFT 0
#define vo_vxp_scaler_h_coef_ph56_tap12_vo_vxp_scaler_h_coef_ph56_tap12_WIDTH 12

 vo_vxp_scaler_h_coef_ph56_tap12:12, /*[11:0]  */
 hole0:20;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph56_tap11_tap10Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph56_tap11_tap10_p10_SHIFT 0
#define vo_vxp_scaler_h_coef_ph56_tap11_tap10_p10_WIDTH 12
#define vo_vxp_scaler_h_coef_ph56_tap11_tap10_p11_SHIFT 16
#define vo_vxp_scaler_h_coef_ph56_tap11_tap10_p11_WIDTH 12

 p10:12, /*[11:0]  */
 hole0:4,
 p11:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph55_tap9_tap8Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph55_tap9_tap8_p8_SHIFT 0
#define vo_vxp_scaler_h_coef_ph55_tap9_tap8_p8_WIDTH 12
#define vo_vxp_scaler_h_coef_ph55_tap9_tap8_p9_SHIFT 16
#define vo_vxp_scaler_h_coef_ph55_tap9_tap8_p9_WIDTH 12

 p8:12, /*[11:0]  */
 hole0:4,
 p9:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph55_tap7_tap6Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph55_tap7_tap6_p6_SHIFT 0
#define vo_vxp_scaler_h_coef_ph55_tap7_tap6_p6_WIDTH 12
#define vo_vxp_scaler_h_coef_ph55_tap7_tap6_p7_SHIFT 16
#define vo_vxp_scaler_h_coef_ph55_tap7_tap6_p7_WIDTH 12

 p6:12, /*[11:0]  */
 hole0:4,
 p7:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph55_tap5_tap4Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph55_tap5_tap4_p4_SHIFT 0
#define vo_vxp_scaler_h_coef_ph55_tap5_tap4_p4_WIDTH 12
#define vo_vxp_scaler_h_coef_ph55_tap5_tap4_p5_SHIFT 16
#define vo_vxp_scaler_h_coef_ph55_tap5_tap4_p5_WIDTH 12

 p4:12, /*[11:0]  */
 hole0:4,
 p5:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph55_tap3_tap2Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph55_tap3_tap2_p2_SHIFT 0
#define vo_vxp_scaler_h_coef_ph55_tap3_tap2_p2_WIDTH 12
#define vo_vxp_scaler_h_coef_ph55_tap3_tap2_p3_SHIFT 16
#define vo_vxp_scaler_h_coef_ph55_tap3_tap2_p3_WIDTH 12

 p2:12, /*[11:0]  */
 hole0:4,
 p3:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph55_tap1_tap0Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph55_tap1_tap0_p0_SHIFT 0
#define vo_vxp_scaler_h_coef_ph55_tap1_tap0_p0_WIDTH 12
#define vo_vxp_scaler_h_coef_ph55_tap1_tap0_p1_SHIFT 16
#define vo_vxp_scaler_h_coef_ph55_tap1_tap0_p1_WIDTH 12

 p0:12, /*[11:0]  */
 hole0:4,
 p1:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph55_tap12Reg {
 struct { uint32_t

 /* sorting 1 */
#define vo_vxp_scaler_h_coef_ph55_tap12_vo_vxp_scaler_h_coef_ph55_tap12_SHIFT 0
#define vo_vxp_scaler_h_coef_ph55_tap12_vo_vxp_scaler_h_coef_ph55_tap12_WIDTH 12

 vo_vxp_scaler_h_coef_ph55_tap12:12, /*[11:0]  */
 hole0:20;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph55_tap11_tap10Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph55_tap11_tap10_p10_SHIFT 0
#define vo_vxp_scaler_h_coef_ph55_tap11_tap10_p10_WIDTH 12
#define vo_vxp_scaler_h_coef_ph55_tap11_tap10_p11_SHIFT 16
#define vo_vxp_scaler_h_coef_ph55_tap11_tap10_p11_WIDTH 12

 p10:12, /*[11:0]  */
 hole0:4,
 p11:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph54_tap9_tap8Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph54_tap9_tap8_p8_SHIFT 0
#define vo_vxp_scaler_h_coef_ph54_tap9_tap8_p8_WIDTH 12
#define vo_vxp_scaler_h_coef_ph54_tap9_tap8_p9_SHIFT 16
#define vo_vxp_scaler_h_coef_ph54_tap9_tap8_p9_WIDTH 12

 p8:12, /*[11:0]  */
 hole0:4,
 p9:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph54_tap7_tap6Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph54_tap7_tap6_p6_SHIFT 0
#define vo_vxp_scaler_h_coef_ph54_tap7_tap6_p6_WIDTH 12
#define vo_vxp_scaler_h_coef_ph54_tap7_tap6_p7_SHIFT 16
#define vo_vxp_scaler_h_coef_ph54_tap7_tap6_p7_WIDTH 12

 p6:12, /*[11:0]  */
 hole0:4,
 p7:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph54_tap5_tap4Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph54_tap5_tap4_p4_SHIFT 0
#define vo_vxp_scaler_h_coef_ph54_tap5_tap4_p4_WIDTH 12
#define vo_vxp_scaler_h_coef_ph54_tap5_tap4_p5_SHIFT 16
#define vo_vxp_scaler_h_coef_ph54_tap5_tap4_p5_WIDTH 12

 p4:12, /*[11:0]  */
 hole0:4,
 p5:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph54_tap3_tap2Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph54_tap3_tap2_p2_SHIFT 0
#define vo_vxp_scaler_h_coef_ph54_tap3_tap2_p2_WIDTH 12
#define vo_vxp_scaler_h_coef_ph54_tap3_tap2_p3_SHIFT 16
#define vo_vxp_scaler_h_coef_ph54_tap3_tap2_p3_WIDTH 12

 p2:12, /*[11:0]  */
 hole0:4,
 p3:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph54_tap1_tap0Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph54_tap1_tap0_p0_SHIFT 0
#define vo_vxp_scaler_h_coef_ph54_tap1_tap0_p0_WIDTH 12
#define vo_vxp_scaler_h_coef_ph54_tap1_tap0_p1_SHIFT 16
#define vo_vxp_scaler_h_coef_ph54_tap1_tap0_p1_WIDTH 12

 p0:12, /*[11:0]  */
 hole0:4,
 p1:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph54_tap12Reg {
 struct { uint32_t

 /* sorting 1 */
#define vo_vxp_scaler_h_coef_ph54_tap12_vo_vxp_scaler_h_coef_ph54_tap12_SHIFT 0
#define vo_vxp_scaler_h_coef_ph54_tap12_vo_vxp_scaler_h_coef_ph54_tap12_WIDTH 12

 vo_vxp_scaler_h_coef_ph54_tap12:12, /*[11:0]  */
 hole0:20;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph54_tap11_tap10Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph54_tap11_tap10_p10_SHIFT 0
#define vo_vxp_scaler_h_coef_ph54_tap11_tap10_p10_WIDTH 12
#define vo_vxp_scaler_h_coef_ph54_tap11_tap10_p11_SHIFT 16
#define vo_vxp_scaler_h_coef_ph54_tap11_tap10_p11_WIDTH 12

 p10:12, /*[11:0]  */
 hole0:4,
 p11:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph53_tap9_tap8Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph53_tap9_tap8_p8_SHIFT 0
#define vo_vxp_scaler_h_coef_ph53_tap9_tap8_p8_WIDTH 12
#define vo_vxp_scaler_h_coef_ph53_tap9_tap8_p9_SHIFT 16
#define vo_vxp_scaler_h_coef_ph53_tap9_tap8_p9_WIDTH 12

 p8:12, /*[11:0]  */
 hole0:4,
 p9:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph53_tap7_tap6Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph53_tap7_tap6_p6_SHIFT 0
#define vo_vxp_scaler_h_coef_ph53_tap7_tap6_p6_WIDTH 12
#define vo_vxp_scaler_h_coef_ph53_tap7_tap6_p7_SHIFT 16
#define vo_vxp_scaler_h_coef_ph53_tap7_tap6_p7_WIDTH 12

 p6:12, /*[11:0]  */
 hole0:4,
 p7:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph53_tap5_tap4Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph53_tap5_tap4_p4_SHIFT 0
#define vo_vxp_scaler_h_coef_ph53_tap5_tap4_p4_WIDTH 12
#define vo_vxp_scaler_h_coef_ph53_tap5_tap4_p5_SHIFT 16
#define vo_vxp_scaler_h_coef_ph53_tap5_tap4_p5_WIDTH 12

 p4:12, /*[11:0]  */
 hole0:4,
 p5:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph53_tap3_tap2Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph53_tap3_tap2_p2_SHIFT 0
#define vo_vxp_scaler_h_coef_ph53_tap3_tap2_p2_WIDTH 12
#define vo_vxp_scaler_h_coef_ph53_tap3_tap2_p3_SHIFT 16
#define vo_vxp_scaler_h_coef_ph53_tap3_tap2_p3_WIDTH 12

 p2:12, /*[11:0]  */
 hole0:4,
 p3:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph53_tap1_tap0Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph53_tap1_tap0_p0_SHIFT 0
#define vo_vxp_scaler_h_coef_ph53_tap1_tap0_p0_WIDTH 12
#define vo_vxp_scaler_h_coef_ph53_tap1_tap0_p1_SHIFT 16
#define vo_vxp_scaler_h_coef_ph53_tap1_tap0_p1_WIDTH 12

 p0:12, /*[11:0]  */
 hole0:4,
 p1:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph53_tap12Reg {
 struct { uint32_t

 /* sorting 1 */
#define vo_vxp_scaler_h_coef_ph53_tap12_vo_vxp_scaler_h_coef_ph53_tap12_SHIFT 0
#define vo_vxp_scaler_h_coef_ph53_tap12_vo_vxp_scaler_h_coef_ph53_tap12_WIDTH 12

 vo_vxp_scaler_h_coef_ph53_tap12:12, /*[11:0]  */
 hole0:20;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph53_tap11_tap10Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph53_tap11_tap10_p10_SHIFT 0
#define vo_vxp_scaler_h_coef_ph53_tap11_tap10_p10_WIDTH 12
#define vo_vxp_scaler_h_coef_ph53_tap11_tap10_p11_SHIFT 16
#define vo_vxp_scaler_h_coef_ph53_tap11_tap10_p11_WIDTH 12

 p10:12, /*[11:0]  */
 hole0:4,
 p11:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph52_tap9_tap8Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph52_tap9_tap8_p8_SHIFT 0
#define vo_vxp_scaler_h_coef_ph52_tap9_tap8_p8_WIDTH 12
#define vo_vxp_scaler_h_coef_ph52_tap9_tap8_p9_SHIFT 16
#define vo_vxp_scaler_h_coef_ph52_tap9_tap8_p9_WIDTH 12

 p8:12, /*[11:0]  */
 hole0:4,
 p9:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph52_tap7_tap6Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph52_tap7_tap6_p6_SHIFT 0
#define vo_vxp_scaler_h_coef_ph52_tap7_tap6_p6_WIDTH 12
#define vo_vxp_scaler_h_coef_ph52_tap7_tap6_p7_SHIFT 16
#define vo_vxp_scaler_h_coef_ph52_tap7_tap6_p7_WIDTH 12

 p6:12, /*[11:0]  */
 hole0:4,
 p7:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph52_tap5_tap4Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph52_tap5_tap4_p4_SHIFT 0
#define vo_vxp_scaler_h_coef_ph52_tap5_tap4_p4_WIDTH 12
#define vo_vxp_scaler_h_coef_ph52_tap5_tap4_p5_SHIFT 16
#define vo_vxp_scaler_h_coef_ph52_tap5_tap4_p5_WIDTH 12

 p4:12, /*[11:0]  */
 hole0:4,
 p5:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph52_tap3_tap2Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph52_tap3_tap2_p2_SHIFT 0
#define vo_vxp_scaler_h_coef_ph52_tap3_tap2_p2_WIDTH 12
#define vo_vxp_scaler_h_coef_ph52_tap3_tap2_p3_SHIFT 16
#define vo_vxp_scaler_h_coef_ph52_tap3_tap2_p3_WIDTH 12

 p2:12, /*[11:0]  */
 hole0:4,
 p3:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph52_tap1_tap0Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph52_tap1_tap0_p0_SHIFT 0
#define vo_vxp_scaler_h_coef_ph52_tap1_tap0_p0_WIDTH 12
#define vo_vxp_scaler_h_coef_ph52_tap1_tap0_p1_SHIFT 16
#define vo_vxp_scaler_h_coef_ph52_tap1_tap0_p1_WIDTH 12

 p0:12, /*[11:0]  */
 hole0:4,
 p1:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph52_tap12Reg {
 struct { uint32_t

 /* sorting 1 */
#define vo_vxp_scaler_h_coef_ph52_tap12_vo_vxp_scaler_h_coef_ph52_tap12_SHIFT 0
#define vo_vxp_scaler_h_coef_ph52_tap12_vo_vxp_scaler_h_coef_ph52_tap12_WIDTH 12

 vo_vxp_scaler_h_coef_ph52_tap12:12, /*[11:0]  */
 hole0:20;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph52_tap11_tap10Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph52_tap11_tap10_p10_SHIFT 0
#define vo_vxp_scaler_h_coef_ph52_tap11_tap10_p10_WIDTH 12
#define vo_vxp_scaler_h_coef_ph52_tap11_tap10_p11_SHIFT 16
#define vo_vxp_scaler_h_coef_ph52_tap11_tap10_p11_WIDTH 12

 p10:12, /*[11:0]  */
 hole0:4,
 p11:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph51_tap9_tap8Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph51_tap9_tap8_p8_SHIFT 0
#define vo_vxp_scaler_h_coef_ph51_tap9_tap8_p8_WIDTH 12
#define vo_vxp_scaler_h_coef_ph51_tap9_tap8_p9_SHIFT 16
#define vo_vxp_scaler_h_coef_ph51_tap9_tap8_p9_WIDTH 12

 p8:12, /*[11:0]  */
 hole0:4,
 p9:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph51_tap7_tap6Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph51_tap7_tap6_p6_SHIFT 0
#define vo_vxp_scaler_h_coef_ph51_tap7_tap6_p6_WIDTH 12
#define vo_vxp_scaler_h_coef_ph51_tap7_tap6_p7_SHIFT 16
#define vo_vxp_scaler_h_coef_ph51_tap7_tap6_p7_WIDTH 12

 p6:12, /*[11:0]  */
 hole0:4,
 p7:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph51_tap5_tap4Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph51_tap5_tap4_p4_SHIFT 0
#define vo_vxp_scaler_h_coef_ph51_tap5_tap4_p4_WIDTH 12
#define vo_vxp_scaler_h_coef_ph51_tap5_tap4_p5_SHIFT 16
#define vo_vxp_scaler_h_coef_ph51_tap5_tap4_p5_WIDTH 12

 p4:12, /*[11:0]  */
 hole0:4,
 p5:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph51_tap3_tap2Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph51_tap3_tap2_p2_SHIFT 0
#define vo_vxp_scaler_h_coef_ph51_tap3_tap2_p2_WIDTH 12
#define vo_vxp_scaler_h_coef_ph51_tap3_tap2_p3_SHIFT 16
#define vo_vxp_scaler_h_coef_ph51_tap3_tap2_p3_WIDTH 12

 p2:12, /*[11:0]  */
 hole0:4,
 p3:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph51_tap1_tap0Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph51_tap1_tap0_p0_SHIFT 0
#define vo_vxp_scaler_h_coef_ph51_tap1_tap0_p0_WIDTH 12
#define vo_vxp_scaler_h_coef_ph51_tap1_tap0_p1_SHIFT 16
#define vo_vxp_scaler_h_coef_ph51_tap1_tap0_p1_WIDTH 12

 p0:12, /*[11:0]  */
 hole0:4,
 p1:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph51_tap12Reg {
 struct { uint32_t

 /* sorting 1 */
#define vo_vxp_scaler_h_coef_ph51_tap12_vo_vxp_scaler_h_coef_ph51_tap12_SHIFT 0
#define vo_vxp_scaler_h_coef_ph51_tap12_vo_vxp_scaler_h_coef_ph51_tap12_WIDTH 12

 vo_vxp_scaler_h_coef_ph51_tap12:12, /*[11:0]  */
 hole0:20;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph51_tap11_tap10Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph51_tap11_tap10_p10_SHIFT 0
#define vo_vxp_scaler_h_coef_ph51_tap11_tap10_p10_WIDTH 12
#define vo_vxp_scaler_h_coef_ph51_tap11_tap10_p11_SHIFT 16
#define vo_vxp_scaler_h_coef_ph51_tap11_tap10_p11_WIDTH 12

 p10:12, /*[11:0]  */
 hole0:4,
 p11:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph50_tap9_tap8Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph50_tap9_tap8_p8_SHIFT 0
#define vo_vxp_scaler_h_coef_ph50_tap9_tap8_p8_WIDTH 12
#define vo_vxp_scaler_h_coef_ph50_tap9_tap8_p9_SHIFT 16
#define vo_vxp_scaler_h_coef_ph50_tap9_tap8_p9_WIDTH 12

 p8:12, /*[11:0]  */
 hole0:4,
 p9:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph50_tap7_tap6Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph50_tap7_tap6_p6_SHIFT 0
#define vo_vxp_scaler_h_coef_ph50_tap7_tap6_p6_WIDTH 12
#define vo_vxp_scaler_h_coef_ph50_tap7_tap6_p7_SHIFT 16
#define vo_vxp_scaler_h_coef_ph50_tap7_tap6_p7_WIDTH 12

 p6:12, /*[11:0]  */
 hole0:4,
 p7:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph50_tap5_tap4Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph50_tap5_tap4_p4_SHIFT 0
#define vo_vxp_scaler_h_coef_ph50_tap5_tap4_p4_WIDTH 12
#define vo_vxp_scaler_h_coef_ph50_tap5_tap4_p5_SHIFT 16
#define vo_vxp_scaler_h_coef_ph50_tap5_tap4_p5_WIDTH 12

 p4:12, /*[11:0]  */
 hole0:4,
 p5:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph50_tap3_tap2Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph50_tap3_tap2_p2_SHIFT 0
#define vo_vxp_scaler_h_coef_ph50_tap3_tap2_p2_WIDTH 12
#define vo_vxp_scaler_h_coef_ph50_tap3_tap2_p3_SHIFT 16
#define vo_vxp_scaler_h_coef_ph50_tap3_tap2_p3_WIDTH 12

 p2:12, /*[11:0]  */
 hole0:4,
 p3:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph50_tap1_tap0Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph50_tap1_tap0_p0_SHIFT 0
#define vo_vxp_scaler_h_coef_ph50_tap1_tap0_p0_WIDTH 12
#define vo_vxp_scaler_h_coef_ph50_tap1_tap0_p1_SHIFT 16
#define vo_vxp_scaler_h_coef_ph50_tap1_tap0_p1_WIDTH 12

 p0:12, /*[11:0]  */
 hole0:4,
 p1:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph50_tap12Reg {
 struct { uint32_t

 /* sorting 1 */
#define vo_vxp_scaler_h_coef_ph50_tap12_vo_vxp_scaler_h_coef_ph50_tap12_SHIFT 0
#define vo_vxp_scaler_h_coef_ph50_tap12_vo_vxp_scaler_h_coef_ph50_tap12_WIDTH 12

 vo_vxp_scaler_h_coef_ph50_tap12:12, /*[11:0]  */
 hole0:20;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph50_tap11_tap10Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph50_tap11_tap10_p10_SHIFT 0
#define vo_vxp_scaler_h_coef_ph50_tap11_tap10_p10_WIDTH 12
#define vo_vxp_scaler_h_coef_ph50_tap11_tap10_p11_SHIFT 16
#define vo_vxp_scaler_h_coef_ph50_tap11_tap10_p11_WIDTH 12

 p10:12, /*[11:0]  */
 hole0:4,
 p11:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph4_tap9_tap8Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph4_tap9_tap8_p8_SHIFT 0
#define vo_vxp_scaler_h_coef_ph4_tap9_tap8_p8_WIDTH 12
#define vo_vxp_scaler_h_coef_ph4_tap9_tap8_p9_SHIFT 16
#define vo_vxp_scaler_h_coef_ph4_tap9_tap8_p9_WIDTH 12

 p8:12, /*[11:0]  */
 hole0:4,
 p9:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph4_tap7_tap6Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph4_tap7_tap6_p6_SHIFT 0
#define vo_vxp_scaler_h_coef_ph4_tap7_tap6_p6_WIDTH 12
#define vo_vxp_scaler_h_coef_ph4_tap7_tap6_p7_SHIFT 16
#define vo_vxp_scaler_h_coef_ph4_tap7_tap6_p7_WIDTH 12

 p6:12, /*[11:0]  */
 hole0:4,
 p7:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph4_tap5_tap4Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph4_tap5_tap4_p4_SHIFT 0
#define vo_vxp_scaler_h_coef_ph4_tap5_tap4_p4_WIDTH 12
#define vo_vxp_scaler_h_coef_ph4_tap5_tap4_p5_SHIFT 16
#define vo_vxp_scaler_h_coef_ph4_tap5_tap4_p5_WIDTH 12

 p4:12, /*[11:0]  */
 hole0:4,
 p5:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph4_tap3_tap2Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph4_tap3_tap2_p2_SHIFT 0
#define vo_vxp_scaler_h_coef_ph4_tap3_tap2_p2_WIDTH 12
#define vo_vxp_scaler_h_coef_ph4_tap3_tap2_p3_SHIFT 16
#define vo_vxp_scaler_h_coef_ph4_tap3_tap2_p3_WIDTH 12

 p2:12, /*[11:0]  */
 hole0:4,
 p3:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph4_tap1_tap0Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph4_tap1_tap0_p0_SHIFT 0
#define vo_vxp_scaler_h_coef_ph4_tap1_tap0_p0_WIDTH 12
#define vo_vxp_scaler_h_coef_ph4_tap1_tap0_p1_SHIFT 16
#define vo_vxp_scaler_h_coef_ph4_tap1_tap0_p1_WIDTH 12

 p0:12, /*[11:0]  */
 hole0:4,
 p1:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph4_tap12Reg {
 struct { uint32_t

 /* sorting 1 */
#define vo_vxp_scaler_h_coef_ph4_tap12_vo_vxp_scaler_h_coef_ph4_tap12_SHIFT 0
#define vo_vxp_scaler_h_coef_ph4_tap12_vo_vxp_scaler_h_coef_ph4_tap12_WIDTH 12

 vo_vxp_scaler_h_coef_ph4_tap12:12, /*[11:0]  */
 hole0:20;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph4_tap11_tap10Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph4_tap11_tap10_p10_SHIFT 0
#define vo_vxp_scaler_h_coef_ph4_tap11_tap10_p10_WIDTH 12
#define vo_vxp_scaler_h_coef_ph4_tap11_tap10_p11_SHIFT 16
#define vo_vxp_scaler_h_coef_ph4_tap11_tap10_p11_WIDTH 12

 p10:12, /*[11:0]  */
 hole0:4,
 p11:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph49_tap9_tap8Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph49_tap9_tap8_p8_SHIFT 0
#define vo_vxp_scaler_h_coef_ph49_tap9_tap8_p8_WIDTH 12
#define vo_vxp_scaler_h_coef_ph49_tap9_tap8_p9_SHIFT 16
#define vo_vxp_scaler_h_coef_ph49_tap9_tap8_p9_WIDTH 12

 p8:12, /*[11:0]  */
 hole0:4,
 p9:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph49_tap7_tap6Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph49_tap7_tap6_p6_SHIFT 0
#define vo_vxp_scaler_h_coef_ph49_tap7_tap6_p6_WIDTH 12
#define vo_vxp_scaler_h_coef_ph49_tap7_tap6_p7_SHIFT 16
#define vo_vxp_scaler_h_coef_ph49_tap7_tap6_p7_WIDTH 12

 p6:12, /*[11:0]  */
 hole0:4,
 p7:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph49_tap5_tap4Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph49_tap5_tap4_p4_SHIFT 0
#define vo_vxp_scaler_h_coef_ph49_tap5_tap4_p4_WIDTH 12
#define vo_vxp_scaler_h_coef_ph49_tap5_tap4_p5_SHIFT 16
#define vo_vxp_scaler_h_coef_ph49_tap5_tap4_p5_WIDTH 12

 p4:12, /*[11:0]  */
 hole0:4,
 p5:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph49_tap3_tap2Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph49_tap3_tap2_p2_SHIFT 0
#define vo_vxp_scaler_h_coef_ph49_tap3_tap2_p2_WIDTH 12
#define vo_vxp_scaler_h_coef_ph49_tap3_tap2_p3_SHIFT 16
#define vo_vxp_scaler_h_coef_ph49_tap3_tap2_p3_WIDTH 12

 p2:12, /*[11:0]  */
 hole0:4,
 p3:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph49_tap1_tap0Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph49_tap1_tap0_p0_SHIFT 0
#define vo_vxp_scaler_h_coef_ph49_tap1_tap0_p0_WIDTH 12
#define vo_vxp_scaler_h_coef_ph49_tap1_tap0_p1_SHIFT 16
#define vo_vxp_scaler_h_coef_ph49_tap1_tap0_p1_WIDTH 12

 p0:12, /*[11:0]  */
 hole0:4,
 p1:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph49_tap12Reg {
 struct { uint32_t

 /* sorting 1 */
#define vo_vxp_scaler_h_coef_ph49_tap12_vo_vxp_scaler_h_coef_ph49_tap12_SHIFT 0
#define vo_vxp_scaler_h_coef_ph49_tap12_vo_vxp_scaler_h_coef_ph49_tap12_WIDTH 12

 vo_vxp_scaler_h_coef_ph49_tap12:12, /*[11:0]  */
 hole0:20;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph49_tap11_tap10Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph49_tap11_tap10_p10_SHIFT 0
#define vo_vxp_scaler_h_coef_ph49_tap11_tap10_p10_WIDTH 12
#define vo_vxp_scaler_h_coef_ph49_tap11_tap10_p11_SHIFT 16
#define vo_vxp_scaler_h_coef_ph49_tap11_tap10_p11_WIDTH 12

 p10:12, /*[11:0]  */
 hole0:4,
 p11:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph48_tap9_tap8Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph48_tap9_tap8_p8_SHIFT 0
#define vo_vxp_scaler_h_coef_ph48_tap9_tap8_p8_WIDTH 12
#define vo_vxp_scaler_h_coef_ph48_tap9_tap8_p9_SHIFT 16
#define vo_vxp_scaler_h_coef_ph48_tap9_tap8_p9_WIDTH 12

 p8:12, /*[11:0]  */
 hole0:4,
 p9:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph48_tap7_tap6Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph48_tap7_tap6_p6_SHIFT 0
#define vo_vxp_scaler_h_coef_ph48_tap7_tap6_p6_WIDTH 12
#define vo_vxp_scaler_h_coef_ph48_tap7_tap6_p7_SHIFT 16
#define vo_vxp_scaler_h_coef_ph48_tap7_tap6_p7_WIDTH 12

 p6:12, /*[11:0]  */
 hole0:4,
 p7:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph48_tap5_tap4Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph48_tap5_tap4_p4_SHIFT 0
#define vo_vxp_scaler_h_coef_ph48_tap5_tap4_p4_WIDTH 12
#define vo_vxp_scaler_h_coef_ph48_tap5_tap4_p5_SHIFT 16
#define vo_vxp_scaler_h_coef_ph48_tap5_tap4_p5_WIDTH 12

 p4:12, /*[11:0]  */
 hole0:4,
 p5:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph48_tap3_tap2Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph48_tap3_tap2_p2_SHIFT 0
#define vo_vxp_scaler_h_coef_ph48_tap3_tap2_p2_WIDTH 12
#define vo_vxp_scaler_h_coef_ph48_tap3_tap2_p3_SHIFT 16
#define vo_vxp_scaler_h_coef_ph48_tap3_tap2_p3_WIDTH 12

 p2:12, /*[11:0]  */
 hole0:4,
 p3:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph48_tap1_tap0Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph48_tap1_tap0_p0_SHIFT 0
#define vo_vxp_scaler_h_coef_ph48_tap1_tap0_p0_WIDTH 12
#define vo_vxp_scaler_h_coef_ph48_tap1_tap0_p1_SHIFT 16
#define vo_vxp_scaler_h_coef_ph48_tap1_tap0_p1_WIDTH 12

 p0:12, /*[11:0]  */
 hole0:4,
 p1:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph48_tap12Reg {
 struct { uint32_t

 /* sorting 1 */
#define vo_vxp_scaler_h_coef_ph48_tap12_vo_vxp_scaler_h_coef_ph48_tap12_SHIFT 0
#define vo_vxp_scaler_h_coef_ph48_tap12_vo_vxp_scaler_h_coef_ph48_tap12_WIDTH 12

 vo_vxp_scaler_h_coef_ph48_tap12:12, /*[11:0]  */
 hole0:20;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph48_tap11_tap10Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph48_tap11_tap10_p10_SHIFT 0
#define vo_vxp_scaler_h_coef_ph48_tap11_tap10_p10_WIDTH 12
#define vo_vxp_scaler_h_coef_ph48_tap11_tap10_p11_SHIFT 16
#define vo_vxp_scaler_h_coef_ph48_tap11_tap10_p11_WIDTH 12

 p10:12, /*[11:0]  */
 hole0:4,
 p11:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph47_tap9_tap8Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph47_tap9_tap8_p8_SHIFT 0
#define vo_vxp_scaler_h_coef_ph47_tap9_tap8_p8_WIDTH 12
#define vo_vxp_scaler_h_coef_ph47_tap9_tap8_p9_SHIFT 16
#define vo_vxp_scaler_h_coef_ph47_tap9_tap8_p9_WIDTH 12

 p8:12, /*[11:0]  */
 hole0:4,
 p9:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph47_tap7_tap6Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph47_tap7_tap6_p6_SHIFT 0
#define vo_vxp_scaler_h_coef_ph47_tap7_tap6_p6_WIDTH 12
#define vo_vxp_scaler_h_coef_ph47_tap7_tap6_p7_SHIFT 16
#define vo_vxp_scaler_h_coef_ph47_tap7_tap6_p7_WIDTH 12

 p6:12, /*[11:0]  */
 hole0:4,
 p7:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph47_tap5_tap4Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph47_tap5_tap4_p4_SHIFT 0
#define vo_vxp_scaler_h_coef_ph47_tap5_tap4_p4_WIDTH 12
#define vo_vxp_scaler_h_coef_ph47_tap5_tap4_p5_SHIFT 16
#define vo_vxp_scaler_h_coef_ph47_tap5_tap4_p5_WIDTH 12

 p4:12, /*[11:0]  */
 hole0:4,
 p5:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph47_tap3_tap2Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph47_tap3_tap2_p2_SHIFT 0
#define vo_vxp_scaler_h_coef_ph47_tap3_tap2_p2_WIDTH 12
#define vo_vxp_scaler_h_coef_ph47_tap3_tap2_p3_SHIFT 16
#define vo_vxp_scaler_h_coef_ph47_tap3_tap2_p3_WIDTH 12

 p2:12, /*[11:0]  */
 hole0:4,
 p3:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph47_tap1_tap0Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph47_tap1_tap0_p0_SHIFT 0
#define vo_vxp_scaler_h_coef_ph47_tap1_tap0_p0_WIDTH 12
#define vo_vxp_scaler_h_coef_ph47_tap1_tap0_p1_SHIFT 16
#define vo_vxp_scaler_h_coef_ph47_tap1_tap0_p1_WIDTH 12

 p0:12, /*[11:0]  */
 hole0:4,
 p1:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph47_tap12Reg {
 struct { uint32_t

 /* sorting 1 */
#define vo_vxp_scaler_h_coef_ph47_tap12_vo_vxp_scaler_h_coef_ph47_tap12_SHIFT 0
#define vo_vxp_scaler_h_coef_ph47_tap12_vo_vxp_scaler_h_coef_ph47_tap12_WIDTH 12

 vo_vxp_scaler_h_coef_ph47_tap12:12, /*[11:0]  */
 hole0:20;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph47_tap11_tap10Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph47_tap11_tap10_p10_SHIFT 0
#define vo_vxp_scaler_h_coef_ph47_tap11_tap10_p10_WIDTH 12
#define vo_vxp_scaler_h_coef_ph47_tap11_tap10_p11_SHIFT 16
#define vo_vxp_scaler_h_coef_ph47_tap11_tap10_p11_WIDTH 12

 p10:12, /*[11:0]  */
 hole0:4,
 p11:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph46_tap9_tap8Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph46_tap9_tap8_p8_SHIFT 0
#define vo_vxp_scaler_h_coef_ph46_tap9_tap8_p8_WIDTH 12
#define vo_vxp_scaler_h_coef_ph46_tap9_tap8_p9_SHIFT 16
#define vo_vxp_scaler_h_coef_ph46_tap9_tap8_p9_WIDTH 12

 p8:12, /*[11:0]  */
 hole0:4,
 p9:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph46_tap7_tap6Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph46_tap7_tap6_p6_SHIFT 0
#define vo_vxp_scaler_h_coef_ph46_tap7_tap6_p6_WIDTH 12
#define vo_vxp_scaler_h_coef_ph46_tap7_tap6_p7_SHIFT 16
#define vo_vxp_scaler_h_coef_ph46_tap7_tap6_p7_WIDTH 12

 p6:12, /*[11:0]  */
 hole0:4,
 p7:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph46_tap5_tap4Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph46_tap5_tap4_p4_SHIFT 0
#define vo_vxp_scaler_h_coef_ph46_tap5_tap4_p4_WIDTH 12
#define vo_vxp_scaler_h_coef_ph46_tap5_tap4_p5_SHIFT 16
#define vo_vxp_scaler_h_coef_ph46_tap5_tap4_p5_WIDTH 12

 p4:12, /*[11:0]  */
 hole0:4,
 p5:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph46_tap3_tap2Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph46_tap3_tap2_p2_SHIFT 0
#define vo_vxp_scaler_h_coef_ph46_tap3_tap2_p2_WIDTH 12
#define vo_vxp_scaler_h_coef_ph46_tap3_tap2_p3_SHIFT 16
#define vo_vxp_scaler_h_coef_ph46_tap3_tap2_p3_WIDTH 12

 p2:12, /*[11:0]  */
 hole0:4,
 p3:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph46_tap1_tap0Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph46_tap1_tap0_p0_SHIFT 0
#define vo_vxp_scaler_h_coef_ph46_tap1_tap0_p0_WIDTH 12
#define vo_vxp_scaler_h_coef_ph46_tap1_tap0_p1_SHIFT 16
#define vo_vxp_scaler_h_coef_ph46_tap1_tap0_p1_WIDTH 12

 p0:12, /*[11:0]  */
 hole0:4,
 p1:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph46_tap12Reg {
 struct { uint32_t

 /* sorting 1 */
#define vo_vxp_scaler_h_coef_ph46_tap12_vo_vxp_scaler_h_coef_ph46_tap12_SHIFT 0
#define vo_vxp_scaler_h_coef_ph46_tap12_vo_vxp_scaler_h_coef_ph46_tap12_WIDTH 12

 vo_vxp_scaler_h_coef_ph46_tap12:12, /*[11:0]  */
 hole0:20;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph46_tap11_tap10Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph46_tap11_tap10_p10_SHIFT 0
#define vo_vxp_scaler_h_coef_ph46_tap11_tap10_p10_WIDTH 12
#define vo_vxp_scaler_h_coef_ph46_tap11_tap10_p11_SHIFT 16
#define vo_vxp_scaler_h_coef_ph46_tap11_tap10_p11_WIDTH 12

 p10:12, /*[11:0]  */
 hole0:4,
 p11:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph45_tap9_tap8Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph45_tap9_tap8_p8_SHIFT 0
#define vo_vxp_scaler_h_coef_ph45_tap9_tap8_p8_WIDTH 12
#define vo_vxp_scaler_h_coef_ph45_tap9_tap8_p9_SHIFT 16
#define vo_vxp_scaler_h_coef_ph45_tap9_tap8_p9_WIDTH 12

 p8:12, /*[11:0]  */
 hole0:4,
 p9:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph45_tap7_tap6Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph45_tap7_tap6_p6_SHIFT 0
#define vo_vxp_scaler_h_coef_ph45_tap7_tap6_p6_WIDTH 12
#define vo_vxp_scaler_h_coef_ph45_tap7_tap6_p7_SHIFT 16
#define vo_vxp_scaler_h_coef_ph45_tap7_tap6_p7_WIDTH 12

 p6:12, /*[11:0]  */
 hole0:4,
 p7:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph45_tap5_tap4Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph45_tap5_tap4_p4_SHIFT 0
#define vo_vxp_scaler_h_coef_ph45_tap5_tap4_p4_WIDTH 12
#define vo_vxp_scaler_h_coef_ph45_tap5_tap4_p5_SHIFT 16
#define vo_vxp_scaler_h_coef_ph45_tap5_tap4_p5_WIDTH 12

 p4:12, /*[11:0]  */
 hole0:4,
 p5:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph45_tap3_tap2Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph45_tap3_tap2_p2_SHIFT 0
#define vo_vxp_scaler_h_coef_ph45_tap3_tap2_p2_WIDTH 12
#define vo_vxp_scaler_h_coef_ph45_tap3_tap2_p3_SHIFT 16
#define vo_vxp_scaler_h_coef_ph45_tap3_tap2_p3_WIDTH 12

 p2:12, /*[11:0]  */
 hole0:4,
 p3:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph45_tap1_tap0Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph45_tap1_tap0_p0_SHIFT 0
#define vo_vxp_scaler_h_coef_ph45_tap1_tap0_p0_WIDTH 12
#define vo_vxp_scaler_h_coef_ph45_tap1_tap0_p1_SHIFT 16
#define vo_vxp_scaler_h_coef_ph45_tap1_tap0_p1_WIDTH 12

 p0:12, /*[11:0]  */
 hole0:4,
 p1:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph45_tap12Reg {
 struct { uint32_t

 /* sorting 1 */
#define vo_vxp_scaler_h_coef_ph45_tap12_vo_vxp_scaler_h_coef_ph45_tap12_SHIFT 0
#define vo_vxp_scaler_h_coef_ph45_tap12_vo_vxp_scaler_h_coef_ph45_tap12_WIDTH 12

 vo_vxp_scaler_h_coef_ph45_tap12:12, /*[11:0]  */
 hole0:20;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph45_tap11_tap10Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph45_tap11_tap10_p10_SHIFT 0
#define vo_vxp_scaler_h_coef_ph45_tap11_tap10_p10_WIDTH 12
#define vo_vxp_scaler_h_coef_ph45_tap11_tap10_p11_SHIFT 16
#define vo_vxp_scaler_h_coef_ph45_tap11_tap10_p11_WIDTH 12

 p10:12, /*[11:0]  */
 hole0:4,
 p11:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph44_tap9_tap8Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph44_tap9_tap8_p8_SHIFT 0
#define vo_vxp_scaler_h_coef_ph44_tap9_tap8_p8_WIDTH 12
#define vo_vxp_scaler_h_coef_ph44_tap9_tap8_p9_SHIFT 16
#define vo_vxp_scaler_h_coef_ph44_tap9_tap8_p9_WIDTH 12

 p8:12, /*[11:0]  */
 hole0:4,
 p9:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph44_tap7_tap6Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph44_tap7_tap6_p6_SHIFT 0
#define vo_vxp_scaler_h_coef_ph44_tap7_tap6_p6_WIDTH 12
#define vo_vxp_scaler_h_coef_ph44_tap7_tap6_p7_SHIFT 16
#define vo_vxp_scaler_h_coef_ph44_tap7_tap6_p7_WIDTH 12

 p6:12, /*[11:0]  */
 hole0:4,
 p7:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph44_tap5_tap4Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph44_tap5_tap4_p4_SHIFT 0
#define vo_vxp_scaler_h_coef_ph44_tap5_tap4_p4_WIDTH 12
#define vo_vxp_scaler_h_coef_ph44_tap5_tap4_p5_SHIFT 16
#define vo_vxp_scaler_h_coef_ph44_tap5_tap4_p5_WIDTH 12

 p4:12, /*[11:0]  */
 hole0:4,
 p5:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph44_tap3_tap2Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph44_tap3_tap2_p2_SHIFT 0
#define vo_vxp_scaler_h_coef_ph44_tap3_tap2_p2_WIDTH 12
#define vo_vxp_scaler_h_coef_ph44_tap3_tap2_p3_SHIFT 16
#define vo_vxp_scaler_h_coef_ph44_tap3_tap2_p3_WIDTH 12

 p2:12, /*[11:0]  */
 hole0:4,
 p3:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph44_tap1_tap0Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph44_tap1_tap0_p0_SHIFT 0
#define vo_vxp_scaler_h_coef_ph44_tap1_tap0_p0_WIDTH 12
#define vo_vxp_scaler_h_coef_ph44_tap1_tap0_p1_SHIFT 16
#define vo_vxp_scaler_h_coef_ph44_tap1_tap0_p1_WIDTH 12

 p0:12, /*[11:0]  */
 hole0:4,
 p1:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph44_tap12Reg {
 struct { uint32_t

 /* sorting 1 */
#define vo_vxp_scaler_h_coef_ph44_tap12_vo_vxp_scaler_h_coef_ph44_tap12_SHIFT 0
#define vo_vxp_scaler_h_coef_ph44_tap12_vo_vxp_scaler_h_coef_ph44_tap12_WIDTH 12

 vo_vxp_scaler_h_coef_ph44_tap12:12, /*[11:0]  */
 hole0:20;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph44_tap11_tap10Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph44_tap11_tap10_p10_SHIFT 0
#define vo_vxp_scaler_h_coef_ph44_tap11_tap10_p10_WIDTH 12
#define vo_vxp_scaler_h_coef_ph44_tap11_tap10_p11_SHIFT 16
#define vo_vxp_scaler_h_coef_ph44_tap11_tap10_p11_WIDTH 12

 p10:12, /*[11:0]  */
 hole0:4,
 p11:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph43_tap9_tap8Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph43_tap9_tap8_p8_SHIFT 0
#define vo_vxp_scaler_h_coef_ph43_tap9_tap8_p8_WIDTH 12
#define vo_vxp_scaler_h_coef_ph43_tap9_tap8_p9_SHIFT 16
#define vo_vxp_scaler_h_coef_ph43_tap9_tap8_p9_WIDTH 12

 p8:12, /*[11:0]  */
 hole0:4,
 p9:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph43_tap7_tap6Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph43_tap7_tap6_p6_SHIFT 0
#define vo_vxp_scaler_h_coef_ph43_tap7_tap6_p6_WIDTH 12
#define vo_vxp_scaler_h_coef_ph43_tap7_tap6_p7_SHIFT 16
#define vo_vxp_scaler_h_coef_ph43_tap7_tap6_p7_WIDTH 12

 p6:12, /*[11:0]  */
 hole0:4,
 p7:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph43_tap5_tap4Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph43_tap5_tap4_p4_SHIFT 0
#define vo_vxp_scaler_h_coef_ph43_tap5_tap4_p4_WIDTH 12
#define vo_vxp_scaler_h_coef_ph43_tap5_tap4_p5_SHIFT 16
#define vo_vxp_scaler_h_coef_ph43_tap5_tap4_p5_WIDTH 12

 p4:12, /*[11:0]  */
 hole0:4,
 p5:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph43_tap3_tap2Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph43_tap3_tap2_p2_SHIFT 0
#define vo_vxp_scaler_h_coef_ph43_tap3_tap2_p2_WIDTH 12
#define vo_vxp_scaler_h_coef_ph43_tap3_tap2_p3_SHIFT 16
#define vo_vxp_scaler_h_coef_ph43_tap3_tap2_p3_WIDTH 12

 p2:12, /*[11:0]  */
 hole0:4,
 p3:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph43_tap1_tap0Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph43_tap1_tap0_p0_SHIFT 0
#define vo_vxp_scaler_h_coef_ph43_tap1_tap0_p0_WIDTH 12
#define vo_vxp_scaler_h_coef_ph43_tap1_tap0_p1_SHIFT 16
#define vo_vxp_scaler_h_coef_ph43_tap1_tap0_p1_WIDTH 12

 p0:12, /*[11:0]  */
 hole0:4,
 p1:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph43_tap12Reg {
 struct { uint32_t

 /* sorting 1 */
#define vo_vxp_scaler_h_coef_ph43_tap12_vo_vxp_scaler_h_coef_ph43_tap12_SHIFT 0
#define vo_vxp_scaler_h_coef_ph43_tap12_vo_vxp_scaler_h_coef_ph43_tap12_WIDTH 12

 vo_vxp_scaler_h_coef_ph43_tap12:12, /*[11:0]  */
 hole0:20;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph43_tap11_tap10Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph43_tap11_tap10_p10_SHIFT 0
#define vo_vxp_scaler_h_coef_ph43_tap11_tap10_p10_WIDTH 12
#define vo_vxp_scaler_h_coef_ph43_tap11_tap10_p11_SHIFT 16
#define vo_vxp_scaler_h_coef_ph43_tap11_tap10_p11_WIDTH 12

 p10:12, /*[11:0]  */
 hole0:4,
 p11:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph42_tap9_tap8Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph42_tap9_tap8_p8_SHIFT 0
#define vo_vxp_scaler_h_coef_ph42_tap9_tap8_p8_WIDTH 12
#define vo_vxp_scaler_h_coef_ph42_tap9_tap8_p9_SHIFT 16
#define vo_vxp_scaler_h_coef_ph42_tap9_tap8_p9_WIDTH 12

 p8:12, /*[11:0]  */
 hole0:4,
 p9:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph42_tap7_tap6Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph42_tap7_tap6_p6_SHIFT 0
#define vo_vxp_scaler_h_coef_ph42_tap7_tap6_p6_WIDTH 12
#define vo_vxp_scaler_h_coef_ph42_tap7_tap6_p7_SHIFT 16
#define vo_vxp_scaler_h_coef_ph42_tap7_tap6_p7_WIDTH 12

 p6:12, /*[11:0]  */
 hole0:4,
 p7:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph42_tap5_tap4Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph42_tap5_tap4_p4_SHIFT 0
#define vo_vxp_scaler_h_coef_ph42_tap5_tap4_p4_WIDTH 12
#define vo_vxp_scaler_h_coef_ph42_tap5_tap4_p5_SHIFT 16
#define vo_vxp_scaler_h_coef_ph42_tap5_tap4_p5_WIDTH 12

 p4:12, /*[11:0]  */
 hole0:4,
 p5:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph42_tap3_tap2Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph42_tap3_tap2_p2_SHIFT 0
#define vo_vxp_scaler_h_coef_ph42_tap3_tap2_p2_WIDTH 12
#define vo_vxp_scaler_h_coef_ph42_tap3_tap2_p3_SHIFT 16
#define vo_vxp_scaler_h_coef_ph42_tap3_tap2_p3_WIDTH 12

 p2:12, /*[11:0]  */
 hole0:4,
 p3:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph42_tap1_tap0Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph42_tap1_tap0_p0_SHIFT 0
#define vo_vxp_scaler_h_coef_ph42_tap1_tap0_p0_WIDTH 12
#define vo_vxp_scaler_h_coef_ph42_tap1_tap0_p1_SHIFT 16
#define vo_vxp_scaler_h_coef_ph42_tap1_tap0_p1_WIDTH 12

 p0:12, /*[11:0]  */
 hole0:4,
 p1:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph42_tap12Reg {
 struct { uint32_t

 /* sorting 1 */
#define vo_vxp_scaler_h_coef_ph42_tap12_vo_vxp_scaler_h_coef_ph42_tap12_SHIFT 0
#define vo_vxp_scaler_h_coef_ph42_tap12_vo_vxp_scaler_h_coef_ph42_tap12_WIDTH 12

 vo_vxp_scaler_h_coef_ph42_tap12:12, /*[11:0]  */
 hole0:20;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph42_tap11_tap10Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph42_tap11_tap10_p10_SHIFT 0
#define vo_vxp_scaler_h_coef_ph42_tap11_tap10_p10_WIDTH 12
#define vo_vxp_scaler_h_coef_ph42_tap11_tap10_p11_SHIFT 16
#define vo_vxp_scaler_h_coef_ph42_tap11_tap10_p11_WIDTH 12

 p10:12, /*[11:0]  */
 hole0:4,
 p11:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph41_tap9_tap8Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph41_tap9_tap8_p8_SHIFT 0
#define vo_vxp_scaler_h_coef_ph41_tap9_tap8_p8_WIDTH 12
#define vo_vxp_scaler_h_coef_ph41_tap9_tap8_p9_SHIFT 16
#define vo_vxp_scaler_h_coef_ph41_tap9_tap8_p9_WIDTH 12

 p8:12, /*[11:0]  */
 hole0:4,
 p9:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph41_tap7_tap6Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph41_tap7_tap6_p6_SHIFT 0
#define vo_vxp_scaler_h_coef_ph41_tap7_tap6_p6_WIDTH 12
#define vo_vxp_scaler_h_coef_ph41_tap7_tap6_p7_SHIFT 16
#define vo_vxp_scaler_h_coef_ph41_tap7_tap6_p7_WIDTH 12

 p6:12, /*[11:0]  */
 hole0:4,
 p7:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph41_tap5_tap4Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph41_tap5_tap4_p4_SHIFT 0
#define vo_vxp_scaler_h_coef_ph41_tap5_tap4_p4_WIDTH 12
#define vo_vxp_scaler_h_coef_ph41_tap5_tap4_p5_SHIFT 16
#define vo_vxp_scaler_h_coef_ph41_tap5_tap4_p5_WIDTH 12

 p4:12, /*[11:0]  */
 hole0:4,
 p5:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph41_tap3_tap2Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph41_tap3_tap2_p2_SHIFT 0
#define vo_vxp_scaler_h_coef_ph41_tap3_tap2_p2_WIDTH 12
#define vo_vxp_scaler_h_coef_ph41_tap3_tap2_p3_SHIFT 16
#define vo_vxp_scaler_h_coef_ph41_tap3_tap2_p3_WIDTH 12

 p2:12, /*[11:0]  */
 hole0:4,
 p3:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph41_tap1_tap0Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph41_tap1_tap0_p0_SHIFT 0
#define vo_vxp_scaler_h_coef_ph41_tap1_tap0_p0_WIDTH 12
#define vo_vxp_scaler_h_coef_ph41_tap1_tap0_p1_SHIFT 16
#define vo_vxp_scaler_h_coef_ph41_tap1_tap0_p1_WIDTH 12

 p0:12, /*[11:0]  */
 hole0:4,
 p1:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph41_tap12Reg {
 struct { uint32_t

 /* sorting 1 */
#define vo_vxp_scaler_h_coef_ph41_tap12_vo_vxp_scaler_h_coef_ph41_tap12_SHIFT 0
#define vo_vxp_scaler_h_coef_ph41_tap12_vo_vxp_scaler_h_coef_ph41_tap12_WIDTH 12

 vo_vxp_scaler_h_coef_ph41_tap12:12, /*[11:0]  */
 hole0:20;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph41_tap11_tap10Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph41_tap11_tap10_p10_SHIFT 0
#define vo_vxp_scaler_h_coef_ph41_tap11_tap10_p10_WIDTH 12
#define vo_vxp_scaler_h_coef_ph41_tap11_tap10_p11_SHIFT 16
#define vo_vxp_scaler_h_coef_ph41_tap11_tap10_p11_WIDTH 12

 p10:12, /*[11:0]  */
 hole0:4,
 p11:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph40_tap9_tap8Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph40_tap9_tap8_p8_SHIFT 0
#define vo_vxp_scaler_h_coef_ph40_tap9_tap8_p8_WIDTH 12
#define vo_vxp_scaler_h_coef_ph40_tap9_tap8_p9_SHIFT 16
#define vo_vxp_scaler_h_coef_ph40_tap9_tap8_p9_WIDTH 12

 p8:12, /*[11:0]  */
 hole0:4,
 p9:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph40_tap7_tap6Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph40_tap7_tap6_p6_SHIFT 0
#define vo_vxp_scaler_h_coef_ph40_tap7_tap6_p6_WIDTH 12
#define vo_vxp_scaler_h_coef_ph40_tap7_tap6_p7_SHIFT 16
#define vo_vxp_scaler_h_coef_ph40_tap7_tap6_p7_WIDTH 12

 p6:12, /*[11:0]  */
 hole0:4,
 p7:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph40_tap5_tap4Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph40_tap5_tap4_p4_SHIFT 0
#define vo_vxp_scaler_h_coef_ph40_tap5_tap4_p4_WIDTH 12
#define vo_vxp_scaler_h_coef_ph40_tap5_tap4_p5_SHIFT 16
#define vo_vxp_scaler_h_coef_ph40_tap5_tap4_p5_WIDTH 12

 p4:12, /*[11:0]  */
 hole0:4,
 p5:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph40_tap3_tap2Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph40_tap3_tap2_p2_SHIFT 0
#define vo_vxp_scaler_h_coef_ph40_tap3_tap2_p2_WIDTH 12
#define vo_vxp_scaler_h_coef_ph40_tap3_tap2_p3_SHIFT 16
#define vo_vxp_scaler_h_coef_ph40_tap3_tap2_p3_WIDTH 12

 p2:12, /*[11:0]  */
 hole0:4,
 p3:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph40_tap1_tap0Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph40_tap1_tap0_p0_SHIFT 0
#define vo_vxp_scaler_h_coef_ph40_tap1_tap0_p0_WIDTH 12
#define vo_vxp_scaler_h_coef_ph40_tap1_tap0_p1_SHIFT 16
#define vo_vxp_scaler_h_coef_ph40_tap1_tap0_p1_WIDTH 12

 p0:12, /*[11:0]  */
 hole0:4,
 p1:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph40_tap12Reg {
 struct { uint32_t

 /* sorting 1 */
#define vo_vxp_scaler_h_coef_ph40_tap12_vo_vxp_scaler_h_coef_ph40_tap12_SHIFT 0
#define vo_vxp_scaler_h_coef_ph40_tap12_vo_vxp_scaler_h_coef_ph40_tap12_WIDTH 12

 vo_vxp_scaler_h_coef_ph40_tap12:12, /*[11:0]  */
 hole0:20;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph40_tap11_tap10Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph40_tap11_tap10_p10_SHIFT 0
#define vo_vxp_scaler_h_coef_ph40_tap11_tap10_p10_WIDTH 12
#define vo_vxp_scaler_h_coef_ph40_tap11_tap10_p11_SHIFT 16
#define vo_vxp_scaler_h_coef_ph40_tap11_tap10_p11_WIDTH 12

 p10:12, /*[11:0]  */
 hole0:4,
 p11:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph3_tap9_tap8Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph3_tap9_tap8_p8_SHIFT 0
#define vo_vxp_scaler_h_coef_ph3_tap9_tap8_p8_WIDTH 12
#define vo_vxp_scaler_h_coef_ph3_tap9_tap8_p9_SHIFT 16
#define vo_vxp_scaler_h_coef_ph3_tap9_tap8_p9_WIDTH 12

 p8:12, /*[11:0]  */
 hole0:4,
 p9:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph3_tap7_tap6Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph3_tap7_tap6_p6_SHIFT 0
#define vo_vxp_scaler_h_coef_ph3_tap7_tap6_p6_WIDTH 12
#define vo_vxp_scaler_h_coef_ph3_tap7_tap6_p7_SHIFT 16
#define vo_vxp_scaler_h_coef_ph3_tap7_tap6_p7_WIDTH 12

 p6:12, /*[11:0]  */
 hole0:4,
 p7:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph3_tap5_tap4Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph3_tap5_tap4_p4_SHIFT 0
#define vo_vxp_scaler_h_coef_ph3_tap5_tap4_p4_WIDTH 12
#define vo_vxp_scaler_h_coef_ph3_tap5_tap4_p5_SHIFT 16
#define vo_vxp_scaler_h_coef_ph3_tap5_tap4_p5_WIDTH 12

 p4:12, /*[11:0]  */
 hole0:4,
 p5:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph3_tap3_tap2Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph3_tap3_tap2_p2_SHIFT 0
#define vo_vxp_scaler_h_coef_ph3_tap3_tap2_p2_WIDTH 12
#define vo_vxp_scaler_h_coef_ph3_tap3_tap2_p3_SHIFT 16
#define vo_vxp_scaler_h_coef_ph3_tap3_tap2_p3_WIDTH 12

 p2:12, /*[11:0]  */
 hole0:4,
 p3:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph3_tap1_tap0Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph3_tap1_tap0_p0_SHIFT 0
#define vo_vxp_scaler_h_coef_ph3_tap1_tap0_p0_WIDTH 12
#define vo_vxp_scaler_h_coef_ph3_tap1_tap0_p1_SHIFT 16
#define vo_vxp_scaler_h_coef_ph3_tap1_tap0_p1_WIDTH 12

 p0:12, /*[11:0]  */
 hole0:4,
 p1:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph3_tap12Reg {
 struct { uint32_t

 /* sorting 1 */
#define vo_vxp_scaler_h_coef_ph3_tap12_vo_vxp_scaler_h_coef_ph3_tap12_SHIFT 0
#define vo_vxp_scaler_h_coef_ph3_tap12_vo_vxp_scaler_h_coef_ph3_tap12_WIDTH 12

 vo_vxp_scaler_h_coef_ph3_tap12:12, /*[11:0]  */
 hole0:20;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph3_tap11_tap10Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph3_tap11_tap10_p10_SHIFT 0
#define vo_vxp_scaler_h_coef_ph3_tap11_tap10_p10_WIDTH 12
#define vo_vxp_scaler_h_coef_ph3_tap11_tap10_p11_SHIFT 16
#define vo_vxp_scaler_h_coef_ph3_tap11_tap10_p11_WIDTH 12

 p10:12, /*[11:0]  */
 hole0:4,
 p11:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph39_tap9_tap8Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph39_tap9_tap8_p8_SHIFT 0
#define vo_vxp_scaler_h_coef_ph39_tap9_tap8_p8_WIDTH 12
#define vo_vxp_scaler_h_coef_ph39_tap9_tap8_p9_SHIFT 16
#define vo_vxp_scaler_h_coef_ph39_tap9_tap8_p9_WIDTH 12

 p8:12, /*[11:0]  */
 hole0:4,
 p9:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph39_tap7_tap6Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph39_tap7_tap6_p6_SHIFT 0
#define vo_vxp_scaler_h_coef_ph39_tap7_tap6_p6_WIDTH 12
#define vo_vxp_scaler_h_coef_ph39_tap7_tap6_p7_SHIFT 16
#define vo_vxp_scaler_h_coef_ph39_tap7_tap6_p7_WIDTH 12

 p6:12, /*[11:0]  */
 hole0:4,
 p7:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph39_tap5_tap4Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph39_tap5_tap4_p4_SHIFT 0
#define vo_vxp_scaler_h_coef_ph39_tap5_tap4_p4_WIDTH 12
#define vo_vxp_scaler_h_coef_ph39_tap5_tap4_p5_SHIFT 16
#define vo_vxp_scaler_h_coef_ph39_tap5_tap4_p5_WIDTH 12

 p4:12, /*[11:0]  */
 hole0:4,
 p5:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph39_tap3_tap2Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph39_tap3_tap2_p2_SHIFT 0
#define vo_vxp_scaler_h_coef_ph39_tap3_tap2_p2_WIDTH 12
#define vo_vxp_scaler_h_coef_ph39_tap3_tap2_p3_SHIFT 16
#define vo_vxp_scaler_h_coef_ph39_tap3_tap2_p3_WIDTH 12

 p2:12, /*[11:0]  */
 hole0:4,
 p3:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph39_tap1_tap0Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph39_tap1_tap0_p0_SHIFT 0
#define vo_vxp_scaler_h_coef_ph39_tap1_tap0_p0_WIDTH 12
#define vo_vxp_scaler_h_coef_ph39_tap1_tap0_p1_SHIFT 16
#define vo_vxp_scaler_h_coef_ph39_tap1_tap0_p1_WIDTH 12

 p0:12, /*[11:0]  */
 hole0:4,
 p1:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph39_tap12Reg {
 struct { uint32_t

 /* sorting 1 */
#define vo_vxp_scaler_h_coef_ph39_tap12_vo_vxp_scaler_h_coef_ph39_tap12_SHIFT 0
#define vo_vxp_scaler_h_coef_ph39_tap12_vo_vxp_scaler_h_coef_ph39_tap12_WIDTH 12

 vo_vxp_scaler_h_coef_ph39_tap12:12, /*[11:0]  */
 hole0:20;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph39_tap11_tap10Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph39_tap11_tap10_p10_SHIFT 0
#define vo_vxp_scaler_h_coef_ph39_tap11_tap10_p10_WIDTH 12
#define vo_vxp_scaler_h_coef_ph39_tap11_tap10_p11_SHIFT 16
#define vo_vxp_scaler_h_coef_ph39_tap11_tap10_p11_WIDTH 12

 p10:12, /*[11:0]  */
 hole0:4,
 p11:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph38_tap9_tap8Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph38_tap9_tap8_p8_SHIFT 0
#define vo_vxp_scaler_h_coef_ph38_tap9_tap8_p8_WIDTH 12
#define vo_vxp_scaler_h_coef_ph38_tap9_tap8_p9_SHIFT 16
#define vo_vxp_scaler_h_coef_ph38_tap9_tap8_p9_WIDTH 12

 p8:12, /*[11:0]  */
 hole0:4,
 p9:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph38_tap7_tap6Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph38_tap7_tap6_p6_SHIFT 0
#define vo_vxp_scaler_h_coef_ph38_tap7_tap6_p6_WIDTH 12
#define vo_vxp_scaler_h_coef_ph38_tap7_tap6_p7_SHIFT 16
#define vo_vxp_scaler_h_coef_ph38_tap7_tap6_p7_WIDTH 12

 p6:12, /*[11:0]  */
 hole0:4,
 p7:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph38_tap5_tap4Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph38_tap5_tap4_p4_SHIFT 0
#define vo_vxp_scaler_h_coef_ph38_tap5_tap4_p4_WIDTH 12
#define vo_vxp_scaler_h_coef_ph38_tap5_tap4_p5_SHIFT 16
#define vo_vxp_scaler_h_coef_ph38_tap5_tap4_p5_WIDTH 12

 p4:12, /*[11:0]  */
 hole0:4,
 p5:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph38_tap3_tap2Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph38_tap3_tap2_p2_SHIFT 0
#define vo_vxp_scaler_h_coef_ph38_tap3_tap2_p2_WIDTH 12
#define vo_vxp_scaler_h_coef_ph38_tap3_tap2_p3_SHIFT 16
#define vo_vxp_scaler_h_coef_ph38_tap3_tap2_p3_WIDTH 12

 p2:12, /*[11:0]  */
 hole0:4,
 p3:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph38_tap1_tap0Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph38_tap1_tap0_p0_SHIFT 0
#define vo_vxp_scaler_h_coef_ph38_tap1_tap0_p0_WIDTH 12
#define vo_vxp_scaler_h_coef_ph38_tap1_tap0_p1_SHIFT 16
#define vo_vxp_scaler_h_coef_ph38_tap1_tap0_p1_WIDTH 12

 p0:12, /*[11:0]  */
 hole0:4,
 p1:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph38_tap12Reg {
 struct { uint32_t

 /* sorting 1 */
#define vo_vxp_scaler_h_coef_ph38_tap12_vo_vxp_scaler_h_coef_ph38_tap12_SHIFT 0
#define vo_vxp_scaler_h_coef_ph38_tap12_vo_vxp_scaler_h_coef_ph38_tap12_WIDTH 12

 vo_vxp_scaler_h_coef_ph38_tap12:12, /*[11:0]  */
 hole0:20;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph38_tap11_tap10Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph38_tap11_tap10_p10_SHIFT 0
#define vo_vxp_scaler_h_coef_ph38_tap11_tap10_p10_WIDTH 12
#define vo_vxp_scaler_h_coef_ph38_tap11_tap10_p11_SHIFT 16
#define vo_vxp_scaler_h_coef_ph38_tap11_tap10_p11_WIDTH 12

 p10:12, /*[11:0]  */
 hole0:4,
 p11:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph37_tap9_tap8Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph37_tap9_tap8_p8_SHIFT 0
#define vo_vxp_scaler_h_coef_ph37_tap9_tap8_p8_WIDTH 12
#define vo_vxp_scaler_h_coef_ph37_tap9_tap8_p9_SHIFT 16
#define vo_vxp_scaler_h_coef_ph37_tap9_tap8_p9_WIDTH 12

 p8:12, /*[11:0]  */
 hole0:4,
 p9:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph37_tap7_tap6Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph37_tap7_tap6_p6_SHIFT 0
#define vo_vxp_scaler_h_coef_ph37_tap7_tap6_p6_WIDTH 12
#define vo_vxp_scaler_h_coef_ph37_tap7_tap6_p7_SHIFT 16
#define vo_vxp_scaler_h_coef_ph37_tap7_tap6_p7_WIDTH 12

 p6:12, /*[11:0]  */
 hole0:4,
 p7:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph37_tap5_tap4Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph37_tap5_tap4_p4_SHIFT 0
#define vo_vxp_scaler_h_coef_ph37_tap5_tap4_p4_WIDTH 12
#define vo_vxp_scaler_h_coef_ph37_tap5_tap4_p5_SHIFT 16
#define vo_vxp_scaler_h_coef_ph37_tap5_tap4_p5_WIDTH 12

 p4:12, /*[11:0]  */
 hole0:4,
 p5:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph37_tap3_tap2Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph37_tap3_tap2_p2_SHIFT 0
#define vo_vxp_scaler_h_coef_ph37_tap3_tap2_p2_WIDTH 12
#define vo_vxp_scaler_h_coef_ph37_tap3_tap2_p3_SHIFT 16
#define vo_vxp_scaler_h_coef_ph37_tap3_tap2_p3_WIDTH 12

 p2:12, /*[11:0]  */
 hole0:4,
 p3:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph37_tap1_tap0Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph37_tap1_tap0_p0_SHIFT 0
#define vo_vxp_scaler_h_coef_ph37_tap1_tap0_p0_WIDTH 12
#define vo_vxp_scaler_h_coef_ph37_tap1_tap0_p1_SHIFT 16
#define vo_vxp_scaler_h_coef_ph37_tap1_tap0_p1_WIDTH 12

 p0:12, /*[11:0]  */
 hole0:4,
 p1:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph37_tap12Reg {
 struct { uint32_t

 /* sorting 1 */
#define vo_vxp_scaler_h_coef_ph37_tap12_vo_vxp_scaler_h_coef_ph37_tap12_SHIFT 0
#define vo_vxp_scaler_h_coef_ph37_tap12_vo_vxp_scaler_h_coef_ph37_tap12_WIDTH 12

 vo_vxp_scaler_h_coef_ph37_tap12:12, /*[11:0]  */
 hole0:20;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph37_tap11_tap10Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph37_tap11_tap10_p10_SHIFT 0
#define vo_vxp_scaler_h_coef_ph37_tap11_tap10_p10_WIDTH 12
#define vo_vxp_scaler_h_coef_ph37_tap11_tap10_p11_SHIFT 16
#define vo_vxp_scaler_h_coef_ph37_tap11_tap10_p11_WIDTH 12

 p10:12, /*[11:0]  */
 hole0:4,
 p11:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph36_tap9_tap8Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph36_tap9_tap8_p8_SHIFT 0
#define vo_vxp_scaler_h_coef_ph36_tap9_tap8_p8_WIDTH 12
#define vo_vxp_scaler_h_coef_ph36_tap9_tap8_p9_SHIFT 16
#define vo_vxp_scaler_h_coef_ph36_tap9_tap8_p9_WIDTH 12

 p8:12, /*[11:0]  */
 hole0:4,
 p9:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph36_tap7_tap6Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph36_tap7_tap6_p6_SHIFT 0
#define vo_vxp_scaler_h_coef_ph36_tap7_tap6_p6_WIDTH 12
#define vo_vxp_scaler_h_coef_ph36_tap7_tap6_p7_SHIFT 16
#define vo_vxp_scaler_h_coef_ph36_tap7_tap6_p7_WIDTH 12

 p6:12, /*[11:0]  */
 hole0:4,
 p7:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph36_tap5_tap4Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph36_tap5_tap4_p4_SHIFT 0
#define vo_vxp_scaler_h_coef_ph36_tap5_tap4_p4_WIDTH 12
#define vo_vxp_scaler_h_coef_ph36_tap5_tap4_p5_SHIFT 16
#define vo_vxp_scaler_h_coef_ph36_tap5_tap4_p5_WIDTH 12

 p4:12, /*[11:0]  */
 hole0:4,
 p5:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph36_tap3_tap2Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph36_tap3_tap2_p2_SHIFT 0
#define vo_vxp_scaler_h_coef_ph36_tap3_tap2_p2_WIDTH 12
#define vo_vxp_scaler_h_coef_ph36_tap3_tap2_p3_SHIFT 16
#define vo_vxp_scaler_h_coef_ph36_tap3_tap2_p3_WIDTH 12

 p2:12, /*[11:0]  */
 hole0:4,
 p3:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph36_tap1_tap0Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph36_tap1_tap0_p0_SHIFT 0
#define vo_vxp_scaler_h_coef_ph36_tap1_tap0_p0_WIDTH 12
#define vo_vxp_scaler_h_coef_ph36_tap1_tap0_p1_SHIFT 16
#define vo_vxp_scaler_h_coef_ph36_tap1_tap0_p1_WIDTH 12

 p0:12, /*[11:0]  */
 hole0:4,
 p1:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph36_tap12Reg {
 struct { uint32_t

 /* sorting 1 */
#define vo_vxp_scaler_h_coef_ph36_tap12_vo_vxp_scaler_h_coef_ph36_tap12_SHIFT 0
#define vo_vxp_scaler_h_coef_ph36_tap12_vo_vxp_scaler_h_coef_ph36_tap12_WIDTH 12

 vo_vxp_scaler_h_coef_ph36_tap12:12, /*[11:0]  */
 hole0:20;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph36_tap11_tap10Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph36_tap11_tap10_p10_SHIFT 0
#define vo_vxp_scaler_h_coef_ph36_tap11_tap10_p10_WIDTH 12
#define vo_vxp_scaler_h_coef_ph36_tap11_tap10_p11_SHIFT 16
#define vo_vxp_scaler_h_coef_ph36_tap11_tap10_p11_WIDTH 12

 p10:12, /*[11:0]  */
 hole0:4,
 p11:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph35_tap9_tap8Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph35_tap9_tap8_p8_SHIFT 0
#define vo_vxp_scaler_h_coef_ph35_tap9_tap8_p8_WIDTH 12
#define vo_vxp_scaler_h_coef_ph35_tap9_tap8_p9_SHIFT 16
#define vo_vxp_scaler_h_coef_ph35_tap9_tap8_p9_WIDTH 12

 p8:12, /*[11:0]  */
 hole0:4,
 p9:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph35_tap7_tap6Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph35_tap7_tap6_p6_SHIFT 0
#define vo_vxp_scaler_h_coef_ph35_tap7_tap6_p6_WIDTH 12
#define vo_vxp_scaler_h_coef_ph35_tap7_tap6_p7_SHIFT 16
#define vo_vxp_scaler_h_coef_ph35_tap7_tap6_p7_WIDTH 12

 p6:12, /*[11:0]  */
 hole0:4,
 p7:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph35_tap5_tap4Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph35_tap5_tap4_p4_SHIFT 0
#define vo_vxp_scaler_h_coef_ph35_tap5_tap4_p4_WIDTH 12
#define vo_vxp_scaler_h_coef_ph35_tap5_tap4_p5_SHIFT 16
#define vo_vxp_scaler_h_coef_ph35_tap5_tap4_p5_WIDTH 12

 p4:12, /*[11:0]  */
 hole0:4,
 p5:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph35_tap3_tap2Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph35_tap3_tap2_p2_SHIFT 0
#define vo_vxp_scaler_h_coef_ph35_tap3_tap2_p2_WIDTH 12
#define vo_vxp_scaler_h_coef_ph35_tap3_tap2_p3_SHIFT 16
#define vo_vxp_scaler_h_coef_ph35_tap3_tap2_p3_WIDTH 12

 p2:12, /*[11:0]  */
 hole0:4,
 p3:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph35_tap1_tap0Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph35_tap1_tap0_p0_SHIFT 0
#define vo_vxp_scaler_h_coef_ph35_tap1_tap0_p0_WIDTH 12
#define vo_vxp_scaler_h_coef_ph35_tap1_tap0_p1_SHIFT 16
#define vo_vxp_scaler_h_coef_ph35_tap1_tap0_p1_WIDTH 12

 p0:12, /*[11:0]  */
 hole0:4,
 p1:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph35_tap12Reg {
 struct { uint32_t

 /* sorting 1 */
#define vo_vxp_scaler_h_coef_ph35_tap12_vo_vxp_scaler_h_coef_ph35_tap12_SHIFT 0
#define vo_vxp_scaler_h_coef_ph35_tap12_vo_vxp_scaler_h_coef_ph35_tap12_WIDTH 12

 vo_vxp_scaler_h_coef_ph35_tap12:12, /*[11:0]  */
 hole0:20;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph35_tap11_tap10Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph35_tap11_tap10_p10_SHIFT 0
#define vo_vxp_scaler_h_coef_ph35_tap11_tap10_p10_WIDTH 12
#define vo_vxp_scaler_h_coef_ph35_tap11_tap10_p11_SHIFT 16
#define vo_vxp_scaler_h_coef_ph35_tap11_tap10_p11_WIDTH 12

 p10:12, /*[11:0]  */
 hole0:4,
 p11:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph34_tap9_tap8Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph34_tap9_tap8_p8_SHIFT 0
#define vo_vxp_scaler_h_coef_ph34_tap9_tap8_p8_WIDTH 12
#define vo_vxp_scaler_h_coef_ph34_tap9_tap8_p9_SHIFT 16
#define vo_vxp_scaler_h_coef_ph34_tap9_tap8_p9_WIDTH 12

 p8:12, /*[11:0]  */
 hole0:4,
 p9:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph34_tap7_tap6Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph34_tap7_tap6_p6_SHIFT 0
#define vo_vxp_scaler_h_coef_ph34_tap7_tap6_p6_WIDTH 12
#define vo_vxp_scaler_h_coef_ph34_tap7_tap6_p7_SHIFT 16
#define vo_vxp_scaler_h_coef_ph34_tap7_tap6_p7_WIDTH 12

 p6:12, /*[11:0]  */
 hole0:4,
 p7:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph34_tap5_tap4Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph34_tap5_tap4_p4_SHIFT 0
#define vo_vxp_scaler_h_coef_ph34_tap5_tap4_p4_WIDTH 12
#define vo_vxp_scaler_h_coef_ph34_tap5_tap4_p5_SHIFT 16
#define vo_vxp_scaler_h_coef_ph34_tap5_tap4_p5_WIDTH 12

 p4:12, /*[11:0]  */
 hole0:4,
 p5:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph34_tap3_tap2Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph34_tap3_tap2_p2_SHIFT 0
#define vo_vxp_scaler_h_coef_ph34_tap3_tap2_p2_WIDTH 12
#define vo_vxp_scaler_h_coef_ph34_tap3_tap2_p3_SHIFT 16
#define vo_vxp_scaler_h_coef_ph34_tap3_tap2_p3_WIDTH 12

 p2:12, /*[11:0]  */
 hole0:4,
 p3:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph34_tap1_tap0Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph34_tap1_tap0_p0_SHIFT 0
#define vo_vxp_scaler_h_coef_ph34_tap1_tap0_p0_WIDTH 12
#define vo_vxp_scaler_h_coef_ph34_tap1_tap0_p1_SHIFT 16
#define vo_vxp_scaler_h_coef_ph34_tap1_tap0_p1_WIDTH 12

 p0:12, /*[11:0]  */
 hole0:4,
 p1:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph34_tap12Reg {
 struct { uint32_t

 /* sorting 1 */
#define vo_vxp_scaler_h_coef_ph34_tap12_vo_vxp_scaler_h_coef_ph34_tap12_SHIFT 0
#define vo_vxp_scaler_h_coef_ph34_tap12_vo_vxp_scaler_h_coef_ph34_tap12_WIDTH 12

 vo_vxp_scaler_h_coef_ph34_tap12:12, /*[11:0]  */
 hole0:20;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph34_tap11_tap10Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph34_tap11_tap10_p10_SHIFT 0
#define vo_vxp_scaler_h_coef_ph34_tap11_tap10_p10_WIDTH 12
#define vo_vxp_scaler_h_coef_ph34_tap11_tap10_p11_SHIFT 16
#define vo_vxp_scaler_h_coef_ph34_tap11_tap10_p11_WIDTH 12

 p10:12, /*[11:0]  */
 hole0:4,
 p11:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph33_tap9_tap8Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph33_tap9_tap8_p8_SHIFT 0
#define vo_vxp_scaler_h_coef_ph33_tap9_tap8_p8_WIDTH 12
#define vo_vxp_scaler_h_coef_ph33_tap9_tap8_p9_SHIFT 16
#define vo_vxp_scaler_h_coef_ph33_tap9_tap8_p9_WIDTH 12

 p8:12, /*[11:0]  */
 hole0:4,
 p9:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph33_tap7_tap6Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph33_tap7_tap6_p6_SHIFT 0
#define vo_vxp_scaler_h_coef_ph33_tap7_tap6_p6_WIDTH 12
#define vo_vxp_scaler_h_coef_ph33_tap7_tap6_p7_SHIFT 16
#define vo_vxp_scaler_h_coef_ph33_tap7_tap6_p7_WIDTH 12

 p6:12, /*[11:0]  */
 hole0:4,
 p7:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph33_tap5_tap4Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph33_tap5_tap4_p4_SHIFT 0
#define vo_vxp_scaler_h_coef_ph33_tap5_tap4_p4_WIDTH 12
#define vo_vxp_scaler_h_coef_ph33_tap5_tap4_p5_SHIFT 16
#define vo_vxp_scaler_h_coef_ph33_tap5_tap4_p5_WIDTH 12

 p4:12, /*[11:0]  */
 hole0:4,
 p5:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph33_tap3_tap2Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph33_tap3_tap2_p2_SHIFT 0
#define vo_vxp_scaler_h_coef_ph33_tap3_tap2_p2_WIDTH 12
#define vo_vxp_scaler_h_coef_ph33_tap3_tap2_p3_SHIFT 16
#define vo_vxp_scaler_h_coef_ph33_tap3_tap2_p3_WIDTH 12

 p2:12, /*[11:0]  */
 hole0:4,
 p3:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph33_tap1_tap0Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph33_tap1_tap0_p0_SHIFT 0
#define vo_vxp_scaler_h_coef_ph33_tap1_tap0_p0_WIDTH 12
#define vo_vxp_scaler_h_coef_ph33_tap1_tap0_p1_SHIFT 16
#define vo_vxp_scaler_h_coef_ph33_tap1_tap0_p1_WIDTH 12

 p0:12, /*[11:0]  */
 hole0:4,
 p1:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph33_tap12Reg {
 struct { uint32_t

 /* sorting 1 */
#define vo_vxp_scaler_h_coef_ph33_tap12_vo_vxp_scaler_h_coef_ph33_tap12_SHIFT 0
#define vo_vxp_scaler_h_coef_ph33_tap12_vo_vxp_scaler_h_coef_ph33_tap12_WIDTH 12

 vo_vxp_scaler_h_coef_ph33_tap12:12, /*[11:0]  */
 hole0:20;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph33_tap11_tap10Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph33_tap11_tap10_p10_SHIFT 0
#define vo_vxp_scaler_h_coef_ph33_tap11_tap10_p10_WIDTH 12
#define vo_vxp_scaler_h_coef_ph33_tap11_tap10_p11_SHIFT 16
#define vo_vxp_scaler_h_coef_ph33_tap11_tap10_p11_WIDTH 12

 p10:12, /*[11:0]  */
 hole0:4,
 p11:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph32_tap9_tap8Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph32_tap9_tap8_p8_SHIFT 0
#define vo_vxp_scaler_h_coef_ph32_tap9_tap8_p8_WIDTH 12
#define vo_vxp_scaler_h_coef_ph32_tap9_tap8_p9_SHIFT 16
#define vo_vxp_scaler_h_coef_ph32_tap9_tap8_p9_WIDTH 12

 p8:12, /*[11:0]  */
 hole0:4,
 p9:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph32_tap7_tap6Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph32_tap7_tap6_p6_SHIFT 0
#define vo_vxp_scaler_h_coef_ph32_tap7_tap6_p6_WIDTH 12
#define vo_vxp_scaler_h_coef_ph32_tap7_tap6_p7_SHIFT 16
#define vo_vxp_scaler_h_coef_ph32_tap7_tap6_p7_WIDTH 12

 p6:12, /*[11:0]  */
 hole0:4,
 p7:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph32_tap5_tap4Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph32_tap5_tap4_p4_SHIFT 0
#define vo_vxp_scaler_h_coef_ph32_tap5_tap4_p4_WIDTH 12
#define vo_vxp_scaler_h_coef_ph32_tap5_tap4_p5_SHIFT 16
#define vo_vxp_scaler_h_coef_ph32_tap5_tap4_p5_WIDTH 12

 p4:12, /*[11:0]  */
 hole0:4,
 p5:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph32_tap3_tap2Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph32_tap3_tap2_p2_SHIFT 0
#define vo_vxp_scaler_h_coef_ph32_tap3_tap2_p2_WIDTH 12
#define vo_vxp_scaler_h_coef_ph32_tap3_tap2_p3_SHIFT 16
#define vo_vxp_scaler_h_coef_ph32_tap3_tap2_p3_WIDTH 12

 p2:12, /*[11:0]  */
 hole0:4,
 p3:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph32_tap1_tap0Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph32_tap1_tap0_p0_SHIFT 0
#define vo_vxp_scaler_h_coef_ph32_tap1_tap0_p0_WIDTH 12
#define vo_vxp_scaler_h_coef_ph32_tap1_tap0_p1_SHIFT 16
#define vo_vxp_scaler_h_coef_ph32_tap1_tap0_p1_WIDTH 12

 p0:12, /*[11:0]  */
 hole0:4,
 p1:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph32_tap12Reg {
 struct { uint32_t

 /* sorting 1 */
#define vo_vxp_scaler_h_coef_ph32_tap12_vo_vxp_scaler_h_coef_ph32_tap12_SHIFT 0
#define vo_vxp_scaler_h_coef_ph32_tap12_vo_vxp_scaler_h_coef_ph32_tap12_WIDTH 12

 vo_vxp_scaler_h_coef_ph32_tap12:12, /*[11:0]  */
 hole0:20;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph32_tap11_tap10Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph32_tap11_tap10_p10_SHIFT 0
#define vo_vxp_scaler_h_coef_ph32_tap11_tap10_p10_WIDTH 12
#define vo_vxp_scaler_h_coef_ph32_tap11_tap10_p11_SHIFT 16
#define vo_vxp_scaler_h_coef_ph32_tap11_tap10_p11_WIDTH 12

 p10:12, /*[11:0]  */
 hole0:4,
 p11:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph31_tap9_tap8Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph31_tap9_tap8_p8_SHIFT 0
#define vo_vxp_scaler_h_coef_ph31_tap9_tap8_p8_WIDTH 12
#define vo_vxp_scaler_h_coef_ph31_tap9_tap8_p9_SHIFT 16
#define vo_vxp_scaler_h_coef_ph31_tap9_tap8_p9_WIDTH 12

 p8:12, /*[11:0]  */
 hole0:4,
 p9:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph31_tap7_tap6Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph31_tap7_tap6_p6_SHIFT 0
#define vo_vxp_scaler_h_coef_ph31_tap7_tap6_p6_WIDTH 12
#define vo_vxp_scaler_h_coef_ph31_tap7_tap6_p7_SHIFT 16
#define vo_vxp_scaler_h_coef_ph31_tap7_tap6_p7_WIDTH 12

 p6:12, /*[11:0]  */
 hole0:4,
 p7:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph31_tap5_tap4Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph31_tap5_tap4_p4_SHIFT 0
#define vo_vxp_scaler_h_coef_ph31_tap5_tap4_p4_WIDTH 12
#define vo_vxp_scaler_h_coef_ph31_tap5_tap4_p5_SHIFT 16
#define vo_vxp_scaler_h_coef_ph31_tap5_tap4_p5_WIDTH 12

 p4:12, /*[11:0]  */
 hole0:4,
 p5:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph31_tap3_tap2Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph31_tap3_tap2_p2_SHIFT 0
#define vo_vxp_scaler_h_coef_ph31_tap3_tap2_p2_WIDTH 12
#define vo_vxp_scaler_h_coef_ph31_tap3_tap2_p3_SHIFT 16
#define vo_vxp_scaler_h_coef_ph31_tap3_tap2_p3_WIDTH 12

 p2:12, /*[11:0]  */
 hole0:4,
 p3:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph31_tap1_tap0Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph31_tap1_tap0_p0_SHIFT 0
#define vo_vxp_scaler_h_coef_ph31_tap1_tap0_p0_WIDTH 12
#define vo_vxp_scaler_h_coef_ph31_tap1_tap0_p1_SHIFT 16
#define vo_vxp_scaler_h_coef_ph31_tap1_tap0_p1_WIDTH 12

 p0:12, /*[11:0]  */
 hole0:4,
 p1:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph31_tap12Reg {
 struct { uint32_t

 /* sorting 1 */
#define vo_vxp_scaler_h_coef_ph31_tap12_vo_vxp_scaler_h_coef_ph31_tap12_SHIFT 0
#define vo_vxp_scaler_h_coef_ph31_tap12_vo_vxp_scaler_h_coef_ph31_tap12_WIDTH 12

 vo_vxp_scaler_h_coef_ph31_tap12:12, /*[11:0]  */
 hole0:20;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph31_tap11_tap10Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph31_tap11_tap10_p10_SHIFT 0
#define vo_vxp_scaler_h_coef_ph31_tap11_tap10_p10_WIDTH 12
#define vo_vxp_scaler_h_coef_ph31_tap11_tap10_p11_SHIFT 16
#define vo_vxp_scaler_h_coef_ph31_tap11_tap10_p11_WIDTH 12

 p10:12, /*[11:0]  */
 hole0:4,
 p11:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph30_tap9_tap8Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph30_tap9_tap8_p8_SHIFT 0
#define vo_vxp_scaler_h_coef_ph30_tap9_tap8_p8_WIDTH 12
#define vo_vxp_scaler_h_coef_ph30_tap9_tap8_p9_SHIFT 16
#define vo_vxp_scaler_h_coef_ph30_tap9_tap8_p9_WIDTH 12

 p8:12, /*[11:0]  */
 hole0:4,
 p9:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph30_tap7_tap6Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph30_tap7_tap6_p6_SHIFT 0
#define vo_vxp_scaler_h_coef_ph30_tap7_tap6_p6_WIDTH 12
#define vo_vxp_scaler_h_coef_ph30_tap7_tap6_p7_SHIFT 16
#define vo_vxp_scaler_h_coef_ph30_tap7_tap6_p7_WIDTH 12

 p6:12, /*[11:0]  */
 hole0:4,
 p7:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph30_tap5_tap4Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph30_tap5_tap4_p4_SHIFT 0
#define vo_vxp_scaler_h_coef_ph30_tap5_tap4_p4_WIDTH 12
#define vo_vxp_scaler_h_coef_ph30_tap5_tap4_p5_SHIFT 16
#define vo_vxp_scaler_h_coef_ph30_tap5_tap4_p5_WIDTH 12

 p4:12, /*[11:0]  */
 hole0:4,
 p5:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph30_tap3_tap2Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph30_tap3_tap2_p2_SHIFT 0
#define vo_vxp_scaler_h_coef_ph30_tap3_tap2_p2_WIDTH 12
#define vo_vxp_scaler_h_coef_ph30_tap3_tap2_p3_SHIFT 16
#define vo_vxp_scaler_h_coef_ph30_tap3_tap2_p3_WIDTH 12

 p2:12, /*[11:0]  */
 hole0:4,
 p3:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph30_tap1_tap0Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph30_tap1_tap0_p0_SHIFT 0
#define vo_vxp_scaler_h_coef_ph30_tap1_tap0_p0_WIDTH 12
#define vo_vxp_scaler_h_coef_ph30_tap1_tap0_p1_SHIFT 16
#define vo_vxp_scaler_h_coef_ph30_tap1_tap0_p1_WIDTH 12

 p0:12, /*[11:0]  */
 hole0:4,
 p1:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph30_tap12Reg {
 struct { uint32_t

 /* sorting 1 */
#define vo_vxp_scaler_h_coef_ph30_tap12_vo_vxp_scaler_h_coef_ph30_tap12_SHIFT 0
#define vo_vxp_scaler_h_coef_ph30_tap12_vo_vxp_scaler_h_coef_ph30_tap12_WIDTH 12

 vo_vxp_scaler_h_coef_ph30_tap12:12, /*[11:0]  */
 hole0:20;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph30_tap11_tap10Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph30_tap11_tap10_p10_SHIFT 0
#define vo_vxp_scaler_h_coef_ph30_tap11_tap10_p10_WIDTH 12
#define vo_vxp_scaler_h_coef_ph30_tap11_tap10_p11_SHIFT 16
#define vo_vxp_scaler_h_coef_ph30_tap11_tap10_p11_WIDTH 12

 p10:12, /*[11:0]  */
 hole0:4,
 p11:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph2_tap9_tap8Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph2_tap9_tap8_p8_SHIFT 0
#define vo_vxp_scaler_h_coef_ph2_tap9_tap8_p8_WIDTH 12
#define vo_vxp_scaler_h_coef_ph2_tap9_tap8_p9_SHIFT 16
#define vo_vxp_scaler_h_coef_ph2_tap9_tap8_p9_WIDTH 12

 p8:12, /*[11:0]  */
 hole0:4,
 p9:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph2_tap7_tap6Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph2_tap7_tap6_p6_SHIFT 0
#define vo_vxp_scaler_h_coef_ph2_tap7_tap6_p6_WIDTH 12
#define vo_vxp_scaler_h_coef_ph2_tap7_tap6_p7_SHIFT 16
#define vo_vxp_scaler_h_coef_ph2_tap7_tap6_p7_WIDTH 12

 p6:12, /*[11:0]  */
 hole0:4,
 p7:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph2_tap5_tap4Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph2_tap5_tap4_p4_SHIFT 0
#define vo_vxp_scaler_h_coef_ph2_tap5_tap4_p4_WIDTH 12
#define vo_vxp_scaler_h_coef_ph2_tap5_tap4_p5_SHIFT 16
#define vo_vxp_scaler_h_coef_ph2_tap5_tap4_p5_WIDTH 12

 p4:12, /*[11:0]  */
 hole0:4,
 p5:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph2_tap3_tap2Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph2_tap3_tap2_p2_SHIFT 0
#define vo_vxp_scaler_h_coef_ph2_tap3_tap2_p2_WIDTH 12
#define vo_vxp_scaler_h_coef_ph2_tap3_tap2_p3_SHIFT 16
#define vo_vxp_scaler_h_coef_ph2_tap3_tap2_p3_WIDTH 12

 p2:12, /*[11:0]  */
 hole0:4,
 p3:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph2_tap1_tap0Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph2_tap1_tap0_p0_SHIFT 0
#define vo_vxp_scaler_h_coef_ph2_tap1_tap0_p0_WIDTH 12
#define vo_vxp_scaler_h_coef_ph2_tap1_tap0_p1_SHIFT 16
#define vo_vxp_scaler_h_coef_ph2_tap1_tap0_p1_WIDTH 12

 p0:12, /*[11:0]  */
 hole0:4,
 p1:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph2_tap12Reg {
 struct { uint32_t

 /* sorting 1 */
#define vo_vxp_scaler_h_coef_ph2_tap12_vo_vxp_scaler_h_coef_ph2_tap12_SHIFT 0
#define vo_vxp_scaler_h_coef_ph2_tap12_vo_vxp_scaler_h_coef_ph2_tap12_WIDTH 12

 vo_vxp_scaler_h_coef_ph2_tap12:12, /*[11:0]  */
 hole0:20;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph2_tap11_tap10Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph2_tap11_tap10_p10_SHIFT 0
#define vo_vxp_scaler_h_coef_ph2_tap11_tap10_p10_WIDTH 12
#define vo_vxp_scaler_h_coef_ph2_tap11_tap10_p11_SHIFT 16
#define vo_vxp_scaler_h_coef_ph2_tap11_tap10_p11_WIDTH 12

 p10:12, /*[11:0]  */
 hole0:4,
 p11:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph29_tap9_tap8Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph29_tap9_tap8_p8_SHIFT 0
#define vo_vxp_scaler_h_coef_ph29_tap9_tap8_p8_WIDTH 12
#define vo_vxp_scaler_h_coef_ph29_tap9_tap8_p9_SHIFT 16
#define vo_vxp_scaler_h_coef_ph29_tap9_tap8_p9_WIDTH 12

 p8:12, /*[11:0]  */
 hole0:4,
 p9:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph29_tap7_tap6Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph29_tap7_tap6_p6_SHIFT 0
#define vo_vxp_scaler_h_coef_ph29_tap7_tap6_p6_WIDTH 12
#define vo_vxp_scaler_h_coef_ph29_tap7_tap6_p7_SHIFT 16
#define vo_vxp_scaler_h_coef_ph29_tap7_tap6_p7_WIDTH 12

 p6:12, /*[11:0]  */
 hole0:4,
 p7:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph29_tap5_tap4Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph29_tap5_tap4_p4_SHIFT 0
#define vo_vxp_scaler_h_coef_ph29_tap5_tap4_p4_WIDTH 12
#define vo_vxp_scaler_h_coef_ph29_tap5_tap4_p5_SHIFT 16
#define vo_vxp_scaler_h_coef_ph29_tap5_tap4_p5_WIDTH 12

 p4:12, /*[11:0]  */
 hole0:4,
 p5:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph29_tap3_tap2Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph29_tap3_tap2_p2_SHIFT 0
#define vo_vxp_scaler_h_coef_ph29_tap3_tap2_p2_WIDTH 12
#define vo_vxp_scaler_h_coef_ph29_tap3_tap2_p3_SHIFT 16
#define vo_vxp_scaler_h_coef_ph29_tap3_tap2_p3_WIDTH 12

 p2:12, /*[11:0]  */
 hole0:4,
 p3:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph29_tap1_tap0Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph29_tap1_tap0_p0_SHIFT 0
#define vo_vxp_scaler_h_coef_ph29_tap1_tap0_p0_WIDTH 12
#define vo_vxp_scaler_h_coef_ph29_tap1_tap0_p1_SHIFT 16
#define vo_vxp_scaler_h_coef_ph29_tap1_tap0_p1_WIDTH 12

 p0:12, /*[11:0]  */
 hole0:4,
 p1:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph29_tap12Reg {
 struct { uint32_t

 /* sorting 1 */
#define vo_vxp_scaler_h_coef_ph29_tap12_vo_vxp_scaler_h_coef_ph29_tap12_SHIFT 0
#define vo_vxp_scaler_h_coef_ph29_tap12_vo_vxp_scaler_h_coef_ph29_tap12_WIDTH 12

 vo_vxp_scaler_h_coef_ph29_tap12:12, /*[11:0]  */
 hole0:20;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph29_tap11_tap10Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph29_tap11_tap10_p10_SHIFT 0
#define vo_vxp_scaler_h_coef_ph29_tap11_tap10_p10_WIDTH 12
#define vo_vxp_scaler_h_coef_ph29_tap11_tap10_p11_SHIFT 16
#define vo_vxp_scaler_h_coef_ph29_tap11_tap10_p11_WIDTH 12

 p10:12, /*[11:0]  */
 hole0:4,
 p11:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph28_tap9_tap8Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph28_tap9_tap8_p8_SHIFT 0
#define vo_vxp_scaler_h_coef_ph28_tap9_tap8_p8_WIDTH 12
#define vo_vxp_scaler_h_coef_ph28_tap9_tap8_p9_SHIFT 16
#define vo_vxp_scaler_h_coef_ph28_tap9_tap8_p9_WIDTH 12

 p8:12, /*[11:0]  */
 hole0:4,
 p9:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph28_tap7_tap6Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph28_tap7_tap6_p6_SHIFT 0
#define vo_vxp_scaler_h_coef_ph28_tap7_tap6_p6_WIDTH 12
#define vo_vxp_scaler_h_coef_ph28_tap7_tap6_p7_SHIFT 16
#define vo_vxp_scaler_h_coef_ph28_tap7_tap6_p7_WIDTH 12

 p6:12, /*[11:0]  */
 hole0:4,
 p7:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph28_tap5_tap4Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph28_tap5_tap4_p4_SHIFT 0
#define vo_vxp_scaler_h_coef_ph28_tap5_tap4_p4_WIDTH 12
#define vo_vxp_scaler_h_coef_ph28_tap5_tap4_p5_SHIFT 16
#define vo_vxp_scaler_h_coef_ph28_tap5_tap4_p5_WIDTH 12

 p4:12, /*[11:0]  */
 hole0:4,
 p5:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph28_tap3_tap2Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph28_tap3_tap2_p2_SHIFT 0
#define vo_vxp_scaler_h_coef_ph28_tap3_tap2_p2_WIDTH 12
#define vo_vxp_scaler_h_coef_ph28_tap3_tap2_p3_SHIFT 16
#define vo_vxp_scaler_h_coef_ph28_tap3_tap2_p3_WIDTH 12

 p2:12, /*[11:0]  */
 hole0:4,
 p3:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph28_tap1_tap0Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph28_tap1_tap0_p0_SHIFT 0
#define vo_vxp_scaler_h_coef_ph28_tap1_tap0_p0_WIDTH 12
#define vo_vxp_scaler_h_coef_ph28_tap1_tap0_p1_SHIFT 16
#define vo_vxp_scaler_h_coef_ph28_tap1_tap0_p1_WIDTH 12

 p0:12, /*[11:0]  */
 hole0:4,
 p1:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph28_tap12Reg {
 struct { uint32_t

 /* sorting 1 */
#define vo_vxp_scaler_h_coef_ph28_tap12_vo_vxp_scaler_h_coef_ph28_tap12_SHIFT 0
#define vo_vxp_scaler_h_coef_ph28_tap12_vo_vxp_scaler_h_coef_ph28_tap12_WIDTH 12

 vo_vxp_scaler_h_coef_ph28_tap12:12, /*[11:0]  */
 hole0:20;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph28_tap11_tap10Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph28_tap11_tap10_p10_SHIFT 0
#define vo_vxp_scaler_h_coef_ph28_tap11_tap10_p10_WIDTH 12
#define vo_vxp_scaler_h_coef_ph28_tap11_tap10_p11_SHIFT 16
#define vo_vxp_scaler_h_coef_ph28_tap11_tap10_p11_WIDTH 12

 p10:12, /*[11:0]  */
 hole0:4,
 p11:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph27_tap9_tap8Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph27_tap9_tap8_p8_SHIFT 0
#define vo_vxp_scaler_h_coef_ph27_tap9_tap8_p8_WIDTH 12
#define vo_vxp_scaler_h_coef_ph27_tap9_tap8_p9_SHIFT 16
#define vo_vxp_scaler_h_coef_ph27_tap9_tap8_p9_WIDTH 12

 p8:12, /*[11:0]  */
 hole0:4,
 p9:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph27_tap7_tap6Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph27_tap7_tap6_p6_SHIFT 0
#define vo_vxp_scaler_h_coef_ph27_tap7_tap6_p6_WIDTH 12
#define vo_vxp_scaler_h_coef_ph27_tap7_tap6_p7_SHIFT 16
#define vo_vxp_scaler_h_coef_ph27_tap7_tap6_p7_WIDTH 12

 p6:12, /*[11:0]  */
 hole0:4,
 p7:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph27_tap5_tap4Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph27_tap5_tap4_p4_SHIFT 0
#define vo_vxp_scaler_h_coef_ph27_tap5_tap4_p4_WIDTH 12
#define vo_vxp_scaler_h_coef_ph27_tap5_tap4_p5_SHIFT 16
#define vo_vxp_scaler_h_coef_ph27_tap5_tap4_p5_WIDTH 12

 p4:12, /*[11:0]  */
 hole0:4,
 p5:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph27_tap3_tap2Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph27_tap3_tap2_p2_SHIFT 0
#define vo_vxp_scaler_h_coef_ph27_tap3_tap2_p2_WIDTH 12
#define vo_vxp_scaler_h_coef_ph27_tap3_tap2_p3_SHIFT 16
#define vo_vxp_scaler_h_coef_ph27_tap3_tap2_p3_WIDTH 12

 p2:12, /*[11:0]  */
 hole0:4,
 p3:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph27_tap1_tap0Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph27_tap1_tap0_p0_SHIFT 0
#define vo_vxp_scaler_h_coef_ph27_tap1_tap0_p0_WIDTH 12
#define vo_vxp_scaler_h_coef_ph27_tap1_tap0_p1_SHIFT 16
#define vo_vxp_scaler_h_coef_ph27_tap1_tap0_p1_WIDTH 12

 p0:12, /*[11:0]  */
 hole0:4,
 p1:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph27_tap12Reg {
 struct { uint32_t

 /* sorting 1 */
#define vo_vxp_scaler_h_coef_ph27_tap12_vo_vxp_scaler_h_coef_ph27_tap12_SHIFT 0
#define vo_vxp_scaler_h_coef_ph27_tap12_vo_vxp_scaler_h_coef_ph27_tap12_WIDTH 12

 vo_vxp_scaler_h_coef_ph27_tap12:12, /*[11:0]  */
 hole0:20;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph27_tap11_tap10Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph27_tap11_tap10_p10_SHIFT 0
#define vo_vxp_scaler_h_coef_ph27_tap11_tap10_p10_WIDTH 12
#define vo_vxp_scaler_h_coef_ph27_tap11_tap10_p11_SHIFT 16
#define vo_vxp_scaler_h_coef_ph27_tap11_tap10_p11_WIDTH 12

 p10:12, /*[11:0]  */
 hole0:4,
 p11:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph26_tap9_tap8Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph26_tap9_tap8_p8_SHIFT 0
#define vo_vxp_scaler_h_coef_ph26_tap9_tap8_p8_WIDTH 12
#define vo_vxp_scaler_h_coef_ph26_tap9_tap8_p9_SHIFT 16
#define vo_vxp_scaler_h_coef_ph26_tap9_tap8_p9_WIDTH 12

 p8:12, /*[11:0]  */
 hole0:4,
 p9:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph26_tap7_tap6Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph26_tap7_tap6_p6_SHIFT 0
#define vo_vxp_scaler_h_coef_ph26_tap7_tap6_p6_WIDTH 12
#define vo_vxp_scaler_h_coef_ph26_tap7_tap6_p7_SHIFT 16
#define vo_vxp_scaler_h_coef_ph26_tap7_tap6_p7_WIDTH 12

 p6:12, /*[11:0]  */
 hole0:4,
 p7:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph26_tap5_tap4Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph26_tap5_tap4_p4_SHIFT 0
#define vo_vxp_scaler_h_coef_ph26_tap5_tap4_p4_WIDTH 12
#define vo_vxp_scaler_h_coef_ph26_tap5_tap4_p5_SHIFT 16
#define vo_vxp_scaler_h_coef_ph26_tap5_tap4_p5_WIDTH 12

 p4:12, /*[11:0]  */
 hole0:4,
 p5:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph26_tap3_tap2Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph26_tap3_tap2_p2_SHIFT 0
#define vo_vxp_scaler_h_coef_ph26_tap3_tap2_p2_WIDTH 12
#define vo_vxp_scaler_h_coef_ph26_tap3_tap2_p3_SHIFT 16
#define vo_vxp_scaler_h_coef_ph26_tap3_tap2_p3_WIDTH 12

 p2:12, /*[11:0]  */
 hole0:4,
 p3:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph26_tap1_tap0Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph26_tap1_tap0_p0_SHIFT 0
#define vo_vxp_scaler_h_coef_ph26_tap1_tap0_p0_WIDTH 12
#define vo_vxp_scaler_h_coef_ph26_tap1_tap0_p1_SHIFT 16
#define vo_vxp_scaler_h_coef_ph26_tap1_tap0_p1_WIDTH 12

 p0:12, /*[11:0]  */
 hole0:4,
 p1:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph26_tap12Reg {
 struct { uint32_t

 /* sorting 1 */
#define vo_vxp_scaler_h_coef_ph26_tap12_vo_vxp_scaler_h_coef_ph26_tap12_SHIFT 0
#define vo_vxp_scaler_h_coef_ph26_tap12_vo_vxp_scaler_h_coef_ph26_tap12_WIDTH 12

 vo_vxp_scaler_h_coef_ph26_tap12:12, /*[11:0]  */
 hole0:20;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph26_tap11_tap10Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph26_tap11_tap10_p10_SHIFT 0
#define vo_vxp_scaler_h_coef_ph26_tap11_tap10_p10_WIDTH 12
#define vo_vxp_scaler_h_coef_ph26_tap11_tap10_p11_SHIFT 16
#define vo_vxp_scaler_h_coef_ph26_tap11_tap10_p11_WIDTH 12

 p10:12, /*[11:0]  */
 hole0:4,
 p11:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph25_tap9_tap8Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph25_tap9_tap8_p8_SHIFT 0
#define vo_vxp_scaler_h_coef_ph25_tap9_tap8_p8_WIDTH 12
#define vo_vxp_scaler_h_coef_ph25_tap9_tap8_p9_SHIFT 16
#define vo_vxp_scaler_h_coef_ph25_tap9_tap8_p9_WIDTH 12

 p8:12, /*[11:0]  */
 hole0:4,
 p9:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph25_tap7_tap6Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph25_tap7_tap6_p6_SHIFT 0
#define vo_vxp_scaler_h_coef_ph25_tap7_tap6_p6_WIDTH 12
#define vo_vxp_scaler_h_coef_ph25_tap7_tap6_p7_SHIFT 16
#define vo_vxp_scaler_h_coef_ph25_tap7_tap6_p7_WIDTH 12

 p6:12, /*[11:0]  */
 hole0:4,
 p7:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph25_tap5_tap4Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph25_tap5_tap4_p4_SHIFT 0
#define vo_vxp_scaler_h_coef_ph25_tap5_tap4_p4_WIDTH 12
#define vo_vxp_scaler_h_coef_ph25_tap5_tap4_p5_SHIFT 16
#define vo_vxp_scaler_h_coef_ph25_tap5_tap4_p5_WIDTH 12

 p4:12, /*[11:0]  */
 hole0:4,
 p5:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph25_tap3_tap2Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph25_tap3_tap2_p2_SHIFT 0
#define vo_vxp_scaler_h_coef_ph25_tap3_tap2_p2_WIDTH 12
#define vo_vxp_scaler_h_coef_ph25_tap3_tap2_p3_SHIFT 16
#define vo_vxp_scaler_h_coef_ph25_tap3_tap2_p3_WIDTH 12

 p2:12, /*[11:0]  */
 hole0:4,
 p3:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph25_tap1_tap0Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph25_tap1_tap0_p0_SHIFT 0
#define vo_vxp_scaler_h_coef_ph25_tap1_tap0_p0_WIDTH 12
#define vo_vxp_scaler_h_coef_ph25_tap1_tap0_p1_SHIFT 16
#define vo_vxp_scaler_h_coef_ph25_tap1_tap0_p1_WIDTH 12

 p0:12, /*[11:0]  */
 hole0:4,
 p1:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph25_tap12Reg {
 struct { uint32_t

 /* sorting 1 */
#define vo_vxp_scaler_h_coef_ph25_tap12_vo_vxp_scaler_h_coef_ph25_tap12_SHIFT 0
#define vo_vxp_scaler_h_coef_ph25_tap12_vo_vxp_scaler_h_coef_ph25_tap12_WIDTH 12

 vo_vxp_scaler_h_coef_ph25_tap12:12, /*[11:0]  */
 hole0:20;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph25_tap11_tap10Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph25_tap11_tap10_p10_SHIFT 0
#define vo_vxp_scaler_h_coef_ph25_tap11_tap10_p10_WIDTH 12
#define vo_vxp_scaler_h_coef_ph25_tap11_tap10_p11_SHIFT 16
#define vo_vxp_scaler_h_coef_ph25_tap11_tap10_p11_WIDTH 12

 p10:12, /*[11:0]  */
 hole0:4,
 p11:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph24_tap9_tap8Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph24_tap9_tap8_p8_SHIFT 0
#define vo_vxp_scaler_h_coef_ph24_tap9_tap8_p8_WIDTH 12
#define vo_vxp_scaler_h_coef_ph24_tap9_tap8_p9_SHIFT 16
#define vo_vxp_scaler_h_coef_ph24_tap9_tap8_p9_WIDTH 12

 p8:12, /*[11:0]  */
 hole0:4,
 p9:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph24_tap7_tap6Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph24_tap7_tap6_p6_SHIFT 0
#define vo_vxp_scaler_h_coef_ph24_tap7_tap6_p6_WIDTH 12
#define vo_vxp_scaler_h_coef_ph24_tap7_tap6_p7_SHIFT 16
#define vo_vxp_scaler_h_coef_ph24_tap7_tap6_p7_WIDTH 12

 p6:12, /*[11:0]  */
 hole0:4,
 p7:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph24_tap5_tap4Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph24_tap5_tap4_p4_SHIFT 0
#define vo_vxp_scaler_h_coef_ph24_tap5_tap4_p4_WIDTH 12
#define vo_vxp_scaler_h_coef_ph24_tap5_tap4_p5_SHIFT 16
#define vo_vxp_scaler_h_coef_ph24_tap5_tap4_p5_WIDTH 12

 p4:12, /*[11:0]  */
 hole0:4,
 p5:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph24_tap3_tap2Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph24_tap3_tap2_p2_SHIFT 0
#define vo_vxp_scaler_h_coef_ph24_tap3_tap2_p2_WIDTH 12
#define vo_vxp_scaler_h_coef_ph24_tap3_tap2_p3_SHIFT 16
#define vo_vxp_scaler_h_coef_ph24_tap3_tap2_p3_WIDTH 12

 p2:12, /*[11:0]  */
 hole0:4,
 p3:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph24_tap1_tap0Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph24_tap1_tap0_p0_SHIFT 0
#define vo_vxp_scaler_h_coef_ph24_tap1_tap0_p0_WIDTH 12
#define vo_vxp_scaler_h_coef_ph24_tap1_tap0_p1_SHIFT 16
#define vo_vxp_scaler_h_coef_ph24_tap1_tap0_p1_WIDTH 12

 p0:12, /*[11:0]  */
 hole0:4,
 p1:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph24_tap12Reg {
 struct { uint32_t

 /* sorting 1 */
#define vo_vxp_scaler_h_coef_ph24_tap12_vo_vxp_scaler_h_coef_ph24_tap12_SHIFT 0
#define vo_vxp_scaler_h_coef_ph24_tap12_vo_vxp_scaler_h_coef_ph24_tap12_WIDTH 12

 vo_vxp_scaler_h_coef_ph24_tap12:12, /*[11:0]  */
 hole0:20;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph24_tap11_tap10Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph24_tap11_tap10_p10_SHIFT 0
#define vo_vxp_scaler_h_coef_ph24_tap11_tap10_p10_WIDTH 12
#define vo_vxp_scaler_h_coef_ph24_tap11_tap10_p11_SHIFT 16
#define vo_vxp_scaler_h_coef_ph24_tap11_tap10_p11_WIDTH 12

 p10:12, /*[11:0]  */
 hole0:4,
 p11:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph23_tap9_tap8Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph23_tap9_tap8_p8_SHIFT 0
#define vo_vxp_scaler_h_coef_ph23_tap9_tap8_p8_WIDTH 12
#define vo_vxp_scaler_h_coef_ph23_tap9_tap8_p9_SHIFT 16
#define vo_vxp_scaler_h_coef_ph23_tap9_tap8_p9_WIDTH 12

 p8:12, /*[11:0]  */
 hole0:4,
 p9:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph23_tap7_tap6Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph23_tap7_tap6_p6_SHIFT 0
#define vo_vxp_scaler_h_coef_ph23_tap7_tap6_p6_WIDTH 12
#define vo_vxp_scaler_h_coef_ph23_tap7_tap6_p7_SHIFT 16
#define vo_vxp_scaler_h_coef_ph23_tap7_tap6_p7_WIDTH 12

 p6:12, /*[11:0]  */
 hole0:4,
 p7:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph23_tap5_tap4Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph23_tap5_tap4_p4_SHIFT 0
#define vo_vxp_scaler_h_coef_ph23_tap5_tap4_p4_WIDTH 12
#define vo_vxp_scaler_h_coef_ph23_tap5_tap4_p5_SHIFT 16
#define vo_vxp_scaler_h_coef_ph23_tap5_tap4_p5_WIDTH 12

 p4:12, /*[11:0]  */
 hole0:4,
 p5:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph23_tap3_tap2Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph23_tap3_tap2_p2_SHIFT 0
#define vo_vxp_scaler_h_coef_ph23_tap3_tap2_p2_WIDTH 12
#define vo_vxp_scaler_h_coef_ph23_tap3_tap2_p3_SHIFT 16
#define vo_vxp_scaler_h_coef_ph23_tap3_tap2_p3_WIDTH 12

 p2:12, /*[11:0]  */
 hole0:4,
 p3:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph23_tap1_tap0Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph23_tap1_tap0_p0_SHIFT 0
#define vo_vxp_scaler_h_coef_ph23_tap1_tap0_p0_WIDTH 12
#define vo_vxp_scaler_h_coef_ph23_tap1_tap0_p1_SHIFT 16
#define vo_vxp_scaler_h_coef_ph23_tap1_tap0_p1_WIDTH 12

 p0:12, /*[11:0]  */
 hole0:4,
 p1:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph23_tap12Reg {
 struct { uint32_t

 /* sorting 1 */
#define vo_vxp_scaler_h_coef_ph23_tap12_vo_vxp_scaler_h_coef_ph23_tap12_SHIFT 0
#define vo_vxp_scaler_h_coef_ph23_tap12_vo_vxp_scaler_h_coef_ph23_tap12_WIDTH 12

 vo_vxp_scaler_h_coef_ph23_tap12:12, /*[11:0]  */
 hole0:20;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph23_tap11_tap10Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph23_tap11_tap10_p10_SHIFT 0
#define vo_vxp_scaler_h_coef_ph23_tap11_tap10_p10_WIDTH 12
#define vo_vxp_scaler_h_coef_ph23_tap11_tap10_p11_SHIFT 16
#define vo_vxp_scaler_h_coef_ph23_tap11_tap10_p11_WIDTH 12

 p10:12, /*[11:0]  */
 hole0:4,
 p11:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph22_tap9_tap8Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph22_tap9_tap8_p8_SHIFT 0
#define vo_vxp_scaler_h_coef_ph22_tap9_tap8_p8_WIDTH 12
#define vo_vxp_scaler_h_coef_ph22_tap9_tap8_p9_SHIFT 16
#define vo_vxp_scaler_h_coef_ph22_tap9_tap8_p9_WIDTH 12

 p8:12, /*[11:0]  */
 hole0:4,
 p9:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph22_tap7_tap6Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph22_tap7_tap6_p6_SHIFT 0
#define vo_vxp_scaler_h_coef_ph22_tap7_tap6_p6_WIDTH 12
#define vo_vxp_scaler_h_coef_ph22_tap7_tap6_p7_SHIFT 16
#define vo_vxp_scaler_h_coef_ph22_tap7_tap6_p7_WIDTH 12

 p6:12, /*[11:0]  */
 hole0:4,
 p7:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph22_tap5_tap4Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph22_tap5_tap4_p4_SHIFT 0
#define vo_vxp_scaler_h_coef_ph22_tap5_tap4_p4_WIDTH 12
#define vo_vxp_scaler_h_coef_ph22_tap5_tap4_p5_SHIFT 16
#define vo_vxp_scaler_h_coef_ph22_tap5_tap4_p5_WIDTH 12

 p4:12, /*[11:0]  */
 hole0:4,
 p5:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph22_tap3_tap2Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph22_tap3_tap2_p2_SHIFT 0
#define vo_vxp_scaler_h_coef_ph22_tap3_tap2_p2_WIDTH 12
#define vo_vxp_scaler_h_coef_ph22_tap3_tap2_p3_SHIFT 16
#define vo_vxp_scaler_h_coef_ph22_tap3_tap2_p3_WIDTH 12

 p2:12, /*[11:0]  */
 hole0:4,
 p3:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph22_tap1_tap0Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph22_tap1_tap0_p0_SHIFT 0
#define vo_vxp_scaler_h_coef_ph22_tap1_tap0_p0_WIDTH 12
#define vo_vxp_scaler_h_coef_ph22_tap1_tap0_p1_SHIFT 16
#define vo_vxp_scaler_h_coef_ph22_tap1_tap0_p1_WIDTH 12

 p0:12, /*[11:0]  */
 hole0:4,
 p1:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph22_tap12Reg {
 struct { uint32_t

 /* sorting 1 */
#define vo_vxp_scaler_h_coef_ph22_tap12_vo_vxp_scaler_h_coef_ph22_tap12_SHIFT 0
#define vo_vxp_scaler_h_coef_ph22_tap12_vo_vxp_scaler_h_coef_ph22_tap12_WIDTH 12

 vo_vxp_scaler_h_coef_ph22_tap12:12, /*[11:0]  */
 hole0:20;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph22_tap11_tap10Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph22_tap11_tap10_p10_SHIFT 0
#define vo_vxp_scaler_h_coef_ph22_tap11_tap10_p10_WIDTH 12
#define vo_vxp_scaler_h_coef_ph22_tap11_tap10_p11_SHIFT 16
#define vo_vxp_scaler_h_coef_ph22_tap11_tap10_p11_WIDTH 12

 p10:12, /*[11:0]  */
 hole0:4,
 p11:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph21_tap9_tap8Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph21_tap9_tap8_p8_SHIFT 0
#define vo_vxp_scaler_h_coef_ph21_tap9_tap8_p8_WIDTH 12
#define vo_vxp_scaler_h_coef_ph21_tap9_tap8_p9_SHIFT 16
#define vo_vxp_scaler_h_coef_ph21_tap9_tap8_p9_WIDTH 12

 p8:12, /*[11:0]  */
 hole0:4,
 p9:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph21_tap7_tap6Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph21_tap7_tap6_p6_SHIFT 0
#define vo_vxp_scaler_h_coef_ph21_tap7_tap6_p6_WIDTH 12
#define vo_vxp_scaler_h_coef_ph21_tap7_tap6_p7_SHIFT 16
#define vo_vxp_scaler_h_coef_ph21_tap7_tap6_p7_WIDTH 12

 p6:12, /*[11:0]  */
 hole0:4,
 p7:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph21_tap5_tap4Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph21_tap5_tap4_p4_SHIFT 0
#define vo_vxp_scaler_h_coef_ph21_tap5_tap4_p4_WIDTH 12
#define vo_vxp_scaler_h_coef_ph21_tap5_tap4_p5_SHIFT 16
#define vo_vxp_scaler_h_coef_ph21_tap5_tap4_p5_WIDTH 12

 p4:12, /*[11:0]  */
 hole0:4,
 p5:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph21_tap3_tap2Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph21_tap3_tap2_p2_SHIFT 0
#define vo_vxp_scaler_h_coef_ph21_tap3_tap2_p2_WIDTH 12
#define vo_vxp_scaler_h_coef_ph21_tap3_tap2_p3_SHIFT 16
#define vo_vxp_scaler_h_coef_ph21_tap3_tap2_p3_WIDTH 12

 p2:12, /*[11:0]  */
 hole0:4,
 p3:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph21_tap1_tap0Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph21_tap1_tap0_p0_SHIFT 0
#define vo_vxp_scaler_h_coef_ph21_tap1_tap0_p0_WIDTH 12
#define vo_vxp_scaler_h_coef_ph21_tap1_tap0_p1_SHIFT 16
#define vo_vxp_scaler_h_coef_ph21_tap1_tap0_p1_WIDTH 12

 p0:12, /*[11:0]  */
 hole0:4,
 p1:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph21_tap12Reg {
 struct { uint32_t

 /* sorting 1 */
#define vo_vxp_scaler_h_coef_ph21_tap12_vo_vxp_scaler_h_coef_ph21_tap12_SHIFT 0
#define vo_vxp_scaler_h_coef_ph21_tap12_vo_vxp_scaler_h_coef_ph21_tap12_WIDTH 12

 vo_vxp_scaler_h_coef_ph21_tap12:12, /*[11:0]  */
 hole0:20;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph21_tap11_tap10Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph21_tap11_tap10_p10_SHIFT 0
#define vo_vxp_scaler_h_coef_ph21_tap11_tap10_p10_WIDTH 12
#define vo_vxp_scaler_h_coef_ph21_tap11_tap10_p11_SHIFT 16
#define vo_vxp_scaler_h_coef_ph21_tap11_tap10_p11_WIDTH 12

 p10:12, /*[11:0]  */
 hole0:4,
 p11:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph20_tap9_tap8Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph20_tap9_tap8_p8_SHIFT 0
#define vo_vxp_scaler_h_coef_ph20_tap9_tap8_p8_WIDTH 12
#define vo_vxp_scaler_h_coef_ph20_tap9_tap8_p9_SHIFT 16
#define vo_vxp_scaler_h_coef_ph20_tap9_tap8_p9_WIDTH 12

 p8:12, /*[11:0]  */
 hole0:4,
 p9:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph20_tap7_tap6Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph20_tap7_tap6_p6_SHIFT 0
#define vo_vxp_scaler_h_coef_ph20_tap7_tap6_p6_WIDTH 12
#define vo_vxp_scaler_h_coef_ph20_tap7_tap6_p7_SHIFT 16
#define vo_vxp_scaler_h_coef_ph20_tap7_tap6_p7_WIDTH 12

 p6:12, /*[11:0]  */
 hole0:4,
 p7:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph20_tap5_tap4Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph20_tap5_tap4_p4_SHIFT 0
#define vo_vxp_scaler_h_coef_ph20_tap5_tap4_p4_WIDTH 12
#define vo_vxp_scaler_h_coef_ph20_tap5_tap4_p5_SHIFT 16
#define vo_vxp_scaler_h_coef_ph20_tap5_tap4_p5_WIDTH 12

 p4:12, /*[11:0]  */
 hole0:4,
 p5:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph20_tap3_tap2Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph20_tap3_tap2_p2_SHIFT 0
#define vo_vxp_scaler_h_coef_ph20_tap3_tap2_p2_WIDTH 12
#define vo_vxp_scaler_h_coef_ph20_tap3_tap2_p3_SHIFT 16
#define vo_vxp_scaler_h_coef_ph20_tap3_tap2_p3_WIDTH 12

 p2:12, /*[11:0]  */
 hole0:4,
 p3:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph20_tap1_tap0Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph20_tap1_tap0_p0_SHIFT 0
#define vo_vxp_scaler_h_coef_ph20_tap1_tap0_p0_WIDTH 12
#define vo_vxp_scaler_h_coef_ph20_tap1_tap0_p1_SHIFT 16
#define vo_vxp_scaler_h_coef_ph20_tap1_tap0_p1_WIDTH 12

 p0:12, /*[11:0]  */
 hole0:4,
 p1:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph20_tap12Reg {
 struct { uint32_t

 /* sorting 1 */
#define vo_vxp_scaler_h_coef_ph20_tap12_vo_vxp_scaler_h_coef_ph20_tap12_SHIFT 0
#define vo_vxp_scaler_h_coef_ph20_tap12_vo_vxp_scaler_h_coef_ph20_tap12_WIDTH 12

 vo_vxp_scaler_h_coef_ph20_tap12:12, /*[11:0]  */
 hole0:20;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph20_tap11_tap10Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph20_tap11_tap10_p10_SHIFT 0
#define vo_vxp_scaler_h_coef_ph20_tap11_tap10_p10_WIDTH 12
#define vo_vxp_scaler_h_coef_ph20_tap11_tap10_p11_SHIFT 16
#define vo_vxp_scaler_h_coef_ph20_tap11_tap10_p11_WIDTH 12

 p10:12, /*[11:0]  */
 hole0:4,
 p11:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph1_tap9_tap8Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph1_tap9_tap8_p8_SHIFT 0
#define vo_vxp_scaler_h_coef_ph1_tap9_tap8_p8_WIDTH 12
#define vo_vxp_scaler_h_coef_ph1_tap9_tap8_p9_SHIFT 16
#define vo_vxp_scaler_h_coef_ph1_tap9_tap8_p9_WIDTH 12

 p8:12, /*[11:0]  */
 hole0:4,
 p9:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph1_tap7_tap6Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph1_tap7_tap6_p6_SHIFT 0
#define vo_vxp_scaler_h_coef_ph1_tap7_tap6_p6_WIDTH 12
#define vo_vxp_scaler_h_coef_ph1_tap7_tap6_p7_SHIFT 16
#define vo_vxp_scaler_h_coef_ph1_tap7_tap6_p7_WIDTH 12

 p6:12, /*[11:0]  */
 hole0:4,
 p7:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph1_tap5_tap4Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph1_tap5_tap4_p4_SHIFT 0
#define vo_vxp_scaler_h_coef_ph1_tap5_tap4_p4_WIDTH 12
#define vo_vxp_scaler_h_coef_ph1_tap5_tap4_p5_SHIFT 16
#define vo_vxp_scaler_h_coef_ph1_tap5_tap4_p5_WIDTH 12

 p4:12, /*[11:0]  */
 hole0:4,
 p5:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph1_tap3_tap2Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph1_tap3_tap2_p2_SHIFT 0
#define vo_vxp_scaler_h_coef_ph1_tap3_tap2_p2_WIDTH 12
#define vo_vxp_scaler_h_coef_ph1_tap3_tap2_p3_SHIFT 16
#define vo_vxp_scaler_h_coef_ph1_tap3_tap2_p3_WIDTH 12

 p2:12, /*[11:0]  */
 hole0:4,
 p3:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph1_tap1_tap0Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph1_tap1_tap0_p0_SHIFT 0
#define vo_vxp_scaler_h_coef_ph1_tap1_tap0_p0_WIDTH 12
#define vo_vxp_scaler_h_coef_ph1_tap1_tap0_p1_SHIFT 16
#define vo_vxp_scaler_h_coef_ph1_tap1_tap0_p1_WIDTH 12

 p0:12, /*[11:0]  */
 hole0:4,
 p1:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph1_tap12Reg {
 struct { uint32_t

 /* sorting 1 */
#define vo_vxp_scaler_h_coef_ph1_tap12_vo_vxp_scaler_h_coef_ph1_tap12_SHIFT 0
#define vo_vxp_scaler_h_coef_ph1_tap12_vo_vxp_scaler_h_coef_ph1_tap12_WIDTH 12

 vo_vxp_scaler_h_coef_ph1_tap12:12, /*[11:0]  */
 hole0:20;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph1_tap11_tap10Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph1_tap11_tap10_p10_SHIFT 0
#define vo_vxp_scaler_h_coef_ph1_tap11_tap10_p10_WIDTH 12
#define vo_vxp_scaler_h_coef_ph1_tap11_tap10_p11_SHIFT 16
#define vo_vxp_scaler_h_coef_ph1_tap11_tap10_p11_WIDTH 12

 p10:12, /*[11:0]  */
 hole0:4,
 p11:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph19_tap9_tap8Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph19_tap9_tap8_p8_SHIFT 0
#define vo_vxp_scaler_h_coef_ph19_tap9_tap8_p8_WIDTH 12
#define vo_vxp_scaler_h_coef_ph19_tap9_tap8_p9_SHIFT 16
#define vo_vxp_scaler_h_coef_ph19_tap9_tap8_p9_WIDTH 12

 p8:12, /*[11:0]  */
 hole0:4,
 p9:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph19_tap7_tap6Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph19_tap7_tap6_p6_SHIFT 0
#define vo_vxp_scaler_h_coef_ph19_tap7_tap6_p6_WIDTH 12
#define vo_vxp_scaler_h_coef_ph19_tap7_tap6_p7_SHIFT 16
#define vo_vxp_scaler_h_coef_ph19_tap7_tap6_p7_WIDTH 12

 p6:12, /*[11:0]  */
 hole0:4,
 p7:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph19_tap5_tap4Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph19_tap5_tap4_p4_SHIFT 0
#define vo_vxp_scaler_h_coef_ph19_tap5_tap4_p4_WIDTH 12
#define vo_vxp_scaler_h_coef_ph19_tap5_tap4_p5_SHIFT 16
#define vo_vxp_scaler_h_coef_ph19_tap5_tap4_p5_WIDTH 12

 p4:12, /*[11:0]  */
 hole0:4,
 p5:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph19_tap3_tap2Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph19_tap3_tap2_p2_SHIFT 0
#define vo_vxp_scaler_h_coef_ph19_tap3_tap2_p2_WIDTH 12
#define vo_vxp_scaler_h_coef_ph19_tap3_tap2_p3_SHIFT 16
#define vo_vxp_scaler_h_coef_ph19_tap3_tap2_p3_WIDTH 12

 p2:12, /*[11:0]  */
 hole0:4,
 p3:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph19_tap1_tap0Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph19_tap1_tap0_p0_SHIFT 0
#define vo_vxp_scaler_h_coef_ph19_tap1_tap0_p0_WIDTH 12
#define vo_vxp_scaler_h_coef_ph19_tap1_tap0_p1_SHIFT 16
#define vo_vxp_scaler_h_coef_ph19_tap1_tap0_p1_WIDTH 12

 p0:12, /*[11:0]  */
 hole0:4,
 p1:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph19_tap12Reg {
 struct { uint32_t

 /* sorting 1 */
#define vo_vxp_scaler_h_coef_ph19_tap12_vo_vxp_scaler_h_coef_ph19_tap12_SHIFT 0
#define vo_vxp_scaler_h_coef_ph19_tap12_vo_vxp_scaler_h_coef_ph19_tap12_WIDTH 12

 vo_vxp_scaler_h_coef_ph19_tap12:12, /*[11:0]  */
 hole0:20;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph19_tap11_tap10Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph19_tap11_tap10_p10_SHIFT 0
#define vo_vxp_scaler_h_coef_ph19_tap11_tap10_p10_WIDTH 12
#define vo_vxp_scaler_h_coef_ph19_tap11_tap10_p11_SHIFT 16
#define vo_vxp_scaler_h_coef_ph19_tap11_tap10_p11_WIDTH 12

 p10:12, /*[11:0]  */
 hole0:4,
 p11:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph18_tap9_tap8Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph18_tap9_tap8_p8_SHIFT 0
#define vo_vxp_scaler_h_coef_ph18_tap9_tap8_p8_WIDTH 12
#define vo_vxp_scaler_h_coef_ph18_tap9_tap8_p9_SHIFT 16
#define vo_vxp_scaler_h_coef_ph18_tap9_tap8_p9_WIDTH 12

 p8:12, /*[11:0]  */
 hole0:4,
 p9:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph18_tap7_tap6Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph18_tap7_tap6_p6_SHIFT 0
#define vo_vxp_scaler_h_coef_ph18_tap7_tap6_p6_WIDTH 12
#define vo_vxp_scaler_h_coef_ph18_tap7_tap6_p7_SHIFT 16
#define vo_vxp_scaler_h_coef_ph18_tap7_tap6_p7_WIDTH 12

 p6:12, /*[11:0]  */
 hole0:4,
 p7:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph18_tap5_tap4Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph18_tap5_tap4_p4_SHIFT 0
#define vo_vxp_scaler_h_coef_ph18_tap5_tap4_p4_WIDTH 12
#define vo_vxp_scaler_h_coef_ph18_tap5_tap4_p5_SHIFT 16
#define vo_vxp_scaler_h_coef_ph18_tap5_tap4_p5_WIDTH 12

 p4:12, /*[11:0]  */
 hole0:4,
 p5:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph18_tap3_tap2Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph18_tap3_tap2_p2_SHIFT 0
#define vo_vxp_scaler_h_coef_ph18_tap3_tap2_p2_WIDTH 12
#define vo_vxp_scaler_h_coef_ph18_tap3_tap2_p3_SHIFT 16
#define vo_vxp_scaler_h_coef_ph18_tap3_tap2_p3_WIDTH 12

 p2:12, /*[11:0]  */
 hole0:4,
 p3:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph18_tap1_tap0Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph18_tap1_tap0_p0_SHIFT 0
#define vo_vxp_scaler_h_coef_ph18_tap1_tap0_p0_WIDTH 12
#define vo_vxp_scaler_h_coef_ph18_tap1_tap0_p1_SHIFT 16
#define vo_vxp_scaler_h_coef_ph18_tap1_tap0_p1_WIDTH 12

 p0:12, /*[11:0]  */
 hole0:4,
 p1:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph18_tap12Reg {
 struct { uint32_t

 /* sorting 1 */
#define vo_vxp_scaler_h_coef_ph18_tap12_vo_vxp_scaler_h_coef_ph18_tap12_SHIFT 0
#define vo_vxp_scaler_h_coef_ph18_tap12_vo_vxp_scaler_h_coef_ph18_tap12_WIDTH 12

 vo_vxp_scaler_h_coef_ph18_tap12:12, /*[11:0]  */
 hole0:20;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph18_tap11_tap10Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph18_tap11_tap10_p10_SHIFT 0
#define vo_vxp_scaler_h_coef_ph18_tap11_tap10_p10_WIDTH 12
#define vo_vxp_scaler_h_coef_ph18_tap11_tap10_p11_SHIFT 16
#define vo_vxp_scaler_h_coef_ph18_tap11_tap10_p11_WIDTH 12

 p10:12, /*[11:0]  */
 hole0:4,
 p11:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph17_tap9_tap8Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph17_tap9_tap8_p8_SHIFT 0
#define vo_vxp_scaler_h_coef_ph17_tap9_tap8_p8_WIDTH 12
#define vo_vxp_scaler_h_coef_ph17_tap9_tap8_p9_SHIFT 16
#define vo_vxp_scaler_h_coef_ph17_tap9_tap8_p9_WIDTH 12

 p8:12, /*[11:0]  */
 hole0:4,
 p9:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph17_tap7_tap6Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph17_tap7_tap6_p6_SHIFT 0
#define vo_vxp_scaler_h_coef_ph17_tap7_tap6_p6_WIDTH 12
#define vo_vxp_scaler_h_coef_ph17_tap7_tap6_p7_SHIFT 16
#define vo_vxp_scaler_h_coef_ph17_tap7_tap6_p7_WIDTH 12

 p6:12, /*[11:0]  */
 hole0:4,
 p7:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph17_tap5_tap4Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph17_tap5_tap4_p4_SHIFT 0
#define vo_vxp_scaler_h_coef_ph17_tap5_tap4_p4_WIDTH 12
#define vo_vxp_scaler_h_coef_ph17_tap5_tap4_p5_SHIFT 16
#define vo_vxp_scaler_h_coef_ph17_tap5_tap4_p5_WIDTH 12

 p4:12, /*[11:0]  */
 hole0:4,
 p5:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph17_tap3_tap2Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph17_tap3_tap2_p2_SHIFT 0
#define vo_vxp_scaler_h_coef_ph17_tap3_tap2_p2_WIDTH 12
#define vo_vxp_scaler_h_coef_ph17_tap3_tap2_p3_SHIFT 16
#define vo_vxp_scaler_h_coef_ph17_tap3_tap2_p3_WIDTH 12

 p2:12, /*[11:0]  */
 hole0:4,
 p3:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph17_tap1_tap0Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph17_tap1_tap0_p0_SHIFT 0
#define vo_vxp_scaler_h_coef_ph17_tap1_tap0_p0_WIDTH 12
#define vo_vxp_scaler_h_coef_ph17_tap1_tap0_p1_SHIFT 16
#define vo_vxp_scaler_h_coef_ph17_tap1_tap0_p1_WIDTH 12

 p0:12, /*[11:0]  */
 hole0:4,
 p1:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph17_tap12Reg {
 struct { uint32_t

 /* sorting 1 */
#define vo_vxp_scaler_h_coef_ph17_tap12_vo_vxp_scaler_h_coef_ph17_tap12_SHIFT 0
#define vo_vxp_scaler_h_coef_ph17_tap12_vo_vxp_scaler_h_coef_ph17_tap12_WIDTH 12

 vo_vxp_scaler_h_coef_ph17_tap12:12, /*[11:0]  */
 hole0:20;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph17_tap11_tap10Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph17_tap11_tap10_p10_SHIFT 0
#define vo_vxp_scaler_h_coef_ph17_tap11_tap10_p10_WIDTH 12
#define vo_vxp_scaler_h_coef_ph17_tap11_tap10_p11_SHIFT 16
#define vo_vxp_scaler_h_coef_ph17_tap11_tap10_p11_WIDTH 12

 p10:12, /*[11:0]  */
 hole0:4,
 p11:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph16_tap9_tap8Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph16_tap9_tap8_p8_SHIFT 0
#define vo_vxp_scaler_h_coef_ph16_tap9_tap8_p8_WIDTH 12
#define vo_vxp_scaler_h_coef_ph16_tap9_tap8_p9_SHIFT 16
#define vo_vxp_scaler_h_coef_ph16_tap9_tap8_p9_WIDTH 12

 p8:12, /*[11:0]  */
 hole0:4,
 p9:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph16_tap7_tap6Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph16_tap7_tap6_p6_SHIFT 0
#define vo_vxp_scaler_h_coef_ph16_tap7_tap6_p6_WIDTH 12
#define vo_vxp_scaler_h_coef_ph16_tap7_tap6_p7_SHIFT 16
#define vo_vxp_scaler_h_coef_ph16_tap7_tap6_p7_WIDTH 12

 p6:12, /*[11:0]  */
 hole0:4,
 p7:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph16_tap5_tap4Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph16_tap5_tap4_p4_SHIFT 0
#define vo_vxp_scaler_h_coef_ph16_tap5_tap4_p4_WIDTH 12
#define vo_vxp_scaler_h_coef_ph16_tap5_tap4_p5_SHIFT 16
#define vo_vxp_scaler_h_coef_ph16_tap5_tap4_p5_WIDTH 12

 p4:12, /*[11:0]  */
 hole0:4,
 p5:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph16_tap3_tap2Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph16_tap3_tap2_p2_SHIFT 0
#define vo_vxp_scaler_h_coef_ph16_tap3_tap2_p2_WIDTH 12
#define vo_vxp_scaler_h_coef_ph16_tap3_tap2_p3_SHIFT 16
#define vo_vxp_scaler_h_coef_ph16_tap3_tap2_p3_WIDTH 12

 p2:12, /*[11:0]  */
 hole0:4,
 p3:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph16_tap1_tap0Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph16_tap1_tap0_p0_SHIFT 0
#define vo_vxp_scaler_h_coef_ph16_tap1_tap0_p0_WIDTH 12
#define vo_vxp_scaler_h_coef_ph16_tap1_tap0_p1_SHIFT 16
#define vo_vxp_scaler_h_coef_ph16_tap1_tap0_p1_WIDTH 12

 p0:12, /*[11:0]  */
 hole0:4,
 p1:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph16_tap12Reg {
 struct { uint32_t

 /* sorting 1 */
#define vo_vxp_scaler_h_coef_ph16_tap12_vo_vxp_scaler_h_coef_ph16_tap12_SHIFT 0
#define vo_vxp_scaler_h_coef_ph16_tap12_vo_vxp_scaler_h_coef_ph16_tap12_WIDTH 12

 vo_vxp_scaler_h_coef_ph16_tap12:12, /*[11:0]  */
 hole0:20;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph16_tap11_tap10Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph16_tap11_tap10_p10_SHIFT 0
#define vo_vxp_scaler_h_coef_ph16_tap11_tap10_p10_WIDTH 12
#define vo_vxp_scaler_h_coef_ph16_tap11_tap10_p11_SHIFT 16
#define vo_vxp_scaler_h_coef_ph16_tap11_tap10_p11_WIDTH 12

 p10:12, /*[11:0]  */
 hole0:4,
 p11:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph15_tap9_tap8Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph15_tap9_tap8_p8_SHIFT 0
#define vo_vxp_scaler_h_coef_ph15_tap9_tap8_p8_WIDTH 12
#define vo_vxp_scaler_h_coef_ph15_tap9_tap8_p9_SHIFT 16
#define vo_vxp_scaler_h_coef_ph15_tap9_tap8_p9_WIDTH 12

 p8:12, /*[11:0]  */
 hole0:4,
 p9:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph15_tap7_tap6Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph15_tap7_tap6_p6_SHIFT 0
#define vo_vxp_scaler_h_coef_ph15_tap7_tap6_p6_WIDTH 12
#define vo_vxp_scaler_h_coef_ph15_tap7_tap6_p7_SHIFT 16
#define vo_vxp_scaler_h_coef_ph15_tap7_tap6_p7_WIDTH 12

 p6:12, /*[11:0]  */
 hole0:4,
 p7:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph15_tap5_tap4Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph15_tap5_tap4_p4_SHIFT 0
#define vo_vxp_scaler_h_coef_ph15_tap5_tap4_p4_WIDTH 12
#define vo_vxp_scaler_h_coef_ph15_tap5_tap4_p5_SHIFT 16
#define vo_vxp_scaler_h_coef_ph15_tap5_tap4_p5_WIDTH 12

 p4:12, /*[11:0]  */
 hole0:4,
 p5:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph15_tap3_tap2Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph15_tap3_tap2_p2_SHIFT 0
#define vo_vxp_scaler_h_coef_ph15_tap3_tap2_p2_WIDTH 12
#define vo_vxp_scaler_h_coef_ph15_tap3_tap2_p3_SHIFT 16
#define vo_vxp_scaler_h_coef_ph15_tap3_tap2_p3_WIDTH 12

 p2:12, /*[11:0]  */
 hole0:4,
 p3:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph15_tap1_tap0Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph15_tap1_tap0_p0_SHIFT 0
#define vo_vxp_scaler_h_coef_ph15_tap1_tap0_p0_WIDTH 12
#define vo_vxp_scaler_h_coef_ph15_tap1_tap0_p1_SHIFT 16
#define vo_vxp_scaler_h_coef_ph15_tap1_tap0_p1_WIDTH 12

 p0:12, /*[11:0]  */
 hole0:4,
 p1:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph15_tap12Reg {
 struct { uint32_t

 /* sorting 1 */
#define vo_vxp_scaler_h_coef_ph15_tap12_vo_vxp_scaler_h_coef_ph15_tap12_SHIFT 0
#define vo_vxp_scaler_h_coef_ph15_tap12_vo_vxp_scaler_h_coef_ph15_tap12_WIDTH 12

 vo_vxp_scaler_h_coef_ph15_tap12:12, /*[11:0]  */
 hole0:20;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph15_tap11_tap10Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph15_tap11_tap10_p10_SHIFT 0
#define vo_vxp_scaler_h_coef_ph15_tap11_tap10_p10_WIDTH 12
#define vo_vxp_scaler_h_coef_ph15_tap11_tap10_p11_SHIFT 16
#define vo_vxp_scaler_h_coef_ph15_tap11_tap10_p11_WIDTH 12

 p10:12, /*[11:0]  */
 hole0:4,
 p11:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph14_tap9_tap8Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph14_tap9_tap8_p8_SHIFT 0
#define vo_vxp_scaler_h_coef_ph14_tap9_tap8_p8_WIDTH 12
#define vo_vxp_scaler_h_coef_ph14_tap9_tap8_p9_SHIFT 16
#define vo_vxp_scaler_h_coef_ph14_tap9_tap8_p9_WIDTH 12

 p8:12, /*[11:0]  */
 hole0:4,
 p9:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph14_tap7_tap6Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph14_tap7_tap6_p6_SHIFT 0
#define vo_vxp_scaler_h_coef_ph14_tap7_tap6_p6_WIDTH 12
#define vo_vxp_scaler_h_coef_ph14_tap7_tap6_p7_SHIFT 16
#define vo_vxp_scaler_h_coef_ph14_tap7_tap6_p7_WIDTH 12

 p6:12, /*[11:0]  */
 hole0:4,
 p7:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph14_tap5_tap4Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph14_tap5_tap4_p4_SHIFT 0
#define vo_vxp_scaler_h_coef_ph14_tap5_tap4_p4_WIDTH 12
#define vo_vxp_scaler_h_coef_ph14_tap5_tap4_p5_SHIFT 16
#define vo_vxp_scaler_h_coef_ph14_tap5_tap4_p5_WIDTH 12

 p4:12, /*[11:0]  */
 hole0:4,
 p5:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph14_tap3_tap2Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph14_tap3_tap2_p2_SHIFT 0
#define vo_vxp_scaler_h_coef_ph14_tap3_tap2_p2_WIDTH 12
#define vo_vxp_scaler_h_coef_ph14_tap3_tap2_p3_SHIFT 16
#define vo_vxp_scaler_h_coef_ph14_tap3_tap2_p3_WIDTH 12

 p2:12, /*[11:0]  */
 hole0:4,
 p3:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph14_tap1_tap0Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph14_tap1_tap0_p0_SHIFT 0
#define vo_vxp_scaler_h_coef_ph14_tap1_tap0_p0_WIDTH 12
#define vo_vxp_scaler_h_coef_ph14_tap1_tap0_p1_SHIFT 16
#define vo_vxp_scaler_h_coef_ph14_tap1_tap0_p1_WIDTH 12

 p0:12, /*[11:0]  */
 hole0:4,
 p1:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph14_tap12Reg {
 struct { uint32_t

 /* sorting 1 */
#define vo_vxp_scaler_h_coef_ph14_tap12_vo_vxp_scaler_h_coef_ph14_tap12_SHIFT 0
#define vo_vxp_scaler_h_coef_ph14_tap12_vo_vxp_scaler_h_coef_ph14_tap12_WIDTH 12

 vo_vxp_scaler_h_coef_ph14_tap12:12, /*[11:0]  */
 hole0:20;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph14_tap11_tap10Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph14_tap11_tap10_p10_SHIFT 0
#define vo_vxp_scaler_h_coef_ph14_tap11_tap10_p10_WIDTH 12
#define vo_vxp_scaler_h_coef_ph14_tap11_tap10_p11_SHIFT 16
#define vo_vxp_scaler_h_coef_ph14_tap11_tap10_p11_WIDTH 12

 p10:12, /*[11:0]  */
 hole0:4,
 p11:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph13_tap9_tap8Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph13_tap9_tap8_p8_SHIFT 0
#define vo_vxp_scaler_h_coef_ph13_tap9_tap8_p8_WIDTH 12
#define vo_vxp_scaler_h_coef_ph13_tap9_tap8_p9_SHIFT 16
#define vo_vxp_scaler_h_coef_ph13_tap9_tap8_p9_WIDTH 12

 p8:12, /*[11:0]  */
 hole0:4,
 p9:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph13_tap7_tap6Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph13_tap7_tap6_p6_SHIFT 0
#define vo_vxp_scaler_h_coef_ph13_tap7_tap6_p6_WIDTH 12
#define vo_vxp_scaler_h_coef_ph13_tap7_tap6_p7_SHIFT 16
#define vo_vxp_scaler_h_coef_ph13_tap7_tap6_p7_WIDTH 12

 p6:12, /*[11:0]  */
 hole0:4,
 p7:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph13_tap5_tap4Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph13_tap5_tap4_p4_SHIFT 0
#define vo_vxp_scaler_h_coef_ph13_tap5_tap4_p4_WIDTH 12
#define vo_vxp_scaler_h_coef_ph13_tap5_tap4_p5_SHIFT 16
#define vo_vxp_scaler_h_coef_ph13_tap5_tap4_p5_WIDTH 12

 p4:12, /*[11:0]  */
 hole0:4,
 p5:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph13_tap3_tap2Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph13_tap3_tap2_p2_SHIFT 0
#define vo_vxp_scaler_h_coef_ph13_tap3_tap2_p2_WIDTH 12
#define vo_vxp_scaler_h_coef_ph13_tap3_tap2_p3_SHIFT 16
#define vo_vxp_scaler_h_coef_ph13_tap3_tap2_p3_WIDTH 12

 p2:12, /*[11:0]  */
 hole0:4,
 p3:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph13_tap1_tap0Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph13_tap1_tap0_p0_SHIFT 0
#define vo_vxp_scaler_h_coef_ph13_tap1_tap0_p0_WIDTH 12
#define vo_vxp_scaler_h_coef_ph13_tap1_tap0_p1_SHIFT 16
#define vo_vxp_scaler_h_coef_ph13_tap1_tap0_p1_WIDTH 12

 p0:12, /*[11:0]  */
 hole0:4,
 p1:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph13_tap12Reg {
 struct { uint32_t

 /* sorting 1 */
#define vo_vxp_scaler_h_coef_ph13_tap12_vo_vxp_scaler_h_coef_ph13_tap12_SHIFT 0
#define vo_vxp_scaler_h_coef_ph13_tap12_vo_vxp_scaler_h_coef_ph13_tap12_WIDTH 12

 vo_vxp_scaler_h_coef_ph13_tap12:12, /*[11:0]  */
 hole0:20;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph13_tap11_tap10Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph13_tap11_tap10_p10_SHIFT 0
#define vo_vxp_scaler_h_coef_ph13_tap11_tap10_p10_WIDTH 12
#define vo_vxp_scaler_h_coef_ph13_tap11_tap10_p11_SHIFT 16
#define vo_vxp_scaler_h_coef_ph13_tap11_tap10_p11_WIDTH 12

 p10:12, /*[11:0]  */
 hole0:4,
 p11:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph12_tap9_tap8Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph12_tap9_tap8_p8_SHIFT 0
#define vo_vxp_scaler_h_coef_ph12_tap9_tap8_p8_WIDTH 12
#define vo_vxp_scaler_h_coef_ph12_tap9_tap8_p9_SHIFT 16
#define vo_vxp_scaler_h_coef_ph12_tap9_tap8_p9_WIDTH 12

 p8:12, /*[11:0]  */
 hole0:4,
 p9:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph12_tap7_tap6Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph12_tap7_tap6_p6_SHIFT 0
#define vo_vxp_scaler_h_coef_ph12_tap7_tap6_p6_WIDTH 12
#define vo_vxp_scaler_h_coef_ph12_tap7_tap6_p7_SHIFT 16
#define vo_vxp_scaler_h_coef_ph12_tap7_tap6_p7_WIDTH 12

 p6:12, /*[11:0]  */
 hole0:4,
 p7:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph12_tap5_tap4Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph12_tap5_tap4_p4_SHIFT 0
#define vo_vxp_scaler_h_coef_ph12_tap5_tap4_p4_WIDTH 12
#define vo_vxp_scaler_h_coef_ph12_tap5_tap4_p5_SHIFT 16
#define vo_vxp_scaler_h_coef_ph12_tap5_tap4_p5_WIDTH 12

 p4:12, /*[11:0]  */
 hole0:4,
 p5:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph12_tap3_tap2Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph12_tap3_tap2_p2_SHIFT 0
#define vo_vxp_scaler_h_coef_ph12_tap3_tap2_p2_WIDTH 12
#define vo_vxp_scaler_h_coef_ph12_tap3_tap2_p3_SHIFT 16
#define vo_vxp_scaler_h_coef_ph12_tap3_tap2_p3_WIDTH 12

 p2:12, /*[11:0]  */
 hole0:4,
 p3:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph12_tap1_tap0Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph12_tap1_tap0_p0_SHIFT 0
#define vo_vxp_scaler_h_coef_ph12_tap1_tap0_p0_WIDTH 12
#define vo_vxp_scaler_h_coef_ph12_tap1_tap0_p1_SHIFT 16
#define vo_vxp_scaler_h_coef_ph12_tap1_tap0_p1_WIDTH 12

 p0:12, /*[11:0]  */
 hole0:4,
 p1:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph12_tap12Reg {
 struct { uint32_t

 /* sorting 1 */
#define vo_vxp_scaler_h_coef_ph12_tap12_vo_vxp_scaler_h_coef_ph12_tap12_SHIFT 0
#define vo_vxp_scaler_h_coef_ph12_tap12_vo_vxp_scaler_h_coef_ph12_tap12_WIDTH 12

 vo_vxp_scaler_h_coef_ph12_tap12:12, /*[11:0]  */
 hole0:20;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph12_tap11_tap10Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph12_tap11_tap10_p10_SHIFT 0
#define vo_vxp_scaler_h_coef_ph12_tap11_tap10_p10_WIDTH 12
#define vo_vxp_scaler_h_coef_ph12_tap11_tap10_p11_SHIFT 16
#define vo_vxp_scaler_h_coef_ph12_tap11_tap10_p11_WIDTH 12

 p10:12, /*[11:0]  */
 hole0:4,
 p11:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph11_tap9_tap8Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph11_tap9_tap8_p8_SHIFT 0
#define vo_vxp_scaler_h_coef_ph11_tap9_tap8_p8_WIDTH 12
#define vo_vxp_scaler_h_coef_ph11_tap9_tap8_p9_SHIFT 16
#define vo_vxp_scaler_h_coef_ph11_tap9_tap8_p9_WIDTH 12

 p8:12, /*[11:0]  */
 hole0:4,
 p9:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph11_tap7_tap6Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph11_tap7_tap6_p6_SHIFT 0
#define vo_vxp_scaler_h_coef_ph11_tap7_tap6_p6_WIDTH 12
#define vo_vxp_scaler_h_coef_ph11_tap7_tap6_p7_SHIFT 16
#define vo_vxp_scaler_h_coef_ph11_tap7_tap6_p7_WIDTH 12

 p6:12, /*[11:0]  */
 hole0:4,
 p7:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph11_tap5_tap4Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph11_tap5_tap4_p4_SHIFT 0
#define vo_vxp_scaler_h_coef_ph11_tap5_tap4_p4_WIDTH 12
#define vo_vxp_scaler_h_coef_ph11_tap5_tap4_p5_SHIFT 16
#define vo_vxp_scaler_h_coef_ph11_tap5_tap4_p5_WIDTH 12

 p4:12, /*[11:0]  */
 hole0:4,
 p5:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph11_tap3_tap2Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph11_tap3_tap2_p2_SHIFT 0
#define vo_vxp_scaler_h_coef_ph11_tap3_tap2_p2_WIDTH 12
#define vo_vxp_scaler_h_coef_ph11_tap3_tap2_p3_SHIFT 16
#define vo_vxp_scaler_h_coef_ph11_tap3_tap2_p3_WIDTH 12

 p2:12, /*[11:0]  */
 hole0:4,
 p3:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph11_tap1_tap0Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph11_tap1_tap0_p0_SHIFT 0
#define vo_vxp_scaler_h_coef_ph11_tap1_tap0_p0_WIDTH 12
#define vo_vxp_scaler_h_coef_ph11_tap1_tap0_p1_SHIFT 16
#define vo_vxp_scaler_h_coef_ph11_tap1_tap0_p1_WIDTH 12

 p0:12, /*[11:0]  */
 hole0:4,
 p1:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph11_tap12Reg {
 struct { uint32_t

 /* sorting 1 */
#define vo_vxp_scaler_h_coef_ph11_tap12_vo_vxp_scaler_h_coef_ph11_tap12_SHIFT 0
#define vo_vxp_scaler_h_coef_ph11_tap12_vo_vxp_scaler_h_coef_ph11_tap12_WIDTH 12

 vo_vxp_scaler_h_coef_ph11_tap12:12, /*[11:0]  */
 hole0:20;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph11_tap11_tap10Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph11_tap11_tap10_p10_SHIFT 0
#define vo_vxp_scaler_h_coef_ph11_tap11_tap10_p10_WIDTH 12
#define vo_vxp_scaler_h_coef_ph11_tap11_tap10_p11_SHIFT 16
#define vo_vxp_scaler_h_coef_ph11_tap11_tap10_p11_WIDTH 12

 p10:12, /*[11:0]  */
 hole0:4,
 p11:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph10_tap9_tap8Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph10_tap9_tap8_p8_SHIFT 0
#define vo_vxp_scaler_h_coef_ph10_tap9_tap8_p8_WIDTH 12
#define vo_vxp_scaler_h_coef_ph10_tap9_tap8_p9_SHIFT 16
#define vo_vxp_scaler_h_coef_ph10_tap9_tap8_p9_WIDTH 12

 p8:12, /*[11:0]  */
 hole0:4,
 p9:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph10_tap7_tap6Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph10_tap7_tap6_p6_SHIFT 0
#define vo_vxp_scaler_h_coef_ph10_tap7_tap6_p6_WIDTH 12
#define vo_vxp_scaler_h_coef_ph10_tap7_tap6_p7_SHIFT 16
#define vo_vxp_scaler_h_coef_ph10_tap7_tap6_p7_WIDTH 12

 p6:12, /*[11:0]  */
 hole0:4,
 p7:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph10_tap5_tap4Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph10_tap5_tap4_p4_SHIFT 0
#define vo_vxp_scaler_h_coef_ph10_tap5_tap4_p4_WIDTH 12
#define vo_vxp_scaler_h_coef_ph10_tap5_tap4_p5_SHIFT 16
#define vo_vxp_scaler_h_coef_ph10_tap5_tap4_p5_WIDTH 12

 p4:12, /*[11:0]  */
 hole0:4,
 p5:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph10_tap3_tap2Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph10_tap3_tap2_p2_SHIFT 0
#define vo_vxp_scaler_h_coef_ph10_tap3_tap2_p2_WIDTH 12
#define vo_vxp_scaler_h_coef_ph10_tap3_tap2_p3_SHIFT 16
#define vo_vxp_scaler_h_coef_ph10_tap3_tap2_p3_WIDTH 12

 p2:12, /*[11:0]  */
 hole0:4,
 p3:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph10_tap1_tap0Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph10_tap1_tap0_p0_SHIFT 0
#define vo_vxp_scaler_h_coef_ph10_tap1_tap0_p0_WIDTH 12
#define vo_vxp_scaler_h_coef_ph10_tap1_tap0_p1_SHIFT 16
#define vo_vxp_scaler_h_coef_ph10_tap1_tap0_p1_WIDTH 12

 p0:12, /*[11:0]  */
 hole0:4,
 p1:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph10_tap12Reg {
 struct { uint32_t

 /* sorting 1 */
#define vo_vxp_scaler_h_coef_ph10_tap12_vo_vxp_scaler_h_coef_ph10_tap12_SHIFT 0
#define vo_vxp_scaler_h_coef_ph10_tap12_vo_vxp_scaler_h_coef_ph10_tap12_WIDTH 12

 vo_vxp_scaler_h_coef_ph10_tap12:12, /*[11:0]  */
 hole0:20;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph10_tap11_tap10Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph10_tap11_tap10_p10_SHIFT 0
#define vo_vxp_scaler_h_coef_ph10_tap11_tap10_p10_WIDTH 12
#define vo_vxp_scaler_h_coef_ph10_tap11_tap10_p11_SHIFT 16
#define vo_vxp_scaler_h_coef_ph10_tap11_tap10_p11_WIDTH 12

 p10:12, /*[11:0]  */
 hole0:4,
 p11:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph0_tap9_tap8Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph0_tap9_tap8_p8_SHIFT 0
#define vo_vxp_scaler_h_coef_ph0_tap9_tap8_p8_WIDTH 12
#define vo_vxp_scaler_h_coef_ph0_tap9_tap8_p9_SHIFT 16
#define vo_vxp_scaler_h_coef_ph0_tap9_tap8_p9_WIDTH 12

 p8:12, /*[11:0]  */
 hole0:4,
 p9:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph0_tap7_tap6Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph0_tap7_tap6_p6_SHIFT 0
#define vo_vxp_scaler_h_coef_ph0_tap7_tap6_p6_WIDTH 12
#define vo_vxp_scaler_h_coef_ph0_tap7_tap6_p7_SHIFT 16
#define vo_vxp_scaler_h_coef_ph0_tap7_tap6_p7_WIDTH 12

 p6:12, /*[11:0]  */
 hole0:4,
 p7:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph0_tap5_tap4Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph0_tap5_tap4_p4_SHIFT 0
#define vo_vxp_scaler_h_coef_ph0_tap5_tap4_p4_WIDTH 12
#define vo_vxp_scaler_h_coef_ph0_tap5_tap4_p5_SHIFT 16
#define vo_vxp_scaler_h_coef_ph0_tap5_tap4_p5_WIDTH 12

 p4:12, /*[11:0]  */
 hole0:4,
 p5:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph0_tap3_tap2Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph0_tap3_tap2_p2_SHIFT 0
#define vo_vxp_scaler_h_coef_ph0_tap3_tap2_p2_WIDTH 12
#define vo_vxp_scaler_h_coef_ph0_tap3_tap2_p3_SHIFT 16
#define vo_vxp_scaler_h_coef_ph0_tap3_tap2_p3_WIDTH 12

 p2:12, /*[11:0]  */
 hole0:4,
 p3:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph0_tap1_tap0Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph0_tap1_tap0_p0_SHIFT 0
#define vo_vxp_scaler_h_coef_ph0_tap1_tap0_p0_WIDTH 12
#define vo_vxp_scaler_h_coef_ph0_tap1_tap0_p1_SHIFT 16
#define vo_vxp_scaler_h_coef_ph0_tap1_tap0_p1_WIDTH 12

 p0:12, /*[11:0]  */
 hole0:4,
 p1:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph0_tap12Reg {
 struct { uint32_t

 /* sorting 1 */
#define vo_vxp_scaler_h_coef_ph0_tap12_vo_vxp_scaler_h_coef_ph0_tap12_SHIFT 0
#define vo_vxp_scaler_h_coef_ph0_tap12_vo_vxp_scaler_h_coef_ph0_tap12_WIDTH 12

 vo_vxp_scaler_h_coef_ph0_tap12:12, /*[11:0]  */
 hole0:20;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_h_coef_ph0_tap11_tap10Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_h_coef_ph0_tap11_tap10_p10_SHIFT 0
#define vo_vxp_scaler_h_coef_ph0_tap11_tap10_p10_WIDTH 12
#define vo_vxp_scaler_h_coef_ph0_tap11_tap10_p11_SHIFT 16
#define vo_vxp_scaler_h_coef_ph0_tap11_tap10_p11_WIDTH 12

 p10:12, /*[11:0]  */
 hole0:4,
 p11:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_edge_enhancement_enableReg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_edge_enhancement_enable_h_SHIFT 0
#define vo_vxp_scaler_edge_enhancement_enable_h_WIDTH 1
#define vo_vxp_scaler_edge_enhancement_enable_v_SHIFT 4
#define vo_vxp_scaler_edge_enhancement_enable_v_WIDTH 1

 h:1, /*[0:0]  */
 hole0:3,
 v:1, /*[4:4]  */
 hole1:27;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_banding_correction_thresholds_vReg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_banding_correction_thresholds_v_detection_thresh_v_SHIFT 0
#define vo_vxp_scaler_banding_correction_thresholds_v_detection_thresh_v_WIDTH 12
#define vo_vxp_scaler_banding_correction_thresholds_v_max_change_thresh_v_SHIFT 16
#define vo_vxp_scaler_banding_correction_thresholds_v_max_change_thresh_v_WIDTH 8

 detection_thresh_v:12, /*[11:0]  */
 hole0:4,
 max_change_thresh_v:8, /*[23:16]  */
 hole1:8;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_banding_correction_thresholds_hReg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_banding_correction_thresholds_h_detection_thresh_h_SHIFT 0
#define vo_vxp_scaler_banding_correction_thresholds_h_detection_thresh_h_WIDTH 12
#define vo_vxp_scaler_banding_correction_thresholds_h_max_change_thresh_h_SHIFT 16
#define vo_vxp_scaler_banding_correction_thresholds_h_max_change_thresh_h_WIDTH 8

 detection_thresh_h:12, /*[11:0]  */
 hole0:4,
 max_change_thresh_h:8, /*[23:16]  */
 hole1:8;
 } bits;

 uint32_t value;
};

union vo_vxp_scaler_banding_correction_enReg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_scaler_banding_correction_en_h_SHIFT 0
#define vo_vxp_scaler_banding_correction_en_h_WIDTH 1
#define vo_vxp_scaler_banding_correction_en_v_SHIFT 4
#define vo_vxp_scaler_banding_correction_en_v_WIDTH 1

 h:1, /*[0:0]  */
 hole0:3,
 v:1, /*[4:4]  */
 hole1:27;
 } bits;

 uint32_t value;
};

union vo_vxp_sc_post_process_sizeReg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_sc_post_process_size_width_SHIFT 0
#define vo_vxp_sc_post_process_size_width_WIDTH 12
#define vo_vxp_sc_post_process_size_height_SHIFT 16
#define vo_vxp_sc_post_process_size_height_WIDTH 11

 width:12, /*[11:0]  */
 hole0:4,
 height:11, /*[26:16]  */
 hole1:5;
 } bits;

 uint32_t value;
};

union vo_vxp_sc_post_process_black_bar_size_and_dirReg {
 struct { uint32_t

 /* sorting 3 */
#define vo_vxp_sc_post_process_black_bar_size_and_dir_size_top_or_left_SHIFT 0
#define vo_vxp_sc_post_process_black_bar_size_and_dir_size_top_or_left_WIDTH 12
#define vo_vxp_sc_post_process_black_bar_size_and_dir_size_bottom_or_right_SHIFT 16
#define vo_vxp_sc_post_process_black_bar_size_and_dir_size_bottom_or_right_WIDTH 12
#define vo_vxp_sc_post_process_black_bar_size_and_dir_direction_SHIFT 31
#define vo_vxp_sc_post_process_black_bar_size_and_dir_direction_WIDTH 1

 size_top_or_left:12, /*[11:0]  */
 hole0:4,
 size_bottom_or_right:12, /*[27:16]  */
 hole1:3,
 direction:1; /*[31:31]  */
 } bits;

 uint32_t value;
};

union vo_vxp_sc_post_process_black_bar_colorReg {
 struct { uint32_t

 /* sorting 4 */
#define vo_vxp_sc_post_process_black_bar_color_cb_SHIFT 0
#define vo_vxp_sc_post_process_black_bar_color_cb_WIDTH 8
#define vo_vxp_sc_post_process_black_bar_color_y_SHIFT 8
#define vo_vxp_sc_post_process_black_bar_color_y_WIDTH 8
#define vo_vxp_sc_post_process_black_bar_color_cr_SHIFT 16
#define vo_vxp_sc_post_process_black_bar_color_cr_WIDTH 8
#define vo_vxp_sc_post_process_black_bar_color_a_SHIFT 24
#define vo_vxp_sc_post_process_black_bar_color_a_WIDTH 8

 cb:8, /*[7:0]  */
 y:8, /*[15:8]  */
 cr:8, /*[23:16]  */
 a:8; /*[31:24]  */
 } bits;

 uint32_t value;
};

union vo_vxp_sc_post_process_alpha_valueReg {
 struct { uint32_t

 /* sorting 1 */
#define vo_vxp_sc_post_process_alpha_value_vo_vxp_sc_post_process_alpha_SHIFT 0
#define vo_vxp_sc_post_process_alpha_value_vo_vxp_sc_post_process_alpha_WIDTH 8

 vo_vxp_sc_post_process_alpha:8, /*[7:0]  */
 hole0:24;
 } bits;

 uint32_t value;
};

struct vo_vxp_scaler {
 union vo_vxp_scaler_h_coef_ph0_tap1_tap0Reg vo_vxp_scaler_h_coef_ph0_tap1_tap0; /* +0x00000000  */
 union vo_vxp_scaler_h_coef_ph0_tap3_tap2Reg vo_vxp_scaler_h_coef_ph0_tap3_tap2; /* +0x00000004  */
 union vo_vxp_scaler_h_coef_ph0_tap5_tap4Reg vo_vxp_scaler_h_coef_ph0_tap5_tap4; /* +0x00000008  */
 union vo_vxp_scaler_h_coef_ph0_tap7_tap6Reg vo_vxp_scaler_h_coef_ph0_tap7_tap6; /* +0x0000000c  */
 union vo_vxp_scaler_h_coef_ph0_tap9_tap8Reg vo_vxp_scaler_h_coef_ph0_tap9_tap8; /* +0x00000010  */
 union vo_vxp_scaler_h_coef_ph0_tap11_tap10Reg vo_vxp_scaler_h_coef_ph0_tap11_tap10; /* +0x00000014  */
 union vo_vxp_scaler_h_coef_ph0_tap12Reg vo_vxp_scaler_h_coef_ph0_tap12; /* +0x00000018  */
 uint32_t pad0[0x0004/4];
 union vo_vxp_scaler_h_coef_ph1_tap1_tap0Reg vo_vxp_scaler_h_coef_ph1_tap1_tap0; /* +0x00000020  */
 union vo_vxp_scaler_h_coef_ph1_tap3_tap2Reg vo_vxp_scaler_h_coef_ph1_tap3_tap2; /* +0x00000024  */
 union vo_vxp_scaler_h_coef_ph1_tap5_tap4Reg vo_vxp_scaler_h_coef_ph1_tap5_tap4; /* +0x00000028  */
 union vo_vxp_scaler_h_coef_ph1_tap7_tap6Reg vo_vxp_scaler_h_coef_ph1_tap7_tap6; /* +0x0000002c  */
 union vo_vxp_scaler_h_coef_ph1_tap9_tap8Reg vo_vxp_scaler_h_coef_ph1_tap9_tap8; /* +0x00000030  */
 union vo_vxp_scaler_h_coef_ph1_tap11_tap10Reg vo_vxp_scaler_h_coef_ph1_tap11_tap10; /* +0x00000034  */
 union vo_vxp_scaler_h_coef_ph1_tap12Reg vo_vxp_scaler_h_coef_ph1_tap12; /* +0x00000038  */
 uint32_t pad1[0x0004/4];
 union vo_vxp_scaler_h_coef_ph2_tap1_tap0Reg vo_vxp_scaler_h_coef_ph2_tap1_tap0; /* +0x00000040  */
 union vo_vxp_scaler_h_coef_ph2_tap3_tap2Reg vo_vxp_scaler_h_coef_ph2_tap3_tap2; /* +0x00000044  */
 union vo_vxp_scaler_h_coef_ph2_tap5_tap4Reg vo_vxp_scaler_h_coef_ph2_tap5_tap4; /* +0x00000048  */
 union vo_vxp_scaler_h_coef_ph2_tap7_tap6Reg vo_vxp_scaler_h_coef_ph2_tap7_tap6; /* +0x0000004c  */
 union vo_vxp_scaler_h_coef_ph2_tap9_tap8Reg vo_vxp_scaler_h_coef_ph2_tap9_tap8; /* +0x00000050  */
 union vo_vxp_scaler_h_coef_ph2_tap11_tap10Reg vo_vxp_scaler_h_coef_ph2_tap11_tap10; /* +0x00000054  */
 union vo_vxp_scaler_h_coef_ph2_tap12Reg vo_vxp_scaler_h_coef_ph2_tap12; /* +0x00000058  */
 uint32_t pad2[0x0004/4];
 union vo_vxp_scaler_h_coef_ph3_tap1_tap0Reg vo_vxp_scaler_h_coef_ph3_tap1_tap0; /* +0x00000060  */
 union vo_vxp_scaler_h_coef_ph3_tap3_tap2Reg vo_vxp_scaler_h_coef_ph3_tap3_tap2; /* +0x00000064  */
 union vo_vxp_scaler_h_coef_ph3_tap5_tap4Reg vo_vxp_scaler_h_coef_ph3_tap5_tap4; /* +0x00000068  */
 union vo_vxp_scaler_h_coef_ph3_tap7_tap6Reg vo_vxp_scaler_h_coef_ph3_tap7_tap6; /* +0x0000006c  */
 union vo_vxp_scaler_h_coef_ph3_tap9_tap8Reg vo_vxp_scaler_h_coef_ph3_tap9_tap8; /* +0x00000070  */
 union vo_vxp_scaler_h_coef_ph3_tap11_tap10Reg vo_vxp_scaler_h_coef_ph3_tap11_tap10; /* +0x00000074  */
 union vo_vxp_scaler_h_coef_ph3_tap12Reg vo_vxp_scaler_h_coef_ph3_tap12; /* +0x00000078  */
 uint32_t pad3[0x0004/4];
 union vo_vxp_scaler_h_coef_ph4_tap1_tap0Reg vo_vxp_scaler_h_coef_ph4_tap1_tap0; /* +0x00000080  */
 union vo_vxp_scaler_h_coef_ph4_tap3_tap2Reg vo_vxp_scaler_h_coef_ph4_tap3_tap2; /* +0x00000084  */
 union vo_vxp_scaler_h_coef_ph4_tap5_tap4Reg vo_vxp_scaler_h_coef_ph4_tap5_tap4; /* +0x00000088  */
 union vo_vxp_scaler_h_coef_ph4_tap7_tap6Reg vo_vxp_scaler_h_coef_ph4_tap7_tap6; /* +0x0000008c  */
 union vo_vxp_scaler_h_coef_ph4_tap9_tap8Reg vo_vxp_scaler_h_coef_ph4_tap9_tap8; /* +0x00000090  */
 union vo_vxp_scaler_h_coef_ph4_tap11_tap10Reg vo_vxp_scaler_h_coef_ph4_tap11_tap10; /* +0x00000094  */
 union vo_vxp_scaler_h_coef_ph4_tap12Reg vo_vxp_scaler_h_coef_ph4_tap12; /* +0x00000098  */
 uint32_t pad4[0x0004/4];
 union vo_vxp_scaler_h_coef_ph5_tap1_tap0Reg vo_vxp_scaler_h_coef_ph5_tap1_tap0; /* +0x000000a0  */
 union vo_vxp_scaler_h_coef_ph5_tap3_tap2Reg vo_vxp_scaler_h_coef_ph5_tap3_tap2; /* +0x000000a4  */
 union vo_vxp_scaler_h_coef_ph5_tap5_tap4Reg vo_vxp_scaler_h_coef_ph5_tap5_tap4; /* +0x000000a8  */
 union vo_vxp_scaler_h_coef_ph5_tap7_tap6Reg vo_vxp_scaler_h_coef_ph5_tap7_tap6; /* +0x000000ac  */
 union vo_vxp_scaler_h_coef_ph5_tap9_tap8Reg vo_vxp_scaler_h_coef_ph5_tap9_tap8; /* +0x000000b0  */
 union vo_vxp_scaler_h_coef_ph5_tap11_tap10Reg vo_vxp_scaler_h_coef_ph5_tap11_tap10; /* +0x000000b4  */
 union vo_vxp_scaler_h_coef_ph5_tap12Reg vo_vxp_scaler_h_coef_ph5_tap12; /* +0x000000b8  */
 uint32_t pad5[0x0004/4];
 union vo_vxp_scaler_h_coef_ph6_tap1_tap0Reg vo_vxp_scaler_h_coef_ph6_tap1_tap0; /* +0x000000c0  */
 union vo_vxp_scaler_h_coef_ph6_tap3_tap2Reg vo_vxp_scaler_h_coef_ph6_tap3_tap2; /* +0x000000c4  */
 union vo_vxp_scaler_h_coef_ph6_tap5_tap4Reg vo_vxp_scaler_h_coef_ph6_tap5_tap4; /* +0x000000c8  */
 union vo_vxp_scaler_h_coef_ph6_tap7_tap6Reg vo_vxp_scaler_h_coef_ph6_tap7_tap6; /* +0x000000cc  */
 union vo_vxp_scaler_h_coef_ph6_tap9_tap8Reg vo_vxp_scaler_h_coef_ph6_tap9_tap8; /* +0x000000d0  */
 union vo_vxp_scaler_h_coef_ph6_tap11_tap10Reg vo_vxp_scaler_h_coef_ph6_tap11_tap10; /* +0x000000d4  */
 union vo_vxp_scaler_h_coef_ph6_tap12Reg vo_vxp_scaler_h_coef_ph6_tap12; /* +0x000000d8  */
 uint32_t pad6[0x0004/4];
 union vo_vxp_scaler_h_coef_ph7_tap1_tap0Reg vo_vxp_scaler_h_coef_ph7_tap1_tap0; /* +0x000000e0  */
 union vo_vxp_scaler_h_coef_ph7_tap3_tap2Reg vo_vxp_scaler_h_coef_ph7_tap3_tap2; /* +0x000000e4  */
 union vo_vxp_scaler_h_coef_ph7_tap5_tap4Reg vo_vxp_scaler_h_coef_ph7_tap5_tap4; /* +0x000000e8  */
 union vo_vxp_scaler_h_coef_ph7_tap7_tap6Reg vo_vxp_scaler_h_coef_ph7_tap7_tap6; /* +0x000000ec  */
 union vo_vxp_scaler_h_coef_ph7_tap9_tap8Reg vo_vxp_scaler_h_coef_ph7_tap9_tap8; /* +0x000000f0  */
 union vo_vxp_scaler_h_coef_ph7_tap11_tap10Reg vo_vxp_scaler_h_coef_ph7_tap11_tap10; /* +0x000000f4  */
 union vo_vxp_scaler_h_coef_ph7_tap12Reg vo_vxp_scaler_h_coef_ph7_tap12; /* +0x000000f8  */
 uint32_t pad7[0x0004/4];
 union vo_vxp_scaler_h_coef_ph8_tap1_tap0Reg vo_vxp_scaler_h_coef_ph8_tap1_tap0; /* +0x00000100  */
 union vo_vxp_scaler_h_coef_ph8_tap3_tap2Reg vo_vxp_scaler_h_coef_ph8_tap3_tap2; /* +0x00000104  */
 union vo_vxp_scaler_h_coef_ph8_tap5_tap4Reg vo_vxp_scaler_h_coef_ph8_tap5_tap4; /* +0x00000108  */
 union vo_vxp_scaler_h_coef_ph8_tap7_tap6Reg vo_vxp_scaler_h_coef_ph8_tap7_tap6; /* +0x0000010c  */
 union vo_vxp_scaler_h_coef_ph8_tap9_tap8Reg vo_vxp_scaler_h_coef_ph8_tap9_tap8; /* +0x00000110  */
 union vo_vxp_scaler_h_coef_ph8_tap11_tap10Reg vo_vxp_scaler_h_coef_ph8_tap11_tap10; /* +0x00000114  */
 union vo_vxp_scaler_h_coef_ph8_tap12Reg vo_vxp_scaler_h_coef_ph8_tap12; /* +0x00000118  */
 uint32_t pad8[0x0004/4];
 union vo_vxp_scaler_h_coef_ph9_tap1_tap0Reg vo_vxp_scaler_h_coef_ph9_tap1_tap0; /* +0x00000120  */
 union vo_vxp_scaler_h_coef_ph9_tap3_tap2Reg vo_vxp_scaler_h_coef_ph9_tap3_tap2; /* +0x00000124  */
 union vo_vxp_scaler_h_coef_ph9_tap5_tap4Reg vo_vxp_scaler_h_coef_ph9_tap5_tap4; /* +0x00000128  */
 union vo_vxp_scaler_h_coef_ph9_tap7_tap6Reg vo_vxp_scaler_h_coef_ph9_tap7_tap6; /* +0x0000012c  */
 union vo_vxp_scaler_h_coef_ph9_tap9_tap8Reg vo_vxp_scaler_h_coef_ph9_tap9_tap8; /* +0x00000130  */
 union vo_vxp_scaler_h_coef_ph9_tap11_tap10Reg vo_vxp_scaler_h_coef_ph9_tap11_tap10; /* +0x00000134  */
 union vo_vxp_scaler_h_coef_ph9_tap12Reg vo_vxp_scaler_h_coef_ph9_tap12; /* +0x00000138  */
 uint32_t pad9[0x0004/4];
 union vo_vxp_scaler_h_coef_ph10_tap1_tap0Reg vo_vxp_scaler_h_coef_ph10_tap1_tap0; /* +0x00000140  */
 union vo_vxp_scaler_h_coef_ph10_tap3_tap2Reg vo_vxp_scaler_h_coef_ph10_tap3_tap2; /* +0x00000144  */
 union vo_vxp_scaler_h_coef_ph10_tap5_tap4Reg vo_vxp_scaler_h_coef_ph10_tap5_tap4; /* +0x00000148  */
 union vo_vxp_scaler_h_coef_ph10_tap7_tap6Reg vo_vxp_scaler_h_coef_ph10_tap7_tap6; /* +0x0000014c  */
 union vo_vxp_scaler_h_coef_ph10_tap9_tap8Reg vo_vxp_scaler_h_coef_ph10_tap9_tap8; /* +0x00000150  */
 union vo_vxp_scaler_h_coef_ph10_tap11_tap10Reg vo_vxp_scaler_h_coef_ph10_tap11_tap10; /* +0x00000154  */
 union vo_vxp_scaler_h_coef_ph10_tap12Reg vo_vxp_scaler_h_coef_ph10_tap12; /* +0x00000158  */
 uint32_t pad10[0x0004/4];
 union vo_vxp_scaler_h_coef_ph11_tap1_tap0Reg vo_vxp_scaler_h_coef_ph11_tap1_tap0; /* +0x00000160  */
 union vo_vxp_scaler_h_coef_ph11_tap3_tap2Reg vo_vxp_scaler_h_coef_ph11_tap3_tap2; /* +0x00000164  */
 union vo_vxp_scaler_h_coef_ph11_tap5_tap4Reg vo_vxp_scaler_h_coef_ph11_tap5_tap4; /* +0x00000168  */
 union vo_vxp_scaler_h_coef_ph11_tap7_tap6Reg vo_vxp_scaler_h_coef_ph11_tap7_tap6; /* +0x0000016c  */
 union vo_vxp_scaler_h_coef_ph11_tap9_tap8Reg vo_vxp_scaler_h_coef_ph11_tap9_tap8; /* +0x00000170  */
 union vo_vxp_scaler_h_coef_ph11_tap11_tap10Reg vo_vxp_scaler_h_coef_ph11_tap11_tap10; /* +0x00000174  */
 union vo_vxp_scaler_h_coef_ph11_tap12Reg vo_vxp_scaler_h_coef_ph11_tap12; /* +0x00000178  */
 uint32_t pad11[0x0004/4];
 union vo_vxp_scaler_h_coef_ph12_tap1_tap0Reg vo_vxp_scaler_h_coef_ph12_tap1_tap0; /* +0x00000180  */
 union vo_vxp_scaler_h_coef_ph12_tap3_tap2Reg vo_vxp_scaler_h_coef_ph12_tap3_tap2; /* +0x00000184  */
 union vo_vxp_scaler_h_coef_ph12_tap5_tap4Reg vo_vxp_scaler_h_coef_ph12_tap5_tap4; /* +0x00000188  */
 union vo_vxp_scaler_h_coef_ph12_tap7_tap6Reg vo_vxp_scaler_h_coef_ph12_tap7_tap6; /* +0x0000018c  */
 union vo_vxp_scaler_h_coef_ph12_tap9_tap8Reg vo_vxp_scaler_h_coef_ph12_tap9_tap8; /* +0x00000190  */
 union vo_vxp_scaler_h_coef_ph12_tap11_tap10Reg vo_vxp_scaler_h_coef_ph12_tap11_tap10; /* +0x00000194  */
 union vo_vxp_scaler_h_coef_ph12_tap12Reg vo_vxp_scaler_h_coef_ph12_tap12; /* +0x00000198  */
 uint32_t pad12[0x0004/4];
 union vo_vxp_scaler_h_coef_ph13_tap1_tap0Reg vo_vxp_scaler_h_coef_ph13_tap1_tap0; /* +0x000001a0  */
 union vo_vxp_scaler_h_coef_ph13_tap3_tap2Reg vo_vxp_scaler_h_coef_ph13_tap3_tap2; /* +0x000001a4  */
 union vo_vxp_scaler_h_coef_ph13_tap5_tap4Reg vo_vxp_scaler_h_coef_ph13_tap5_tap4; /* +0x000001a8  */
 union vo_vxp_scaler_h_coef_ph13_tap7_tap6Reg vo_vxp_scaler_h_coef_ph13_tap7_tap6; /* +0x000001ac  */
 union vo_vxp_scaler_h_coef_ph13_tap9_tap8Reg vo_vxp_scaler_h_coef_ph13_tap9_tap8; /* +0x000001b0  */
 union vo_vxp_scaler_h_coef_ph13_tap11_tap10Reg vo_vxp_scaler_h_coef_ph13_tap11_tap10; /* +0x000001b4  */
 union vo_vxp_scaler_h_coef_ph13_tap12Reg vo_vxp_scaler_h_coef_ph13_tap12; /* +0x000001b8  */
 uint32_t pad13[0x0004/4];
 union vo_vxp_scaler_h_coef_ph14_tap1_tap0Reg vo_vxp_scaler_h_coef_ph14_tap1_tap0; /* +0x000001c0  */
 union vo_vxp_scaler_h_coef_ph14_tap3_tap2Reg vo_vxp_scaler_h_coef_ph14_tap3_tap2; /* +0x000001c4  */
 union vo_vxp_scaler_h_coef_ph14_tap5_tap4Reg vo_vxp_scaler_h_coef_ph14_tap5_tap4; /* +0x000001c8  */
 union vo_vxp_scaler_h_coef_ph14_tap7_tap6Reg vo_vxp_scaler_h_coef_ph14_tap7_tap6; /* +0x000001cc  */
 union vo_vxp_scaler_h_coef_ph14_tap9_tap8Reg vo_vxp_scaler_h_coef_ph14_tap9_tap8; /* +0x000001d0  */
 union vo_vxp_scaler_h_coef_ph14_tap11_tap10Reg vo_vxp_scaler_h_coef_ph14_tap11_tap10; /* +0x000001d4  */
 union vo_vxp_scaler_h_coef_ph14_tap12Reg vo_vxp_scaler_h_coef_ph14_tap12; /* +0x000001d8  */
 uint32_t pad14[0x0004/4];
 union vo_vxp_scaler_h_coef_ph15_tap1_tap0Reg vo_vxp_scaler_h_coef_ph15_tap1_tap0; /* +0x000001e0  */
 union vo_vxp_scaler_h_coef_ph15_tap3_tap2Reg vo_vxp_scaler_h_coef_ph15_tap3_tap2; /* +0x000001e4  */
 union vo_vxp_scaler_h_coef_ph15_tap5_tap4Reg vo_vxp_scaler_h_coef_ph15_tap5_tap4; /* +0x000001e8  */
 union vo_vxp_scaler_h_coef_ph15_tap7_tap6Reg vo_vxp_scaler_h_coef_ph15_tap7_tap6; /* +0x000001ec  */
 union vo_vxp_scaler_h_coef_ph15_tap9_tap8Reg vo_vxp_scaler_h_coef_ph15_tap9_tap8; /* +0x000001f0  */
 union vo_vxp_scaler_h_coef_ph15_tap11_tap10Reg vo_vxp_scaler_h_coef_ph15_tap11_tap10; /* +0x000001f4  */
 union vo_vxp_scaler_h_coef_ph15_tap12Reg vo_vxp_scaler_h_coef_ph15_tap12; /* +0x000001f8  */
 uint32_t pad15[0x0004/4];
 union vo_vxp_scaler_h_coef_ph16_tap1_tap0Reg vo_vxp_scaler_h_coef_ph16_tap1_tap0; /* +0x00000200  */
 union vo_vxp_scaler_h_coef_ph16_tap3_tap2Reg vo_vxp_scaler_h_coef_ph16_tap3_tap2; /* +0x00000204  */
 union vo_vxp_scaler_h_coef_ph16_tap5_tap4Reg vo_vxp_scaler_h_coef_ph16_tap5_tap4; /* +0x00000208  */
 union vo_vxp_scaler_h_coef_ph16_tap7_tap6Reg vo_vxp_scaler_h_coef_ph16_tap7_tap6; /* +0x0000020c  */
 union vo_vxp_scaler_h_coef_ph16_tap9_tap8Reg vo_vxp_scaler_h_coef_ph16_tap9_tap8; /* +0x00000210  */
 union vo_vxp_scaler_h_coef_ph16_tap11_tap10Reg vo_vxp_scaler_h_coef_ph16_tap11_tap10; /* +0x00000214  */
 union vo_vxp_scaler_h_coef_ph16_tap12Reg vo_vxp_scaler_h_coef_ph16_tap12; /* +0x00000218  */
 uint32_t pad16[0x0004/4];
 union vo_vxp_scaler_h_coef_ph17_tap1_tap0Reg vo_vxp_scaler_h_coef_ph17_tap1_tap0; /* +0x00000220  */
 union vo_vxp_scaler_h_coef_ph17_tap3_tap2Reg vo_vxp_scaler_h_coef_ph17_tap3_tap2; /* +0x00000224  */
 union vo_vxp_scaler_h_coef_ph17_tap5_tap4Reg vo_vxp_scaler_h_coef_ph17_tap5_tap4; /* +0x00000228  */
 union vo_vxp_scaler_h_coef_ph17_tap7_tap6Reg vo_vxp_scaler_h_coef_ph17_tap7_tap6; /* +0x0000022c  */
 union vo_vxp_scaler_h_coef_ph17_tap9_tap8Reg vo_vxp_scaler_h_coef_ph17_tap9_tap8; /* +0x00000230  */
 union vo_vxp_scaler_h_coef_ph17_tap11_tap10Reg vo_vxp_scaler_h_coef_ph17_tap11_tap10; /* +0x00000234  */
 union vo_vxp_scaler_h_coef_ph17_tap12Reg vo_vxp_scaler_h_coef_ph17_tap12; /* +0x00000238  */
 uint32_t pad17[0x0004/4];
 union vo_vxp_scaler_h_coef_ph18_tap1_tap0Reg vo_vxp_scaler_h_coef_ph18_tap1_tap0; /* +0x00000240  */
 union vo_vxp_scaler_h_coef_ph18_tap3_tap2Reg vo_vxp_scaler_h_coef_ph18_tap3_tap2; /* +0x00000244  */
 union vo_vxp_scaler_h_coef_ph18_tap5_tap4Reg vo_vxp_scaler_h_coef_ph18_tap5_tap4; /* +0x00000248  */
 union vo_vxp_scaler_h_coef_ph18_tap7_tap6Reg vo_vxp_scaler_h_coef_ph18_tap7_tap6; /* +0x0000024c  */
 union vo_vxp_scaler_h_coef_ph18_tap9_tap8Reg vo_vxp_scaler_h_coef_ph18_tap9_tap8; /* +0x00000250  */
 union vo_vxp_scaler_h_coef_ph18_tap11_tap10Reg vo_vxp_scaler_h_coef_ph18_tap11_tap10; /* +0x00000254  */
 union vo_vxp_scaler_h_coef_ph18_tap12Reg vo_vxp_scaler_h_coef_ph18_tap12; /* +0x00000258  */
 uint32_t pad18[0x0004/4];
 union vo_vxp_scaler_h_coef_ph19_tap1_tap0Reg vo_vxp_scaler_h_coef_ph19_tap1_tap0; /* +0x00000260  */
 union vo_vxp_scaler_h_coef_ph19_tap3_tap2Reg vo_vxp_scaler_h_coef_ph19_tap3_tap2; /* +0x00000264  */
 union vo_vxp_scaler_h_coef_ph19_tap5_tap4Reg vo_vxp_scaler_h_coef_ph19_tap5_tap4; /* +0x00000268  */
 union vo_vxp_scaler_h_coef_ph19_tap7_tap6Reg vo_vxp_scaler_h_coef_ph19_tap7_tap6; /* +0x0000026c  */
 union vo_vxp_scaler_h_coef_ph19_tap9_tap8Reg vo_vxp_scaler_h_coef_ph19_tap9_tap8; /* +0x00000270  */
 union vo_vxp_scaler_h_coef_ph19_tap11_tap10Reg vo_vxp_scaler_h_coef_ph19_tap11_tap10; /* +0x00000274  */
 union vo_vxp_scaler_h_coef_ph19_tap12Reg vo_vxp_scaler_h_coef_ph19_tap12; /* +0x00000278  */
 uint32_t pad19[0x0004/4];
 union vo_vxp_scaler_h_coef_ph20_tap1_tap0Reg vo_vxp_scaler_h_coef_ph20_tap1_tap0; /* +0x00000280  */
 union vo_vxp_scaler_h_coef_ph20_tap3_tap2Reg vo_vxp_scaler_h_coef_ph20_tap3_tap2; /* +0x00000284  */
 union vo_vxp_scaler_h_coef_ph20_tap5_tap4Reg vo_vxp_scaler_h_coef_ph20_tap5_tap4; /* +0x00000288  */
 union vo_vxp_scaler_h_coef_ph20_tap7_tap6Reg vo_vxp_scaler_h_coef_ph20_tap7_tap6; /* +0x0000028c  */
 union vo_vxp_scaler_h_coef_ph20_tap9_tap8Reg vo_vxp_scaler_h_coef_ph20_tap9_tap8; /* +0x00000290  */
 union vo_vxp_scaler_h_coef_ph20_tap11_tap10Reg vo_vxp_scaler_h_coef_ph20_tap11_tap10; /* +0x00000294  */
 union vo_vxp_scaler_h_coef_ph20_tap12Reg vo_vxp_scaler_h_coef_ph20_tap12; /* +0x00000298  */
 uint32_t pad20[0x0004/4];
 union vo_vxp_scaler_h_coef_ph21_tap1_tap0Reg vo_vxp_scaler_h_coef_ph21_tap1_tap0; /* +0x000002a0  */
 union vo_vxp_scaler_h_coef_ph21_tap3_tap2Reg vo_vxp_scaler_h_coef_ph21_tap3_tap2; /* +0x000002a4  */
 union vo_vxp_scaler_h_coef_ph21_tap5_tap4Reg vo_vxp_scaler_h_coef_ph21_tap5_tap4; /* +0x000002a8  */
 union vo_vxp_scaler_h_coef_ph21_tap7_tap6Reg vo_vxp_scaler_h_coef_ph21_tap7_tap6; /* +0x000002ac  */
 union vo_vxp_scaler_h_coef_ph21_tap9_tap8Reg vo_vxp_scaler_h_coef_ph21_tap9_tap8; /* +0x000002b0  */
 union vo_vxp_scaler_h_coef_ph21_tap11_tap10Reg vo_vxp_scaler_h_coef_ph21_tap11_tap10; /* +0x000002b4  */
 union vo_vxp_scaler_h_coef_ph21_tap12Reg vo_vxp_scaler_h_coef_ph21_tap12; /* +0x000002b8  */
 uint32_t pad21[0x0004/4];
 union vo_vxp_scaler_h_coef_ph22_tap1_tap0Reg vo_vxp_scaler_h_coef_ph22_tap1_tap0; /* +0x000002c0  */
 union vo_vxp_scaler_h_coef_ph22_tap3_tap2Reg vo_vxp_scaler_h_coef_ph22_tap3_tap2; /* +0x000002c4  */
 union vo_vxp_scaler_h_coef_ph22_tap5_tap4Reg vo_vxp_scaler_h_coef_ph22_tap5_tap4; /* +0x000002c8  */
 union vo_vxp_scaler_h_coef_ph22_tap7_tap6Reg vo_vxp_scaler_h_coef_ph22_tap7_tap6; /* +0x000002cc  */
 union vo_vxp_scaler_h_coef_ph22_tap9_tap8Reg vo_vxp_scaler_h_coef_ph22_tap9_tap8; /* +0x000002d0  */
 union vo_vxp_scaler_h_coef_ph22_tap11_tap10Reg vo_vxp_scaler_h_coef_ph22_tap11_tap10; /* +0x000002d4  */
 union vo_vxp_scaler_h_coef_ph22_tap12Reg vo_vxp_scaler_h_coef_ph22_tap12; /* +0x000002d8  */
 uint32_t pad22[0x0004/4];
 union vo_vxp_scaler_h_coef_ph23_tap1_tap0Reg vo_vxp_scaler_h_coef_ph23_tap1_tap0; /* +0x000002e0  */
 union vo_vxp_scaler_h_coef_ph23_tap3_tap2Reg vo_vxp_scaler_h_coef_ph23_tap3_tap2; /* +0x000002e4  */
 union vo_vxp_scaler_h_coef_ph23_tap5_tap4Reg vo_vxp_scaler_h_coef_ph23_tap5_tap4; /* +0x000002e8  */
 union vo_vxp_scaler_h_coef_ph23_tap7_tap6Reg vo_vxp_scaler_h_coef_ph23_tap7_tap6; /* +0x000002ec  */
 union vo_vxp_scaler_h_coef_ph23_tap9_tap8Reg vo_vxp_scaler_h_coef_ph23_tap9_tap8; /* +0x000002f0  */
 union vo_vxp_scaler_h_coef_ph23_tap11_tap10Reg vo_vxp_scaler_h_coef_ph23_tap11_tap10; /* +0x000002f4  */
 union vo_vxp_scaler_h_coef_ph23_tap12Reg vo_vxp_scaler_h_coef_ph23_tap12; /* +0x000002f8  */
 uint32_t pad23[0x0004/4];
 union vo_vxp_scaler_h_coef_ph24_tap1_tap0Reg vo_vxp_scaler_h_coef_ph24_tap1_tap0; /* +0x00000300  */
 union vo_vxp_scaler_h_coef_ph24_tap3_tap2Reg vo_vxp_scaler_h_coef_ph24_tap3_tap2; /* +0x00000304  */
 union vo_vxp_scaler_h_coef_ph24_tap5_tap4Reg vo_vxp_scaler_h_coef_ph24_tap5_tap4; /* +0x00000308  */
 union vo_vxp_scaler_h_coef_ph24_tap7_tap6Reg vo_vxp_scaler_h_coef_ph24_tap7_tap6; /* +0x0000030c  */
 union vo_vxp_scaler_h_coef_ph24_tap9_tap8Reg vo_vxp_scaler_h_coef_ph24_tap9_tap8; /* +0x00000310  */
 union vo_vxp_scaler_h_coef_ph24_tap11_tap10Reg vo_vxp_scaler_h_coef_ph24_tap11_tap10; /* +0x00000314  */
 union vo_vxp_scaler_h_coef_ph24_tap12Reg vo_vxp_scaler_h_coef_ph24_tap12; /* +0x00000318  */
 uint32_t pad24[0x0004/4];
 union vo_vxp_scaler_h_coef_ph25_tap1_tap0Reg vo_vxp_scaler_h_coef_ph25_tap1_tap0; /* +0x00000320  */
 union vo_vxp_scaler_h_coef_ph25_tap3_tap2Reg vo_vxp_scaler_h_coef_ph25_tap3_tap2; /* +0x00000324  */
 union vo_vxp_scaler_h_coef_ph25_tap5_tap4Reg vo_vxp_scaler_h_coef_ph25_tap5_tap4; /* +0x00000328  */
 union vo_vxp_scaler_h_coef_ph25_tap7_tap6Reg vo_vxp_scaler_h_coef_ph25_tap7_tap6; /* +0x0000032c  */
 union vo_vxp_scaler_h_coef_ph25_tap9_tap8Reg vo_vxp_scaler_h_coef_ph25_tap9_tap8; /* +0x00000330  */
 union vo_vxp_scaler_h_coef_ph25_tap11_tap10Reg vo_vxp_scaler_h_coef_ph25_tap11_tap10; /* +0x00000334  */
 union vo_vxp_scaler_h_coef_ph25_tap12Reg vo_vxp_scaler_h_coef_ph25_tap12; /* +0x00000338  */
 uint32_t pad25[0x0004/4];
 union vo_vxp_scaler_h_coef_ph26_tap1_tap0Reg vo_vxp_scaler_h_coef_ph26_tap1_tap0; /* +0x00000340  */
 union vo_vxp_scaler_h_coef_ph26_tap3_tap2Reg vo_vxp_scaler_h_coef_ph26_tap3_tap2; /* +0x00000344  */
 union vo_vxp_scaler_h_coef_ph26_tap5_tap4Reg vo_vxp_scaler_h_coef_ph26_tap5_tap4; /* +0x00000348  */
 union vo_vxp_scaler_h_coef_ph26_tap7_tap6Reg vo_vxp_scaler_h_coef_ph26_tap7_tap6; /* +0x0000034c  */
 union vo_vxp_scaler_h_coef_ph26_tap9_tap8Reg vo_vxp_scaler_h_coef_ph26_tap9_tap8; /* +0x00000350  */
 union vo_vxp_scaler_h_coef_ph26_tap11_tap10Reg vo_vxp_scaler_h_coef_ph26_tap11_tap10; /* +0x00000354  */
 union vo_vxp_scaler_h_coef_ph26_tap12Reg vo_vxp_scaler_h_coef_ph26_tap12; /* +0x00000358  */
 uint32_t pad26[0x0004/4];
 union vo_vxp_scaler_h_coef_ph27_tap1_tap0Reg vo_vxp_scaler_h_coef_ph27_tap1_tap0; /* +0x00000360  */
 union vo_vxp_scaler_h_coef_ph27_tap3_tap2Reg vo_vxp_scaler_h_coef_ph27_tap3_tap2; /* +0x00000364  */
 union vo_vxp_scaler_h_coef_ph27_tap5_tap4Reg vo_vxp_scaler_h_coef_ph27_tap5_tap4; /* +0x00000368  */
 union vo_vxp_scaler_h_coef_ph27_tap7_tap6Reg vo_vxp_scaler_h_coef_ph27_tap7_tap6; /* +0x0000036c  */
 union vo_vxp_scaler_h_coef_ph27_tap9_tap8Reg vo_vxp_scaler_h_coef_ph27_tap9_tap8; /* +0x00000370  */
 union vo_vxp_scaler_h_coef_ph27_tap11_tap10Reg vo_vxp_scaler_h_coef_ph27_tap11_tap10; /* +0x00000374  */
 union vo_vxp_scaler_h_coef_ph27_tap12Reg vo_vxp_scaler_h_coef_ph27_tap12; /* +0x00000378  */
 uint32_t pad27[0x0004/4];
 union vo_vxp_scaler_h_coef_ph28_tap1_tap0Reg vo_vxp_scaler_h_coef_ph28_tap1_tap0; /* +0x00000380  */
 union vo_vxp_scaler_h_coef_ph28_tap3_tap2Reg vo_vxp_scaler_h_coef_ph28_tap3_tap2; /* +0x00000384  */
 union vo_vxp_scaler_h_coef_ph28_tap5_tap4Reg vo_vxp_scaler_h_coef_ph28_tap5_tap4; /* +0x00000388  */
 union vo_vxp_scaler_h_coef_ph28_tap7_tap6Reg vo_vxp_scaler_h_coef_ph28_tap7_tap6; /* +0x0000038c  */
 union vo_vxp_scaler_h_coef_ph28_tap9_tap8Reg vo_vxp_scaler_h_coef_ph28_tap9_tap8; /* +0x00000390  */
 union vo_vxp_scaler_h_coef_ph28_tap11_tap10Reg vo_vxp_scaler_h_coef_ph28_tap11_tap10; /* +0x00000394  */
 union vo_vxp_scaler_h_coef_ph28_tap12Reg vo_vxp_scaler_h_coef_ph28_tap12; /* +0x00000398  */
 uint32_t pad28[0x0004/4];
 union vo_vxp_scaler_h_coef_ph29_tap1_tap0Reg vo_vxp_scaler_h_coef_ph29_tap1_tap0; /* +0x000003a0  */
 union vo_vxp_scaler_h_coef_ph29_tap3_tap2Reg vo_vxp_scaler_h_coef_ph29_tap3_tap2; /* +0x000003a4  */
 union vo_vxp_scaler_h_coef_ph29_tap5_tap4Reg vo_vxp_scaler_h_coef_ph29_tap5_tap4; /* +0x000003a8  */
 union vo_vxp_scaler_h_coef_ph29_tap7_tap6Reg vo_vxp_scaler_h_coef_ph29_tap7_tap6; /* +0x000003ac  */
 union vo_vxp_scaler_h_coef_ph29_tap9_tap8Reg vo_vxp_scaler_h_coef_ph29_tap9_tap8; /* +0x000003b0  */
 union vo_vxp_scaler_h_coef_ph29_tap11_tap10Reg vo_vxp_scaler_h_coef_ph29_tap11_tap10; /* +0x000003b4  */
 union vo_vxp_scaler_h_coef_ph29_tap12Reg vo_vxp_scaler_h_coef_ph29_tap12; /* +0x000003b8  */
 uint32_t pad29[0x0004/4];
 union vo_vxp_scaler_h_coef_ph30_tap1_tap0Reg vo_vxp_scaler_h_coef_ph30_tap1_tap0; /* +0x000003c0  */
 union vo_vxp_scaler_h_coef_ph30_tap3_tap2Reg vo_vxp_scaler_h_coef_ph30_tap3_tap2; /* +0x000003c4  */
 union vo_vxp_scaler_h_coef_ph30_tap5_tap4Reg vo_vxp_scaler_h_coef_ph30_tap5_tap4; /* +0x000003c8  */
 union vo_vxp_scaler_h_coef_ph30_tap7_tap6Reg vo_vxp_scaler_h_coef_ph30_tap7_tap6; /* +0x000003cc  */
 union vo_vxp_scaler_h_coef_ph30_tap9_tap8Reg vo_vxp_scaler_h_coef_ph30_tap9_tap8; /* +0x000003d0  */
 union vo_vxp_scaler_h_coef_ph30_tap11_tap10Reg vo_vxp_scaler_h_coef_ph30_tap11_tap10; /* +0x000003d4  */
 union vo_vxp_scaler_h_coef_ph30_tap12Reg vo_vxp_scaler_h_coef_ph30_tap12; /* +0x000003d8  */
 uint32_t pad30[0x0004/4];
 union vo_vxp_scaler_h_coef_ph31_tap1_tap0Reg vo_vxp_scaler_h_coef_ph31_tap1_tap0; /* +0x000003e0  */
 union vo_vxp_scaler_h_coef_ph31_tap3_tap2Reg vo_vxp_scaler_h_coef_ph31_tap3_tap2; /* +0x000003e4  */
 union vo_vxp_scaler_h_coef_ph31_tap5_tap4Reg vo_vxp_scaler_h_coef_ph31_tap5_tap4; /* +0x000003e8  */
 union vo_vxp_scaler_h_coef_ph31_tap7_tap6Reg vo_vxp_scaler_h_coef_ph31_tap7_tap6; /* +0x000003ec  */
 union vo_vxp_scaler_h_coef_ph31_tap9_tap8Reg vo_vxp_scaler_h_coef_ph31_tap9_tap8; /* +0x000003f0  */
 union vo_vxp_scaler_h_coef_ph31_tap11_tap10Reg vo_vxp_scaler_h_coef_ph31_tap11_tap10; /* +0x000003f4  */
 union vo_vxp_scaler_h_coef_ph31_tap12Reg vo_vxp_scaler_h_coef_ph31_tap12; /* +0x000003f8  */
 uint32_t pad31[0x0004/4];
 union vo_vxp_scaler_h_coef_ph32_tap1_tap0Reg vo_vxp_scaler_h_coef_ph32_tap1_tap0; /* +0x00000400  */
 union vo_vxp_scaler_h_coef_ph32_tap3_tap2Reg vo_vxp_scaler_h_coef_ph32_tap3_tap2; /* +0x00000404  */
 union vo_vxp_scaler_h_coef_ph32_tap5_tap4Reg vo_vxp_scaler_h_coef_ph32_tap5_tap4; /* +0x00000408  */
 union vo_vxp_scaler_h_coef_ph32_tap7_tap6Reg vo_vxp_scaler_h_coef_ph32_tap7_tap6; /* +0x0000040c  */
 union vo_vxp_scaler_h_coef_ph32_tap9_tap8Reg vo_vxp_scaler_h_coef_ph32_tap9_tap8; /* +0x00000410  */
 union vo_vxp_scaler_h_coef_ph32_tap11_tap10Reg vo_vxp_scaler_h_coef_ph32_tap11_tap10; /* +0x00000414  */
 union vo_vxp_scaler_h_coef_ph32_tap12Reg vo_vxp_scaler_h_coef_ph32_tap12; /* +0x00000418  */
 uint32_t pad32[0x0004/4];
 union vo_vxp_scaler_h_coef_ph33_tap1_tap0Reg vo_vxp_scaler_h_coef_ph33_tap1_tap0; /* +0x00000420  */
 union vo_vxp_scaler_h_coef_ph33_tap3_tap2Reg vo_vxp_scaler_h_coef_ph33_tap3_tap2; /* +0x00000424  */
 union vo_vxp_scaler_h_coef_ph33_tap5_tap4Reg vo_vxp_scaler_h_coef_ph33_tap5_tap4; /* +0x00000428  */
 union vo_vxp_scaler_h_coef_ph33_tap7_tap6Reg vo_vxp_scaler_h_coef_ph33_tap7_tap6; /* +0x0000042c  */
 union vo_vxp_scaler_h_coef_ph33_tap9_tap8Reg vo_vxp_scaler_h_coef_ph33_tap9_tap8; /* +0x00000430  */
 union vo_vxp_scaler_h_coef_ph33_tap11_tap10Reg vo_vxp_scaler_h_coef_ph33_tap11_tap10; /* +0x00000434  */
 union vo_vxp_scaler_h_coef_ph33_tap12Reg vo_vxp_scaler_h_coef_ph33_tap12; /* +0x00000438  */
 uint32_t pad33[0x0004/4];
 union vo_vxp_scaler_h_coef_ph34_tap1_tap0Reg vo_vxp_scaler_h_coef_ph34_tap1_tap0; /* +0x00000440  */
 union vo_vxp_scaler_h_coef_ph34_tap3_tap2Reg vo_vxp_scaler_h_coef_ph34_tap3_tap2; /* +0x00000444  */
 union vo_vxp_scaler_h_coef_ph34_tap5_tap4Reg vo_vxp_scaler_h_coef_ph34_tap5_tap4; /* +0x00000448  */
 union vo_vxp_scaler_h_coef_ph34_tap7_tap6Reg vo_vxp_scaler_h_coef_ph34_tap7_tap6; /* +0x0000044c  */
 union vo_vxp_scaler_h_coef_ph34_tap9_tap8Reg vo_vxp_scaler_h_coef_ph34_tap9_tap8; /* +0x00000450  */
 union vo_vxp_scaler_h_coef_ph34_tap11_tap10Reg vo_vxp_scaler_h_coef_ph34_tap11_tap10; /* +0x00000454  */
 union vo_vxp_scaler_h_coef_ph34_tap12Reg vo_vxp_scaler_h_coef_ph34_tap12; /* +0x00000458  */
 uint32_t pad34[0x0004/4];
 union vo_vxp_scaler_h_coef_ph35_tap1_tap0Reg vo_vxp_scaler_h_coef_ph35_tap1_tap0; /* +0x00000460  */
 union vo_vxp_scaler_h_coef_ph35_tap3_tap2Reg vo_vxp_scaler_h_coef_ph35_tap3_tap2; /* +0x00000464  */
 union vo_vxp_scaler_h_coef_ph35_tap5_tap4Reg vo_vxp_scaler_h_coef_ph35_tap5_tap4; /* +0x00000468  */
 union vo_vxp_scaler_h_coef_ph35_tap7_tap6Reg vo_vxp_scaler_h_coef_ph35_tap7_tap6; /* +0x0000046c  */
 union vo_vxp_scaler_h_coef_ph35_tap9_tap8Reg vo_vxp_scaler_h_coef_ph35_tap9_tap8; /* +0x00000470  */
 union vo_vxp_scaler_h_coef_ph35_tap11_tap10Reg vo_vxp_scaler_h_coef_ph35_tap11_tap10; /* +0x00000474  */
 union vo_vxp_scaler_h_coef_ph35_tap12Reg vo_vxp_scaler_h_coef_ph35_tap12; /* +0x00000478  */
 uint32_t pad35[0x0004/4];
 union vo_vxp_scaler_h_coef_ph36_tap1_tap0Reg vo_vxp_scaler_h_coef_ph36_tap1_tap0; /* +0x00000480  */
 union vo_vxp_scaler_h_coef_ph36_tap3_tap2Reg vo_vxp_scaler_h_coef_ph36_tap3_tap2; /* +0x00000484  */
 union vo_vxp_scaler_h_coef_ph36_tap5_tap4Reg vo_vxp_scaler_h_coef_ph36_tap5_tap4; /* +0x00000488  */
 union vo_vxp_scaler_h_coef_ph36_tap7_tap6Reg vo_vxp_scaler_h_coef_ph36_tap7_tap6; /* +0x0000048c  */
 union vo_vxp_scaler_h_coef_ph36_tap9_tap8Reg vo_vxp_scaler_h_coef_ph36_tap9_tap8; /* +0x00000490  */
 union vo_vxp_scaler_h_coef_ph36_tap11_tap10Reg vo_vxp_scaler_h_coef_ph36_tap11_tap10; /* +0x00000494  */
 union vo_vxp_scaler_h_coef_ph36_tap12Reg vo_vxp_scaler_h_coef_ph36_tap12; /* +0x00000498  */
 uint32_t pad36[0x0004/4];
 union vo_vxp_scaler_h_coef_ph37_tap1_tap0Reg vo_vxp_scaler_h_coef_ph37_tap1_tap0; /* +0x000004a0  */
 union vo_vxp_scaler_h_coef_ph37_tap3_tap2Reg vo_vxp_scaler_h_coef_ph37_tap3_tap2; /* +0x000004a4  */
 union vo_vxp_scaler_h_coef_ph37_tap5_tap4Reg vo_vxp_scaler_h_coef_ph37_tap5_tap4; /* +0x000004a8  */
 union vo_vxp_scaler_h_coef_ph37_tap7_tap6Reg vo_vxp_scaler_h_coef_ph37_tap7_tap6; /* +0x000004ac  */
 union vo_vxp_scaler_h_coef_ph37_tap9_tap8Reg vo_vxp_scaler_h_coef_ph37_tap9_tap8; /* +0x000004b0  */
 union vo_vxp_scaler_h_coef_ph37_tap11_tap10Reg vo_vxp_scaler_h_coef_ph37_tap11_tap10; /* +0x000004b4  */
 union vo_vxp_scaler_h_coef_ph37_tap12Reg vo_vxp_scaler_h_coef_ph37_tap12; /* +0x000004b8  */
 uint32_t pad37[0x0004/4];
 union vo_vxp_scaler_h_coef_ph38_tap1_tap0Reg vo_vxp_scaler_h_coef_ph38_tap1_tap0; /* +0x000004c0  */
 union vo_vxp_scaler_h_coef_ph38_tap3_tap2Reg vo_vxp_scaler_h_coef_ph38_tap3_tap2; /* +0x000004c4  */
 union vo_vxp_scaler_h_coef_ph38_tap5_tap4Reg vo_vxp_scaler_h_coef_ph38_tap5_tap4; /* +0x000004c8  */
 union vo_vxp_scaler_h_coef_ph38_tap7_tap6Reg vo_vxp_scaler_h_coef_ph38_tap7_tap6; /* +0x000004cc  */
 union vo_vxp_scaler_h_coef_ph38_tap9_tap8Reg vo_vxp_scaler_h_coef_ph38_tap9_tap8; /* +0x000004d0  */
 union vo_vxp_scaler_h_coef_ph38_tap11_tap10Reg vo_vxp_scaler_h_coef_ph38_tap11_tap10; /* +0x000004d4  */
 union vo_vxp_scaler_h_coef_ph38_tap12Reg vo_vxp_scaler_h_coef_ph38_tap12; /* +0x000004d8  */
 uint32_t pad38[0x0004/4];
 union vo_vxp_scaler_h_coef_ph39_tap1_tap0Reg vo_vxp_scaler_h_coef_ph39_tap1_tap0; /* +0x000004e0  */
 union vo_vxp_scaler_h_coef_ph39_tap3_tap2Reg vo_vxp_scaler_h_coef_ph39_tap3_tap2; /* +0x000004e4  */
 union vo_vxp_scaler_h_coef_ph39_tap5_tap4Reg vo_vxp_scaler_h_coef_ph39_tap5_tap4; /* +0x000004e8  */
 union vo_vxp_scaler_h_coef_ph39_tap7_tap6Reg vo_vxp_scaler_h_coef_ph39_tap7_tap6; /* +0x000004ec  */
 union vo_vxp_scaler_h_coef_ph39_tap9_tap8Reg vo_vxp_scaler_h_coef_ph39_tap9_tap8; /* +0x000004f0  */
 union vo_vxp_scaler_h_coef_ph39_tap11_tap10Reg vo_vxp_scaler_h_coef_ph39_tap11_tap10; /* +0x000004f4  */
 union vo_vxp_scaler_h_coef_ph39_tap12Reg vo_vxp_scaler_h_coef_ph39_tap12; /* +0x000004f8  */
 uint32_t pad39[0x0004/4];
 union vo_vxp_scaler_h_coef_ph40_tap1_tap0Reg vo_vxp_scaler_h_coef_ph40_tap1_tap0; /* +0x00000500  */
 union vo_vxp_scaler_h_coef_ph40_tap3_tap2Reg vo_vxp_scaler_h_coef_ph40_tap3_tap2; /* +0x00000504  */
 union vo_vxp_scaler_h_coef_ph40_tap5_tap4Reg vo_vxp_scaler_h_coef_ph40_tap5_tap4; /* +0x00000508  */
 union vo_vxp_scaler_h_coef_ph40_tap7_tap6Reg vo_vxp_scaler_h_coef_ph40_tap7_tap6; /* +0x0000050c  */
 union vo_vxp_scaler_h_coef_ph40_tap9_tap8Reg vo_vxp_scaler_h_coef_ph40_tap9_tap8; /* +0x00000510  */
 union vo_vxp_scaler_h_coef_ph40_tap11_tap10Reg vo_vxp_scaler_h_coef_ph40_tap11_tap10; /* +0x00000514  */
 union vo_vxp_scaler_h_coef_ph40_tap12Reg vo_vxp_scaler_h_coef_ph40_tap12; /* +0x00000518  */
 uint32_t pad40[0x0004/4];
 union vo_vxp_scaler_h_coef_ph41_tap1_tap0Reg vo_vxp_scaler_h_coef_ph41_tap1_tap0; /* +0x00000520  */
 union vo_vxp_scaler_h_coef_ph41_tap3_tap2Reg vo_vxp_scaler_h_coef_ph41_tap3_tap2; /* +0x00000524  */
 union vo_vxp_scaler_h_coef_ph41_tap5_tap4Reg vo_vxp_scaler_h_coef_ph41_tap5_tap4; /* +0x00000528  */
 union vo_vxp_scaler_h_coef_ph41_tap7_tap6Reg vo_vxp_scaler_h_coef_ph41_tap7_tap6; /* +0x0000052c  */
 union vo_vxp_scaler_h_coef_ph41_tap9_tap8Reg vo_vxp_scaler_h_coef_ph41_tap9_tap8; /* +0x00000530  */
 union vo_vxp_scaler_h_coef_ph41_tap11_tap10Reg vo_vxp_scaler_h_coef_ph41_tap11_tap10; /* +0x00000534  */
 union vo_vxp_scaler_h_coef_ph41_tap12Reg vo_vxp_scaler_h_coef_ph41_tap12; /* +0x00000538  */
 uint32_t pad41[0x0004/4];
 union vo_vxp_scaler_h_coef_ph42_tap1_tap0Reg vo_vxp_scaler_h_coef_ph42_tap1_tap0; /* +0x00000540  */
 union vo_vxp_scaler_h_coef_ph42_tap3_tap2Reg vo_vxp_scaler_h_coef_ph42_tap3_tap2; /* +0x00000544  */
 union vo_vxp_scaler_h_coef_ph42_tap5_tap4Reg vo_vxp_scaler_h_coef_ph42_tap5_tap4; /* +0x00000548  */
 union vo_vxp_scaler_h_coef_ph42_tap7_tap6Reg vo_vxp_scaler_h_coef_ph42_tap7_tap6; /* +0x0000054c  */
 union vo_vxp_scaler_h_coef_ph42_tap9_tap8Reg vo_vxp_scaler_h_coef_ph42_tap9_tap8; /* +0x00000550  */
 union vo_vxp_scaler_h_coef_ph42_tap11_tap10Reg vo_vxp_scaler_h_coef_ph42_tap11_tap10; /* +0x00000554  */
 union vo_vxp_scaler_h_coef_ph42_tap12Reg vo_vxp_scaler_h_coef_ph42_tap12; /* +0x00000558  */
 uint32_t pad42[0x0004/4];
 union vo_vxp_scaler_h_coef_ph43_tap1_tap0Reg vo_vxp_scaler_h_coef_ph43_tap1_tap0; /* +0x00000560  */
 union vo_vxp_scaler_h_coef_ph43_tap3_tap2Reg vo_vxp_scaler_h_coef_ph43_tap3_tap2; /* +0x00000564  */
 union vo_vxp_scaler_h_coef_ph43_tap5_tap4Reg vo_vxp_scaler_h_coef_ph43_tap5_tap4; /* +0x00000568  */
 union vo_vxp_scaler_h_coef_ph43_tap7_tap6Reg vo_vxp_scaler_h_coef_ph43_tap7_tap6; /* +0x0000056c  */
 union vo_vxp_scaler_h_coef_ph43_tap9_tap8Reg vo_vxp_scaler_h_coef_ph43_tap9_tap8; /* +0x00000570  */
 union vo_vxp_scaler_h_coef_ph43_tap11_tap10Reg vo_vxp_scaler_h_coef_ph43_tap11_tap10; /* +0x00000574  */
 union vo_vxp_scaler_h_coef_ph43_tap12Reg vo_vxp_scaler_h_coef_ph43_tap12; /* +0x00000578  */
 uint32_t pad43[0x0004/4];
 union vo_vxp_scaler_h_coef_ph44_tap1_tap0Reg vo_vxp_scaler_h_coef_ph44_tap1_tap0; /* +0x00000580  */
 union vo_vxp_scaler_h_coef_ph44_tap3_tap2Reg vo_vxp_scaler_h_coef_ph44_tap3_tap2; /* +0x00000584  */
 union vo_vxp_scaler_h_coef_ph44_tap5_tap4Reg vo_vxp_scaler_h_coef_ph44_tap5_tap4; /* +0x00000588  */
 union vo_vxp_scaler_h_coef_ph44_tap7_tap6Reg vo_vxp_scaler_h_coef_ph44_tap7_tap6; /* +0x0000058c  */
 union vo_vxp_scaler_h_coef_ph44_tap9_tap8Reg vo_vxp_scaler_h_coef_ph44_tap9_tap8; /* +0x00000590  */
 union vo_vxp_scaler_h_coef_ph44_tap11_tap10Reg vo_vxp_scaler_h_coef_ph44_tap11_tap10; /* +0x00000594  */
 union vo_vxp_scaler_h_coef_ph44_tap12Reg vo_vxp_scaler_h_coef_ph44_tap12; /* +0x00000598  */
 uint32_t pad44[0x0004/4];
 union vo_vxp_scaler_h_coef_ph45_tap1_tap0Reg vo_vxp_scaler_h_coef_ph45_tap1_tap0; /* +0x000005a0  */
 union vo_vxp_scaler_h_coef_ph45_tap3_tap2Reg vo_vxp_scaler_h_coef_ph45_tap3_tap2; /* +0x000005a4  */
 union vo_vxp_scaler_h_coef_ph45_tap5_tap4Reg vo_vxp_scaler_h_coef_ph45_tap5_tap4; /* +0x000005a8  */
 union vo_vxp_scaler_h_coef_ph45_tap7_tap6Reg vo_vxp_scaler_h_coef_ph45_tap7_tap6; /* +0x000005ac  */
 union vo_vxp_scaler_h_coef_ph45_tap9_tap8Reg vo_vxp_scaler_h_coef_ph45_tap9_tap8; /* +0x000005b0  */
 union vo_vxp_scaler_h_coef_ph45_tap11_tap10Reg vo_vxp_scaler_h_coef_ph45_tap11_tap10; /* +0x000005b4  */
 union vo_vxp_scaler_h_coef_ph45_tap12Reg vo_vxp_scaler_h_coef_ph45_tap12; /* +0x000005b8  */
 uint32_t pad45[0x0004/4];
 union vo_vxp_scaler_h_coef_ph46_tap1_tap0Reg vo_vxp_scaler_h_coef_ph46_tap1_tap0; /* +0x000005c0  */
 union vo_vxp_scaler_h_coef_ph46_tap3_tap2Reg vo_vxp_scaler_h_coef_ph46_tap3_tap2; /* +0x000005c4  */
 union vo_vxp_scaler_h_coef_ph46_tap5_tap4Reg vo_vxp_scaler_h_coef_ph46_tap5_tap4; /* +0x000005c8  */
 union vo_vxp_scaler_h_coef_ph46_tap7_tap6Reg vo_vxp_scaler_h_coef_ph46_tap7_tap6; /* +0x000005cc  */
 union vo_vxp_scaler_h_coef_ph46_tap9_tap8Reg vo_vxp_scaler_h_coef_ph46_tap9_tap8; /* +0x000005d0  */
 union vo_vxp_scaler_h_coef_ph46_tap11_tap10Reg vo_vxp_scaler_h_coef_ph46_tap11_tap10; /* +0x000005d4  */
 union vo_vxp_scaler_h_coef_ph46_tap12Reg vo_vxp_scaler_h_coef_ph46_tap12; /* +0x000005d8  */
 uint32_t pad46[0x0004/4];
 union vo_vxp_scaler_h_coef_ph47_tap1_tap0Reg vo_vxp_scaler_h_coef_ph47_tap1_tap0; /* +0x000005e0  */
 union vo_vxp_scaler_h_coef_ph47_tap3_tap2Reg vo_vxp_scaler_h_coef_ph47_tap3_tap2; /* +0x000005e4  */
 union vo_vxp_scaler_h_coef_ph47_tap5_tap4Reg vo_vxp_scaler_h_coef_ph47_tap5_tap4; /* +0x000005e8  */
 union vo_vxp_scaler_h_coef_ph47_tap7_tap6Reg vo_vxp_scaler_h_coef_ph47_tap7_tap6; /* +0x000005ec  */
 union vo_vxp_scaler_h_coef_ph47_tap9_tap8Reg vo_vxp_scaler_h_coef_ph47_tap9_tap8; /* +0x000005f0  */
 union vo_vxp_scaler_h_coef_ph47_tap11_tap10Reg vo_vxp_scaler_h_coef_ph47_tap11_tap10; /* +0x000005f4  */
 union vo_vxp_scaler_h_coef_ph47_tap12Reg vo_vxp_scaler_h_coef_ph47_tap12; /* +0x000005f8  */
 uint32_t pad47[0x0004/4];
 union vo_vxp_scaler_h_coef_ph48_tap1_tap0Reg vo_vxp_scaler_h_coef_ph48_tap1_tap0; /* +0x00000600  */
 union vo_vxp_scaler_h_coef_ph48_tap3_tap2Reg vo_vxp_scaler_h_coef_ph48_tap3_tap2; /* +0x00000604  */
 union vo_vxp_scaler_h_coef_ph48_tap5_tap4Reg vo_vxp_scaler_h_coef_ph48_tap5_tap4; /* +0x00000608  */
 union vo_vxp_scaler_h_coef_ph48_tap7_tap6Reg vo_vxp_scaler_h_coef_ph48_tap7_tap6; /* +0x0000060c  */
 union vo_vxp_scaler_h_coef_ph48_tap9_tap8Reg vo_vxp_scaler_h_coef_ph48_tap9_tap8; /* +0x00000610  */
 union vo_vxp_scaler_h_coef_ph48_tap11_tap10Reg vo_vxp_scaler_h_coef_ph48_tap11_tap10; /* +0x00000614  */
 union vo_vxp_scaler_h_coef_ph48_tap12Reg vo_vxp_scaler_h_coef_ph48_tap12; /* +0x00000618  */
 uint32_t pad48[0x0004/4];
 union vo_vxp_scaler_h_coef_ph49_tap1_tap0Reg vo_vxp_scaler_h_coef_ph49_tap1_tap0; /* +0x00000620  */
 union vo_vxp_scaler_h_coef_ph49_tap3_tap2Reg vo_vxp_scaler_h_coef_ph49_tap3_tap2; /* +0x00000624  */
 union vo_vxp_scaler_h_coef_ph49_tap5_tap4Reg vo_vxp_scaler_h_coef_ph49_tap5_tap4; /* +0x00000628  */
 union vo_vxp_scaler_h_coef_ph49_tap7_tap6Reg vo_vxp_scaler_h_coef_ph49_tap7_tap6; /* +0x0000062c  */
 union vo_vxp_scaler_h_coef_ph49_tap9_tap8Reg vo_vxp_scaler_h_coef_ph49_tap9_tap8; /* +0x00000630  */
 union vo_vxp_scaler_h_coef_ph49_tap11_tap10Reg vo_vxp_scaler_h_coef_ph49_tap11_tap10; /* +0x00000634  */
 union vo_vxp_scaler_h_coef_ph49_tap12Reg vo_vxp_scaler_h_coef_ph49_tap12; /* +0x00000638  */
 uint32_t pad49[0x0004/4];
 union vo_vxp_scaler_h_coef_ph50_tap1_tap0Reg vo_vxp_scaler_h_coef_ph50_tap1_tap0; /* +0x00000640  */
 union vo_vxp_scaler_h_coef_ph50_tap3_tap2Reg vo_vxp_scaler_h_coef_ph50_tap3_tap2; /* +0x00000644  */
 union vo_vxp_scaler_h_coef_ph50_tap5_tap4Reg vo_vxp_scaler_h_coef_ph50_tap5_tap4; /* +0x00000648  */
 union vo_vxp_scaler_h_coef_ph50_tap7_tap6Reg vo_vxp_scaler_h_coef_ph50_tap7_tap6; /* +0x0000064c  */
 union vo_vxp_scaler_h_coef_ph50_tap9_tap8Reg vo_vxp_scaler_h_coef_ph50_tap9_tap8; /* +0x00000650  */
 union vo_vxp_scaler_h_coef_ph50_tap11_tap10Reg vo_vxp_scaler_h_coef_ph50_tap11_tap10; /* +0x00000654  */
 union vo_vxp_scaler_h_coef_ph50_tap12Reg vo_vxp_scaler_h_coef_ph50_tap12; /* +0x00000658  */
 uint32_t pad50[0x0004/4];
 union vo_vxp_scaler_h_coef_ph51_tap1_tap0Reg vo_vxp_scaler_h_coef_ph51_tap1_tap0; /* +0x00000660  */
 union vo_vxp_scaler_h_coef_ph51_tap3_tap2Reg vo_vxp_scaler_h_coef_ph51_tap3_tap2; /* +0x00000664  */
 union vo_vxp_scaler_h_coef_ph51_tap5_tap4Reg vo_vxp_scaler_h_coef_ph51_tap5_tap4; /* +0x00000668  */
 union vo_vxp_scaler_h_coef_ph51_tap7_tap6Reg vo_vxp_scaler_h_coef_ph51_tap7_tap6; /* +0x0000066c  */
 union vo_vxp_scaler_h_coef_ph51_tap9_tap8Reg vo_vxp_scaler_h_coef_ph51_tap9_tap8; /* +0x00000670  */
 union vo_vxp_scaler_h_coef_ph51_tap11_tap10Reg vo_vxp_scaler_h_coef_ph51_tap11_tap10; /* +0x00000674  */
 union vo_vxp_scaler_h_coef_ph51_tap12Reg vo_vxp_scaler_h_coef_ph51_tap12; /* +0x00000678  */
 uint32_t pad51[0x0004/4];
 union vo_vxp_scaler_h_coef_ph52_tap1_tap0Reg vo_vxp_scaler_h_coef_ph52_tap1_tap0; /* +0x00000680  */
 union vo_vxp_scaler_h_coef_ph52_tap3_tap2Reg vo_vxp_scaler_h_coef_ph52_tap3_tap2; /* +0x00000684  */
 union vo_vxp_scaler_h_coef_ph52_tap5_tap4Reg vo_vxp_scaler_h_coef_ph52_tap5_tap4; /* +0x00000688  */
 union vo_vxp_scaler_h_coef_ph52_tap7_tap6Reg vo_vxp_scaler_h_coef_ph52_tap7_tap6; /* +0x0000068c  */
 union vo_vxp_scaler_h_coef_ph52_tap9_tap8Reg vo_vxp_scaler_h_coef_ph52_tap9_tap8; /* +0x00000690  */
 union vo_vxp_scaler_h_coef_ph52_tap11_tap10Reg vo_vxp_scaler_h_coef_ph52_tap11_tap10; /* +0x00000694  */
 union vo_vxp_scaler_h_coef_ph52_tap12Reg vo_vxp_scaler_h_coef_ph52_tap12; /* +0x00000698  */
 uint32_t pad52[0x0004/4];
 union vo_vxp_scaler_h_coef_ph53_tap1_tap0Reg vo_vxp_scaler_h_coef_ph53_tap1_tap0; /* +0x000006a0  */
 union vo_vxp_scaler_h_coef_ph53_tap3_tap2Reg vo_vxp_scaler_h_coef_ph53_tap3_tap2; /* +0x000006a4  */
 union vo_vxp_scaler_h_coef_ph53_tap5_tap4Reg vo_vxp_scaler_h_coef_ph53_tap5_tap4; /* +0x000006a8  */
 union vo_vxp_scaler_h_coef_ph53_tap7_tap6Reg vo_vxp_scaler_h_coef_ph53_tap7_tap6; /* +0x000006ac  */
 union vo_vxp_scaler_h_coef_ph53_tap9_tap8Reg vo_vxp_scaler_h_coef_ph53_tap9_tap8; /* +0x000006b0  */
 union vo_vxp_scaler_h_coef_ph53_tap11_tap10Reg vo_vxp_scaler_h_coef_ph53_tap11_tap10; /* +0x000006b4  */
 union vo_vxp_scaler_h_coef_ph53_tap12Reg vo_vxp_scaler_h_coef_ph53_tap12; /* +0x000006b8  */
 uint32_t pad53[0x0004/4];
 union vo_vxp_scaler_h_coef_ph54_tap1_tap0Reg vo_vxp_scaler_h_coef_ph54_tap1_tap0; /* +0x000006c0  */
 union vo_vxp_scaler_h_coef_ph54_tap3_tap2Reg vo_vxp_scaler_h_coef_ph54_tap3_tap2; /* +0x000006c4  */
 union vo_vxp_scaler_h_coef_ph54_tap5_tap4Reg vo_vxp_scaler_h_coef_ph54_tap5_tap4; /* +0x000006c8  */
 union vo_vxp_scaler_h_coef_ph54_tap7_tap6Reg vo_vxp_scaler_h_coef_ph54_tap7_tap6; /* +0x000006cc  */
 union vo_vxp_scaler_h_coef_ph54_tap9_tap8Reg vo_vxp_scaler_h_coef_ph54_tap9_tap8; /* +0x000006d0  */
 union vo_vxp_scaler_h_coef_ph54_tap11_tap10Reg vo_vxp_scaler_h_coef_ph54_tap11_tap10; /* +0x000006d4  */
 union vo_vxp_scaler_h_coef_ph54_tap12Reg vo_vxp_scaler_h_coef_ph54_tap12; /* +0x000006d8  */
 uint32_t pad54[0x0004/4];
 union vo_vxp_scaler_h_coef_ph55_tap1_tap0Reg vo_vxp_scaler_h_coef_ph55_tap1_tap0; /* +0x000006e0  */
 union vo_vxp_scaler_h_coef_ph55_tap3_tap2Reg vo_vxp_scaler_h_coef_ph55_tap3_tap2; /* +0x000006e4  */
 union vo_vxp_scaler_h_coef_ph55_tap5_tap4Reg vo_vxp_scaler_h_coef_ph55_tap5_tap4; /* +0x000006e8  */
 union vo_vxp_scaler_h_coef_ph55_tap7_tap6Reg vo_vxp_scaler_h_coef_ph55_tap7_tap6; /* +0x000006ec  */
 union vo_vxp_scaler_h_coef_ph55_tap9_tap8Reg vo_vxp_scaler_h_coef_ph55_tap9_tap8; /* +0x000006f0  */
 union vo_vxp_scaler_h_coef_ph55_tap11_tap10Reg vo_vxp_scaler_h_coef_ph55_tap11_tap10; /* +0x000006f4  */
 union vo_vxp_scaler_h_coef_ph55_tap12Reg vo_vxp_scaler_h_coef_ph55_tap12; /* +0x000006f8  */
 uint32_t pad55[0x0004/4];
 union vo_vxp_scaler_h_coef_ph56_tap1_tap0Reg vo_vxp_scaler_h_coef_ph56_tap1_tap0; /* +0x00000700  */
 union vo_vxp_scaler_h_coef_ph56_tap3_tap2Reg vo_vxp_scaler_h_coef_ph56_tap3_tap2; /* +0x00000704  */
 union vo_vxp_scaler_h_coef_ph56_tap5_tap4Reg vo_vxp_scaler_h_coef_ph56_tap5_tap4; /* +0x00000708  */
 union vo_vxp_scaler_h_coef_ph56_tap7_tap6Reg vo_vxp_scaler_h_coef_ph56_tap7_tap6; /* +0x0000070c  */
 union vo_vxp_scaler_h_coef_ph56_tap9_tap8Reg vo_vxp_scaler_h_coef_ph56_tap9_tap8; /* +0x00000710  */
 union vo_vxp_scaler_h_coef_ph56_tap11_tap10Reg vo_vxp_scaler_h_coef_ph56_tap11_tap10; /* +0x00000714  */
 union vo_vxp_scaler_h_coef_ph56_tap12Reg vo_vxp_scaler_h_coef_ph56_tap12; /* +0x00000718  */
 uint32_t pad56[0x0004/4];
 union vo_vxp_scaler_h_coef_ph57_tap1_tap0Reg vo_vxp_scaler_h_coef_ph57_tap1_tap0; /* +0x00000720  */
 union vo_vxp_scaler_h_coef_ph57_tap3_tap2Reg vo_vxp_scaler_h_coef_ph57_tap3_tap2; /* +0x00000724  */
 union vo_vxp_scaler_h_coef_ph57_tap5_tap4Reg vo_vxp_scaler_h_coef_ph57_tap5_tap4; /* +0x00000728  */
 union vo_vxp_scaler_h_coef_ph57_tap7_tap6Reg vo_vxp_scaler_h_coef_ph57_tap7_tap6; /* +0x0000072c  */
 union vo_vxp_scaler_h_coef_ph57_tap9_tap8Reg vo_vxp_scaler_h_coef_ph57_tap9_tap8; /* +0x00000730  */
 union vo_vxp_scaler_h_coef_ph57_tap11_tap10Reg vo_vxp_scaler_h_coef_ph57_tap11_tap10; /* +0x00000734  */
 union vo_vxp_scaler_h_coef_ph57_tap12Reg vo_vxp_scaler_h_coef_ph57_tap12; /* +0x00000738  */
 uint32_t pad57[0x0004/4];
 union vo_vxp_scaler_h_coef_ph58_tap1_tap0Reg vo_vxp_scaler_h_coef_ph58_tap1_tap0; /* +0x00000740  */
 union vo_vxp_scaler_h_coef_ph58_tap3_tap2Reg vo_vxp_scaler_h_coef_ph58_tap3_tap2; /* +0x00000744  */
 union vo_vxp_scaler_h_coef_ph58_tap5_tap4Reg vo_vxp_scaler_h_coef_ph58_tap5_tap4; /* +0x00000748  */
 union vo_vxp_scaler_h_coef_ph58_tap7_tap6Reg vo_vxp_scaler_h_coef_ph58_tap7_tap6; /* +0x0000074c  */
 union vo_vxp_scaler_h_coef_ph58_tap9_tap8Reg vo_vxp_scaler_h_coef_ph58_tap9_tap8; /* +0x00000750  */
 union vo_vxp_scaler_h_coef_ph58_tap11_tap10Reg vo_vxp_scaler_h_coef_ph58_tap11_tap10; /* +0x00000754  */
 union vo_vxp_scaler_h_coef_ph58_tap12Reg vo_vxp_scaler_h_coef_ph58_tap12; /* +0x00000758  */
 uint32_t pad58[0x0004/4];
 union vo_vxp_scaler_h_coef_ph59_tap1_tap0Reg vo_vxp_scaler_h_coef_ph59_tap1_tap0; /* +0x00000760  */
 union vo_vxp_scaler_h_coef_ph59_tap3_tap2Reg vo_vxp_scaler_h_coef_ph59_tap3_tap2; /* +0x00000764  */
 union vo_vxp_scaler_h_coef_ph59_tap5_tap4Reg vo_vxp_scaler_h_coef_ph59_tap5_tap4; /* +0x00000768  */
 union vo_vxp_scaler_h_coef_ph59_tap7_tap6Reg vo_vxp_scaler_h_coef_ph59_tap7_tap6; /* +0x0000076c  */
 union vo_vxp_scaler_h_coef_ph59_tap9_tap8Reg vo_vxp_scaler_h_coef_ph59_tap9_tap8; /* +0x00000770  */
 union vo_vxp_scaler_h_coef_ph59_tap11_tap10Reg vo_vxp_scaler_h_coef_ph59_tap11_tap10; /* +0x00000774  */
 union vo_vxp_scaler_h_coef_ph59_tap12Reg vo_vxp_scaler_h_coef_ph59_tap12; /* +0x00000778  */
 uint32_t pad59[0x0004/4];
 union vo_vxp_scaler_h_coef_ph60_tap1_tap0Reg vo_vxp_scaler_h_coef_ph60_tap1_tap0; /* +0x00000780  */
 union vo_vxp_scaler_h_coef_ph60_tap3_tap2Reg vo_vxp_scaler_h_coef_ph60_tap3_tap2; /* +0x00000784  */
 union vo_vxp_scaler_h_coef_ph60_tap5_tap4Reg vo_vxp_scaler_h_coef_ph60_tap5_tap4; /* +0x00000788  */
 union vo_vxp_scaler_h_coef_ph60_tap7_tap6Reg vo_vxp_scaler_h_coef_ph60_tap7_tap6; /* +0x0000078c  */
 union vo_vxp_scaler_h_coef_ph60_tap9_tap8Reg vo_vxp_scaler_h_coef_ph60_tap9_tap8; /* +0x00000790  */
 union vo_vxp_scaler_h_coef_ph60_tap11_tap10Reg vo_vxp_scaler_h_coef_ph60_tap11_tap10; /* +0x00000794  */
 union vo_vxp_scaler_h_coef_ph60_tap12Reg vo_vxp_scaler_h_coef_ph60_tap12; /* +0x00000798  */
 uint32_t pad60[0x0004/4];
 union vo_vxp_scaler_h_coef_ph61_tap1_tap0Reg vo_vxp_scaler_h_coef_ph61_tap1_tap0; /* +0x000007a0  */
 union vo_vxp_scaler_h_coef_ph61_tap3_tap2Reg vo_vxp_scaler_h_coef_ph61_tap3_tap2; /* +0x000007a4  */
 union vo_vxp_scaler_h_coef_ph61_tap5_tap4Reg vo_vxp_scaler_h_coef_ph61_tap5_tap4; /* +0x000007a8  */
 union vo_vxp_scaler_h_coef_ph61_tap7_tap6Reg vo_vxp_scaler_h_coef_ph61_tap7_tap6; /* +0x000007ac  */
 union vo_vxp_scaler_h_coef_ph61_tap9_tap8Reg vo_vxp_scaler_h_coef_ph61_tap9_tap8; /* +0x000007b0  */
 union vo_vxp_scaler_h_coef_ph61_tap11_tap10Reg vo_vxp_scaler_h_coef_ph61_tap11_tap10; /* +0x000007b4  */
 union vo_vxp_scaler_h_coef_ph61_tap12Reg vo_vxp_scaler_h_coef_ph61_tap12; /* +0x000007b8  */
 uint32_t pad61[0x0004/4];
 union vo_vxp_scaler_h_coef_ph62_tap1_tap0Reg vo_vxp_scaler_h_coef_ph62_tap1_tap0; /* +0x000007c0  */
 union vo_vxp_scaler_h_coef_ph62_tap3_tap2Reg vo_vxp_scaler_h_coef_ph62_tap3_tap2; /* +0x000007c4  */
 union vo_vxp_scaler_h_coef_ph62_tap5_tap4Reg vo_vxp_scaler_h_coef_ph62_tap5_tap4; /* +0x000007c8  */
 union vo_vxp_scaler_h_coef_ph62_tap7_tap6Reg vo_vxp_scaler_h_coef_ph62_tap7_tap6; /* +0x000007cc  */
 union vo_vxp_scaler_h_coef_ph62_tap9_tap8Reg vo_vxp_scaler_h_coef_ph62_tap9_tap8; /* +0x000007d0  */
 union vo_vxp_scaler_h_coef_ph62_tap11_tap10Reg vo_vxp_scaler_h_coef_ph62_tap11_tap10; /* +0x000007d4  */
 union vo_vxp_scaler_h_coef_ph62_tap12Reg vo_vxp_scaler_h_coef_ph62_tap12; /* +0x000007d8  */
 uint32_t pad62[0x0004/4];
 union vo_vxp_scaler_h_coef_ph63_tap1_tap0Reg vo_vxp_scaler_h_coef_ph63_tap1_tap0; /* +0x000007e0  */
 union vo_vxp_scaler_h_coef_ph63_tap3_tap2Reg vo_vxp_scaler_h_coef_ph63_tap3_tap2; /* +0x000007e4  */
 union vo_vxp_scaler_h_coef_ph63_tap5_tap4Reg vo_vxp_scaler_h_coef_ph63_tap5_tap4; /* +0x000007e8  */
 union vo_vxp_scaler_h_coef_ph63_tap7_tap6Reg vo_vxp_scaler_h_coef_ph63_tap7_tap6; /* +0x000007ec  */
 union vo_vxp_scaler_h_coef_ph63_tap9_tap8Reg vo_vxp_scaler_h_coef_ph63_tap9_tap8; /* +0x000007f0  */
 union vo_vxp_scaler_h_coef_ph63_tap11_tap10Reg vo_vxp_scaler_h_coef_ph63_tap11_tap10; /* +0x000007f4  */
 union vo_vxp_scaler_h_coef_ph63_tap12Reg vo_vxp_scaler_h_coef_ph63_tap12; /* +0x000007f8  */
 uint32_t pad63[0x0004/4];
 union vo_vxp_scaler_h_coef_ph64_tap1_tap0Reg vo_vxp_scaler_h_coef_ph64_tap1_tap0; /* +0x00000800  */
 union vo_vxp_scaler_h_coef_ph64_tap3_tap2Reg vo_vxp_scaler_h_coef_ph64_tap3_tap2; /* +0x00000804  */
 union vo_vxp_scaler_h_coef_ph64_tap5_tap4Reg vo_vxp_scaler_h_coef_ph64_tap5_tap4; /* +0x00000808  */
 union vo_vxp_scaler_h_coef_ph64_tap7_tap6Reg vo_vxp_scaler_h_coef_ph64_tap7_tap6; /* +0x0000080c  */
 union vo_vxp_scaler_h_coef_ph64_tap9_tap8Reg vo_vxp_scaler_h_coef_ph64_tap9_tap8; /* +0x00000810  */
 union vo_vxp_scaler_h_coef_ph64_tap11_tap10Reg vo_vxp_scaler_h_coef_ph64_tap11_tap10; /* +0x00000814  */
 union vo_vxp_scaler_h_coef_ph64_tap12Reg vo_vxp_scaler_h_coef_ph64_tap12; /* +0x00000818  */
 uint32_t pad64[0x01e4/4];
 union vo_vxp_scaler_v_coef_ph0_tap1_tap0Reg vo_vxp_scaler_v_coef_ph0_tap1_tap0; /* +0x00000a00  */
 union vo_vxp_scaler_v_coef_ph0_tap3_tap2Reg vo_vxp_scaler_v_coef_ph0_tap3_tap2; /* +0x00000a04  */
 union vo_vxp_scaler_v_coef_ph0_tap5_tap4Reg vo_vxp_scaler_v_coef_ph0_tap5_tap4; /* +0x00000a08  */
 union vo_vxp_scaler_v_coef_ph0_tap7_tap6Reg vo_vxp_scaler_v_coef_ph0_tap7_tap6; /* +0x00000a0c  */
 union vo_vxp_scaler_v_coef_ph0_tap8Reg vo_vxp_scaler_v_coef_ph0_tap8; /* +0x00000a10  */
 uint32_t pad65[0x000c/4];
 union vo_vxp_scaler_v_coef_ph1_tap1_tap0Reg vo_vxp_scaler_v_coef_ph1_tap1_tap0; /* +0x00000a20  */
 union vo_vxp_scaler_v_coef_ph1_tap3_tap2Reg vo_vxp_scaler_v_coef_ph1_tap3_tap2; /* +0x00000a24  */
 union vo_vxp_scaler_v_coef_ph1_tap5_tap4Reg vo_vxp_scaler_v_coef_ph1_tap5_tap4; /* +0x00000a28  */
 union vo_vxp_scaler_v_coef_ph1_tap7_tap6Reg vo_vxp_scaler_v_coef_ph1_tap7_tap6; /* +0x00000a2c  */
 union vo_vxp_scaler_v_coef_ph1_tap8Reg vo_vxp_scaler_v_coef_ph1_tap8; /* +0x00000a30  */
 uint32_t pad66[0x000c/4];
 union vo_vxp_scaler_v_coef_ph2_tap1_tap0Reg vo_vxp_scaler_v_coef_ph2_tap1_tap0; /* +0x00000a40  */
 union vo_vxp_scaler_v_coef_ph2_tap3_tap2Reg vo_vxp_scaler_v_coef_ph2_tap3_tap2; /* +0x00000a44  */
 union vo_vxp_scaler_v_coef_ph2_tap5_tap4Reg vo_vxp_scaler_v_coef_ph2_tap5_tap4; /* +0x00000a48  */
 union vo_vxp_scaler_v_coef_ph2_tap7_tap6Reg vo_vxp_scaler_v_coef_ph2_tap7_tap6; /* +0x00000a4c  */
 union vo_vxp_scaler_v_coef_ph2_tap8Reg vo_vxp_scaler_v_coef_ph2_tap8; /* +0x00000a50  */
 uint32_t pad67[0x000c/4];
 union vo_vxp_scaler_v_coef_ph3_tap1_tap0Reg vo_vxp_scaler_v_coef_ph3_tap1_tap0; /* +0x00000a60  */
 union vo_vxp_scaler_v_coef_ph3_tap3_tap2Reg vo_vxp_scaler_v_coef_ph3_tap3_tap2; /* +0x00000a64  */
 union vo_vxp_scaler_v_coef_ph3_tap5_tap4Reg vo_vxp_scaler_v_coef_ph3_tap5_tap4; /* +0x00000a68  */
 union vo_vxp_scaler_v_coef_ph3_tap7_tap6Reg vo_vxp_scaler_v_coef_ph3_tap7_tap6; /* +0x00000a6c  */
 union vo_vxp_scaler_v_coef_ph3_tap8Reg vo_vxp_scaler_v_coef_ph3_tap8; /* +0x00000a70  */
 uint32_t pad68[0x000c/4];
 union vo_vxp_scaler_v_coef_ph4_tap1_tap0Reg vo_vxp_scaler_v_coef_ph4_tap1_tap0; /* +0x00000a80  */
 union vo_vxp_scaler_v_coef_ph4_tap3_tap2Reg vo_vxp_scaler_v_coef_ph4_tap3_tap2; /* +0x00000a84  */
 union vo_vxp_scaler_v_coef_ph4_tap5_tap4Reg vo_vxp_scaler_v_coef_ph4_tap5_tap4; /* +0x00000a88  */
 union vo_vxp_scaler_v_coef_ph4_tap7_tap6Reg vo_vxp_scaler_v_coef_ph4_tap7_tap6; /* +0x00000a8c  */
 union vo_vxp_scaler_v_coef_ph4_tap8Reg vo_vxp_scaler_v_coef_ph4_tap8; /* +0x00000a90  */
 uint32_t pad69[0x000c/4];
 union vo_vxp_scaler_v_coef_ph5_tap1_tap0Reg vo_vxp_scaler_v_coef_ph5_tap1_tap0; /* +0x00000aa0  */
 union vo_vxp_scaler_v_coef_ph5_tap3_tap2Reg vo_vxp_scaler_v_coef_ph5_tap3_tap2; /* +0x00000aa4  */
 union vo_vxp_scaler_v_coef_ph5_tap5_tap4Reg vo_vxp_scaler_v_coef_ph5_tap5_tap4; /* +0x00000aa8  */
 union vo_vxp_scaler_v_coef_ph5_tap7_tap6Reg vo_vxp_scaler_v_coef_ph5_tap7_tap6; /* +0x00000aac  */
 union vo_vxp_scaler_v_coef_ph5_tap8Reg vo_vxp_scaler_v_coef_ph5_tap8; /* +0x00000ab0  */
 uint32_t pad70[0x000c/4];
 union vo_vxp_scaler_v_coef_ph6_tap1_tap0Reg vo_vxp_scaler_v_coef_ph6_tap1_tap0; /* +0x00000ac0  */
 union vo_vxp_scaler_v_coef_ph6_tap3_tap2Reg vo_vxp_scaler_v_coef_ph6_tap3_tap2; /* +0x00000ac4  */
 union vo_vxp_scaler_v_coef_ph6_tap5_tap4Reg vo_vxp_scaler_v_coef_ph6_tap5_tap4; /* +0x00000ac8  */
 union vo_vxp_scaler_v_coef_ph6_tap7_tap6Reg vo_vxp_scaler_v_coef_ph6_tap7_tap6; /* +0x00000acc  */
 union vo_vxp_scaler_v_coef_ph6_tap8Reg vo_vxp_scaler_v_coef_ph6_tap8; /* +0x00000ad0  */
 uint32_t pad71[0x000c/4];
 union vo_vxp_scaler_v_coef_ph7_tap1_tap0Reg vo_vxp_scaler_v_coef_ph7_tap1_tap0; /* +0x00000ae0  */
 union vo_vxp_scaler_v_coef_ph7_tap3_tap2Reg vo_vxp_scaler_v_coef_ph7_tap3_tap2; /* +0x00000ae4  */
 union vo_vxp_scaler_v_coef_ph7_tap5_tap4Reg vo_vxp_scaler_v_coef_ph7_tap5_tap4; /* +0x00000ae8  */
 union vo_vxp_scaler_v_coef_ph7_tap7_tap6Reg vo_vxp_scaler_v_coef_ph7_tap7_tap6; /* +0x00000aec  */
 union vo_vxp_scaler_v_coef_ph7_tap8Reg vo_vxp_scaler_v_coef_ph7_tap8; /* +0x00000af0  */
 uint32_t pad72[0x000c/4];
 union vo_vxp_scaler_v_coef_ph8_tap1_tap0Reg vo_vxp_scaler_v_coef_ph8_tap1_tap0; /* +0x00000b00  */
 union vo_vxp_scaler_v_coef_ph8_tap3_tap2Reg vo_vxp_scaler_v_coef_ph8_tap3_tap2; /* +0x00000b04  */
 union vo_vxp_scaler_v_coef_ph8_tap5_tap4Reg vo_vxp_scaler_v_coef_ph8_tap5_tap4; /* +0x00000b08  */
 union vo_vxp_scaler_v_coef_ph8_tap7_tap6Reg vo_vxp_scaler_v_coef_ph8_tap7_tap6; /* +0x00000b0c  */
 union vo_vxp_scaler_v_coef_ph8_tap8Reg vo_vxp_scaler_v_coef_ph8_tap8; /* +0x00000b10  */
 uint32_t pad73[0x000c/4];
 union vo_vxp_scaler_v_coef_ph9_tap1_tap0Reg vo_vxp_scaler_v_coef_ph9_tap1_tap0; /* +0x00000b20  */
 union vo_vxp_scaler_v_coef_ph9_tap3_tap2Reg vo_vxp_scaler_v_coef_ph9_tap3_tap2; /* +0x00000b24  */
 union vo_vxp_scaler_v_coef_ph9_tap5_tap4Reg vo_vxp_scaler_v_coef_ph9_tap5_tap4; /* +0x00000b28  */
 union vo_vxp_scaler_v_coef_ph9_tap7_tap6Reg vo_vxp_scaler_v_coef_ph9_tap7_tap6; /* +0x00000b2c  */
 union vo_vxp_scaler_v_coef_ph9_tap8Reg vo_vxp_scaler_v_coef_ph9_tap8; /* +0x00000b30  */
 uint32_t pad74[0x000c/4];
 union vo_vxp_scaler_v_coef_ph10_tap1_tap0Reg vo_vxp_scaler_v_coef_ph10_tap1_tap0; /* +0x00000b40  */
 union vo_vxp_scaler_v_coef_ph10_tap3_tap2Reg vo_vxp_scaler_v_coef_ph10_tap3_tap2; /* +0x00000b44  */
 union vo_vxp_scaler_v_coef_ph10_tap5_tap4Reg vo_vxp_scaler_v_coef_ph10_tap5_tap4; /* +0x00000b48  */
 union vo_vxp_scaler_v_coef_ph10_tap7_tap6Reg vo_vxp_scaler_v_coef_ph10_tap7_tap6; /* +0x00000b4c  */
 union vo_vxp_scaler_v_coef_ph10_tap8Reg vo_vxp_scaler_v_coef_ph10_tap8; /* +0x00000b50  */
 uint32_t pad75[0x000c/4];
 union vo_vxp_scaler_v_coef_ph11_tap1_tap0Reg vo_vxp_scaler_v_coef_ph11_tap1_tap0; /* +0x00000b60  */
 union vo_vxp_scaler_v_coef_ph11_tap3_tap2Reg vo_vxp_scaler_v_coef_ph11_tap3_tap2; /* +0x00000b64  */
 union vo_vxp_scaler_v_coef_ph11_tap5_tap4Reg vo_vxp_scaler_v_coef_ph11_tap5_tap4; /* +0x00000b68  */
 union vo_vxp_scaler_v_coef_ph11_tap7_tap6Reg vo_vxp_scaler_v_coef_ph11_tap7_tap6; /* +0x00000b6c  */
 union vo_vxp_scaler_v_coef_ph11_tap8Reg vo_vxp_scaler_v_coef_ph11_tap8; /* +0x00000b70  */
 uint32_t pad76[0x000c/4];
 union vo_vxp_scaler_v_coef_ph12_tap1_tap0Reg vo_vxp_scaler_v_coef_ph12_tap1_tap0; /* +0x00000b80  */
 union vo_vxp_scaler_v_coef_ph12_tap3_tap2Reg vo_vxp_scaler_v_coef_ph12_tap3_tap2; /* +0x00000b84  */
 union vo_vxp_scaler_v_coef_ph12_tap5_tap4Reg vo_vxp_scaler_v_coef_ph12_tap5_tap4; /* +0x00000b88  */
 union vo_vxp_scaler_v_coef_ph12_tap7_tap6Reg vo_vxp_scaler_v_coef_ph12_tap7_tap6; /* +0x00000b8c  */
 union vo_vxp_scaler_v_coef_ph12_tap8Reg vo_vxp_scaler_v_coef_ph12_tap8; /* +0x00000b90  */
 uint32_t pad77[0x000c/4];
 union vo_vxp_scaler_v_coef_ph13_tap1_tap0Reg vo_vxp_scaler_v_coef_ph13_tap1_tap0; /* +0x00000ba0  */
 union vo_vxp_scaler_v_coef_ph13_tap3_tap2Reg vo_vxp_scaler_v_coef_ph13_tap3_tap2; /* +0x00000ba4  */
 union vo_vxp_scaler_v_coef_ph13_tap5_tap4Reg vo_vxp_scaler_v_coef_ph13_tap5_tap4; /* +0x00000ba8  */
 union vo_vxp_scaler_v_coef_ph13_tap7_tap6Reg vo_vxp_scaler_v_coef_ph13_tap7_tap6; /* +0x00000bac  */
 union vo_vxp_scaler_v_coef_ph13_tap8Reg vo_vxp_scaler_v_coef_ph13_tap8; /* +0x00000bb0  */
 uint32_t pad78[0x000c/4];
 union vo_vxp_scaler_v_coef_ph14_tap1_tap0Reg vo_vxp_scaler_v_coef_ph14_tap1_tap0; /* +0x00000bc0  */
 union vo_vxp_scaler_v_coef_ph14_tap3_tap2Reg vo_vxp_scaler_v_coef_ph14_tap3_tap2; /* +0x00000bc4  */
 union vo_vxp_scaler_v_coef_ph14_tap5_tap4Reg vo_vxp_scaler_v_coef_ph14_tap5_tap4; /* +0x00000bc8  */
 union vo_vxp_scaler_v_coef_ph14_tap7_tap6Reg vo_vxp_scaler_v_coef_ph14_tap7_tap6; /* +0x00000bcc  */
 union vo_vxp_scaler_v_coef_ph14_tap8Reg vo_vxp_scaler_v_coef_ph14_tap8; /* +0x00000bd0  */
 uint32_t pad79[0x000c/4];
 union vo_vxp_scaler_v_coef_ph15_tap1_tap0Reg vo_vxp_scaler_v_coef_ph15_tap1_tap0; /* +0x00000be0  */
 union vo_vxp_scaler_v_coef_ph15_tap3_tap2Reg vo_vxp_scaler_v_coef_ph15_tap3_tap2; /* +0x00000be4  */
 union vo_vxp_scaler_v_coef_ph15_tap5_tap4Reg vo_vxp_scaler_v_coef_ph15_tap5_tap4; /* +0x00000be8  */
 union vo_vxp_scaler_v_coef_ph15_tap7_tap6Reg vo_vxp_scaler_v_coef_ph15_tap7_tap6; /* +0x00000bec  */
 union vo_vxp_scaler_v_coef_ph15_tap8Reg vo_vxp_scaler_v_coef_ph15_tap8; /* +0x00000bf0  */
 uint32_t pad80[0x000c/4];
 union vo_vxp_scaler_v_coef_ph16_tap1_tap0Reg vo_vxp_scaler_v_coef_ph16_tap1_tap0; /* +0x00000c00  */
 union vo_vxp_scaler_v_coef_ph16_tap3_tap2Reg vo_vxp_scaler_v_coef_ph16_tap3_tap2; /* +0x00000c04  */
 union vo_vxp_scaler_v_coef_ph16_tap5_tap4Reg vo_vxp_scaler_v_coef_ph16_tap5_tap4; /* +0x00000c08  */
 union vo_vxp_scaler_v_coef_ph16_tap7_tap6Reg vo_vxp_scaler_v_coef_ph16_tap7_tap6; /* +0x00000c0c  */
 union vo_vxp_scaler_v_coef_ph16_tap8Reg vo_vxp_scaler_v_coef_ph16_tap8; /* +0x00000c10  */
 uint32_t pad81[0x000c/4];
 union vo_vxp_scaler_v_coef_ph17_tap1_tap0Reg vo_vxp_scaler_v_coef_ph17_tap1_tap0; /* +0x00000c20  */
 union vo_vxp_scaler_v_coef_ph17_tap3_tap2Reg vo_vxp_scaler_v_coef_ph17_tap3_tap2; /* +0x00000c24  */
 union vo_vxp_scaler_v_coef_ph17_tap5_tap4Reg vo_vxp_scaler_v_coef_ph17_tap5_tap4; /* +0x00000c28  */
 union vo_vxp_scaler_v_coef_ph17_tap7_tap6Reg vo_vxp_scaler_v_coef_ph17_tap7_tap6; /* +0x00000c2c  */
 union vo_vxp_scaler_v_coef_ph17_tap8Reg vo_vxp_scaler_v_coef_ph17_tap8; /* +0x00000c30  */
 uint32_t pad82[0x000c/4];
 union vo_vxp_scaler_v_coef_ph18_tap1_tap0Reg vo_vxp_scaler_v_coef_ph18_tap1_tap0; /* +0x00000c40  */
 union vo_vxp_scaler_v_coef_ph18_tap3_tap2Reg vo_vxp_scaler_v_coef_ph18_tap3_tap2; /* +0x00000c44  */
 union vo_vxp_scaler_v_coef_ph18_tap5_tap4Reg vo_vxp_scaler_v_coef_ph18_tap5_tap4; /* +0x00000c48  */
 union vo_vxp_scaler_v_coef_ph18_tap7_tap6Reg vo_vxp_scaler_v_coef_ph18_tap7_tap6; /* +0x00000c4c  */
 union vo_vxp_scaler_v_coef_ph18_tap8Reg vo_vxp_scaler_v_coef_ph18_tap8; /* +0x00000c50  */
 uint32_t pad83[0x000c/4];
 union vo_vxp_scaler_v_coef_ph19_tap1_tap0Reg vo_vxp_scaler_v_coef_ph19_tap1_tap0; /* +0x00000c60  */
 union vo_vxp_scaler_v_coef_ph19_tap3_tap2Reg vo_vxp_scaler_v_coef_ph19_tap3_tap2; /* +0x00000c64  */
 union vo_vxp_scaler_v_coef_ph19_tap5_tap4Reg vo_vxp_scaler_v_coef_ph19_tap5_tap4; /* +0x00000c68  */
 union vo_vxp_scaler_v_coef_ph19_tap7_tap6Reg vo_vxp_scaler_v_coef_ph19_tap7_tap6; /* +0x00000c6c  */
 union vo_vxp_scaler_v_coef_ph19_tap8Reg vo_vxp_scaler_v_coef_ph19_tap8; /* +0x00000c70  */
 uint32_t pad84[0x000c/4];
 union vo_vxp_scaler_v_coef_ph20_tap1_tap0Reg vo_vxp_scaler_v_coef_ph20_tap1_tap0; /* +0x00000c80  */
 union vo_vxp_scaler_v_coef_ph20_tap3_tap2Reg vo_vxp_scaler_v_coef_ph20_tap3_tap2; /* +0x00000c84  */
 union vo_vxp_scaler_v_coef_ph20_tap5_tap4Reg vo_vxp_scaler_v_coef_ph20_tap5_tap4; /* +0x00000c88  */
 union vo_vxp_scaler_v_coef_ph20_tap7_tap6Reg vo_vxp_scaler_v_coef_ph20_tap7_tap6; /* +0x00000c8c  */
 union vo_vxp_scaler_v_coef_ph20_tap8Reg vo_vxp_scaler_v_coef_ph20_tap8; /* +0x00000c90  */
 uint32_t pad85[0x000c/4];
 union vo_vxp_scaler_v_coef_ph21_tap1_tap0Reg vo_vxp_scaler_v_coef_ph21_tap1_tap0; /* +0x00000ca0  */
 union vo_vxp_scaler_v_coef_ph21_tap3_tap2Reg vo_vxp_scaler_v_coef_ph21_tap3_tap2; /* +0x00000ca4  */
 union vo_vxp_scaler_v_coef_ph21_tap5_tap4Reg vo_vxp_scaler_v_coef_ph21_tap5_tap4; /* +0x00000ca8  */
 union vo_vxp_scaler_v_coef_ph21_tap7_tap6Reg vo_vxp_scaler_v_coef_ph21_tap7_tap6; /* +0x00000cac  */
 union vo_vxp_scaler_v_coef_ph21_tap8Reg vo_vxp_scaler_v_coef_ph21_tap8; /* +0x00000cb0  */
 uint32_t pad86[0x000c/4];
 union vo_vxp_scaler_v_coef_ph22_tap1_tap0Reg vo_vxp_scaler_v_coef_ph22_tap1_tap0; /* +0x00000cc0  */
 union vo_vxp_scaler_v_coef_ph22_tap3_tap2Reg vo_vxp_scaler_v_coef_ph22_tap3_tap2; /* +0x00000cc4  */
 union vo_vxp_scaler_v_coef_ph22_tap5_tap4Reg vo_vxp_scaler_v_coef_ph22_tap5_tap4; /* +0x00000cc8  */
 union vo_vxp_scaler_v_coef_ph22_tap7_tap6Reg vo_vxp_scaler_v_coef_ph22_tap7_tap6; /* +0x00000ccc  */
 union vo_vxp_scaler_v_coef_ph22_tap8Reg vo_vxp_scaler_v_coef_ph22_tap8; /* +0x00000cd0  */
 uint32_t pad87[0x000c/4];
 union vo_vxp_scaler_v_coef_ph23_tap1_tap0Reg vo_vxp_scaler_v_coef_ph23_tap1_tap0; /* +0x00000ce0  */
 union vo_vxp_scaler_v_coef_ph23_tap3_tap2Reg vo_vxp_scaler_v_coef_ph23_tap3_tap2; /* +0x00000ce4  */
 union vo_vxp_scaler_v_coef_ph23_tap5_tap4Reg vo_vxp_scaler_v_coef_ph23_tap5_tap4; /* +0x00000ce8  */
 union vo_vxp_scaler_v_coef_ph23_tap7_tap6Reg vo_vxp_scaler_v_coef_ph23_tap7_tap6; /* +0x00000cec  */
 union vo_vxp_scaler_v_coef_ph23_tap8Reg vo_vxp_scaler_v_coef_ph23_tap8; /* +0x00000cf0  */
 uint32_t pad88[0x000c/4];
 union vo_vxp_scaler_v_coef_ph24_tap1_tap0Reg vo_vxp_scaler_v_coef_ph24_tap1_tap0; /* +0x00000d00  */
 union vo_vxp_scaler_v_coef_ph24_tap3_tap2Reg vo_vxp_scaler_v_coef_ph24_tap3_tap2; /* +0x00000d04  */
 union vo_vxp_scaler_v_coef_ph24_tap5_tap4Reg vo_vxp_scaler_v_coef_ph24_tap5_tap4; /* +0x00000d08  */
 union vo_vxp_scaler_v_coef_ph24_tap7_tap6Reg vo_vxp_scaler_v_coef_ph24_tap7_tap6; /* +0x00000d0c  */
 union vo_vxp_scaler_v_coef_ph24_tap8Reg vo_vxp_scaler_v_coef_ph24_tap8; /* +0x00000d10  */
 uint32_t pad89[0x000c/4];
 union vo_vxp_scaler_v_coef_ph25_tap1_tap0Reg vo_vxp_scaler_v_coef_ph25_tap1_tap0; /* +0x00000d20  */
 union vo_vxp_scaler_v_coef_ph25_tap3_tap2Reg vo_vxp_scaler_v_coef_ph25_tap3_tap2; /* +0x00000d24  */
 union vo_vxp_scaler_v_coef_ph25_tap5_tap4Reg vo_vxp_scaler_v_coef_ph25_tap5_tap4; /* +0x00000d28  */
 union vo_vxp_scaler_v_coef_ph25_tap7_tap6Reg vo_vxp_scaler_v_coef_ph25_tap7_tap6; /* +0x00000d2c  */
 union vo_vxp_scaler_v_coef_ph25_tap8Reg vo_vxp_scaler_v_coef_ph25_tap8; /* +0x00000d30  */
 uint32_t pad90[0x000c/4];
 union vo_vxp_scaler_v_coef_ph26_tap1_tap0Reg vo_vxp_scaler_v_coef_ph26_tap1_tap0; /* +0x00000d40  */
 union vo_vxp_scaler_v_coef_ph26_tap3_tap2Reg vo_vxp_scaler_v_coef_ph26_tap3_tap2; /* +0x00000d44  */
 union vo_vxp_scaler_v_coef_ph26_tap5_tap4Reg vo_vxp_scaler_v_coef_ph26_tap5_tap4; /* +0x00000d48  */
 union vo_vxp_scaler_v_coef_ph26_tap7_tap6Reg vo_vxp_scaler_v_coef_ph26_tap7_tap6; /* +0x00000d4c  */
 union vo_vxp_scaler_v_coef_ph26_tap8Reg vo_vxp_scaler_v_coef_ph26_tap8; /* +0x00000d50  */
 uint32_t pad91[0x000c/4];
 union vo_vxp_scaler_v_coef_ph27_tap1_tap0Reg vo_vxp_scaler_v_coef_ph27_tap1_tap0; /* +0x00000d60  */
 union vo_vxp_scaler_v_coef_ph27_tap3_tap2Reg vo_vxp_scaler_v_coef_ph27_tap3_tap2; /* +0x00000d64  */
 union vo_vxp_scaler_v_coef_ph27_tap5_tap4Reg vo_vxp_scaler_v_coef_ph27_tap5_tap4; /* +0x00000d68  */
 union vo_vxp_scaler_v_coef_ph27_tap7_tap6Reg vo_vxp_scaler_v_coef_ph27_tap7_tap6; /* +0x00000d6c  */
 union vo_vxp_scaler_v_coef_ph27_tap8Reg vo_vxp_scaler_v_coef_ph27_tap8; /* +0x00000d70  */
 uint32_t pad92[0x000c/4];
 union vo_vxp_scaler_v_coef_ph28_tap1_tap0Reg vo_vxp_scaler_v_coef_ph28_tap1_tap0; /* +0x00000d80  */
 union vo_vxp_scaler_v_coef_ph28_tap3_tap2Reg vo_vxp_scaler_v_coef_ph28_tap3_tap2; /* +0x00000d84  */
 union vo_vxp_scaler_v_coef_ph28_tap5_tap4Reg vo_vxp_scaler_v_coef_ph28_tap5_tap4; /* +0x00000d88  */
 union vo_vxp_scaler_v_coef_ph28_tap7_tap6Reg vo_vxp_scaler_v_coef_ph28_tap7_tap6; /* +0x00000d8c  */
 union vo_vxp_scaler_v_coef_ph28_tap8Reg vo_vxp_scaler_v_coef_ph28_tap8; /* +0x00000d90  */
 uint32_t pad93[0x000c/4];
 union vo_vxp_scaler_v_coef_ph29_tap1_tap0Reg vo_vxp_scaler_v_coef_ph29_tap1_tap0; /* +0x00000da0  */
 union vo_vxp_scaler_v_coef_ph29_tap3_tap2Reg vo_vxp_scaler_v_coef_ph29_tap3_tap2; /* +0x00000da4  */
 union vo_vxp_scaler_v_coef_ph29_tap5_tap4Reg vo_vxp_scaler_v_coef_ph29_tap5_tap4; /* +0x00000da8  */
 union vo_vxp_scaler_v_coef_ph29_tap7_tap6Reg vo_vxp_scaler_v_coef_ph29_tap7_tap6; /* +0x00000dac  */
 union vo_vxp_scaler_v_coef_ph29_tap8Reg vo_vxp_scaler_v_coef_ph29_tap8; /* +0x00000db0  */
 uint32_t pad94[0x000c/4];
 union vo_vxp_scaler_v_coef_ph30_tap1_tap0Reg vo_vxp_scaler_v_coef_ph30_tap1_tap0; /* +0x00000dc0  */
 union vo_vxp_scaler_v_coef_ph30_tap3_tap2Reg vo_vxp_scaler_v_coef_ph30_tap3_tap2; /* +0x00000dc4  */
 union vo_vxp_scaler_v_coef_ph30_tap5_tap4Reg vo_vxp_scaler_v_coef_ph30_tap5_tap4; /* +0x00000dc8  */
 union vo_vxp_scaler_v_coef_ph30_tap7_tap6Reg vo_vxp_scaler_v_coef_ph30_tap7_tap6; /* +0x00000dcc  */
 union vo_vxp_scaler_v_coef_ph30_tap8Reg vo_vxp_scaler_v_coef_ph30_tap8; /* +0x00000dd0  */
 uint32_t pad95[0x000c/4];
 union vo_vxp_scaler_v_coef_ph31_tap1_tap0Reg vo_vxp_scaler_v_coef_ph31_tap1_tap0; /* +0x00000de0  */
 union vo_vxp_scaler_v_coef_ph31_tap3_tap2Reg vo_vxp_scaler_v_coef_ph31_tap3_tap2; /* +0x00000de4  */
 union vo_vxp_scaler_v_coef_ph31_tap5_tap4Reg vo_vxp_scaler_v_coef_ph31_tap5_tap4; /* +0x00000de8  */
 union vo_vxp_scaler_v_coef_ph31_tap7_tap6Reg vo_vxp_scaler_v_coef_ph31_tap7_tap6; /* +0x00000dec  */
 union vo_vxp_scaler_v_coef_ph31_tap8Reg vo_vxp_scaler_v_coef_ph31_tap8; /* +0x00000df0  */
 uint32_t pad96[0x000c/4];
 union vo_vxp_scaler_v_coef_ph32_tap1_tap0Reg vo_vxp_scaler_v_coef_ph32_tap1_tap0; /* +0x00000e00  */
 union vo_vxp_scaler_v_coef_ph32_tap3_tap2Reg vo_vxp_scaler_v_coef_ph32_tap3_tap2; /* +0x00000e04  */
 union vo_vxp_scaler_v_coef_ph32_tap5_tap4Reg vo_vxp_scaler_v_coef_ph32_tap5_tap4; /* +0x00000e08  */
 union vo_vxp_scaler_v_coef_ph32_tap7_tap6Reg vo_vxp_scaler_v_coef_ph32_tap7_tap6; /* +0x00000e0c  */
 union vo_vxp_scaler_v_coef_ph32_tap8Reg vo_vxp_scaler_v_coef_ph32_tap8; /* +0x00000e10  */
 uint32_t pad97[0x000c/4];
 union vo_vxp_scaler_v_coef_ph33_tap1_tap0Reg vo_vxp_scaler_v_coef_ph33_tap1_tap0; /* +0x00000e20  */
 union vo_vxp_scaler_v_coef_ph33_tap3_tap2Reg vo_vxp_scaler_v_coef_ph33_tap3_tap2; /* +0x00000e24  */
 union vo_vxp_scaler_v_coef_ph33_tap5_tap4Reg vo_vxp_scaler_v_coef_ph33_tap5_tap4; /* +0x00000e28  */
 union vo_vxp_scaler_v_coef_ph33_tap7_tap6Reg vo_vxp_scaler_v_coef_ph33_tap7_tap6; /* +0x00000e2c  */
 union vo_vxp_scaler_v_coef_ph33_tap8Reg vo_vxp_scaler_v_coef_ph33_tap8; /* +0x00000e30  */
 uint32_t pad98[0x000c/4];
 union vo_vxp_scaler_v_coef_ph34_tap1_tap0Reg vo_vxp_scaler_v_coef_ph34_tap1_tap0; /* +0x00000e40  */
 union vo_vxp_scaler_v_coef_ph34_tap3_tap2Reg vo_vxp_scaler_v_coef_ph34_tap3_tap2; /* +0x00000e44  */
 union vo_vxp_scaler_v_coef_ph34_tap5_tap4Reg vo_vxp_scaler_v_coef_ph34_tap5_tap4; /* +0x00000e48  */
 union vo_vxp_scaler_v_coef_ph34_tap7_tap6Reg vo_vxp_scaler_v_coef_ph34_tap7_tap6; /* +0x00000e4c  */
 union vo_vxp_scaler_v_coef_ph34_tap8Reg vo_vxp_scaler_v_coef_ph34_tap8; /* +0x00000e50  */
 uint32_t pad99[0x000c/4];
 union vo_vxp_scaler_v_coef_ph35_tap1_tap0Reg vo_vxp_scaler_v_coef_ph35_tap1_tap0; /* +0x00000e60  */
 union vo_vxp_scaler_v_coef_ph35_tap3_tap2Reg vo_vxp_scaler_v_coef_ph35_tap3_tap2; /* +0x00000e64  */
 union vo_vxp_scaler_v_coef_ph35_tap5_tap4Reg vo_vxp_scaler_v_coef_ph35_tap5_tap4; /* +0x00000e68  */
 union vo_vxp_scaler_v_coef_ph35_tap7_tap6Reg vo_vxp_scaler_v_coef_ph35_tap7_tap6; /* +0x00000e6c  */
 union vo_vxp_scaler_v_coef_ph35_tap8Reg vo_vxp_scaler_v_coef_ph35_tap8; /* +0x00000e70  */
 uint32_t pad100[0x000c/4];
 union vo_vxp_scaler_v_coef_ph36_tap1_tap0Reg vo_vxp_scaler_v_coef_ph36_tap1_tap0; /* +0x00000e80  */
 union vo_vxp_scaler_v_coef_ph36_tap3_tap2Reg vo_vxp_scaler_v_coef_ph36_tap3_tap2; /* +0x00000e84  */
 union vo_vxp_scaler_v_coef_ph36_tap5_tap4Reg vo_vxp_scaler_v_coef_ph36_tap5_tap4; /* +0x00000e88  */
 union vo_vxp_scaler_v_coef_ph36_tap7_tap6Reg vo_vxp_scaler_v_coef_ph36_tap7_tap6; /* +0x00000e8c  */
 union vo_vxp_scaler_v_coef_ph36_tap8Reg vo_vxp_scaler_v_coef_ph36_tap8; /* +0x00000e90  */
 uint32_t pad101[0x000c/4];
 union vo_vxp_scaler_v_coef_ph37_tap1_tap0Reg vo_vxp_scaler_v_coef_ph37_tap1_tap0; /* +0x00000ea0  */
 union vo_vxp_scaler_v_coef_ph37_tap3_tap2Reg vo_vxp_scaler_v_coef_ph37_tap3_tap2; /* +0x00000ea4  */
 union vo_vxp_scaler_v_coef_ph37_tap5_tap4Reg vo_vxp_scaler_v_coef_ph37_tap5_tap4; /* +0x00000ea8  */
 union vo_vxp_scaler_v_coef_ph37_tap7_tap6Reg vo_vxp_scaler_v_coef_ph37_tap7_tap6; /* +0x00000eac  */
 union vo_vxp_scaler_v_coef_ph37_tap8Reg vo_vxp_scaler_v_coef_ph37_tap8; /* +0x00000eb0  */
 uint32_t pad102[0x000c/4];
 union vo_vxp_scaler_v_coef_ph38_tap1_tap0Reg vo_vxp_scaler_v_coef_ph38_tap1_tap0; /* +0x00000ec0  */
 union vo_vxp_scaler_v_coef_ph38_tap3_tap2Reg vo_vxp_scaler_v_coef_ph38_tap3_tap2; /* +0x00000ec4  */
 union vo_vxp_scaler_v_coef_ph38_tap5_tap4Reg vo_vxp_scaler_v_coef_ph38_tap5_tap4; /* +0x00000ec8  */
 union vo_vxp_scaler_v_coef_ph38_tap7_tap6Reg vo_vxp_scaler_v_coef_ph38_tap7_tap6; /* +0x00000ecc  */
 union vo_vxp_scaler_v_coef_ph38_tap8Reg vo_vxp_scaler_v_coef_ph38_tap8; /* +0x00000ed0  */
 uint32_t pad103[0x000c/4];
 union vo_vxp_scaler_v_coef_ph39_tap1_tap0Reg vo_vxp_scaler_v_coef_ph39_tap1_tap0; /* +0x00000ee0  */
 union vo_vxp_scaler_v_coef_ph39_tap3_tap2Reg vo_vxp_scaler_v_coef_ph39_tap3_tap2; /* +0x00000ee4  */
 union vo_vxp_scaler_v_coef_ph39_tap5_tap4Reg vo_vxp_scaler_v_coef_ph39_tap5_tap4; /* +0x00000ee8  */
 union vo_vxp_scaler_v_coef_ph39_tap7_tap6Reg vo_vxp_scaler_v_coef_ph39_tap7_tap6; /* +0x00000eec  */
 union vo_vxp_scaler_v_coef_ph39_tap8Reg vo_vxp_scaler_v_coef_ph39_tap8; /* +0x00000ef0  */
 uint32_t pad104[0x000c/4];
 union vo_vxp_scaler_v_coef_ph40_tap1_tap0Reg vo_vxp_scaler_v_coef_ph40_tap1_tap0; /* +0x00000f00  */
 union vo_vxp_scaler_v_coef_ph40_tap3_tap2Reg vo_vxp_scaler_v_coef_ph40_tap3_tap2; /* +0x00000f04  */
 union vo_vxp_scaler_v_coef_ph40_tap5_tap4Reg vo_vxp_scaler_v_coef_ph40_tap5_tap4; /* +0x00000f08  */
 union vo_vxp_scaler_v_coef_ph40_tap7_tap6Reg vo_vxp_scaler_v_coef_ph40_tap7_tap6; /* +0x00000f0c  */
 union vo_vxp_scaler_v_coef_ph40_tap8Reg vo_vxp_scaler_v_coef_ph40_tap8; /* +0x00000f10  */
 uint32_t pad105[0x000c/4];
 union vo_vxp_scaler_v_coef_ph41_tap1_tap0Reg vo_vxp_scaler_v_coef_ph41_tap1_tap0; /* +0x00000f20  */
 union vo_vxp_scaler_v_coef_ph41_tap3_tap2Reg vo_vxp_scaler_v_coef_ph41_tap3_tap2; /* +0x00000f24  */
 union vo_vxp_scaler_v_coef_ph41_tap5_tap4Reg vo_vxp_scaler_v_coef_ph41_tap5_tap4; /* +0x00000f28  */
 union vo_vxp_scaler_v_coef_ph41_tap7_tap6Reg vo_vxp_scaler_v_coef_ph41_tap7_tap6; /* +0x00000f2c  */
 union vo_vxp_scaler_v_coef_ph41_tap8Reg vo_vxp_scaler_v_coef_ph41_tap8; /* +0x00000f30  */
 uint32_t pad106[0x000c/4];
 union vo_vxp_scaler_v_coef_ph42_tap1_tap0Reg vo_vxp_scaler_v_coef_ph42_tap1_tap0; /* +0x00000f40  */
 union vo_vxp_scaler_v_coef_ph42_tap3_tap2Reg vo_vxp_scaler_v_coef_ph42_tap3_tap2; /* +0x00000f44  */
 union vo_vxp_scaler_v_coef_ph42_tap5_tap4Reg vo_vxp_scaler_v_coef_ph42_tap5_tap4; /* +0x00000f48  */
 union vo_vxp_scaler_v_coef_ph42_tap7_tap6Reg vo_vxp_scaler_v_coef_ph42_tap7_tap6; /* +0x00000f4c  */
 union vo_vxp_scaler_v_coef_ph42_tap8Reg vo_vxp_scaler_v_coef_ph42_tap8; /* +0x00000f50  */
 uint32_t pad107[0x000c/4];
 union vo_vxp_scaler_v_coef_ph43_tap1_tap0Reg vo_vxp_scaler_v_coef_ph43_tap1_tap0; /* +0x00000f60  */
 union vo_vxp_scaler_v_coef_ph43_tap3_tap2Reg vo_vxp_scaler_v_coef_ph43_tap3_tap2; /* +0x00000f64  */
 union vo_vxp_scaler_v_coef_ph43_tap5_tap4Reg vo_vxp_scaler_v_coef_ph43_tap5_tap4; /* +0x00000f68  */
 union vo_vxp_scaler_v_coef_ph43_tap7_tap6Reg vo_vxp_scaler_v_coef_ph43_tap7_tap6; /* +0x00000f6c  */
 union vo_vxp_scaler_v_coef_ph43_tap8Reg vo_vxp_scaler_v_coef_ph43_tap8; /* +0x00000f70  */
 uint32_t pad108[0x000c/4];
 union vo_vxp_scaler_v_coef_ph44_tap1_tap0Reg vo_vxp_scaler_v_coef_ph44_tap1_tap0; /* +0x00000f80  */
 union vo_vxp_scaler_v_coef_ph44_tap3_tap2Reg vo_vxp_scaler_v_coef_ph44_tap3_tap2; /* +0x00000f84  */
 union vo_vxp_scaler_v_coef_ph44_tap5_tap4Reg vo_vxp_scaler_v_coef_ph44_tap5_tap4; /* +0x00000f88  */
 union vo_vxp_scaler_v_coef_ph44_tap7_tap6Reg vo_vxp_scaler_v_coef_ph44_tap7_tap6; /* +0x00000f8c  */
 union vo_vxp_scaler_v_coef_ph44_tap8Reg vo_vxp_scaler_v_coef_ph44_tap8; /* +0x00000f90  */
 uint32_t pad109[0x000c/4];
 union vo_vxp_scaler_v_coef_ph45_tap1_tap0Reg vo_vxp_scaler_v_coef_ph45_tap1_tap0; /* +0x00000fa0  */
 union vo_vxp_scaler_v_coef_ph45_tap3_tap2Reg vo_vxp_scaler_v_coef_ph45_tap3_tap2; /* +0x00000fa4  */
 union vo_vxp_scaler_v_coef_ph45_tap5_tap4Reg vo_vxp_scaler_v_coef_ph45_tap5_tap4; /* +0x00000fa8  */
 union vo_vxp_scaler_v_coef_ph45_tap7_tap6Reg vo_vxp_scaler_v_coef_ph45_tap7_tap6; /* +0x00000fac  */
 union vo_vxp_scaler_v_coef_ph45_tap8Reg vo_vxp_scaler_v_coef_ph45_tap8; /* +0x00000fb0  */
 uint32_t pad110[0x000c/4];
 union vo_vxp_scaler_v_coef_ph46_tap1_tap0Reg vo_vxp_scaler_v_coef_ph46_tap1_tap0; /* +0x00000fc0  */
 union vo_vxp_scaler_v_coef_ph46_tap3_tap2Reg vo_vxp_scaler_v_coef_ph46_tap3_tap2; /* +0x00000fc4  */
 union vo_vxp_scaler_v_coef_ph46_tap5_tap4Reg vo_vxp_scaler_v_coef_ph46_tap5_tap4; /* +0x00000fc8  */
 union vo_vxp_scaler_v_coef_ph46_tap7_tap6Reg vo_vxp_scaler_v_coef_ph46_tap7_tap6; /* +0x00000fcc  */
 union vo_vxp_scaler_v_coef_ph46_tap8Reg vo_vxp_scaler_v_coef_ph46_tap8; /* +0x00000fd0  */
 uint32_t pad111[0x000c/4];
 union vo_vxp_scaler_v_coef_ph47_tap1_tap0Reg vo_vxp_scaler_v_coef_ph47_tap1_tap0; /* +0x00000fe0  */
 union vo_vxp_scaler_v_coef_ph47_tap3_tap2Reg vo_vxp_scaler_v_coef_ph47_tap3_tap2; /* +0x00000fe4  */
 union vo_vxp_scaler_v_coef_ph47_tap5_tap4Reg vo_vxp_scaler_v_coef_ph47_tap5_tap4; /* +0x00000fe8  */
 union vo_vxp_scaler_v_coef_ph47_tap7_tap6Reg vo_vxp_scaler_v_coef_ph47_tap7_tap6; /* +0x00000fec  */
 union vo_vxp_scaler_v_coef_ph47_tap8Reg vo_vxp_scaler_v_coef_ph47_tap8; /* +0x00000ff0  */
 uint32_t pad112[0x000c/4];
 union vo_vxp_scaler_v_coef_ph48_tap1_tap0Reg vo_vxp_scaler_v_coef_ph48_tap1_tap0; /* +0x00001000  */
 union vo_vxp_scaler_v_coef_ph48_tap3_tap2Reg vo_vxp_scaler_v_coef_ph48_tap3_tap2; /* +0x00001004  */
 union vo_vxp_scaler_v_coef_ph48_tap5_tap4Reg vo_vxp_scaler_v_coef_ph48_tap5_tap4; /* +0x00001008  */
 union vo_vxp_scaler_v_coef_ph48_tap7_tap6Reg vo_vxp_scaler_v_coef_ph48_tap7_tap6; /* +0x0000100c  */
 union vo_vxp_scaler_v_coef_ph48_tap8Reg vo_vxp_scaler_v_coef_ph48_tap8; /* +0x00001010  */
 uint32_t pad113[0x000c/4];
 union vo_vxp_scaler_v_coef_ph49_tap1_tap0Reg vo_vxp_scaler_v_coef_ph49_tap1_tap0; /* +0x00001020  */
 union vo_vxp_scaler_v_coef_ph49_tap3_tap2Reg vo_vxp_scaler_v_coef_ph49_tap3_tap2; /* +0x00001024  */
 union vo_vxp_scaler_v_coef_ph49_tap5_tap4Reg vo_vxp_scaler_v_coef_ph49_tap5_tap4; /* +0x00001028  */
 union vo_vxp_scaler_v_coef_ph49_tap7_tap6Reg vo_vxp_scaler_v_coef_ph49_tap7_tap6; /* +0x0000102c  */
 union vo_vxp_scaler_v_coef_ph49_tap8Reg vo_vxp_scaler_v_coef_ph49_tap8; /* +0x00001030  */
 uint32_t pad114[0x000c/4];
 union vo_vxp_scaler_v_coef_ph50_tap1_tap0Reg vo_vxp_scaler_v_coef_ph50_tap1_tap0; /* +0x00001040  */
 union vo_vxp_scaler_v_coef_ph50_tap3_tap2Reg vo_vxp_scaler_v_coef_ph50_tap3_tap2; /* +0x00001044  */
 union vo_vxp_scaler_v_coef_ph50_tap5_tap4Reg vo_vxp_scaler_v_coef_ph50_tap5_tap4; /* +0x00001048  */
 union vo_vxp_scaler_v_coef_ph50_tap7_tap6Reg vo_vxp_scaler_v_coef_ph50_tap7_tap6; /* +0x0000104c  */
 union vo_vxp_scaler_v_coef_ph50_tap8Reg vo_vxp_scaler_v_coef_ph50_tap8; /* +0x00001050  */
 uint32_t pad115[0x000c/4];
 union vo_vxp_scaler_v_coef_ph51_tap1_tap0Reg vo_vxp_scaler_v_coef_ph51_tap1_tap0; /* +0x00001060  */
 union vo_vxp_scaler_v_coef_ph51_tap3_tap2Reg vo_vxp_scaler_v_coef_ph51_tap3_tap2; /* +0x00001064  */
 union vo_vxp_scaler_v_coef_ph51_tap5_tap4Reg vo_vxp_scaler_v_coef_ph51_tap5_tap4; /* +0x00001068  */
 union vo_vxp_scaler_v_coef_ph51_tap7_tap6Reg vo_vxp_scaler_v_coef_ph51_tap7_tap6; /* +0x0000106c  */
 union vo_vxp_scaler_v_coef_ph51_tap8Reg vo_vxp_scaler_v_coef_ph51_tap8; /* +0x00001070  */
 uint32_t pad116[0x000c/4];
 union vo_vxp_scaler_v_coef_ph52_tap1_tap0Reg vo_vxp_scaler_v_coef_ph52_tap1_tap0; /* +0x00001080  */
 union vo_vxp_scaler_v_coef_ph52_tap3_tap2Reg vo_vxp_scaler_v_coef_ph52_tap3_tap2; /* +0x00001084  */
 union vo_vxp_scaler_v_coef_ph52_tap5_tap4Reg vo_vxp_scaler_v_coef_ph52_tap5_tap4; /* +0x00001088  */
 union vo_vxp_scaler_v_coef_ph52_tap7_tap6Reg vo_vxp_scaler_v_coef_ph52_tap7_tap6; /* +0x0000108c  */
 union vo_vxp_scaler_v_coef_ph52_tap8Reg vo_vxp_scaler_v_coef_ph52_tap8; /* +0x00001090  */
 uint32_t pad117[0x000c/4];
 union vo_vxp_scaler_v_coef_ph53_tap1_tap0Reg vo_vxp_scaler_v_coef_ph53_tap1_tap0; /* +0x000010a0  */
 union vo_vxp_scaler_v_coef_ph53_tap3_tap2Reg vo_vxp_scaler_v_coef_ph53_tap3_tap2; /* +0x000010a4  */
 union vo_vxp_scaler_v_coef_ph53_tap5_tap4Reg vo_vxp_scaler_v_coef_ph53_tap5_tap4; /* +0x000010a8  */
 union vo_vxp_scaler_v_coef_ph53_tap7_tap6Reg vo_vxp_scaler_v_coef_ph53_tap7_tap6; /* +0x000010ac  */
 union vo_vxp_scaler_v_coef_ph53_tap8Reg vo_vxp_scaler_v_coef_ph53_tap8; /* +0x000010b0  */
 uint32_t pad118[0x000c/4];
 union vo_vxp_scaler_v_coef_ph54_tap1_tap0Reg vo_vxp_scaler_v_coef_ph54_tap1_tap0; /* +0x000010c0  */
 union vo_vxp_scaler_v_coef_ph54_tap3_tap2Reg vo_vxp_scaler_v_coef_ph54_tap3_tap2; /* +0x000010c4  */
 union vo_vxp_scaler_v_coef_ph54_tap5_tap4Reg vo_vxp_scaler_v_coef_ph54_tap5_tap4; /* +0x000010c8  */
 union vo_vxp_scaler_v_coef_ph54_tap7_tap6Reg vo_vxp_scaler_v_coef_ph54_tap7_tap6; /* +0x000010cc  */
 union vo_vxp_scaler_v_coef_ph54_tap8Reg vo_vxp_scaler_v_coef_ph54_tap8; /* +0x000010d0  */
 uint32_t pad119[0x000c/4];
 union vo_vxp_scaler_v_coef_ph55_tap1_tap0Reg vo_vxp_scaler_v_coef_ph55_tap1_tap0; /* +0x000010e0  */
 union vo_vxp_scaler_v_coef_ph55_tap3_tap2Reg vo_vxp_scaler_v_coef_ph55_tap3_tap2; /* +0x000010e4  */
 union vo_vxp_scaler_v_coef_ph55_tap5_tap4Reg vo_vxp_scaler_v_coef_ph55_tap5_tap4; /* +0x000010e8  */
 union vo_vxp_scaler_v_coef_ph55_tap7_tap6Reg vo_vxp_scaler_v_coef_ph55_tap7_tap6; /* +0x000010ec  */
 union vo_vxp_scaler_v_coef_ph55_tap8Reg vo_vxp_scaler_v_coef_ph55_tap8; /* +0x000010f0  */
 uint32_t pad120[0x000c/4];
 union vo_vxp_scaler_v_coef_ph56_tap1_tap0Reg vo_vxp_scaler_v_coef_ph56_tap1_tap0; /* +0x00001100  */
 union vo_vxp_scaler_v_coef_ph56_tap3_tap2Reg vo_vxp_scaler_v_coef_ph56_tap3_tap2; /* +0x00001104  */
 union vo_vxp_scaler_v_coef_ph56_tap5_tap4Reg vo_vxp_scaler_v_coef_ph56_tap5_tap4; /* +0x00001108  */
 union vo_vxp_scaler_v_coef_ph56_tap7_tap6Reg vo_vxp_scaler_v_coef_ph56_tap7_tap6; /* +0x0000110c  */
 union vo_vxp_scaler_v_coef_ph56_tap8Reg vo_vxp_scaler_v_coef_ph56_tap8; /* +0x00001110  */
 uint32_t pad121[0x000c/4];
 union vo_vxp_scaler_v_coef_ph57_tap1_tap0Reg vo_vxp_scaler_v_coef_ph57_tap1_tap0; /* +0x00001120  */
 union vo_vxp_scaler_v_coef_ph57_tap3_tap2Reg vo_vxp_scaler_v_coef_ph57_tap3_tap2; /* +0x00001124  */
 union vo_vxp_scaler_v_coef_ph57_tap5_tap4Reg vo_vxp_scaler_v_coef_ph57_tap5_tap4; /* +0x00001128  */
 union vo_vxp_scaler_v_coef_ph57_tap7_tap6Reg vo_vxp_scaler_v_coef_ph57_tap7_tap6; /* +0x0000112c  */
 union vo_vxp_scaler_v_coef_ph57_tap8Reg vo_vxp_scaler_v_coef_ph57_tap8; /* +0x00001130  */
 uint32_t pad122[0x000c/4];
 union vo_vxp_scaler_v_coef_ph58_tap1_tap0Reg vo_vxp_scaler_v_coef_ph58_tap1_tap0; /* +0x00001140  */
 union vo_vxp_scaler_v_coef_ph58_tap3_tap2Reg vo_vxp_scaler_v_coef_ph58_tap3_tap2; /* +0x00001144  */
 union vo_vxp_scaler_v_coef_ph58_tap5_tap4Reg vo_vxp_scaler_v_coef_ph58_tap5_tap4; /* +0x00001148  */
 union vo_vxp_scaler_v_coef_ph58_tap7_tap6Reg vo_vxp_scaler_v_coef_ph58_tap7_tap6; /* +0x0000114c  */
 union vo_vxp_scaler_v_coef_ph58_tap8Reg vo_vxp_scaler_v_coef_ph58_tap8; /* +0x00001150  */
 uint32_t pad123[0x000c/4];
 union vo_vxp_scaler_v_coef_ph59_tap1_tap0Reg vo_vxp_scaler_v_coef_ph59_tap1_tap0; /* +0x00001160  */
 union vo_vxp_scaler_v_coef_ph59_tap3_tap2Reg vo_vxp_scaler_v_coef_ph59_tap3_tap2; /* +0x00001164  */
 union vo_vxp_scaler_v_coef_ph59_tap5_tap4Reg vo_vxp_scaler_v_coef_ph59_tap5_tap4; /* +0x00001168  */
 union vo_vxp_scaler_v_coef_ph59_tap7_tap6Reg vo_vxp_scaler_v_coef_ph59_tap7_tap6; /* +0x0000116c  */
 union vo_vxp_scaler_v_coef_ph59_tap8Reg vo_vxp_scaler_v_coef_ph59_tap8; /* +0x00001170  */
 uint32_t pad124[0x000c/4];
 union vo_vxp_scaler_v_coef_ph60_tap1_tap0Reg vo_vxp_scaler_v_coef_ph60_tap1_tap0; /* +0x00001180  */
 union vo_vxp_scaler_v_coef_ph60_tap3_tap2Reg vo_vxp_scaler_v_coef_ph60_tap3_tap2; /* +0x00001184  */
 union vo_vxp_scaler_v_coef_ph60_tap5_tap4Reg vo_vxp_scaler_v_coef_ph60_tap5_tap4; /* +0x00001188  */
 union vo_vxp_scaler_v_coef_ph60_tap7_tap6Reg vo_vxp_scaler_v_coef_ph60_tap7_tap6; /* +0x0000118c  */
 union vo_vxp_scaler_v_coef_ph60_tap8Reg vo_vxp_scaler_v_coef_ph60_tap8; /* +0x00001190  */
 uint32_t pad125[0x000c/4];
 union vo_vxp_scaler_v_coef_ph61_tap1_tap0Reg vo_vxp_scaler_v_coef_ph61_tap1_tap0; /* +0x000011a0  */
 union vo_vxp_scaler_v_coef_ph61_tap3_tap2Reg vo_vxp_scaler_v_coef_ph61_tap3_tap2; /* +0x000011a4  */
 union vo_vxp_scaler_v_coef_ph61_tap5_tap4Reg vo_vxp_scaler_v_coef_ph61_tap5_tap4; /* +0x000011a8  */
 union vo_vxp_scaler_v_coef_ph61_tap7_tap6Reg vo_vxp_scaler_v_coef_ph61_tap7_tap6; /* +0x000011ac  */
 union vo_vxp_scaler_v_coef_ph61_tap8Reg vo_vxp_scaler_v_coef_ph61_tap8; /* +0x000011b0  */
 uint32_t pad126[0x000c/4];
 union vo_vxp_scaler_v_coef_ph62_tap1_tap0Reg vo_vxp_scaler_v_coef_ph62_tap1_tap0; /* +0x000011c0  */
 union vo_vxp_scaler_v_coef_ph62_tap3_tap2Reg vo_vxp_scaler_v_coef_ph62_tap3_tap2; /* +0x000011c4  */
 union vo_vxp_scaler_v_coef_ph62_tap5_tap4Reg vo_vxp_scaler_v_coef_ph62_tap5_tap4; /* +0x000011c8  */
 union vo_vxp_scaler_v_coef_ph62_tap7_tap6Reg vo_vxp_scaler_v_coef_ph62_tap7_tap6; /* +0x000011cc  */
 union vo_vxp_scaler_v_coef_ph62_tap8Reg vo_vxp_scaler_v_coef_ph62_tap8; /* +0x000011d0  */
 uint32_t pad127[0x000c/4];
 union vo_vxp_scaler_v_coef_ph63_tap1_tap0Reg vo_vxp_scaler_v_coef_ph63_tap1_tap0; /* +0x000011e0  */
 union vo_vxp_scaler_v_coef_ph63_tap3_tap2Reg vo_vxp_scaler_v_coef_ph63_tap3_tap2; /* +0x000011e4  */
 union vo_vxp_scaler_v_coef_ph63_tap5_tap4Reg vo_vxp_scaler_v_coef_ph63_tap5_tap4; /* +0x000011e8  */
 union vo_vxp_scaler_v_coef_ph63_tap7_tap6Reg vo_vxp_scaler_v_coef_ph63_tap7_tap6; /* +0x000011ec  */
 union vo_vxp_scaler_v_coef_ph63_tap8Reg vo_vxp_scaler_v_coef_ph63_tap8; /* +0x000011f0  */
 uint32_t pad128[0x000c/4];
 union vo_vxp_scaler_v_coef_ph64_tap1_tap0Reg vo_vxp_scaler_v_coef_ph64_tap1_tap0; /* +0x00001200  */
 union vo_vxp_scaler_v_coef_ph64_tap3_tap2Reg vo_vxp_scaler_v_coef_ph64_tap3_tap2; /* +0x00001204  */
 union vo_vxp_scaler_v_coef_ph64_tap5_tap4Reg vo_vxp_scaler_v_coef_ph64_tap5_tap4; /* +0x00001208  */
 union vo_vxp_scaler_v_coef_ph64_tap7_tap6Reg vo_vxp_scaler_v_coef_ph64_tap7_tap6; /* +0x0000120c  */
 union vo_vxp_scaler_v_coef_ph64_tap8Reg vo_vxp_scaler_v_coef_ph64_tap8; /* +0x00001210  */
 uint32_t pad129[0x0bec/4];
 union vo_vxp_scaler_edge_enhancement_enableReg vo_vxp_scaler_edge_enhancement_enable; /* +0x00001e00  */
 union vo_vxp_scaler_banding_correction_enReg vo_vxp_scaler_banding_correction_en; /* +0x00001e04  */
 union vo_vxp_scaler_banding_correction_thresholds_hReg vo_vxp_scaler_banding_correction_thresholds_h; /* +0x00001e08  */
 union vo_vxp_scaler_banding_correction_thresholds_vReg vo_vxp_scaler_banding_correction_thresholds_v; /* +0x00001e0c  */
 union vo_vxp_scaler_input_formatReg vo_vxp_scaler_input_format; /* +0x00001e10  */
 uint32_t pad130[0x000c/4];
 union vo_vxp_scaler_horizontal_output_sizeReg vo_vxp_scaler_horizontal_output_size; /* +0x00001e20  */
 union vo_vxp_scaler_horizontal_panel_sizesReg vo_vxp_scaler_horizontal_panel_sizes; /* +0x00001e24  */
 union vo_vxp_scaler_horz_panel_o_large_dReg vo_vxp_scaler_horz_panel_o_large_d; /* +0x00001e28  */
 union vo_vxp_scaler_horz_panel_o_step_sizeReg vo_vxp_scaler_horz_panel_o_step_size; /* +0x00001e2c  */
 uint32_t vo_vxp_scaler_horz_panel_o_acc; /* +0x00001e30  */
 uint32_t pad131[0x0004/4];
 union vo_vxp_scaler_horz_panel_1_step_sizeReg vo_vxp_scaler_horz_panel_1_step_size; /* +0x00001e38  */
 uint32_t vo_vxp_scaler_horz_panel_1_acc; /* +0x00001e3c  */
 union vo_vxp_scaler_horz_panel_2_large_dReg vo_vxp_scaler_horz_panel_2_large_d; /* +0x00001e40  */
 union vo_vxp_scaler_horz_panel_2_step_sizeReg vo_vxp_scaler_horz_panel_2_step_size; /* +0x00001e44  */
 uint32_t vo_vxp_scaler_horz_panel_2_acc; /* +0x00001e48  */
 union vo_vxp_scaler_vertical_output_sizeReg vo_vxp_scaler_vertical_output_size; /* +0x00001e4c  */
 union vo_vxp_scaler_vertical_panel_sizesReg vo_vxp_scaler_vertical_panel_sizes; /* +0x00001e50  */
 union vo_vxp_scaler_vert_panel_o_large_dReg vo_vxp_scaler_vert_panel_o_large_d; /* +0x00001e54  */
 union vo_vxp_scaler_vert_panel_o_step_sizeReg vo_vxp_scaler_vert_panel_o_step_size; /* +0x00001e58  */
 uint32_t vo_vxp_scaler_vert_panel_o_acc; /* +0x00001e5c  */
 uint32_t pad132[0x0004/4];
 union vo_vxp_scaler_vert_panel_1_step_sizeReg vo_vxp_scaler_vert_panel_1_step_size; /* +0x00001e64  */
 uint32_t vo_vxp_scaler_vert_panel_1_acc; /* +0x00001e68  */
 union vo_vxp_scaler_vert_panel_2_large_dReg vo_vxp_scaler_vert_panel_2_large_d; /* +0x00001e6c  */
 union vo_vxp_scaler_vert_panel_2_step_sizeReg vo_vxp_scaler_vert_panel_2_step_size; /* +0x00001e70  */
 uint32_t vo_vxp_scaler_vert_panel_2_acc; /* +0x00001e74  */
 uint32_t pad133[0x0108/4];
 uint32_t vo_vxp_sc_post_process_csc_m00; /* +0x00001f80  */
 uint32_t vo_vxp_sc_post_process_csc_m01; /* +0x00001f84  */
 uint32_t vo_vxp_sc_post_process_csc_m02; /* +0x00001f88  */
 uint32_t vo_vxp_sc_post_process_csc_m10; /* +0x00001f8c  */
 uint32_t vo_vxp_sc_post_process_csc_m11; /* +0x00001f90  */
 uint32_t vo_vxp_sc_post_process_csc_m12; /* +0x00001f94  */
 uint32_t vo_vxp_sc_post_process_csc_m20; /* +0x00001f98  */
 uint32_t vo_vxp_sc_post_process_csc_m21; /* +0x00001f9c  */
 uint32_t vo_vxp_sc_post_process_csc_m22; /* +0x00001fa0  */
 uint32_t vo_vxp_sc_post_process_csc_r0; /* +0x00001fa4  */
 uint32_t vo_vxp_sc_post_process_csc_r1; /* +0x00001fa8  */
 uint32_t vo_vxp_sc_post_process_csc_r2; /* +0x00001fac  */
 uint32_t pad134[0x0010/4];
 union vo_vxp_sc_post_process_black_bar_size_and_dirReg vo_vxp_sc_post_process_black_bar_size_and_dir; /* +0x00001fc0  */
 union vo_vxp_sc_post_process_black_bar_colorReg vo_vxp_sc_post_process_black_bar_color; /* +0x00001fc4  */
 union vo_vxp_sc_post_process_sizeReg vo_vxp_sc_post_process_size; /* +0x00001fc8  */
 union vo_vxp_sc_post_process_alpha_valueReg vo_vxp_sc_post_process_alpha_value; /* +0x00001fcc  */
};
