// Seed: 1463650113
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  output wire id_1;
  logic id_4;
  for (genvar id_5 = -1; -1; id_4++) begin : LABEL_0
    struct packed {logic id_6;} id_7;
  end
endmodule
module module_1 #(
    parameter id_35 = 32'd97,
    parameter id_39 = 32'd55
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8[~-1 :-1'b0],
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32[id_39 :-1],
    id_33,
    id_34["" : 1'b0],
    _id_35,
    id_36[1 :-1'h0],
    id_37,
    id_38,
    _id_39,
    id_40,
    id_41,
    id_42,
    id_43,
    id_44,
    id_45,
    id_46,
    id_47
);
  input wire id_47;
  output wire id_46;
  input wire id_45;
  inout wire id_44;
  input wire id_43;
  output wire id_42;
  output wire id_41;
  inout wire id_40;
  inout wire _id_39;
  inout wire id_38;
  output wire id_37;
  inout logic [7:0] id_36;
  input wire _id_35;
  output logic [7:0] id_34;
  output wire id_33;
  inout logic [7:0] id_32;
  input wire id_31;
  output wire id_30;
  output wire id_29;
  output wire id_28;
  inout wire id_27;
  output wire id_26;
  input wire id_25;
  input wire id_24;
  output wire id_23;
  input wire id_22;
  inout wire id_21;
  input wire id_20;
  inout wire id_19;
  inout wire id_18;
  inout wire id_17;
  output wire id_16;
  inout wire id_15;
  input wire id_14;
  output wire id_13;
  output wire id_12;
  inout wire id_11;
  inout wire id_10;
  output wire id_9;
  output logic [7:0] id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  module_0 modCall_1 (
      id_37,
      id_25,
      id_37
  );
  output wire id_1;
  wire [id_35 : -1] id_48;
endmodule
