U1 inverter; right
U2 inverter; right
W U1.out U2.in; right=1
W U1.vss 4_2; down=0.3, implicit, l=0V
W U2.vss 4_3; down=0.3, implicit, l=0V
W U1.vdd 3_2; up=0.3, implicit, l=V_{DD1}
W U2.vdd 3_3; up=0.3, implicit, l=V_{DD2}
#; help_lines=0.05
;draw_nodes=connections,label_nodes=false,thickness=2

