# High level synthesis

[Back](../index.md#fpga){: .button}

```

      CPU                 CPU                 Device
+-------------+     +-------------+      +-------------+
|             |     |             |      |             |
|      C++    |     |             |      |     Vitis   |
|     Host    |-----|     Open    |------|      HLS    |
|    Program  |     |     CL      |      |    kernel   |
|             |     |             |      |             |
+-------------+     +-------------+      +-------------+

```

Xilinx Vitis
