$date
	Sat Oct 22 21:49:00 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#779991
b1 !
1"
#779994
b1 &
b1 %
1$
#779995
0"
#779998
1#
#780002
b0 &
b0 %
0#
0$
#1744988
b111 !
1"
#1744990
b111 &
b111 %
1$
#1744991
0"
#1744994
b10110 &
b10110 %
#1744998
b1011 &
b1011 %
#1745002
b100010 &
b100010 %
#1745006
b10001 &
b10001 %
#1745010
b110100 &
b110100 %
#1745014
b11010 &
b11010 %
#1745018
b1101 &
b1101 %
#1745022
b101000 &
b101000 %
#1745026
b10100 &
b10100 %
#1745030
b1010 &
b1010 %
#1745034
b101 &
b101 %
#1745038
b10000 &
b10000 %
#1745042
b1000 &
b1000 %
#1745046
b100 &
b100 %
#1745050
b10 &
b10 %
#1745054
b1 &
1#
b1 %
#1745058
b0 &
b0 %
0#
0$
#2796218
b10110 &
b10110 %
1$
b10110 !
1"
#2796219
0"
#2796222
b1011 &
b1011 %
#2796226
b100010 &
b100010 %
#2796230
b10001 &
b10001 %
#2796234
b110100 &
b110100 %
#2796238
b11010 &
b11010 %
#2796242
b1101 &
b1101 %
#2796246
b101000 &
b101000 %
#2796250
b10100 &
b10100 %
#2796254
b1010 &
b1010 %
#2796258
b101 &
b101 %
#2796262
b10000 &
b10000 %
#2796266
b1000 &
b1000 %
#2796270
b100 &
b100 %
#2796274
b10 &
b10 %
#2796278
b1 &
1#
b1 %
#2796282
b0 &
b0 %
0#
0$
#4500012
